 Timing Path to outA/out_reg[1]/D 
  
 Path Start Point : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0730  0.0280 0.0060             2.08514  1.24879  3.33392           1       100      FA   K        | 
|    regB/CTS_L3_c_tid0_93/A   CLKBUF_X3     Rise  0.0730  0.0000 0.0060                      1.42116                                     F             | 
|    regB/CTS_L3_c_tid0_93/Z   CLKBUF_X3     Rise  0.1420  0.0690 0.0460             26.8648  27.4061  54.2709           32      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.1460  0.0040 0.0460                      0.949653                                    F             | 
|    regB/out_reg[1]/Q         DFF_X1        Fall  0.2920  0.1460 0.0480             6.41545  36.6034  43.0189           25      100      F             | 
|    regB/out[1]                             Fall  0.2920  0.0000                                                                                       | 
|    mult/inputB[1]                          Fall  0.2920  0.0000                                                                                       | 
|    mult/i_0/inputB[1]                      Fall  0.2920  0.0000                                                                                       | 
|    mult/i_0/i_0/A2           AOI22_X1      Fall  0.2930  0.0010 0.0480                      1.43339                                                   | 
|    mult/i_0/i_0/ZN           AOI22_X1      Rise  0.3380  0.0450 0.0240             1.00925  1.56385  2.5731            1       100                    | 
|    mult/i_0/i_1/A2           NOR2_X1       Rise  0.3370 -0.0010 0.0240    -0.0010           1.65135                                                   | 
|    mult/i_0/i_1/ZN           NOR2_X1       Fall  0.3520  0.0150 0.0080             1.80831  0.894119 2.70243           1       100                    | 
|    mult/i_0/result[1]                      Fall  0.3520  0.0000                                                                                       | 
|    mult/result[1]                          Fall  0.3520  0.0000                                                                                       | 
|    outA/inp[1]                             Fall  0.3520  0.0000                                                                                       | 
|    outA/i_0_3/A2             AND2_X1       Fall  0.3520  0.0000 0.0080                      0.894119                                                  | 
|    outA/i_0_3/ZN             AND2_X1       Fall  0.3830  0.0310 0.0060             0.911693 1.06234  1.97403           1       100                    | 
|    outA/out_reg[1]/D         DFF_X1        Fall  0.3830  0.0000 0.0060                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[1]/CK        DFF_X1        Rise  0.1500 0.0060 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1500 0.1500 | 
| library hold check                       |  0.0110 0.1610 | 
| data required time                       |  0.1610        | 
|                                          |                | 
| data arrival time                        |  0.3830        | 
| data required time                       | -0.1610        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2230        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[2]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0730  0.0280 0.0060             2.08514  1.24879  3.33392           1       100      FA   K        | 
|    regB/CTS_L3_c_tid0_93/A   CLKBUF_X3     Rise  0.0730  0.0000 0.0060                      1.42116                                     F             | 
|    regB/CTS_L3_c_tid0_93/Z   CLKBUF_X3     Rise  0.1420  0.0690 0.0460             26.8648  27.4061  54.2709           32      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.1460  0.0040 0.0460                      0.949653                                    F             | 
|    regB/out_reg[0]/Q         DFF_X1        Fall  0.2920  0.1460 0.0480             6.23017  36.6937  42.9238           24      100      F             | 
|    regB/out[0]                             Fall  0.2920  0.0000                                                                                       | 
|    mult/inputB[0]                          Fall  0.2920  0.0000                                                                                       | 
|    mult/i_0/inputB[0]                      Fall  0.2920  0.0000                                                                                       | 
|    mult/i_0/i_1655/A2        NAND2_X1      Fall  0.2920  0.0000 0.0480                      1.50228                                                   | 
|    mult/i_0/i_1655/ZN        NAND2_X1      Rise  0.3290  0.0370 0.0200             0.599525 2.39772  2.99725           2       100                    | 
|    mult/i_0/i_1654/A2        NAND2_X1      Rise  0.3290  0.0000 0.0200                      1.6642                                                    | 
|    mult/i_0/i_1654/ZN        NAND2_X1      Fall  0.3490  0.0200 0.0100             0.266008 3.04777  3.31378           2       100                    | 
|    mult/i_0/i_1652/A1        NAND2_X1      Fall  0.3490  0.0000 0.0100                      1.5292                                                    | 
|    mult/i_0/i_1652/ZN        NAND2_X1      Rise  0.3660  0.0170 0.0100             0.282577 2.12585  2.40843           1       100                    | 
|    mult/i_0/i_1649/A         XNOR2_X1      Rise  0.3660  0.0000 0.0100                      2.23275                                                   | 
|    mult/i_0/i_1649/ZN        XNOR2_X1      Fall  0.3820  0.0160 0.0090             1.69578  0.894119 2.5899            1       100                    | 
|    mult/i_0/result[2]                      Fall  0.3820  0.0000                                                                                       | 
|    mult/result[2]                          Fall  0.3820  0.0000                                                                                       | 
|    outA/inp[2]                             Fall  0.3820  0.0000                                                                                       | 
|    outA/i_0_4/A2             AND2_X1       Fall  0.3800 -0.0020 0.0090    -0.0020           0.894119                                                  | 
|    outA/i_0_4/ZN             AND2_X1       Fall  0.4110  0.0310 0.0060             0.734698 1.06234  1.79704           1       100                    | 
|    outA/out_reg[2]/D         DFF_X1        Fall  0.4110  0.0000 0.0060                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[2]/CK        DFF_X1        Rise  0.1500 0.0060 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1500 0.1500 | 
| library hold check                       |  0.0110 0.1610 | 
| data required time                       |  0.1610        | 
|                                          |                | 
| data arrival time                        |  0.4110        | 
| data required time                       | -0.1610        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2510        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[29]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200 0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210 0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580 0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580 0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580 0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580 0.0000                                                                                       | 
|    mult/i_0/i_4686/A1        NAND2_X1      Fall  0.2600 0.0020 0.0520                      1.5292                                                    | 
|    mult/i_0/i_4686/ZN        NAND2_X1      Rise  0.2920 0.0320 0.0190             0.382253 2.12585  2.50811           1       100                    | 
|    mult/i_0/i_4684/A         XNOR2_X1      Rise  0.2920 0.0000 0.0190                      2.23275                                                   | 
|    mult/i_0/i_4684/ZN        XNOR2_X1      Fall  0.3140 0.0220 0.0120             0.743485 2.97377  3.71726           2       100                    | 
|    mult/i_0/i_4682/B2        AOI21_X1      Fall  0.3140 0.0000 0.0120                      1.40993                                                   | 
|    mult/i_0/i_4682/ZN        AOI21_X1      Rise  0.3470 0.0330 0.0160             0.374604 1.54936  1.92396           1       100                    | 
|    mult/i_0/i_4681/A         INV_X1        Rise  0.3470 0.0000 0.0160                      1.70023                                                   | 
|    mult/i_0/i_4681/ZN        INV_X1        Fall  0.3640 0.0170 0.0090             0.923786 5.41147  6.33525           3       100                    | 
|    mult/i_0/i_4703/B         XNOR2_X1      Fall  0.3640 0.0000 0.0090                      2.36817                                                   | 
|    mult/i_0/i_4703/ZN        XNOR2_X1      Rise  0.3940 0.0300 0.0120             0.478247 0.894119 1.37237           1       100                    | 
|    mult/i_0/result[61]                     Rise  0.3940 0.0000                                                                                       | 
|    mult/result[61]                         Rise  0.3940 0.0000                                                                                       | 
|    outB/inp[29]                            Rise  0.3940 0.0000                                                                                       | 
|    outB/i_0_31/A2            AND2_X1       Rise  0.3940 0.0000 0.0120                      0.97463                                                   | 
|    outB/i_0_31/ZN            AND2_X1       Rise  0.4250 0.0310 0.0080             0.297433 1.06234  1.35977           1       100                    | 
|    outB/out_reg[29]/D        DFF_X1        Rise  0.4250 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[29]/CK       DFF_X1        Rise  0.1470 0.0040 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0190 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.4250        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2600        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[31]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200 0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210 0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580 0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580 0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580 0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580 0.0000                                                                                       | 
|    mult/i_0/i_4686/A1        NAND2_X1      Fall  0.2600 0.0020 0.0520                      1.5292                                                    | 
|    mult/i_0/i_4686/ZN        NAND2_X1      Rise  0.2920 0.0320 0.0190             0.382253 2.12585  2.50811           1       100                    | 
|    mult/i_0/i_4684/A         XNOR2_X1      Rise  0.2920 0.0000 0.0190                      2.23275                                                   | 
|    mult/i_0/i_4684/ZN        XNOR2_X1      Rise  0.3380 0.0460 0.0170             0.743485 2.97377  3.71726           2       100                    | 
|    mult/i_0/i_4683/A2        NOR2_X1       Rise  0.3380 0.0000 0.0170                      1.65135                                                   | 
|    mult/i_0/i_4683/ZN        NOR2_X1       Fall  0.3560 0.0180 0.0100             0.527204 4.51375  5.04095           3       100                    | 
|    mult/i_0/i_1646/A         OAI21_X1      Fall  0.3560 0.0000 0.0100                      1.51857                                                   | 
|    mult/i_0/i_1646/ZN        OAI21_X1      Rise  0.3820 0.0260 0.0170             1.33987  3.03715  4.37702           2       100                    | 
|    mult/i_0/i_4711/A         OAI21_X1      Rise  0.3820 0.0000 0.0170                      1.67072                                                   | 
|    mult/i_0/i_4711/ZN        OAI21_X1      Fall  0.3970 0.0150 0.0060             0.246157 0.894119 1.14028           1       100                    | 
|    mult/i_0/result[63]                     Fall  0.3970 0.0000                                                                                       | 
|    mult/result[63]                         Fall  0.3970 0.0000                                                                                       | 
|    outB/inp[31]                            Fall  0.3970 0.0000                                                                                       | 
|    outB/i_0_33/A2            AND2_X1       Fall  0.3970 0.0000 0.0060                      0.894119                                                  | 
|    outB/i_0_33/ZN            AND2_X1       Fall  0.4260 0.0290 0.0060             0.279679 1.06234  1.34202           1       100                    | 
|    outB/out_reg[31]/D        DFF_X1        Fall  0.4260 0.0000 0.0060                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[31]/CK       DFF_X1        Rise  0.1470 0.0040 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.4260        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2690        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[30]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200 0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210 0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580 0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580 0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580 0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580 0.0000                                                                                       | 
|    mult/i_0/i_1688/A2        NAND2_X1      Fall  0.2600 0.0020 0.0520                      1.50228                                                   | 
|    mult/i_0/i_1688/ZN        NAND2_X1      Rise  0.3070 0.0470 0.0250             0.582648 5.17665  5.7593            3       100                    | 
|    mult/i_0/i_1647/A1        NAND3_X1      Rise  0.3070 0.0000 0.0250                      1.59029                                                   | 
|    mult/i_0/i_1647/ZN        NAND3_X1      Fall  0.3300 0.0230 0.0130             0.382624 1.55833  1.94095           1       100                    | 
|    mult/i_0/i_1648/B2        OAI21_X1      Fall  0.3300 0.0000 0.0130                      1.55833                                                   | 
|    mult/i_0/i_1648/ZN        OAI21_X1      Rise  0.3800 0.0500 0.0190             1.13173  3.92649  5.05822           2       100                    | 
|    mult/i_0/i_4710/B         XNOR2_X1      Rise  0.3800 0.0000 0.0190                      2.57361                                                   | 
|    mult/i_0/i_4710/ZN        XNOR2_X1      Fall  0.3980 0.0180 0.0070             0.25755  0.894119 1.15167           1       100                    | 
|    mult/i_0/result[62]                     Fall  0.3980 0.0000                                                                                       | 
|    mult/result[62]                         Fall  0.3980 0.0000                                                                                       | 
|    outB/inp[30]                            Fall  0.3980 0.0000                                                                                       | 
|    outB/i_0_32/A2            AND2_X1       Fall  0.3980 0.0000 0.0070                      0.894119                                                  | 
|    outB/i_0_32/ZN            AND2_X1       Fall  0.4270 0.0290 0.0060             0.199971 1.06234  1.26231           1       100                    | 
|    outB/out_reg[30]/D        DFF_X1        Fall  0.4270 0.0000 0.0060                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[30]/CK       DFF_X1        Rise  0.1470 0.0040 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.4270        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2700        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[28]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200 0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210 0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580 0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580 0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580 0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580 0.0000                                                                                       | 
|    mult/i_0/i_1687/A4        NAND4_X1      Fall  0.2610 0.0030 0.0520                      1.48764                                                   | 
|    mult/i_0/i_1687/ZN        NAND4_X1      Rise  0.3090 0.0480 0.0250             0.409778 3.04777  3.45755           2       100                    | 
|    mult/i_0/i_1683/A         OAI21_X1      Rise  0.3090 0.0000 0.0250                      1.67072                                                   | 
|    mult/i_0/i_1683/ZN        OAI21_X1      Fall  0.3350 0.0260 0.0120             1.4869   3.94473  5.43163           3       100                    | 
|    mult/i_0/i_1678/A2        NAND3_X1      Fall  0.3350 0.0000 0.0120                      1.52898                                                   | 
|    mult/i_0/i_1678/ZN        NAND3_X1      Rise  0.3590 0.0240 0.0140             0.585058 3.06793  3.65299           2       100                    | 
|    mult/i_0/i_4689/A         OAI21_X1      Rise  0.3590 0.0000 0.0140                      1.67072                                                   | 
|    mult/i_0/i_4689/ZN        OAI21_X1      Fall  0.3770 0.0180 0.0080             0.55966  2.36355  2.92321           1       100                    | 
|    mult/i_0/i_4690/B         XOR2_X1       Fall  0.3770 0.0000 0.0080                      2.41145                                                   | 
|    mult/i_0/i_4690/Z         XOR2_X1       Rise  0.4040 0.0270 0.0160             0.162627 0.894119 1.05675           1       100                    | 
|    mult/i_0/result[60]                     Rise  0.4040 0.0000                                                                                       | 
|    mult/result[60]                         Rise  0.4040 0.0000                                                                                       | 
|    outB/inp[28]                            Rise  0.4040 0.0000                                                                                       | 
|    outB/i_0_30/A2            AND2_X1       Rise  0.4040 0.0000 0.0160                      0.97463                                                   | 
|    outB/i_0_30/ZN            AND2_X1       Rise  0.4360 0.0320 0.0080             0.171194 1.06234  1.23354           1       100                    | 
|    outB/out_reg[28]/D        DFF_X1        Rise  0.4360 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[28]/CK       DFF_X1        Rise  0.1470 0.0040 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0190 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.4360        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2710        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[0]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0730  0.0280 0.0060             2.08514  1.24879  3.33392           1       100      FA   K        | 
|    regB/CTS_L3_c_tid0_93/A   CLKBUF_X3     Rise  0.0730  0.0000 0.0060                      1.42116                                     F             | 
|    regB/CTS_L3_c_tid0_93/Z   CLKBUF_X3     Rise  0.1420  0.0690 0.0460             26.8648  27.4061  54.2709           32      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.1460  0.0040 0.0460                      0.949653                                    F             | 
|    regB/out_reg[0]/Q         DFF_X1        Fall  0.2920  0.1460 0.0480             6.23017  36.6937  42.9238           24      100      F             | 
|    regB/out[0]                             Fall  0.2920  0.0000                                                                                       | 
|    mult/inputB[0]                          Fall  0.2920  0.0000                                                                                       | 
|    mult/i_0/inputB[0]                      Fall  0.2920  0.0000                                                                                       | 
|    mult/i_0/i_1661/A         INV_X1        Fall  0.2930  0.0010 0.0480                      1.54936                                                   | 
|    mult/i_0/i_1661/ZN        INV_X1        Rise  0.3820  0.0890 0.0610             8.47223  16.6478  25.1201           12      100                    | 
|    mult/i_0/i_1651/A2        NOR2_X1       Rise  0.3820  0.0000 0.0610                      1.65135                                                   | 
|    mult/i_0/i_1651/ZN        NOR2_X1       Fall  0.4050  0.0230 0.0180             2.76208  1.78824  4.55032           2       100                    | 
|    mult/i_0/result[0]                      Fall  0.4050  0.0000                                                                                       | 
|    mult/result[0]                          Fall  0.4050  0.0000                                                                                       | 
|    outA/inp[0]                             Fall  0.4050  0.0000                                                                                       | 
|    outA/i_0_2/A2             AND2_X1       Fall  0.4010 -0.0040 0.0180    -0.0040           0.894119                                                  | 
|    outA/i_0_2/ZN             AND2_X1       Fall  0.4370  0.0360 0.0060             0.820989 1.06234  1.88333           1       100                    | 
|    outA/out_reg[0]/D         DFF_X1        Fall  0.4360 -0.0010 0.0060    -0.0010           1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[0]/CK        DFF_X1        Rise  0.1500 0.0060 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1500 0.1500 | 
| library hold check                       |  0.0110 0.1610 | 
| data required time                       |  0.1610        | 
|                                          |                | 
| data arrival time                        |  0.4360        | 
| data required time                       | -0.1610        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2760        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[3]/D 
  
 Path Start Point : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200 0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.1210 0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[0]/Q         DFF_X1        Fall  0.2080 0.0870 0.0070             0.629077 1.23817  1.86725           1       100      F             | 
|    regA/drc_ipo_c63/A        CLKBUF_X2     Fall  0.2080 0.0000 0.0070                      1.23817                                                   | 
|    regA/drc_ipo_c63/Z        CLKBUF_X2     Fall  0.3100 0.1020 0.0800             24.448   38.9647  63.4127           26      100                    | 
|    regA/out[0]                             Fall  0.3100 0.0000                                                                                       | 
|    mult/inputA[0]                          Fall  0.3100 0.0000                                                                                       | 
|    mult/i_0/inputA[0]                      Fall  0.3100 0.0000                                                                                       | 
|    mult/i_0/i_1674/A2        NAND2_X1      Fall  0.3120 0.0020 0.0800                      1.50228                                                   | 
|    mult/i_0/i_1674/ZN        NAND2_X1      Rise  0.3570 0.0450 0.0250             0.372324 2.36355  2.73587           1       100                    | 
|    mult/i_0/i_1675/B         XOR2_X1       Rise  0.3570 0.0000 0.0250                      2.36355                                                   | 
|    mult/i_0/i_1675/Z         XOR2_X1       Fall  0.3830 0.0260 0.0140             1.33365  3.77809  5.11174           2       100                    | 
|    mult/i_0/i_1676/B         XNOR2_X1      Fall  0.3830 0.0000 0.0140                      2.36817                                                   | 
|    mult/i_0/i_1676/ZN        XNOR2_X1      Rise  0.4180 0.0350 0.0130             0.966471 0.894119 1.86059           1       100                    | 
|    mult/i_0/result[3]                      Rise  0.4180 0.0000                                                                                       | 
|    mult/result[3]                          Rise  0.4180 0.0000                                                                                       | 
|    outA/inp[3]                             Rise  0.4180 0.0000                                                                                       | 
|    outA/i_0_5/A2             AND2_X1       Rise  0.4180 0.0000 0.0130                      0.97463                                                   | 
|    outA/i_0_5/ZN             AND2_X1       Rise  0.4500 0.0320 0.0080             0.573991 1.06234  1.63633           1       100                    | 
|    outA/out_reg[3]/D         DFF_X1        Rise  0.4500 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[3]/CK        DFF_X1        Rise  0.1500 0.0060 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1500 0.1500 | 
| library hold check                       |  0.0200 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.4500        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2810        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[4]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0730 0.0280 0.0060             2.08514  1.24879  3.33392           1       100      FA   K        | 
|    regB/CTS_L3_c_tid0_93/A   CLKBUF_X3     Rise  0.0730 0.0000 0.0060                      1.42116                                     F             | 
|    regB/CTS_L3_c_tid0_93/Z   CLKBUF_X3     Rise  0.1420 0.0690 0.0460             26.8648  27.4061  54.2709           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.1460 0.0040 0.0460                      0.949653                                    F             | 
|    regB/out_reg[0]/Q         DFF_X1        Fall  0.2920 0.1460 0.0480             6.23017  36.6937  42.9238           24      100      F             | 
|    regB/out[0]                             Fall  0.2920 0.0000                                                                                       | 
|    mult/inputB[0]                          Fall  0.2920 0.0000                                                                                       | 
|    mult/i_0/inputB[0]                      Fall  0.2920 0.0000                                                                                       | 
|    mult/i_0/i_1665/A1        NAND2_X1      Fall  0.2920 0.0000 0.0480                      1.5292                                                    | 
|    mult/i_0/i_1665/ZN        NAND2_X1      Rise  0.3360 0.0440 0.0250             1.12994  5.06957  6.19952           3       100                    | 
|    mult/i_0/i_1666/A         XNOR2_X1      Rise  0.3360 0.0000 0.0250                      2.23275                                                   | 
|    mult/i_0/i_1666/ZN        XNOR2_X1      Fall  0.3570 0.0210 0.0100             0.654291 2.32158  2.97587           2       100                    | 
|    mult/i_0/i_1670/A1        NAND2_X1      Fall  0.3570 0.0000 0.0100                      1.5292                                                    | 
|    mult/i_0/i_1670/ZN        NAND2_X1      Rise  0.3770 0.0200 0.0120             0.612618 2.9491   3.56172           2       100                    | 
|    mult/i_0/i_9/B1           AOI21_X1      Rise  0.3770 0.0000 0.0120                      1.647                                                     | 
|    mult/i_0/i_9/ZN           AOI21_X1      Fall  0.3980 0.0210 0.0090             0.906632 3.80155  4.70818           2       100                    | 
|    mult/i_0/i_10/B           XNOR2_X1      Fall  0.3980 0.0000 0.0090                      2.36817                                                   | 
|    mult/i_0/i_10/ZN          XNOR2_X1      Rise  0.4300 0.0320 0.0130             0.775022 0.894119 1.66914           1       100                    | 
|    mult/i_0/result[4]                      Rise  0.4300 0.0000                                                                                       | 
|    mult/result[4]                          Rise  0.4300 0.0000                                                                                       | 
|    outA/inp[4]                             Rise  0.4300 0.0000                                                                                       | 
|    outA/i_0_6/A2             AND2_X1       Rise  0.4300 0.0000 0.0130                      0.97463                                                   | 
|    outA/i_0_6/ZN             AND2_X1       Rise  0.4650 0.0350 0.0100             1.5437   1.06234  2.60604           1       100                    | 
|    outA/out_reg[4]/D         DFF_X1        Rise  0.4650 0.0000 0.0100                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[4]/CK        DFF_X1        Rise  0.1500 0.0060 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1500 0.1500 | 
| library hold check                       |  0.0200 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.4650        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.2960        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[5]/D 
  
 Path Start Point : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200 0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.1210 0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[0]/Q         DFF_X1        Rise  0.2150 0.0940 0.0090             0.629077 1.23817  1.86725           1       100      F             | 
|    regA/drc_ipo_c63/A        CLKBUF_X2     Rise  0.2150 0.0000 0.0090                      1.40591                                                   | 
|    regA/drc_ipo_c63/Z        CLKBUF_X2     Rise  0.3100 0.0950 0.0810             24.448   38.9647  63.4127           26      100                    | 
|    regA/out[0]                             Rise  0.3100 0.0000                                                                                       | 
|    mult/inputA[0]                          Rise  0.3100 0.0000                                                                                       | 
|    mult/i_0/inputA[0]                      Rise  0.3100 0.0000                                                                                       | 
|    mult/i_0/i_3264/A1        NAND2_X1      Rise  0.3120 0.0020 0.0810                      1.59903                                                   | 
|    mult/i_0/i_3264/ZN        NAND2_X1      Fall  0.3440 0.0320 0.0210             0.445916 3.92649  4.37241           2       100                    | 
|    mult/i_0/i_6/B            XNOR2_X1      Fall  0.3440 0.0000 0.0210                      2.36817                                                   | 
|    mult/i_0/i_6/ZN           XNOR2_X1      Rise  0.3970 0.0530 0.0200             0.977371 3.88386  4.86123           2       100                    | 
|    mult/i_0/i_11/B2          AOI22_X1      Rise  0.3970 0.0000 0.0200                      1.62303                                                   | 
|    mult/i_0/i_11/ZN          AOI22_X1      Fall  0.4240 0.0270 0.0130             0.545896 3.58393  4.12982           2       100                    | 
|    mult/i_0/i_17/A           XNOR2_X1      Fall  0.4240 0.0000 0.0130                      2.12585                                                   | 
|    mult/i_0/i_17/ZN          XNOR2_X1      Rise  0.4510 0.0270 0.0120             0.507577 0.894119 1.4017            1       100                    | 
|    mult/i_0/result[5]                      Rise  0.4510 0.0000                                                                                       | 
|    mult/result[5]                          Rise  0.4510 0.0000                                                                                       | 
|    outA/inp[5]                             Rise  0.4510 0.0000                                                                                       | 
|    outA/i_0_7/A2             AND2_X1       Rise  0.4510 0.0000 0.0120                      0.97463                                                   | 
|    outA/i_0_7/ZN             AND2_X1       Rise  0.4860 0.0350 0.0110             1.81401  1.06234  2.87635           1       100                    | 
|    outA/out_reg[5]/D         DFF_X1        Rise  0.4860 0.0000 0.0110                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[5]/CK        DFF_X1        Rise  0.1500 0.0060 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1500 0.1500 | 
| library hold check                       |  0.0200 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.4860        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.3170        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[6]/D 
  
 Path Start Point : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0730 0.0280 0.0060             2.08514  1.24879  3.33392           1       100      FA   K        | 
|    regB/CTS_L3_c_tid0_93/A   CLKBUF_X3     Rise  0.0730 0.0000 0.0060                      1.42116                                     F             | 
|    regB/CTS_L3_c_tid0_93/Z   CLKBUF_X3     Rise  0.1420 0.0690 0.0460             26.8648  27.4061  54.2709           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.1460 0.0040 0.0460                      0.949653                                    F             | 
|    regB/out_reg[1]/Q         DFF_X1        Fall  0.2920 0.1460 0.0480             6.41545  36.6034  43.0189           25      100      F             | 
|    regB/out[1]                             Fall  0.2920 0.0000                                                                                       | 
|    mult/inputB[1]                          Fall  0.2920 0.0000                                                                                       | 
|    mult/i_0/inputB[1]                      Fall  0.2920 0.0000                                                                                       | 
|    mult/i_0/i_3273/A2        AOI22_X1      Fall  0.2920 0.0000 0.0480                      1.43339                                                   | 
|    mult/i_0/i_3273/ZN        AOI22_X1      Rise  0.3360 0.0440 0.0220             0.721057 1.45808  2.17913           1       100                    | 
|    mult/i_0/i_3270/A1        OAI22_X1      Rise  0.3360 0.0000 0.0220                      1.67104                                                   | 
|    mult/i_0/i_3270/ZN        OAI22_X1      Fall  0.3550 0.0190 0.0100             0.712839 3.0606   3.77344           2       100                    | 
|    mult/i_0/i_3268/A2        NAND2_X1      Fall  0.3550 0.0000 0.0100                      1.50228                                                   | 
|    mult/i_0/i_3268/ZN        NAND2_X1      Rise  0.3810 0.0260 0.0160             1.06313  4.37849  5.44162           3       100                    | 
|    mult/i_0/i_13/B1          AOI21_X1      Rise  0.3810 0.0000 0.0160                      1.647                                                     | 
|    mult/i_0/i_13/ZN          AOI21_X1      Fall  0.4030 0.0220 0.0120             0.600996 3.53423  4.13523           2       100                    | 
|    mult/i_0/i_21/B1          OAI22_X1      Fall  0.4030 0.0000 0.0120                      1.40838                                                   | 
|    mult/i_0/i_21/ZN          OAI22_X1      Rise  0.4540 0.0510 0.0310             0.613331 3.80155  4.41488           2       100                    | 
|    mult/i_0/i_22/B           XNOR2_X1      Rise  0.4540 0.0000 0.0310                      2.57361                                                   | 
|    mult/i_0/i_22/ZN          XNOR2_X1      Fall  0.4760 0.0220 0.0080             0.926756 0.894119 1.82088           1       100                    | 
|    mult/i_0/result[6]                      Fall  0.4760 0.0000                                                                                       | 
|    mult/result[6]                          Fall  0.4760 0.0000                                                                                       | 
|    outA/inp[6]                             Fall  0.4760 0.0000                                                                                       | 
|    outA/i_0_8/A2             AND2_X1       Fall  0.4760 0.0000 0.0080                      0.894119                                                  | 
|    outA/i_0_8/ZN             AND2_X1       Fall  0.5060 0.0300 0.0060             0.661079 1.06234  1.72342           1       100                    | 
|    outA/out_reg[6]/D         DFF_X1        Fall  0.5060 0.0000 0.0060                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[6]/CK        DFF_X1        Rise  0.1500 0.0060 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1500 0.1500 | 
| library hold check                       |  0.0110 0.1610 | 
| data required time                       |  0.1610        | 
|                                          |                | 
| data arrival time                        |  0.5060        | 
| data required time                       | -0.1610        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.3460        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[7]/D 
  
 Path Start Point : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0730 0.0280 0.0060             2.08514  1.24879  3.33392           1       100      FA   K        | 
|    regB/CTS_L3_c_tid0_93/A   CLKBUF_X3     Rise  0.0730 0.0000 0.0060                      1.42116                                     F             | 
|    regB/CTS_L3_c_tid0_93/Z   CLKBUF_X3     Rise  0.1420 0.0690 0.0460             26.8648  27.4061  54.2709           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.1460 0.0040 0.0460                      0.949653                                    F             | 
|    regB/out_reg[1]/Q         DFF_X1        Fall  0.2920 0.1460 0.0480             6.41545  36.6034  43.0189           25      100      F             | 
|    regB/out[1]                             Fall  0.2920 0.0000                                                                                       | 
|    mult/inputB[1]                          Fall  0.2920 0.0000                                                                                       | 
|    mult/i_0/inputB[1]                      Fall  0.2920 0.0000                                                                                       | 
|    mult/i_0/i_3273/A2        AOI22_X1      Fall  0.2920 0.0000 0.0480                      1.43339                                                   | 
|    mult/i_0/i_3273/ZN        AOI22_X1      Rise  0.3360 0.0440 0.0220             0.721057 1.45808  2.17913           1       100                    | 
|    mult/i_0/i_3270/A1        OAI22_X1      Rise  0.3360 0.0000 0.0220                      1.67104                                                   | 
|    mult/i_0/i_3270/ZN        OAI22_X1      Fall  0.3550 0.0190 0.0100             0.712839 3.0606   3.77344           2       100                    | 
|    mult/i_0/i_3268/A2        NAND2_X1      Fall  0.3550 0.0000 0.0100                      1.50228                                                   | 
|    mult/i_0/i_3268/ZN        NAND2_X1      Rise  0.3810 0.0260 0.0160             1.06313  4.37849  5.44162           3       100                    | 
|    mult/i_0/i_3266/A1        NOR2_X1       Rise  0.3810 0.0000 0.0160                      1.71447                                                   | 
|    mult/i_0/i_3266/ZN        NOR2_X1       Fall  0.3970 0.0160 0.0090             0.548496 4.52437  5.07286           3       100                    | 
|    mult/i_0/i_19/B1          OAI21_X1      Fall  0.3970 0.0000 0.0090                      1.45983                                                   | 
|    mult/i_0/i_19/ZN          OAI21_X1      Rise  0.4370 0.0400 0.0170             0.332858 3.88386  4.21671           2       100                    | 
|    mult/i_0/i_26/B2          AOI22_X1      Rise  0.4370 0.0000 0.0170                      1.62303                                                   | 
|    mult/i_0/i_26/ZN          AOI22_X1      Fall  0.4650 0.0280 0.0140             0.935368 3.91291  4.84828           2       100                    | 
|    mult/i_0/i_27/B           XOR2_X1       Fall  0.4650 0.0000 0.0140                      2.41145                                                   | 
|    mult/i_0/i_27/Z           XOR2_X1       Rise  0.4980 0.0330 0.0190             0.775511 0.894119 1.66963           1       100                    | 
|    mult/i_0/result[7]                      Rise  0.4980 0.0000                                                                                       | 
|    mult/result[7]                          Rise  0.4980 0.0000                                                                                       | 
|    outA/inp[7]                             Rise  0.4980 0.0000                                                                                       | 
|    outA/i_0_9/A2             AND2_X1       Rise  0.4980 0.0000 0.0190                      0.97463                                                   | 
|    outA/i_0_9/ZN             AND2_X1       Rise  0.5320 0.0340 0.0090             0.647946 1.06234  1.71029           1       100                    | 
|    outA/out_reg[7]/D         DFF_X1        Rise  0.5320 0.0000 0.0090                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[7]/CK        DFF_X1        Rise  0.1500 0.0060 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1500 0.1500 | 
| library hold check                       |  0.0200 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.5320        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.3630        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[12]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_3110/A2        NAND2_X1      Fall  0.2480  0.0040 0.0260                      1.50228                                                   | 
|    mult/i_0/i_3110/ZN        NAND2_X1      Rise  0.2820  0.0340 0.0190             1.0415   4.27301  5.31451           3       100                    | 
|    mult/i_0/i_3178/A1        NOR2_X1       Rise  0.2820  0.0000 0.0190                      1.71447                                                   | 
|    mult/i_0/i_3178/ZN        NOR2_X1       Fall  0.2960  0.0140 0.0080             0.534539 3.07068  3.60522           2       100                    | 
|    mult/i_0/i_3176/A         AOI21_X1      Fall  0.2960  0.0000 0.0080                      1.53534                                                   | 
|    mult/i_0/i_3176/ZN        AOI21_X1      Rise  0.3360  0.0400 0.0250             1.4659   2.85992  4.32582           2       100                    | 
|    mult/i_0/i_3173/B1        AOI21_X1      Rise  0.3350 -0.0010 0.0250    -0.0010           1.647                                                     | 
|    mult/i_0/i_3173/ZN        AOI21_X1      Fall  0.3600  0.0250 0.0120             0.831936 3.62806  4.45999           2       100                    | 
|    mult/i_0/i_3171/A         XOR2_X1       Fall  0.3600  0.0000 0.0120                      2.18123                                                   | 
|    mult/i_0/i_3171/Z         XOR2_X1       Rise  0.4010  0.0410 0.0310             1.33082  3.08752  4.41834           2       100                    | 
|    mult/i_0/i_62/A1          NAND2_X1      Rise  0.4010  0.0000 0.0310                      1.59903                                                   | 
|    mult/i_0/i_62/ZN          NAND2_X1      Fall  0.4230  0.0220 0.0110             0.377857 3.03715  3.415             2       100                    | 
|    mult/i_0/i_97/A           OAI21_X1      Fall  0.4230  0.0000 0.0110                      1.51857                                                   | 
|    mult/i_0/i_97/ZN          OAI21_X1      Rise  0.4480  0.0250 0.0150             0.493649 3.0606   3.55425           2       100                    | 
|    mult/i_0/i_99/B2          OAI21_X1      Rise  0.4480  0.0000 0.0150                      1.57189                                                   | 
|    mult/i_0/i_99/ZN          OAI21_X1      Fall  0.4720  0.0240 0.0100             0.493588 3.92187  4.41546           2       100                    | 
|    mult/i_0/i_100/B          XOR2_X1       Fall  0.4720  0.0000 0.0100                      2.41145                                                   | 
|    mult/i_0/i_100/Z          XOR2_X1       Rise  0.5050  0.0330 0.0200             1.07802  0.894119 1.97214           1       100                    | 
|    mult/i_0/result[12]                     Rise  0.5050  0.0000                                                                                       | 
|    mult/result[12]                         Rise  0.5050  0.0000                                                                                       | 
|    outA/inp[12]                            Rise  0.5050  0.0000                                                                                       | 
|    outA/i_0_14/A2            AND2_X1       Rise  0.5020 -0.0030 0.0200    -0.0030           0.97463                                                   | 
|    outA/i_0_14/ZN            AND2_X1       Rise  0.5350  0.0330 0.0080             0.236235 1.06234  1.29858           1       100                    | 
|    outA/out_reg[12]/D        DFF_X1        Rise  0.5350  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[12]/CK       DFF_X1        Rise  0.1500 0.0060 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1500 0.1500 | 
| library hold check                       |  0.0190 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.5350        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.3670        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[8]/D 
  
 Path Start Point : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180 0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.1190 0.0010 0.0170                      0.949653                                    F             | 
|    regA/out_reg[3]/Q         DFF_X1        Fall  0.2050 0.0860 0.0070             0.639534 1.23817  1.8777            1       100      F             | 
|    regA/drc_ipo_c66/A        CLKBUF_X2     Fall  0.2050 0.0000 0.0070                      1.23817                                                   | 
|    regA/drc_ipo_c66/Z        CLKBUF_X2     Fall  0.3100 0.1050 0.0790             29.0397  35.1103  64.1499           24      100                    | 
|    regA/out[3]                             Fall  0.3100 0.0000                                                                                       | 
|    mult/inputA[3]                          Fall  0.3100 0.0000                                                                                       | 
|    mult/i_0/inputA[3]                      Fall  0.3100 0.0000                                                                                       | 
|    mult/i_0/i_3255/A1        NAND2_X1      Fall  0.3160 0.0060 0.0790                      1.5292                                                    | 
|    mult/i_0/i_3255/ZN        NAND2_X1      Rise  0.3550 0.0390 0.0240             0.243358 2.36355  2.60691           1       100                    | 
|    mult/i_0/i_3254/B         XOR2_X1       Rise  0.3550 0.0000 0.0240                      2.36355                                                   | 
|    mult/i_0/i_3254/Z         XOR2_X1       Fall  0.3800 0.0250 0.0140             1.09427  3.68507  4.77934           2       100                    | 
|    mult/i_0/i_3251/A1        AOI22_X1      Fall  0.3800 0.0000 0.0140                      1.50384                                                   | 
|    mult/i_0/i_3251/ZN        AOI22_X1      Rise  0.4110 0.0310 0.0210             0.891689 2.85992  3.7516            2       100                    | 
|    mult/i_0/i_29/B1          AOI21_X1      Rise  0.4110 0.0000 0.0210                      1.647                                                     | 
|    mult/i_0/i_29/ZN          AOI21_X1      Fall  0.4350 0.0240 0.0130             0.681475 3.91863  4.60011           2       100                    | 
|    mult/i_0/i_30/B           XNOR2_X1      Fall  0.4350 0.0000 0.0130                      2.36817                                                   | 
|    mult/i_0/i_30/ZN          XNOR2_X1      Rise  0.4820 0.0470 0.0180             0.653769 3.58393  4.2377            2       100                    | 
|    mult/i_0/i_33/A           XNOR2_X1      Rise  0.4820 0.0000 0.0180                      2.23275                                                   | 
|    mult/i_0/i_33/ZN          XNOR2_X1      Fall  0.4990 0.0170 0.0080             0.943859 0.894119 1.83798           1       100                    | 
|    mult/i_0/result[8]                      Fall  0.4990 0.0000                                                                                       | 
|    mult/result[8]                          Fall  0.4990 0.0000                                                                                       | 
|    outA/inp[8]                             Fall  0.4990 0.0000                                                                                       | 
|    outA/i_0_10/A2            AND2_X1       Fall  0.4990 0.0000 0.0080                      0.894119                                                  | 
|    outA/i_0_10/ZN            AND2_X1       Fall  0.5290 0.0300 0.0060             0.45266  1.06234  1.515             1       100                    | 
|    outA/out_reg[8]/D         DFF_X1        Fall  0.5290 0.0000 0.0060                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[8]/CK        DFF_X1        Rise  0.1500 0.0060 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1500 0.1500 | 
| library hold check                       |  0.0110 0.1610 | 
| data required time                       |  0.1610        | 
|                                          |                | 
| data arrival time                        |  0.5290        | 
| data required time                       | -0.1610        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.3690        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[27]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200  0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210  0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580  0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580  0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/i_1687/A4        NAND4_X1      Fall  0.2610  0.0030 0.0520                      1.48764                                                   | 
|    mult/i_0/i_1687/ZN        NAND4_X1      Rise  0.3090  0.0480 0.0250             0.409778 3.04777  3.45755           2       100                    | 
|    mult/i_0/i_1685/A1        NAND2_X1      Rise  0.3090  0.0000 0.0250                      1.59903                                                   | 
|    mult/i_0/i_1685/ZN        NAND2_X1      Fall  0.3320  0.0230 0.0110             0.380286 3.64106  4.02135           2       100                    | 
|    mult/i_0/i_1629/A         XOR2_X1       Fall  0.3320  0.0000 0.0110                      2.18123                                                   | 
|    mult/i_0/i_1629/Z         XOR2_X1       Rise  0.3730  0.0410 0.0310             0.454981 3.91863  4.37361           2       100                    | 
|    mult/i_0/i_1630/B         XNOR2_X1      Rise  0.3730  0.0000 0.0310                      2.57361                                                   | 
|    mult/i_0/i_1630/ZN        XNOR2_X1      Fall  0.4020  0.0290 0.0120             0.63584  3.58393  4.21977           2       100                    | 
|    mult/i_0/i_1632/A         XNOR2_X1      Fall  0.4020  0.0000 0.0120                      2.12585                                                   | 
|    mult/i_0/i_1632/ZN        XNOR2_X1      Rise  0.4480  0.0460 0.0200             1.21761  3.91863  5.13624           2       100                    | 
|    mult/i_0/i_1633/B         XNOR2_X1      Rise  0.4480  0.0000 0.0200                      2.57361                                                   | 
|    mult/i_0/i_1633/ZN        XNOR2_X1      Fall  0.4740  0.0260 0.0130             0.708607 3.93267  4.64128           2       100                    | 
|    mult/i_0/i_4666/B         XNOR2_X1      Fall  0.4740  0.0000 0.0130                      2.36817                                                   | 
|    mult/i_0/i_4666/ZN        XNOR2_X1      Rise  0.5100  0.0360 0.0140             1.25901  0.894119 2.15313           1       100                    | 
|    mult/i_0/result[59]                     Rise  0.5100  0.0000                                                                                       | 
|    mult/result[59]                         Rise  0.5100  0.0000                                                                                       | 
|    outB/inp[27]                            Rise  0.5100  0.0000                                                                                       | 
|    outB/i_0_29/A2            AND2_X1       Rise  0.5090 -0.0010 0.0140    -0.0010           0.97463                                                   | 
|    outB/i_0_29/ZN            AND2_X1       Rise  0.5410  0.0320 0.0080             0.465772 1.06234  1.52811           1       100                    | 
|    outB/out_reg[27]/D        DFF_X1        Rise  0.5410  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[27]/CK       DFF_X1        Rise  0.1470 0.0040 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0190 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.5410        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.3760        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[14]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180 0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180 0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070 0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070 0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440 0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440 0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/i_3077/A1        AOI22_X1      Fall  0.2500 0.0060 0.0280                      1.50384                                                   | 
|    mult/i_0/i_3077/ZN        AOI22_X1      Rise  0.2800 0.0300 0.0170             0.42495  1.56385  1.9888            1       100                    | 
|    mult/i_0/i_3076/A2        NOR2_X1       Rise  0.2800 0.0000 0.0170                      1.65135                                                   | 
|    mult/i_0/i_3076/ZN        NOR2_X1       Fall  0.2960 0.0160 0.0090             0.550911 3.62806  4.17897           2       100                    | 
|    mult/i_0/i_120/A          XOR2_X1       Fall  0.2960 0.0000 0.0090                      2.18123                                                   | 
|    mult/i_0/i_120/Z          XOR2_X1       Rise  0.3390 0.0430 0.0340             1.09462  3.79693  4.89155           2       100                    | 
|    mult/i_0/i_121/B          XOR2_X1       Rise  0.3390 0.0000 0.0340                      2.36355                                                   | 
|    mult/i_0/i_121/Z          XOR2_X1       Fall  0.3700 0.0310 0.0160             2.44154  3.73421  6.17574           2       100                    | 
|    mult/i_0/i_127/A          XOR2_X1       Fall  0.3700 0.0000 0.0160                      2.18123                                                   | 
|    mult/i_0/i_127/Z          XOR2_X1       Rise  0.4120 0.0420 0.0300             0.544223 3.68507  4.22929           2       100                    | 
|    mult/i_0/i_129/A          XOR2_X1       Rise  0.4120 0.0000 0.0300                      2.23214                                                   | 
|    mult/i_0/i_129/Z          XOR2_X1       Fall  0.4360 0.0240 0.0110             0.495039 3.0606   3.55564           2       100                    | 
|    mult/i_0/i_130/A2         NAND2_X1      Fall  0.4360 0.0000 0.0110                      1.50228                                                   | 
|    mult/i_0/i_130/ZN         NAND2_X1      Rise  0.4610 0.0250 0.0150             0.505499 4.37849  4.88399           3       100                    | 
|    mult/i_0/i_157/B1         AOI21_X1      Rise  0.4610 0.0000 0.0150                      1.647                                                     | 
|    mult/i_0/i_157/ZN         AOI21_X1      Fall  0.4840 0.0230 0.0130             0.988466 3.81499  4.80345           2       100                    | 
|    mult/i_0/i_158/B          XNOR2_X1      Fall  0.4840 0.0000 0.0130                      2.36817                                                   | 
|    mult/i_0/i_158/ZN         XNOR2_X1      Rise  0.5160 0.0320 0.0120             0.537193 0.894119 1.43131           1       100                    | 
|    mult/i_0/result[14]                     Rise  0.5160 0.0000                                                                                       | 
|    mult/result[14]                         Rise  0.5160 0.0000                                                                                       | 
|    outA/inp[14]                            Rise  0.5160 0.0000                                                                                       | 
|    outA/i_0_16/A2            AND2_X1       Rise  0.5160 0.0000 0.0120                      0.97463                                                   | 
|    outA/i_0_16/ZN            AND2_X1       Rise  0.5470 0.0310 0.0080             0.437966 1.06234  1.50031           1       100                    | 
|    outA/out_reg[14]/D        DFF_X1        Rise  0.5470 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[14]/CK       DFF_X1        Rise  0.1490 0.0050 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1490 0.1490 | 
| library hold check                       |  0.0200 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.5470        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.3790        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[9]/D 
  
 Path Start Point : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.1190  0.0010 0.0170                      0.949653                                    F             | 
|    regA/out_reg[3]/Q         DFF_X1        Rise  0.2120  0.0930 0.0090             0.639534 1.23817  1.8777            1       100      F             | 
|    regA/drc_ipo_c66/A        CLKBUF_X2     Rise  0.2120  0.0000 0.0090                      1.40591                                                   | 
|    regA/drc_ipo_c66/Z        CLKBUF_X2     Rise  0.3100  0.0980 0.0800             29.0397  35.1103  64.1499           24      100                    | 
|    regA/out[3]                             Rise  0.3100  0.0000                                                                                       | 
|    mult/inputA[3]                          Rise  0.3100  0.0000                                                                                       | 
|    mult/i_0/inputA[3]                      Rise  0.3100  0.0000                                                                                       | 
|    mult/i_0/i_3255/A1        NAND2_X1      Rise  0.3160  0.0060 0.0800                      1.59903                                                   | 
|    mult/i_0/i_3255/ZN        NAND2_X1      Fall  0.3400  0.0240 0.0180             0.243358 2.36355  2.60691           1       100                    | 
|    mult/i_0/i_3254/B         XOR2_X1       Fall  0.3400  0.0000 0.0180                      2.41145                                                   | 
|    mult/i_0/i_3254/Z         XOR2_X1       Rise  0.3910  0.0510 0.0330             1.09427  3.68507  4.77934           2       100                    | 
|    mult/i_0/i_3251/A1        AOI22_X1      Rise  0.3910  0.0000 0.0330                      1.68751                                                   | 
|    mult/i_0/i_3251/ZN        AOI22_X1      Fall  0.4160  0.0250 0.0130             0.891689 2.85992  3.7516            2       100                    | 
|    mult/i_0/i_29/B1          AOI21_X1      Fall  0.4160  0.0000 0.0130                      1.44682                                                   | 
|    mult/i_0/i_29/ZN          AOI21_X1      Rise  0.4580  0.0420 0.0260             0.681475 3.91863  4.60011           2       100                    | 
|    mult/i_0/i_34/B2          OAI22_X1      Rise  0.4580  0.0000 0.0260                      1.61561                                                   | 
|    mult/i_0/i_34/ZN          OAI22_X1      Fall  0.4850  0.0270 0.0110             0.815776 3.62969  4.44547           2       100                    | 
|    mult/i_0/i_38/A           XNOR2_X1      Fall  0.4850  0.0000 0.0110                      2.12585                                                   | 
|    mult/i_0/i_38/ZN          XNOR2_X1      Rise  0.5170  0.0320 0.0140             1.5908   0.894119 2.48492           1       100                    | 
|    mult/i_0/result[9]                      Rise  0.5170  0.0000                                                                                       | 
|    mult/result[9]                          Rise  0.5170  0.0000                                                                                       | 
|    outA/inp[9]                             Rise  0.5170  0.0000                                                                                       | 
|    outA/i_0_11/A2            AND2_X1       Rise  0.5160 -0.0010 0.0140    -0.0010           0.97463                                                   | 
|    outA/i_0_11/ZN            AND2_X1       Rise  0.5470  0.0310 0.0080             0.196828 1.06234  1.25917           1       100                    | 
|    outA/out_reg[9]/D         DFF_X1        Rise  0.5470  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[9]/CK        DFF_X1        Rise  0.1500 0.0060 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1500 0.1500 | 
| library hold check                       |  0.0190 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.5470        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.3790        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[16]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_3077/A1        AOI22_X1      Fall  0.2500  0.0060 0.0280                      1.50384                                                   | 
|    mult/i_0/i_3077/ZN        AOI22_X1      Rise  0.2800  0.0300 0.0170             0.42495  1.56385  1.9888            1       100                    | 
|    mult/i_0/i_3076/A2        NOR2_X1       Rise  0.2800  0.0000 0.0170                      1.65135                                                   | 
|    mult/i_0/i_3076/ZN        NOR2_X1       Fall  0.2960  0.0160 0.0090             0.550911 3.62806  4.17897           2       100                    | 
|    mult/i_0/i_120/A          XOR2_X1       Fall  0.2960  0.0000 0.0090                      2.18123                                                   | 
|    mult/i_0/i_120/Z          XOR2_X1       Rise  0.3390  0.0430 0.0340             1.09462  3.79693  4.89155           2       100                    | 
|    mult/i_0/i_121/B          XOR2_X1       Rise  0.3390  0.0000 0.0340                      2.36355                                                   | 
|    mult/i_0/i_121/Z          XOR2_X1       Fall  0.3700  0.0310 0.0160             2.44154  3.73421  6.17574           2       100                    | 
|    mult/i_0/i_143/B1         AOI22_X1      Fall  0.3700  0.0000 0.0160                      1.55298                                                   | 
|    mult/i_0/i_143/ZN         AOI22_X1      Rise  0.4160  0.0460 0.0230             0.858856 3.73421  4.59306           2       100                    | 
|    mult/i_0/i_170/B1         AOI22_X1      Rise  0.4160  0.0000 0.0230                      1.58401                                                   | 
|    mult/i_0/i_170/ZN         AOI22_X1      Fall  0.4420  0.0260 0.0120             0.491046 3.0606   3.55165           2       100                    | 
|    mult/i_0/i_171/A2         NAND2_X1      Fall  0.4420  0.0000 0.0120                      1.50228                                                   | 
|    mult/i_0/i_171/ZN         NAND2_X1      Rise  0.4680  0.0260 0.0160             0.701855 4.37849  5.08035           3       100                    | 
|    mult/i_0/i_186/B1         AOI21_X1      Rise  0.4680  0.0000 0.0160                      1.647                                                     | 
|    mult/i_0/i_186/ZN         AOI21_X1      Fall  0.4910  0.0230 0.0130             0.927187 3.91753  4.84471           2       100                    | 
|    mult/i_0/i_187/B          XNOR2_X1      Fall  0.4910  0.0000 0.0130                      2.36817                                                   | 
|    mult/i_0/i_187/ZN         XNOR2_X1      Rise  0.5230  0.0320 0.0120             0.455836 0.894119 1.34995           1       100                    | 
|    mult/i_0/result[16]                     Rise  0.5230  0.0000                                                                                       | 
|    mult/result[16]                         Rise  0.5230  0.0000                                                                                       | 
|    outA/inp[16]                            Rise  0.5230  0.0000                                                                                       | 
|    outA/i_0_18/A2            AND2_X1       Rise  0.5210 -0.0020 0.0120    -0.0020           0.97463                                                   | 
|    outA/i_0_18/ZN            AND2_X1       Rise  0.5520  0.0310 0.0080             0.411953 1.06234  1.4743            1       100                    | 
|    outA/out_reg[16]/D        DFF_X1        Rise  0.5520  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[16]/CK       DFF_X1        Rise  0.1490 0.0050 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1490 0.1490 | 
| library hold check                       |  0.0200 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.5520        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.3840        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[25]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200  0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210  0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580  0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580  0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/i_4657/B2        AOI22_X1      Fall  0.2650  0.0070 0.0520                      1.52031                                                   | 
|    mult/i_0/i_4657/ZN        AOI22_X1      Rise  0.3190  0.0540 0.0220             0.384745 1.56385  1.94859           1       100                    | 
|    mult/i_0/i_4658/A2        NOR2_X1       Rise  0.3190  0.0000 0.0220                      1.65135                                                   | 
|    mult/i_0/i_4658/ZN        NOR2_X1       Fall  0.3360  0.0170 0.0100             0.532101 3.57268  4.10478           2       100                    | 
|    mult/i_0/i_4660/A         XNOR2_X1      Fall  0.3360  0.0000 0.0100                      2.12585                                                   | 
|    mult/i_0/i_4660/ZN        XNOR2_X1      Rise  0.3790  0.0430 0.0190             0.746785 3.92187  4.66866           2       100                    | 
|    mult/i_0/i_1600/B         XOR2_X1       Rise  0.3790  0.0000 0.0190                      2.36355                                                   | 
|    mult/i_0/i_1600/Z         XOR2_X1       Fall  0.4060  0.0270 0.0150             2.22778  3.70154  5.92932           2       100                    | 
|    mult/i_0/i_1607/B2        AOI22_X1      Fall  0.4060  0.0000 0.0150                      1.52031                                                   | 
|    mult/i_0/i_1607/ZN        AOI22_X1      Rise  0.4570  0.0510 0.0250             1.97887  2.98903  4.96789           2       100                    | 
|    mult/i_0/i_1610/B1        OAI21_X1      Rise  0.4560 -0.0010 0.0250    -0.0010           1.66205                                                   | 
|    mult/i_0/i_1610/ZN        OAI21_X1      Fall  0.4820  0.0260 0.0100             0.91484  3.92649  4.84133           2       100                    | 
|    mult/i_0/i_4618/B         XNOR2_X1      Fall  0.4820  0.0000 0.0100                      2.36817                                                   | 
|    mult/i_0/i_4618/ZN        XNOR2_X1      Rise  0.5210  0.0390 0.0160             2.19149  0.894119 3.08561           1       100                    | 
|    mult/i_0/result[57]                     Rise  0.5210  0.0000                                                                                       | 
|    mult/result[57]                         Rise  0.5210  0.0000                                                                                       | 
|    outB/inp[25]                            Rise  0.5210  0.0000                                                                                       | 
|    outB/i_0_27/A2            AND2_X1       Rise  0.5180 -0.0030 0.0160    -0.0030           0.97463                                                   | 
|    outB/i_0_27/ZN            AND2_X1       Rise  0.5500  0.0320 0.0080             0.360751 1.06234  1.42309           1       100                    | 
|    outB/out_reg[25]/D        DFF_X1        Rise  0.5500  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[25]/CK       DFF_X1        Rise  0.1470 0.0040 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0190 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.5500        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.3850        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[26]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200  0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210  0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580  0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580  0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/i_4657/B2        AOI22_X1      Fall  0.2650  0.0070 0.0520                      1.52031                                                   | 
|    mult/i_0/i_4657/ZN        AOI22_X1      Rise  0.3190  0.0540 0.0220             0.384745 1.56385  1.94859           1       100                    | 
|    mult/i_0/i_4658/A2        NOR2_X1       Rise  0.3190  0.0000 0.0220                      1.65135                                                   | 
|    mult/i_0/i_4658/ZN        NOR2_X1       Fall  0.3360  0.0170 0.0100             0.532101 3.57268  4.10478           2       100                    | 
|    mult/i_0/i_4660/A         XNOR2_X1      Fall  0.3360  0.0000 0.0100                      2.12585                                                   | 
|    mult/i_0/i_4660/ZN        XNOR2_X1      Rise  0.3790  0.0430 0.0190             0.746785 3.92187  4.66866           2       100                    | 
|    mult/i_0/i_4662/B2        OAI21_X1      Rise  0.3790  0.0000 0.0190                      1.57189                                                   | 
|    mult/i_0/i_4662/ZN        OAI21_X1      Fall  0.4050  0.0260 0.0100             1.44324  3.0606   4.50385           2       100                    | 
|    mult/i_0/i_4663/A2        NAND2_X1      Fall  0.4040 -0.0010 0.0100    -0.0010           1.50228                                                   | 
|    mult/i_0/i_4663/ZN        NAND2_X1      Rise  0.4250  0.0210 0.0120             0.233162 3.03715  3.27031           2       100                    | 
|    mult/i_0/i_4680/A         OAI21_X1      Rise  0.4250  0.0000 0.0120                      1.67072                                                   | 
|    mult/i_0/i_4680/ZN        OAI21_X1      Fall  0.4460  0.0210 0.0110             2.62392  2.94229  5.56621           2       100                    | 
|    mult/i_0/i_1625/A1        NOR2_X1       Fall  0.4450 -0.0010 0.0110    -0.0010           1.41309                                                   | 
|    mult/i_0/i_1625/ZN        NOR2_X1       Rise  0.4790  0.0340 0.0240             0.510373 3.09918  3.60956           2       100                    | 
|    mult/i_0/i_4648/A2        NOR2_X1       Rise  0.4790  0.0000 0.0240                      1.65135                                                   | 
|    mult/i_0/i_4648/ZN        NOR2_X1       Fall  0.4940  0.0150 0.0050             0.324217 2.36817  2.69238           1       100                    | 
|    mult/i_0/i_4649/B         XNOR2_X1      Fall  0.4940  0.0000 0.0050                      2.36817                                                   | 
|    mult/i_0/i_4649/ZN        XNOR2_X1      Rise  0.5290  0.0350 0.0150             1.79332  0.894119 2.68744           1       100                    | 
|    mult/i_0/result[58]                     Rise  0.5290  0.0000                                                                                       | 
|    mult/result[58]                         Rise  0.5290  0.0000                                                                                       | 
|    outB/inp[26]                            Rise  0.5290  0.0000                                                                                       | 
|    outB/i_0_28/A2            AND2_X1       Rise  0.5270 -0.0020 0.0150    -0.0020           0.97463                                                   | 
|    outB/i_0_28/ZN            AND2_X1       Rise  0.5600  0.0330 0.0090             0.709952 1.06234  1.77229           1       100                    | 
|    outB/out_reg[26]/D        DFF_X1        Rise  0.5600  0.0000 0.0090                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[26]/CK       DFF_X1        Rise  0.1470 0.0040 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0200 0.1670 | 
| data required time                       |  0.1670        | 
|                                          |                | 
| data arrival time                        |  0.5600        | 
| data required time                       | -0.1670        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.3940        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[10]/D 
  
 Path Start Point : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180 0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.1190 0.0010 0.0170                      0.949653                                    F             | 
|    regA/out_reg[3]/Q         DFF_X1        Fall  0.2050 0.0860 0.0070             0.639534 1.23817  1.8777            1       100      F             | 
|    regA/drc_ipo_c66/A        CLKBUF_X2     Fall  0.2050 0.0000 0.0070                      1.23817                                                   | 
|    regA/drc_ipo_c66/Z        CLKBUF_X2     Fall  0.3100 0.1050 0.0790             29.0397  35.1103  64.1499           24      100                    | 
|    regA/out[3]                             Fall  0.3100 0.0000                                                                                       | 
|    mult/inputA[3]                          Fall  0.3100 0.0000                                                                                       | 
|    mult/i_0/inputA[3]                      Fall  0.3100 0.0000                                                                                       | 
|    mult/i_0/i_3255/A1        NAND2_X1      Fall  0.3160 0.0060 0.0790                      1.5292                                                    | 
|    mult/i_0/i_3255/ZN        NAND2_X1      Rise  0.3550 0.0390 0.0240             0.243358 2.36355  2.60691           1       100                    | 
|    mult/i_0/i_3254/B         XOR2_X1       Rise  0.3550 0.0000 0.0240                      2.36355                                                   | 
|    mult/i_0/i_3254/Z         XOR2_X1       Fall  0.3800 0.0250 0.0140             1.09427  3.68507  4.77934           2       100                    | 
|    mult/i_0/i_3251/A1        AOI22_X1      Fall  0.3800 0.0000 0.0140                      1.50384                                                   | 
|    mult/i_0/i_3251/ZN        AOI22_X1      Rise  0.4110 0.0310 0.0210             0.891689 2.85992  3.7516            2       100                    | 
|    mult/i_0/i_3239/A1        NOR2_X1       Rise  0.4110 0.0000 0.0210                      1.71447                                                   | 
|    mult/i_0/i_3239/ZN        NOR2_X1       Fall  0.4290 0.0180 0.0100             0.849801 4.59594  5.44574           3       100                    | 
|    mult/i_0/i_35/B2          OAI21_X1      Fall  0.4290 0.0000 0.0100                      1.55833                                                   | 
|    mult/i_0/i_35/ZN          OAI21_X1      Rise  0.4750 0.0460 0.0170             0.770314 3.73421  4.50452           2       100                    | 
|    mult/i_0/i_39/B1          AOI22_X1      Rise  0.4750 0.0000 0.0170                      1.58401                                                   | 
|    mult/i_0/i_39/ZN          AOI22_X1      Fall  0.5010 0.0260 0.0130             0.505004 3.58393  4.08893           2       100                    | 
|    mult/i_0/i_50/A           XNOR2_X1      Fall  0.5010 0.0000 0.0130                      2.12585                                                   | 
|    mult/i_0/i_50/ZN          XNOR2_X1      Rise  0.5320 0.0310 0.0140             1.35044  0.894119 2.24456           1       100                    | 
|    mult/i_0/result[10]                     Rise  0.5320 0.0000                                                                                       | 
|    mult/result[10]                         Rise  0.5320 0.0000                                                                                       | 
|    outA/inp[10]                            Rise  0.5320 0.0000                                                                                       | 
|    outA/i_0_12/A2            AND2_X1       Rise  0.5320 0.0000 0.0140                      0.97463                                                   | 
|    outA/i_0_12/ZN            AND2_X1       Rise  0.5630 0.0310 0.0080             0.158123 1.06234  1.22047           1       100                    | 
|    outA/out_reg[10]/D        DFF_X1        Rise  0.5630 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[10]/CK       DFF_X1        Rise  0.1500 0.0060 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1500 0.1500 | 
| library hold check                       |  0.0190 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.5630        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.3950        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[19]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180 0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180 0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070 0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070 0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440 0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440 0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/i_3026/A1        AOI22_X1      Fall  0.2510 0.0070 0.0290                      1.50384                                                   | 
|    mult/i_0/i_3026/ZN        AOI22_X1      Rise  0.2810 0.0300 0.0170             0.319381 1.56385  1.88323           1       100                    | 
|    mult/i_0/i_3025/A2        NOR2_X1       Rise  0.2810 0.0000 0.0170                      1.65135                                                   | 
|    mult/i_0/i_3025/ZN        NOR2_X1       Fall  0.2970 0.0160 0.0090             0.427146 3.62806  4.0552            2       100                    | 
|    mult/i_0/i_2992/A         XOR2_X1       Fall  0.2970 0.0000 0.0090                      2.18123                                                   | 
|    mult/i_0/i_2992/Z         XOR2_X1       Rise  0.3370 0.0400 0.0310             0.577769 3.77347  4.35124           2       100                    | 
|    mult/i_0/i_3411/B         XOR2_X1       Rise  0.3370 0.0000 0.0310                      2.36355                                                   | 
|    mult/i_0/i_3411/Z         XOR2_X1       Fall  0.3690 0.0320 0.0170             2.42756  4.47605  6.9036            3       100                    | 
|    mult/i_0/i_3410/A2        NAND2_X1      Fall  0.3690 0.0000 0.0170                      1.50228                                                   | 
|    mult/i_0/i_3410/ZN        NAND2_X1      Rise  0.3900 0.0210 0.0090             0.272    1.44682  1.71882           1       100                    | 
|    mult/i_0/i_3368/B1        AOI21_X1      Rise  0.3900 0.0000 0.0090                      1.647                                                     | 
|    mult/i_0/i_3368/ZN        AOI21_X1      Fall  0.4080 0.0180 0.0110             0.606915 2.98903  3.59594           2       100                    | 
|    mult/i_0/i_3366/A1        NAND2_X1      Fall  0.4080 0.0000 0.0110                      1.5292                                                    | 
|    mult/i_0/i_3366/ZN        NAND2_X1      Rise  0.4280 0.0200 0.0130             0.59494  3.03715  3.63209           2       100                    | 
|    mult/i_0/i_3307/A         OAI21_X1      Rise  0.4280 0.0000 0.0130                      1.67072                                                   | 
|    mult/i_0/i_3307/ZN        OAI21_X1      Fall  0.4470 0.0190 0.0090             0.762399 2.96211  3.72451           2       100                    | 
|    mult/i_0/i_213/A2         NAND2_X1      Fall  0.4470 0.0000 0.0090                      1.50228                                                   | 
|    mult/i_0/i_213/ZN         NAND2_X1      Rise  0.4740 0.0270 0.0180             0.692183 5.4361   6.12828           3       100                    | 
|    mult/i_0/i_243/B          XNOR2_X1      Rise  0.4740 0.0000 0.0180                      2.57361                                                   | 
|    mult/i_0/i_243/ZN         XNOR2_X1      Fall  0.4990 0.0250 0.0130             0.457026 3.93267  4.3897            2       100                    | 
|    mult/i_0/i_244/B          XNOR2_X1      Fall  0.4990 0.0000 0.0130                      2.36817                                                   | 
|    mult/i_0/i_244/ZN         XNOR2_X1      Rise  0.5320 0.0330 0.0130             0.800574 0.894119 1.69469           1       100                    | 
|    mult/i_0/result[19]                     Rise  0.5320 0.0000                                                                                       | 
|    mult/result[19]                         Rise  0.5320 0.0000                                                                                       | 
|    outA/inp[19]                            Rise  0.5320 0.0000                                                                                       | 
|    outA/i_0_21/A2            AND2_X1       Rise  0.5320 0.0000 0.0130                      0.97463                                                   | 
|    outA/i_0_21/ZN            AND2_X1       Rise  0.5630 0.0310 0.0080             0.224834 1.06234  1.28718           1       100                    | 
|    outA/out_reg[19]/D        DFF_X1        Rise  0.5630 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[19]/CK       DFF_X1        Rise  0.1470 0.0030 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0190 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.5630        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.3980        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[11]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_3110/A2        NAND2_X1      Fall  0.2480  0.0040 0.0260                      1.50228                                                   | 
|    mult/i_0/i_3110/ZN        NAND2_X1      Rise  0.2820  0.0340 0.0190             1.0415   4.27301  5.31451           3       100                    | 
|    mult/i_0/i_3178/A1        NOR2_X1       Rise  0.2820  0.0000 0.0190                      1.71447                                                   | 
|    mult/i_0/i_3178/ZN        NOR2_X1       Fall  0.2960  0.0140 0.0080             0.534539 3.07068  3.60522           2       100                    | 
|    mult/i_0/i_3176/A         AOI21_X1      Fall  0.2960  0.0000 0.0080                      1.53534                                                   | 
|    mult/i_0/i_3176/ZN        AOI21_X1      Rise  0.3360  0.0400 0.0250             1.4659   2.85992  4.32582           2       100                    | 
|    mult/i_0/i_3173/B1        AOI21_X1      Rise  0.3350 -0.0010 0.0250    -0.0010           1.647                                                     | 
|    mult/i_0/i_3173/ZN        AOI21_X1      Fall  0.3600  0.0250 0.0120             0.831936 3.62806  4.45999           2       100                    | 
|    mult/i_0/i_3171/A         XOR2_X1       Fall  0.3600  0.0000 0.0120                      2.18123                                                   | 
|    mult/i_0/i_3171/Z         XOR2_X1       Rise  0.4010  0.0410 0.0310             1.33082  3.08752  4.41834           2       100                    | 
|    mult/i_0/i_63/B2          OAI21_X1      Rise  0.4010  0.0000 0.0310                      1.57189                                                   | 
|    mult/i_0/i_63/ZN          OAI21_X1      Fall  0.4300  0.0290 0.0100             0.453128 3.92649  4.37962           2       100                    | 
|    mult/i_0/i_64/B           XNOR2_X1      Fall  0.4300  0.0000 0.0100                      2.36817                                                   | 
|    mult/i_0/i_64/ZN          XNOR2_X1      Rise  0.4760  0.0460 0.0180             0.572709 3.70154  4.27425           2       100                    | 
|    mult/i_0/i_69/A           XOR2_X1       Rise  0.4760  0.0000 0.0180                      2.23214                                                   | 
|    mult/i_0/i_69/Z           XOR2_X1       Fall  0.4990  0.0230 0.0120             0.578203 3.80155  4.37975           2       100                    | 
|    mult/i_0/i_70/B           XNOR2_X1      Fall  0.4990  0.0000 0.0120                      2.36817                                                   | 
|    mult/i_0/i_70/ZN          XNOR2_X1      Rise  0.5360  0.0370 0.0140             1.5605   0.894119 2.45462           1       100                    | 
|    mult/i_0/result[11]                     Rise  0.5360  0.0000                                                                                       | 
|    mult/result[11]                         Rise  0.5360  0.0000                                                                                       | 
|    outA/inp[11]                            Rise  0.5360  0.0000                                                                                       | 
|    outA/i_0_13/A2            AND2_X1       Rise  0.5360  0.0000 0.0140                      0.97463                                                   | 
|    outA/i_0_13/ZN            AND2_X1       Rise  0.5670  0.0310 0.0080             0.157664 1.06234  1.22001           1       100                    | 
|    outA/out_reg[11]/D        DFF_X1        Rise  0.5670  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[11]/CK       DFF_X1        Rise  0.1500 0.0060 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1500 0.1500 | 
| library hold check                       |  0.0190 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.5670        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.3990        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[13]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180 0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180 0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070 0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070 0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440 0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440 0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/i_3077/A1        AOI22_X1      Fall  0.2500 0.0060 0.0280                      1.50384                                                   | 
|    mult/i_0/i_3077/ZN        AOI22_X1      Rise  0.2800 0.0300 0.0170             0.42495  1.56385  1.9888            1       100                    | 
|    mult/i_0/i_3076/A2        NOR2_X1       Rise  0.2800 0.0000 0.0170                      1.65135                                                   | 
|    mult/i_0/i_3076/ZN        NOR2_X1       Fall  0.2960 0.0160 0.0090             0.550911 3.62806  4.17897           2       100                    | 
|    mult/i_0/i_120/A          XOR2_X1       Fall  0.2960 0.0000 0.0090                      2.18123                                                   | 
|    mult/i_0/i_120/Z          XOR2_X1       Rise  0.3390 0.0430 0.0340             1.09462  3.79693  4.89155           2       100                    | 
|    mult/i_0/i_121/B          XOR2_X1       Rise  0.3390 0.0000 0.0340                      2.36355                                                   | 
|    mult/i_0/i_121/Z          XOR2_X1       Fall  0.3700 0.0310 0.0160             2.44154  3.73421  6.17574           2       100                    | 
|    mult/i_0/i_127/A          XOR2_X1       Fall  0.3700 0.0000 0.0160                      2.18123                                                   | 
|    mult/i_0/i_127/Z          XOR2_X1       Rise  0.4120 0.0420 0.0300             0.544223 3.68507  4.22929           2       100                    | 
|    mult/i_0/i_129/A          XOR2_X1       Rise  0.4120 0.0000 0.0300                      2.23214                                                   | 
|    mult/i_0/i_129/Z          XOR2_X1       Fall  0.4360 0.0240 0.0110             0.495039 3.0606   3.55564           2       100                    | 
|    mult/i_0/i_131/B2         OAI21_X1      Fall  0.4360 0.0000 0.0110                      1.55833                                                   | 
|    mult/i_0/i_131/ZN         OAI21_X1      Rise  0.4820 0.0460 0.0170             0.375637 3.91291  4.28855           2       100                    | 
|    mult/i_0/i_132/B          XOR2_X1       Rise  0.4820 0.0000 0.0170                      2.36355                                                   | 
|    mult/i_0/i_132/Z          XOR2_X1       Fall  0.5050 0.0230 0.0120             0.546002 3.93267  4.47868           2       100                    | 
|    mult/i_0/i_133/B          XNOR2_X1      Fall  0.5050 0.0000 0.0120                      2.36817                                                   | 
|    mult/i_0/i_133/ZN         XNOR2_X1      Rise  0.5410 0.0360 0.0140             1.39364  0.894119 2.28776           1       100                    | 
|    mult/i_0/result[13]                     Rise  0.5410 0.0000                                                                                       | 
|    mult/result[13]                         Rise  0.5410 0.0000                                                                                       | 
|    outA/inp[13]                            Rise  0.5410 0.0000                                                                                       | 
|    outA/i_0_15/A2            AND2_X1       Rise  0.5410 0.0000 0.0140                      0.97463                                                   | 
|    outA/i_0_15/ZN            AND2_X1       Rise  0.5730 0.0320 0.0080             0.416448 1.06234  1.47879           1       100                    | 
|    outA/out_reg[13]/D        DFF_X1        Rise  0.5730 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[13]/CK       DFF_X1        Rise  0.1490 0.0050 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1490 0.1490 | 
| library hold check                       |  0.0200 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.5730        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4050        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[18]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180 0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180 0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070 0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070 0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440 0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440 0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/i_3026/A1        AOI22_X1      Fall  0.2510 0.0070 0.0290                      1.50384                                                   | 
|    mult/i_0/i_3026/ZN        AOI22_X1      Rise  0.2810 0.0300 0.0170             0.319381 1.56385  1.88323           1       100                    | 
|    mult/i_0/i_3025/A2        NOR2_X1       Rise  0.2810 0.0000 0.0170                      1.65135                                                   | 
|    mult/i_0/i_3025/ZN        NOR2_X1       Fall  0.2970 0.0160 0.0090             0.427146 3.62806  4.0552            2       100                    | 
|    mult/i_0/i_2992/A         XOR2_X1       Fall  0.2970 0.0000 0.0090                      2.18123                                                   | 
|    mult/i_0/i_2992/Z         XOR2_X1       Rise  0.3370 0.0400 0.0310             0.577769 3.77347  4.35124           2       100                    | 
|    mult/i_0/i_3411/B         XOR2_X1       Rise  0.3370 0.0000 0.0310                      2.36355                                                   | 
|    mult/i_0/i_3411/Z         XOR2_X1       Fall  0.3690 0.0320 0.0170             2.42756  4.47605  6.9036            3       100                    | 
|    mult/i_0/i_3410/A2        NAND2_X1      Fall  0.3690 0.0000 0.0170                      1.50228                                                   | 
|    mult/i_0/i_3410/ZN        NAND2_X1      Rise  0.3900 0.0210 0.0090             0.272    1.44682  1.71882           1       100                    | 
|    mult/i_0/i_3368/B1        AOI21_X1      Rise  0.3900 0.0000 0.0090                      1.647                                                     | 
|    mult/i_0/i_3368/ZN        AOI21_X1      Fall  0.4080 0.0180 0.0110             0.606915 2.98903  3.59594           2       100                    | 
|    mult/i_0/i_3366/A1        NAND2_X1      Fall  0.4080 0.0000 0.0110                      1.5292                                                    | 
|    mult/i_0/i_3366/ZN        NAND2_X1      Rise  0.4280 0.0200 0.0130             0.59494  3.03715  3.63209           2       100                    | 
|    mult/i_0/i_3307/A         OAI21_X1      Rise  0.4280 0.0000 0.0130                      1.67072                                                   | 
|    mult/i_0/i_3307/ZN        OAI21_X1      Fall  0.4470 0.0190 0.0090             0.762399 2.96211  3.72451           2       100                    | 
|    mult/i_0/i_214/B1         OAI21_X1      Fall  0.4470 0.0000 0.0090                      1.45983                                                   | 
|    mult/i_0/i_214/ZN         OAI21_X1      Rise  0.4840 0.0370 0.0160             0.692031 3.08752  3.77955           2       100                    | 
|    mult/i_0/i_216/B2         OAI21_X1      Rise  0.4840 0.0000 0.0160                      1.57189                                                   | 
|    mult/i_0/i_216/ZN         OAI21_X1      Fall  0.5080 0.0240 0.0100             0.411514 3.91291  4.32442           2       100                    | 
|    mult/i_0/i_217/B          XOR2_X1       Fall  0.5080 0.0000 0.0100                      2.41145                                                   | 
|    mult/i_0/i_217/Z          XOR2_X1       Rise  0.5390 0.0310 0.0180             0.718823 0.894119 1.61294           1       100                    | 
|    mult/i_0/result[18]                     Rise  0.5390 0.0000                                                                                       | 
|    mult/result[18]                         Rise  0.5390 0.0000                                                                                       | 
|    outA/inp[18]                            Rise  0.5390 0.0000                                                                                       | 
|    outA/i_0_20/A2            AND2_X1       Rise  0.5390 0.0000 0.0180                      0.97463                                                   | 
|    outA/i_0_20/ZN            AND2_X1       Rise  0.5720 0.0330 0.0080             0.230525 1.06234  1.29287           1       100                    | 
|    outA/out_reg[18]/D        DFF_X1        Rise  0.5720 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[18]/CK       DFF_X1        Rise  0.1480 0.0040 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1480 0.1480 | 
| library hold check                       |  0.0190 0.1670 | 
| data required time                       |  0.1670        | 
|                                          |                | 
| data arrival time                        |  0.5720        | 
| data required time                       | -0.1670        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4060        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[21]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200  0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210  0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580  0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580  0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/i_1813/B2        AOI22_X1      Fall  0.2620  0.0040 0.0520                      1.52031                                                   | 
|    mult/i_0/i_1813/ZN        AOI22_X1      Rise  0.3220  0.0600 0.0270             0.392447 2.94843  3.34088           2       100                    | 
|    mult/i_0/i_1809/A         AOI21_X1      Rise  0.3220  0.0000 0.0270                      1.62635                                                   | 
|    mult/i_0/i_1809/ZN        AOI21_X1      Fall  0.3420  0.0200 0.0120             1.07002  3.0606   4.13062           2       100                    | 
|    mult/i_0/i_1808/A2        NAND2_X1      Fall  0.3420  0.0000 0.0120                      1.50228                                                   | 
|    mult/i_0/i_1808/ZN        NAND2_X1      Rise  0.3650  0.0230 0.0120             0.454594 3.03715  3.49174           2       100                    | 
|    mult/i_0/i_1801/A         OAI21_X1      Rise  0.3650  0.0000 0.0120                      1.67072                                                   | 
|    mult/i_0/i_1801/ZN        OAI21_X1      Fall  0.3850  0.0200 0.0100             0.90358  3.91291  4.81649           2       100                    | 
|    mult/i_0/i_1535/B         XOR2_X1       Fall  0.3850  0.0000 0.0100                      2.41145                                                   | 
|    mult/i_0/i_1535/Z         XOR2_X1       Rise  0.4380  0.0530 0.0380             2.07204  3.73421  5.80625           2       100                    | 
|    mult/i_0/i_1574/B1        AOI22_X1      Rise  0.4350 -0.0030 0.0380    -0.0030           1.58401                                                   | 
|    mult/i_0/i_1574/ZN        AOI22_X1      Fall  0.4690  0.0340 0.0140             0.71853  3.79693  4.51546           2       100                    | 
|    mult/i_0/i_1575/B         XOR2_X1       Fall  0.4690  0.0000 0.0140                      2.41145                                                   | 
|    mult/i_0/i_1575/Z         XOR2_X1       Rise  0.5160  0.0470 0.0310             0.380179 3.93267  4.31285           2       100                    | 
|    mult/i_0/i_4481/B         XNOR2_X1      Rise  0.5160  0.0000 0.0310                      2.57361                                                   | 
|    mult/i_0/i_4481/ZN        XNOR2_X1      Fall  0.5380  0.0220 0.0080             0.813599 0.894119 1.70772           1       100                    | 
|    mult/i_0/result[53]                     Fall  0.5380  0.0000                                                                                       | 
|    mult/result[53]                         Fall  0.5380  0.0000                                                                                       | 
|    outB/inp[21]                            Fall  0.5380  0.0000                                                                                       | 
|    outB/i_0_23/A2            AND2_X1       Fall  0.5380  0.0000 0.0080                      0.894119                                                  | 
|    outB/i_0_23/ZN            AND2_X1       Fall  0.5670  0.0290 0.0060             0.240224 1.06234  1.30257           1       100                    | 
|    outB/out_reg[21]/D        DFF_X1        Fall  0.5670  0.0000 0.0060                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[21]/CK       DFF_X1        Rise  0.1470 0.0040 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.5670        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4100        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[15]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_3077/A1        AOI22_X1      Fall  0.2500  0.0060 0.0280                      1.50384                                                   | 
|    mult/i_0/i_3077/ZN        AOI22_X1      Rise  0.2800  0.0300 0.0170             0.42495  1.56385  1.9888            1       100                    | 
|    mult/i_0/i_3076/A2        NOR2_X1       Rise  0.2800  0.0000 0.0170                      1.65135                                                   | 
|    mult/i_0/i_3076/ZN        NOR2_X1       Fall  0.2960  0.0160 0.0090             0.550911 3.62806  4.17897           2       100                    | 
|    mult/i_0/i_120/A          XOR2_X1       Fall  0.2960  0.0000 0.0090                      2.18123                                                   | 
|    mult/i_0/i_120/Z          XOR2_X1       Rise  0.3390  0.0430 0.0340             1.09462  3.79693  4.89155           2       100                    | 
|    mult/i_0/i_121/B          XOR2_X1       Rise  0.3390  0.0000 0.0340                      2.36355                                                   | 
|    mult/i_0/i_121/Z          XOR2_X1       Fall  0.3700  0.0310 0.0160             2.44154  3.73421  6.17574           2       100                    | 
|    mult/i_0/i_143/B1         AOI22_X1      Fall  0.3700  0.0000 0.0160                      1.55298                                                   | 
|    mult/i_0/i_143/ZN         AOI22_X1      Rise  0.4160  0.0460 0.0230             0.858856 3.73421  4.59306           2       100                    | 
|    mult/i_0/i_170/B1         AOI22_X1      Rise  0.4160  0.0000 0.0230                      1.58401                                                   | 
|    mult/i_0/i_170/ZN         AOI22_X1      Fall  0.4420  0.0260 0.0120             0.491046 3.0606   3.55165           2       100                    | 
|    mult/i_0/i_172/B2         OAI21_X1      Fall  0.4420  0.0000 0.0120                      1.55833                                                   | 
|    mult/i_0/i_172/ZN         OAI21_X1      Rise  0.4890  0.0470 0.0170             0.650123 3.91652  4.56665           2       100                    | 
|    mult/i_0/i_173/B          XOR2_X1       Rise  0.4890  0.0000 0.0170                      2.36355                                                   | 
|    mult/i_0/i_173/Z          XOR2_X1       Fall  0.5120  0.0230 0.0120             0.603474 3.80155  4.40503           2       100                    | 
|    mult/i_0/i_174/B          XNOR2_X1      Fall  0.5120  0.0000 0.0120                      2.36817                                                   | 
|    mult/i_0/i_174/ZN         XNOR2_X1      Rise  0.5480  0.0360 0.0140             1.32702  0.894119 2.22113           1       100                    | 
|    mult/i_0/result[15]                     Rise  0.5480  0.0000                                                                                       | 
|    mult/result[15]                         Rise  0.5480  0.0000                                                                                       | 
|    outA/inp[15]                            Rise  0.5480  0.0000                                                                                       | 
|    outA/i_0_17/A2            AND2_X1       Rise  0.5460 -0.0020 0.0140    -0.0020           0.97463                                                   | 
|    outA/i_0_17/ZN            AND2_X1       Rise  0.5780  0.0320 0.0080             0.367844 1.06234  1.43019           1       100                    | 
|    outA/out_reg[15]/D        DFF_X1        Rise  0.5780  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[15]/CK       DFF_X1        Rise  0.1490 0.0050 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1490 0.1490 | 
| library hold check                       |  0.0200 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.5780        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4100        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[24]/D 
  
 Path Start Point : regA/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_100/A  CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_100/Z  CLKBUF_X3     Rise  0.1200  0.0430 0.0190             9.58159  9.42084  19.0024           11      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[27]/CK       DFF_X1        Rise  0.1210  0.0010 0.0190                      0.949653                                    F             | 
|    regA/out_reg[27]/Q        DFF_X1        Rise  0.2140  0.0930 0.0090             0.454481 1.23817  1.69265           1       100      F             | 
|    regA/drc_ipo_c90/A        CLKBUF_X2     Rise  0.2140  0.0000 0.0090                      1.40591                                                   | 
|    regA/drc_ipo_c90/Z        CLKBUF_X2     Rise  0.3090  0.0950 0.0820             23.588   40.0197  63.6078           27      100                    | 
|    regA/out[27]                            Rise  0.3090  0.0000                                                                                       | 
|    mult/inputA[27]                         Rise  0.3090  0.0000                                                                                       | 
|    mult/i_0/inputA[27]                     Rise  0.3090  0.0000                                                                                       | 
|    mult/i_0/i_4641/A2        NAND2_X1      Rise  0.3170  0.0080 0.0810                      1.6642                                                    | 
|    mult/i_0/i_4641/ZN        NAND2_X1      Fall  0.3420  0.0250 0.0170             0.24468  2.36355  2.60823           1       100                    | 
|    mult/i_0/i_4642/B         XOR2_X1       Fall  0.3420  0.0000 0.0170                      2.41145                                                   | 
|    mult/i_0/i_4642/Z         XOR2_X1       Rise  0.3920  0.0500 0.0330             1.02762  3.80155  4.82917           2       100                    | 
|    mult/i_0/i_1591/B         XNOR2_X1      Rise  0.3920  0.0000 0.0330                      2.57361                                                   | 
|    mult/i_0/i_1591/ZN        XNOR2_X1      Fall  0.4280  0.0360 0.0170             2.94368  3.88386  6.82753           2       100                    | 
|    mult/i_0/i_1599/B2        AOI22_X1      Fall  0.4280  0.0000 0.0170                      1.52031                                                   | 
|    mult/i_0/i_1599/ZN        AOI22_X1      Rise  0.4840  0.0560 0.0290             2.47056  3.67521  6.14577           2       100                    | 
|    mult/i_0/i_1604/A         XNOR2_X1      Rise  0.4840  0.0000 0.0290                      2.23275                                                   | 
|    mult/i_0/i_1604/ZN        XNOR2_X1      Fall  0.5090  0.0250 0.0120             0.426124 3.80155  4.22767           2       100                    | 
|    mult/i_0/i_4592/B         XNOR2_X1      Fall  0.5090  0.0000 0.0120                      2.36817                                                   | 
|    mult/i_0/i_4592/ZN        XNOR2_X1      Rise  0.5480  0.0390 0.0150             2.0335   0.894119 2.92762           1       100                    | 
|    mult/i_0/result[56]                     Rise  0.5480  0.0000                                                                                       | 
|    mult/result[56]                         Rise  0.5480  0.0000                                                                                       | 
|    outB/inp[24]                            Rise  0.5480  0.0000                                                                                       | 
|    outB/i_0_26/A2            AND2_X1       Rise  0.5450 -0.0030 0.0150    -0.0030           0.97463                                                   | 
|    outB/i_0_26/ZN            AND2_X1       Rise  0.5780  0.0330 0.0090             0.656472 1.06234  1.71881           1       100                    | 
|    outB/out_reg[24]/D        DFF_X1        Rise  0.5780  0.0000 0.0090                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[24]/CK       DFF_X1        Rise  0.1470 0.0040 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0200 0.1670 | 
| data required time                       |  0.1670        | 
|                                          |                | 
| data arrival time                        |  0.5780        | 
| data required time                       | -0.1670        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4120        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[17]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_3026/A1        AOI22_X1      Fall  0.2510  0.0070 0.0290                      1.50384                                                   | 
|    mult/i_0/i_3026/ZN        AOI22_X1      Rise  0.2810  0.0300 0.0170             0.319381 1.56385  1.88323           1       100                    | 
|    mult/i_0/i_3025/A2        NOR2_X1       Rise  0.2810  0.0000 0.0170                      1.65135                                                   | 
|    mult/i_0/i_3025/ZN        NOR2_X1       Fall  0.2970  0.0160 0.0090             0.427146 3.62806  4.0552            2       100                    | 
|    mult/i_0/i_2992/A         XOR2_X1       Fall  0.2970  0.0000 0.0090                      2.18123                                                   | 
|    mult/i_0/i_2992/Z         XOR2_X1       Rise  0.3370  0.0400 0.0310             0.577769 3.77347  4.35124           2       100                    | 
|    mult/i_0/i_3411/B         XOR2_X1       Rise  0.3370  0.0000 0.0310                      2.36355                                                   | 
|    mult/i_0/i_3411/Z         XOR2_X1       Fall  0.3690  0.0320 0.0170             2.42756  4.47605  6.9036            3       100                    | 
|    mult/i_0/i_3410/A2        NAND2_X1      Fall  0.3690  0.0000 0.0170                      1.50228                                                   | 
|    mult/i_0/i_3410/ZN        NAND2_X1      Rise  0.3900  0.0210 0.0090             0.272    1.44682  1.71882           1       100                    | 
|    mult/i_0/i_3368/B1        AOI21_X1      Rise  0.3900  0.0000 0.0090                      1.647                                                     | 
|    mult/i_0/i_3368/ZN        AOI21_X1      Fall  0.4080  0.0180 0.0110             0.606915 2.98903  3.59594           2       100                    | 
|    mult/i_0/i_3365/B1        OAI21_X1      Fall  0.4080  0.0000 0.0110                      1.45983                                                   | 
|    mult/i_0/i_3365/ZN        OAI21_X1      Rise  0.4490  0.0410 0.0170             0.595763 3.82338  4.41914           2       100                    | 
|    mult/i_0/i_194/B          XOR2_X1       Rise  0.4490  0.0000 0.0170                      2.36355                                                   | 
|    mult/i_0/i_194/Z          XOR2_X1       Fall  0.4720  0.0230 0.0120             0.62123  3.91401  4.53524           2       100                    | 
|    mult/i_0/i_195/B          XOR2_X1       Fall  0.4720  0.0000 0.0120                      2.41145                                                   | 
|    mult/i_0/i_195/Z          XOR2_X1       Rise  0.5180  0.0460 0.0310             0.440104 3.93267  4.37278           2       100                    | 
|    mult/i_0/i_196/B          XNOR2_X1      Rise  0.5180  0.0000 0.0310                      2.57361                                                   | 
|    mult/i_0/i_196/ZN         XNOR2_X1      Fall  0.5420  0.0240 0.0100             1.64278  0.894119 2.5369            1       100                    | 
|    mult/i_0/result[17]                     Fall  0.5420  0.0000                                                                                       | 
|    mult/result[17]                         Fall  0.5420  0.0000                                                                                       | 
|    outA/inp[17]                            Fall  0.5420  0.0000                                                                                       | 
|    outA/i_0_19/A2            AND2_X1       Fall  0.5400 -0.0020 0.0100    -0.0020           0.894119                                                  | 
|    outA/i_0_19/ZN            AND2_X1       Fall  0.5710  0.0310 0.0060             0.454631 1.06234  1.51697           1       100                    | 
|    outA/out_reg[17]/D        DFF_X1        Fall  0.5710  0.0000 0.0060                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[17]/CK       DFF_X1        Rise  0.1480 0.0040 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1480 0.1480 | 
| library hold check                       |  0.0110 0.1590 | 
| data required time                       |  0.1590        | 
|                                          |                | 
| data arrival time                        |  0.5710        | 
| data required time                       | -0.1590        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4130        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[21]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_2912/A1        NAND2_X1      Fall  0.2580  0.0140 0.0330                      1.5292                                                    | 
|    mult/i_0/i_2912/ZN        NAND2_X1      Rise  0.2960  0.0380 0.0220             1.19772  5.33172  6.52945           3       100                    | 
|    mult/i_0/i_2915/B2        OAI22_X1      Rise  0.2960  0.0000 0.0220                      1.61561                                                   | 
|    mult/i_0/i_2915/ZN        OAI22_X1      Fall  0.3210  0.0250 0.0110             0.517454 3.87044  4.3879            2       100                    | 
|    mult/i_0/i_2916/B         XNOR2_X1      Fall  0.3210  0.0000 0.0110                      2.36817                                                   | 
|    mult/i_0/i_2916/ZN        XNOR2_X1      Fall  0.3700  0.0490 0.0160             2.15179  3.88386  6.03565           2       100                    | 
|    mult/i_0/i_2917/B         XOR2_X1       Fall  0.3680 -0.0020 0.0160    -0.0020           2.41145                                                   | 
|    mult/i_0/i_2917/Z         XOR2_X1       Rise  0.4150  0.0470 0.0310             0.51374  3.80155  4.31529           2       100                    | 
|    mult/i_0/i_250/B          XNOR2_X1      Rise  0.4150  0.0000 0.0310                      2.57361                                                   | 
|    mult/i_0/i_250/ZN         XNOR2_X1      Fall  0.4440  0.0290 0.0120             1.02679  3.0606   4.08739           2       100                    | 
|    mult/i_0/i_251/A2         NAND2_X1      Fall  0.4440  0.0000 0.0120                      1.50228                                                   | 
|    mult/i_0/i_251/ZN         NAND2_X1      Rise  0.4670  0.0230 0.0120             0.549351 3.03715  3.5865            2       100                    | 
|    mult/i_0/i_310/A          OAI21_X1      Rise  0.4670  0.0000 0.0120                      1.67072                                                   | 
|    mult/i_0/i_310/ZN         OAI21_X1      Fall  0.4820  0.0150 0.0060             0.162051 1.54936  1.71141           1       100                    | 
|    mult/i_0/i_311/A          INV_X1        Fall  0.4820  0.0000 0.0060                      1.54936                                                   | 
|    mult/i_0/i_311/ZN         INV_X1        Rise  0.4970  0.0150 0.0100             0.392435 3.01067  3.4031            2       100                    | 
|    mult/i_0/i_313/B1         AOI21_X1      Rise  0.4970  0.0000 0.0100                      1.647                                                     | 
|    mult/i_0/i_313/ZN         AOI21_X1      Fall  0.5170  0.0200 0.0120             0.848972 3.74077  4.58974           2       100                    | 
|    mult/i_0/i_314/B          XNOR2_X1      Fall  0.5170  0.0000 0.0120                      2.36817                                                   | 
|    mult/i_0/i_314/ZN         XNOR2_X1      Rise  0.5510  0.0340 0.0130             1.01931  0.894119 1.91343           1       100                    | 
|    mult/i_0/result[21]                     Rise  0.5510  0.0000                                                                                       | 
|    mult/result[21]                         Rise  0.5510  0.0000                                                                                       | 
|    outA/inp[21]                            Rise  0.5510  0.0000                                                                                       | 
|    outA/i_0_23/A2            AND2_X1       Rise  0.5510  0.0000 0.0130                      0.97463                                                   | 
|    outA/i_0_23/ZN            AND2_X1       Rise  0.5820  0.0310 0.0080             0.209466 1.06234  1.27181           1       100                    | 
|    outA/out_reg[21]/D        DFF_X1        Rise  0.5820  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[21]/CK       DFF_X1        Rise  0.1450 0.0010 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1450 0.1450 | 
| library hold check                       |  0.0190 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.5820        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4190        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[20]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200 0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210 0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580 0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580 0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580 0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580 0.0000                                                                                       | 
|    mult/i_0/i_1857/A2        NAND2_X1      Fall  0.2650 0.0070 0.0520                      1.50228                                                   | 
|    mult/i_0/i_1857/ZN        NAND2_X1      Rise  0.3130 0.0480 0.0260             0.989182 5.326    6.31518           3       100                    | 
|    mult/i_0/i_1886/B         XOR2_X1       Rise  0.3130 0.0000 0.0260                      2.36355                                                   | 
|    mult/i_0/i_1886/Z         XOR2_X1       Fall  0.3380 0.0250 0.0130             0.561451 3.79693  4.35839           2       100                    | 
|    mult/i_0/i_1865/A2        AOI22_X1      Fall  0.3380 0.0000 0.0130                      1.43339                                                   | 
|    mult/i_0/i_1865/ZN        AOI22_X1      Rise  0.3790 0.0410 0.0280             2.83747  2.98903  5.8265            2       100                    | 
|    mult/i_0/i_1863/A1        NAND2_X1      Rise  0.3790 0.0000 0.0280                      1.59903                                                   | 
|    mult/i_0/i_1863/ZN        NAND2_X1      Fall  0.4010 0.0220 0.0100             0.365878 3.03715  3.40303           2       100                    | 
|    mult/i_0/i_1506/A         OAI21_X1      Fall  0.4010 0.0000 0.0100                      1.51857                                                   | 
|    mult/i_0/i_1506/ZN        OAI21_X1      Rise  0.4280 0.0270 0.0180             0.794177 3.91652  4.7107            2       100                    | 
|    mult/i_0/i_1525/B1        AOI22_X1      Rise  0.4280 0.0000 0.0180                      1.58401                                                   | 
|    mult/i_0/i_1525/ZN        AOI22_X1      Fall  0.4560 0.0280 0.0130             1.31163  3.82338  5.13501           2       100                    | 
|    mult/i_0/i_1550/B1        OAI21_X1      Fall  0.4560 0.0000 0.0130                      1.45983                                                   | 
|    mult/i_0/i_1550/ZN        OAI21_X1      Rise  0.4980 0.0420 0.0170             0.529962 3.91291  4.44287           2       100                    | 
|    mult/i_0/i_1551/B         XOR2_X1       Rise  0.4980 0.0000 0.0170                      2.36355                                                   | 
|    mult/i_0/i_1551/Z         XOR2_X1       Fall  0.5210 0.0230 0.0120             0.376746 3.92806  4.3048            2       100                    | 
|    mult/i_0/i_4427/B         XOR2_X1       Fall  0.5210 0.0000 0.0120                      2.41145                                                   | 
|    mult/i_0/i_4427/Z         XOR2_X1       Rise  0.5530 0.0320 0.0180             0.714083 0.894119 1.6082            1       100                    | 
|    mult/i_0/result[52]                     Rise  0.5530 0.0000                                                                                       | 
|    mult/result[52]                         Rise  0.5530 0.0000                                                                                       | 
|    outB/inp[20]                            Rise  0.5530 0.0000                                                                                       | 
|    outB/i_0_22/A2            AND2_X1       Rise  0.5530 0.0000 0.0180                      0.97463                                                   | 
|    outB/i_0_22/ZN            AND2_X1       Rise  0.5860 0.0330 0.0080             0.455366 1.06234  1.51771           1       100                    | 
|    outB/out_reg[20]/D        DFF_X1        Rise  0.5860 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[20]/CK       DFF_X1        Rise  0.1470 0.0040 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0190 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.5860        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4210        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[23]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_2912/A1        NAND2_X1      Fall  0.2580  0.0140 0.0330                      1.5292                                                    | 
|    mult/i_0/i_2912/ZN        NAND2_X1      Rise  0.2960  0.0380 0.0220             1.19772  5.33172  6.52945           3       100                    | 
|    mult/i_0/i_2915/B2        OAI22_X1      Rise  0.2960  0.0000 0.0220                      1.61561                                                   | 
|    mult/i_0/i_2915/ZN        OAI22_X1      Fall  0.3210  0.0250 0.0110             0.517454 3.87044  4.3879            2       100                    | 
|    mult/i_0/i_2916/B         XNOR2_X1      Fall  0.3210  0.0000 0.0110                      2.36817                                                   | 
|    mult/i_0/i_2916/ZN        XNOR2_X1      Rise  0.3760  0.0550 0.0220             2.15179  3.88386  6.03565           2       100                    | 
|    mult/i_0/i_2917/B         XOR2_X1       Rise  0.3740 -0.0020 0.0220    -0.0020           2.36355                                                   | 
|    mult/i_0/i_2917/Z         XOR2_X1       Fall  0.3980  0.0240 0.0130             0.51374  3.80155  4.31529           2       100                    | 
|    mult/i_0/i_279/A2         AOI22_X1      Fall  0.3980  0.0000 0.0130                      1.43339                                                   | 
|    mult/i_0/i_279/ZN         AOI22_X1      Rise  0.4340  0.0360 0.0220             0.591612 3.73421  4.32582           2       100                    | 
|    mult/i_0/i_319/B1         AOI22_X1      Rise  0.4340  0.0000 0.0220                      1.58401                                                   | 
|    mult/i_0/i_319/ZN         AOI22_X1      Fall  0.4630  0.0290 0.0150             1.29854  3.73421  5.03275           2       100                    | 
|    mult/i_0/i_360/B1         AOI22_X1      Fall  0.4620 -0.0010 0.0150    -0.0010           1.55298                                                   | 
|    mult/i_0/i_360/ZN         AOI22_X1      Rise  0.5050  0.0430 0.0220             0.53568  3.62813  4.16381           2       100                    | 
|    mult/i_0/i_399/A          XNOR2_X1      Rise  0.5050  0.0000 0.0220                      2.23275                                                   | 
|    mult/i_0/i_399/ZN         XNOR2_X1      Fall  0.5290  0.0240 0.0130             0.695169 3.73956  4.43473           2       100                    | 
|    mult/i_0/i_405/A          XOR2_X1       Fall  0.5290  0.0000 0.0130                      2.18123                                                   | 
|    mult/i_0/i_405/Z          XOR2_X1       Rise  0.5540  0.0250 0.0160             0.162739 0.894119 1.05686           1       100                    | 
|    mult/i_0/result[23]                     Rise  0.5540  0.0000                                                                                       | 
|    mult/result[23]                         Rise  0.5540  0.0000                                                                                       | 
|    outA/inp[23]                            Rise  0.5540  0.0000                                                                                       | 
|    outA/i_0_25/A2            AND2_X1       Rise  0.5540  0.0000 0.0160                      0.97463                                                   | 
|    outA/i_0_25/ZN            AND2_X1       Rise  0.5860  0.0320 0.0080             0.220844 1.06234  1.28319           1       100                    | 
|    outA/out_reg[23]/D        DFF_X1        Rise  0.5860  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[23]/CK       DFF_X1        Rise  0.1460 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0190 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.5860        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4220        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[23]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200  0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210  0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580  0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580  0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/i_1742/B2        AOI22_X1      Fall  0.2640  0.0060 0.0520                      1.52031                                                   | 
|    mult/i_0/i_1742/ZN        AOI22_X1      Rise  0.3180  0.0540 0.0220             0.365084 1.54936  1.91444           1       100                    | 
|    mult/i_0/i_1741/A         INV_X1        Rise  0.3180  0.0000 0.0220                      1.70023                                                   | 
|    mult/i_0/i_1741/ZN        INV_X1        Fall  0.3280  0.0100 0.0070             0.257852 1.51857  1.77643           1       100                    | 
|    mult/i_0/i_1740/A         OAI21_X1      Fall  0.3280  0.0000 0.0070                      1.51857                                                   | 
|    mult/i_0/i_1740/ZN        OAI21_X1      Rise  0.3520  0.0240 0.0160             0.515795 3.58961  4.1054            2       100                    | 
|    mult/i_0/i_1565/A         XOR2_X1       Rise  0.3520  0.0000 0.0160                      2.23214                                                   | 
|    mult/i_0/i_1565/Z         XOR2_X1       Fall  0.3740  0.0220 0.0130             1.46005  2.98903  4.44908           2       100                    | 
|    mult/i_0/i_1567/A1        NAND2_X1      Fall  0.3740  0.0000 0.0130                      1.5292                                                    | 
|    mult/i_0/i_1567/ZN        NAND2_X1      Rise  0.3950  0.0210 0.0120             0.42369  3.03715  3.46084           2       100                    | 
|    mult/i_0/i_1579/A         OAI21_X1      Rise  0.3950  0.0000 0.0120                      1.67072                                                   | 
|    mult/i_0/i_1579/ZN        OAI21_X1      Fall  0.4150  0.0200 0.0100             0.746828 3.88386  4.63068           2       100                    | 
|    mult/i_0/i_1593/B2        AOI22_X1      Fall  0.4150  0.0000 0.0100                      1.52031                                                   | 
|    mult/i_0/i_1593/ZN        AOI22_X1      Rise  0.4600  0.0450 0.0220             0.39906  3.80155  4.20061           2       100                    | 
|    mult/i_0/i_1594/B         XNOR2_X1      Rise  0.4600  0.0000 0.0220                      2.57361                                                   | 
|    mult/i_0/i_1594/ZN        XNOR2_X1      Fall  0.4910  0.0310 0.0160             2.69471  3.70154  6.39625           2       100                    | 
|    mult/i_0/i_1597/A         XOR2_X1       Fall  0.4890 -0.0020 0.0160    -0.0020           2.18123                                                   | 
|    mult/i_0/i_1597/Z         XOR2_X1       Rise  0.5310  0.0420 0.0310             0.522808 3.79693  4.31974           2       100                    | 
|    mult/i_0/i_4560/B         XOR2_X1       Rise  0.5310  0.0000 0.0310                      2.36355                                                   | 
|    mult/i_0/i_4560/Z         XOR2_X1       Fall  0.5520  0.0210 0.0110             1.56963  0.894119 2.46375           1       100                    | 
|    mult/i_0/result[55]                     Fall  0.5520  0.0000                                                                                       | 
|    mult/result[55]                         Fall  0.5520  0.0000                                                                                       | 
|    outB/inp[23]                            Fall  0.5520  0.0000                                                                                       | 
|    outB/i_0_25/A2            AND2_X1       Fall  0.5520  0.0000 0.0110                      0.894119                                                  | 
|    outB/i_0_25/ZN            AND2_X1       Fall  0.5830  0.0310 0.0060             0.270112 1.06234  1.33245           1       100                    | 
|    outB/out_reg[23]/D        DFF_X1        Fall  0.5830  0.0000 0.0060                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[23]/CK       DFF_X1        Rise  0.1470 0.0040 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0110 0.1580 | 
| data required time                       |  0.1580        | 
|                                          |                | 
| data arrival time                        |  0.5830        | 
| data required time                       | -0.1580        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4260        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[20]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_3026/A1        AOI22_X1      Fall  0.2510  0.0070 0.0290                      1.50384                                                   | 
|    mult/i_0/i_3026/ZN        AOI22_X1      Rise  0.2810  0.0300 0.0170             0.319381 1.56385  1.88323           1       100                    | 
|    mult/i_0/i_3025/A2        NOR2_X1       Rise  0.2810  0.0000 0.0170                      1.65135                                                   | 
|    mult/i_0/i_3025/ZN        NOR2_X1       Fall  0.2970  0.0160 0.0090             0.427146 3.62806  4.0552            2       100                    | 
|    mult/i_0/i_2992/A         XOR2_X1       Fall  0.2970  0.0000 0.0090                      2.18123                                                   | 
|    mult/i_0/i_2992/Z         XOR2_X1       Rise  0.3370  0.0400 0.0310             0.577769 3.77347  4.35124           2       100                    | 
|    mult/i_0/i_2991/B2        AOI21_X1      Rise  0.3370  0.0000 0.0310                      1.67685                                                   | 
|    mult/i_0/i_2991/ZN        AOI21_X1      Fall  0.3670  0.0300 0.0130             2.42674  3.77347  6.20021           2       100                    | 
|    mult/i_0/i_3345/B         XOR2_X1       Fall  0.3660 -0.0010 0.0130    -0.0010           2.41145                                                   | 
|    mult/i_0/i_3345/Z         XOR2_X1       Rise  0.4150  0.0490 0.0330             0.915526 3.88386  4.79938           2       100                    | 
|    mult/i_0/i_200/B2         AOI22_X1      Rise  0.4150  0.0000 0.0330                      1.62303                                                   | 
|    mult/i_0/i_200/ZN         AOI22_X1      Fall  0.4450  0.0300 0.0110             0.471956 3.67521  4.14717           2       100                    | 
|    mult/i_0/i_239/A          INV_X1        Fall  0.4450  0.0000 0.0110                      1.54936                                                   | 
|    mult/i_0/i_239/ZN         INV_X1        Rise  0.4590  0.0140 0.0080             0.322827 1.55298  1.8758            1       100                    | 
|    mult/i_0/i_240/B1         AOI22_X1      Rise  0.4590  0.0000 0.0080                      1.58401                                                   | 
|    mult/i_0/i_240/ZN         AOI22_X1      Fall  0.4800  0.0210 0.0110             0.41902  3.0606   3.47962           2       100                    | 
|    mult/i_0/i_241/A2         NAND2_X1      Fall  0.4800  0.0000 0.0110                      1.50228                                                   | 
|    mult/i_0/i_241/ZN         NAND2_X1      Rise  0.5060  0.0260 0.0150             0.572666 4.37849  4.95116           3       100                    | 
|    mult/i_0/i_271/B1         AOI21_X1      Rise  0.5060  0.0000 0.0150                      1.647                                                     | 
|    mult/i_0/i_271/ZN         AOI21_X1      Fall  0.5280  0.0220 0.0120             0.587522 3.91753  4.50505           2       100                    | 
|    mult/i_0/i_272/B          XNOR2_X1      Fall  0.5280  0.0000 0.0120                      2.36817                                                   | 
|    mult/i_0/i_272/ZN         XNOR2_X1      Rise  0.5610  0.0330 0.0130             0.831092 0.894119 1.72521           1       100                    | 
|    mult/i_0/result[20]                     Rise  0.5610  0.0000                                                                                       | 
|    mult/result[20]                         Rise  0.5610  0.0000                                                                                       | 
|    outA/inp[20]                            Rise  0.5610  0.0000                                                                                       | 
|    outA/i_0_22/A2            AND2_X1       Rise  0.5610  0.0000 0.0130                      0.97463                                                   | 
|    outA/i_0_22/ZN            AND2_X1       Rise  0.5930  0.0320 0.0080             0.53216  1.06234  1.5945            1       100                    | 
|    outA/out_reg[20]/D        DFF_X1        Rise  0.5930  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[20]/CK       DFF_X1        Rise  0.1470 0.0030 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0200 0.1670 | 
| data required time                       |  0.1670        | 
|                                          |                | 
| data arrival time                        |  0.5930        | 
| data required time                       | -0.1670        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4270        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[19]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200 0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210 0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580 0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580 0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580 0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580 0.0000                                                                                       | 
|    mult/i_0/i_1857/A2        NAND2_X1      Fall  0.2650 0.0070 0.0520                      1.50228                                                   | 
|    mult/i_0/i_1857/ZN        NAND2_X1      Rise  0.3130 0.0480 0.0260             0.989182 5.326    6.31518           3       100                    | 
|    mult/i_0/i_1886/B         XOR2_X1       Rise  0.3130 0.0000 0.0260                      2.36355                                                   | 
|    mult/i_0/i_1886/Z         XOR2_X1       Fall  0.3380 0.0250 0.0130             0.561451 3.79693  4.35839           2       100                    | 
|    mult/i_0/i_1865/A2        AOI22_X1      Fall  0.3380 0.0000 0.0130                      1.43339                                                   | 
|    mult/i_0/i_1865/ZN        AOI22_X1      Rise  0.3790 0.0410 0.0280             2.83747  2.98903  5.8265            2       100                    | 
|    mult/i_0/i_1863/A1        NAND2_X1      Rise  0.3790 0.0000 0.0280                      1.59903                                                   | 
|    mult/i_0/i_1863/ZN        NAND2_X1      Fall  0.4010 0.0220 0.0100             0.365878 3.03715  3.40303           2       100                    | 
|    mult/i_0/i_1506/A         OAI21_X1      Fall  0.4010 0.0000 0.0100                      1.51857                                                   | 
|    mult/i_0/i_1506/ZN        OAI21_X1      Rise  0.4280 0.0270 0.0180             0.794177 3.91652  4.7107            2       100                    | 
|    mult/i_0/i_1525/B1        AOI22_X1      Rise  0.4280 0.0000 0.0180                      1.58401                                                   | 
|    mult/i_0/i_1525/ZN        AOI22_X1      Fall  0.4560 0.0280 0.0130             1.31163  3.82338  5.13501           2       100                    | 
|    mult/i_0/i_1526/B         XOR2_X1       Fall  0.4560 0.0000 0.0130                      2.41145                                                   | 
|    mult/i_0/i_1526/Z         XOR2_X1       Rise  0.5020 0.0460 0.0310             0.650887 3.7317   4.38258           2       100                    | 
|    mult/i_0/i_1528/A         XOR2_X1       Rise  0.5020 0.0000 0.0310                      2.23214                                                   | 
|    mult/i_0/i_1528/Z         XOR2_X1       Fall  0.5280 0.0260 0.0130             0.422376 3.93267  4.35505           2       100                    | 
|    mult/i_0/i_4381/B         XNOR2_X1      Fall  0.5280 0.0000 0.0130                      2.36817                                                   | 
|    mult/i_0/i_4381/ZN        XNOR2_X1      Rise  0.5620 0.0340 0.0130             0.874022 0.894119 1.76814           1       100                    | 
|    mult/i_0/result[51]                     Rise  0.5620 0.0000                                                                                       | 
|    mult/result[51]                         Rise  0.5620 0.0000                                                                                       | 
|    outB/inp[19]                            Rise  0.5620 0.0000                                                                                       | 
|    outB/i_0_21/A2            AND2_X1       Rise  0.5620 0.0000 0.0130                      0.97463                                                   | 
|    outB/i_0_21/ZN            AND2_X1       Rise  0.5930 0.0310 0.0080             0.341863 1.06234  1.4042            1       100                    | 
|    outB/out_reg[19]/D        DFF_X1        Rise  0.5930 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[19]/CK       DFF_X1        Rise  0.1470 0.0040 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0190 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.5930        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4280        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[22]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200  0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210  0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580  0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580  0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/i_1813/B2        AOI22_X1      Fall  0.2620  0.0040 0.0520                      1.52031                                                   | 
|    mult/i_0/i_1813/ZN        AOI22_X1      Rise  0.3220  0.0600 0.0270             0.392447 2.94843  3.34088           2       100                    | 
|    mult/i_0/i_1809/A         AOI21_X1      Rise  0.3220  0.0000 0.0270                      1.62635                                                   | 
|    mult/i_0/i_1809/ZN        AOI21_X1      Fall  0.3420  0.0200 0.0120             1.07002  3.0606   4.13062           2       100                    | 
|    mult/i_0/i_1808/A2        NAND2_X1      Fall  0.3420  0.0000 0.0120                      1.50228                                                   | 
|    mult/i_0/i_1808/ZN        NAND2_X1      Rise  0.3650  0.0230 0.0120             0.454594 3.03715  3.49174           2       100                    | 
|    mult/i_0/i_1801/A         OAI21_X1      Rise  0.3650  0.0000 0.0120                      1.67072                                                   | 
|    mult/i_0/i_1801/ZN        OAI21_X1      Fall  0.3850  0.0200 0.0100             0.90358  3.91291  4.81649           2       100                    | 
|    mult/i_0/i_1535/B         XOR2_X1       Fall  0.3850  0.0000 0.0100                      2.41145                                                   | 
|    mult/i_0/i_1535/Z         XOR2_X1       Rise  0.4380  0.0530 0.0380             2.07204  3.73421  5.80625           2       100                    | 
|    mult/i_0/i_1574/B1        AOI22_X1      Rise  0.4350 -0.0030 0.0380    -0.0030           1.58401                                                   | 
|    mult/i_0/i_1574/ZN        AOI22_X1      Fall  0.4690  0.0340 0.0140             0.71853  3.79693  4.51546           2       100                    | 
|    mult/i_0/i_1587/A2        AOI22_X1      Fall  0.4690  0.0000 0.0140                      1.43339                                                   | 
|    mult/i_0/i_1587/ZN        AOI22_X1      Rise  0.5060  0.0370 0.0230             0.697185 3.88386  4.58104           2       100                    | 
|    mult/i_0/i_1588/B         XOR2_X1       Rise  0.5060  0.0000 0.0230                      2.36355                                                   | 
|    mult/i_0/i_1588/Z         XOR2_X1       Fall  0.5300  0.0240 0.0120             0.45175  3.80155  4.2533            2       100                    | 
|    mult/i_0/i_4523/B         XNOR2_X1      Fall  0.5300  0.0000 0.0120                      2.36817                                                   | 
|    mult/i_0/i_4523/ZN        XNOR2_X1      Rise  0.5660  0.0360 0.0140             1.37229  0.894119 2.26641           1       100                    | 
|    mult/i_0/result[54]                     Rise  0.5660  0.0000                                                                                       | 
|    mult/result[54]                         Rise  0.5660  0.0000                                                                                       | 
|    outB/inp[22]                            Rise  0.5660  0.0000                                                                                       | 
|    outB/i_0_24/A2            AND2_X1       Rise  0.5640 -0.0020 0.0140    -0.0020           0.97463                                                   | 
|    outB/i_0_24/ZN            AND2_X1       Rise  0.5950  0.0310 0.0080             0.249269 1.06234  1.31161           1       100                    | 
|    outB/out_reg[22]/D        DFF_X1        Rise  0.5950  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[22]/CK       DFF_X1        Rise  0.1470 0.0040 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0190 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.5950        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4300        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[11]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_4421/A1        NAND2_X1      Fall  0.2710  0.0270 0.0340                      1.5292                                                    | 
|    mult/i_0/i_4421/ZN        NAND2_X1      Rise  0.3020  0.0310 0.0180             0.32429  3.59116  3.91545           2       100                    | 
|    mult/i_0/i_4460/A         XOR2_X1       Rise  0.3020  0.0000 0.0180                      2.23214                                                   | 
|    mult/i_0/i_4460/Z         XOR2_X1       Fall  0.3250  0.0230 0.0120             0.482897 3.91652  4.39942           2       100                    | 
|    mult/i_0/i_1187/B1        AOI22_X1      Fall  0.3250  0.0000 0.0120                      1.55298                                                   | 
|    mult/i_0/i_1187/ZN        AOI22_X1      Rise  0.3680  0.0430 0.0230             0.709879 3.73421  4.44409           2       100                    | 
|    mult/i_0/i_1246/B1        AOI22_X1      Rise  0.3680  0.0000 0.0230                      1.58401                                                   | 
|    mult/i_0/i_1246/ZN        AOI22_X1      Fall  0.3950  0.0270 0.0110             0.33041  3.70154  4.03195           2       100                    | 
|    mult/i_0/i_1247/A         XOR2_X1       Fall  0.3950  0.0000 0.0110                      2.18123                                                   | 
|    mult/i_0/i_1247/Z         XOR2_X1       Rise  0.4340  0.0390 0.0300             0.453217 3.62969  4.08291           2       100                    | 
|    mult/i_0/i_1260/A         XNOR2_X1      Rise  0.4340  0.0000 0.0300                      2.23275                                                   | 
|    mult/i_0/i_1260/ZN        XNOR2_X1      Fall  0.4600  0.0260 0.0130             0.686306 3.79693  4.48324           2       100                    | 
|    mult/i_0/i_1261/B         XOR2_X1       Fall  0.4600  0.0000 0.0130                      2.41145                                                   | 
|    mult/i_0/i_1261/Z         XOR2_X1       Rise  0.5110  0.0510 0.0360             1.3594   3.97408  5.33348           3       100                    | 
|    mult/i_0/i_1264/B2        AOI22_X1      Rise  0.5110  0.0000 0.0360                      1.62303                                                   | 
|    mult/i_0/i_1264/ZN        AOI22_X1      Fall  0.5440  0.0330 0.0130             1.24832  3.87044  5.11877           2       100                    | 
|    mult/i_0/i_3800/B         XNOR2_X1      Fall  0.5430 -0.0010 0.0130    -0.0010           2.36817                                                   | 
|    mult/i_0/i_3800/ZN        XNOR2_X1      Rise  0.5740  0.0310 0.0110             0.256522 0.894119 1.15064           1       100                    | 
|    mult/i_0/result[43]                     Rise  0.5740  0.0000                                                                                       | 
|    mult/result[43]                         Rise  0.5740  0.0000                                                                                       | 
|    outB/inp[11]                            Rise  0.5740  0.0000                                                                                       | 
|    outB/i_0_13/A2            AND2_X1       Rise  0.5740  0.0000 0.0110                      0.97463                                                   | 
|    outB/i_0_13/ZN            AND2_X1       Rise  0.6060  0.0320 0.0090             0.674017 1.06234  1.73636           1       100                    | 
|    outB/out_reg[11]/D        DFF_X1        Rise  0.6050 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[11]/CK       DFF_X1        Rise  0.1450 0.0020 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1450 0.1450 | 
| library hold check                       |  0.0200 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.6050        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4410        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[18]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200  0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210  0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580  0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580  0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/i_1857/A2        NAND2_X1      Fall  0.2650  0.0070 0.0520                      1.50228                                                   | 
|    mult/i_0/i_1857/ZN        NAND2_X1      Rise  0.3130  0.0480 0.0260             0.989182 5.326    6.31518           3       100                    | 
|    mult/i_0/i_1886/B         XOR2_X1       Rise  0.3130  0.0000 0.0260                      2.36355                                                   | 
|    mult/i_0/i_1886/Z         XOR2_X1       Fall  0.3380  0.0250 0.0130             0.561451 3.79693  4.35839           2       100                    | 
|    mult/i_0/i_1885/B         XOR2_X1       Fall  0.3380  0.0000 0.0130                      2.41145                                                   | 
|    mult/i_0/i_1885/Z         XOR2_X1       Rise  0.3850  0.0470 0.0320             0.854566 3.67883  4.5334            2       100                    | 
|    mult/i_0/i_1461/A         XNOR2_X1      Rise  0.3850  0.0000 0.0320                      2.23275                                                   | 
|    mult/i_0/i_1461/ZN        XNOR2_X1      Fall  0.4180  0.0330 0.0170             3.07318  3.91652  6.98971           2       100                    | 
|    mult/i_0/i_1483/B1        AOI22_X1      Fall  0.4160 -0.0020 0.0170    -0.0020           1.55298                                                   | 
|    mult/i_0/i_1483/ZN        AOI22_X1      Rise  0.4610  0.0450 0.0230             0.516368 3.82162  4.33799           2       100                    | 
|    mult/i_0/i_1484/B         XOR2_X1       Rise  0.4610  0.0000 0.0230                      2.36355                                                   | 
|    mult/i_0/i_1484/Z         XOR2_X1       Fall  0.4850  0.0240 0.0130             0.673718 3.79693  4.47065           2       100                    | 
|    mult/i_0/i_1489/A2        AOI22_X1      Fall  0.4850  0.0000 0.0130                      1.43339                                                   | 
|    mult/i_0/i_1489/ZN        AOI22_X1      Rise  0.5210  0.0360 0.0220             0.561858 3.70154  4.2634            2       100                    | 
|    mult/i_0/i_1510/A         XOR2_X1       Rise  0.5210  0.0000 0.0220                      2.23214                                                   | 
|    mult/i_0/i_1510/Z         XOR2_X1       Fall  0.5440  0.0230 0.0120             0.370955 3.80155  4.17251           2       100                    | 
|    mult/i_0/i_4318/B         XNOR2_X1      Fall  0.5440  0.0000 0.0120                      2.36817                                                   | 
|    mult/i_0/i_4318/ZN        XNOR2_X1      Rise  0.5820  0.0380 0.0150             1.75606  0.894119 2.65018           1       100                    | 
|    mult/i_0/result[50]                     Rise  0.5820  0.0000                                                                                       | 
|    mult/result[50]                         Rise  0.5820  0.0000                                                                                       | 
|    outB/inp[18]                            Rise  0.5820  0.0000                                                                                       | 
|    outB/i_0_20/A2            AND2_X1       Rise  0.5770 -0.0050 0.0150    -0.0050           0.97463                                                   | 
|    outB/i_0_20/ZN            AND2_X1       Rise  0.6090  0.0320 0.0080             0.274435 1.06234  1.33678           1       100                    | 
|    outB/out_reg[18]/D        DFF_X1        Rise  0.6090  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[18]/CK       DFF_X1        Rise  0.1470 0.0040 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0190 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.6090        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4440        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[22]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_2912/A1        NAND2_X1      Fall  0.2580  0.0140 0.0330                      1.5292                                                    | 
|    mult/i_0/i_2912/ZN        NAND2_X1      Rise  0.2960  0.0380 0.0220             1.19772  5.33172  6.52945           3       100                    | 
|    mult/i_0/i_2915/B2        OAI22_X1      Rise  0.2960  0.0000 0.0220                      1.61561                                                   | 
|    mult/i_0/i_2915/ZN        OAI22_X1      Fall  0.3210  0.0250 0.0110             0.517454 3.87044  4.3879            2       100                    | 
|    mult/i_0/i_2916/B         XNOR2_X1      Fall  0.3210  0.0000 0.0110                      2.36817                                                   | 
|    mult/i_0/i_2916/ZN        XNOR2_X1      Fall  0.3700  0.0490 0.0160             2.15179  3.88386  6.03565           2       100                    | 
|    mult/i_0/i_3447/B2        AOI22_X1      Fall  0.3680 -0.0020 0.0160    -0.0020           1.52031                                                   | 
|    mult/i_0/i_3447/ZN        AOI22_X1      Rise  0.4150  0.0470 0.0220             0.356897 3.68507  4.04197           2       100                    | 
|    mult/i_0/i_3452/A         XOR2_X1       Rise  0.4150  0.0000 0.0220                      2.23214                                                   | 
|    mult/i_0/i_3452/Z         XOR2_X1       Fall  0.4400  0.0250 0.0140             1.053    3.55924  4.61224           2       100                    | 
|    mult/i_0/i_307/A          XNOR2_X1      Fall  0.4400  0.0000 0.0140                      2.12585                                                   | 
|    mult/i_0/i_307/ZN         XNOR2_X1      Rise  0.4840  0.0440 0.0190             0.79598  3.91863  4.71461           2       100                    | 
|    mult/i_0/i_356/B2         OAI22_X1      Rise  0.4840  0.0000 0.0190                      1.61561                                                   | 
|    mult/i_0/i_356/ZN         OAI22_X1      Fall  0.5080  0.0240 0.0100             0.989975 3.0606   4.05058           2       100                    | 
|    mult/i_0/i_358/B2         OAI21_X1      Fall  0.5080  0.0000 0.0100                      1.55833                                                   | 
|    mult/i_0/i_358/ZN         OAI21_X1      Rise  0.5540  0.0460 0.0170             0.53214  3.92649  4.45863           2       100                    | 
|    mult/i_0/i_359/B          XNOR2_X1      Rise  0.5540  0.0000 0.0170                      2.57361                                                   | 
|    mult/i_0/i_359/ZN         XNOR2_X1      Fall  0.5720  0.0180 0.0070             0.240699 0.894119 1.13482           1       100                    | 
|    mult/i_0/result[22]                     Fall  0.5720  0.0000                                                                                       | 
|    mult/result[22]                         Fall  0.5720  0.0000                                                                                       | 
|    outA/inp[22]                            Fall  0.5720  0.0000                                                                                       | 
|    outA/i_0_24/A2            AND2_X1       Fall  0.5720  0.0000 0.0070                      0.894119                                                  | 
|    outA/i_0_24/ZN            AND2_X1       Fall  0.6010  0.0290 0.0060             0.297172 1.06234  1.35951           1       100                    | 
|    outA/out_reg[22]/D        DFF_X1        Fall  0.6010  0.0000 0.0060                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[22]/CK       DFF_X1        Rise  0.1450 0.0010 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1450 0.1450 | 
| library hold check                       |  0.0110 0.1560 | 
| data required time                       |  0.1560        | 
|                                          |                | 
| data arrival time                        |  0.6010        | 
| data required time                       | -0.1560        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4460        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[24]/D 
  
 Path Start Point : regB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0730  0.0280 0.0060             2.08514  1.24879  3.33392           1       100      FA   K        | 
|    regB/CTS_L3_c_tid0_93/A   CLKBUF_X3     Rise  0.0730  0.0000 0.0060                      1.42116                                     F             | 
|    regB/CTS_L3_c_tid0_93/Z   CLKBUF_X3     Rise  0.1420  0.0690 0.0460             26.8648  27.4061  54.2709           32      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regB/out_reg[11]/CK       DFF_X1        Rise  0.1430  0.0010 0.0460                      0.949653                                    F             | 
|    regB/out_reg[11]/Q        DFF_X1        Fall  0.2390  0.0960 0.0080             0.125516 3.0037   3.12922           1       100      F             | 
|    regB/drc_ipo_c70/A        BUF_X4        Fall  0.2390  0.0000 0.0080                      3.0037                                                    | 
|    regB/drc_ipo_c70/Z        BUF_X4        Fall  0.2800  0.0410 0.0250             33.317   49.2725  82.5895           33      100                    | 
|    regB/out[11]                            Fall  0.2800  0.0000                                                                                       | 
|    mult/inputB[11]                         Fall  0.2800  0.0000                                                                                       | 
|    mult/i_0/inputB[11]                     Fall  0.2800  0.0000                                                                                       | 
|    mult/i_0/i_2921/A1        NAND2_X1      Fall  0.2960  0.0160 0.0300                      1.5292                                                    | 
|    mult/i_0/i_2921/ZN        NAND2_X1      Rise  0.3310  0.0350 0.0200             0.571599 5.326    5.8976            3       100                    | 
|    mult/i_0/i_2920/B         XOR2_X1       Rise  0.3310  0.0000 0.0200                      2.36355                                                   | 
|    mult/i_0/i_2920/Z         XOR2_X1       Fall  0.3560  0.0250 0.0130             0.984912 3.88386  4.86877           2       100                    | 
|    mult/i_0/i_2919/B         XOR2_X1       Fall  0.3560  0.0000 0.0130                      2.41145                                                   | 
|    mult/i_0/i_2919/Z         XOR2_X1       Rise  0.4040  0.0480 0.0330             0.795446 3.88386  4.6793            2       100                    | 
|    mult/i_0/i_279/B2         AOI22_X1      Rise  0.4040  0.0000 0.0330                      1.62303                                                   | 
|    mult/i_0/i_279/ZN         AOI22_X1      Fall  0.4350  0.0310 0.0140             0.591612 3.73421  4.32582           2       100                    | 
|    mult/i_0/i_319/B1         AOI22_X1      Fall  0.4350  0.0000 0.0140                      1.55298                                                   | 
|    mult/i_0/i_319/ZN         AOI22_X1      Rise  0.4820  0.0470 0.0250             1.29854  3.73421  5.03275           2       100                    | 
|    mult/i_0/i_360/B1         AOI22_X1      Rise  0.4800 -0.0020 0.0250    -0.0020           1.58401                                                   | 
|    mult/i_0/i_360/ZN         AOI22_X1      Fall  0.5080  0.0280 0.0130             0.53568  3.62813  4.16381           2       100                    | 
|    mult/i_0/i_406/A2         NAND2_X1      Fall  0.5080  0.0000 0.0130                      1.50228                                                   | 
|    mult/i_0/i_406/ZN         NAND2_X1      Rise  0.5300  0.0220 0.0120             0.788604 2.41441  3.20302           2       100                    | 
|    mult/i_0/i_407/A          OAI21_X1      Rise  0.5300  0.0000 0.0120                      1.67072                                                   | 
|    mult/i_0/i_407/ZN         OAI21_X1      Fall  0.5480  0.0180 0.0090             0.723448 2.97602  3.69947           2       100                    | 
|    mult/i_0/i_409/A1         NAND2_X1      Fall  0.5480  0.0000 0.0090                      1.5292                                                    | 
|    mult/i_0/i_409/ZN         NAND2_X1      Rise  0.5640  0.0160 0.0100             0.289362 2.12585  2.41522           1       100                    | 
|    mult/i_0/i_447/A          XNOR2_X1      Rise  0.5640  0.0000 0.0100                      2.23275                                                   | 
|    mult/i_0/i_447/ZN         XNOR2_X1      Fall  0.5760  0.0120 0.0070             0.208202 0.894119 1.10232           1       100                    | 
|    mult/i_0/result[24]                     Fall  0.5760  0.0000                                                                                       | 
|    mult/result[24]                         Fall  0.5760  0.0000                                                                                       | 
|    outA/inp[24]                            Fall  0.5760  0.0000                                                                                       | 
|    outA/i_0_26/A2            AND2_X1       Fall  0.5760  0.0000 0.0070                      0.894119                                                  | 
|    outA/i_0_26/ZN            AND2_X1       Fall  0.6050  0.0290 0.0060             0.265699 1.06234  1.32804           1       100                    | 
|    outA/out_reg[24]/D        DFF_X1        Fall  0.6050  0.0000 0.0060                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[24]/CK       DFF_X1        Rise  0.1460 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0110 0.1570 | 
| data required time                       |  0.1570        | 
|                                          |                | 
| data arrival time                        |  0.6050        | 
| data required time                       | -0.1570        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4490        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[28]/D 
  
 Path Start Point : regB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0730  0.0280 0.0060             2.08514  1.24879  3.33392           1       100      FA   K        | 
|    regB/CTS_L3_c_tid0_93/A   CLKBUF_X3     Rise  0.0730  0.0000 0.0060                      1.42116                                     F             | 
|    regB/CTS_L3_c_tid0_93/Z   CLKBUF_X3     Rise  0.1420  0.0690 0.0460             26.8648  27.4061  54.2709           32      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regB/out_reg[11]/CK       DFF_X1        Rise  0.1430  0.0010 0.0460                      0.949653                                    F             | 
|    regB/out_reg[11]/Q        DFF_X1        Fall  0.2390  0.0960 0.0080             0.125516 3.0037   3.12922           1       100      F             | 
|    regB/drc_ipo_c70/A        BUF_X4        Fall  0.2390  0.0000 0.0080                      3.0037                                                    | 
|    regB/drc_ipo_c70/Z        BUF_X4        Fall  0.2800  0.0410 0.0250             33.317   49.2725  82.5895           33      100                    | 
|    regB/out[11]                            Fall  0.2800  0.0000                                                                                       | 
|    mult/inputB[11]                         Fall  0.2800  0.0000                                                                                       | 
|    mult/i_0/inputB[11]                     Fall  0.2800  0.0000                                                                                       | 
|    mult/i_0/i_3743/A1        NAND2_X1      Fall  0.2940  0.0140 0.0290                      1.5292                                                    | 
|    mult/i_0/i_3743/ZN        NAND2_X1      Rise  0.3250  0.0310 0.0170             0.520971 3.91863  4.4396            2       100                    | 
|    mult/i_0/i_551/B          XNOR2_X1      Rise  0.3250  0.0000 0.0170                      2.57361                                                   | 
|    mult/i_0/i_551/ZN         XNOR2_X1      Fall  0.3500  0.0250 0.0130             0.662652 3.80155  4.4642            2       100                    | 
|    mult/i_0/i_552/B          XNOR2_X1      Fall  0.3500  0.0000 0.0130                      2.36817                                                   | 
|    mult/i_0/i_552/ZN         XNOR2_X1      Rise  0.4170  0.0670 0.0270             4.53048  3.79693  8.32742           2       100                    | 
|    mult/i_0/i_553/B          XOR2_X1       Rise  0.4160 -0.0010 0.0270    -0.0020           2.36355                                                   | 
|    mult/i_0/i_553/Z          XOR2_X1       Fall  0.4450  0.0290 0.0160             2.17553  3.88386  6.05938           2       100                    | 
|    mult/i_0/i_591/B2         AOI22_X1      Fall  0.4430 -0.0020 0.0160    -0.0020           1.52031                                                   | 
|    mult/i_0/i_591/ZN         AOI22_X1      Rise  0.4920  0.0490 0.0230             0.696543 3.88386  4.5804            2       100                    | 
|    mult/i_0/i_658/B2         AOI22_X1      Rise  0.4920  0.0000 0.0230                      1.62303                                                   | 
|    mult/i_0/i_658/ZN         AOI22_X1      Fall  0.5140  0.0220 0.0090             0.313275 1.54936  1.86264           1       100                    | 
|    mult/i_0/i_659/A          INV_X1        Fall  0.5140  0.0000 0.0090                      1.54936                                                   | 
|    mult/i_0/i_659/ZN         INV_X1        Rise  0.5300  0.0160 0.0100             0.738116 2.34227  3.08039           2       100                    | 
|    mult/i_0/i_662/B1         AOI21_X1      Rise  0.5300  0.0000 0.0100                      1.647                                                     | 
|    mult/i_0/i_662/ZN         AOI21_X1      Fall  0.5500  0.0200 0.0090             0.657474 3.92649  4.58396           2       100                    | 
|    mult/i_0/i_663/B          XNOR2_X1      Fall  0.5500  0.0000 0.0090                      2.36817                                                   | 
|    mult/i_0/i_663/ZN         XNOR2_X1      Rise  0.5820  0.0320 0.0130             0.805305 0.894119 1.69942           1       100                    | 
|    mult/i_0/result[28]                     Rise  0.5820  0.0000                                                                                       | 
|    mult/result[28]                         Rise  0.5820  0.0000                                                                                       | 
|    outA/inp[28]                            Rise  0.5820  0.0000                                                                                       | 
|    outA/i_0_30/A2            AND2_X1       Rise  0.5820  0.0000 0.0130                      0.97463                                                   | 
|    outA/i_0_30/ZN            AND2_X1       Rise  0.6140  0.0320 0.0080             0.395188 1.06234  1.45753           1       100                    | 
|    outA/out_reg[28]/D        DFF_X1        Rise  0.6140  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[28]/CK       DFF_X1        Rise  0.1460 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0200 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.6140        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4490        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[13]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_4139/A1        NAND2_X1      Fall  0.2710  0.0270 0.0340                      1.5292                                                    | 
|    mult/i_0/i_4139/ZN        NAND2_X1      Rise  0.3100  0.0390 0.0220             1.41735  5.08941  6.50676           3       100                    | 
|    mult/i_0/i_4137/B2        OAI22_X1      Rise  0.3100  0.0000 0.0220                      1.61561                                                   | 
|    mult/i_0/i_4137/ZN        OAI22_X1      Fall  0.3360  0.0260 0.0100             0.956464 3.79693  4.7534            2       100                    | 
|    mult/i_0/i_4135/A2        AOI22_X1      Fall  0.3360  0.0000 0.0100                      1.43339                                                   | 
|    mult/i_0/i_4135/ZN        AOI22_X1      Rise  0.3740  0.0380 0.0260             1.5703   3.77809  5.34839           2       100                    | 
|    mult/i_0/i_1185/B         XNOR2_X1      Rise  0.3730 -0.0010 0.0260    -0.0010           2.57361                                                   | 
|    mult/i_0/i_1185/ZN        XNOR2_X1      Fall  0.4000  0.0270 0.0120             0.380531 3.88386  4.26439           2       100                    | 
|    mult/i_0/i_1211/B2        AOI22_X1      Fall  0.4000  0.0000 0.0120                      1.52031                                                   | 
|    mult/i_0/i_1211/ZN        AOI22_X1      Rise  0.4470  0.0470 0.0230             0.629363 3.73421  4.36357           2       100                    | 
|    mult/i_0/i_1266/B1        AOI22_X1      Rise  0.4470  0.0000 0.0230                      1.58401                                                   | 
|    mult/i_0/i_1266/ZN        AOI22_X1      Fall  0.4750  0.0280 0.0130             0.540544 3.73421  4.27475           2       100                    | 
|    mult/i_0/i_1325/B1        AOI22_X1      Fall  0.4750  0.0000 0.0130                      1.55298                                                   | 
|    mult/i_0/i_1325/ZN        AOI22_X1      Rise  0.5210  0.0460 0.0250             1.18134  3.73059  4.91193           2       100                    | 
|    mult/i_0/i_1374/A         XOR2_X1       Rise  0.5210  0.0000 0.0250                      2.23214                                                   | 
|    mult/i_0/i_1374/Z         XOR2_X1       Fall  0.5460  0.0250 0.0140             0.48957  3.93267  4.42224           2       100                    | 
|    mult/i_0/i_3967/B         XNOR2_X1      Fall  0.5460  0.0000 0.0140                      2.36817                                                   | 
|    mult/i_0/i_3967/ZN        XNOR2_X1      Rise  0.5800  0.0340 0.0130             0.882417 0.894119 1.77654           1       100                    | 
|    mult/i_0/result[45]                     Rise  0.5800  0.0000                                                                                       | 
|    mult/result[45]                         Rise  0.5800  0.0000                                                                                       | 
|    outB/inp[13]                            Rise  0.5800  0.0000                                                                                       | 
|    outB/i_0_15/A2            AND2_X1       Rise  0.5800  0.0000 0.0130                      0.97463                                                   | 
|    outB/i_0_15/ZN            AND2_X1       Rise  0.6140  0.0340 0.0090             1.05338  1.06234  2.11572           1       100                    | 
|    outB/out_reg[13]/D        DFF_X1        Rise  0.6140  0.0000 0.0090                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[13]/CK       DFF_X1        Rise  0.1450 0.0020 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1450 0.1450 | 
| library hold check                       |  0.0200 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.6140        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4500        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[14]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_4139/A1        NAND2_X1      Fall  0.2710  0.0270 0.0340                      1.5292                                                    | 
|    mult/i_0/i_4139/ZN        NAND2_X1      Rise  0.3100  0.0390 0.0220             1.41735  5.08941  6.50676           3       100                    | 
|    mult/i_0/i_4137/B2        OAI22_X1      Rise  0.3100  0.0000 0.0220                      1.61561                                                   | 
|    mult/i_0/i_4137/ZN        OAI22_X1      Fall  0.3360  0.0260 0.0100             0.956464 3.79693  4.7534            2       100                    | 
|    mult/i_0/i_4135/A2        AOI22_X1      Fall  0.3360  0.0000 0.0100                      1.43339                                                   | 
|    mult/i_0/i_4135/ZN        AOI22_X1      Rise  0.3740  0.0380 0.0260             1.5703   3.77809  5.34839           2       100                    | 
|    mult/i_0/i_1185/B         XNOR2_X1      Rise  0.3730 -0.0010 0.0260    -0.0010           2.57361                                                   | 
|    mult/i_0/i_1185/ZN        XNOR2_X1      Rise  0.4220  0.0490 0.0180             0.380531 3.88386  4.26439           2       100                    | 
|    mult/i_0/i_1211/B2        AOI22_X1      Rise  0.4220  0.0000 0.0180                      1.62303                                                   | 
|    mult/i_0/i_1211/ZN        AOI22_X1      Fall  0.4490  0.0270 0.0140             0.629363 3.73421  4.36357           2       100                    | 
|    mult/i_0/i_1266/B1        AOI22_X1      Fall  0.4490  0.0000 0.0140                      1.55298                                                   | 
|    mult/i_0/i_1266/ZN        AOI22_X1      Rise  0.4920  0.0430 0.0220             0.540544 3.73421  4.27475           2       100                    | 
|    mult/i_0/i_1325/B1        AOI22_X1      Rise  0.4920  0.0000 0.0220                      1.58401                                                   | 
|    mult/i_0/i_1325/ZN        AOI22_X1      Fall  0.5210  0.0290 0.0150             1.18134  3.73059  4.91193           2       100                    | 
|    mult/i_0/i_1375/A         INV_X1        Fall  0.5210  0.0000 0.0150                      1.54936                                                   | 
|    mult/i_0/i_1375/ZN        INV_X1        Rise  0.5370  0.0160 0.0080             0.345875 1.40838  1.75425           1       100                    | 
|    mult/i_0/i_1376/B1        OAI22_X1      Rise  0.5370  0.0000 0.0080                      1.66545                                                   | 
|    mult/i_0/i_1376/ZN        OAI22_X1      Fall  0.5550  0.0180 0.0090             0.55504  3.62969  4.18473           2       100                    | 
|    mult/i_0/i_4050/A         XNOR2_X1      Fall  0.5550  0.0000 0.0090                      2.12585                                                   | 
|    mult/i_0/i_4050/ZN        XNOR2_X1      Rise  0.5850  0.0300 0.0140             1.29964  0.894119 2.19376           1       100                    | 
|    mult/i_0/result[46]                     Rise  0.5850  0.0000                                                                                       | 
|    mult/result[46]                         Rise  0.5850  0.0000                                                                                       | 
|    outB/inp[14]                            Rise  0.5850  0.0000                                                                                       | 
|    outB/i_0_16/A2            AND2_X1       Rise  0.5850  0.0000 0.0140                      0.97463                                                   | 
|    outB/i_0_16/ZN            AND2_X1       Rise  0.6180  0.0330 0.0090             0.684817 1.06234  1.74716           1       100                    | 
|    outB/out_reg[14]/D        DFF_X1        Rise  0.6180  0.0000 0.0090                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[14]/CK       DFF_X1        Rise  0.1450 0.0020 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1450 0.1450 | 
| library hold check                       |  0.0200 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.6180        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4540        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[10]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200  0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210  0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580  0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580  0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/i_4337/A1        NAND2_X1      Fall  0.2660  0.0080 0.0520                      1.5292                                                    | 
|    mult/i_0/i_4337/ZN        NAND2_X1      Rise  0.3050  0.0390 0.0220             0.377914 3.91863  4.29655           2       100                    | 
|    mult/i_0/i_4336/B2        OAI22_X1      Rise  0.3050  0.0000 0.0220                      1.61561                                                   | 
|    mult/i_0/i_4336/ZN        OAI22_X1      Fall  0.3380  0.0330 0.0160             5.26028  3.77809  9.03838           2       100                    | 
|    mult/i_0/i_1029/B         XNOR2_X1      Fall  0.3380  0.0000 0.0160                      2.36817                                                   | 
|    mult/i_0/i_1029/ZN        XNOR2_X1      Rise  0.3890  0.0510 0.0200             1.1856   3.73421  4.91981           2       100                    | 
|    mult/i_0/i_1061/B1        AOI22_X1      Rise  0.3890  0.0000 0.0200                      1.58401                                                   | 
|    mult/i_0/i_1061/ZN        AOI22_X1      Fall  0.4180  0.0290 0.0140             1.2858   3.80155  5.08735           2       100                    | 
|    mult/i_0/i_1090/A2        AOI22_X1      Fall  0.4170 -0.0010 0.0140    -0.0010           1.43339                                                   | 
|    mult/i_0/i_1090/ZN        AOI22_X1      Rise  0.4560  0.0390 0.0250             1.0258   3.91753  4.94333           2       100                    | 
|    mult/i_0/i_1091/B         XNOR2_X1      Rise  0.4560  0.0000 0.0250                      2.57361                                                   | 
|    mult/i_0/i_1091/ZN        XNOR2_X1      Fall  0.4840  0.0280 0.0130             0.704123 3.73956  4.44368           2       100                    | 
|    mult/i_0/i_1163/B2        OAI21_X1      Fall  0.4840  0.0000 0.0130                      1.55833                                                   | 
|    mult/i_0/i_1163/ZN        OAI21_X1      Rise  0.5330  0.0490 0.0180             0.992491 3.88386  4.87635           2       100                    | 
|    mult/i_0/i_1165/B2        AOI22_X1      Rise  0.5330  0.0000 0.0180                      1.62303                                                   | 
|    mult/i_0/i_1165/ZN        AOI22_X1      Fall  0.5600  0.0270 0.0140             1.00415  3.58393  4.58808           2       100                    | 
|    mult/i_0/i_3697/A         XNOR2_X1      Fall  0.5600  0.0000 0.0140                      2.12585                                                   | 
|    mult/i_0/i_3697/ZN        XNOR2_X1      Rise  0.5870  0.0270 0.0120             0.404717 0.894119 1.29884           1       100                    | 
|    mult/i_0/result[42]                     Rise  0.5870  0.0000                                                                                       | 
|    mult/result[42]                         Rise  0.5870  0.0000                                                                                       | 
|    outB/inp[10]                            Rise  0.5870  0.0000                                                                                       | 
|    outB/i_0_12/A2            AND2_X1       Rise  0.5870  0.0000 0.0120                      0.97463                                                   | 
|    outB/i_0_12/ZN            AND2_X1       Rise  0.6180  0.0310 0.0080             0.4203   1.06234  1.48264           1       100                    | 
|    outB/out_reg[10]/D        DFF_X1        Rise  0.6180  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[10]/CK       DFF_X1        Rise  0.1450 0.0020 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1450 0.1450 | 
| library hold check                       |  0.0190 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.6180        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4550        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[8]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200  0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210  0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580  0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580  0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/i_4337/A1        NAND2_X1      Fall  0.2660  0.0080 0.0520                      1.5292                                                    | 
|    mult/i_0/i_4337/ZN        NAND2_X1      Rise  0.3050  0.0390 0.0220             0.377914 3.91863  4.29655           2       100                    | 
|    mult/i_0/i_4336/B2        OAI22_X1      Rise  0.3050  0.0000 0.0220                      1.61561                                                   | 
|    mult/i_0/i_4336/ZN        OAI22_X1      Fall  0.3380  0.0330 0.0160             5.26028  3.77809  9.03838           2       100                    | 
|    mult/i_0/i_1029/B         XNOR2_X1      Fall  0.3380  0.0000 0.0160                      2.36817                                                   | 
|    mult/i_0/i_1029/ZN        XNOR2_X1      Rise  0.3890  0.0510 0.0200             1.1856   3.73421  4.91981           2       100                    | 
|    mult/i_0/i_1061/B1        AOI22_X1      Rise  0.3890  0.0000 0.0200                      1.58401                                                   | 
|    mult/i_0/i_1061/ZN        AOI22_X1      Fall  0.4180  0.0290 0.0140             1.2858   3.80155  5.08735           2       100                    | 
|    mult/i_0/i_1062/B         XNOR2_X1      Fall  0.4170 -0.0010 0.0140    -0.0010           2.36817                                                   | 
|    mult/i_0/i_1062/ZN        XNOR2_X1      Rise  0.4630  0.0460 0.0180             0.457497 3.55924  4.01674           2       100                    | 
|    mult/i_0/i_1076/A         XNOR2_X1      Rise  0.4630  0.0000 0.0180                      2.23275                                                   | 
|    mult/i_0/i_1076/ZN        XNOR2_X1      Fall  0.4870  0.0240 0.0140             1.03579  3.92187  4.95766           2       100                    | 
|    mult/i_0/i_1086/B2        OAI21_X1      Fall  0.4870  0.0000 0.0140                      1.55833                                                   | 
|    mult/i_0/i_1086/ZN        OAI21_X1      Rise  0.5340  0.0470 0.0170             0.585877 3.73059  4.31647           2       100                    | 
|    mult/i_0/i_1124/A         XOR2_X1       Rise  0.5340  0.0000 0.0170                      2.23214                                                   | 
|    mult/i_0/i_1124/Z         XOR2_X1       Fall  0.5560  0.0220 0.0120             0.385395 3.93267  4.31807           2       100                    | 
|    mult/i_0/i_3486/B         XNOR2_X1      Fall  0.5560  0.0000 0.0120                      2.36817                                                   | 
|    mult/i_0/i_3486/ZN        XNOR2_X1      Rise  0.5890  0.0330 0.0130             0.794166 0.894119 1.68829           1       100                    | 
|    mult/i_0/result[40]                     Rise  0.5890  0.0000                                                                                       | 
|    mult/result[40]                         Rise  0.5890  0.0000                                                                                       | 
|    outB/inp[8]                             Rise  0.5890  0.0000                                                                                       | 
|    outB/i_0_10/A2            AND2_X1       Rise  0.5890  0.0000 0.0130                      0.97463                                                   | 
|    outB/i_0_10/ZN            AND2_X1       Rise  0.6200  0.0310 0.0080             0.299906 1.06234  1.36225           1       100                    | 
|    outB/out_reg[8]/D         DFF_X1        Rise  0.6200  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[8]/CK        DFF_X1        Rise  0.1460 0.0030 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0190 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.6200        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4560        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[4]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180 0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180 0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070 0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070 0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440 0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440 0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/i_2070/A2        NAND2_X1      Fall  0.2700 0.0260 0.0340                      1.50228                                                   | 
|    mult/i_0/i_2070/ZN        NAND2_X1      Rise  0.3110 0.0410 0.0220             1.13297  5.09808  6.23105           3       100                    | 
|    mult/i_0/i_2333/A         XNOR2_X1      Rise  0.3110 0.0000 0.0220                      2.23275                                                   | 
|    mult/i_0/i_2333/ZN        XNOR2_X1      Fall  0.3360 0.0250 0.0130             0.867337 3.77347  4.64081           2       100                    | 
|    mult/i_0/i_2573/B         XOR2_X1       Fall  0.3360 0.0000 0.0130                      2.41145                                                   | 
|    mult/i_0/i_2573/Z         XOR2_X1       Rise  0.3820 0.0460 0.0300             1.09743  3.09983  4.19726           2       100                    | 
|    mult/i_0/i_2571/B2        OAI22_X1      Rise  0.3820 0.0000 0.0300                      1.61561                                                   | 
|    mult/i_0/i_2571/ZN        OAI22_X1      Fall  0.4100 0.0280 0.0100             0.69325  3.91291  4.60616           2       100                    | 
|    mult/i_0/i_2569/B         XOR2_X1       Fall  0.4100 0.0000 0.0100                      2.41145                                                   | 
|    mult/i_0/i_2569/Z         XOR2_X1       Rise  0.4550 0.0450 0.0310             0.574335 3.73421  4.30854           2       100                    | 
|    mult/i_0/i_891/B1         AOI22_X1      Rise  0.4550 0.0000 0.0310                      1.58401                                                   | 
|    mult/i_0/i_891/ZN         AOI22_X1      Fall  0.4880 0.0330 0.0150             1.50034  3.67521  5.17555           2       100                    | 
|    mult/i_0/i_914/A          XNOR2_X1      Fall  0.4880 0.0000 0.0150                      2.12585                                                   | 
|    mult/i_0/i_914/ZN         XNOR2_X1      Rise  0.5320 0.0440 0.0190             0.612583 3.92649  4.53907           2       100                    | 
|    mult/i_0/i_915/B          XNOR2_X1      Rise  0.5320 0.0000 0.0190                      2.57361                                                   | 
|    mult/i_0/i_915/ZN         XNOR2_X1      Fall  0.5580 0.0260 0.0130             0.537788 3.92649  4.46428           2       100                    | 
|    mult/i_0/i_3040/B         XNOR2_X1      Fall  0.5580 0.0000 0.0130                      2.36817                                                   | 
|    mult/i_0/i_3040/ZN        XNOR2_X1      Rise  0.5900 0.0320 0.0120             0.459169 0.894119 1.35329           1       100                    | 
|    mult/i_0/result[36]                     Rise  0.5900 0.0000                                                                                       | 
|    mult/result[36]                         Rise  0.5900 0.0000                                                                                       | 
|    outB/inp[4]                             Rise  0.5900 0.0000                                                                                       | 
|    outB/i_0_6/A2             AND2_X1       Rise  0.5900 0.0000 0.0120                      0.97463                                                   | 
|    outB/i_0_6/ZN             AND2_X1       Rise  0.6210 0.0310 0.0080             0.328626 1.06234  1.39097           1       100                    | 
|    outB/out_reg[4]/D         DFF_X1        Rise  0.6210 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[4]/CK        DFF_X1        Rise  0.1460 0.0030 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0190 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.6210        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4570        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[9]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200  0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210  0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580  0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580  0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/i_4337/A1        NAND2_X1      Fall  0.2660  0.0080 0.0520                      1.5292                                                    | 
|    mult/i_0/i_4337/ZN        NAND2_X1      Rise  0.3050  0.0390 0.0220             0.377914 3.91863  4.29655           2       100                    | 
|    mult/i_0/i_4336/B2        OAI22_X1      Rise  0.3050  0.0000 0.0220                      1.61561                                                   | 
|    mult/i_0/i_4336/ZN        OAI22_X1      Fall  0.3380  0.0330 0.0160             5.26028  3.77809  9.03838           2       100                    | 
|    mult/i_0/i_1029/B         XNOR2_X1      Fall  0.3380  0.0000 0.0160                      2.36817                                                   | 
|    mult/i_0/i_1029/ZN        XNOR2_X1      Rise  0.3890  0.0510 0.0200             1.1856   3.73421  4.91981           2       100                    | 
|    mult/i_0/i_1061/B1        AOI22_X1      Rise  0.3890  0.0000 0.0200                      1.58401                                                   | 
|    mult/i_0/i_1061/ZN        AOI22_X1      Fall  0.4180  0.0290 0.0140             1.2858   3.80155  5.08735           2       100                    | 
|    mult/i_0/i_1090/A2        AOI22_X1      Fall  0.4170 -0.0010 0.0140    -0.0010           1.43339                                                   | 
|    mult/i_0/i_1090/ZN        AOI22_X1      Rise  0.4560  0.0390 0.0250             1.0258   3.91753  4.94333           2       100                    | 
|    mult/i_0/i_1091/B         XNOR2_X1      Rise  0.4560  0.0000 0.0250                      2.57361                                                   | 
|    mult/i_0/i_1091/ZN        XNOR2_X1      Fall  0.4840  0.0280 0.0130             0.704123 3.73956  4.44368           2       100                    | 
|    mult/i_0/i_1163/B2        OAI21_X1      Fall  0.4840  0.0000 0.0130                      1.55833                                                   | 
|    mult/i_0/i_1163/ZN        OAI21_X1      Rise  0.5330  0.0490 0.0180             0.992491 3.88386  4.87635           2       100                    | 
|    mult/i_0/i_1164/B         XOR2_X1       Rise  0.5330  0.0000 0.0180                      2.36355                                                   | 
|    mult/i_0/i_1164/Z         XOR2_X1       Fall  0.5560  0.0230 0.0120             0.599807 3.80155  4.40136           2       100                    | 
|    mult/i_0/i_3600/B         XNOR2_X1      Fall  0.5560  0.0000 0.0120                      2.36817                                                   | 
|    mult/i_0/i_3600/ZN        XNOR2_X1      Rise  0.5910  0.0350 0.0140             1.23724  0.894119 2.13136           1       100                    | 
|    mult/i_0/result[41]                     Rise  0.5910  0.0000                                                                                       | 
|    mult/result[41]                         Rise  0.5910  0.0000                                                                                       | 
|    outB/inp[9]                             Rise  0.5910  0.0000                                                                                       | 
|    outB/i_0_11/A2            AND2_X1       Rise  0.5900 -0.0010 0.0140    -0.0010           0.97463                                                   | 
|    outB/i_0_11/ZN            AND2_X1       Rise  0.6210  0.0310 0.0080             0.244815 1.06234  1.30716           1       100                    | 
|    outB/out_reg[9]/D         DFF_X1        Rise  0.6210  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[9]/CK        DFF_X1        Rise  0.1450 0.0020 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1450 0.1450 | 
| library hold check                       |  0.0190 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.6210        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4580        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[17]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200  0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210  0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580  0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580  0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/i_1857/A2        NAND2_X1      Fall  0.2650  0.0070 0.0520                      1.50228                                                   | 
|    mult/i_0/i_1857/ZN        NAND2_X1      Rise  0.3130  0.0480 0.0260             0.989182 5.326    6.31518           3       100                    | 
|    mult/i_0/i_1886/B         XOR2_X1       Rise  0.3130  0.0000 0.0260                      2.36355                                                   | 
|    mult/i_0/i_1886/Z         XOR2_X1       Fall  0.3380  0.0250 0.0130             0.561451 3.79693  4.35839           2       100                    | 
|    mult/i_0/i_1885/B         XOR2_X1       Fall  0.3380  0.0000 0.0130                      2.41145                                                   | 
|    mult/i_0/i_1885/Z         XOR2_X1       Rise  0.3850  0.0470 0.0320             0.854566 3.67883  4.5334            2       100                    | 
|    mult/i_0/i_1461/A         XNOR2_X1      Rise  0.3850  0.0000 0.0320                      2.23275                                                   | 
|    mult/i_0/i_1461/ZN        XNOR2_X1      Fall  0.4180  0.0330 0.0170             3.07318  3.91652  6.98971           2       100                    | 
|    mult/i_0/i_1483/B1        AOI22_X1      Fall  0.4160 -0.0020 0.0170    -0.0020           1.55298                                                   | 
|    mult/i_0/i_1483/ZN        AOI22_X1      Rise  0.4610  0.0450 0.0230             0.516368 3.82162  4.33799           2       100                    | 
|    mult/i_0/i_1484/B         XOR2_X1       Rise  0.4610  0.0000 0.0230                      2.36355                                                   | 
|    mult/i_0/i_1484/Z         XOR2_X1       Fall  0.4850  0.0240 0.0130             0.673718 3.79693  4.47065           2       100                    | 
|    mult/i_0/i_1485/B         XOR2_X1       Fall  0.4850  0.0000 0.0130                      2.41145                                                   | 
|    mult/i_0/i_1485/Z         XOR2_X1       Rise  0.5310  0.0460 0.0310             0.389564 3.91401  4.30358           2       100                    | 
|    mult/i_0/i_1486/B         XOR2_X1       Rise  0.5310  0.0000 0.0310                      2.36355                                                   | 
|    mult/i_0/i_1486/Z         XOR2_X1       Fall  0.5570  0.0260 0.0140             0.588427 3.93267  4.5211            2       100                    | 
|    mult/i_0/i_4257/B         XNOR2_X1      Fall  0.5570  0.0000 0.0140                      2.36817                                                   | 
|    mult/i_0/i_4257/ZN        XNOR2_X1      Rise  0.5980  0.0410 0.0160             2.17991  0.894119 3.07402           1       100                    | 
|    mult/i_0/result[49]                     Rise  0.5980  0.0000                                                                                       | 
|    mult/result[49]                         Rise  0.5980  0.0000                                                                                       | 
|    outB/inp[17]                            Rise  0.5980  0.0000                                                                                       | 
|    outB/i_0_19/A2            AND2_X1       Rise  0.5920 -0.0060 0.0160    -0.0060           0.97463                                                   | 
|    outB/i_0_19/ZN            AND2_X1       Rise  0.6250  0.0330 0.0080             0.415278 1.06234  1.47762           1       100                    | 
|    outB/out_reg[17]/D        DFF_X1        Rise  0.6250  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[17]/CK       DFF_X1        Rise  0.1470 0.0040 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1470 0.1470 | 
| library hold check                       |  0.0190 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.6250        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4600        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[25]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_2912/A1        NAND2_X1      Fall  0.2580  0.0140 0.0330                      1.5292                                                    | 
|    mult/i_0/i_2912/ZN        NAND2_X1      Rise  0.2960  0.0380 0.0220             1.19772  5.33172  6.52945           3       100                    | 
|    mult/i_0/i_2915/B2        OAI22_X1      Rise  0.2960  0.0000 0.0220                      1.61561                                                   | 
|    mult/i_0/i_2915/ZN        OAI22_X1      Fall  0.3210  0.0250 0.0110             0.517454 3.87044  4.3879            2       100                    | 
|    mult/i_0/i_2916/B         XNOR2_X1      Fall  0.3210  0.0000 0.0110                      2.36817                                                   | 
|    mult/i_0/i_2916/ZN        XNOR2_X1      Rise  0.3760  0.0550 0.0220             2.15179  3.88386  6.03565           2       100                    | 
|    mult/i_0/i_2917/B         XOR2_X1       Rise  0.3740 -0.0020 0.0220    -0.0020           2.36355                                                   | 
|    mult/i_0/i_2917/Z         XOR2_X1       Fall  0.3980  0.0240 0.0130             0.51374  3.80155  4.31529           2       100                    | 
|    mult/i_0/i_279/A2         AOI22_X1      Fall  0.3980  0.0000 0.0130                      1.43339                                                   | 
|    mult/i_0/i_279/ZN         AOI22_X1      Rise  0.4340  0.0360 0.0220             0.591612 3.73421  4.32582           2       100                    | 
|    mult/i_0/i_319/B1         AOI22_X1      Rise  0.4340  0.0000 0.0220                      1.58401                                                   | 
|    mult/i_0/i_319/ZN         AOI22_X1      Fall  0.4630  0.0290 0.0150             1.29854  3.73421  5.03275           2       100                    | 
|    mult/i_0/i_360/B1         AOI22_X1      Fall  0.4620 -0.0010 0.0150    -0.0010           1.55298                                                   | 
|    mult/i_0/i_360/ZN         AOI22_X1      Rise  0.5050  0.0430 0.0220             0.53568  3.62813  4.16381           2       100                    | 
|    mult/i_0/i_406/A2         NAND2_X1      Rise  0.5050  0.0000 0.0220                      1.6642                                                    | 
|    mult/i_0/i_406/ZN         NAND2_X1      Fall  0.5250  0.0200 0.0100             0.788604 2.41441  3.20302           2       100                    | 
|    mult/i_0/i_407/A          OAI21_X1      Fall  0.5250  0.0000 0.0100                      1.51857                                                   | 
|    mult/i_0/i_407/ZN         OAI21_X1      Rise  0.5490  0.0240 0.0150             0.723448 2.97602  3.69947           2       100                    | 
|    mult/i_0/i_449/B1         AOI21_X1      Rise  0.5490  0.0000 0.0150                      1.647                                                     | 
|    mult/i_0/i_449/ZN         AOI21_X1      Fall  0.5750  0.0260 0.0110             2.70845  3.62806  6.33651           2       100                    | 
|    mult/i_0/i_504/A          XOR2_X1       Fall  0.5730 -0.0020 0.0110    -0.0020           2.18123                                                   | 
|    mult/i_0/i_504/Z          XOR2_X1       Rise  0.5970  0.0240 0.0160             0.230689 0.894119 1.12481           1       100                    | 
|    mult/i_0/result[25]                     Rise  0.5970  0.0000                                                                                       | 
|    mult/result[25]                         Rise  0.5970  0.0000                                                                                       | 
|    outA/inp[25]                            Rise  0.5970  0.0000                                                                                       | 
|    outA/i_0_27/A2            AND2_X1       Rise  0.5970  0.0000 0.0160                      0.97463                                                   | 
|    outA/i_0_27/ZN            AND2_X1       Rise  0.6290  0.0320 0.0080             0.216464 1.06234  1.27881           1       100                    | 
|    outA/out_reg[25]/D        DFF_X1        Rise  0.6290  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[25]/CK       DFF_X1        Rise  0.1460 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0190 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.6290        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4650        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[7]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180 0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180 0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070 0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070 0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440 0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440 0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/i_905/A1         AOI22_X1      Fall  0.2700 0.0260 0.0340                      1.50384                                                   | 
|    mult/i_0/i_905/ZN         AOI22_X1      Rise  0.3020 0.0320 0.0180             0.238872 1.56385  1.80272           1       100                    | 
|    mult/i_0/i_906/A2         NOR2_X1       Rise  0.3020 0.0000 0.0180                      1.65135                                                   | 
|    mult/i_0/i_906/ZN         NOR2_X1       Fall  0.3180 0.0160 0.0090             0.431891 3.62806  4.05995           2       100                    | 
|    mult/i_0/i_908/A          XOR2_X1       Fall  0.3180 0.0000 0.0090                      2.18123                                                   | 
|    mult/i_0/i_908/Z          XOR2_X1       Rise  0.3590 0.0410 0.0320             0.824611 3.79693  4.62155           2       100                    | 
|    mult/i_0/i_909/B          XOR2_X1       Rise  0.3590 0.0000 0.0320                      2.36355                                                   | 
|    mult/i_0/i_909/Z          XOR2_X1       Fall  0.3850 0.0260 0.0140             0.424678 3.88386  4.30853           2       100                    | 
|    mult/i_0/i_946/B2         AOI22_X1      Fall  0.3850 0.0000 0.0140                      1.52031                                                   | 
|    mult/i_0/i_946/ZN         AOI22_X1      Rise  0.4360 0.0510 0.0260             1.3775   3.92187  5.29937           2       100                    | 
|    mult/i_0/i_1021/B2        OAI21_X1      Rise  0.4360 0.0000 0.0260                      1.57189                                                   | 
|    mult/i_0/i_1021/ZN        OAI21_X1      Fall  0.4650 0.0290 0.0110             1.37582  3.73421  5.11003           2       100                    | 
|    mult/i_0/i_1079/B1        AOI22_X1      Fall  0.4650 0.0000 0.0110                      1.55298                                                   | 
|    mult/i_0/i_1079/ZN        AOI22_X1      Rise  0.5060 0.0410 0.0220             1.03764  3.0606   4.09824           2       100                    | 
|    mult/i_0/i_1081/B2        OAI21_X1      Rise  0.5060 0.0000 0.0220                      1.57189                                                   | 
|    mult/i_0/i_1081/ZN        OAI21_X1      Fall  0.5320 0.0260 0.0090             0.441395 3.67521  4.11661           2       100                    | 
|    mult/i_0/i_1083/A         XNOR2_X1      Fall  0.5320 0.0000 0.0090                      2.12585                                                   | 
|    mult/i_0/i_1083/ZN        XNOR2_X1      Rise  0.5730 0.0410 0.0190             0.572544 3.80155  4.37409           2       100                    | 
|    mult/i_0/i_3381/B         XNOR2_X1      Rise  0.5730 0.0000 0.0190                      2.57361                                                   | 
|    mult/i_0/i_3381/ZN        XNOR2_X1      Fall  0.5920 0.0190 0.0080             0.754235 0.894119 1.64835           1       100                    | 
|    mult/i_0/result[39]                     Fall  0.5920 0.0000                                                                                       | 
|    mult/result[39]                         Fall  0.5920 0.0000                                                                                       | 
|    outB/inp[7]                             Fall  0.5920 0.0000                                                                                       | 
|    outB/i_0_9/A2             AND2_X1       Fall  0.5920 0.0000 0.0080                      0.894119                                                  | 
|    outB/i_0_9/ZN             AND2_X1       Fall  0.6220 0.0300 0.0060             0.301808 1.06234  1.36415           1       100                    | 
|    outB/out_reg[7]/D         DFF_X1        Fall  0.6220 0.0000 0.0060                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[7]/CK        DFF_X1        Rise  0.1460 0.0030 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0110 0.1570 | 
| data required time                       |  0.1570        | 
|                                          |                | 
| data arrival time                        |  0.6220        | 
| data required time                       | -0.1570        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4660        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[30]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_3840/A1        AOI22_X1      Fall  0.2670  0.0230 0.0340                      1.50384                                                   | 
|    mult/i_0/i_3840/ZN        AOI22_X1      Rise  0.2990  0.0320 0.0180             0.365051 1.56385  1.9289            1       100                    | 
|    mult/i_0/i_3839/A2        NOR2_X1       Rise  0.2990  0.0000 0.0180                      1.65135                                                   | 
|    mult/i_0/i_3839/ZN        NOR2_X1       Fall  0.3160  0.0170 0.0090             0.637056 3.57268  4.20973           2       100                    | 
|    mult/i_0/i_3856/A         XNOR2_X1      Fall  0.3160  0.0000 0.0090                      2.12585                                                   | 
|    mult/i_0/i_3856/ZN        XNOR2_X1      Rise  0.3600  0.0440 0.0200             1.11018  3.88386  4.99403           2       100                    | 
|    mult/i_0/i_3855/B         XOR2_X1       Rise  0.3600  0.0000 0.0200                      2.36355                                                   | 
|    mult/i_0/i_3855/Z         XOR2_X1       Fall  0.3880  0.0280 0.0160             2.55135  3.70154  6.25289           2       100                    | 
|    mult/i_0/i_638/A          XOR2_X1       Fall  0.3880  0.0000 0.0160                      2.18123                                                   | 
|    mult/i_0/i_638/Z          XOR2_X1       Rise  0.4300  0.0420 0.0310             0.33463  3.91652  4.25115           2       100                    | 
|    mult/i_0/i_681/B1         AOI22_X1      Rise  0.4300  0.0000 0.0310                      1.58401                                                   | 
|    mult/i_0/i_681/ZN         AOI22_X1      Fall  0.4610  0.0310 0.0120             0.54891  3.80155  4.35046           2       100                    | 
|    mult/i_0/i_682/B          XNOR2_X1      Fall  0.4610  0.0000 0.0120                      2.36817                                                   | 
|    mult/i_0/i_682/ZN         XNOR2_X1      Rise  0.5110  0.0500 0.0200             1.35141  3.68418  5.03559           2       100                    | 
|    mult/i_0/i_711/B2         OAI21_X1      Rise  0.5110  0.0000 0.0200                      1.57189                                                   | 
|    mult/i_0/i_711/ZN         OAI21_X1      Fall  0.5350  0.0240 0.0090             0.548146 2.98903  3.53717           2       100                    | 
|    mult/i_0/i_734/B1         OAI21_X1      Fall  0.5350  0.0000 0.0090                      1.45983                                                   | 
|    mult/i_0/i_734/ZN         OAI21_X1      Rise  0.5750  0.0400 0.0170             0.396775 3.92649  4.32326           2       100                    | 
|    mult/i_0/i_735/B          XNOR2_X1      Rise  0.5750  0.0000 0.0170                      2.57361                                                   | 
|    mult/i_0/i_735/ZN         XNOR2_X1      Fall  0.5950  0.0200 0.0090             1.12552  0.894119 2.01964           1       100                    | 
|    mult/i_0/result[30]                     Fall  0.5950  0.0000                                                                                       | 
|    mult/result[30]                         Fall  0.5950  0.0000                                                                                       | 
|    outA/inp[30]                            Fall  0.5950  0.0000                                                                                       | 
|    outA/i_0_32/A2            AND2_X1       Fall  0.5940 -0.0010 0.0090    -0.0010           0.894119                                                  | 
|    outA/i_0_32/ZN            AND2_X1       Fall  0.6240  0.0300 0.0060             0.227043 1.06234  1.28939           1       100                    | 
|    outA/out_reg[30]/D        DFF_X1        Fall  0.6240  0.0000 0.0060                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[30]/CK       DFF_X1        Rise  0.1460 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0110 0.1570 | 
| data required time                       |  0.1570        | 
|                                          |                | 
| data arrival time                        |  0.6240        | 
| data required time                       | -0.1570        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4680        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[16]/D 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200  0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[30]/CK       DFF_X1        Rise  0.1210  0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[30]/Q        DFF_X1        Fall  0.2580  0.1370 0.0520             16.1688  27.177   43.3458           18      100      F             | 
|    regA/out[30]                            Fall  0.2580  0.0000                                                                                       | 
|    mult/inputA[30]                         Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/inputA[30]                     Fall  0.2580  0.0000                                                                                       | 
|    mult/i_0/i_4240/A2        NAND2_X1      Fall  0.2660  0.0080 0.0520                      1.50228                                                   | 
|    mult/i_0/i_4240/ZN        NAND2_X1      Rise  0.3210  0.0550 0.0300             2.13324  6.50184  8.63508           4       100                    | 
|    mult/i_0/i_4201/A1        OAI22_X1      Rise  0.3210  0.0000 0.0300                      1.67104                                                   | 
|    mult/i_0/i_4201/ZN        OAI22_X1      Fall  0.3430  0.0220 0.0100             0.581517 3.73421  4.31572           2       100                    | 
|    mult/i_0/i_1299/B1        AOI22_X1      Fall  0.3430  0.0000 0.0100                      1.55298                                                   | 
|    mult/i_0/i_1299/ZN        AOI22_X1      Rise  0.3850  0.0420 0.0230             0.706895 3.73059  4.43749           2       100                    | 
|    mult/i_0/i_1304/A         XOR2_X1       Rise  0.3850  0.0000 0.0230                      2.23214                                                   | 
|    mult/i_0/i_1304/Z         XOR2_X1       Fall  0.4130  0.0280 0.0160             3.02869  3.0606   6.08929           2       100                    | 
|    mult/i_0/i_1305/A2        NAND2_X1      Fall  0.4120 -0.0010 0.0160    -0.0010           1.50228                                                   | 
|    mult/i_0/i_1305/ZN        NAND2_X1      Rise  0.4360  0.0240 0.0120             0.323201 3.03715  3.36035           2       100                    | 
|    mult/i_0/i_1327/A         OAI21_X1      Rise  0.4360  0.0000 0.0120                      1.67072                                                   | 
|    mult/i_0/i_1327/ZN        OAI21_X1      Fall  0.4560  0.0200 0.0100             0.809461 3.70154  4.511             2       100                    | 
|    mult/i_0/i_1396/B2        AOI22_X1      Fall  0.4560  0.0000 0.0100                      1.52031                                                   | 
|    mult/i_0/i_1396/ZN        AOI22_X1      Rise  0.5040  0.0480 0.0250             1.09782  3.91652  5.01434           2       100                    | 
|    mult/i_0/i_1441/B1        AOI22_X1      Rise  0.5040  0.0000 0.0250                      1.58401                                                   | 
|    mult/i_0/i_1441/ZN        AOI22_X1      Fall  0.5340  0.0300 0.0140             1.02939  3.91291  4.94229           2       100                    | 
|    mult/i_0/i_1443/A         INV_X1        Fall  0.5340  0.0000 0.0140                      1.54936                                                   | 
|    mult/i_0/i_1443/ZN        INV_X1        Rise  0.5490  0.0150 0.0080             0.252553 1.55047  1.80302           1       100                    | 
|    mult/i_0/i_1444/B2        OAI22_X1      Rise  0.5490  0.0000 0.0080                      1.61561                                                   | 
|    mult/i_0/i_1444/ZN        OAI22_X1      Fall  0.5690  0.0200 0.0110             0.737403 3.62969  4.36709           2       100                    | 
|    mult/i_0/i_4192/A         XNOR2_X1      Fall  0.5690  0.0000 0.0110                      2.12585                                                   | 
|    mult/i_0/i_4192/ZN        XNOR2_X1      Rise  0.6010  0.0320 0.0150             1.70544  0.894119 2.59956           1       100                    | 
|    mult/i_0/result[48]                     Rise  0.6010  0.0000                                                                                       | 
|    mult/result[48]                         Rise  0.6010  0.0000                                                                                       | 
|    outB/inp[16]                            Rise  0.6010  0.0000                                                                                       | 
|    outB/i_0_18/A2            AND2_X1       Rise  0.6010  0.0000 0.0150                      0.97463                                                   | 
|    outB/i_0_18/ZN            AND2_X1       Rise  0.6330  0.0320 0.0080             0.369596 1.06234  1.43194           1       100                    | 
|    outB/out_reg[16]/D        DFF_X1        Rise  0.6330  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[16]/CK       DFF_X1        Rise  0.1460 0.0030 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0190 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.6330        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4690        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[0]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_3840/A1        AOI22_X1      Fall  0.2670  0.0230 0.0340                      1.50384                                                   | 
|    mult/i_0/i_3840/ZN        AOI22_X1      Rise  0.2990  0.0320 0.0180             0.365051 1.56385  1.9289            1       100                    | 
|    mult/i_0/i_3839/A2        NOR2_X1       Rise  0.2990  0.0000 0.0180                      1.65135                                                   | 
|    mult/i_0/i_3839/ZN        NOR2_X1       Fall  0.3160  0.0170 0.0090             0.637056 3.57268  4.20973           2       100                    | 
|    mult/i_0/i_3856/A         XNOR2_X1      Fall  0.3160  0.0000 0.0090                      2.12585                                                   | 
|    mult/i_0/i_3856/ZN        XNOR2_X1      Rise  0.3600  0.0440 0.0200             1.11018  3.88386  4.99403           2       100                    | 
|    mult/i_0/i_3855/B         XOR2_X1       Rise  0.3600  0.0000 0.0200                      2.36355                                                   | 
|    mult/i_0/i_3855/Z         XOR2_X1       Fall  0.3880  0.0280 0.0160             2.55135  3.70154  6.25289           2       100                    | 
|    mult/i_0/i_638/A          XOR2_X1       Fall  0.3880  0.0000 0.0160                      2.18123                                                   | 
|    mult/i_0/i_638/Z          XOR2_X1       Rise  0.4300  0.0420 0.0310             0.33463  3.91652  4.25115           2       100                    | 
|    mult/i_0/i_681/B1         AOI22_X1      Rise  0.4300  0.0000 0.0310                      1.58401                                                   | 
|    mult/i_0/i_681/ZN         AOI22_X1      Fall  0.4610  0.0310 0.0120             0.54891  3.80155  4.35046           2       100                    | 
|    mult/i_0/i_712/A2         AOI22_X1      Fall  0.4610  0.0000 0.0120                      1.43339                                                   | 
|    mult/i_0/i_712/ZN         AOI22_X1      Rise  0.4960  0.0350 0.0220             0.562196 3.73421  4.2964            2       100                    | 
|    mult/i_0/i_754/B1         AOI22_X1      Rise  0.4960  0.0000 0.0220                      1.58401                                                   | 
|    mult/i_0/i_754/ZN         AOI22_X1      Fall  0.5220  0.0260 0.0120             0.390538 3.0606   3.45114           2       100                    | 
|    mult/i_0/i_755/A2         NAND2_X1      Fall  0.5220  0.0000 0.0120                      1.50228                                                   | 
|    mult/i_0/i_755/ZN         NAND2_X1      Rise  0.5480  0.0260 0.0150             0.784606 3.943    4.7276            3       100                    | 
|    mult/i_0/i_760/A2         OR2_X1        Rise  0.5480  0.0000 0.0150                      0.941939                                                  | 
|    mult/i_0/i_760/ZN         OR2_X1        Rise  0.5800  0.0320 0.0110             0.507715 3.00919  3.51691           2       100                    | 
|    mult/i_0/i_786/B1         OAI21_X1      Rise  0.5800  0.0000 0.0110                      1.66205                                                   | 
|    mult/i_0/i_786/ZN         OAI21_X1      Fall  0.5970  0.0170 0.0080             2.07972  0.894119 2.97384           1       100                    | 
|    mult/i_0/result[32]                     Fall  0.5970  0.0000                                                                                       | 
|    mult/result[32]                         Fall  0.5970  0.0000                                                                                       | 
|    outB/inp[0]                             Fall  0.5970  0.0000                                                                                       | 
|    outB/i_0_2/A2             AND2_X1       Fall  0.5960 -0.0010 0.0080    -0.0010           0.894119                                                  | 
|    outB/i_0_2/ZN             AND2_X1       Fall  0.6280  0.0320 0.0070             1.34962  1.06234  2.41196           1       100                    | 
|    outB/out_reg[0]/D         DFF_X1        Fall  0.6270 -0.0010 0.0070    -0.0010           1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[0]/CK        DFF_X1        Rise  0.1460 0.0030 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0110 0.1570 | 
| data required time                       |  0.1570        | 
|                                          |                | 
| data arrival time                        |  0.6270        | 
| data required time                       | -0.1570        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4710        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[6]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_2070/A2        NAND2_X1      Fall  0.2700  0.0260 0.0340                      1.50228                                                   | 
|    mult/i_0/i_2070/ZN        NAND2_X1      Rise  0.3110  0.0410 0.0220             1.13297  5.09808  6.23105           3       100                    | 
|    mult/i_0/i_2333/A         XNOR2_X1      Rise  0.3110  0.0000 0.0220                      2.23275                                                   | 
|    mult/i_0/i_2333/ZN        XNOR2_X1      Rise  0.3600  0.0490 0.0190             0.867337 3.77347  4.64081           2       100                    | 
|    mult/i_0/i_2573/B         XOR2_X1       Rise  0.3600  0.0000 0.0190                      2.36355                                                   | 
|    mult/i_0/i_2573/Z         XOR2_X1       Fall  0.3830  0.0230 0.0120             1.09743  3.09983  4.19726           2       100                    | 
|    mult/i_0/i_2572/A         INV_X1        Fall  0.3830  0.0000 0.0120                      1.54936                                                   | 
|    mult/i_0/i_2572/ZN        INV_X1        Rise  0.4030  0.0200 0.0120             0.6659   3.11748  3.78338           2       100                    | 
|    mult/i_0/i_893/B1         AOI22_X1      Rise  0.4030  0.0000 0.0120                      1.58401                                                   | 
|    mult/i_0/i_893/ZN         AOI22_X1      Fall  0.4280  0.0250 0.0130             1.01269  3.91652  4.92921           2       100                    | 
|    mult/i_0/i_938/B1         AOI22_X1      Fall  0.4280  0.0000 0.0130                      1.55298                                                   | 
|    mult/i_0/i_938/ZN         AOI22_X1      Rise  0.4730  0.0450 0.0240             1.0118   3.80155  4.81335           2       100                    | 
|    mult/i_0/i_939/B          XNOR2_X1      Rise  0.4730  0.0000 0.0240                      2.57361                                                   | 
|    mult/i_0/i_939/ZN         XNOR2_X1      Fall  0.5000  0.0270 0.0130             0.647245 3.70154  4.34879           2       100                    | 
|    mult/i_0/i_990/B2         AOI22_X1      Fall  0.5000  0.0000 0.0130                      1.52031                                                   | 
|    mult/i_0/i_990/ZN         AOI22_X1      Rise  0.5480  0.0480 0.0230             1.03661  3.53423  4.57084           2       100                    | 
|    mult/i_0/i_1040/A         XNOR2_X1      Rise  0.5480  0.0000 0.0230                      2.23275                                                   | 
|    mult/i_0/i_1040/ZN        XNOR2_X1      Fall  0.5720  0.0240 0.0130             0.465712 3.93267  4.39839           2       100                    | 
|    mult/i_0/i_3269/B         XNOR2_X1      Fall  0.5720  0.0000 0.0130                      2.36817                                                   | 
|    mult/i_0/i_3269/ZN        XNOR2_X1      Rise  0.6050  0.0330 0.0120             0.718116 0.894119 1.61223           1       100                    | 
|    mult/i_0/result[38]                     Rise  0.6050  0.0000                                                                                       | 
|    mult/result[38]                         Rise  0.6050  0.0000                                                                                       | 
|    outB/inp[6]                             Rise  0.6050  0.0000                                                                                       | 
|    outB/i_0_8/A2             AND2_X1       Rise  0.6040 -0.0010 0.0120    -0.0010           0.97463                                                   | 
|    outB/i_0_8/ZN             AND2_X1       Rise  0.6350  0.0310 0.0080             0.266795 1.06234  1.32914           1       100                    | 
|    outB/out_reg[6]/D         DFF_X1        Rise  0.6350  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[6]/CK        DFF_X1        Rise  0.1460 0.0030 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0190 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.6350        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4710        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[15]/D 
  
 Path Start Point : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_99/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_99/Z   CLKBUF_X3     Rise  0.1200  0.0430 0.0200             8.84025  11.1337  19.974            13      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[31]/CK       DFF_X1        Rise  0.1210  0.0010 0.0200                      0.949653                                    F             | 
|    regA/out_reg[31]/Q        DFF_X1        Rise  0.2140  0.0930 0.0080             0.271947 1.23817  1.51012           1       100      F             | 
|    regA/drc_ipo_c93/A        CLKBUF_X2     Rise  0.2140  0.0000 0.0080                      1.40591                                                   | 
|    regA/drc_ipo_c93/Z        CLKBUF_X2     Rise  0.3120  0.0980 0.0890             25.7335  42.5154  68.249            29      100                    | 
|    regA/out[31]                            Rise  0.3120  0.0000                                                                                       | 
|    mult/inputA[31]                         Rise  0.3120  0.0000                                                                                       | 
|    mult/i_0/inputA[31]                     Rise  0.3120  0.0000                                                                                       | 
|    mult/i_0/i_1272/A2        NAND2_X1      Rise  0.3260  0.0140 0.0880                      1.6642                                                    | 
|    mult/i_0/i_1272/ZN        NAND2_X1      Fall  0.3540  0.0280 0.0190             0.40081  2.96211  3.36292           2       100                    | 
|    mult/i_0/i_1274/B1        OAI21_X1      Fall  0.3540  0.0000 0.0190                      1.45983                                                   | 
|    mult/i_0/i_1274/ZN        OAI21_X1      Rise  0.4060  0.0520 0.0200             2.27771  3.61462  5.89232           2       100                    | 
|    mult/i_0/i_1284/A         XOR2_X1       Rise  0.4050 -0.0010 0.0200    -0.0010           2.23214                                                   | 
|    mult/i_0/i_1284/Z         XOR2_X1       Fall  0.4320  0.0270 0.0160             2.09276  3.88386  5.97662           2       100                    | 
|    mult/i_0/i_1326/B2        AOI22_X1      Fall  0.4300 -0.0020 0.0160    -0.0020           1.52031                                                   | 
|    mult/i_0/i_1326/ZN        AOI22_X1      Rise  0.4780  0.0480 0.0220             0.475137 3.73059  4.20573           2       100                    | 
|    mult/i_0/i_1350/A         XOR2_X1       Rise  0.4780  0.0000 0.0220                      2.23214                                                   | 
|    mult/i_0/i_1350/Z         XOR2_X1       Fall  0.5020  0.0240 0.0130             0.679976 3.61462  4.29459           2       100                    | 
|    mult/i_0/i_1411/A2        AOI22_X1      Fall  0.5020  0.0000 0.0130                      1.43339                                                   | 
|    mult/i_0/i_1411/ZN        AOI22_X1      Rise  0.5400  0.0380 0.0250             1.05461  3.91652  4.97113           2       100                    | 
|    mult/i_0/i_1413/B1        AOI22_X1      Rise  0.5400  0.0000 0.0250                      1.58401                                                   | 
|    mult/i_0/i_1413/ZN        AOI22_X1      Fall  0.5690  0.0290 0.0140             0.759299 3.58393  4.34323           2       100                    | 
|    mult/i_0/i_4123/A         XNOR2_X1      Fall  0.5690  0.0000 0.0140                      2.12585                                                   | 
|    mult/i_0/i_4123/ZN        XNOR2_X1      Rise  0.6030  0.0340 0.0150             1.75106  0.894119 2.64518           1       100                    | 
|    mult/i_0/result[47]                     Rise  0.6030  0.0000                                                                                       | 
|    mult/result[47]                         Rise  0.6030  0.0000                                                                                       | 
|    outB/inp[15]                            Rise  0.6030  0.0000                                                                                       | 
|    outB/i_0_17/A2            AND2_X1       Rise  0.6030  0.0000 0.0150                      0.97463                                                   | 
|    outB/i_0_17/ZN            AND2_X1       Rise  0.6350  0.0320 0.0080             0.319385 1.06234  1.38173           1       100                    | 
|    outB/out_reg[15]/D        DFF_X1        Rise  0.6350  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[15]/CK       DFF_X1        Rise  0.1460 0.0030 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0190 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.6350        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4710        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[12]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_4421/A1        NAND2_X1      Fall  0.2710  0.0270 0.0340                      1.5292                                                    | 
|    mult/i_0/i_4421/ZN        NAND2_X1      Rise  0.3020  0.0310 0.0180             0.32429  3.59116  3.91545           2       100                    | 
|    mult/i_0/i_4460/A         XOR2_X1       Rise  0.3020  0.0000 0.0180                      2.23214                                                   | 
|    mult/i_0/i_4460/Z         XOR2_X1       Fall  0.3250  0.0230 0.0120             0.482897 3.91652  4.39942           2       100                    | 
|    mult/i_0/i_4459/B         XOR2_X1       Fall  0.3250  0.0000 0.0120                      2.41145                                                   | 
|    mult/i_0/i_4459/Z         XOR2_X1       Rise  0.3720  0.0470 0.0320             0.65244  3.86739  4.51983           2       100                    | 
|    mult/i_0/i_4457/B         XOR2_X1       Rise  0.3720  0.0000 0.0320                      2.36355                                                   | 
|    mult/i_0/i_4457/Z         XOR2_X1       Fall  0.3990  0.0270 0.0140             0.818415 3.79693  4.61535           2       100                    | 
|    mult/i_0/i_4455/A2        AOI22_X1      Fall  0.3980 -0.0010 0.0140    -0.0010           1.43339                                                   | 
|    mult/i_0/i_4455/ZN        AOI22_X1      Rise  0.4340  0.0360 0.0220             0.610204 3.67521  4.28542           2       100                    | 
|    mult/i_0/i_1171/A         XNOR2_X1      Rise  0.4340  0.0000 0.0220                      2.23275                                                   | 
|    mult/i_0/i_1171/ZN        XNOR2_X1      Fall  0.4570  0.0230 0.0120             0.481369 3.68507  4.16644           2       100                    | 
|    mult/i_0/i_1174/A         XOR2_X1       Fall  0.4570  0.0000 0.0120                      2.18123                                                   | 
|    mult/i_0/i_1174/Z         XOR2_X1       Rise  0.4990  0.0420 0.0320             0.676805 3.77809  4.4549            2       100                    | 
|    mult/i_0/i_1204/B2        AOI21_X1      Rise  0.4990  0.0000 0.0320                      1.67685                                                   | 
|    mult/i_0/i_1204/ZN        AOI21_X1      Fall  0.5230  0.0240 0.0080             0.408421 3.06612  3.47454           2       100                    | 
|    mult/i_0/i_1206/A2        NAND2_X1      Fall  0.5230  0.0000 0.0080                      1.50228                                                   | 
|    mult/i_0/i_1206/ZN        NAND2_X1      Rise  0.5430  0.0200 0.0120             0.315616 3.03147  3.34709           2       100                    | 
|    mult/i_0/i_1265/A1        NAND2_X1      Rise  0.5430  0.0000 0.0120                      1.59903                                                   | 
|    mult/i_0/i_1265/ZN        NAND2_X1      Fall  0.5600  0.0170 0.0100             0.41813  2.96211  3.38024           2       100                    | 
|    mult/i_0/i_3802/A2        NAND2_X1      Fall  0.5600  0.0000 0.0100                      1.50228                                                   | 
|    mult/i_0/i_3802/ZN        NAND2_X1      Rise  0.5800  0.0200 0.0110             0.521668 2.12585  2.64752           1       100                    | 
|    mult/i_0/i_3887/A         XNOR2_X1      Rise  0.5800  0.0000 0.0110                      2.23275                                                   | 
|    mult/i_0/i_3887/ZN        XNOR2_X1      Fall  0.5940  0.0140 0.0080             0.86586  0.894119 1.75998           1       100                    | 
|    mult/i_0/result[44]                     Fall  0.5940  0.0000                                                                                       | 
|    mult/result[44]                         Fall  0.5940  0.0000                                                                                       | 
|    outB/inp[12]                            Fall  0.5940  0.0000                                                                                       | 
|    outB/i_0_14/A2            AND2_X1       Fall  0.5930 -0.0010 0.0080    -0.0010           0.894119                                                  | 
|    outB/i_0_14/ZN            AND2_X1       Fall  0.6260  0.0330 0.0080             2.18892  1.06234  3.25126           1       100                    | 
|    outB/out_reg[12]/D        DFF_X1        Fall  0.6260  0.0000 0.0080                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[12]/CK       DFF_X1        Rise  0.1440 0.0010 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1440 0.1440 | 
| library hold check                       |  0.0110 0.1550 | 
| data required time                       |  0.1550        | 
|                                          |                | 
| data arrival time                        |  0.6260        | 
| data required time                       | -0.1550        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4720        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[29]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180 0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180 0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070 0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070 0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440 0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440 0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/i_3840/A1        AOI22_X1      Fall  0.2670 0.0230 0.0340                      1.50384                                                   | 
|    mult/i_0/i_3840/ZN        AOI22_X1      Rise  0.2990 0.0320 0.0180             0.365051 1.56385  1.9289            1       100                    | 
|    mult/i_0/i_3839/A2        NOR2_X1       Rise  0.2990 0.0000 0.0180                      1.65135                                                   | 
|    mult/i_0/i_3839/ZN        NOR2_X1       Fall  0.3160 0.0170 0.0090             0.637056 3.57268  4.20973           2       100                    | 
|    mult/i_0/i_3856/A         XNOR2_X1      Fall  0.3160 0.0000 0.0090                      2.12585                                                   | 
|    mult/i_0/i_3856/ZN        XNOR2_X1      Rise  0.3600 0.0440 0.0200             1.11018  3.88386  4.99403           2       100                    | 
|    mult/i_0/i_3855/B         XOR2_X1       Rise  0.3600 0.0000 0.0200                      2.36355                                                   | 
|    mult/i_0/i_3855/Z         XOR2_X1       Fall  0.3880 0.0280 0.0160             2.55135  3.70154  6.25289           2       100                    | 
|    mult/i_0/i_638/A          XOR2_X1       Fall  0.3880 0.0000 0.0160                      2.18123                                                   | 
|    mult/i_0/i_638/Z          XOR2_X1       Rise  0.4300 0.0420 0.0310             0.33463  3.91652  4.25115           2       100                    | 
|    mult/i_0/i_639/B          XOR2_X1       Rise  0.4300 0.0000 0.0310                      2.36355                                                   | 
|    mult/i_0/i_639/Z          XOR2_X1       Fall  0.4570 0.0270 0.0140             0.885212 3.68507  4.57028           2       100                    | 
|    mult/i_0/i_641/A          XOR2_X1       Fall  0.4570 0.0000 0.0140                      2.18123                                                   | 
|    mult/i_0/i_641/Z          XOR2_X1       Rise  0.5050 0.0480 0.0370             1.70731  3.88847  5.59579           2       100                    | 
|    mult/i_0/i_702/B2         AOI22_X1      Rise  0.5050 0.0000 0.0370                      1.62303                                                   | 
|    mult/i_0/i_702/ZN         AOI22_X1      Fall  0.5380 0.0330 0.0130             1.04235  3.86065  4.903             3       100                    | 
|    mult/i_0/i_704/B1         AOI21_X1      Fall  0.5380 0.0000 0.0130                      1.44682                                                   | 
|    mult/i_0/i_704/ZN         AOI21_X1      Rise  0.5790 0.0410 0.0250             0.616835 3.77809  4.39493           2       100                    | 
|    mult/i_0/i_705/B          XNOR2_X1      Rise  0.5790 0.0000 0.0250                      2.57361                                                   | 
|    mult/i_0/i_705/ZN         XNOR2_X1      Fall  0.6000 0.0210 0.0080             0.964148 0.894119 1.85827           1       100                    | 
|    mult/i_0/result[29]                     Fall  0.6000 0.0000                                                                                       | 
|    mult/result[29]                         Fall  0.6000 0.0000                                                                                       | 
|    outA/inp[29]                            Fall  0.6000 0.0000                                                                                       | 
|    outA/i_0_31/A2            AND2_X1       Fall  0.6000 0.0000 0.0080                      0.894119                                                  | 
|    outA/i_0_31/ZN            AND2_X1       Fall  0.6290 0.0290 0.0060             0.246318 1.06234  1.30866           1       100                    | 
|    outA/out_reg[29]/D        DFF_X1        Fall  0.6290 0.0000 0.0060                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[29]/CK       DFF_X1        Rise  0.1460 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0110 0.1570 | 
| data required time                       |  0.1570        | 
|                                          |                | 
| data arrival time                        |  0.6290        | 
| data required time                       | -0.1570        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4730        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[27]/D 
  
 Path Start Point : regB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0730  0.0280 0.0060             2.08514  1.24879  3.33392           1       100      FA   K        | 
|    regB/CTS_L3_c_tid0_93/A   CLKBUF_X3     Rise  0.0730  0.0000 0.0060                      1.42116                                     F             | 
|    regB/CTS_L3_c_tid0_93/Z   CLKBUF_X3     Rise  0.1420  0.0690 0.0460             26.8648  27.4061  54.2709           32      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regB/out_reg[11]/CK       DFF_X1        Rise  0.1430  0.0010 0.0460                      0.949653                                    F             | 
|    regB/out_reg[11]/Q        DFF_X1        Fall  0.2390  0.0960 0.0080             0.125516 3.0037   3.12922           1       100      F             | 
|    regB/drc_ipo_c70/A        BUF_X4        Fall  0.2390  0.0000 0.0080                      3.0037                                                    | 
|    regB/drc_ipo_c70/Z        BUF_X4        Fall  0.2800  0.0410 0.0250             33.317   49.2725  82.5895           33      100                    | 
|    regB/out[11]                            Fall  0.2800  0.0000                                                                                       | 
|    mult/inputB[11]                         Fall  0.2800  0.0000                                                                                       | 
|    mult/i_0/inputB[11]                     Fall  0.2800  0.0000                                                                                       | 
|    mult/i_0/i_3743/A1        NAND2_X1      Fall  0.2940  0.0140 0.0290                      1.5292                                                    | 
|    mult/i_0/i_3743/ZN        NAND2_X1      Rise  0.3250  0.0310 0.0170             0.520971 3.91863  4.4396            2       100                    | 
|    mult/i_0/i_551/B          XNOR2_X1      Rise  0.3250  0.0000 0.0170                      2.57361                                                   | 
|    mult/i_0/i_551/ZN         XNOR2_X1      Fall  0.3500  0.0250 0.0130             0.662652 3.80155  4.4642            2       100                    | 
|    mult/i_0/i_552/B          XNOR2_X1      Fall  0.3500  0.0000 0.0130                      2.36817                                                   | 
|    mult/i_0/i_552/ZN         XNOR2_X1      Rise  0.4170  0.0670 0.0270             4.53048  3.79693  8.32742           2       100                    | 
|    mult/i_0/i_553/B          XOR2_X1       Rise  0.4160 -0.0010 0.0270    -0.0020           2.36355                                                   | 
|    mult/i_0/i_553/Z          XOR2_X1       Fall  0.4450  0.0290 0.0160             2.17553  3.88386  6.05938           2       100                    | 
|    mult/i_0/i_591/B2         AOI22_X1      Fall  0.4430 -0.0020 0.0160    -0.0020           1.52031                                                   | 
|    mult/i_0/i_591/ZN         AOI22_X1      Rise  0.4920  0.0490 0.0230             0.696543 3.88386  4.5804            2       100                    | 
|    mult/i_0/i_592/B          XOR2_X1       Rise  0.4920  0.0000 0.0230                      2.36355                                                   | 
|    mult/i_0/i_592/Z          XOR2_X1       Fall  0.5160  0.0240 0.0120             0.566216 3.61462  4.18083           2       100                    | 
|    mult/i_0/i_621/A          XOR2_X1       Fall  0.5160  0.0000 0.0120                      2.18123                                                   | 
|    mult/i_0/i_621/Z          XOR2_X1       Rise  0.5520  0.0360 0.0260             1.07571  2.20231  3.27802           2       100                    | 
|    mult/i_0/i_626/B2         AOI21_X1      Rise  0.5520  0.0000 0.0260                      1.67685                                                   | 
|    mult/i_0/i_626/ZN         AOI21_X1      Fall  0.5770  0.0250 0.0090             0.611685 3.92649  4.53817           2       100                    | 
|    mult/i_0/i_627/B          XNOR2_X1      Fall  0.5770  0.0000 0.0090                      2.36817                                                   | 
|    mult/i_0/i_627/ZN         XNOR2_X1      Rise  0.6090  0.0320 0.0130             0.870853 0.894119 1.76497           1       100                    | 
|    mult/i_0/result[27]                     Rise  0.6090  0.0000                                                                                       | 
|    mult/result[27]                         Rise  0.6090  0.0000                                                                                       | 
|    outA/inp[27]                            Rise  0.6090  0.0000                                                                                       | 
|    outA/i_0_29/A2            AND2_X1       Rise  0.6090  0.0000 0.0130                      0.97463                                                   | 
|    outA/i_0_29/ZN            AND2_X1       Rise  0.6410  0.0320 0.0080             0.385703 1.06234  1.44805           1       100                    | 
|    outA/out_reg[27]/D        DFF_X1        Rise  0.6410  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[27]/CK       DFF_X1        Rise  0.1460 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0200 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.6410        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4760        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[26]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_3607/A2        AOI22_X1      Fall  0.2640  0.0200 0.0340                      1.43339                                                   | 
|    mult/i_0/i_3607/ZN        AOI22_X1      Rise  0.3000  0.0360 0.0190             0.244055 1.54936  1.79341           1       100                    | 
|    mult/i_0/i_3606/A         INV_X1        Rise  0.3000  0.0000 0.0190                      1.70023                                                   | 
|    mult/i_0/i_3606/ZN        INV_X1        Fall  0.3090  0.0090 0.0060             0.236002 1.51857  1.75458           1       100                    | 
|    mult/i_0/i_3605/A         OAI21_X1      Fall  0.3090  0.0000 0.0060                      1.51857                                                   | 
|    mult/i_0/i_3605/ZN        OAI21_X1      Rise  0.3320  0.0230 0.0160             0.360792 3.53423  3.89502           2       100                    | 
|    mult/i_0/i_3689/A         XNOR2_X1      Rise  0.3320  0.0000 0.0160                      2.23275                                                   | 
|    mult/i_0/i_3689/ZN        XNOR2_X1      Fall  0.3560  0.0240 0.0140             1.14308  3.88386  5.02694           2       100                    | 
|    mult/i_0/i_378/B          XOR2_X1       Fall  0.3560  0.0000 0.0140                      2.41145                                                   | 
|    mult/i_0/i_378/Z          XOR2_X1       Rise  0.4110  0.0550 0.0390             2.26395  3.70154  5.96549           2       100                    | 
|    mult/i_0/i_440/B2         AOI22_X1      Rise  0.4080 -0.0030 0.0390    -0.0030           1.62303                                                   | 
|    mult/i_0/i_440/ZN         AOI22_X1      Fall  0.4420  0.0340 0.0150             1.22964  3.872    5.10164           2       100                    | 
|    mult/i_0/i_441/B          XNOR2_X1      Fall  0.4420  0.0000 0.0150                      2.36817                                                   | 
|    mult/i_0/i_441/ZN         XNOR2_X1      Rise  0.4950  0.0530 0.0210             0.700982 4.58002  5.281             3       100                    | 
|    mult/i_0/i_452/A3         OR3_X1        Rise  0.4950  0.0000 0.0210                      0.921561                                                  | 
|    mult/i_0/i_452/ZN         OR3_X1        Rise  0.5400  0.0450 0.0190             2.17588  4.7925   6.96838           4       100                    | 
|    mult/i_0/i_564/A2         NOR2_X1       Rise  0.5400  0.0000 0.0190                      1.65135                                                   | 
|    mult/i_0/i_564/ZN         NOR2_X1       Fall  0.5560  0.0160 0.0070             0.437648 3.1132   3.55085           2       100                    | 
|    mult/i_0/i_565/A2         NOR2_X1       Fall  0.5560  0.0000 0.0070                      1.56385                                                   | 
|    mult/i_0/i_565/ZN         NOR2_X1       Rise  0.5880  0.0320 0.0200             0.341367 2.36355  2.70491           1       100                    | 
|    mult/i_0/i_566/B          XOR2_X1       Rise  0.5880  0.0000 0.0200                      2.36355                                                   | 
|    mult/i_0/i_566/Z          XOR2_X1       Fall  0.6060  0.0180 0.0080             0.877797 0.894119 1.77192           1       100                    | 
|    mult/i_0/result[26]                     Fall  0.6060  0.0000                                                                                       | 
|    mult/result[26]                         Fall  0.6060  0.0000                                                                                       | 
|    outA/inp[26]                            Fall  0.6060  0.0000                                                                                       | 
|    outA/i_0_28/A2            AND2_X1       Fall  0.6050 -0.0010 0.0080    -0.0010           0.894119                                                  | 
|    outA/i_0_28/ZN            AND2_X1       Fall  0.6350  0.0300 0.0060             0.546286 1.06234  1.60863           1       100                    | 
|    outA/out_reg[26]/D        DFF_X1        Fall  0.6350  0.0000 0.0060                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[26]/CK       DFF_X1        Rise  0.1460 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0110 0.1570 | 
| data required time                       |  0.1570        | 
|                                          |                | 
| data arrival time                        |  0.6350        | 
| data required time                       | -0.1570        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4790        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[1]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_746/A1         AOI22_X1      Fall  0.2690  0.0250 0.0340                      1.50384                                                   | 
|    mult/i_0/i_746/ZN         AOI22_X1      Rise  0.3010  0.0320 0.0180             0.496273 1.41309  1.90937           1       100                    | 
|    mult/i_0/i_2298/A1        NOR2_X1       Rise  0.3010  0.0000 0.0180                      1.71447                                                   | 
|    mult/i_0/i_2298/ZN        NOR2_X1       Fall  0.3160  0.0150 0.0080             0.570294 3.62806  4.19835           2       100                    | 
|    mult/i_0/i_2296/B1        AOI21_X1      Fall  0.3160  0.0000 0.0080                      1.44682                                                   | 
|    mult/i_0/i_2296/ZN        AOI21_X1      Rise  0.3580  0.0420 0.0270             1.05433  3.91753  4.97186           2       100                    | 
|    mult/i_0/i_2512/B         XNOR2_X1      Rise  0.3580  0.0000 0.0270                      2.57361                                                   | 
|    mult/i_0/i_2512/ZN        XNOR2_X1      Fall  0.3870  0.0290 0.0140             0.978881 3.88386  4.86274           2       100                    | 
|    mult/i_0/i_3989/B         XOR2_X1       Fall  0.3860 -0.0010 0.0140    -0.0010           2.41145                                                   | 
|    mult/i_0/i_3989/Z         XOR2_X1       Rise  0.4330  0.0470 0.0310             0.497499 3.88847  4.38597           2       100                    | 
|    mult/i_0/i_4015/B         XNOR2_X1      Rise  0.4330  0.0000 0.0310                      2.57361                                                   | 
|    mult/i_0/i_4015/ZN        XNOR2_X1      Fall  0.4640  0.0310 0.0140             1.12653  3.77347  4.90001           2       100                    | 
|    mult/i_0/i_4014/B2        AOI21_X1      Fall  0.4640  0.0000 0.0140                      1.40993                                                   | 
|    mult/i_0/i_4014/ZN        AOI21_X1      Rise  0.5120  0.0480 0.0260             1.05461  3.62969  4.68431           2       100                    | 
|    mult/i_0/i_805/A          XNOR2_X1      Rise  0.5120  0.0000 0.0260                      2.23275                                                   | 
|    mult/i_0/i_805/ZN         XNOR2_X1      Fall  0.5380  0.0260 0.0130             0.69947  3.93267  4.63214           2       100                    | 
|    mult/i_0/i_806/B          XNOR2_X1      Fall  0.5380  0.0000 0.0130                      2.36817                                                   | 
|    mult/i_0/i_806/ZN         XNOR2_X1      Rise  0.5850  0.0470 0.0190             1.33851  3.0606   4.39911           2       100                    | 
|    mult/i_0/i_808/B2         OAI21_X1      Rise  0.5850  0.0000 0.0190                      1.57189                                                   | 
|    mult/i_0/i_808/ZN         OAI21_X1      Fall  0.6060  0.0210 0.0070             1.48238  0.894119 2.3765            1       100                    | 
|    mult/i_0/result[33]                     Fall  0.6060  0.0000                                                                                       | 
|    mult/result[33]                         Fall  0.6060  0.0000                                                                                       | 
|    outB/inp[1]                             Fall  0.6060  0.0000                                                                                       | 
|    outB/i_0_3/A2             AND2_X1       Fall  0.6050 -0.0010 0.0070    -0.0010           0.894119                                                  | 
|    outB/i_0_3/ZN             AND2_X1       Fall  0.6360  0.0310 0.0070             1.2154   1.06234  2.27774           1       100                    | 
|    outB/out_reg[1]/D         DFF_X1        Fall  0.6350 -0.0010 0.0070    -0.0010           1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[1]/CK        DFF_X1        Rise  0.1460 0.0030 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0110 0.1570 | 
| data required time                       |  0.1570        | 
|                                          |                | 
| data arrival time                        |  0.6350        | 
| data required time                       | -0.1570        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4790        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[31]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180 0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180 0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070 0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070 0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440 0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440 0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/i_3840/A1        AOI22_X1      Fall  0.2670 0.0230 0.0340                      1.50384                                                   | 
|    mult/i_0/i_3840/ZN        AOI22_X1      Rise  0.2990 0.0320 0.0180             0.365051 1.56385  1.9289            1       100                    | 
|    mult/i_0/i_3839/A2        NOR2_X1       Rise  0.2990 0.0000 0.0180                      1.65135                                                   | 
|    mult/i_0/i_3839/ZN        NOR2_X1       Fall  0.3160 0.0170 0.0090             0.637056 3.57268  4.20973           2       100                    | 
|    mult/i_0/i_3856/A         XNOR2_X1      Fall  0.3160 0.0000 0.0090                      2.12585                                                   | 
|    mult/i_0/i_3856/ZN        XNOR2_X1      Rise  0.3600 0.0440 0.0200             1.11018  3.88386  4.99403           2       100                    | 
|    mult/i_0/i_3855/B         XOR2_X1       Rise  0.3600 0.0000 0.0200                      2.36355                                                   | 
|    mult/i_0/i_3855/Z         XOR2_X1       Fall  0.3880 0.0280 0.0160             2.55135  3.70154  6.25289           2       100                    | 
|    mult/i_0/i_638/A          XOR2_X1       Fall  0.3880 0.0000 0.0160                      2.18123                                                   | 
|    mult/i_0/i_638/Z          XOR2_X1       Rise  0.4300 0.0420 0.0310             0.33463  3.91652  4.25115           2       100                    | 
|    mult/i_0/i_681/B1         AOI22_X1      Rise  0.4300 0.0000 0.0310                      1.58401                                                   | 
|    mult/i_0/i_681/ZN         AOI22_X1      Fall  0.4610 0.0310 0.0120             0.54891  3.80155  4.35046           2       100                    | 
|    mult/i_0/i_682/B          XNOR2_X1      Fall  0.4610 0.0000 0.0120                      2.36817                                                   | 
|    mult/i_0/i_682/ZN         XNOR2_X1      Rise  0.5110 0.0500 0.0200             1.35141  3.68418  5.03559           2       100                    | 
|    mult/i_0/i_711/B2         OAI21_X1      Rise  0.5110 0.0000 0.0200                      1.57189                                                   | 
|    mult/i_0/i_711/ZN         OAI21_X1      Fall  0.5350 0.0240 0.0090             0.548146 2.98903  3.53717           2       100                    | 
|    mult/i_0/i_733/A1         NAND2_X1      Fall  0.5350 0.0000 0.0090                      1.5292                                                    | 
|    mult/i_0/i_733/ZN         NAND2_X1      Rise  0.5590 0.0240 0.0160             0.855624 4.53987  5.3955            3       100                    | 
|    mult/i_0/i_757/A          XNOR2_X1      Rise  0.5590 0.0000 0.0160                      2.23275                                                   | 
|    mult/i_0/i_757/ZN         XNOR2_X1      Fall  0.5820 0.0230 0.0130             0.675474 3.92649  4.60196           2       100                    | 
|    mult/i_0/i_758/B          XNOR2_X1      Fall  0.5820 0.0000 0.0130                      2.36817                                                   | 
|    mult/i_0/i_758/ZN         XNOR2_X1      Rise  0.6160 0.0340 0.0130             0.979002 0.894119 1.87312           1       100                    | 
|    mult/i_0/result[31]                     Rise  0.6160 0.0000                                                                                       | 
|    mult/result[31]                         Rise  0.6160 0.0000                                                                                       | 
|    outA/inp[31]                            Rise  0.6160 0.0000                                                                                       | 
|    outA/i_0_33/A2            AND2_X1       Rise  0.6160 0.0000 0.0130                      0.97463                                                   | 
|    outA/i_0_33/ZN            AND2_X1       Rise  0.6480 0.0320 0.0080             0.463918 1.06234  1.52626           1       100                    | 
|    outA/out_reg[31]/D        DFF_X1        Rise  0.6480 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_CTS_1_PP_0                     Rise  0.0460 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.91836  1.42116  3.33952           1       100      FA   K        | 
|    outA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.1440 0.0690 0.0480 24.8831  30.3889  55.272            32      100      F    K        | 
|    outA/out_reg[31]/CK       DFF_X1        Rise  0.1460 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0200 0.1660 | 
| data required time                       |  0.1660        | 
|                                          |                | 
| data arrival time                        |  0.6480        | 
| data required time                       | -0.1660        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4830        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[2]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_746/A1         AOI22_X1      Fall  0.2690  0.0250 0.0340                      1.50384                                                   | 
|    mult/i_0/i_746/ZN         AOI22_X1      Rise  0.3010  0.0320 0.0180             0.496273 1.41309  1.90937           1       100                    | 
|    mult/i_0/i_2298/A1        NOR2_X1       Rise  0.3010  0.0000 0.0180                      1.71447                                                   | 
|    mult/i_0/i_2298/ZN        NOR2_X1       Fall  0.3160  0.0150 0.0080             0.570294 3.62806  4.19835           2       100                    | 
|    mult/i_0/i_2296/B1        AOI21_X1      Fall  0.3160  0.0000 0.0080                      1.44682                                                   | 
|    mult/i_0/i_2296/ZN        AOI21_X1      Rise  0.3580  0.0420 0.0270             1.05433  3.91753  4.97186           2       100                    | 
|    mult/i_0/i_2512/B         XNOR2_X1      Rise  0.3580  0.0000 0.0270                      2.57361                                                   | 
|    mult/i_0/i_2512/ZN        XNOR2_X1      Rise  0.4090  0.0510 0.0200             0.978881 3.88386  4.86274           2       100                    | 
|    mult/i_0/i_3989/B         XOR2_X1       Rise  0.4090  0.0000 0.0200                      2.36355                                                   | 
|    mult/i_0/i_3989/Z         XOR2_X1       Fall  0.4330  0.0240 0.0120             0.497499 3.88847  4.38597           2       100                    | 
|    mult/i_0/i_4015/B         XNOR2_X1      Fall  0.4330  0.0000 0.0120                      2.36817                                                   | 
|    mult/i_0/i_4015/ZN        XNOR2_X1      Rise  0.4830  0.0500 0.0200             1.12653  3.77347  4.90001           2       100                    | 
|    mult/i_0/i_779/B          XOR2_X1       Rise  0.4830  0.0000 0.0200                      2.36355                                                   | 
|    mult/i_0/i_779/Z          XOR2_X1       Fall  0.5090  0.0260 0.0140             1.54347  3.88386  5.42733           2       100                    | 
|    mult/i_0/i_787/B2         AOI22_X1      Fall  0.5090  0.0000 0.0140                      1.52031                                                   | 
|    mult/i_0/i_787/ZN         AOI22_X1      Rise  0.5590  0.0500 0.0250             1.07374  3.92649  5.00023           2       100                    | 
|    mult/i_0/i_810/B2         OAI21_X1      Rise  0.5590  0.0000 0.0250                      1.57189                                                   | 
|    mult/i_0/i_810/ZN         OAI21_X1      Fall  0.5930  0.0340 0.0130             3.50609  3.57268  7.07877           2       100                    | 
|    mult/i_0/i_840/A          XNOR2_X1      Fall  0.5900 -0.0030 0.0130    -0.0030           2.12585                                                   | 
|    mult/i_0/i_840/ZN         XNOR2_X1      Rise  0.6170  0.0270 0.0120             0.439388 0.894119 1.33351           1       100                    | 
|    mult/i_0/result[34]                     Rise  0.6170  0.0000                                                                                       | 
|    mult/result[34]                         Rise  0.6170  0.0000                                                                                       | 
|    outB/inp[2]                             Rise  0.6170  0.0000                                                                                       | 
|    outB/i_0_4/A2             AND2_X1       Rise  0.6170  0.0000 0.0120                      0.97463                                                   | 
|    outB/i_0_4/ZN             AND2_X1       Rise  0.6480  0.0310 0.0080             0.323563 1.06234  1.38591           1       100                    | 
|    outB/out_reg[2]/D         DFF_X1        Rise  0.6480  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[2]/CK        DFF_X1        Rise  0.1460 0.0030 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0190 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.6480        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4840        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[5]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450 0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450 0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770 0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770 0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180 0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180 0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070 0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070 0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440 0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440 0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440 0.0000                                                                                       | 
|    mult/i_0/i_2070/A2        NAND2_X1      Fall  0.2700 0.0260 0.0340                      1.50228                                                   | 
|    mult/i_0/i_2070/ZN        NAND2_X1      Rise  0.3110 0.0410 0.0220             1.13297  5.09808  6.23105           3       100                    | 
|    mult/i_0/i_2333/A         XNOR2_X1      Rise  0.3110 0.0000 0.0220                      2.23275                                                   | 
|    mult/i_0/i_2333/ZN        XNOR2_X1      Fall  0.3360 0.0250 0.0130             0.867337 3.77347  4.64081           2       100                    | 
|    mult/i_0/i_2573/B         XOR2_X1       Fall  0.3360 0.0000 0.0130                      2.41145                                                   | 
|    mult/i_0/i_2573/Z         XOR2_X1       Rise  0.3820 0.0460 0.0300             1.09743  3.09983  4.19726           2       100                    | 
|    mult/i_0/i_2571/B2        OAI22_X1      Rise  0.3820 0.0000 0.0300                      1.61561                                                   | 
|    mult/i_0/i_2571/ZN        OAI22_X1      Fall  0.4100 0.0280 0.0100             0.69325  3.91291  4.60616           2       100                    | 
|    mult/i_0/i_2569/B         XOR2_X1       Fall  0.4100 0.0000 0.0100                      2.41145                                                   | 
|    mult/i_0/i_2569/Z         XOR2_X1       Rise  0.4550 0.0450 0.0310             0.574335 3.73421  4.30854           2       100                    | 
|    mult/i_0/i_845/A          XOR2_X1       Rise  0.4550 0.0000 0.0310                      2.23214                                                   | 
|    mult/i_0/i_845/Z          XOR2_X1       Fall  0.4810 0.0260 0.0140             0.317895 3.79693  4.11483           2       100                    | 
|    mult/i_0/i_846/B          XOR2_X1       Fall  0.4810 0.0000 0.0140                      2.41145                                                   | 
|    mult/i_0/i_846/Z          XOR2_X1       Rise  0.5270 0.0460 0.0310             0.499761 3.77347  4.27323           2       100                    | 
|    mult/i_0/i_864/B2         AOI21_X1      Rise  0.5270 0.0000 0.0310                      1.67685                                                   | 
|    mult/i_0/i_864/ZN         AOI21_X1      Fall  0.5520 0.0250 0.0080             0.951007 3.06612  4.01713           2       100                    | 
|    mult/i_0/i_866/A2         NAND2_X1      Fall  0.5520 0.0000 0.0080                      1.50228                                                   | 
|    mult/i_0/i_866/ZN         NAND2_X1      Rise  0.5720 0.0200 0.0120             0.38224  3.02085  3.40309           2       100                    | 
|    mult/i_0/i_916/A          OAI21_X1      Rise  0.5720 0.0000 0.0120                      1.67072                                                   | 
|    mult/i_0/i_916/ZN         OAI21_X1      Fall  0.5920 0.0200 0.0100             1.18917  3.62969  4.81886           2       100                    | 
|    mult/i_0/i_3161/A         XNOR2_X1      Fall  0.5920 0.0000 0.0100                      2.12585                                                   | 
|    mult/i_0/i_3161/ZN        XNOR2_X1      Rise  0.6180 0.0260 0.0120             0.545711 0.894119 1.43983           1       100                    | 
|    mult/i_0/result[37]                     Rise  0.6180 0.0000                                                                                       | 
|    mult/result[37]                         Rise  0.6180 0.0000                                                                                       | 
|    outB/inp[5]                             Rise  0.6180 0.0000                                                                                       | 
|    outB/i_0_7/A2             AND2_X1       Rise  0.6180 0.0000 0.0120                      0.97463                                                   | 
|    outB/i_0_7/ZN             AND2_X1       Rise  0.6490 0.0310 0.0080             0.330733 1.06234  1.39307           1       100                    | 
|    outB/out_reg[5]/D         DFF_X1        Rise  0.6490 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[5]/CK        DFF_X1        Rise  0.1460 0.0030 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0190 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.6490        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4850        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[3]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.0000             5.9127   1.24879  7.16149           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000  0.0000                                                                                       | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0450  0.0450 0.0230             9.58172  16.0064  25.5881           4       100      F    K        | 
|    outB/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_0                     Rise  0.0450  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0450  0.0000 0.0230    -0.0010           4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0770  0.0320 0.0090             3.96136  3.74636  7.70773           3       100      FA   K        | 
|    regA/CTS_L3_c_tid1_98/A   CLKBUF_X3     Rise  0.0770  0.0000 0.0090                      1.42116                                     F             | 
|    regA/CTS_L3_c_tid1_98/Z   CLKBUF_X3     Rise  0.1180  0.0410 0.0170             10.0589  6.85152  16.9104           8       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[10]/CK       DFF_X1        Rise  0.1180  0.0000 0.0170                      0.949653                                    F             | 
|    regA/out_reg[10]/Q        DFF_X1        Fall  0.2070  0.0890 0.0080             0.43453  3.0037   3.43823           1       100      F             | 
|    regA/drc_ipo_c73/A        BUF_X4        Fall  0.2070  0.0000 0.0080                      3.0037                                                    | 
|    regA/drc_ipo_c73/Z        BUF_X4        Fall  0.2440  0.0370 0.0220             30.7636  51.3562  82.1198           34      100                    | 
|    regA/out[10]                            Fall  0.2440  0.0000                                                                                       | 
|    mult/inputA[10]                         Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/inputA[10]                     Fall  0.2440  0.0000                                                                                       | 
|    mult/i_0/i_2234/A2        NAND2_X1      Fall  0.2690  0.0250 0.0340                      1.50228                                                   | 
|    mult/i_0/i_2234/ZN        NAND2_X1      Rise  0.3090  0.0400 0.0220             0.729547 5.14777  5.87732           3       100                    | 
|    mult/i_0/i_2232/A         XNOR2_X1      Rise  0.3090  0.0000 0.0220                      2.23275                                                   | 
|    mult/i_0/i_2232/ZN        XNOR2_X1      Fall  0.3320  0.0230 0.0120             0.580499 3.58961  4.17011           2       100                    | 
|    mult/i_0/i_2581/A         XOR2_X1       Fall  0.3320  0.0000 0.0120                      2.18123                                                   | 
|    mult/i_0/i_2581/Z         XOR2_X1       Rise  0.3750  0.0430 0.0320             0.715754 3.92187  4.63763           2       100                    | 
|    mult/i_0/i_2580/B2        OAI21_X1      Rise  0.3750  0.0000 0.0320                      1.57189                                                   | 
|    mult/i_0/i_2580/ZN        OAI21_X1      Fall  0.4040  0.0290 0.0090             0.418659 3.77809  4.19675           2       100                    | 
|    mult/i_0/i_2665/B         XNOR2_X1      Fall  0.4040  0.0000 0.0090                      2.36817                                                   | 
|    mult/i_0/i_2665/ZN        XNOR2_X1      Rise  0.4560  0.0520 0.0210             1.93491  3.77347  5.70839           2       100                    | 
|    mult/i_0/i_797/B          XOR2_X1       Rise  0.4530 -0.0030 0.0210    -0.0030           2.36355                                                   | 
|    mult/i_0/i_797/Z          XOR2_X1       Fall  0.4760  0.0230 0.0120             0.281849 3.80155  4.0834            2       100                    | 
|    mult/i_0/i_798/B          XNOR2_X1      Fall  0.4760  0.0000 0.0120                      2.36817                                                   | 
|    mult/i_0/i_798/ZN         XNOR2_X1      Rise  0.5250  0.0490 0.0190             1.09448  3.67632  4.7708            2       100                    | 
|    mult/i_0/i_835/B2         OAI22_X1      Rise  0.5250  0.0000 0.0190                      1.61561                                                   | 
|    mult/i_0/i_835/ZN         OAI22_X1      Fall  0.5510  0.0260 0.0110             2.14362  3.06612  5.20974           2       100                    | 
|    mult/i_0/i_836/A2         NAND2_X1      Fall  0.5500 -0.0010 0.0110    -0.0010           1.50228                                                   | 
|    mult/i_0/i_836/ZN         NAND2_X1      Rise  0.5740  0.0240 0.0140             1.28956  2.95929  4.24885           2       100                    | 
|    mult/i_0/i_841/B2         AOI21_X1      Rise  0.5740  0.0000 0.0140                      1.67685                                                   | 
|    mult/i_0/i_841/ZN         AOI21_X1      Fall  0.5950  0.0210 0.0120             0.58021  3.58393  4.16414           2       100                    | 
|    mult/i_0/i_2898/A         XNOR2_X1      Fall  0.5950  0.0000 0.0120                      2.12585                                                   | 
|    mult/i_0/i_2898/ZN        XNOR2_X1      Rise  0.6210  0.0260 0.0120             0.436069 0.894119 1.33019           1       100                    | 
|    mult/i_0/result[35]                     Rise  0.6210  0.0000                                                                                       | 
|    mult/result[35]                         Rise  0.6210  0.0000                                                                                       | 
|    outB/inp[3]                             Rise  0.6210  0.0000                                                                                       | 
|    outB/i_0_5/A2             AND2_X1       Rise  0.6210  0.0000 0.0120                      0.97463                                                   | 
|    outB/i_0_5/ZN             AND2_X1       Rise  0.6520  0.0310 0.0080             0.326872 1.06234  1.38921           1       100                    | 
|    outB/out_reg[3]/D         DFF_X1        Rise  0.6520  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 5.9127   1.42116  7.33387           1       100      c    K        | 
|    outB/clk_CTS_1_PP_1                     Rise  0.0000 0.0000                                                                           | 
|    outB/CTS_L1_c_tid1_42/A   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    outB/CTS_L1_c_tid1_42/Z   CLKBUF_X3     Rise  0.0460 0.0460 0.0250 9.58172  17.7558  27.3375           4       100      F    K        | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.0470 0.0010 0.0250          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.0750 0.0280 0.0060 1.67932  1.42116  3.10048           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.0750 0.0000 0.0060          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.1430 0.0680 0.0460 23.3764  30.3889  53.7653           32      100      F    K        | 
|    outB/out_reg[3]/CK        DFF_X1        Rise  0.1460 0.0030 0.0460          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1460 0.1460 | 
| library hold check                       |  0.0190 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.6520        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.4880        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 514M, CVMEM - 1895M, PVMEM - 2638M)
