{
    "Function": "amdgpu_si_smc_clock",
    "astEdges": [
        [
            0,
            3
        ],
        [
            0,
            2
        ],
        [
            0,
            1
        ],
        [
            0,
            21
        ],
        [
            9,
            14
        ],
        [
            9,
            10
        ],
        [
            9,
            11
        ],
        [
            11,
            12
        ],
        [
            11,
            13
        ],
        [
            5,
            7
        ],
        [
            5,
            6
        ],
        [
            15,
            16
        ],
        [
            15,
            17
        ],
        [
            3,
            18
        ],
        [
            3,
            4
        ],
        [
            3,
            5
        ],
        [
            3,
            9
        ],
        [
            14,
            15
        ],
        [
            18,
            19
        ],
        [
            18,
            20
        ],
        [
            7,
            8
        ]
    ],
    "candidateNodeList": [
        6,
        8,
        10,
        12,
        13,
        16,
        17,
        19,
        20
    ],
    "cfgEdges": [
        [
            0,
            7
        ],
        [
            11,
            18
        ],
        [
            5,
            11
        ],
        [
            5,
            15
        ],
        [
            15,
            18
        ],
        [
            18,
            21
        ],
        [
            7,
            5
        ]
    ],
    "ddgEdges": [
        [
            0,
            18
        ],
        [
            0,
            15
        ],
        [
            0,
            11
        ],
        [
            0,
            7
        ],
        [
            0,
            5
        ],
        [
            11,
            18
        ],
        [
            11,
            21
        ],
        [
            5,
            11
        ],
        [
            5,
            21
        ],
        [
            5,
            15
        ],
        [
            15,
            18
        ],
        [
            15,
            21
        ],
        [
            18,
            21
        ],
        [
            18,
            21
        ],
        [
            18,
            21
        ],
        [
            7,
            18
        ],
        [
            7,
            5
        ]
    ],
    "ncsEdges": [
        [
            1,
            2
        ],
        [
            2,
            4
        ],
        [
            4,
            6
        ],
        [
            6,
            8
        ],
        [
            8,
            10
        ],
        [
            10,
            12
        ],
        [
            12,
            13
        ],
        [
            13,
            16
        ],
        [
            16,
            17
        ],
        [
            17,
            19
        ],
        [
            19,
            20
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "PARAM",
        "3": "BLOCK",
        "4": "LOCAL",
        "5": "<operator>.assignment",
        "6": "tmp",
        "7": "RREG32_SMC",
        "8": "SMC_SYSCON_CLOCK_CNTL_0",
        "9": "CONTROL_STRUCTURE",
        "10": "enable",
        "11": "<operators>.assignmentAnd",
        "12": "tmp",
        "13": "~CK_DISABLE",
        "14": "CONTROL_STRUCTURE",
        "15": "<operators>.assignmentOr",
        "16": "tmp",
        "17": "CK_DISABLE",
        "18": "WREG32_SMC",
        "19": "SMC_SYSCON_CLOCK_CNTL_0",
        "20": "tmp",
        "21": "METHOD_RETURN"
    }
}