# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../SPI_again.srcs/sources_1/bd/design_1/ipshared/8b3d" \
"AsDocumented_time_synth.v" \
"../../../../../../Code/NTNU/Datamaskinprosjekt/SPI/testbenches/SPI/SPISlave/SPISlaveAsDocumentedTest.v" \

# Do not sort compile order
nosort
