  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.h' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul_tb.cpp' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=csr_vmul' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(5)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [HLS 211-200] Compiling source code /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul_tb.cpp as test bench code with instrumentation
INFO: [HLS 211-200] Linking executable
INFO: [HLS 211-200] Computing HLS IR Information
INFO: [HLS 211-200] Determining source code dependencies
INFO: [SIM 211-200] Running executable
dense->values[10014] = 87.000000dense->values[20642] = 88.000000dense->values[24747] = 16.000000dense->values[62773] = 23.000000dense->values[4240] = 48.000000dense->values[15885] = 51.000000dense->values[15181] = 40.000000dense->values[41817] = 72.000000dense->values[24750] = 68.000000dense->values[8153] = 39.000000dense->values[26881] = 5.000000dense->values[16465] = 19.000000dense->values[50609] = 6.000000dense->values[62886] = 23.000000dense->values[47286] = 4.000000dense->values[44276] = 9.000000dense->values[1839] = 86.000000dense->values[35795] = 40.000000dense->values[36915] = 62.000000dense->values[9298] = 28.000000dense->values[48315] = 29.000000dense->values[29180] = 66.000000dense->values[51649] = 67.000000dense->values[52150] = 53.000000dense->values[878] = 83.000000dense->values[51994] = 4.000000dense->values[40993] = 71.000000dense->values[49836] = 6.000000dense->values[15932] = 57.000000dense->values[26977] = 68.000000dense->values[27933] = 55.000000dense->values[29326] = 7.000000dense->values[51287] = 64.000000dense->values[53027] = 42.000000dense->values[31782] = 16.000000dense->values[57329] = 82.000000dense->values[14225] = 43.000000dense->values[48979] = 92.000000dense->values[6546] = 48.000000dense->values[43003] = 85.000000dense->values[34664] = 42.000000dense->values[8922] = 77.000000dense->values[47778] = 60.000000dense->values[4721] = 99.000000dense->values[8685] = 69.000000dense->values[40396] = 22.000000dense->values[13316] = 71.000000dense->values[60355] = 55.000000dense->values[20444] = 13.000000dense->values[61571] = 8.000000dense->values[61706] = 20.000000dense->values[4141] = 30.000000dense->values[48615] = 4.000000dense->values[49657] = 9.000000dense->values[59674] = 98.000000dense->values[14008] = 58.000000dense->values[30188] = 90.000000dense->values[17623] = 21.000000dense->values[26407] = 6.000000dense->values[7191] = 53.000000dense->values[52232] = 84.000000dense->values[58392] = 5.000000dense->values[54997] = 24.000000dense->values[27287] = 57.000000dense->values[28544] = 96.000000dense->values[25014] = 12.000000dense->values[8235] = 36.000000dense->values[57968] = 63.000000dense->values[26839] = 86.000000dense->values[51956] = 57.000000dense->values[44992] = 14.000000dense->values[40869] = 46.000000dense->values[48251] = 88.000000dense->values[49382] = 47.000000dense->values[48725] = 79.000000dense->values[54967] = 1.000000dense->values[42711] = 37.000000dense->values[25273] = 13.000000dense->values[62753] = 32.000000dense->values[45291] = 60.000000dense->values[33179] = 5.000000dense->values[23354] = 38.000000dense->values[20215] = 41.000000dense->values[5815] = 19.000000dense->values[30069] = 33.000000dense->values[21579] = 80.000000dense->values[59889] = 71.000000dense->values[43603] = 48.000000dense->values[56137] = 34.000000dense->values[58617] = 85.000000dense->values[57466] = 4.000000dense->values[40406] = 27.000000dense->values[65316] = 62.000000dense->values[56634] = 85.000000dense->values[41135] = 51.000000dense->values[47363] = 58.000000dense->values[35308] = 20.000000dense->values[12439] = 23.000000dense->values[37234] = 80.000000dense->values[4950] = 29.000000dense->values[32823] = 80.000000dense->values[35284] = 98.000000Test success :)
INFO: [SIM 211-200] Analyzing trace data
INFO: [SIM 211-208] Running Code Analyzer
WARNING: [SIM 211-200] /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:41:3: the dynamic loop had a trip count of min=3 max=256 during C simulation. (#pragma HLS loop_tripcount min=3 max=256)
WARNING: [SIM 211-200] /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:45:5: the dynamic loop had a trip count of min=0 max=3 during C simulation. (#pragma HLS loop_tripcount min=0 max=3)
INFO: [SIM 211-210] Code Analyzer finished
INFO: [HLS 200-112] Total CPU user time: 3.03 seconds. Total CPU system time: 0.37 seconds. Total elapsed time: 3.36 seconds; peak allocated memory: 659.613 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 6s
