ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_biquad_cascade_df2T_f32.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c"
  20              		.section	.text.arm_biquad_cascade_df2T_f32,"ax",%progbits
  21              		.align	1
  22              		.global	arm_biquad_cascade_df2T_f32
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_biquad_cascade_df2T_f32:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * Title:        arm_biquad_cascade_df2T_f32.c
   4:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * Description:  Processing function for floating-point transposed direct form II Biquad cascade fi
   5:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  *
   6:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * $Date:        27. January 2017
   7:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  *
   9:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** /*
  12:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  *
  14:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  *
  16:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * You may obtain a copy of the License at
  19:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  *
  20:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  *
  22:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  * limitations under the License.
  27:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****  */
  28:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
  29:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 2


  30:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
  31:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** /**
  32:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * @ingroup groupFilters
  33:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** */
  34:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
  35:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** /**
  36:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * @defgroup BiquadCascadeDF2T Biquad Cascade IIR Filters Using a Direct Form II Transposed Structur
  37:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *
  38:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * This set of functions implements arbitrary order recursive (IIR) filters using a transposed direc
  39:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * The filters are implemented as a cascade of second order Biquad sections.
  40:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * These functions provide a slight memory savings as compared to the direct form I Biquad filter fu
  41:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * Only floating-point data is supported.
  42:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *
  43:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * This function operate on blocks of input and output data and each call to the function
  44:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * processes <code>blockSize</code> samples through the filter.
  45:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * <code>pSrc</code> points to the array of input data and
  46:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * <code>pDst</code> points to the array of output data.
  47:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * Both arrays contain <code>blockSize</code> values.
  48:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *
  49:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * \par Algorithm
  50:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * Each Biquad stage implements a second order filter using the difference equation:
  51:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * <pre>
  52:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *    y[n] = b0 * x[n] + d1
  53:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *    d1 = b1 * x[n] + a1 * y[n] + d2
  54:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *    d2 = b2 * x[n] + a2 * y[n]
  55:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * </pre>
  56:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * where d1 and d2 represent the two state values.
  57:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *
  58:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * \par
  59:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * A Biquad filter using a transposed Direct Form II structure is shown below.
  60:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * \image html BiquadDF2Transposed.gif "Single transposed Direct Form II Biquad"
  61:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * Coefficients <code>b0, b1, and b2 </code> multiply the input signal <code>x[n]</code> and are ref
  62:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * Coefficients <code>a1</code> and <code>a2</code> multiply the output signal <code>y[n]</code> and
  63:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * Pay careful attention to the sign of the feedback coefficients.
  64:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * Some design tools flip the sign of the feedback coefficients:
  65:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * <pre>
  66:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *    y[n] = b0 * x[n] + d1;
  67:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *    d1 = b1 * x[n] - a1 * y[n] + d2;
  68:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *    d2 = b2 * x[n] - a2 * y[n];
  69:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * </pre>
  70:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * In this case the feedback coefficients <code>a1</code> and <code>a2</code> must be negated when u
  71:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *
  72:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * \par
  73:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * Higher order filters are realized as a cascade of second order sections.
  74:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * <code>numStages</code> refers to the number of second order stages used.
  75:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * For example, an 8th order filter would be realized with <code>numStages=4</code> second order sta
  76:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * A 9th order filter would be realized with <code>numStages=5</code> second order stages with the
  77:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * coefficients for one of the stages configured as a first order filter (<code>b2=0</code> and <cod
  78:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *
  79:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * \par
  80:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * <code>pState</code> points to the state variable array.
  81:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * Each Biquad stage has 2 state variables <code>d1</code> and <code>d2</code>.
  82:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * The state variables are arranged in the <code>pState</code> array as:
  83:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * <pre>
  84:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *     {d11, d12, d21, d22, ...}
  85:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * </pre>
  86:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * where <code>d1x</code> refers to the state variables for the first Biquad and
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 3


  87:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * <code>d2x</code> refers to the state variables for the second Biquad.
  88:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * The state array has a total length of <code>2*numStages</code> values.
  89:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * The state variables are updated after each block of data is processed; the coefficients are untou
  90:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *
  91:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * \par
  92:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * The CMSIS library contains Biquad filters in both Direct Form I and transposed Direct Form II.
  93:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * The advantage of the Direct Form I structure is that it is numerically more robust for fixed-poin
  94:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * That is why the Direct Form I structure supports Q15 and Q31 data types.
  95:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * The transposed Direct Form II structure, on the other hand, requires a wide dynamic range for the
  96:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * Because of this, the CMSIS library only has a floating-point version of the Direct Form II Biquad
  97:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * The advantage of the Direct Form II Biquad is that it requires half the number of state variables
  98:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *
  99:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * \par Instance Structure
 100:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * The coefficients and state variables for a filter are stored together in an instance data structu
 101:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * A separate instance structure must be defined for each filter.
 102:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * Coefficient arrays may be shared among several instances while state variable arrays cannot be sh
 103:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *
 104:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * \par Init Functions
 105:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * There is also an associated initialization function.
 106:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * The initialization function performs following operations:
 107:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * - Sets the values of the internal structure fields.
 108:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * - Zeros out the values in the state buffer.
 109:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * To do this manually without calling the init function, assign the follow subfields of the instanc
 110:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * numStages, pCoeffs, pState. Also set all of the values in pState to zero.
 111:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *
 112:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * \par
 113:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * Use of the initialization function is optional.
 114:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * However, if the initialization function is used, then the instance structure cannot be placed int
 115:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * To place an instance structure into a const data section, the instance structure must be manually
 116:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * Set the values in the state buffer to zeros before static initialization.
 117:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * For example, to statically initialize the instance structure use
 118:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * <pre>
 119:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *     arm_biquad_cascade_df2T_instance_f32 S1 = {numStages, pState, pCoeffs};
 120:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * </pre>
 121:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * where <code>numStages</code> is the number of Biquad stages in the filter; <code>pState</code> is
 122:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * <code>pCoeffs</code> is the address of the coefficient buffer;
 123:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** *
 124:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** */
 125:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 126:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** /**
 127:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * @addtogroup BiquadCascadeDF2T
 128:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * @{
 129:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** */
 130:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 131:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** /**
 132:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter
 133:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * @param[in]  *S        points to an instance of the filter data structure.
 134:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * @param[in]  *pSrc     points to the block of input data.
 135:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * @param[out] *pDst     points to the block of output data
 136:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * @param[in]  blockSize number of samples to process.
 137:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** * @return none.
 138:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** */
 139:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 140:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 141:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** LOW_OPTIMIZATION_ENTER
 142:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** void arm_biquad_cascade_df2T_f32(
 143:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** const arm_biquad_cascade_df2T_instance_f32 * S,
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 4


 144:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** float32_t * pSrc,
 145:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** float32_t * pDst,
 146:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** uint32_t blockSize)
 147:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** {
  30              		.loc 1 147 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 147 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 1646     		mov	r6, r2
 148:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 149:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    float32_t *pIn = pSrc;                         /*  source pointer            */
  48              		.loc 1 149 4 is_stmt 1 view .LVU2
  49              	.LVL1:
 150:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    float32_t *pOut = pDst;                        /*  destination pointer       */
  50              		.loc 1 150 4 view .LVU3
 151:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    float32_t *pState = S->pState;                 /*  State pointer             */
  51              		.loc 1 151 4 view .LVU4
 152:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    float32_t *pCoeffs = S->pCoeffs;               /*  coefficient pointer       */
  52              		.loc 1 152 4 view .LVU5
 153:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    float32_t acc1;                                /*  accumulator               */
  53              		.loc 1 153 4 view .LVU6
 154:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    float32_t b0, b1, b2, a1, a2;                  /*  Filter coefficients       */
  54              		.loc 1 154 4 view .LVU7
 155:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    float32_t Xn1;                                 /*  temporary input           */
  55              		.loc 1 155 4 view .LVU8
 156:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    float32_t d1, d2;                              /*  state variables           */
  56              		.loc 1 156 4 view .LVU9
 157:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    uint32_t sample, stage = S->numStages;         /*  loop counters             */
  57              		.loc 1 157 4 view .LVU10
  58              		.loc 1 157 21 is_stmt 0 view .LVU11
  59 0006 0478     		ldrb	r4, [r0]	@ zero_extendqisi2
  60              	.LVL2:
 158:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 159:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** #if defined(ARM_MATH_CM7)
 160:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 161:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    float32_t Xn2, Xn3, Xn4, Xn5, Xn6, Xn7, Xn8;   /*  Input State variables     */
 162:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    float32_t Xn9, Xn10, Xn11, Xn12, Xn13, Xn14, Xn15, Xn16;
 163:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    float32_t acc2, acc3, acc4, acc5, acc6, acc7;  /*  Simulates the accumulator */
 164:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    float32_t acc8, acc9, acc10, acc11, acc12, acc13, acc14, acc15, acc16;
 165:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 166:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    do
 167:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    {
 168:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /* Reading the coefficients */
 169:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       b0 = pCoeffs[0];
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 5


 170:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       b1 = pCoeffs[1];
 171:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       b2 = pCoeffs[2];
 172:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       a1 = pCoeffs[3];
 173:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /* Apply loop unrolling and compute 16 output values simultaneously. */
 174:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       sample = blockSize >> 4U;
 175:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       a2 = pCoeffs[4];
 176:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 177:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /*Reading the state values */
 178:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       d1 = pState[0];
 179:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       d2 = pState[1];
 180:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 181:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       pCoeffs += 5U;
 182:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 183:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 184:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /* First part of the processing with loop unrolling.  Compute 16 outputs at a time.
 185:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****        ** a second loop below computes the remaining 1 to 15 samples. */
 186:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       while (sample > 0U) {
 187:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 188:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* y[n] = b0 * x[n] + d1 */
 189:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* d1 = b1 * x[n] + a1 * y[n] + d2 */
 190:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* d2 = b2 * x[n] + a2 * y[n] */
 191:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 192:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Read the first 2 inputs. 2 cycles */
 193:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn1  = pIn[0 ];
 194:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn2  = pIn[1 ];
 195:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 196:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Sample 1. 5 cycles */
 197:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn3  = pIn[2 ];
 198:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc1 = b0 * Xn1 + d1;
 199:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 200:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn4  = pIn[3 ];
 201:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn1 + d2;
 202:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 203:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn5  = pIn[4 ];
 204:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn1;
 205:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 206:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn6  = pIn[5 ];
 207:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc1;
 208:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 209:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn7  = pIn[6 ];
 210:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc1;
 211:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 212:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Sample 2. 5 cycles */
 213:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn8  = pIn[7 ];
 214:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc2 = b0 * Xn2 + d1;
 215:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 216:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn9  = pIn[8 ];
 217:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn2 + d2;
 218:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 219:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn10 = pIn[9 ];
 220:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn2;
 221:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 222:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn11 = pIn[10];
 223:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc2;
 224:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 225:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn12 = pIn[11];
 226:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc2;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 6


 227:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 228:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Sample 3. 5 cycles */
 229:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn13 = pIn[12];
 230:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc3 = b0 * Xn3 + d1;
 231:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 232:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn14 = pIn[13];
 233:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn3 + d2;
 234:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 235:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn15 = pIn[14];
 236:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn3;
 237:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 238:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn16 = pIn[15];
 239:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc3;
 240:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 241:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pIn += 16;
 242:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc3;
 243:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 244:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Sample 4. 5 cycles */
 245:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc4 = b0 * Xn4 + d1;
 246:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn4 + d2;
 247:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn4;
 248:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc4;
 249:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc4;
 250:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 251:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Sample 5. 5 cycles */
 252:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc5 = b0 * Xn5 + d1;
 253:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn5 + d2;
 254:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn5;
 255:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc5;
 256:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc5;
 257:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 258:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Sample 6. 5 cycles */
 259:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc6 = b0 * Xn6 + d1;
 260:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn6 + d2;
 261:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn6;
 262:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc6;
 263:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc6;
 264:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 265:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Sample 7. 5 cycles */
 266:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc7 = b0 * Xn7 + d1;
 267:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn7 + d2;
 268:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn7;
 269:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc7;
 270:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc7;
 271:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 272:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Sample 8. 5 cycles */
 273:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc8 = b0 * Xn8 + d1;
 274:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn8 + d2;
 275:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn8;
 276:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc8;
 277:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc8;
 278:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 279:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Sample 9. 5 cycles */
 280:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc9 = b0 * Xn9 + d1;
 281:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn9 + d2;
 282:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn9;
 283:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc9;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 7


 284:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc9;
 285:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 286:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Sample 10. 5 cycles */
 287:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc10 = b0 * Xn10 + d1;
 288:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn10 + d2;
 289:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn10;
 290:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc10;
 291:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc10;
 292:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 293:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Sample 11. 5 cycles */
 294:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc11 = b0 * Xn11 + d1;
 295:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn11 + d2;
 296:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn11;
 297:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc11;
 298:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc11;
 299:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 300:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Sample 12. 5 cycles */
 301:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc12 = b0 * Xn12 + d1;
 302:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn12 + d2;
 303:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn12;
 304:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc12;
 305:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc12;
 306:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 307:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Sample 13. 5 cycles */
 308:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc13 = b0 * Xn13 + d1;
 309:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn13 + d2;
 310:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn13;
 311:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 312:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[0 ] = acc1 ;
 313:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc13;
 314:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 315:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[1 ] = acc2 ;
 316:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc13;
 317:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 318:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Sample 14. 5 cycles */
 319:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[2 ] = acc3 ;
 320:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc14 = b0 * Xn14 + d1;
 321:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 322:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[3 ] = acc4 ;
 323:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn14 + d2;
 324:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 325:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[4 ] = acc5 ;
 326:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn14;
 327:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 328:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[5 ] = acc6 ;
 329:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc14;
 330:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 331:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[6 ] = acc7 ;
 332:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc14;
 333:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 334:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Sample 15. 5 cycles */
 335:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[7 ] = acc8 ;
 336:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[8 ] = acc9 ;
 337:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc15 = b0 * Xn15 + d1;
 338:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 339:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[9 ] = acc10;
 340:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn15 + d2;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 8


 341:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 342:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[10] = acc11;
 343:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn15;
 344:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 345:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[11] = acc12;
 346:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc15;
 347:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 348:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[12] = acc13;
 349:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc15;
 350:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 351:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Sample 16. 5 cycles */
 352:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[13] = acc14;
 353:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc16 = b0 * Xn16 + d1;
 354:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 355:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[14] = acc15;
 356:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn16 + d2;
 357:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 358:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[15] = acc16;
 359:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn16;
 360:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 361:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          sample--;
 362:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc16;
 363:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 364:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut += 16;
 365:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc16;
 366:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       }
 367:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 368:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       sample = blockSize & 0xFu;
 369:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       while (sample > 0U) {
 370:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn1 = *pIn;
 371:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc1 = b0 * Xn1 + d1;
 372:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 373:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pIn++;
 374:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = b1 * Xn1 + d2;
 375:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 376:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          *pOut = acc1;
 377:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = b2 * Xn1;
 378:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 379:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut++;
 380:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 += a1 * acc1;
 381:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 382:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          sample--;
 383:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 += a2 * acc1;
 384:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       }
 385:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 386:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /* Store the updated state variables back into the state array */
 387:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       pState[0] = d1;
 388:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /* The current stage input is given as the output to the next stage */
 389:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       pIn = pDst;
 390:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 391:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       pState[1] = d2;
 392:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /* decrement the loop counter */
 393:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       stage--;
 394:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 395:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       pState += 2U;
 396:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 397:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /*Reset the output working pointer */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 9


 398:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       pOut = pDst;
 399:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 400:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    } while (stage > 0U);
 401:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 402:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** #elif defined(ARM_MATH_CM0_FAMILY)
 403:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 404:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    /* Run the below code for Cortex-M0 */
 405:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 406:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    do
 407:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    {
 408:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /* Reading the coefficients */
 409:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       b0 = *pCoeffs++;
 410:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       b1 = *pCoeffs++;
 411:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       b2 = *pCoeffs++;
 412:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       a1 = *pCoeffs++;
 413:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       a2 = *pCoeffs++;
 414:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 415:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /*Reading the state values */
 416:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       d1 = pState[0];
 417:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       d2 = pState[1];
 418:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 419:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 420:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       sample = blockSize;
 421:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 422:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       while (sample > 0U)
 423:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       {
 424:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Read the input */
 425:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn1 = *pIn++;
 426:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 427:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* y[n] = b0 * x[n] + d1 */
 428:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc1 = (b0 * Xn1) + d1;
 429:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 430:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Store the result in the accumulator in the destination buffer. */
 431:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          *pOut++ = acc1;
 432:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 433:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Every time after the output is computed state should be updated. */
 434:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* d1 = b1 * x[n] + a1 * y[n] + d2 */
 435:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = ((b1 * Xn1) + (a1 * acc1)) + d2;
 436:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 437:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* d2 = b2 * x[n] + a2 * y[n] */
 438:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = (b2 * Xn1) + (a2 * acc1);
 439:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 440:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* decrement the loop counter */
 441:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          sample--;
 442:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       }
 443:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 444:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /* Store the updated state variables back into the state array */
 445:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       *pState++ = d1;
 446:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       *pState++ = d2;
 447:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 448:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /* The current stage input is given as the output to the next stage */
 449:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       pIn = pDst;
 450:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 451:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /*Reset the output working pointer */
 452:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       pOut = pDst;
 453:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 454:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /* decrement the loop counter */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 10


 455:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       stage--;
 456:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 457:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    } while (stage > 0U);
 458:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 459:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** #else
 460:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 461:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    float32_t Xn2, Xn3, Xn4;                  	  /*  Input State variables     */
 462:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    float32_t acc2, acc3, acc4;              		  /*  accumulator               */
 463:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 464:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 465:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    float32_t p0, p1, p2, p3, p4, A1;
 466:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 467:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    /* Run the below code for Cortex-M4 and Cortex-M3 */
 468:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    do
 469:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    {
 470:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /* Reading the coefficients */
 471:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       b0 = *pCoeffs++;
 472:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       b1 = *pCoeffs++;
 473:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       b2 = *pCoeffs++;
 474:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       a1 = *pCoeffs++;
 475:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       a2 = *pCoeffs++;
 476:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 477:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 478:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /*Reading the state values */
 479:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       d1 = pState[0];
 480:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       d2 = pState[1];
 481:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 482:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /* Apply loop unrolling and compute 4 output values simultaneously. */
 483:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       sample = blockSize >> 2U;
  61              		.loc 1 483 14 view .LVU12
  62 0008 9F08     		lsrs	r7, r3, #2
  63 000a 8268     		ldr	r2, [r0, #8]
  64              	.LVL3:
  65              		.loc 1 483 14 view .LVU13
  66 000c 02F1140E 		add	lr, r2, #20
  67 0010 4268     		ldr	r2, [r0, #4]
  68 0012 0832     		adds	r2, r2, #8
  69 0014 4FEA071B 		lsl	fp, r7, #4
  70 0018 06EB071A 		add	r10, r6, r7, lsl #4
 484:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 485:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
 486:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       while (sample > 0U) {
 488:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 489:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* y[n] = b0 * x[n] + d1 */
 490:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* d1 = b1 * x[n] + a1 * y[n] + d2 */
 491:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* d2 = b2 * x[n] + a2 * y[n] */
 492:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 493:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          /* Read the four inputs */
 494:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn1 = pIn[0];
 495:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn2 = pIn[1];
 496:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn3 = pIn[2];
 497:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn4 = pIn[3];
 498:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pIn += 4;
 499:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 500:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p0 = b0 * Xn1;
 501:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p1 = b1 * Xn1;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 11


 502:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc1 = p0 + d1;
 503:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p0 = b0 * Xn2;
 504:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p3 = a1 * acc1;
 505:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p2 = b2 * Xn1;
 506:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          A1 = p1 + p3;
 507:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p4 = a2 * acc1;
 508:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = A1 + d2;
 509:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = p2 + p4;
 510:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 511:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p1 = b1 * Xn2;
 512:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc2 = p0 + d1;
 513:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p0 = b0 * Xn3;
 514:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p3 = a1 * acc2;
 515:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p2 = b2 * Xn2;
 516:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          A1 = p1 + p3;
 517:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p4 = a2 * acc2;
 518:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = A1 + d2;
 519:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = p2 + p4;
 520:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 521:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p1 = b1 * Xn3;
 522:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc3 = p0 + d1;
 523:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p0 = b0 * Xn4;
 524:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p3 = a1 * acc3;
 525:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p2 = b2 * Xn3;
 526:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          A1 = p1 + p3;
 527:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p4 = a2 * acc3;
 528:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = A1 + d2;
 529:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = p2 + p4;
 530:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 531:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc4 = p0 + d1;
 532:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p1 = b1 * Xn4;
 533:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p3 = a1 * acc4;
 534:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p2 = b2 * Xn4;
 535:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          A1 = p1 + p3;
 536:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p4 = a2 * acc4;
 537:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = A1 + d2;
 538:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = p2 + p4;
 539:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 540:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[0] = acc1;
 541:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[1] = acc2;
 542:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[2] = acc3;
 543:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[3] = acc4;
 544:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 		 pOut += 4;
 545:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 546:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          sample--;
 547:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       }
 548:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 549:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       sample = blockSize & 0x3U;
  71              		.loc 1 549 14 view .LVU14
  72 001c 03F00308 		and	r8, r3, #3
  73 0020 4FEA8809 		lsl	r9, r8, #2
  74 0024 00E0     		b	.L6
  75              	.LVL4:
  76              	.L8:
 550:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       while (sample > 0U) {
 551:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn1 = *pIn++;
 552:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 12


 553:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p0 = b0 * Xn1;
 554:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p1 = b1 * Xn1;
 555:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc1 = p0 + d1;
 556:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p3 = a1 * acc1;
 557:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p2 = b2 * Xn1;
 558:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          A1 = p1 + p3;
 559:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p4 = a2 * acc1;
 560:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = A1 + d2;
 561:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = p2 + p4;
 562:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 563:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          *pOut++ = acc1;
 564:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 565:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          sample--;
 566:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       }
 567:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 568:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /* Store the updated state variables back into the state array */
 569:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       *pState++ = d1;
 570:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       *pState++ = d2;
 571:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 572:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /* The current stage input is given as the output to the next stage */
 573:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       pIn = pDst;
  77              		.loc 1 573 11 view .LVU15
  78 0026 3146     		mov	r1, r6
  79              	.LVL5:
  80              	.L6:
 461:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    float32_t acc2, acc3, acc4;              		  /*  accumulator               */
  81              		.loc 1 461 4 is_stmt 1 view .LVU16
 462:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
  82              		.loc 1 462 4 view .LVU17
 465:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
  83              		.loc 1 465 4 view .LVU18
 468:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    {
  84              		.loc 1 468 4 view .LVU19
 471:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       b1 = *pCoeffs++;
  85              		.loc 1 471 7 view .LVU20
 471:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       b1 = *pCoeffs++;
  86              		.loc 1 471 10 is_stmt 0 view .LVU21
  87 0028 5EED054A 		vldr.32	s9, [lr, #-20]
  88              	.LVL6:
 472:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       b2 = *pCoeffs++;
  89              		.loc 1 472 7 is_stmt 1 view .LVU22
 472:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       b2 = *pCoeffs++;
  90              		.loc 1 472 10 is_stmt 0 view .LVU23
  91 002c 1EED044A 		vldr.32	s8, [lr, #-16]
  92              	.LVL7:
 473:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       a1 = *pCoeffs++;
  93              		.loc 1 473 7 is_stmt 1 view .LVU24
 473:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       a1 = *pCoeffs++;
  94              		.loc 1 473 10 is_stmt 0 view .LVU25
  95 0030 5EED033A 		vldr.32	s7, [lr, #-12]
  96              	.LVL8:
 474:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       a2 = *pCoeffs++;
  97              		.loc 1 474 7 is_stmt 1 view .LVU26
 474:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       a2 = *pCoeffs++;
  98              		.loc 1 474 10 is_stmt 0 view .LVU27
  99 0034 1EED023A 		vldr.32	s6, [lr, #-8]
 100              	.LVL9:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 13


 475:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 101              		.loc 1 475 7 is_stmt 1 view .LVU28
 475:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 102              		.loc 1 475 10 is_stmt 0 view .LVU29
 103 0038 5EED012A 		vldr.32	s5, [lr, #-4]
 104              	.LVL10:
 479:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       d2 = pState[1];
 105              		.loc 1 479 7 is_stmt 1 view .LVU30
 106 003c 1546     		mov	r5, r2
 479:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       d2 = pState[1];
 107              		.loc 1 479 10 is_stmt 0 view .LVU31
 108 003e 52ED026A 		vldr.32	s13, [r2, #-8]
 109              	.LVL11:
 480:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 110              		.loc 1 480 7 is_stmt 1 view .LVU32
 480:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 111              		.loc 1 480 10 is_stmt 0 view .LVU33
 112 0042 52ED015A 		vldr.32	s11, [r2, #-4]
 113              	.LVL12:
 483:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 114              		.loc 1 483 7 is_stmt 1 view .LVU34
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 115              		.loc 1 487 7 view .LVU35
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 116              		.loc 1 487 21 view .LVU36
 117 0046 002F     		cmp	r7, #0
 118 0048 00F08D80 		beq	.L7
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 119              		.loc 1 487 21 is_stmt 0 view .LVU37
 120 004c 01F11000 		add	r0, r1, #16
 121 0050 06F11003 		add	r3, r6, #16
 483:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 122              		.loc 1 483 14 view .LVU38
 123 0054 BC46     		mov	ip, r7
 124              	.LVL13:
 125              	.L3:
 494:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn2 = pIn[1];
 126              		.loc 1 494 10 is_stmt 1 view .LVU39
 494:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn2 = pIn[1];
 127              		.loc 1 494 14 is_stmt 0 view .LVU40
 128 0056 10ED047A 		vldr.32	s14, [r0, #-16]
 129              	.LVL14:
 495:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn3 = pIn[2];
 130              		.loc 1 495 10 is_stmt 1 view .LVU41
 495:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn3 = pIn[2];
 131              		.loc 1 495 14 is_stmt 0 view .LVU42
 132 005a 50ED037A 		vldr.32	s15, [r0, #-12]
 133              	.LVL15:
 496:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn4 = pIn[3];
 134              		.loc 1 496 10 is_stmt 1 view .LVU43
 496:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn4 = pIn[3];
 135              		.loc 1 496 14 is_stmt 0 view .LVU44
 136 005e 10ED025A 		vldr.32	s10, [r0, #-8]
 137              	.LVL16:
 497:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pIn += 4;
 138              		.loc 1 497 10 is_stmt 1 view .LVU45
 497:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pIn += 4;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 14


 139              		.loc 1 497 14 is_stmt 0 view .LVU46
 140 0062 50ED011A 		vldr.32	s3, [r0, #-4]
 141              	.LVL17:
 498:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 142              		.loc 1 498 10 is_stmt 1 view .LVU47
 500:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p1 = b1 * Xn1;
 143              		.loc 1 500 10 view .LVU48
 501:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc1 = p0 + d1;
 144              		.loc 1 501 10 view .LVU49
 502:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p0 = b0 * Xn2;
 145              		.loc 1 502 10 view .LVU50
 500:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p1 = b1 * Xn1;
 146              		.loc 1 500 13 is_stmt 0 view .LVU51
 147 0066 24EE872A 		vmul.f32	s4, s9, s14
 148              	.LVL18:
 502:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p0 = b0 * Xn2;
 149              		.loc 1 502 15 view .LVU52
 150 006a 32EE262A 		vadd.f32	s4, s4, s13
 151              	.LVL19:
 503:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p3 = a1 * acc1;
 152              		.loc 1 503 10 is_stmt 1 view .LVU53
 504:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p2 = b2 * Xn1;
 153              		.loc 1 504 10 view .LVU54
 505:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          A1 = p1 + p3;
 154              		.loc 1 505 10 view .LVU55
 506:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p4 = a2 * acc1;
 155              		.loc 1 506 10 view .LVU56
 507:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = A1 + d2;
 156              		.loc 1 507 10 view .LVU57
 508:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = p2 + p4;
 157              		.loc 1 508 10 view .LVU58
 509:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 158              		.loc 1 509 10 view .LVU59
 511:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc2 = p0 + d1;
 159              		.loc 1 511 10 view .LVU60
 512:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p0 = b0 * Xn3;
 160              		.loc 1 512 10 view .LVU61
 501:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc1 = p0 + d1;
 161              		.loc 1 501 13 is_stmt 0 view .LVU62
 162 006e 24EE076A 		vmul.f32	s12, s8, s14
 504:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p2 = b2 * Xn1;
 163              		.loc 1 504 13 view .LVU63
 164 0072 63EE026A 		vmul.f32	s13, s6, s4
 165              	.LVL20:
 506:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p4 = a2 * acc1;
 166              		.loc 1 506 13 view .LVU64
 167 0076 36EE266A 		vadd.f32	s12, s12, s13
 168              	.LVL21:
 508:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = p2 + p4;
 169              		.loc 1 508 13 view .LVU65
 170 007a 36EE256A 		vadd.f32	s12, s12, s11
 171              	.LVL22:
 503:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p3 = a1 * acc1;
 172              		.loc 1 503 13 view .LVU66
 173 007e 64EEA76A 		vmul.f32	s13, s9, s15
 174              	.LVL23:
 512:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p0 = b0 * Xn3;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 15


 175              		.loc 1 512 15 view .LVU67
 176 0082 36EE266A 		vadd.f32	s12, s12, s13
 177              	.LVL24:
 513:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p3 = a1 * acc2;
 178              		.loc 1 513 10 is_stmt 1 view .LVU68
 514:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p2 = b2 * Xn2;
 179              		.loc 1 514 10 view .LVU69
 515:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          A1 = p1 + p3;
 180              		.loc 1 515 10 view .LVU70
 516:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p4 = a2 * acc2;
 181              		.loc 1 516 10 view .LVU71
 517:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = A1 + d2;
 182              		.loc 1 517 10 view .LVU72
 518:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = p2 + p4;
 183              		.loc 1 518 10 view .LVU73
 519:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 184              		.loc 1 519 10 view .LVU74
 521:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc3 = p0 + d1;
 185              		.loc 1 521 10 view .LVU75
 522:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p0 = b0 * Xn4;
 186              		.loc 1 522 10 view .LVU76
 505:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          A1 = p1 + p3;
 187              		.loc 1 505 13 is_stmt 0 view .LVU77
 188 0086 23EE877A 		vmul.f32	s14, s7, s14
 189              	.LVL25:
 507:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = A1 + d2;
 190              		.loc 1 507 13 view .LVU78
 191 008a 62EE826A 		vmul.f32	s13, s5, s4
 509:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 192              		.loc 1 509 13 view .LVU79
 193 008e 37EE267A 		vadd.f32	s14, s14, s13
 511:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc2 = p0 + d1;
 194              		.loc 1 511 13 view .LVU80
 195 0092 64EE276A 		vmul.f32	s13, s8, s15
 514:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p2 = b2 * Xn2;
 196              		.loc 1 514 13 view .LVU81
 197 0096 63EE065A 		vmul.f32	s11, s6, s12
 198              	.LVL26:
 516:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p4 = a2 * acc2;
 199              		.loc 1 516 13 view .LVU82
 200 009a 76EEA56A 		vadd.f32	s13, s13, s11
 201              	.LVL27:
 518:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = p2 + p4;
 202              		.loc 1 518 13 view .LVU83
 203 009e 37EE267A 		vadd.f32	s14, s14, s13
 204              	.LVL28:
 513:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p3 = a1 * acc2;
 205              		.loc 1 513 13 view .LVU84
 206 00a2 64EE856A 		vmul.f32	s13, s9, s10
 207              	.LVL29:
 522:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p0 = b0 * Xn4;
 208              		.loc 1 522 15 view .LVU85
 209 00a6 37EE267A 		vadd.f32	s14, s14, s13
 210              	.LVL30:
 523:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p3 = a1 * acc3;
 211              		.loc 1 523 10 is_stmt 1 view .LVU86
 524:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p2 = b2 * Xn3;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 16


 212              		.loc 1 524 10 view .LVU87
 525:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          A1 = p1 + p3;
 213              		.loc 1 525 10 view .LVU88
 526:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p4 = a2 * acc3;
 214              		.loc 1 526 10 view .LVU89
 527:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = A1 + d2;
 215              		.loc 1 527 10 view .LVU90
 528:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = p2 + p4;
 216              		.loc 1 528 10 view .LVU91
 529:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 217              		.loc 1 529 10 view .LVU92
 531:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p1 = b1 * Xn4;
 218              		.loc 1 531 10 view .LVU93
 515:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          A1 = p1 + p3;
 219              		.loc 1 515 13 is_stmt 0 view .LVU94
 220 00aa 63EEA77A 		vmul.f32	s15, s7, s15
 221              	.LVL31:
 517:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = A1 + d2;
 222              		.loc 1 517 13 view .LVU95
 223 00ae 62EE866A 		vmul.f32	s13, s5, s12
 519:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 224              		.loc 1 519 13 view .LVU96
 225 00b2 77EEA67A 		vadd.f32	s15, s15, s13
 521:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc3 = p0 + d1;
 226              		.loc 1 521 13 view .LVU97
 227 00b6 64EE056A 		vmul.f32	s13, s8, s10
 228              	.LVL32:
 524:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p2 = b2 * Xn3;
 229              		.loc 1 524 13 view .LVU98
 230 00ba 63EE075A 		vmul.f32	s11, s6, s14
 231              	.LVL33:
 526:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p4 = a2 * acc3;
 232              		.loc 1 526 13 view .LVU99
 233 00be 76EEA56A 		vadd.f32	s13, s13, s11
 234              	.LVL34:
 528:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = p2 + p4;
 235              		.loc 1 528 13 view .LVU100
 236 00c2 77EEA67A 		vadd.f32	s15, s15, s13
 237              	.LVL35:
 523:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p3 = a1 * acc3;
 238              		.loc 1 523 13 view .LVU101
 239 00c6 64EEA16A 		vmul.f32	s13, s9, s3
 240              	.LVL36:
 531:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p1 = b1 * Xn4;
 241              		.loc 1 531 15 view .LVU102
 242 00ca 77EEA67A 		vadd.f32	s15, s15, s13
 243              	.LVL37:
 532:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p3 = a1 * acc4;
 244              		.loc 1 532 10 is_stmt 1 view .LVU103
 533:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p2 = b2 * Xn4;
 245              		.loc 1 533 10 view .LVU104
 534:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          A1 = p1 + p3;
 246              		.loc 1 534 10 view .LVU105
 535:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p4 = a2 * acc4;
 247              		.loc 1 535 10 view .LVU106
 536:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = A1 + d2;
 248              		.loc 1 536 10 view .LVU107
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 17


 537:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = p2 + p4;
 249              		.loc 1 537 10 view .LVU108
 525:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          A1 = p1 + p3;
 250              		.loc 1 525 13 is_stmt 0 view .LVU109
 251 00ce 23EE855A 		vmul.f32	s10, s7, s10
 252              	.LVL38:
 527:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = A1 + d2;
 253              		.loc 1 527 13 view .LVU110
 254 00d2 62EE876A 		vmul.f32	s13, s5, s14
 255              	.LVL39:
 529:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 256              		.loc 1 529 13 view .LVU111
 257 00d6 35EE265A 		vadd.f32	s10, s10, s13
 258              	.LVL40:
 532:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p3 = a1 * acc4;
 259              		.loc 1 532 13 view .LVU112
 260 00da 64EE216A 		vmul.f32	s13, s8, s3
 261              	.LVL41:
 533:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p2 = b2 * Xn4;
 262              		.loc 1 533 13 view .LVU113
 263 00de 63EE275A 		vmul.f32	s11, s6, s15
 264              	.LVL42:
 535:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p4 = a2 * acc4;
 265              		.loc 1 535 13 view .LVU114
 266 00e2 76EEA56A 		vadd.f32	s13, s13, s11
 267              	.LVL43:
 537:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = p2 + p4;
 268              		.loc 1 537 13 view .LVU115
 269 00e6 75EE266A 		vadd.f32	s13, s10, s13
 270              	.LVL44:
 538:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 271              		.loc 1 538 10 is_stmt 1 view .LVU116
 534:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          A1 = p1 + p3;
 272              		.loc 1 534 13 is_stmt 0 view .LVU117
 273 00ea 23EEA15A 		vmul.f32	s10, s7, s3
 274              	.LVL45:
 536:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = A1 + d2;
 275              		.loc 1 536 13 view .LVU118
 276 00ee 62EEA75A 		vmul.f32	s11, s5, s15
 277              	.LVL46:
 538:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 278              		.loc 1 538 13 view .LVU119
 279 00f2 75EE255A 		vadd.f32	s11, s10, s11
 280              	.LVL47:
 540:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[1] = acc2;
 281              		.loc 1 540 10 is_stmt 1 view .LVU120
 540:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[1] = acc2;
 282              		.loc 1 540 18 is_stmt 0 view .LVU121
 283 00f6 03ED042A 		vstr.32	s4, [r3, #-16]
 284              	.LVL48:
 541:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[2] = acc3;
 285              		.loc 1 541 10 is_stmt 1 view .LVU122
 541:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[2] = acc3;
 286              		.loc 1 541 18 is_stmt 0 view .LVU123
 287 00fa 03ED036A 		vstr.32	s12, [r3, #-12]
 542:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[3] = acc4;
 288              		.loc 1 542 10 is_stmt 1 view .LVU124
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 18


 542:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          pOut[3] = acc4;
 289              		.loc 1 542 18 is_stmt 0 view .LVU125
 290 00fe 03ED027A 		vstr.32	s14, [r3, #-8]
 543:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 		 pOut += 4;
 291              		.loc 1 543 10 is_stmt 1 view .LVU126
 543:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 		 pOut += 4;
 292              		.loc 1 543 18 is_stmt 0 view .LVU127
 293 0102 43ED017A 		vstr.32	s15, [r3, #-4]
 544:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 294              		.loc 1 544 4 is_stmt 1 view .LVU128
 295              	.LVL49:
 546:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       }
 296              		.loc 1 546 10 view .LVU129
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 297              		.loc 1 487 21 view .LVU130
 298 0106 1030     		adds	r0, r0, #16
 299              	.LVL50:
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 300              		.loc 1 487 21 is_stmt 0 view .LVU131
 301 0108 1033     		adds	r3, r3, #16
 302 010a BCF1010C 		subs	ip, ip, #1
 303              	.LVL51:
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 304              		.loc 1 487 21 view .LVU132
 305 010e A2D1     		bne	.L3
 306 0110 5944     		add	r1, r1, fp
 307 0112 5346     		mov	r3, r10
 308              	.LVL52:
 309              	.L2:
 549:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       while (sample > 0U) {
 310              		.loc 1 549 7 is_stmt 1 view .LVU133
 550:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn1 = *pIn++;
 311              		.loc 1 550 7 view .LVU134
 550:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn1 = *pIn++;
 312              		.loc 1 550 21 view .LVU135
 313 0114 B8F1000F 		cmp	r8, #0
 314 0118 19D0     		beq	.L4
 550:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn1 = *pIn++;
 315              		.loc 1 550 21 is_stmt 0 view .LVU136
 316 011a 01EB0900 		add	r0, r1, r9
 317              	.LVL53:
 318              	.L5:
 551:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 319              		.loc 1 551 10 is_stmt 1 view .LVU137
 551:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 320              		.loc 1 551 14 is_stmt 0 view .LVU138
 321 011e B1EC017A 		vldmia.32	r1!, {s14}
 322              	.LVL54:
 553:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p1 = b1 * Xn1;
 323              		.loc 1 553 10 is_stmt 1 view .LVU139
 554:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc1 = p0 + d1;
 324              		.loc 1 554 10 view .LVU140
 555:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p3 = a1 * acc1;
 325              		.loc 1 555 10 view .LVU141
 553:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p1 = b1 * Xn1;
 326              		.loc 1 553 13 is_stmt 0 view .LVU142
 327 0122 64EE877A 		vmul.f32	s15, s9, s14
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 19


 328              	.LVL55:
 555:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p3 = a1 * acc1;
 329              		.loc 1 555 15 view .LVU143
 330 0126 77EEA67A 		vadd.f32	s15, s15, s13
 331              	.LVL56:
 556:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p2 = b2 * Xn1;
 332              		.loc 1 556 10 is_stmt 1 view .LVU144
 557:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          A1 = p1 + p3;
 333              		.loc 1 557 10 view .LVU145
 558:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p4 = a2 * acc1;
 334              		.loc 1 558 10 view .LVU146
 559:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = A1 + d2;
 335              		.loc 1 559 10 view .LVU147
 560:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = p2 + p4;
 336              		.loc 1 560 10 view .LVU148
 554:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          acc1 = p0 + d1;
 337              		.loc 1 554 13 is_stmt 0 view .LVU149
 338 012a 64EE076A 		vmul.f32	s13, s8, s14
 339              	.LVL57:
 556:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p2 = b2 * Xn1;
 340              		.loc 1 556 13 view .LVU150
 341 012e 23EE276A 		vmul.f32	s12, s6, s15
 342              	.LVL58:
 558:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          p4 = a2 * acc1;
 343              		.loc 1 558 13 view .LVU151
 344 0132 76EE866A 		vadd.f32	s13, s13, s12
 345              	.LVL59:
 560:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d2 = p2 + p4;
 346              		.loc 1 560 13 view .LVU152
 347 0136 76EEA56A 		vadd.f32	s13, s13, s11
 348              	.LVL60:
 561:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 349              		.loc 1 561 10 is_stmt 1 view .LVU153
 557:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          A1 = p1 + p3;
 350              		.loc 1 557 13 is_stmt 0 view .LVU154
 351 013a 23EE877A 		vmul.f32	s14, s7, s14
 352              	.LVL61:
 559:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          d1 = A1 + d2;
 353              		.loc 1 559 13 view .LVU155
 354 013e 62EEA75A 		vmul.f32	s11, s5, s15
 355              	.LVL62:
 561:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 356              		.loc 1 561 13 view .LVU156
 357 0142 77EE255A 		vadd.f32	s11, s14, s11
 358              	.LVL63:
 563:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 359              		.loc 1 563 10 is_stmt 1 view .LVU157
 563:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 360              		.loc 1 563 18 is_stmt 0 view .LVU158
 361 0146 E3EC017A 		vstmia.32	r3!, {s15}
 362              	.LVL64:
 565:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       }
 363              		.loc 1 565 10 is_stmt 1 view .LVU159
 550:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****          Xn1 = *pIn++;
 364              		.loc 1 550 21 view .LVU160
 365 014a 8842     		cmp	r0, r1
 366 014c E7D1     		bne	.L5
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 20


 367              	.LVL65:
 368              	.L4:
 569:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       *pState++ = d2;
 369              		.loc 1 569 7 view .LVU161
 569:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       *pState++ = d2;
 370              		.loc 1 569 17 is_stmt 0 view .LVU162
 371 014e 45ED026A 		vstr.32	s13, [r5, #-8]
 570:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 372              		.loc 1 570 7 is_stmt 1 view .LVU163
 373              	.LVL66:
 570:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 374              		.loc 1 570 17 is_stmt 0 view .LVU164
 375 0152 45ED015A 		vstr.32	s11, [r5, #-4]
 376              		.loc 1 573 7 is_stmt 1 view .LVU165
 377              	.LVL67:
 574:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 575:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /*Reset the output working pointer */
 576:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       pOut = pDst;
 378              		.loc 1 576 7 view .LVU166
 577:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 578:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       /* decrement the loop counter */
 579:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****       stage--;
 379              		.loc 1 579 7 view .LVU167
 580:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 581:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c ****    } while (stage > 0U);
 380              		.loc 1 581 19 view .LVU168
 381 0156 0EF1140E 		add	lr, lr, #20
 382              	.LVL68:
 383              		.loc 1 581 19 is_stmt 0 view .LVU169
 384 015a 0832     		adds	r2, r2, #8
 385              	.LVL69:
 386              		.loc 1 581 19 view .LVU170
 387 015c 013C     		subs	r4, r4, #1
 388              	.LVL70:
 389              		.loc 1 581 19 view .LVU171
 390 015e 7FF462AF 		bne	.L8
 582:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 583:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** #endif
 584:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 585:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** }
 391              		.loc 1 585 1 view .LVU172
 392 0162 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 393              	.LVL71:
 394              	.L7:
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c **** 
 395              		.loc 1 487 21 view .LVU173
 396 0166 3346     		mov	r3, r6
 397 0168 D4E7     		b	.L2
 398              		.cfi_endproc
 399              	.LFE139:
 401              		.text
 402              	.Letext0:
 403              		.file 2 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 404              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 405              		.file 4 "DSP/Inc/arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 arm_biquad_cascade_df2T_f32.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s:21     .text.arm_biquad_cascade_df2T_f32:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclV1jrF.s:27     .text.arm_biquad_cascade_df2T_f32:00000000 arm_biquad_cascade_df2T_f32

NO UNDEFINED SYMBOLS
