Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 14:47:17 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/operator_double_div7_timing_synth.rpt
| Design       : operator_double_div7
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.217ns  (required time - arrival time)
  Source:                 r_V_ret3_6_i_i_reg_843_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 1.070ns (13.054%)  route 7.127ns (86.946%))
  Logic Levels:           13  (LUT3=1 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.672     0.672    ap_clk
                         FDRE                                         r  r_V_ret3_6_i_i_reg_843_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  r_V_ret3_6_i_i_reg_843_reg[2]/Q
                         net (fo=3, unplaced)         0.550     1.503    r_V_ret3_6_i_i_reg_843[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.656 r  ap_return[30]_INST_0_i_2/O
                         net (fo=4, unplaced)         0.689     2.345    r_in_V[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     2.398 r  ap_return[29]_INST_0_i_1/O
                         net (fo=6, unplaced)         0.553     2.951    grp_lut_div7_chunk_fu_151_ap_return_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     3.004 r  ap_return[26]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.556     3.560    grp_lut_div7_chunk_fu_158_ap_return_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     3.613 r  ap_return[23]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.556     4.169    grp_lut_div7_chunk_fu_164_ap_return_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     4.222 r  ap_return[20]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.556     4.778    grp_lut_div7_chunk_fu_170_ap_return_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     4.831 r  ap_return[17]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.556     5.387    grp_lut_div7_chunk_fu_176_ap_return_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     5.440 r  ap_return[14]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.556     5.996    grp_lut_div7_chunk_fu_182_ap_return_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     6.049 r  ap_return[11]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.556     6.605    grp_lut_div7_chunk_fu_188_ap_return_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     6.658 r  ap_return[8]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.556     7.214    grp_lut_div7_chunk_fu_194_ap_return_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     7.267 r  ap_return[5]_INST_0_i_1/O
                         net (fo=6, unplaced)         0.553     7.820    call_ret4_14_i_i_lut_div7_chunk_fu_200_ap_return_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     7.873 r  ap_return[2]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.539     8.412    call_ret4_15_i_i_lut_div7_chunk_fu_206_ap_return_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     8.465 r  ap_return[0]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.351     8.816    call_ret4_16_i_i_lut_div7_chunk_fu_212_ap_return_0[0]
                         LUT6 (Prop_lut6_I1_O)        0.053     8.869 r  p_Repl2_s_reg_142[0]_i_1/O
                         net (fo=1, unplaced)         0.000     8.869    p_Repl2_s_reg_142[0]_i_1_n_0
                         FDRE                                         r  p_Repl2_s_reg_142_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.638     5.638    ap_clk
                         FDRE                                         r  p_Repl2_s_reg_142_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
                         FDRE (Setup_fdre_C_D)        0.049     5.652    p_Repl2_s_reg_142_reg[0]
  -------------------------------------------------------------------
                         required time                          5.652    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                 -3.217    




