Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ip_tb_behav xil_defaultlib.ip_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sources_1/imports/template/Clock_Enable.v" Line 8. Module Clock_Enable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sources_1/imports/template/Clock_Enable.v" Line 8. Module Clock_Enable doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_sync
Compiling module xil_defaultlib.Clock_Enable
Compiling module xil_defaultlib.Get_MEM
Compiling module xil_defaultlib.Seven_Seg
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.ip_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ip_tb_behav
