{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 12:22:08 2022 " "Info: Processing started: Tue Jun 14 12:22:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CalculatorProject -c CalculatorProject " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CalculatorProject -c CalculatorProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "numTemp2\[0\] " "Warning: Node \"numTemp2\[0\]\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberOutput\[0\] " "Warning: Node \"Calculator:calc\|numberOutput\[0\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberOutput\[1\] " "Warning: Node \"Calculator:calc\|numberOutput\[1\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberOutput\[3\] " "Warning: Node \"Calculator:calc\|numberOutput\[3\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberOutput\[2\] " "Warning: Node \"Calculator:calc\|numberOutput\[2\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberInput2\[0\] " "Warning: Node \"Calculator:calc\|numberInput2\[0\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberInput1\[0\] " "Warning: Node \"Calculator:calc\|numberInput1\[0\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberInput2\[1\] " "Warning: Node \"Calculator:calc\|numberInput2\[1\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberOutput\[7\] " "Warning: Node \"Calculator:calc\|numberOutput\[7\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "numTemp1\[2\] " "Warning: Node \"numTemp1\[2\]\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "numTemp2\[1\] " "Warning: Node \"numTemp2\[1\]\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "numTemp1\[1\] " "Warning: Node \"numTemp1\[1\]\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "numTemp1\[3\] " "Warning: Node \"numTemp1\[3\]\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "numTemp2\[3\] " "Warning: Node \"numTemp2\[3\]\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "numTemp2\[2\] " "Warning: Node \"numTemp2\[2\]\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "optTemp1 " "Warning: Node \"optTemp1\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "numTemp1\[0\] " "Warning: Node \"numTemp1\[0\]\" is a latch" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberOutput\[6\] " "Warning: Node \"Calculator:calc\|numberOutput\[6\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberOutput\[4\] " "Warning: Node \"Calculator:calc\|numberOutput\[4\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberOutput\[5\] " "Warning: Node \"Calculator:calc\|numberOutput\[5\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberInput1\[3\] " "Warning: Node \"Calculator:calc\|numberInput1\[3\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberInput2\[3\] " "Warning: Node \"Calculator:calc\|numberInput2\[3\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberInput1\[2\] " "Warning: Node \"Calculator:calc\|numberInput1\[2\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberInput2\[2\] " "Warning: Node \"Calculator:calc\|numberInput2\[2\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Calculator:calc\|numberInput1\[1\] " "Warning: Node \"Calculator:calc\|numberInput1\[1\]\" is a latch" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "num2\[0\] " "Info: Assuming node \"num2\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "num1\[2\] " "Info: Assuming node \"num1\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "num2\[1\] " "Info: Assuming node \"num2\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "num1\[1\] " "Info: Assuming node \"num1\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "num1\[3\] " "Info: Assuming node \"num1\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "num2\[3\] " "Info: Assuming node \"num2\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "num2\[2\] " "Info: Assuming node \"num2\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opt1 " "Info: Assuming node \"opt1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "num1\[0\] " "Info: Assuming node \"num1\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opt2 " "Info: Assuming node \"opt2\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "numTemp1\[0\] " "Info: Detected ripple clock \"numTemp1\[0\]\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 19 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "numTemp1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "optTemp1 " "Info: Detected ripple clock \"optTemp1\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "optTemp1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "numTemp2\[2\] " "Info: Detected ripple clock \"numTemp2\[2\]\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 20 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "numTemp2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "numTemp2\[3\] " "Info: Detected ripple clock \"numTemp2\[3\]\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 20 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "numTemp2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "numTemp1\[3\] " "Info: Detected ripple clock \"numTemp1\[3\]\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 19 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "numTemp1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "numTemp1\[1\] " "Info: Detected ripple clock \"numTemp1\[1\]\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 19 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "numTemp1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "numTemp2\[1\] " "Info: Detected ripple clock \"numTemp2\[1\]\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 20 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "numTemp2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "numTemp1\[2\] " "Info: Detected ripple clock \"numTemp1\[2\]\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 19 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "numTemp1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "numTemp2\[0\] " "Info: Detected ripple clock \"numTemp2\[0\]\" as buffer" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 20 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "numTemp2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~24 " "Info: Detected gated clock \"process_0~24\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~21 " "Info: Detected gated clock \"process_0~21\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Calculator:calc\|process_0~0 " "Info: Detected gated clock \"Calculator:calc\|process_0~0\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Calculator:calc\|process_0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~15 " "Info: Detected gated clock \"process_0~15\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~16 " "Info: Detected gated clock \"process_0~16\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~2 " "Info: Detected gated clock \"process_0~2\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter\[1\] register LedOut1\[2\]~reg0 85.47 MHz 11.7 ns Internal " "Info: Clock \"clk\" has Internal fmax of 85.47 MHz between source register \"counter\[1\]\" and destination register \"LedOut1\[2\]~reg0\" (period= 11.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.700 ns + Longest register register " "Info: + Longest register to register delay is 7.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[1\] 1 REG LC5_A21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_A21; Fanout = 4; REG Node = 'counter\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[1] } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns Equal0~1 2 COMB LC2_A21 14 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC2_A21; Fanout = 14; COMB Node = 'Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { counter[1] Equal0~1 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.200 ns) 7.700 ns LedOut1\[2\]~reg0 3 REG LC5_A23 1 " "Info: 3: + IC(3.300 ns) + CELL(1.200 ns) = 7.700 ns; Loc. = LC5_A23; Fanout = 1; REG Node = 'LedOut1\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { Equal0~1 LedOut1[2]~reg0 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 50.65 % ) " "Info: Total cell delay = 3.900 ns ( 50.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 49.35 % ) " "Info: Total interconnect delay = 3.800 ns ( 49.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { counter[1] Equal0~1 LedOut1[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { counter[1] {} Equal0~1 {} LedOut1[2]~reg0 {} } { 0.000ns 0.500ns 3.300ns } { 0.000ns 2.700ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 17 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns LedOut1\[2\]~reg0 2 REG LC5_A23 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_A23; Fanout = 1; REG Node = 'LedOut1\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk LedOut1[2]~reg0 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk LedOut1[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} LedOut1[2]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 17 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns counter\[1\] 2 REG LC5_A21 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_A21; Fanout = 4; REG Node = 'counter\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk counter[1] } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} counter[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk LedOut1[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} LedOut1[2]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} counter[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { counter[1] Equal0~1 LedOut1[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { counter[1] {} Equal0~1 {} LedOut1[2]~reg0 {} } { 0.000ns 0.500ns 3.300ns } { 0.000ns 2.700ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk LedOut1[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} LedOut1[2]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} counter[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "opt1 register Calculator:calc\|numberInput2\[1\] register Calculator:calc\|numberOutput\[6\] 26.18 MHz 38.2 ns Internal " "Info: Clock \"opt1\" has Internal fmax of 26.18 MHz between source register \"Calculator:calc\|numberInput2\[1\]\" and destination register \"Calculator:calc\|numberOutput\[6\]\" (period= 38.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.700 ns + Longest register register " "Info: + Longest register to register delay is 30.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Calculator:calc\|numberInput2\[1\] 1 REG LC5_B31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B31; Fanout = 5; REG Node = 'Calculator:calc\|numberInput2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Calculator:calc|numberInput2[1] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 5.500 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|cs1a\[0\] 2 COMB LC1_B30 12 " "Info: 2: + IC(2.800 ns) + CELL(2.700 ns) = 5.500 ns; Loc. = LC1_B30; Fanout = 12; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|cs1a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Calculator:calc|numberInput2[1] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[0] } "NODE_NAME" } } { "db/mult_af01.tdf" "" { Text "C:/altera/90/quartus/CalculatorProject/db/mult_af01.tdf" 38 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 11.400 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|le3a\[3\] 3 COMB LC4_B31 2 " "Info: 3: + IC(3.200 ns) + CELL(2.700 ns) = 11.400 ns; Loc. = LC4_B31; Fanout = 2; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|le3a\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[0] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le3a[3] } "NODE_NAME" } } { "db/mult_af01.tdf" "" { Text "C:/altera/90/quartus/CalculatorProject/db/mult_af01.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 16.800 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] 4 COMB LC2_B27 2 " "Info: 4: + IC(2.700 ns) + CELL(2.700 ns) = 16.800 ns; Loc. = LC2_B27; Fanout = 2; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le3a[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.400 ns) 20.900 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 5 COMB LC4_B28 2 " "Info: 5: + IC(2.700 ns) + CELL(1.400 ns) = 20.900 ns; Loc. = LC4_B28; Fanout = 2; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 21.200 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 6 COMB LC5_B28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 21.200 ns; Loc. = LC5_B28; Fanout = 2; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 21.500 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 7 COMB LC6_B28 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 21.500 ns; Loc. = LC6_B28; Fanout = 2; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 22.700 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] 8 COMB LC7_B28 1 " "Info: 8: + IC(0.000 ns) + CELL(1.200 ns) = 22.700 ns; Loc. = LC7_B28; Fanout = 1; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 27.800 ns Calculator:calc\|numberOutput~44 9 COMB LC2_B26 1 " "Info: 9: + IC(2.700 ns) + CELL(2.400 ns) = 27.800 ns; Loc. = LC2_B26; Fanout = 1; COMB Node = 'Calculator:calc\|numberOutput~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] Calculator:calc|numberOutput~44 } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 30.700 ns Calculator:calc\|numberOutput\[6\] 10 REG LC1_B26 10 " "Info: 10: + IC(0.500 ns) + CELL(2.400 ns) = 30.700 ns; Loc. = LC1_B26; Fanout = 10; REG Node = 'Calculator:calc\|numberOutput\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Calculator:calc|numberOutput~44 Calculator:calc|numberOutput[6] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.100 ns ( 52.44 % ) " "Info: Total cell delay = 16.100 ns ( 52.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.600 ns ( 47.56 % ) " "Info: Total interconnect delay = 14.600 ns ( 47.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "30.700 ns" { Calculator:calc|numberInput2[1] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[0] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le3a[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] Calculator:calc|numberOutput~44 Calculator:calc|numberOutput[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "30.700 ns" { Calculator:calc|numberInput2[1] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[0] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le3a[3] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] {} Calculator:calc|numberOutput~44 {} Calculator:calc|numberOutput[6] {} } { 0.000ns 2.800ns 3.200ns 2.700ns 2.700ns 0.000ns 0.000ns 0.000ns 2.700ns 0.500ns } { 0.000ns 2.700ns 2.700ns 2.700ns 1.400ns 0.300ns 0.300ns 1.200ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.600 ns - Smallest " "Info: - Smallest clock skew is -1.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opt1 destination 34.100 ns + Shortest register " "Info: + Shortest clock path from clock \"opt1\" to destination register is 34.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opt1 1 CLK PIN_28 21 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 21; CLK Node = 'opt1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opt1 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.600 ns) + CELL(2.400 ns) 23.300 ns Calculator:calc\|process_0~0 2 COMB LC7_I9 51 " "Info: 2: + IC(10.600 ns) + CELL(2.400 ns) = 23.300 ns; Loc. = LC7_I9; Fanout = 51; COMB Node = 'Calculator:calc\|process_0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { opt1 Calculator:calc|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.100 ns) + CELL(2.700 ns) 34.100 ns Calculator:calc\|numberOutput\[6\] 3 REG LC1_B26 10 " "Info: 3: + IC(8.100 ns) + CELL(2.700 ns) = 34.100 ns; Loc. = LC1_B26; Fanout = 10; REG Node = 'Calculator:calc\|numberOutput\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { Calculator:calc|process_0~0 Calculator:calc|numberOutput[6] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.400 ns ( 45.16 % ) " "Info: Total cell delay = 15.400 ns ( 45.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.700 ns ( 54.84 % ) " "Info: Total interconnect delay = 18.700 ns ( 54.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "34.100 ns" { opt1 Calculator:calc|process_0~0 Calculator:calc|numberOutput[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "34.100 ns" { opt1 {} opt1~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberOutput[6] {} } { 0.000ns 0.000ns 10.600ns 8.100ns } { 0.000ns 10.300ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opt1 source 35.700 ns - Longest register " "Info: - Longest clock path from clock \"opt1\" to source register is 35.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opt1 1 CLK PIN_28 21 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 21; CLK Node = 'opt1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opt1 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.600 ns) + CELL(2.400 ns) 23.300 ns Calculator:calc\|process_0~0 2 COMB LC7_I9 51 " "Info: 2: + IC(10.600 ns) + CELL(2.400 ns) = 23.300 ns; Loc. = LC7_I9; Fanout = 51; COMB Node = 'Calculator:calc\|process_0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { opt1 Calculator:calc|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.700 ns) + CELL(2.700 ns) 35.700 ns Calculator:calc\|numberInput2\[1\] 3 REG LC5_B31 5 " "Info: 3: + IC(9.700 ns) + CELL(2.700 ns) = 35.700 ns; Loc. = LC5_B31; Fanout = 5; REG Node = 'Calculator:calc\|numberInput2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.400 ns" { Calculator:calc|process_0~0 Calculator:calc|numberInput2[1] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.400 ns ( 43.14 % ) " "Info: Total cell delay = 15.400 ns ( 43.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.300 ns ( 56.86 % ) " "Info: Total interconnect delay = 20.300 ns ( 56.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "35.700 ns" { opt1 Calculator:calc|process_0~0 Calculator:calc|numberInput2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "35.700 ns" { opt1 {} opt1~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberInput2[1] {} } { 0.000ns 0.000ns 10.600ns 9.700ns } { 0.000ns 10.300ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "34.100 ns" { opt1 Calculator:calc|process_0~0 Calculator:calc|numberOutput[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "34.100 ns" { opt1 {} opt1~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberOutput[6] {} } { 0.000ns 0.000ns 10.600ns 8.100ns } { 0.000ns 10.300ns 2.400ns 2.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "35.700 ns" { opt1 Calculator:calc|process_0~0 Calculator:calc|numberInput2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "35.700 ns" { opt1 {} opt1~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberInput2[1] {} } { 0.000ns 0.000ns 10.600ns 9.700ns } { 0.000ns 10.300ns 2.400ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "30.700 ns" { Calculator:calc|numberInput2[1] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[0] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le3a[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] Calculator:calc|numberOutput~44 Calculator:calc|numberOutput[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "30.700 ns" { Calculator:calc|numberInput2[1] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[0] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le3a[3] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] {} Calculator:calc|numberOutput~44 {} Calculator:calc|numberOutput[6] {} } { 0.000ns 2.800ns 3.200ns 2.700ns 2.700ns 0.000ns 0.000ns 0.000ns 2.700ns 0.500ns } { 0.000ns 2.700ns 2.700ns 2.700ns 1.400ns 0.300ns 0.300ns 1.200ns 2.400ns 2.400ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "34.100 ns" { opt1 Calculator:calc|process_0~0 Calculator:calc|numberOutput[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "34.100 ns" { opt1 {} opt1~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberOutput[6] {} } { 0.000ns 0.000ns 10.600ns 8.100ns } { 0.000ns 10.300ns 2.400ns 2.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "35.700 ns" { opt1 Calculator:calc|process_0~0 Calculator:calc|numberInput2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "35.700 ns" { opt1 {} opt1~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberInput2[1] {} } { 0.000ns 0.000ns 10.600ns 9.700ns } { 0.000ns 10.300ns 2.400ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "opt2 register Calculator:calc\|numberInput2\[1\] register Calculator:calc\|numberOutput\[6\] 26.18 MHz 38.2 ns Internal " "Info: Clock \"opt2\" has Internal fmax of 26.18 MHz between source register \"Calculator:calc\|numberInput2\[1\]\" and destination register \"Calculator:calc\|numberOutput\[6\]\" (period= 38.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.700 ns + Longest register register " "Info: + Longest register to register delay is 30.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Calculator:calc\|numberInput2\[1\] 1 REG LC5_B31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B31; Fanout = 5; REG Node = 'Calculator:calc\|numberInput2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Calculator:calc|numberInput2[1] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 5.500 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|cs1a\[0\] 2 COMB LC1_B30 12 " "Info: 2: + IC(2.800 ns) + CELL(2.700 ns) = 5.500 ns; Loc. = LC1_B30; Fanout = 12; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|cs1a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Calculator:calc|numberInput2[1] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[0] } "NODE_NAME" } } { "db/mult_af01.tdf" "" { Text "C:/altera/90/quartus/CalculatorProject/db/mult_af01.tdf" 38 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 11.400 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|le3a\[3\] 3 COMB LC4_B31 2 " "Info: 3: + IC(3.200 ns) + CELL(2.700 ns) = 11.400 ns; Loc. = LC4_B31; Fanout = 2; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|le3a\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[0] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le3a[3] } "NODE_NAME" } } { "db/mult_af01.tdf" "" { Text "C:/altera/90/quartus/CalculatorProject/db/mult_af01.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 16.800 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] 4 COMB LC2_B27 2 " "Info: 4: + IC(2.700 ns) + CELL(2.700 ns) = 16.800 ns; Loc. = LC2_B27; Fanout = 2; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le3a[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.400 ns) 20.900 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 5 COMB LC4_B28 2 " "Info: 5: + IC(2.700 ns) + CELL(1.400 ns) = 20.900 ns; Loc. = LC4_B28; Fanout = 2; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 21.200 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 6 COMB LC5_B28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 21.200 ns; Loc. = LC5_B28; Fanout = 2; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 21.500 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 7 COMB LC6_B28 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 21.500 ns; Loc. = LC6_B28; Fanout = 2; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 22.700 ns Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] 8 COMB LC7_B28 1 " "Info: 8: + IC(0.000 ns) + CELL(1.200 ns) = 22.700 ns; Loc. = LC7_B28; Fanout = 1; COMB Node = 'Calculator:calc\|lpm_mult:Mult0\|mult_af01:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 27.800 ns Calculator:calc\|numberOutput~44 9 COMB LC2_B26 1 " "Info: 9: + IC(2.700 ns) + CELL(2.400 ns) = 27.800 ns; Loc. = LC2_B26; Fanout = 1; COMB Node = 'Calculator:calc\|numberOutput~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] Calculator:calc|numberOutput~44 } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 30.700 ns Calculator:calc\|numberOutput\[6\] 10 REG LC1_B26 10 " "Info: 10: + IC(0.500 ns) + CELL(2.400 ns) = 30.700 ns; Loc. = LC1_B26; Fanout = 10; REG Node = 'Calculator:calc\|numberOutput\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Calculator:calc|numberOutput~44 Calculator:calc|numberOutput[6] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.100 ns ( 52.44 % ) " "Info: Total cell delay = 16.100 ns ( 52.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.600 ns ( 47.56 % ) " "Info: Total interconnect delay = 14.600 ns ( 47.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "30.700 ns" { Calculator:calc|numberInput2[1] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[0] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le3a[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] Calculator:calc|numberOutput~44 Calculator:calc|numberOutput[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "30.700 ns" { Calculator:calc|numberInput2[1] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[0] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le3a[3] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] {} Calculator:calc|numberOutput~44 {} Calculator:calc|numberOutput[6] {} } { 0.000ns 2.800ns 3.200ns 2.700ns 2.700ns 0.000ns 0.000ns 0.000ns 2.700ns 0.500ns } { 0.000ns 2.700ns 2.700ns 2.700ns 1.400ns 0.300ns 0.300ns 1.200ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.600 ns - Smallest " "Info: - Smallest clock skew is -1.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opt2 destination 34.200 ns + Shortest register " "Info: + Shortest clock path from clock \"opt2\" to destination register is 34.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opt2 1 CLK PIN_29 11 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 11; CLK Node = 'opt2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opt2 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.400 ns) + CELL(2.700 ns) 23.400 ns Calculator:calc\|process_0~0 2 COMB LC7_I9 51 " "Info: 2: + IC(10.400 ns) + CELL(2.700 ns) = 23.400 ns; Loc. = LC7_I9; Fanout = 51; COMB Node = 'Calculator:calc\|process_0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { opt2 Calculator:calc|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.100 ns) + CELL(2.700 ns) 34.200 ns Calculator:calc\|numberOutput\[6\] 3 REG LC1_B26 10 " "Info: 3: + IC(8.100 ns) + CELL(2.700 ns) = 34.200 ns; Loc. = LC1_B26; Fanout = 10; REG Node = 'Calculator:calc\|numberOutput\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { Calculator:calc|process_0~0 Calculator:calc|numberOutput[6] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.700 ns ( 45.91 % ) " "Info: Total cell delay = 15.700 ns ( 45.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.500 ns ( 54.09 % ) " "Info: Total interconnect delay = 18.500 ns ( 54.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "34.200 ns" { opt2 Calculator:calc|process_0~0 Calculator:calc|numberOutput[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "34.200 ns" { opt2 {} opt2~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberOutput[6] {} } { 0.000ns 0.000ns 10.400ns 8.100ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opt2 source 35.800 ns - Longest register " "Info: - Longest clock path from clock \"opt2\" to source register is 35.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opt2 1 CLK PIN_29 11 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 11; CLK Node = 'opt2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opt2 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.400 ns) + CELL(2.700 ns) 23.400 ns Calculator:calc\|process_0~0 2 COMB LC7_I9 51 " "Info: 2: + IC(10.400 ns) + CELL(2.700 ns) = 23.400 ns; Loc. = LC7_I9; Fanout = 51; COMB Node = 'Calculator:calc\|process_0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { opt2 Calculator:calc|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.700 ns) + CELL(2.700 ns) 35.800 ns Calculator:calc\|numberInput2\[1\] 3 REG LC5_B31 5 " "Info: 3: + IC(9.700 ns) + CELL(2.700 ns) = 35.800 ns; Loc. = LC5_B31; Fanout = 5; REG Node = 'Calculator:calc\|numberInput2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.400 ns" { Calculator:calc|process_0~0 Calculator:calc|numberInput2[1] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.700 ns ( 43.85 % ) " "Info: Total cell delay = 15.700 ns ( 43.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.100 ns ( 56.15 % ) " "Info: Total interconnect delay = 20.100 ns ( 56.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "35.800 ns" { opt2 Calculator:calc|process_0~0 Calculator:calc|numberInput2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "35.800 ns" { opt2 {} opt2~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberInput2[1] {} } { 0.000ns 0.000ns 10.400ns 9.700ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "34.200 ns" { opt2 Calculator:calc|process_0~0 Calculator:calc|numberOutput[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "34.200 ns" { opt2 {} opt2~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberOutput[6] {} } { 0.000ns 0.000ns 10.400ns 8.100ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "35.800 ns" { opt2 Calculator:calc|process_0~0 Calculator:calc|numberInput2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "35.800 ns" { opt2 {} opt2~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberInput2[1] {} } { 0.000ns 0.000ns 10.400ns 9.700ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "30.700 ns" { Calculator:calc|numberInput2[1] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[0] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le3a[3] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] Calculator:calc|numberOutput~44 Calculator:calc|numberOutput[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "30.700 ns" { Calculator:calc|numberInput2[1] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|cs1a[0] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|le3a[3] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} Calculator:calc|lpm_mult:Mult0|mult_af01:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] {} Calculator:calc|numberOutput~44 {} Calculator:calc|numberOutput[6] {} } { 0.000ns 2.800ns 3.200ns 2.700ns 2.700ns 0.000ns 0.000ns 0.000ns 2.700ns 0.500ns } { 0.000ns 2.700ns 2.700ns 2.700ns 1.400ns 0.300ns 0.300ns 1.200ns 2.400ns 2.400ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "34.200 ns" { opt2 Calculator:calc|process_0~0 Calculator:calc|numberOutput[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "34.200 ns" { opt2 {} opt2~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberOutput[6] {} } { 0.000ns 0.000ns 10.400ns 8.100ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "35.800 ns" { opt2 Calculator:calc|process_0~0 Calculator:calc|numberInput2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "35.800 ns" { opt2 {} opt2~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberInput2[1] {} } { 0.000ns 0.000ns 10.400ns 9.700ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LedOut1\[5\]~reg0 opt2 clk 82.500 ns register " "Info: tsu for register \"LedOut1\[5\]~reg0\" (data pin = \"opt2\", clock pin = \"clk\") is 82.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "86.900 ns + Longest pin register " "Info: + Longest pin to register delay is 86.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opt2 1 CLK PIN_29 11 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 11; CLK Node = 'opt2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opt2 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.400 ns) + CELL(2.700 ns) 23.400 ns Calculator:calc\|process_0~0 2 COMB LC7_I9 51 " "Info: 2: + IC(10.400 ns) + CELL(2.700 ns) = 23.400 ns; Loc. = LC7_I9; Fanout = 51; COMB Node = 'Calculator:calc\|process_0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { opt2 Calculator:calc|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(2.000 ns) 31.500 ns Calculator:calc\|Display:display1\|Equal0~118 3 COMB LC3_E13 1 " "Info: 3: + IC(6.100 ns) + CELL(2.000 ns) = 31.500 ns; Loc. = LC3_E13; Fanout = 1; COMB Node = 'Calculator:calc\|Display:display1\|Equal0~118'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { Calculator:calc|process_0~0 Calculator:calc|Display:display1|Equal0~118 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 33.500 ns Calculator:calc\|Display:display1\|Equal0~72 4 COMB LC4_E13 1 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 33.500 ns; Loc. = LC4_E13; Fanout = 1; COMB Node = 'Calculator:calc\|Display:display1\|Equal0~72'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Calculator:calc|Display:display1|Equal0~118 Calculator:calc|Display:display1|Equal0~72 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 38.900 ns Calculator:calc\|Display:display1\|Equal0~33 5 COMB LC8_E23 1 " "Info: 5: + IC(3.000 ns) + CELL(2.400 ns) = 38.900 ns; Loc. = LC8_E23; Fanout = 1; COMB Node = 'Calculator:calc\|Display:display1\|Equal0~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Calculator:calc|Display:display1|Equal0~72 Calculator:calc|Display:display1|Equal0~33 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 42.100 ns Calculator:calc\|Display:display1\|Equal0~68 6 COMB LC2_E23 1 " "Info: 6: + IC(0.500 ns) + CELL(2.700 ns) = 42.100 ns; Loc. = LC2_E23; Fanout = 1; COMB Node = 'Calculator:calc\|Display:display1\|Equal0~68'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Calculator:calc|Display:display1|Equal0~33 Calculator:calc|Display:display1|Equal0~68 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 47.600 ns Calculator:calc\|Display:display1\|Equal0~5 7 COMB LC8_E26 1 " "Info: 7: + IC(2.800 ns) + CELL(2.700 ns) = 47.600 ns; Loc. = LC8_E26; Fanout = 1; COMB Node = 'Calculator:calc\|Display:display1\|Equal0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Calculator:calc|Display:display1|Equal0~68 Calculator:calc|Display:display1|Equal0~5 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 52.800 ns Calculator:calc\|Display:display1\|Equal0~12 8 COMB LC1_E20 5 " "Info: 8: + IC(2.800 ns) + CELL(2.400 ns) = 52.800 ns; Loc. = LC1_E20; Fanout = 5; COMB Node = 'Calculator:calc\|Display:display1\|Equal0~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { Calculator:calc|Display:display1|Equal0~5 Calculator:calc|Display:display1|Equal0~12 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(2.400 ns) 61.100 ns Calculator:calc\|Display:display1\|Equal0~13 9 COMB LC2_A1 2 " "Info: 9: + IC(5.900 ns) + CELL(2.400 ns) = 61.100 ns; Loc. = LC2_A1; Fanout = 2; COMB Node = 'Calculator:calc\|Display:display1\|Equal0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { Calculator:calc|Display:display1|Equal0~12 Calculator:calc|Display:display1|Equal0~13 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 64.300 ns Calculator:calc\|Display:display1\|Equal4~0 10 COMB LC3_A1 3 " "Info: 10: + IC(0.500 ns) + CELL(2.700 ns) = 64.300 ns; Loc. = LC3_A1; Fanout = 3; COMB Node = 'Calculator:calc\|Display:display1\|Equal4~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Calculator:calc|Display:display1|Equal0~13 Calculator:calc|Display:display1|Equal4~0 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.700 ns) 70.700 ns Calculator:calc\|Display:display1\|WideNor0~2 11 COMB LC2_A23 1 " "Info: 11: + IC(3.700 ns) + CELL(2.700 ns) = 70.700 ns; Loc. = LC2_A23; Fanout = 1; COMB Node = 'Calculator:calc\|Display:display1\|WideNor0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { Calculator:calc|Display:display1|Equal4~0 Calculator:calc|Display:display1|WideNor0~2 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 76.100 ns Calculator:calc\|Display:display1\|WideNor0~3 12 COMB LC2_A20 4 " "Info: 12: + IC(2.700 ns) + CELL(2.700 ns) = 76.100 ns; Loc. = LC2_A20; Fanout = 4; COMB Node = 'Calculator:calc\|Display:display1\|WideNor0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Calculator:calc|Display:display1|WideNor0~2 Calculator:calc|Display:display1|WideNor0~3 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 81.500 ns Calculator:calc\|Display:display1\|WideOr3~0 13 COMB LC4_A23 3 " "Info: 13: + IC(3.000 ns) + CELL(2.400 ns) = 81.500 ns; Loc. = LC4_A23; Fanout = 3; COMB Node = 'Calculator:calc\|Display:display1\|WideOr3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Calculator:calc|Display:display1|WideNor0~3 Calculator:calc|Display:display1|WideOr3~0 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 84.700 ns Calculator:calc\|Display:display1\|WideOr1 14 COMB LC6_A23 1 " "Info: 14: + IC(0.500 ns) + CELL(2.700 ns) = 84.700 ns; Loc. = LC6_A23; Fanout = 1; COMB Node = 'Calculator:calc\|Display:display1\|WideOr1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Calculator:calc|Display:display1|WideOr3~0 Calculator:calc|Display:display1|WideOr1 } "NODE_NAME" } } { "Display.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Display.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 86.900 ns LedOut1\[5\]~reg0 15 REG LC1_A23 1 " "Info: 15: + IC(0.500 ns) + CELL(1.700 ns) = 86.900 ns; Loc. = LC1_A23; Fanout = 1; REG Node = 'LedOut1\[5\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Calculator:calc|Display:display1|WideOr1 LedOut1[5]~reg0 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "44.500 ns ( 51.21 % ) " "Info: Total cell delay = 44.500 ns ( 51.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "42.400 ns ( 48.79 % ) " "Info: Total interconnect delay = 42.400 ns ( 48.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "86.900 ns" { opt2 Calculator:calc|process_0~0 Calculator:calc|Display:display1|Equal0~118 Calculator:calc|Display:display1|Equal0~72 Calculator:calc|Display:display1|Equal0~33 Calculator:calc|Display:display1|Equal0~68 Calculator:calc|Display:display1|Equal0~5 Calculator:calc|Display:display1|Equal0~12 Calculator:calc|Display:display1|Equal0~13 Calculator:calc|Display:display1|Equal4~0 Calculator:calc|Display:display1|WideNor0~2 Calculator:calc|Display:display1|WideNor0~3 Calculator:calc|Display:display1|WideOr3~0 Calculator:calc|Display:display1|WideOr1 LedOut1[5]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "86.900 ns" { opt2 {} opt2~out {} Calculator:calc|process_0~0 {} Calculator:calc|Display:display1|Equal0~118 {} Calculator:calc|Display:display1|Equal0~72 {} Calculator:calc|Display:display1|Equal0~33 {} Calculator:calc|Display:display1|Equal0~68 {} Calculator:calc|Display:display1|Equal0~5 {} Calculator:calc|Display:display1|Equal0~12 {} Calculator:calc|Display:display1|Equal0~13 {} Calculator:calc|Display:display1|Equal4~0 {} Calculator:calc|Display:display1|WideNor0~2 {} Calculator:calc|Display:display1|WideNor0~3 {} Calculator:calc|Display:display1|WideOr3~0 {} Calculator:calc|Display:display1|WideOr1 {} LedOut1[5]~reg0 {} } { 0.000ns 0.000ns 10.400ns 6.100ns 0.000ns 3.000ns 0.500ns 2.800ns 2.800ns 5.900ns 0.500ns 3.700ns 2.700ns 3.000ns 0.500ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.000ns 2.000ns 2.400ns 2.700ns 2.700ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.400ns 2.700ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 17 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns LedOut1\[5\]~reg0 2 REG LC1_A23 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_A23; Fanout = 1; REG Node = 'LedOut1\[5\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk LedOut1[5]~reg0 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk LedOut1[5]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} LedOut1[5]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "86.900 ns" { opt2 Calculator:calc|process_0~0 Calculator:calc|Display:display1|Equal0~118 Calculator:calc|Display:display1|Equal0~72 Calculator:calc|Display:display1|Equal0~33 Calculator:calc|Display:display1|Equal0~68 Calculator:calc|Display:display1|Equal0~5 Calculator:calc|Display:display1|Equal0~12 Calculator:calc|Display:display1|Equal0~13 Calculator:calc|Display:display1|Equal4~0 Calculator:calc|Display:display1|WideNor0~2 Calculator:calc|Display:display1|WideNor0~3 Calculator:calc|Display:display1|WideOr3~0 Calculator:calc|Display:display1|WideOr1 LedOut1[5]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "86.900 ns" { opt2 {} opt2~out {} Calculator:calc|process_0~0 {} Calculator:calc|Display:display1|Equal0~118 {} Calculator:calc|Display:display1|Equal0~72 {} Calculator:calc|Display:display1|Equal0~33 {} Calculator:calc|Display:display1|Equal0~68 {} Calculator:calc|Display:display1|Equal0~5 {} Calculator:calc|Display:display1|Equal0~12 {} Calculator:calc|Display:display1|Equal0~13 {} Calculator:calc|Display:display1|Equal4~0 {} Calculator:calc|Display:display1|WideNor0~2 {} Calculator:calc|Display:display1|WideNor0~3 {} Calculator:calc|Display:display1|WideOr3~0 {} Calculator:calc|Display:display1|WideOr1 {} LedOut1[5]~reg0 {} } { 0.000ns 0.000ns 10.400ns 6.100ns 0.000ns 3.000ns 0.500ns 2.800ns 2.800ns 5.900ns 0.500ns 3.700ns 2.700ns 3.000ns 0.500ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.000ns 2.000ns 2.400ns 2.700ns 2.700ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.400ns 2.700ns 1.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk LedOut1[5]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} LedOut1[5]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LedOut2\[6\] LedOut2\[6\]~reg0 18.400 ns register " "Info: tco from clock \"clk\" to destination pin \"LedOut2\[6\]\" through register \"LedOut2\[6\]~reg0\" is 18.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 17 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns LedOut2\[6\]~reg0 2 REG LC7_A19 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC7_A19; Fanout = 1; REG Node = 'LedOut2\[6\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk LedOut2[6]~reg0 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk LedOut2[6]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} LedOut2[6]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns + Longest register pin " "Info: + Longest register to pin delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LedOut2\[6\]~reg0 1 REG LC7_A19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_A19; Fanout = 1; REG Node = 'LedOut2\[6\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LedOut2[6]~reg0 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(5.000 ns) 10.000 ns LedOut2\[6\] 2 PIN PIN_24 0 " "Info: 2: + IC(5.000 ns) + CELL(5.000 ns) = 10.000 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'LedOut2\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { LedOut2[6]~reg0 LedOut2[6] } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 50.00 % ) " "Info: Total cell delay = 5.000 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 50.00 % ) " "Info: Total interconnect delay = 5.000 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { LedOut2[6]~reg0 LedOut2[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { LedOut2[6]~reg0 {} LedOut2[6] {} } { 0.000ns 5.000ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk LedOut2[6]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} LedOut2[6]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { LedOut2[6]~reg0 LedOut2[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { LedOut2[6]~reg0 {} LedOut2[6] {} } { 0.000ns 5.000ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Calculator:calc\|numberInput2\[2\] num2\[2\] opt2 15.200 ns register " "Info: th for register \"Calculator:calc\|numberInput2\[2\]\" (data pin = \"num2\[2\]\", clock pin = \"opt2\") is 15.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opt2 destination 35.900 ns + Longest register " "Info: + Longest clock path from clock \"opt2\" to destination register is 35.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opt2 1 CLK PIN_29 11 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 11; CLK Node = 'opt2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opt2 } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.400 ns) + CELL(2.700 ns) 23.400 ns Calculator:calc\|process_0~0 2 COMB LC7_I9 51 " "Info: 2: + IC(10.400 ns) + CELL(2.700 ns) = 23.400 ns; Loc. = LC7_I9; Fanout = 51; COMB Node = 'Calculator:calc\|process_0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { opt2 Calculator:calc|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.800 ns) + CELL(2.700 ns) 35.900 ns Calculator:calc\|numberInput2\[2\] 3 REG LC8_B32 5 " "Info: 3: + IC(9.800 ns) + CELL(2.700 ns) = 35.900 ns; Loc. = LC8_B32; Fanout = 5; REG Node = 'Calculator:calc\|numberInput2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.500 ns" { Calculator:calc|process_0~0 Calculator:calc|numberInput2[2] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.700 ns ( 43.73 % ) " "Info: Total cell delay = 15.700 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.200 ns ( 56.27 % ) " "Info: Total interconnect delay = 20.200 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "35.900 ns" { opt2 Calculator:calc|process_0~0 Calculator:calc|numberInput2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "35.900 ns" { opt2 {} opt2~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberInput2[2] {} } { 0.000ns 0.000ns 10.400ns 9.800ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 20.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns num2\[2\] 1 CLK PIN_34 3 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_34; Fanout = 3; CLK Node = 'num2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { num2[2] } "NODE_NAME" } } { "Main.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Main.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.000 ns) + CELL(2.400 ns) 20.700 ns Calculator:calc\|numberInput2\[2\] 2 REG LC8_B32 5 " "Info: 2: + IC(8.000 ns) + CELL(2.400 ns) = 20.700 ns; Loc. = LC8_B32; Fanout = 5; REG Node = 'Calculator:calc\|numberInput2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { num2[2] Calculator:calc|numberInput2[2] } "NODE_NAME" } } { "Calculator.vhd" "" { Text "C:/altera/90/quartus/CalculatorProject/Calculator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.700 ns ( 61.35 % ) " "Info: Total cell delay = 12.700 ns ( 61.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.000 ns ( 38.65 % ) " "Info: Total interconnect delay = 8.000 ns ( 38.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.700 ns" { num2[2] Calculator:calc|numberInput2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.700 ns" { num2[2] {} num2[2]~out {} Calculator:calc|numberInput2[2] {} } { 0.000ns 0.000ns 8.000ns } { 0.000ns 10.300ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "35.900 ns" { opt2 Calculator:calc|process_0~0 Calculator:calc|numberInput2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "35.900 ns" { opt2 {} opt2~out {} Calculator:calc|process_0~0 {} Calculator:calc|numberInput2[2] {} } { 0.000ns 0.000ns 10.400ns 9.800ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.700 ns" { num2[2] Calculator:calc|numberInput2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.700 ns" { num2[2] {} num2[2]~out {} Calculator:calc|numberInput2[2] {} } { 0.000ns 0.000ns 8.000ns } { 0.000ns 10.300ns 2.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 12:22:09 2022 " "Info: Processing ended: Tue Jun 14 12:22:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
