Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 26 20:55:11 2020
| Host         : Ori-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SampleDisplay_control_sets_placed.rpt
| Design       : SampleDisplay
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              96 |           35 |
| No           | No                    | Yes                    |             134 |           49 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             560 |          153 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------------------------------------------+------------------+------------------+----------------+--------------+
|          Clock Signal          |                   Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+---------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                 | key_de/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF         |                2 |              4 |         2.00 |
|  next_nums_reg[7]_i_2_n_1      |                                                   |                  |                1 |              4 |         4.00 |
|  seven_seg/clk_divider_reg[15] |                                                   | rst_IBUF         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                 | key_de/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                 | key_de/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                 | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF         |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG                 | key_de/key                                        | rst_IBUF         |                5 |             17 |         3.40 |
|  n_0_71_BUFG                   |                                                   |                  |               19 |             42 |         2.21 |
|  clk_IBUF_BUFG                 |                                                   |                  |               15 |             50 |         3.33 |
|  clk_IBUF_BUFG                 |                                                   | rst_IBUF         |               47 |            128 |         2.72 |
|  clk_IBUF_BUFG                 | key_de/op/E[0]                                    | rst_IBUF         |              140 |            512 |         3.66 |
+--------------------------------+---------------------------------------------------+------------------+------------------+----------------+--------------+


