\hypertarget{struct_l_p_t_m_r___mem_map}{}\doxysection{L\+P\+T\+M\+R\+\_\+\+Mem\+Map Struct Reference}
\label{struct_l_p_t_m_r___mem_map}\index{LPTMR\_MemMap@{LPTMR\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_m_r___mem_map_a4dcb593756f09d67e3d064d95e3f2d68}{C\+SR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_m_r___mem_map_a05f0c5c90722e5a1757c262c818d2462}{P\+SR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_m_r___mem_map_a28ac745e518d40e34527f5cf70f75d70}{C\+MR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_m_r___mem_map_adda036ea26ea5cc89d7957779c5680f0}{C\+NR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
L\+P\+T\+MR -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_l_p_t_m_r___mem_map_a28ac745e518d40e34527f5cf70f75d70}\label{struct_l_p_t_m_r___mem_map_a28ac745e518d40e34527f5cf70f75d70}} 
\index{LPTMR\_MemMap@{LPTMR\_MemMap}!CMR@{CMR}}
\index{CMR@{CMR}!LPTMR\_MemMap@{LPTMR\_MemMap}}
\doxysubsubsection{\texorpdfstring{CMR}{CMR}}
{\footnotesize\ttfamily uint32\+\_\+t L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+::\+C\+MR}

Low Power Timer Compare Register, offset\+: 0x8 \mbox{\Hypertarget{struct_l_p_t_m_r___mem_map_adda036ea26ea5cc89d7957779c5680f0}\label{struct_l_p_t_m_r___mem_map_adda036ea26ea5cc89d7957779c5680f0}} 
\index{LPTMR\_MemMap@{LPTMR\_MemMap}!CNR@{CNR}}
\index{CNR@{CNR}!LPTMR\_MemMap@{LPTMR\_MemMap}}
\doxysubsubsection{\texorpdfstring{CNR}{CNR}}
{\footnotesize\ttfamily uint32\+\_\+t L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+::\+C\+NR}

Low Power Timer Counter Register, offset\+: 0xC \mbox{\Hypertarget{struct_l_p_t_m_r___mem_map_a4dcb593756f09d67e3d064d95e3f2d68}\label{struct_l_p_t_m_r___mem_map_a4dcb593756f09d67e3d064d95e3f2d68}} 
\index{LPTMR\_MemMap@{LPTMR\_MemMap}!CSR@{CSR}}
\index{CSR@{CSR}!LPTMR\_MemMap@{LPTMR\_MemMap}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily uint32\+\_\+t L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+::\+C\+SR}

Low Power Timer Control Status Register, offset\+: 0x0 \mbox{\Hypertarget{struct_l_p_t_m_r___mem_map_a05f0c5c90722e5a1757c262c818d2462}\label{struct_l_p_t_m_r___mem_map_a05f0c5c90722e5a1757c262c818d2462}} 
\index{LPTMR\_MemMap@{LPTMR\_MemMap}!PSR@{PSR}}
\index{PSR@{PSR}!LPTMR\_MemMap@{LPTMR\_MemMap}}
\doxysubsubsection{\texorpdfstring{PSR}{PSR}}
{\footnotesize\ttfamily uint32\+\_\+t L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+::\+P\+SR}

Low Power Timer Prescale Register, offset\+: 0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
