///Register `CH_ENA_AD1` reader
pub type R = crate::R<CH_ENA_AD1_SPEC>;
///Register `CH_ENA_AD1` writer
pub type W = crate::W<CH_ENA_AD1_SPEC>;
///Field `CH_ENA(32-49)` reader - ch%s enable
pub type CH_ENA_R = crate::BitReader;
///Field `CH_ENA(32-49)` writer - ch%s enable
pub type CH_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///ch(32-49) enable
    ///
    ///NOTE: `n` is number of field in register. `n == 0` corresponds to `CH_ENA32` field
    #[inline(always)]
    pub fn ch_ena(&self, n: u8) -> CH_ENA_R {
        #[allow(clippy::no_effect)]
        [(); 18][n as usize];
        CH_ENA_R::new(((self.bits >> n) & 1) != 0)
    }
    ///Iterator for array of:
    ///ch(32-49) enable
    #[inline(always)]
    pub fn ch_ena_iter(&self) -> impl Iterator<Item = CH_ENA_R> + '_ {
        (0..18).map(move |n| CH_ENA_R::new(((self.bits >> n) & 1) != 0))
    }
    ///Bit 0 - ch32 enable
    #[inline(always)]
    pub fn ch_ena32(&self) -> CH_ENA_R {
        CH_ENA_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - ch33 enable
    #[inline(always)]
    pub fn ch_ena33(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - ch34 enable
    #[inline(always)]
    pub fn ch_ena34(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - ch35 enable
    #[inline(always)]
    pub fn ch_ena35(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - ch36 enable
    #[inline(always)]
    pub fn ch_ena36(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - ch37 enable
    #[inline(always)]
    pub fn ch_ena37(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - ch38 enable
    #[inline(always)]
    pub fn ch_ena38(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - ch39 enable
    #[inline(always)]
    pub fn ch_ena39(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - ch40 enable
    #[inline(always)]
    pub fn ch_ena40(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - ch41 enable
    #[inline(always)]
    pub fn ch_ena41(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - ch42 enable
    #[inline(always)]
    pub fn ch_ena42(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - ch43 enable
    #[inline(always)]
    pub fn ch_ena43(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - ch44 enable
    #[inline(always)]
    pub fn ch_ena44(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - ch45 enable
    #[inline(always)]
    pub fn ch_ena45(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - ch46 enable
    #[inline(always)]
    pub fn ch_ena46(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - ch47 enable
    #[inline(always)]
    pub fn ch_ena47(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - ch48 enable
    #[inline(always)]
    pub fn ch_ena48(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - ch49 enable
    #[inline(always)]
    pub fn ch_ena49(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 17) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CH_ENA_AD1")
            .field("ch_ena32", &self.ch_ena32())
            .field("ch_ena33", &self.ch_ena33())
            .field("ch_ena34", &self.ch_ena34())
            .field("ch_ena35", &self.ch_ena35())
            .field("ch_ena36", &self.ch_ena36())
            .field("ch_ena37", &self.ch_ena37())
            .field("ch_ena38", &self.ch_ena38())
            .field("ch_ena39", &self.ch_ena39())
            .field("ch_ena40", &self.ch_ena40())
            .field("ch_ena41", &self.ch_ena41())
            .field("ch_ena42", &self.ch_ena42())
            .field("ch_ena43", &self.ch_ena43())
            .field("ch_ena44", &self.ch_ena44())
            .field("ch_ena45", &self.ch_ena45())
            .field("ch_ena46", &self.ch_ena46())
            .field("ch_ena47", &self.ch_ena47())
            .field("ch_ena48", &self.ch_ena48())
            .field("ch_ena49", &self.ch_ena49())
            .finish()
    }
}
impl W {
    ///ch(32-49) enable
    ///
    ///NOTE: `n` is number of field in register. `n == 0` corresponds to `CH_ENA32` field
    #[inline(always)]
    #[must_use]
    pub fn ch_ena(&mut self, n: u8) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        #[allow(clippy::no_effect)]
        [(); 18][n as usize];
        CH_ENA_W::new(self, n)
    }
    ///Bit 0 - ch32 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena32(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 0)
    }
    ///Bit 1 - ch33 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena33(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 1)
    }
    ///Bit 2 - ch34 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena34(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 2)
    }
    ///Bit 3 - ch35 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena35(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 3)
    }
    ///Bit 4 - ch36 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena36(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 4)
    }
    ///Bit 5 - ch37 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena37(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 5)
    }
    ///Bit 6 - ch38 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena38(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 6)
    }
    ///Bit 7 - ch39 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena39(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 7)
    }
    ///Bit 8 - ch40 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena40(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 8)
    }
    ///Bit 9 - ch41 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena41(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 9)
    }
    ///Bit 10 - ch42 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena42(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 10)
    }
    ///Bit 11 - ch43 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena43(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 11)
    }
    ///Bit 12 - ch44 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena44(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 12)
    }
    ///Bit 13 - ch45 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena45(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 13)
    }
    ///Bit 14 - ch46 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena46(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 14)
    }
    ///Bit 15 - ch47 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena47(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 15)
    }
    ///Bit 16 - ch48 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena48(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 16)
    }
    ///Bit 17 - ch49 enable
    #[inline(always)]
    #[must_use]
    pub fn ch_ena49(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 17)
    }
}
/**channel enable register

You can [`read`](crate::generic::Reg::read) this register and get [`ch_ena_ad1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_ena_ad1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct CH_ENA_AD1_SPEC;
impl crate::RegisterSpec for CH_ENA_AD1_SPEC {
    type Ux = u32;
}
///`read()` method returns [`ch_ena_ad1::R`](R) reader structure
impl crate::Readable for CH_ENA_AD1_SPEC {}
///`write(|w| ..)` method takes [`ch_ena_ad1::W`](W) writer structure
impl crate::Writable for CH_ENA_AD1_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets CH_ENA_AD1 to value 0
impl crate::Resettable for CH_ENA_AD1_SPEC {
    const RESET_VALUE: u32 = 0;
}
