#Timing report of worst 46 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: num_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                         12.202    12.202
num_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701    13.903
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       3.104    17.008
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    18.541
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.237    21.778
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.406    23.184
g_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.887    27.070
g_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.322
g_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                           3.123    31.445
g_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.505    32.950
g_LUT3_O_I1_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                          2.400    35.350
g_LUT3_O_I1_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                           1.305    36.655
a_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     5.710    42.365
a_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    43.670
d_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     2.398    46.068
d_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    47.319
$iopadmap$counter.d.O_DAT[0] (BIDIR_CELL)                                           2.771    50.091
$iopadmap$counter.d.O_PAD_$out[0] (BIDIR_CELL)                                      9.809    59.900
out:d.outpad[0] (.output)                                                           0.000    59.900
data arrival time                                                                            59.900

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -59.900
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -59.900


#Path 2
Startpoint: num_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:f.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                         12.202    12.202
num_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701    13.903
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       3.104    17.008
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    18.541
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.237    21.778
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.406    23.184
a_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.664    26.848
a_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    28.310
b_mux4x0_Q_A_LUT2_O.t_frag.XSL[0] (T_FRAG)                                          2.613    30.923
b_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.406    32.329
e_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          3.578    35.907
e_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305    37.212
f_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           2.435    39.647
f_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.533    41.181
f_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     2.654    43.834
f_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    45.140
$iopadmap$counter.f.O_DAT[0] (BIDIR_CELL)                                           4.596    49.735
$iopadmap$counter.f.O_PAD_$out[0] (BIDIR_CELL)                                      9.809    59.544
out:f.outpad[0] (.output)                                                           0.000    59.544
data arrival time                                                                            59.544

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -59.544
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -59.544


#Path 3
Startpoint: num_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:b.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                         12.202    12.202
num_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701    13.903
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       3.104    17.008
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    18.541
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.237    21.778
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.406    23.184
g_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.887    27.070
g_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.322
g_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                           3.123    31.445
g_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.505    32.950
g_LUT3_O_I1_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                          2.400    35.350
g_LUT3_O_I1_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                           1.305    36.655
b_mux4x0_Q.t_frag.XAB[0] (T_FRAG)                                                   4.447    41.102
b_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                    1.305    42.407
$iopadmap$counter.b.O_DAT[0] (BIDIR_CELL)                                           6.668    49.075
$iopadmap$counter.b.O_PAD_$out[0] (BIDIR_CELL)                                      9.809    58.884
out:b.outpad[0] (.output)                                                           0.000    58.884
data arrival time                                                                            58.884

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -58.884
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -58.884


#Path 4
Startpoint: num_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:a.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                         12.202    12.202
num_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701    13.903
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       3.104    17.008
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    18.541
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.237    21.778
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.406    23.184
g_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.887    27.070
g_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.322
g_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                           3.123    31.445
g_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.505    32.950
g_LUT3_O_I1_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                          2.400    35.350
g_LUT3_O_I1_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                           1.305    36.655
a_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     5.710    42.365
a_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    43.670
$iopadmap$counter.a.O_DAT[0] (BIDIR_CELL)                                           5.301    48.971
$iopadmap$counter.a.O_PAD_$out[0] (BIDIR_CELL)                                      9.809    58.780
out:a.outpad[0] (.output)                                                           0.000    58.780
data arrival time                                                                            58.780

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -58.780
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -58.780


#Path 5
Startpoint: num_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:g.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                         12.202    12.202
num_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701    13.903
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       3.104    17.008
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    18.541
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.237    21.778
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.406    23.184
a_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.664    26.848
a_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    28.310
g_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.351    31.661
g_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462    33.123
g_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           3.157    36.280
g_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.406    37.686
g_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.710    41.397
g_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    42.702
$iopadmap$counter.g.O_DAT[0] (BIDIR_CELL)                                           5.917    48.619
$iopadmap$counter.g.O_PAD_$out[0] (BIDIR_CELL)                                      9.809    58.428
out:g.outpad[0] (.output)                                                           0.000    58.428
data arrival time                                                                            58.428

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -58.428
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -58.428


#Path 6
Startpoint: num_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:e.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                         12.202    12.202
num_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701    13.903
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       3.104    17.008
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    18.541
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.237    21.778
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.406    23.184
a_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.664    26.848
a_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    28.310
b_mux4x0_Q_A_LUT2_O.t_frag.XSL[0] (T_FRAG)                                          2.613    30.923
b_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.406    32.329
e_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          3.578    35.907
e_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305    37.212
e_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                                   3.843    41.055
e_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                    1.549    42.605
$iopadmap$counter.e.O_DAT[0] (BIDIR_CELL)                                           5.807    48.412
$iopadmap$counter.e.O_PAD_$out[0] (BIDIR_CELL)                                      9.809    58.221
out:e.outpad[0] (.output)                                                           0.000    58.221
data arrival time                                                                            58.221

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -58.221
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -58.221


#Path 7
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_5.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
num_dffe_Q_5_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                         4.398    62.124
num_dffe_Q_5_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.251    63.375
num_dffe_Q_5.QEN[0] (Q_FRAG)                                                                          3.657    67.032
data arrival time                                                                                              67.032

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dffe_Q_5.QCK[0] (Q_FRAG)                                                                          9.647     9.647
clock uncertainty                                                                                     0.000     9.647
cell setup time                                                                                      -0.591     9.056
data required time                                                                                              9.056
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              9.056
data arrival time                                                                                             -67.032
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -57.976


#Path 8
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_6.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.BAB[0] (C_FRAG)                                               4.586    52.117
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.305    53.422
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 3.564    56.987
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.251    58.238
num_dffe_Q_6_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         3.610    61.848
num_dffe_Q_6_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.406    63.254
num_dffe_Q_6.QEN[0] (Q_FRAG)                                                                          4.078    67.332
data arrival time                                                                                              67.332

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dffe_Q_6.QCK[0] (Q_FRAG)                                                                         10.351    10.351
clock uncertainty                                                                                     0.000    10.351
cell setup time                                                                                      -0.591     9.760
data required time                                                                                              9.760
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              9.760
data arrival time                                                                                             -67.332
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -57.571


#Path 9
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.BAB[0] (C_FRAG)                                               4.586    52.117
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.305    53.422
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 3.564    56.987
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.251    58.238
num_dffe_Q_2_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         3.544    61.782
num_dffe_Q_2_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    63.244
num_dffe_Q_2.QEN[0] (Q_FRAG)                                                                          3.986    67.230
data arrival time                                                                                              67.230

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dffe_Q_2.QCK[0] (Q_FRAG)                                                                         10.507    10.507
clock uncertainty                                                                                     0.000    10.507
cell setup time                                                                                      -0.591     9.916
data required time                                                                                              9.916
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              9.916
data arrival time                                                                                             -67.230
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -57.314


#Path 10
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
num_dffe_Q_1_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                         4.510    62.236
num_dffe_Q_1_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    63.541
num_dffe_Q_1.QEN[0] (Q_FRAG)                                                                          4.598    68.139
data arrival time                                                                                              68.139

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dffe_Q_1.QCK[0] (Q_FRAG)                                                                         11.810    11.810
clock uncertainty                                                                                     0.000    11.810
cell setup time                                                                                      -0.591    11.219
data required time                                                                                             11.219
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.219
data arrival time                                                                                             -68.139
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -56.920


#Path 11
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_3.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
num_dffe_Q_3_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                         4.440    62.165
num_dffe_Q_3_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    63.471
num_dffe_Q_3.QEN[0] (Q_FRAG)                                                                          3.173    66.643
data arrival time                                                                                              66.643

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dffe_Q_3.QCK[0] (Q_FRAG)                                                                         10.446    10.446
clock uncertainty                                                                                     0.000    10.446
cell setup time                                                                                      -0.591     9.855
data required time                                                                                              9.855
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              9.855
data arrival time                                                                                             -66.643
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -56.788


#Path 12
Startpoint: num_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                         12.202    12.202
num_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701    13.903
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       3.104    17.008
g_LUT3_O_I2_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    18.541
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.237    21.778
g_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.406    23.184
g_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.887    27.070
g_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.322
g_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                           3.123    31.445
g_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.505    32.950
g_LUT3_O_I1_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                          2.400    35.350
g_LUT3_O_I1_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                           1.305    36.655
c_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     4.277    40.933
c_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    42.238
$iopadmap$counter.c.O_DAT[0] (BIDIR_CELL)                                           4.658    46.896
$iopadmap$counter.c.O_PAD_$out[0] (BIDIR_CELL)                                      9.809    56.705
out:c.outpad[0] (.output)                                                           0.000    56.705
data arrival time                                                                            56.705

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -56.705
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -56.705


#Path 13
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.BAB[0] (C_FRAG)                                               4.586    52.117
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.305    53.422
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 3.564    56.987
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.251    58.238
num_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                           5.326    63.564
num_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.406    64.970
num_dffe_Q.QEN[0] (Q_FRAG)                                                                            2.503    67.473
data arrival time                                                                                              67.473

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                                           12.202    12.202
clock uncertainty                                                                                     0.000    12.202
cell setup time                                                                                      -0.591    11.611
data required time                                                                                             11.611
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.611
data arrival time                                                                                             -67.473
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -55.862


#Path 14
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_4.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.BAB[0] (C_FRAG)                                               4.586    52.117
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.305    53.422
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 3.564    56.987
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.251    58.238
num_dffe_Q_4_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         3.482    61.720
num_dffe_Q_4_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.406    63.126
num_dffe_Q_4.QEN[0] (Q_FRAG)                                                                          2.798    65.923
data arrival time                                                                                              65.923

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dffe_Q_4.QCK[0] (Q_FRAG)                                                                         11.184    11.184
clock uncertainty                                                                                     0.000    11.184
cell setup time                                                                                      -0.591    10.593
data required time                                                                                             10.593
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.593
data arrival time                                                                                             -65.923
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -55.330


#Path 15
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
delay_dff_Q_9_D_LUT3_O_21.t_frag.XAB[0] (T_FRAG)                                                      6.278    64.003
delay_dff_Q_9_D_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                                       1.305    65.309
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                         0.000    65.309
data arrival time                                                                                              65.309

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                       10.359    10.359
clock uncertainty                                                                                     0.000    10.359
cell setup time                                                                                       0.105    10.465
data required time                                                                                             10.465
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.465
data arrival time                                                                                             -65.309
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -54.844


#Path 16
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.BAB[0] (C_FRAG)                                               4.586    52.117
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.305    53.422
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 3.564    56.987
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.251    58.238
delay_dff_Q_9_D_LUT3_O_23.t_frag.XSL[0] (T_FRAG)                                                      5.390    63.628
delay_dff_Q_9_D_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                                                       1.462    65.090
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                         0.000    65.090
data arrival time                                                                                              65.090

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       10.360    10.360
clock uncertainty                                                                                     0.000    10.360
cell setup time                                                                                       0.105    10.465
data required time                                                                                             10.465
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.465
data arrival time                                                                                             -65.090
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -54.625


#Path 17
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.BAB[0] (C_FRAG)                                               4.586    52.117
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.305    53.422
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 3.564    56.987
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.251    58.238
delay_dff_Q_9_D_LUT3_O_19.t_frag.XSL[0] (T_FRAG)                                                      5.948    64.186
delay_dff_Q_9_D_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                                       1.462    65.648
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                         0.000    65.648
data arrival time                                                                                              65.648

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       11.494    11.494
clock uncertainty                                                                                     0.000    11.494
cell setup time                                                                                       0.105    11.599
data required time                                                                                             11.599
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.599
data arrival time                                                                                             -65.648
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -54.049


#Path 18
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.BAB[0] (C_FRAG)                                               4.586    52.117
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.305    53.422
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 3.564    56.987
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.251    58.238
delay_dff_Q_9_D_LUT3_O_24.t_frag.XSL[0] (T_FRAG)                                                      4.733    62.971
delay_dff_Q_9_D_LUT3_O_24.t_frag.XZ[0] (T_FRAG)                                                       1.462    64.433
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                         0.000    64.433
data arrival time                                                                                              64.433

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                       10.387    10.387
clock uncertainty                                                                                     0.000    10.387
cell setup time                                                                                       0.105    10.492
data required time                                                                                             10.492
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.492
data arrival time                                                                                             -64.433
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.940


#Path 19
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.BAB[0] (C_FRAG)                                               4.586    52.117
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.305    53.422
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 3.564    56.987
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.251    58.238
delay_dff_Q_9_D_LUT3_O_22.t_frag.XSL[0] (T_FRAG)                                                      5.040    63.278
delay_dff_Q_9_D_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                                                       1.462    64.740
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                         0.000    64.740
data arrival time                                                                                              64.740

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
clock uncertainty                                                                                     0.000    10.748
cell setup time                                                                                       0.105    10.853
data required time                                                                                             10.853
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.853
data arrival time                                                                                             -64.740
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.886


#Path 20
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
delay_dff_Q_9_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                                       4.434    62.159
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                        1.305    63.465
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                          0.000    63.465
data arrival time                                                                                              63.465

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                         9.604     9.604
clock uncertainty                                                                                     0.000     9.604
cell setup time                                                                                       0.105     9.709
data required time                                                                                              9.709
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              9.709
data arrival time                                                                                             -63.465
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.756


#Path 21
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
delay_dff_Q_9_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                       5.249    62.975
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                        1.305    64.280
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                          0.000    64.280
data arrival time                                                                                              64.280

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                        10.421    10.421
clock uncertainty                                                                                     0.000    10.421
cell setup time                                                                                       0.105    10.526
data required time                                                                                             10.526
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.526
data arrival time                                                                                             -64.280
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.754


#Path 22
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.BAB[0] (C_FRAG)                                               4.586    52.117
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.305    53.422
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 3.564    56.987
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.251    58.238
delay_dff_Q_9_D_LUT3_O_5.t_frag.XSL[0] (T_FRAG)                                                       4.486    62.724
delay_dff_Q_9_D_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                        1.462    64.186
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                          0.000    64.186
data arrival time                                                                                              64.186

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                        10.388    10.388
clock uncertainty                                                                                     0.000    10.388
cell setup time                                                                                       0.105    10.493
data required time                                                                                             10.493
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.493
data arrival time                                                                                             -64.186
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.693


#Path 23
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
delay_dff_Q_9_D_LUT3_O_18.t_frag.XAB[0] (T_FRAG)                                                      5.455    63.180
delay_dff_Q_9_D_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                                       1.305    64.486
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                         0.000    64.486
data arrival time                                                                                              64.486

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                       11.382    11.382
clock uncertainty                                                                                     0.000    11.382
cell setup time                                                                                       0.105    11.488
data required time                                                                                             11.488
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.488
data arrival time                                                                                             -64.486
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -52.998


#Path 24
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
delay_dff_Q_9_D_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                                       5.108    62.834
delay_dff_Q_9_D_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                        1.305    64.139
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                          0.000    64.139
data arrival time                                                                                              64.139

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                        11.220    11.220
clock uncertainty                                                                                     0.000    11.220
cell setup time                                                                                       0.105    11.326
data required time                                                                                             11.326
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.326
data arrival time                                                                                             -64.139
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -52.814


#Path 25
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.BAB[0] (C_FRAG)                                               4.586    52.117
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.305    53.422
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 3.564    56.987
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.251    58.238
delay_dff_Q_9_D_LUT3_O_6.t_frag.XSL[0] (T_FRAG)                                                       4.127    62.365
delay_dff_Q_9_D_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                        1.462    63.827
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                          0.000    63.827
data arrival time                                                                                              63.827

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                        11.247    11.247
clock uncertainty                                                                                     0.000    11.247
cell setup time                                                                                       0.105    11.353
data required time                                                                                             11.353
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.353
data arrival time                                                                                             -63.827
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -52.474


#Path 26
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.BAB[0] (C_FRAG)                                               4.586    52.117
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.305    53.422
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 3.564    56.987
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.251    58.238
delay_dff_Q_9_D_LUT3_O_17.t_frag.XSL[0] (T_FRAG)                                                      5.168    63.406
delay_dff_Q_9_D_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                                       1.462    64.868
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                         0.000    64.868
data arrival time                                                                                              64.868

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                       12.354    12.354
clock uncertainty                                                                                     0.000    12.354
cell setup time                                                                                       0.105    12.460
data required time                                                                                             12.460
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.460
data arrival time                                                                                             -64.868
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -52.408


#Path 27
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.BAB[0] (C_FRAG)                                               4.586    52.117
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.305    53.422
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 3.564    56.987
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.251    58.238
delay_dff_Q_9_D_LUT3_O_12.t_frag.XSL[0] (T_FRAG)                                                      5.423    63.661
delay_dff_Q_9_D_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                                       1.462    65.123
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                         0.000    65.123
data arrival time                                                                                              65.123

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                       12.969    12.969
clock uncertainty                                                                                     0.000    12.969
cell setup time                                                                                       0.105    13.075
data required time                                                                                             13.075
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.075
data arrival time                                                                                             -65.123
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -52.048


#Path 28
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
delay_dff_Q_9_D_LUT3_O_16.t_frag.XAB[0] (T_FRAG)                                                      5.203    62.929
delay_dff_Q_9_D_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                                       1.305    64.234
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                         0.000    64.234
data arrival time                                                                                              64.234

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                       12.279    12.279
clock uncertainty                                                                                     0.000    12.279
cell setup time                                                                                       0.105    12.385
data required time                                                                                             12.385
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.385
data arrival time                                                                                             -64.234
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.850


#Path 29
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
delay_dff_Q_9_D_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                                                      6.072    63.798
delay_dff_Q_9_D_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                                       1.305    65.103
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                         0.000    65.103
data arrival time                                                                                              65.103

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                       13.167    13.167
clock uncertainty                                                                                     0.000    13.167
cell setup time                                                                                       0.105    13.272
data required time                                                                                             13.272
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.272
data arrival time                                                                                             -65.103
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.831


#Path 30
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
delay_dff_Q_9_D_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                                       5.165    62.891
delay_dff_Q_9_D_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                        1.305    64.196
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                          0.000    64.196
data arrival time                                                                                              64.196

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                        12.270    12.270
clock uncertainty                                                                                     0.000    12.270
cell setup time                                                                                       0.105    12.375
data required time                                                                                             12.375
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.375
data arrival time                                                                                             -64.196
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.820


#Path 31
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
delay_dff_Q_9_D_LUT3_O_20.t_frag.XAB[0] (T_FRAG)                                                      5.093    62.819
delay_dff_Q_9_D_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                                       1.305    64.124
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                         0.000    64.124
data arrival time                                                                                              64.124

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                       12.255    12.255
clock uncertainty                                                                                     0.000    12.255
cell setup time                                                                                       0.105    12.361
data required time                                                                                             12.361
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.361
data arrival time                                                                                             -64.124
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.763


#Path 32
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.BAB[0] (C_FRAG)                                               4.586    52.117
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.305    53.422
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 3.564    56.987
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.251    58.238
delay_dff_Q_9_D_LUT3_O_11.t_frag.XSL[0] (T_FRAG)                                                      6.216    64.454
delay_dff_Q_9_D_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                                       1.462    65.916
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                         0.000    65.916
data arrival time                                                                                              65.916

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                       14.075    14.075
clock uncertainty                                                                                     0.000    14.075
cell setup time                                                                                       0.105    14.181
data required time                                                                                             14.181
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             14.181
data arrival time                                                                                             -65.916
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.735


#Path 33
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
delay_dff_Q_9_D_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                                       4.903    62.628
delay_dff_Q_9_D_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                                        1.305    63.934
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                         0.000    63.934
data arrival time                                                                                              63.934

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                       12.414    12.414
clock uncertainty                                                                                     0.000    12.414
cell setup time                                                                                       0.105    12.520
data required time                                                                                             12.520
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.520
data arrival time                                                                                             -63.934
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.414


#Path 34
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
delay_dff_Q_9_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                               2.668    54.999
delay_dff_Q_9_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.251    56.250
delay_dff_Q_9_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                         4.784    61.034
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    62.496
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                          0.000    62.496
data arrival time                                                                                              62.496

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                        11.221    11.221
clock uncertainty                                                                                     0.000    11.221
cell setup time                                                                                       0.105    11.326
data required time                                                                                             11.326
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.326
data arrival time                                                                                             -62.496
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.170


#Path 35
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.BAB[0] (C_FRAG)                                               4.586    52.117
delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.305    53.422
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                 3.564    56.987
num_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                  1.251    58.238
delay_dff_Q_9_D_LUT3_O_13.t_frag.XSL[0] (T_FRAG)                                                      5.557    63.795
delay_dff_Q_9_D_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                                       1.462    65.257
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                         0.000    65.257
data arrival time                                                                                              65.257

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                       14.035    14.035
clock uncertainty                                                                                     0.000    14.035
cell setup time                                                                                       0.105    14.141
data required time                                                                                             14.141
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             14.141
data arrival time                                                                                             -65.257
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.116


#Path 36
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
delay_dff_Q_9_D_LUT3_O_15.t_frag.XAB[0] (T_FRAG)                                                      5.374    63.100
delay_dff_Q_9_D_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                                       1.305    64.405
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                         0.000    64.405
data arrival time                                                                                              64.405

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                       13.247    13.247
clock uncertainty                                                                                     0.000    13.247
cell setup time                                                                                       0.105    13.352
data required time                                                                                             13.352
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.352
data arrival time                                                                                             -64.405
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.053


#Path 37
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
delay_dff_Q_9_D_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                                                      6.901    64.626
delay_dff_Q_9_D_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                                       1.305    65.932
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                         0.000    65.932
data arrival time                                                                                              65.932

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                       14.895    14.895
clock uncertainty                                                                                     0.000    14.895
cell setup time                                                                                       0.105    15.001
data required time                                                                                             15.001
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             15.001
data arrival time                                                                                             -65.932
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.931


#Path 38
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
delay_dff_Q_9_D_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                                                       5.358    63.083
delay_dff_Q_9_D_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                                        1.305    64.389
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                         0.000    64.389
data arrival time                                                                                              64.389

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                       13.919    13.919
clock uncertainty                                                                                     0.000    13.919
cell setup time                                                                                       0.105    14.024
data required time                                                                                             14.024
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             14.024
data arrival time                                                                                             -64.389
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.364


#Path 39
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       10.748    10.748
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    12.449
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  2.793    15.242
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593    16.835
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.507    21.342
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    22.338
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.474    25.812
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    26.808
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.548    31.355
delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.351
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.457    36.808
delay_dff_Q_9_D_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    37.804
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.841    42.645
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.640
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.640    46.280
delay_dff_Q_9_D_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.251    47.531
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       3.494    51.025
num_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    52.330
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 4.400    56.730
num_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    57.726
delay_dff_Q_9_D_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                                       4.290    62.016
delay_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                        1.305    63.321
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                          0.000    63.321
data arrival time                                                                                              63.321

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                        13.058    13.058
clock uncertainty                                                                                     0.000    13.058
cell setup time                                                                                       0.105    13.164
data required time                                                                                             13.164
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.164
data arrival time                                                                                             -63.321
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.157


#Path 40
Startpoint: num_dffe_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q_6.QCK[0] (Q_FRAG)                                                       10.351    10.351
num_dffe_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    12.053
g_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 4.156    16.209
g_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    17.460
g_LUT3_O_I0_LUT2_O_I0_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                2.692    20.152
g_LUT3_O_I0_LUT2_O_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                 1.251    21.403
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.379    25.782
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    27.087
num_dffe_Q.QD[0] (Q_FRAG)                                                           0.000    27.087
data arrival time                                                                            27.087

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                         12.202    12.202
clock uncertainty                                                                   0.000    12.202
cell setup time                                                                     0.105    12.307
data required time                                                                           12.307
---------------------------------------------------------------------------------------------------
data required time                                                                           12.307
data arrival time                                                                           -27.087
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -14.780


#Path 41
Startpoint: num_dffe_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q_6.QCK[0] (Q_FRAG)                                                       10.351    10.351
num_dffe_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    12.053
g_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 4.156    16.209
g_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    17.460
g_LUT3_O_I0_LUT2_O_I0_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                2.692    20.152
g_LUT3_O_I0_LUT2_O_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                 1.251    21.403
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.636    25.040
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.345
num_dffe_Q_1.QD[0] (Q_FRAG)                                                         0.000    26.345
data arrival time                                                                            26.345

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
num_dffe_Q_1.QCK[0] (Q_FRAG)                                                       11.810    11.810
clock uncertainty                                                                   0.000    11.810
cell setup time                                                                     0.105    11.916
data required time                                                                           11.916
---------------------------------------------------------------------------------------------------
data required time                                                                           11.916
data arrival time                                                                           -26.345
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -14.429


#Path 42
Startpoint: num_dffe_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
num_dffe_Q_6.QCK[0] (Q_FRAG)                                     10.351    10.351
num_dffe_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                     1.701    12.053
num_dffe_Q_6_D_LUT1_O.f_frag.FS[0] (F_FRAG)                       4.658    16.711
num_dffe_Q_6_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                       0.612    17.323
num_dffe_Q_6.QD[0] (Q_FRAG)                                       5.267    22.590
data arrival time                                                          22.590

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
num_dffe_Q_6.QCK[0] (Q_FRAG)                                     10.351    10.351
clock uncertainty                                                 0.000    10.351
cell setup time                                                   0.105    10.457
data required time                                                         10.457
---------------------------------------------------------------------------------
data required time                                                         10.457
data arrival time                                                         -22.590
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -12.133


#Path 43
Startpoint: num_dffe_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
num_dffe_Q_6.QCK[0] (Q_FRAG)                                              10.351    10.351
num_dffe_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                              1.701    12.053
g_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.156    16.209
g_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    17.460
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.532    20.992
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    22.297
num_dffe_Q_3.QD[0] (Q_FRAG)                                                0.000    22.297
data arrival time                                                                   22.297

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
num_dffe_Q_3.QCK[0] (Q_FRAG)                                              10.446    10.446
clock uncertainty                                                          0.000    10.446
cell setup time                                                            0.105    10.551
data required time                                                                  10.551
------------------------------------------------------------------------------------------
data required time                                                                  10.551
data arrival time                                                                  -22.297
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -11.746


#Path 44
Startpoint: num_dffe_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                     0.000     0.000
num_dffe_Q_6.QCK[0] (Q_FRAG)                                                10.351    10.351
num_dffe_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                1.701    12.053
g_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                          4.156    16.209
g_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.251    17.460
g_LUT3_O_I0_LUT2_O_I0_LUT3_I2_1.t_frag.XAB[0] (T_FRAG)                       2.400    19.860
g_LUT3_O_I0_LUT2_O_I0_LUT3_I2_1.t_frag.XZ[0] (T_FRAG)                        1.305    21.165
num_dffe_Q_2.QD[0] (Q_FRAG)                                                  0.000    21.165
data arrival time                                                                     21.165

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                     0.000     0.000
num_dffe_Q_2.QCK[0] (Q_FRAG)                                                10.507    10.507
clock uncertainty                                                            0.000    10.507
cell setup time                                                              0.105    10.613
data required time                                                                    10.613
--------------------------------------------------------------------------------------------
data required time                                                                    10.613
data arrival time                                                                    -21.165
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -10.552


#Path 45
Startpoint: num_dffe_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
num_dffe_Q_6.QCK[0] (Q_FRAG)                                                         10.351    10.351
num_dffe_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701    12.053
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                       4.678    16.731
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                        1.305    18.036
num_dffe_Q_5.QD[0] (Q_FRAG)                                                           0.000    18.036
data arrival time                                                                              18.036

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
num_dffe_Q_5.QCK[0] (Q_FRAG)                                                          9.647     9.647
clock uncertainty                                                                     0.000     9.647
cell setup time                                                                       0.105     9.752
data required time                                                                              9.752
-----------------------------------------------------------------------------------------------------
data required time                                                                              9.752
data arrival time                                                                             -18.036
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -8.284


#Path 46
Startpoint: num_dffe_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
num_dffe_Q_5.QCK[0] (Q_FRAG)                                                          9.647     9.647
num_dffe_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701    11.348
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                       6.292    17.640
g_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                        1.462    19.102
num_dffe_Q_4.QD[0] (Q_FRAG)                                                           0.000    19.102
data arrival time                                                                              19.102

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
num_dffe_Q_4.QCK[0] (Q_FRAG)                                                         11.184    11.184
clock uncertainty                                                                     0.000    11.184
cell setup time                                                                       0.105    11.290
data required time                                                                             11.290
-----------------------------------------------------------------------------------------------------
data required time                                                                             11.290
data arrival time                                                                             -19.102
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -7.812


#End of timing report
