<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver dma v8_0: xaxidma_g.c File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xaxidma_g.c File Reference</h1><code>#include &quot;xparameters.h&quot;</code><br/>
<code>#include &quot;<a class="el" href="xaxidma_8h.html">xaxidma.h</a>&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__g_8c.html#a7501e52fb48e501b8116016c23f5e2b9">XPAR_AXIDMA_0_INCLUDE_SG</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td colspan="2"><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__g_8c.html#a03f35763215a8553e7020d4ee19ab174">XAxiDma_ConfigTable</a> []</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Provide a template for user to define their own hardware settings.</p>
<p>If using XPS, then XPS will automatically generate this file.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- -------------------------------------------------------
 1.00a jz   08/16/10 First release
 2.00a jz   08/10/10 Second release, added in <a class="el" href="xaxidma__g_8c.html">xaxidma_g.c</a>, <a class="el" href="xaxidma__sinit_8c.html">xaxidma_sinit.c</a>,
                     updated tcl file, added <a class="el" href="xaxidma__porting__guide_8h.html">xaxidma_porting_guide.h</a>
 3.00a jz   11/22/10 Support IP core parameters change
 4.00a rkv  02/22/11 Added support for simple DMA mode
 6.00a srt  01/24/12 Added support for Multi-Channel DMA mode
 7.02a srt  01/23/13 Replaced *_TDATA_WIDTH parameters to *_DATA_WIDTH
		      (CR 691867)</pre><pre> </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a7501e52fb48e501b8116016c23f5e2b9"></a><!-- doxytag: member="xaxidma_g.c::XPAR_AXIDMA_0_INCLUDE_SG" ref="a7501e52fb48e501b8116016c23f5e2b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPAR_AXIDMA_0_INCLUDE_SG&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="a03f35763215a8553e7020d4ee19ab174"></a><!-- doxytag: member="xaxidma_g.c::XAxiDma_ConfigTable" ref="a03f35763215a8553e7020d4ee19ab174" args="[]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_axi_dma___config.html">XAxiDma_Config</a> <a class="el" href="xaxidma__g_8c.html#a03f35763215a8553e7020d4ee19ab174">XAxiDma_ConfigTable</a>[]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment">
{
        {
                XPAR_AXIDMA_0_DEVICE_ID,
                XPAR_AXIDMA_0_BASEADDR,
                XPAR_AXIDMA_0_SG_INCLUDE_STSCNTRL_STRM,
                XPAR_AXIDMA_0_INCLUDE_MM2S,
                XPAR_AXIDMA_0_INCLUDE_MM2S_DRE,
                XPAR_AXIDMA_0_M_AXI_MM2S_DATA_WIDTH,
                XPAR_AXIDMA_0_INCLUDE_S2MM,
                XPAR_AXIDMA_0_INCLUDE_S2MM_DRE,
                XPAR_AXIDMA_0_M_AXI_S2MM_DATA_WIDTH,
                <a class="code" href="xaxidma__g_8c.html#a7501e52fb48e501b8116016c23f5e2b9">XPAR_AXIDMA_0_INCLUDE_SG</a>,
                XPAR_AXIDMA_0_NUM_MM2S_CHANNELS,
                XPAR_AXIDMA_0_NUM_S2MM_CHANNELS
        }
}
</pre></div>
</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
