-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
-- Date        : Thu Feb  8 18:35:54 2018
-- Host        : ubuntu running 64-bit Ubuntu 16.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top system_axi_vdma_1_0 -prefix
--               system_axi_vdma_1_0_ system_axi_vdma_1_0_sim_netlist.vhdl
-- Design      : system_axi_vdma_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_mm2s_dre is
  port (
    sig_enable_input_rdy : out STD_LOGIC;
    dm2linebuf_mm2s_tvalid : out STD_LOGIC;
    sig_flush_db1 : out STD_LOGIC;
    sig_tlast_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[0]_0\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\ : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_strb_skid_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_strb_skid_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_strb_skid_reg_reg[1]_2\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_dre_tvalid_i_reg_0 : in STD_LOGIC;
    lsig_cmd_loaded : in STD_LOGIC;
    empty : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : in STD_LOGIC;
    sig_flush_db1018_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    wr_tmp : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_3\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_7_out : in STD_LOGIC
  );
end system_axi_vdma_1_0_axi_datamover_mm2s_dre;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_mm2s_dre is
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_muxfarm_32.sig_shift_case_reg_reg[0]_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\ : STD_LOGIC;
  signal \^dm2linebuf_mm2s_tvalid\ : STD_LOGIC;
  signal p_0_in31_in : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal sig_advance_pipe_data58_out : STD_LOGIC;
  signal \sig_delay_mux_bus[0]_11\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[0]_8\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_delay_mux_bus[1]_0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_delay_mux_bus[1]_10\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sig_dest_align_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_dre_tvalid_i_i_1_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_2_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_3_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_4_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_5_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_6_n_0 : STD_LOGIC;
  signal \^sig_enable_input_rdy\ : STD_LOGIC;
  signal \sig_final_mux_bus[0]_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[0]_5\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[1]_2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[1]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[2]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[2]_7\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[3]_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sig_flush_db1\ : STD_LOGIC;
  signal sig_flush_db1_i_1_n_0 : STD_LOGIC;
  signal sig_flush_db2 : STD_LOGIC;
  signal sig_flush_db2_i_1_n_0 : STD_LOGIC;
  signal \sig_pass_mux_bus[3]_1\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sig_shift_case_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sig_strb_skid_reg_reg[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^sig_strb_skid_reg_reg[1]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^sig_strb_skid_reg_reg[1]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^sig_strb_skid_reg_reg[1]_2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sig_tlast_out_i_1_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_2_n_0 : STD_LOGIC;
  signal \^sig_tlast_out_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of sig_dre_tvalid_i_i_4 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of sig_dre_tvalid_i_i_5 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of sig_flush_db2_i_1 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of sig_tlast_out_i_2 : label is "soft_lutpair55";
begin
  \GEN_MUXFARM_32.sig_shift_case_reg_reg[0]_0\ <= \^gen_muxfarm_32.sig_shift_case_reg_reg[0]_0\;
  dm2linebuf_mm2s_tvalid <= \^dm2linebuf_mm2s_tvalid\;
  sig_enable_input_rdy <= \^sig_enable_input_rdy\;
  sig_flush_db1 <= \^sig_flush_db1\;
  \sig_strb_skid_reg_reg[1]\(8 downto 0) <= \^sig_strb_skid_reg_reg[1]\(8 downto 0);
  \sig_strb_skid_reg_reg[1]_0\(8 downto 0) <= \^sig_strb_skid_reg_reg[1]_0\(8 downto 0);
  \sig_strb_skid_reg_reg[1]_1\(8 downto 0) <= \^sig_strb_skid_reg_reg[1]_1\(8 downto 0);
  \sig_strb_skid_reg_reg[1]_2\(8 downto 0) <= \^sig_strb_skid_reg_reg[1]_2\(8 downto 0);
  sig_tlast_out_reg_0(0) <= \^sig_tlast_out_reg_0\(0);
\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(0),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(0),
      O => \sig_delay_mux_bus[0]_11\(0)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(1),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(1),
      O => \sig_delay_mux_bus[0]_11\(1)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(2),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(2),
      O => \sig_delay_mux_bus[0]_11\(2)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(3),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(3),
      O => \sig_delay_mux_bus[0]_11\(3)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(4),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(4),
      O => \sig_delay_mux_bus[0]_11\(4)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(5),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(5),
      O => \sig_delay_mux_bus[0]_11\(5)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(6),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(6),
      O => \sig_delay_mux_bus[0]_11\(6)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(7),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(7),
      O => \sig_delay_mux_bus[0]_11\(7)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2CCE200"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      I1 => sig_shift_case_reg(1),
      I2 => p_0_in31_in,
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      O => \sig_delay_mux_bus[0]_8\(8)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0\,
      I1 => sig_advance_pipe_data58_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A0A0A8080000"
    )
        port map (
      I0 => sig_advance_pipe_data58_out,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      I2 => sig_shift_case_reg(1),
      I3 => p_0_in31_in,
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      O => p_40_out
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(9),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(9),
      O => \sig_delay_mux_bus[0]_11\(9)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D331DFF"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      I1 => sig_shift_case_reg(0),
      I2 => p_0_in31_in,
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444440040"
    )
        port map (
      I0 => sig_dre_tvalid_i_reg_0,
      I1 => \^sig_enable_input_rdy\,
      I2 => lsig_cmd_loaded,
      I3 => empty,
      I4 => \^sig_flush_db1\,
      I5 => sig_flush_db2,
      O => sig_advance_pipe_data58_out
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \sig_delay_mux_bus[0]_11\(0),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(0),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \sig_delay_mux_bus[0]_11\(1),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(1),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \sig_delay_mux_bus[0]_11\(2),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(2),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \sig_delay_mux_bus[0]_11\(3),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(3),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \sig_delay_mux_bus[0]_11\(4),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(4),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \sig_delay_mux_bus[0]_11\(5),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(5),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \sig_delay_mux_bus[0]_11\(6),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(6),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \sig_delay_mux_bus[0]_11\(7),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(7),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \sig_delay_mux_bus[0]_8\(8),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(8),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \sig_delay_mux_bus[0]_11\(9),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(9),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(0),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      O => \sig_delay_mux_bus[1]_10\(0)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(1),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      O => \sig_delay_mux_bus[1]_10\(1)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(2),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      O => \sig_delay_mux_bus[1]_10\(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(3),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      O => \sig_delay_mux_bus[1]_10\(3)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(4),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      O => \sig_delay_mux_bus[1]_10\(4)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(5),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      O => \sig_delay_mux_bus[1]_10\(5)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(6),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      O => \sig_delay_mux_bus[1]_10\(6)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(7),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      O => \sig_delay_mux_bus[1]_10\(7)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => p_0_in31_in,
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      O => \sig_delay_mux_bus[1]_0\(8)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4700FFFF"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      I1 => sig_shift_case_reg(0),
      I2 => p_0_in31_in,
      I3 => sig_advance_pipe_data58_out,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sig_advance_pipe_data58_out,
      I1 => p_0_in31_in,
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      O => p_36_out
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(9),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      O => \sig_delay_mux_bus[1]_10\(9)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]_10\(0),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(0),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]_10\(1),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(1),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]_10\(2),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(2),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]_10\(3),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(3),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]_10\(4),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(4),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]_10\(5),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(5),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]_10\(6),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(6),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]_10\(7),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(7),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]_0\(8),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(8),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]_10\(9),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(9),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in31_in,
      I1 => sig_advance_pipe_data58_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in31_in,
      I1 => sig_advance_pipe_data58_out,
      O => p_32_out
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(0),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(1),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(2),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(3),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(4),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(5),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(6),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(7),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => p_0_in31_in,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(8),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(9),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => sig_dre_tvalid_i_reg_0,
      I1 => \^sig_flush_db1\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_3\(0),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(0),
      R => \gen_wr_a.gen_word_narrow.mem_reg_0_1\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_3\(1),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(1),
      R => \gen_wr_a.gen_word_narrow.mem_reg_0_1\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_3\(2),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(2),
      R => \gen_wr_a.gen_word_narrow.mem_reg_0_1\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_3\(3),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(3),
      R => \gen_wr_a.gen_word_narrow.mem_reg_0_1\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_3\(4),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(4),
      R => \gen_wr_a.gen_word_narrow.mem_reg_0_1\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_3\(5),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(5),
      R => \gen_wr_a.gen_word_narrow.mem_reg_0_1\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_3\(6),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(6),
      R => \gen_wr_a.gen_word_narrow.mem_reg_0_1\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_3\(7),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(7),
      R => \gen_wr_a.gen_word_narrow.mem_reg_0_1\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_3\(8),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      R => \gen_wr_a.gen_word_narrow.mem_reg_0_1\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_3\(9),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(9),
      R => \gen_wr_a.gen_word_narrow.mem_reg_0_1\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_0\(0),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(0),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_0\(1),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(1),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_0\(2),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(2),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_0\(3),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(3),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_0\(4),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(4),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_0\(5),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(5),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_0\(6),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(6),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_0\(7),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(7),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_0\(8),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_0\(9),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(9),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(0),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(0),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(1),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(1),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(2),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(2),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(3),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(3),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(4),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(4),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(5),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(5),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(6),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(6),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(7),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(7),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(8),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(9),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(9),
      R => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0),
      D => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\(0),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      R => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0),
      D => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\(1),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      R => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0),
      D => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\(2),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      R => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0),
      D => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\(3),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      R => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0),
      D => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\(4),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      R => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0),
      D => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\(5),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      R => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0),
      D => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\(6),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      R => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0),
      D => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\(7),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      R => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0),
      D => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\(8),
      Q => p_0_in31_in,
      R => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0),
      D => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\(9),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      R => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\(0)
    );
\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => sig_dest_align_i(0),
      I1 => Q(0),
      I2 => p_8_out,
      I3 => \^gen_muxfarm_32.sig_shift_case_reg_reg[0]_0\,
      I4 => sig_shift_case_reg(0),
      O => \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0\
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4FFFF4BB40000"
    )
        port map (
      I0 => Q(0),
      I1 => sig_dest_align_i(0),
      I2 => sig_dest_align_i(1),
      I3 => Q(1),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_4_n_0\,
      I5 => sig_shift_case_reg(1),
      O => \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0\
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000A8"
    )
        port map (
      I0 => p_7_out,
      I1 => \^sig_strb_skid_reg_reg[1]\(8),
      I2 => \^sig_strb_skid_reg_reg[1]_1\(8),
      I3 => \^sig_strb_skid_reg_reg[1]_2\(8),
      I4 => \^sig_strb_skid_reg_reg[1]_0\(8),
      O => sig_dest_align_i(0)
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A08"
    )
        port map (
      I0 => p_7_out,
      I1 => \^sig_strb_skid_reg_reg[1]_0\(8),
      I2 => \^sig_strb_skid_reg_reg[1]_2\(8),
      I3 => \^sig_strb_skid_reg_reg[1]_1\(8),
      O => sig_dest_align_i(1)
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => p_8_out,
      I1 => \gen_fwft.empty_fwft_i_reg\,
      I2 => sig_dre_tvalid_i_reg_0,
      I3 => \^sig_flush_db1\,
      I4 => sig_flush_db2,
      I5 => \^sig_enable_input_rdy\,
      O => \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_4_n_0\
    );
\GEN_MUXFARM_32.sig_shift_case_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0\,
      Q => sig_shift_case_reg(0),
      R => SR(0)
    );
\GEN_MUXFARM_32.sig_shift_case_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0\,
      Q => sig_shift_case_reg(1),
      R => SR(0)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(0),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(0),
      O => \sig_final_mux_bus[0]_4\(0)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(1),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(1),
      O => \sig_final_mux_bus[0]_4\(1)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(2),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(2),
      O => \sig_final_mux_bus[0]_4\(2)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(3),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(3),
      O => \sig_final_mux_bus[0]_4\(3)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(4),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(4),
      O => \sig_final_mux_bus[0]_4\(4)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(5),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(5),
      O => \sig_final_mux_bus[0]_4\(5)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(6),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(6),
      O => \sig_final_mux_bus[0]_4\(6)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(7),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(7),
      O => \sig_final_mux_bus[0]_4\(7)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FD0000FFFFFFFF"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(8),
      I4 => wr_tmp,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => sig_advance_pipe_data58_out,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(8),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      O => p_28_out
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(8),
      O => \sig_final_mux_bus[0]_5\(8)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]_4\(0),
      Q => \^sig_strb_skid_reg_reg[1]\(0),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]_4\(1),
      Q => \^sig_strb_skid_reg_reg[1]\(1),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]_4\(2),
      Q => \^sig_strb_skid_reg_reg[1]\(2),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]_4\(3),
      Q => \^sig_strb_skid_reg_reg[1]\(3),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]_4\(4),
      Q => \^sig_strb_skid_reg_reg[1]\(4),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]_4\(5),
      Q => \^sig_strb_skid_reg_reg[1]\(5),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]_4\(6),
      Q => \^sig_strb_skid_reg_reg[1]\(6),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]_4\(7),
      Q => \^sig_strb_skid_reg_reg[1]\(7),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]_5\(8),
      Q => \^sig_strb_skid_reg_reg[1]\(8),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(0),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(0),
      O => \sig_final_mux_bus[1]_9\(0)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(1),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(1),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(1),
      O => \sig_final_mux_bus[1]_9\(1)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(2),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(2),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(2),
      O => \sig_final_mux_bus[1]_9\(2)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(3),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(3),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(3),
      O => \sig_final_mux_bus[1]_9\(3)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(4),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(4),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(4),
      O => \sig_final_mux_bus[1]_9\(4)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(5),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(5),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(5),
      O => \sig_final_mux_bus[1]_9\(5)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(6),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(6),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(6),
      O => \sig_final_mux_bus[1]_9\(6)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(7),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(7),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(7),
      O => \sig_final_mux_bus[1]_9\(7)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sig_final_mux_bus[1]_2\(8),
      I1 => wr_tmp,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA822A02A8802800"
    )
        port map (
      I0 => sig_advance_pipe_data58_out,
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(8),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      O => p_24_out
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF0F0AA"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(8),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      O => \sig_final_mux_bus[1]_2\(8)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]_9\(0),
      Q => \^sig_strb_skid_reg_reg[1]_0\(0),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]_9\(1),
      Q => \^sig_strb_skid_reg_reg[1]_0\(1),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]_9\(2),
      Q => \^sig_strb_skid_reg_reg[1]_0\(2),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]_9\(3),
      Q => \^sig_strb_skid_reg_reg[1]_0\(3),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]_9\(4),
      Q => \^sig_strb_skid_reg_reg[1]_0\(4),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]_9\(5),
      Q => \^sig_strb_skid_reg_reg[1]_0\(5),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]_9\(6),
      Q => \^sig_strb_skid_reg_reg[1]_0\(6),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]_9\(7),
      Q => \^sig_strb_skid_reg_reg[1]_0\(7),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]_2\(8),
      Q => \^sig_strb_skid_reg_reg[1]_0\(8),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(0),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(0),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(0),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(0),
      O => \sig_final_mux_bus[2]_6\(0)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC0C0A0AFC0C"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(1),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(1),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(1),
      O => \sig_final_mux_bus[2]_6\(1)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC0C0A0AFC0C"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(2),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(2),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(2),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(2),
      O => \sig_final_mux_bus[2]_6\(2)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC0C0A0AFC0C"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(3),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(3),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(3),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(3),
      O => \sig_final_mux_bus[2]_6\(3)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(4),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(4),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(4),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(4),
      O => \sig_final_mux_bus[2]_6\(4)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC0C0A0AFC0C"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(5),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(5),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(5),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(5),
      O => \sig_final_mux_bus[2]_6\(5)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC0C0A0AFC0C"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(6),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(6),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(6),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(6),
      O => \sig_final_mux_bus[2]_6\(6)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC0C0A0AFC0C"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(7),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(7),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(7),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(7),
      O => \sig_final_mux_bus[2]_6\(7)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sig_final_mux_bus[2]_7\(8),
      I1 => wr_tmp,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data58_out,
      I1 => \sig_final_mux_bus[2]_7\(8),
      O => p_20_out
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(8),
      O => \sig_final_mux_bus[2]_7\(8)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]_6\(0),
      Q => \^sig_strb_skid_reg_reg[1]_1\(0),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]_6\(1),
      Q => \^sig_strb_skid_reg_reg[1]_1\(1),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]_6\(2),
      Q => \^sig_strb_skid_reg_reg[1]_1\(2),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]_6\(3),
      Q => \^sig_strb_skid_reg_reg[1]_1\(3),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]_6\(4),
      Q => \^sig_strb_skid_reg_reg[1]_1\(4),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]_6\(5),
      Q => \^sig_strb_skid_reg_reg[1]_1\(5),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]_6\(6),
      Q => \^sig_strb_skid_reg_reg[1]_1\(6),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]_6\(7),
      Q => \^sig_strb_skid_reg_reg[1]_1\(7),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]_7\(8),
      Q => \^sig_strb_skid_reg_reg[1]_1\(8),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(0),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      I3 => sig_shift_case_reg(0),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(0),
      O => \sig_final_mux_bus[3]_3\(0)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(1),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(1),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      I3 => sig_shift_case_reg(0),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(1),
      O => \sig_final_mux_bus[3]_3\(1)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(2),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(2),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      I3 => sig_shift_case_reg(0),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(2),
      O => \sig_final_mux_bus[3]_3\(2)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(3),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(3),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      I3 => sig_shift_case_reg(0),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(3),
      O => \sig_final_mux_bus[3]_3\(3)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(4),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(4),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      I3 => sig_shift_case_reg(0),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(4),
      O => \sig_final_mux_bus[3]_3\(4)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(5),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(5),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      I3 => sig_shift_case_reg(0),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(5),
      O => \sig_final_mux_bus[3]_3\(5)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(6),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(6),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      I3 => sig_shift_case_reg(0),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(6),
      O => \sig_final_mux_bus[3]_3\(6)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(7),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(7),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      I3 => sig_shift_case_reg(0),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(7),
      O => \sig_final_mux_bus[3]_3\(7)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\,
      I1 => wr_tmp,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_advance_pipe_data58_out,
      I1 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\,
      O => p_16_out
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2CCE233E200E2"
    )
        port map (
      I0 => p_0_in31_in,
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      O => \sig_pass_mux_bus[3]_1\(8)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      I4 => sig_shift_case_reg(0),
      I5 => p_0_in31_in,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \sig_final_mux_bus[3]_3\(0),
      Q => \^sig_strb_skid_reg_reg[1]_2\(0),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \sig_final_mux_bus[3]_3\(1),
      Q => \^sig_strb_skid_reg_reg[1]_2\(1),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \sig_final_mux_bus[3]_3\(2),
      Q => \^sig_strb_skid_reg_reg[1]_2\(2),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \sig_final_mux_bus[3]_3\(3),
      Q => \^sig_strb_skid_reg_reg[1]_2\(3),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \sig_final_mux_bus[3]_3\(4),
      Q => \^sig_strb_skid_reg_reg[1]_2\(4),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \sig_final_mux_bus[3]_3\(5),
      Q => \^sig_strb_skid_reg_reg[1]_2\(5),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \sig_final_mux_bus[3]_3\(6),
      Q => \^sig_strb_skid_reg_reg[1]_2\(6),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \sig_final_mux_bus[3]_3\(7),
      Q => \^sig_strb_skid_reg_reg[1]_2\(7),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \sig_pass_mux_bus[3]_1\(8),
      Q => \^sig_strb_skid_reg_reg[1]_2\(8),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^sig_flush_db1\,
      I1 => sig_flush_db2,
      I2 => \^sig_enable_input_rdy\,
      O => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\
    );
\INFERRED_GEN.cnt_i[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_flush_db2,
      I1 => \^sig_flush_db1\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\
    );
sig_dre_tvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002EEE"
    )
        port map (
      I0 => \^dm2linebuf_mm2s_tvalid\,
      I1 => sig_advance_pipe_data58_out,
      I2 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\,
      I3 => sig_dre_tvalid_i_i_2_n_0,
      I4 => sig_dre_tvalid_i_i_3_n_0,
      O => sig_dre_tvalid_i_i_1_n_0
    );
sig_dre_tvalid_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000405555"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(9),
      I1 => sig_dre_tvalid_i_i_4_n_0,
      I2 => sig_dre_tvalid_i_i_5_n_0,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      I4 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(9),
      I5 => sig_dre_tvalid_i_i_6_n_0,
      O => sig_dre_tvalid_i_i_2_n_0
    );
sig_dre_tvalid_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF0000FFFFFFFF"
    )
        port map (
      I0 => sig_flush_db2,
      I1 => \^sig_flush_db1\,
      I2 => \gen_fwft.empty_fwft_i_reg\,
      I3 => \^sig_enable_input_rdy\,
      I4 => wr_tmp,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_dre_tvalid_i_i_3_n_0
    );
sig_dre_tvalid_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(9),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(9),
      O => sig_dre_tvalid_i_i_4_n_0
    );
sig_dre_tvalid_i_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_shift_case_reg(1),
      I1 => sig_shift_case_reg(0),
      O => sig_dre_tvalid_i_i_5_n_0
    );
sig_dre_tvalid_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEEEFCFCFFFF"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(9),
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(9),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(9),
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(9),
      I4 => sig_shift_case_reg(1),
      I5 => sig_shift_case_reg(0),
      O => sig_dre_tvalid_i_i_6_n_0
    );
sig_dre_tvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_dre_tvalid_i_i_1_n_0,
      Q => \^dm2linebuf_mm2s_tvalid\,
      R => '0'
    );
sig_enable_input_rdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => \^sig_enable_input_rdy\,
      R => SR(0)
    );
sig_flush_db1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => sig_flush_db1018_out,
      I1 => \^gen_muxfarm_32.sig_shift_case_reg_reg[0]_0\,
      I2 => \^sig_flush_db1\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_flush_db2,
      I5 => sig_dre_tvalid_i_reg_0,
      O => sig_flush_db1_i_1_n_0
    );
sig_flush_db1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_flush_db1_i_1_n_0,
      Q => \^sig_flush_db1\,
      R => '0'
    );
sig_flush_db2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \^sig_flush_db1\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_flush_db2,
      I3 => sig_dre_tvalid_i_reg_0,
      O => sig_flush_db2_i_1_n_0
    );
sig_flush_db2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_flush_db2_i_1_n_0,
      Q => sig_flush_db2,
      R => '0'
    );
sig_tlast_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002E002E002E00"
    )
        port map (
      I0 => \^sig_tlast_out_reg_0\(0),
      I1 => sig_advance_pipe_data58_out,
      I2 => sig_dre_tvalid_i_i_2_n_0,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => wr_tmp,
      I5 => sig_tlast_out_i_2_n_0,
      O => sig_tlast_out_i_1_n_0
    );
sig_tlast_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1011FFFF"
    )
        port map (
      I0 => sig_flush_db2,
      I1 => \^sig_flush_db1\,
      I2 => empty,
      I3 => lsig_cmd_loaded,
      I4 => \^sig_enable_input_rdy\,
      O => sig_tlast_out_i_2_n_0
    );
sig_tlast_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_tlast_out_i_1_n_0,
      Q => \^sig_tlast_out_reg_0\(0),
      R => '0'
    );
xpm_fifo_base_inst_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \^sig_enable_input_rdy\,
      I1 => sig_flush_db2,
      I2 => \^sig_flush_db1\,
      I3 => sig_dre_tvalid_i_reg_0,
      I4 => empty,
      I5 => lsig_cmd_loaded,
      O => \^gen_muxfarm_32.sig_shift_case_reg_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_pcc is
  port (
    sig_init_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    sig_sm_halt_reg : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    sig_mstr2sf_cmd_valid : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_calc_error_pushed : out STD_LOGIC;
    sig_mstr2data_sequential : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 50 downto 0 );
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_wr_fifo_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo_1 : in STD_LOGIC
  );
end system_axi_vdma_1_0_axi_datamover_pcc;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_pcc is
  signal \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.data_reg[3][19]_srl4_i_2_n_0\ : STD_LOGIC;
  signal \I_STRT_STRB_GEN/lsig_end_vect\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \I_STRT_STRB_GEN/lsig_start_vect\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_5_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_btt_cntr_im00 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_btt_cntr_im00_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_n_3\ : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_3 : STD_LOGIC;
  signal \sig_btt_cntr_im0[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[13]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[14]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[9]_i_1_n_0\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_btt_residue_slice_im0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\ : STD_LOGIC;
  signal \^sig_calc_error_pushed\ : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_finish_addr_offset_ireg2[1]_i_2_n_0\ : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_first_xfer_im0_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_drr_reg : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal \sig_last_addr_offset_im2__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp_i_1_n_0 : STD_LOGIC;
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_sequential\ : STD_LOGIC;
  signal \^sig_mstr2sf_cmd_valid\ : STD_LOGIC;
  signal sig_mstr2sf_eof : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_pcc_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_pcc_sm_state : signal is "yes";
  signal sig_pop_xfer_reg0_out : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal \^sig_sm_halt_reg\ : STD_LOGIC;
  signal sig_sm_ld_calc1_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns0_out : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_ld_calc3_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_strbgen_bytes_ireg2 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \sig_strbgen_bytes_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_xfer_end_strb_ireg3[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[7]_i_1_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3_i_2_n_0 : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im00_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_eq_b2mbaa_im01_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_pcc_sm_state[0]_i_2\ : label is "soft_lutpair131";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_pcc_sm_state_reg[0]\ : label is "init:000,wait_for_cmd:001,calc_1:010,calc_2:011,calc_3:100,wait_on_xfer_push:101,chk_if_done:110,error_trap:111";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_sig_pcc_sm_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_pcc_sm_state_reg[1]\ : label is "init:000,wait_for_cmd:001,calc_1:010,calc_2:011,calc_3:100,wait_on_xfer_push:101,chk_if_done:110,error_trap:111";
  attribute KEEP of \FSM_sequential_sig_pcc_sm_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_pcc_sm_state_reg[2]\ : label is "init:000,wait_for_cmd:001,calc_1:010,calc_2:011,calc_3:100,wait_on_xfer_push:101,chk_if_done:110,error_trap:111";
  attribute KEEP of \FSM_sequential_sig_pcc_sm_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][3]_srl4_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][5]_srl4_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of sig_addr_aligned_ireg1_i_1 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[7]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[8]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_one_ireg1_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_zero_ireg1_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_im01_carry_i_9 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[6]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[7]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[1]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of sig_first_xfer_im0_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of sig_last_addr_offset_im2 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[3]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[6]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[7]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_3\ : label is "soft_lutpair126";
begin
  \in\(38 downto 0) <= \^in\(38 downto 0);
  sig_calc_error_pushed <= \^sig_calc_error_pushed\;
  sig_init_reg <= \^sig_init_reg\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2data_sequential <= \^sig_mstr2data_sequential\;
  sig_mstr2sf_cmd_valid <= \^sig_mstr2sf_cmd_valid\;
  sig_sm_halt_reg <= \^sig_sm_halt_reg\;
\FSM_sequential_sig_pcc_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD3F00FFDD3F33FF"
    )
        port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => sig_pcc_sm_state(1),
      I2 => sig_sm_ld_calc1_reg_ns0_out,
      I3 => sig_pcc_sm_state(0),
      I4 => sig_pcc_sm_state(2),
      I5 => sig_calc_error_reg0,
      O => \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_parent_done,
      I1 => \^sig_calc_error_pushed\,
      O => sig_sm_ld_calc1_reg_ns0_out
    );
\FSM_sequential_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A0A8A00AA000A0"
    )
        port map (
      I0 => \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0\,
      I1 => sig_pop_xfer_reg0_out,
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(0),
      I4 => sig_calc_error_reg0,
      I5 => sig_pcc_sm_state(2),
      O => \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_parent_done,
      I2 => \^sig_calc_error_pushed\,
      I3 => sig_pcc_sm_state(0),
      O => \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0C"
    )
        port map (
      I0 => \^sig_mstr2sf_cmd_valid\,
      I1 => sig_wr_fifo_1,
      I2 => \^sig_mstr2data_cmd_valid\,
      I3 => sig_wr_fifo,
      I4 => \^sig_mstr2addr_cmd_valid\,
      I5 => sig_wr_fifo_0,
      O => sig_pop_xfer_reg0_out
    );
\FSM_sequential_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECAA"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => \^sig_calc_error_pushed\,
      I3 => sig_pcc_sm_state(1),
      O => \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_sequential_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0\,
      Q => sig_pcc_sm_state(0),
      R => \^sig_init_reg\
    );
\FSM_sequential_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => sig_pcc_sm_state(1),
      R => \^sig_init_reg\
    );
\FSM_sequential_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_pcc_sm_state(2),
      R => \^sig_init_reg\
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      O => FIFO_Full_reg
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(14)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(13)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(12)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(11)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(10)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(9)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(8)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(7)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(6)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I1 => \INFERRED_GEN.data_reg[3][19]_srl4_i_2_n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      O => \^in\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(5)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I1 => \INFERRED_GEN.data_reg[3][19]_srl4_i_2_n_0\,
      O => \^in\(35)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => \INFERRED_GEN.data_reg[3][19]_srl4_i_2_n_0\
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(4)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \^in\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(3)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      O => \^in\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(2)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(1)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(0)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_input_drr_reg,
      O => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\(0)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in\(38),
      I1 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(17)
    );
\INFERRED_GEN.data_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF57575757"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_brst_cnt_eq_one_ireg1,
      I4 => sig_addr_aligned_ireg1,
      I5 => sig_no_btt_residue_ireg1,
      O => \^sig_mstr2data_sequential\
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_mstr2sf_eof,
      I1 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(16)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(15)
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => sig_addr_aligned_im0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => sig_calc_error_reg0,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => p_1_in_0,
      I3 => sig_pop_xfer_reg0_out,
      O => \sig_addr_cntr_im0_msh[0]_i_1_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(35),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(0),
      O => \sig_addr_cntr_im0_msh[0]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(38),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[0]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(37),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \sig_addr_cntr_im0_msh[0]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(36),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \sig_addr_cntr_im0_msh[0]_i_6_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555C55"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \out\(35),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \^in\(38),
      O => \sig_addr_cntr_im0_msh[0]_i_7_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(50),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \sig_addr_cntr_im0_msh[12]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(49),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \sig_addr_cntr_im0_msh[12]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(48),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \sig_addr_cntr_im0_msh[12]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(47),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \sig_addr_cntr_im0_msh[12]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(42),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \sig_addr_cntr_im0_msh[4]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(41),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \sig_addr_cntr_im0_msh[4]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(40),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \sig_addr_cntr_im0_msh[4]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(39),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[4]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(46),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \sig_addr_cntr_im0_msh[8]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(45),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \sig_addr_cntr_im0_msh[8]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(44),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \sig_addr_cntr_im0_msh[8]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(43),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[8]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_addr_cntr_im0_msh[0]_i_3_n_0\,
      O(3) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[0]_i_4_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[0]_i_5_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[0]_i_6_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[0]_i_7_n_0\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[12]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[12]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[12]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[12]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\,
      CO(3) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[4]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[4]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[4]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[4]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\,
      CO(3) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[8]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[8]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[8]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(0),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      O => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(1),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      O => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(2),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(3),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(4),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(5),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(6),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(6),
      O => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(7),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(7),
      O => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_addr_aligned_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(8),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(19),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(29),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(30),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(31),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(32),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(33),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => Q(0),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \^in\(38),
      I4 => sig_pop_xfer_reg0_out,
      O => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(34),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => p_1_in(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(20),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(21),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(22),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(23),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(24),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(25),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(26),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(27),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(28),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => p_1_in_0,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(19),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(29),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(30),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(31),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(32),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(33),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(34),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(35),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(36),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(37),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(38),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(20),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(39),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(40),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(41),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(42),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(43),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(44),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(45),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(46),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(47),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(48),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(21),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(49),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(50),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(22),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(23),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(24),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(25),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(26),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(27),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(28),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(3),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_btt_residue_slice_im0(2),
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_btt_residue_slice_im0(1),
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(0),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_btt_residue_slice_im0(0),
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(7),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(7),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(6),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(6),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(5),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(4),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0\,
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O(3 downto 0) => sig_adjusted_addr_incr_im1(3 downto 0),
      S(3) => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(6),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(7),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0\,
      CO(3) => \NLW_sig_adjusted_addr_incr_ireg2_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sig_adjusted_addr_incr_im1(7 downto 4),
      S(3) => \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1_i_2_n_0,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(3),
      I4 => sel0(1),
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => \^sig_init_reg\
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1_i_2_n_0,
      I1 => sel0(2),
      I2 => sel0(3),
      I3 => sel0(1),
      I4 => sel0(0),
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_init_reg\
    );
sig_btt_cntr_im00_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_cntr_im00_carry_n_0,
      CO(2) => sig_btt_cntr_im00_carry_n_1,
      CO(1) => sig_btt_cntr_im00_carry_n_2,
      CO(0) => sig_btt_cntr_im00_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => sig_btt_residue_slice_im0(3 downto 0),
      O(3 downto 0) => sig_btt_cntr_im00(3 downto 0),
      S(3) => sig_btt_cntr_im00_carry_i_1_n_0,
      S(2) => sig_btt_cntr_im00_carry_i_2_n_0,
      S(1) => sig_btt_cntr_im00_carry_i_3_n_0,
      S(0) => sig_btt_cntr_im00_carry_i_4_n_0
    );
\sig_btt_cntr_im00_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_cntr_im00_carry_n_0,
      CO(3) => \sig_btt_cntr_im00_carry__0_n_0\,
      CO(2) => \sig_btt_cntr_im00_carry__0_n_1\,
      CO(1) => \sig_btt_cntr_im00_carry__0_n_2\,
      CO(0) => \sig_btt_cntr_im00_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_residue_slice_im0(7 downto 4),
      O(3 downto 0) => sig_btt_cntr_im00(7 downto 4),
      S(3) => \sig_btt_cntr_im00_carry__0_i_1_n_0\,
      S(2) => \sig_btt_cntr_im00_carry__0_i_2_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__0_i_3_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__0_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(7),
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \sig_btt_cntr_im00_carry__0_i_1_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(6),
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \sig_btt_cntr_im00_carry__0_i_2_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(5),
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \sig_btt_cntr_im00_carry__0_i_3_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(4),
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \sig_btt_cntr_im00_carry__0_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im00_carry__0_n_0\,
      CO(3) => \sig_btt_cntr_im00_carry__1_n_0\,
      CO(2) => \sig_btt_cntr_im00_carry__1_n_1\,
      CO(1) => \sig_btt_cntr_im00_carry__1_n_2\,
      CO(0) => \sig_btt_cntr_im00_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(3 downto 0),
      O(3 downto 0) => sig_btt_cntr_im00(11 downto 8),
      S(3) => \sig_btt_cntr_im00_carry__1_i_1_n_0\,
      S(2) => \sig_btt_cntr_im00_carry__1_i_2_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__1_i_3_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__1_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(3),
      O => \sig_btt_cntr_im00_carry__1_i_1_n_0\
    );
\sig_btt_cntr_im00_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(2),
      O => \sig_btt_cntr_im00_carry__1_i_2_n_0\
    );
\sig_btt_cntr_im00_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(1),
      O => \sig_btt_cntr_im00_carry__1_i_3_n_0\
    );
\sig_btt_cntr_im00_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(0),
      I1 => sig_addr_cntr_incr_ireg2(8),
      O => \sig_btt_cntr_im00_carry__1_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im00_carry__1_n_0\,
      CO(3) => \NLW_sig_btt_cntr_im00_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr_im00_carry__2_n_1\,
      CO(1) => \sig_btt_cntr_im00_carry__2_n_2\,
      CO(0) => \sig_btt_cntr_im00_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sel0(6 downto 4),
      O(3 downto 0) => sig_btt_cntr_im00(15 downto 12),
      S(3) => \sig_btt_cntr_im00_carry__2_i_1_n_0\,
      S(2) => \sig_btt_cntr_im00_carry__2_i_2_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__2_i_3_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__2_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(7),
      O => \sig_btt_cntr_im00_carry__2_i_1_n_0\
    );
\sig_btt_cntr_im00_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(6),
      O => \sig_btt_cntr_im00_carry__2_i_2_n_0\
    );
\sig_btt_cntr_im00_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(5),
      O => \sig_btt_cntr_im00_carry__2_i_3_n_0\
    );
\sig_btt_cntr_im00_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(4),
      O => \sig_btt_cntr_im00_carry__2_i_4_n_0\
    );
sig_btt_cntr_im00_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(3),
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => sig_btt_cntr_im00_carry_i_1_n_0
    );
sig_btt_cntr_im00_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(2),
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => sig_btt_cntr_im00_carry_i_2_n_0
    );
sig_btt_cntr_im00_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(1),
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => sig_btt_cntr_im00_carry_i_3_n_0
    );
sig_btt_cntr_im00_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(0),
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => sig_btt_cntr_im00_carry_i_4_n_0
    );
\sig_btt_cntr_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(0),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(0),
      O => \sig_btt_cntr_im0[0]_i_1_n_0\
    );
\sig_btt_cntr_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(10),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(10),
      O => \sig_btt_cntr_im0[10]_i_1_n_0\
    );
\sig_btt_cntr_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(11),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(11),
      O => \sig_btt_cntr_im0[11]_i_1_n_0\
    );
\sig_btt_cntr_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(12),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(12),
      O => \sig_btt_cntr_im0[12]_i_1_n_0\
    );
\sig_btt_cntr_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(13),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(13),
      O => \sig_btt_cntr_im0[13]_i_1_n_0\
    );
\sig_btt_cntr_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(14),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(14),
      O => \sig_btt_cntr_im0[14]_i_1_n_0\
    );
\sig_btt_cntr_im0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(15),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(15),
      O => \sig_btt_cntr_im0[15]_i_1_n_0\
    );
\sig_btt_cntr_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(1),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(1),
      O => \sig_btt_cntr_im0[1]_i_1_n_0\
    );
\sig_btt_cntr_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(2),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(2),
      O => \sig_btt_cntr_im0[2]_i_1_n_0\
    );
\sig_btt_cntr_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(3),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(3),
      O => \sig_btt_cntr_im0[3]_i_1_n_0\
    );
\sig_btt_cntr_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(4),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(4),
      O => \sig_btt_cntr_im0[4]_i_1_n_0\
    );
\sig_btt_cntr_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(5),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(5),
      O => \sig_btt_cntr_im0[5]_i_1_n_0\
    );
\sig_btt_cntr_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(6),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(6),
      O => \sig_btt_cntr_im0[6]_i_1_n_0\
    );
\sig_btt_cntr_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(7),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(7),
      O => \sig_btt_cntr_im0[7]_i_1_n_0\
    );
\sig_btt_cntr_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(8),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(8),
      O => \sig_btt_cntr_im0[8]_i_1_n_0\
    );
\sig_btt_cntr_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(9),
      I1 => \^in\(38),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(9),
      O => \sig_btt_cntr_im0[9]_i_1_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[0]_i_1_n_0\,
      Q => sig_btt_residue_slice_im0(0),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[10]_i_1_n_0\,
      Q => sel0(2),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[11]_i_1_n_0\,
      Q => sel0(3),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[12]_i_1_n_0\,
      Q => sel0(4),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[13]_i_1_n_0\,
      Q => sel0(5),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[14]_i_1_n_0\,
      Q => sel0(6),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[15]_i_1_n_0\,
      Q => sel0(7),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[1]_i_1_n_0\,
      Q => sig_btt_residue_slice_im0(1),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[2]_i_1_n_0\,
      Q => sig_btt_residue_slice_im0(2),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[3]_i_1_n_0\,
      Q => sig_btt_residue_slice_im0(3),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[4]_i_1_n_0\,
      Q => sig_btt_residue_slice_im0(4),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[5]_i_1_n_0\,
      Q => sig_btt_residue_slice_im0(5),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[6]_i_1_n_0\,
      Q => sig_btt_residue_slice_im0(6),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[7]_i_1_n_0\,
      Q => sig_btt_residue_slice_im0(7),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[8]_i_1_n_0\,
      Q => sel0(0),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[9]_i_1_n_0\,
      Q => sel0(1),
      R => \^sig_init_reg\
    );
sig_btt_eq_b2mbaa_im01_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_sig_btt_eq_b2mbaa_im01_carry_CO_UNCONNECTED(3),
      CO(2) => sig_btt_eq_b2mbaa_im01,
      CO(1) => sig_btt_eq_b2mbaa_im01_carry_n_2,
      CO(0) => sig_btt_eq_b2mbaa_im01_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => sig_btt_eq_b2mbaa_im01_carry_i_1_n_0,
      S(1) => sig_btt_eq_b2mbaa_im01_carry_i_2_n_0,
      S(0) => sig_btt_eq_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28144028"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(6),
      I1 => sig_btt_residue_slice_im0(7),
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I3 => \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222888888882"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_im01_carry_i_4_n_0,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I5 => sig_btt_residue_slice_im0(3),
      O => sig_btt_eq_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006600060000009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => sig_btt_residue_slice_im0(2),
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => sig_btt_residue_slice_im0(0),
      I4 => sig_btt_residue_slice_im0(1),
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => sig_btt_residue_slice_im0(5),
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      I4 => sig_btt_residue_slice_im0(4),
      O => sig_btt_eq_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1_i_2_n_0,
      I1 => sel0(2),
      I2 => sel0(3),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => sig_btt_eq_b2mbaa_im01,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_init_reg\
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa_im01_carry_n_0,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_1,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_2,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_3,
      CYINIT => '0',
      DI(3) => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,
      DI(2) => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,
      DI(1) => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,
      DI(0) => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,
      S(2) => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,
      S(1) => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0,
      S(0) => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
\sig_btt_lt_b2mbaa_im01_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_lt_b2mbaa_im01_carry_n_0,
      CO(3 downto 1) => \NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sig_btt_lt_b2mbaa_im01,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => \sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0\
    );
sig_btt_lt_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004D41F3"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(6),
      I1 => \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => sig_btt_residue_slice_im0(7),
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004D41F3"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(4),
      I1 => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => sig_btt_residue_slice_im0(5),
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00015554015557FC"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(3),
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I5 => sig_btt_residue_slice_im0(2),
      O => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(1),
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => sig_btt_residue_slice_im0(0),
      O => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => sig_btt_residue_slice_im0(7),
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\,
      I4 => sig_btt_residue_slice_im0(6),
      O => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => sig_btt_residue_slice_im0(5),
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      I4 => sig_btt_residue_slice_im0(4),
      O => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1212122448484881"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(2),
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I5 => sig_btt_residue_slice_im0(3),
      O => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => sig_btt_residue_slice_im0(1),
      I2 => sig_btt_residue_slice_im0(0),
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1_i_2_n_0,
      I1 => sel0(2),
      I2 => sel0(3),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => sig_btt_lt_b2mbaa_im01,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(4),
      I2 => sel0(7),
      I3 => sel0(5),
      O => sig_btt_lt_b2mbaa_ireg1_i_2_n_0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      O => \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => \sig_bytes_to_mbaa_ireg1[6]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => \sig_bytes_to_mbaa_ireg1[7]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      O => \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[6]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(6),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[7]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(7),
      R => \^sig_init_reg\
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^in\(38),
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \^sig_calc_error_pushed\,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => \^sig_calc_error_pushed\,
      R => \^sig_init_reg\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_reg_reg_0,
      Q => \^in\(38),
      R => \^sig_init_reg\
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055550100"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(2),
      I4 => \^sig_mstr2addr_cmd_valid\,
      I5 => sig_wr_fifo_0,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055550100"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(2),
      I4 => \^sig_mstr2data_cmd_valid\,
      I5 => sig_wr_fifo,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540554000405540"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_first_xfer_im0,
      I3 => \^sig_mstr2sf_cmd_valid\,
      I4 => sig_inhibit_rdy_n,
      I5 => FIFO_Full_reg_0,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      O => sig_sm_ld_xfer_reg_ns
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => \^sig_mstr2sf_cmd_valid\,
      R => '0'
    );
\sig_finish_addr_offset_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => sig_btt_residue_slice_im0(0),
      O => sig_finish_addr_offset_im1(0)
    );
\sig_finish_addr_offset_ireg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A959595656A6A6A"
    )
        port map (
      I0 => \sig_finish_addr_offset_ireg2[1]_i_2_n_0\,
      I1 => sig_btt_residue_slice_im0(1),
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => sig_bytes_to_mbaa_ireg1(1),
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => sig_btt_residue_slice_im0(0),
      O => \sig_finish_addr_offset_ireg2[1]_i_2_n_0\
    );
\sig_finish_addr_offset_ireg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => sig_finish_addr_offset_im1(2)
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(0),
      Q => sig_finish_addr_offset_ireg2(0),
      R => \^sig_init_reg\
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => \^sig_init_reg\
    );
\sig_finish_addr_offset_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(2),
      Q => sig_finish_addr_offset_ireg2(2),
      R => \^sig_init_reg\
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_calc_error_reg0,
      I2 => sig_pop_xfer_reg0_out,
      I3 => \^sig_init_reg\,
      O => sig_first_xfer_im0_i_1_n_0
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_first_xfer_im0_i_1_n_0,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_sm_pop_input_reg,
      I2 => \^sig_init_reg\,
      O => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^in\(38),
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      O => sig_calc_error_reg0
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(16),
      Q => \^in\(37),
      R => sig_input_cache_type_reg0
    );
sig_input_drr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(18),
      Q => sig_input_drr_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(17),
      Q => sig_mstr2sf_eof,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => '0',
      Q => \^sig_input_reg_empty\,
      S => sig_input_cache_type_reg0
    );
sig_last_addr_offset_im2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      O => \sig_last_addr_offset_im2__0\(2)
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010055550100"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(2),
      I4 => sig_ld_xfer_reg,
      I5 => sig_xfer_reg_empty,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAAE"
    )
        port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pop_xfer_reg0_out,
      I5 => \^sig_init_reg\,
      O => sig_ld_xfer_reg_tmp_i_1_n_0
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_tmp_i_1_n_0,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => \^sig_init_reg\,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(2),
      I1 => sig_btt_residue_slice_im0(3),
      I2 => sig_btt_residue_slice_im0(0),
      I3 => sig_btt_residue_slice_im0(1),
      I4 => sig_no_btt_residue_ireg1_i_2_n_0,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_btt_residue_slice_im0(5),
      I1 => sig_btt_residue_slice_im0(4),
      I2 => sig_btt_residue_slice_im0(7),
      I3 => sig_btt_residue_slice_im0(6),
      O => sig_no_btt_residue_ireg1_i_2_n_0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => \^sig_init_reg\
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001510"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => \^sig_mstr2data_sequential\,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_parent_done,
      I4 => sig_calc_error_reg0,
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => sig_addr_cntr_incr_ireg2(8),
      O => \sig_predict_addr_lsh_ireg3[11]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(11 downto 8),
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      S(0) => \sig_predict_addr_lsh_ireg3[11]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(15 downto 12),
      S(3) => p_1_in_0,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(3 downto 0),
      S(3) => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(7 downto 4),
      S(3) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      R => \^sig_init_reg\
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A181"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      I3 => \^sig_calc_error_pushed\,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => \^sig_sm_halt_reg\,
      S => \^sig_init_reg\
    );
sig_sm_ld_calc1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800083008"
    )
        port map (
      I0 => sig_calc_error_reg0,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_parent_done,
      I5 => \^sig_calc_error_pushed\,
      O => sig_sm_ld_calc1_reg_ns
    );
sig_sm_ld_calc1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc1_reg_ns,
      Q => sig_sm_ld_calc1_reg,
      R => \^sig_init_reg\
    );
sig_sm_ld_calc2_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_pcc_sm_state(1),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      O => sig_sm_ld_calc2_reg_ns
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_init_reg\
    );
sig_sm_ld_calc3_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      O => sig_sm_ld_calc3_reg_ns
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc3_reg_ns,
      Q => sig_sm_ld_calc3_reg,
      R => \^sig_init_reg\
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_parent_done,
      I3 => \^sig_calc_error_pushed\,
      I4 => sig_pcc_sm_state(1),
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^sig_init_reg\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_init_reg\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_init_reg\
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      Q => sig_strbgen_addr_ireg2(2),
      R => \^sig_init_reg\
    );
\sig_strbgen_bytes_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_strbgen_bytes_ireg2(3),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => sig_sm_ld_calc2_reg,
      I4 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      O => \sig_strbgen_bytes_ireg2[0]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_strbgen_bytes_ireg2(3),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_sm_ld_calc2_reg,
      I4 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      O => \sig_strbgen_bytes_ireg2[1]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_strbgen_bytes_ireg2(3),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I3 => sig_sm_ld_calc2_reg,
      I4 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      O => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => sig_strbgen_bytes_ireg2(3),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      I5 => \sig_strbgen_bytes_ireg2[3]_i_3_n_0\,
      O => sig_strbgen_bytes_ireg2(3)
    );
\sig_strbgen_bytes_ireg2[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30353030"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(7),
      I1 => sig_btt_residue_slice_im0(7),
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_addr_aligned_ireg1,
      I4 => sig_first_xfer_im0,
      O => \sig_strbgen_bytes_ireg2[3]_i_3_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[0]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[1]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      O => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      O => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      O => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A1"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      O => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      O => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      O => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_last_addr_offset_im2__0\(2),
      Q => sig_xfer_end_strb_ireg3(4),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(5),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(6),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(7),
      R => \^sig_init_reg\
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000014"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I2 => sig_xfer_len_eq_0_ireg3_i_2_n_0,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => sig_xfer_len_eq_0_ireg3_i_1_n_0
    );
sig_xfer_len_eq_0_ireg3_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => sig_xfer_len_eq_0_ireg3_i_2_n_0
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_len_eq_0_ireg3_i_1_n_0,
      Q => sig_xfer_len_eq_0_ireg3,
      R => \^sig_init_reg\
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3A"
    )
        port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \^sig_init_reg\,
      O => sig_xfer_reg_empty_i_1_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_xfer_reg_empty_i_1_n_0,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => sig_strbgen_addr_ireg2(2),
      O => \I_STRT_STRB_GEN/lsig_start_vect\(0)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033333332"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => sig_xfer_strt_strb_im2(1)
    );
\sig_xfer_strt_strb_ireg3[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0FA8"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057777777"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFBC"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\,
      I4 => sig_strbgen_addr_ireg2(2),
      O => sig_xfer_strt_strb_im2(3)
    );
\sig_xfer_strt_strb_ireg3[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37FF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA88"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => sig_strbgen_addr_ireg2(0),
      O => \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5757575746420202"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111555555757575E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777762222020"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151515557776767E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5777FFFF76220000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => sig_strbgen_addr_ireg2(2),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"173717765676566E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFEA880000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => sig_strbgen_addr_ireg2(2),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"377636663666766E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => sig_strbgen_addr_ireg2(0),
      O => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \I_STRT_STRB_GEN/lsig_start_vect\(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(2),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(4),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(5),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(6),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \I_STRT_STRB_GEN/lsig_end_vect\(7),
      Q => sig_xfer_strt_strb_ireg3(7),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\,
      O => \I_STRT_STRB_GEN/lsig_end_vect\(7),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_rd_status_cntl is
  port (
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_push_rd_sts_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC
  );
end system_axi_vdma_1_0_axi_datamover_rd_status_cntl;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_rd_status_cntl is
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal \^sig_rd_sts_slverr_reg_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  sig_rd_sts_slverr_reg_reg_0(2 downto 0) <= \^sig_rd_sts_slverr_reg_reg_0\(2 downto 0);
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rd_sts_slverr_reg_reg_0\(1),
      I1 => sig_data2rsc_decerr,
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(1),
      R => sig_inhibit_rdy_n_reg
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(0),
      R => sig_inhibit_rdy_n_reg
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => sig_rsc2data_ready,
      S => sig_inhibit_rdy_n_reg
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '1',
      Q => sig_rsc2stat_status_valid,
      R => sig_inhibit_rdy_n_reg
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(2),
      R => sig_inhibit_rdy_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2all_stop_request : out STD_LOGIC;
    datamover_idle_reg : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    \dmacr_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_halt : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC
  );
end system_axi_vdma_1_0_axi_datamover_reset;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_reset is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mm2s_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  mm2s_halt_cmplt <= \^mm2s_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
datamover_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3A0"
    )
        port map (
      I0 => \^mm2s_halt_cmplt\,
      I1 => \dmacr_i_reg[0]\(0),
      I2 => mm2s_halt,
      I3 => datamover_idle,
      O => datamover_idle_reg
    );
\sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => '0'
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_next_calc_error_reg_reg,
      Q => \^mm2s_halt_cmplt\,
      R => \^sr\(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rst2all_stop_request\,
      I1 => sig_data2addr_stop_req,
      O => sig_halt_reg_reg
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halt_i_reg,
      Q => \^sig_rst2all_stop_request\,
      R => \^sr\(0)
    );
xpm_fifo_base_inst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_cmdsts_if is
  port (
    \cmnds_queued_reg[7]\ : out STD_LOGIC;
    err_i_reg_0 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : out STD_LOGIC;
    err_i_reg_1 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : out STD_LOGIC;
    dmacntrl_ns12_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    \sig_addr_cntr_lsh_kh_reg[31]\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    decerr_i : in STD_LOGIC;
    slverr_i : in STD_LOGIC;
    interr_i : in STD_LOGIC;
    s_axis_cmd_tvalid0 : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : in STD_LOGIC;
    frame_sync_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    zero_hsize_err : in STD_LOGIC;
    zero_vsize_err : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end system_axi_vdma_1_0_axi_vdma_cmdsts_if;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_cmdsts_if is
  signal \^cmnds_queued_reg[7]\ : STD_LOGIC;
  signal err_i_i_1_n_0 : STD_LOGIC;
  signal \^err_i_reg_0\ : STD_LOGIC;
  signal \^err_i_reg_1\ : STD_LOGIC;
  signal p_57_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC;
begin
  \cmnds_queued_reg[7]\ <= \^cmnds_queued_reg[7]\;
  err_i_reg_0 <= \^err_i_reg_0\;
  err_i_reg_1 <= \^err_i_reg_1\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => mm2s_halt,
      I1 => p_72_out(0),
      I2 => p_72_out(1),
      I3 => \^err_i_reg_1\,
      I4 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      I5 => frame_sync_reg,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cmnds_queued_reg[7]\,
      I1 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      O => \INFERRED_GEN.cnt_i_reg[1]\
    );
decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => decerr_i,
      Q => p_58_out,
      R => p_0_in
    );
dma_decerr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_58_out,
      I1 => dma_decerr_reg_0,
      O => dma_decerr_reg
    );
dma_slverr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_57_out,
      I1 => dma_slverr_reg_0,
      O => dma_slverr_reg
    );
err_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_57_out,
      I1 => p_58_out,
      I2 => \^err_i_reg_0\,
      I3 => zero_hsize_err,
      I4 => zero_vsize_err,
      I5 => \^err_i_reg_1\,
      O => err_i_i_1_n_0
    );
err_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err_i_i_1_n_0,
      Q => \^err_i_reg_1\,
      R => p_0_in
    );
interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => interr_i,
      Q => \^err_i_reg_0\,
      R => p_0_in
    );
\s_axis_cmd_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(0),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(0),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(10),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(10),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(11),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(11),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(12),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(12),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(13),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(13),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(14),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(14),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(15),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(15),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(1),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(1),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(16),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(16),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(2),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(2),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(17),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(17),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(18),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(18),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(19),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(19),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(20),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(20),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(21),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(21),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(22),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(22),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(23),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(23),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(24),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(24),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(3),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(3),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(25),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(25),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(26),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(26),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(27),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(27),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(28),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(28),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(29),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(29),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(30),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(30),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(31),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(31),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(32),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(32),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(33),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(33),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(34),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(34),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(4),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(4),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(35),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(35),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(36),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(36),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(37),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(37),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(38),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(38),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(39),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(39),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(40),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(40),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(41),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(41),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(42),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(42),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(43),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(43),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(44),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(44),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(5),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(5),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(45),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(45),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(46),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(46),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(47),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(47),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(48),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(48),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(6),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(6),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(7),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(7),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(8),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(8),
      R => s_axis_cmd_tvalid0
    );
\s_axis_cmd_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => D(9),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(9),
      R => s_axis_cmd_tvalid0
    );
s_axis_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => FIFO_Full_reg(0),
      D => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\,
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\,
      R => s_axis_cmd_tvalid0
    );
slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => slverr_i,
      Q => p_57_out,
      R => p_0_in
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => \^cmnds_queued_reg[7]\,
      R => '0'
    );
\vert_count[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^err_i_reg_1\,
      I1 => p_72_out(1),
      I2 => frame_sync_reg,
      I3 => mm2s_halt,
      O => dmacntrl_ns12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_fsync_gen is
  port (
    p_27_out : out STD_LOGIC;
    mask_fsync_out_i : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ : out STD_LOGIC;
    p_49_out : out STD_LOGIC;
    prmry_in_xored : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    p_40_out : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\ : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_in_d1_cdc_from : in STD_LOGIC
  );
end system_axi_vdma_1_0_axi_vdma_fsync_gen;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_fsync_gen is
  signal all_idle_d1 : STD_LOGIC;
  signal all_idle_d2 : STD_LOGIC;
  signal \^mask_fsync_out_i\ : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal \^p_27_out\ : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\ : label is "soft_lutpair44";
begin
  mask_fsync_out_i <= \^mask_fsync_out_i\;
  p_27_out <= \^p_27_out\;
\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_27_out\,
      I1 => p_50_out,
      O => p_49_out
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_26_out,
      I1 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GEN_FREE_RUN_MODE.all_idle_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_40_out,
      Q => all_idle_d1,
      R => p_0_in
    );
\GEN_FREE_RUN_MODE.all_idle_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => all_idle_d1,
      Q => all_idle_d2,
      R => p_0_in
    );
\GEN_FREE_RUN_MODE.frame_sync_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => all_idle_d1,
      I1 => p_72_out(0),
      I2 => all_idle_d2,
      O => p_8_out
    );
\GEN_FREE_RUN_MODE.frame_sync_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_8_out,
      Q => \^p_27_out\,
      R => p_0_in
    );
\GEN_FREE_RUN_MODE.frame_sync_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_2_out,
      Q => p_26_out,
      R => p_0_in
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\,
      Q => \^mask_fsync_out_i\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mask_fsync_out_i\,
      I1 => p_50_out,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_genlock_mngr is
  port (
    p_48_out : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg_0\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    p_71_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end system_axi_vdma_1_0_axi_vdma_genlock_mngr;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_genlock_mngr is
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\ : STD_LOGIC;
  signal \^dynamic_genlock_for_slave.mstr_reverse_order_reg_0\ : STD_LOGIC;
  signal mstr_reverse_order : STD_LOGIC;
  signal mstr_reverse_order_d1 : STD_LOGIC;
  signal mstr_reverse_order_d2 : STD_LOGIC;
  signal s_frame_ptr_out : STD_LOGIC;
begin
  \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg_0\ <= \^dynamic_genlock_for_slave.mstr_reverse_order_reg_0\;
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mstr_reverse_order_d2,
      O => s_frame_ptr_out
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_frame_ptr_out,
      Q => in0(0),
      R => p_0_in
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mstr_reverse_order,
      Q => mstr_reverse_order_d1,
      S => p_0_in
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d2_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mstr_reverse_order_d1,
      Q => mstr_reverse_order_d2,
      S => p_0_in
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6AAAFFFF"
    )
        port map (
      I0 => mstr_reverse_order,
      I1 => p_72_out(0),
      I2 => E(0),
      I3 => \^dynamic_genlock_for_slave.mstr_reverse_order_reg_0\,
      I4 => \out\,
      I5 => p_71_out,
      O => \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\,
      Q => mstr_reverse_order,
      R => '0'
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => E(0),
      Q => p_48_out,
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      O => \^dynamic_genlock_for_slave.mstr_reverse_order_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_intrpt is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_dly_irq_set : out STD_LOGIC;
    ch1_delay_cnt_en : out STD_LOGIC;
    mm2s_ioc_irq_set : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_axi_vdma_1_0_axi_vdma_intrpt;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_intrpt is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0\ : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ch1_dly_fast_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ch1_dly_fast_incr : STD_LOGIC;
  signal \^mm2s_ioc_irq_set\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2\ : label is "soft_lutpair48";
begin
  E(0) <= \^e\(0);
  \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0\(7 downto 0) <= \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  mm2s_ioc_irq_set <= \^mm2s_ioc_irq_set\;
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444C0000000"
    )
        port map (
      I0 => \^mm2s_ioc_irq_set\,
      I1 => \out\,
      I2 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\(0),
      I3 => p_49_out,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2_n_0\,
      I5 => mask_fsync_out_i,
      O => \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => L(1),
      I1 => L(0),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\,
      O => ch1_dly_fast_cnt(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\,
      O => ch1_dly_fast_cnt(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => L(5),
      I1 => L(3),
      I2 => L(2),
      I3 => L(4),
      I4 => L(6),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => L(2),
      I1 => L(0),
      I2 => L(1),
      O => ch1_dly_fast_cnt(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(2),
      I3 => L(3),
      O => ch1_dly_fast_cnt(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      O => ch1_dly_fast_cnt(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(4),
      I3 => L(2),
      I4 => L(3),
      I5 => L(5),
      O => ch1_dly_fast_cnt(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0\,
      I1 => L(5),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      I5 => L(6),
      O => ch1_dly_fast_cnt(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(0),
      Q => L(0),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(1),
      Q => L(1),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(2),
      Q => L(2),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(3),
      Q => L(3),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(4),
      Q => L(4),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(5),
      Q => L(5),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(6),
      Q => L(6),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => L(6),
      I1 => L(4),
      I2 => L(2),
      I3 => L(3),
      I4 => L(5),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0\,
      O => ch1_dly_fast_incr
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_incr,
      Q => \^e\(0),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\,
      Q => ch1_delay_cnt_en,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(0),
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(1),
      O => plusOp(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(2),
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(1),
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(0),
      O => plusOp(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(3),
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(2),
      O => plusOp(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(4),
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(2),
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(0),
      I4 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(3),
      O => plusOp(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(5),
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(3),
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(0),
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(1),
      I4 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(2),
      I5 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(4),
      O => plusOp(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\,
      O => plusOp(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(7),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\,
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(6),
      O => plusOp(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(5),
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(3),
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(0),
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(1),
      I4 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(2),
      I5 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(4),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => plusOp(0),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(0),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => plusOp(1),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(1),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => plusOp(2),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(2),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => plusOp(3),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(3),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => plusOp(4),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(4),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => plusOp(5),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(5),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => plusOp(6),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(6),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => plusOp(7),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[7]_0\(7),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_10_out,
      Q => mm2s_dly_irq_set,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2_n_0\,
      I1 => p_53_out,
      I2 => \out\,
      I3 => \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0\,
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\,
      Q => \^mm2s_ioc_irq_set\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I1 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\(1),
      I2 => \^q\(0),
      I3 => \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\,
      O => p_2_in(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I1 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\,
      O => p_2_in(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I4 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\(3),
      O => p_2_in(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I5 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\(4),
      O => p_2_in(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I5 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\(5),
      O => p_2_in(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_2_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I4 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\(6),
      O => p_2_in(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^q\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I3 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\(7),
      O => p_2_in(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I4 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\(8),
      O => p_2_in(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA2AAAAAAAA"
    )
        port map (
      I0 => \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\(0),
      D => p_2_in(0),
      Q => \^q\(0),
      S => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\(0),
      D => p_2_in(1),
      Q => \^q\(1),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\(0),
      D => p_2_in(2),
      Q => \^q\(2),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\(0),
      D => p_2_in(3),
      Q => \^q\(3),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\(0),
      D => p_2_in(4),
      Q => \^q\(4),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\(0),
      D => p_2_in(5),
      Q => \^q\(5),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\(0),
      D => p_2_in(6),
      Q => \^q\(6),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\(0),
      D => p_2_in(7),
      Q => \^q\(7),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_reg_mux is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_axi_vdma_1_0_axi_vdma_reg_mux;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_reg_mux is
  signal ip2axi_rddata_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ip2axi_rddata_int : signal is std.standard.true;
begin
  ip2axi_rddata_int(31 downto 0) <= in0(31 downto 0);
  \out\(31 downto 0) <= ip2axi_rddata_int(31 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_regdirect is
  port (
    p_67_out : out STD_LOGIC;
    p_68_out : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\ : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\ : out STD_LOGIC;
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \dmacr_i_reg[0]\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_axi_vdma_1_0_axi_vdma_regdirect;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_regdirect is
  signal \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^hsize_vid_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p_67_out\ : STD_LOGIC;
  signal \^p_68_out\ : STD_LOGIC;
  signal regdir_idle_i_i_1_n_0 : STD_LOGIC;
  signal run_stop_d1 : STD_LOGIC;
  signal \^stride_vid_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^vsize_vid_reg[12]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
begin
  \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) <= \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(31 downto 0);
  \hsize_vid_reg[15]\(15 downto 0) <= \^hsize_vid_reg[15]\(15 downto 0);
  p_67_out <= \^p_67_out\;
  p_68_out <= \^p_68_out\;
  \stride_vid_reg[15]\(15 downto 0) <= \^stride_vid_reg[15]\(15 downto 0);
  \vsize_vid_reg[12]\(12 downto 0) <= \^vsize_vid_reg[12]\(12 downto 0);
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(0),
      Q => \^stride_vid_reg[15]\(0),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(10),
      Q => \^stride_vid_reg[15]\(10),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(11),
      Q => \^stride_vid_reg[15]\(11),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(12),
      Q => \^stride_vid_reg[15]\(12),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(13),
      Q => \^stride_vid_reg[15]\(13),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(14),
      Q => \^stride_vid_reg[15]\(14),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(15),
      Q => \^stride_vid_reg[15]\(15),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(1),
      Q => \^stride_vid_reg[15]\(1),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(2),
      Q => \^stride_vid_reg[15]\(2),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(3),
      Q => \^stride_vid_reg[15]\(3),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(4),
      Q => \^stride_vid_reg[15]\(4),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(5),
      Q => \^stride_vid_reg[15]\(5),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(6),
      Q => \^stride_vid_reg[15]\(6),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(7),
      Q => \^stride_vid_reg[15]\(7),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(8),
      Q => \^stride_vid_reg[15]\(8),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(9),
      Q => \^stride_vid_reg[15]\(9),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(0),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(0),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(10),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(10),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(11),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(11),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(12),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(12),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(13),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(13),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(14),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(14),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(15),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(15),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(16),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(16),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(17),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(17),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(18),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(18),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(19),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(19),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(1),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(1),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(20),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(20),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(21),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(21),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(22),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(22),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(23),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(23),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(24),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(24),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(25),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(25),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(26),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(26),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(27),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(27),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(28),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(28),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(29),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(29),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(2),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(2),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(30),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(30),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(31),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(31),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(3),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(3),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(4),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(4),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(5),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(5),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(6),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(6),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(7),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(7),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(8),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(8),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(9),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(9),
      R => p_0_in
    );
ip2axi_rddata_int_inferred_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(15),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \^stride_vid_reg[15]\(15),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(15),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\,
      O => in0(0)
    );
ip2axi_rddata_int_inferred_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(14),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \^stride_vid_reg[15]\(14),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(14),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\
    );
ip2axi_rddata_int_inferred_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(13),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \^stride_vid_reg[15]\(13),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(13),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\
    );
ip2axi_rddata_int_inferred_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(11),
      I1 => \^stride_vid_reg[15]\(11),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \^hsize_vid_reg[15]\(11),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I5 => \^vsize_vid_reg[12]\(11),
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\
    );
ip2axi_rddata_int_inferred_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(10),
      I1 => \^stride_vid_reg[15]\(10),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \^hsize_vid_reg[15]\(10),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I5 => \^vsize_vid_reg[12]\(10),
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\
    );
ip2axi_rddata_int_inferred_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(9),
      I1 => \^stride_vid_reg[15]\(9),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \^hsize_vid_reg[15]\(9),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I5 => \^vsize_vid_reg[12]\(9),
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\
    );
ip2axi_rddata_int_inferred_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(8),
      I1 => \^stride_vid_reg[15]\(8),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \^hsize_vid_reg[15]\(8),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I5 => \^vsize_vid_reg[12]\(8),
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\
    );
ip2axi_rddata_int_inferred_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(7),
      I1 => \^stride_vid_reg[15]\(7),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \^hsize_vid_reg[15]\(7),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I5 => \^vsize_vid_reg[12]\(7),
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\
    );
ip2axi_rddata_int_inferred_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(3),
      I1 => \^stride_vid_reg[15]\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \^hsize_vid_reg[15]\(3),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I5 => \^vsize_vid_reg[12]\(3),
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\
    );
ip2axi_rddata_int_inferred_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(2),
      I1 => \^stride_vid_reg[15]\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \^hsize_vid_reg[15]\(2),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I5 => \^vsize_vid_reg[12]\(2),
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\
    );
ip2axi_rddata_int_inferred_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(1),
      I1 => \^stride_vid_reg[15]\(1),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \^hsize_vid_reg[15]\(1),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I5 => \^vsize_vid_reg[12]\(1),
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\
    );
prmtr_updt_complete_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\,
      Q => \^p_67_out\,
      R => '0'
    );
\reg_module_hsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(0),
      Q => \^hsize_vid_reg[15]\(0),
      R => p_0_in
    );
\reg_module_hsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(10),
      Q => \^hsize_vid_reg[15]\(10),
      R => p_0_in
    );
\reg_module_hsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(11),
      Q => \^hsize_vid_reg[15]\(11),
      R => p_0_in
    );
\reg_module_hsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(12),
      Q => \^hsize_vid_reg[15]\(12),
      R => p_0_in
    );
\reg_module_hsize_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(13),
      Q => \^hsize_vid_reg[15]\(13),
      R => p_0_in
    );
\reg_module_hsize_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(14),
      Q => \^hsize_vid_reg[15]\(14),
      R => p_0_in
    );
\reg_module_hsize_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(15),
      Q => \^hsize_vid_reg[15]\(15),
      R => p_0_in
    );
\reg_module_hsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(1),
      Q => \^hsize_vid_reg[15]\(1),
      R => p_0_in
    );
\reg_module_hsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(2),
      Q => \^hsize_vid_reg[15]\(2),
      R => p_0_in
    );
\reg_module_hsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(3),
      Q => \^hsize_vid_reg[15]\(3),
      R => p_0_in
    );
\reg_module_hsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(4),
      Q => \^hsize_vid_reg[15]\(4),
      R => p_0_in
    );
\reg_module_hsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(5),
      Q => \^hsize_vid_reg[15]\(5),
      R => p_0_in
    );
\reg_module_hsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(6),
      Q => \^hsize_vid_reg[15]\(6),
      R => p_0_in
    );
\reg_module_hsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(7),
      Q => \^hsize_vid_reg[15]\(7),
      R => p_0_in
    );
\reg_module_hsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(8),
      Q => \^hsize_vid_reg[15]\(8),
      R => p_0_in
    );
\reg_module_hsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(9),
      Q => \^hsize_vid_reg[15]\(9),
      R => p_0_in
    );
\reg_module_vsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(0),
      Q => \^vsize_vid_reg[12]\(0),
      R => p_0_in
    );
\reg_module_vsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(10),
      Q => \^vsize_vid_reg[12]\(10),
      R => p_0_in
    );
\reg_module_vsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(11),
      Q => \^vsize_vid_reg[12]\(11),
      R => p_0_in
    );
\reg_module_vsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(12),
      Q => \^vsize_vid_reg[12]\(12),
      R => p_0_in
    );
\reg_module_vsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(1),
      Q => \^vsize_vid_reg[12]\(1),
      R => p_0_in
    );
\reg_module_vsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(2),
      Q => \^vsize_vid_reg[12]\(2),
      R => p_0_in
    );
\reg_module_vsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(3),
      Q => \^vsize_vid_reg[12]\(3),
      R => p_0_in
    );
\reg_module_vsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(4),
      Q => \^vsize_vid_reg[12]\(4),
      R => p_0_in
    );
\reg_module_vsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(5),
      Q => \^vsize_vid_reg[12]\(5),
      R => p_0_in
    );
\reg_module_vsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(6),
      Q => \^vsize_vid_reg[12]\(6),
      R => p_0_in
    );
\reg_module_vsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(7),
      Q => \^vsize_vid_reg[12]\(7),
      R => p_0_in
    );
\reg_module_vsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(8),
      Q => \^vsize_vid_reg[12]\(8),
      R => p_0_in
    );
\reg_module_vsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(9),
      Q => \^vsize_vid_reg[12]\(9),
      R => p_0_in
    );
regdir_idle_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3A2FFFFFFFF"
    )
        port map (
      I0 => \^p_68_out\,
      I1 => \dmacr_i_reg[0]\,
      I2 => run_stop_d1,
      I3 => \^p_67_out\,
      I4 => p_39_out,
      I5 => prmry_resetn_i_reg,
      O => regdir_idle_i_i_1_n_0
    );
regdir_idle_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => regdir_idle_i_i_1_n_0,
      Q => \^p_68_out\,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \dmacr_i_reg[0]\,
      Q => run_stop_d1,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_register is
  port (
    run_stop_d1_reg : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\ : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\ : out STD_LOGIC;
    s_axis_cmd_tvalid_reg : out STD_LOGIC;
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\ : out STD_LOGIC;
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_2\ : out STD_LOGIC;
    p_79_out : out STD_LOGIC;
    halt_reset_reg : out STD_LOGIC;
    halt_i0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    s_axis_cmd_tvalid0 : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_10_out : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]\ : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 28 downto 0 );
    p_2_out : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : in STD_LOGIC;
    \dmacr_i_reg[2]_0\ : in STD_LOGIC;
    reset_counts_reg_0 : in STD_LOGIC;
    halted_set_i_reg : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC;
    decerr_i_reg : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    run_stop_d1 : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\ : in STD_LOGIC;
    p_21_out : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_48_out : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    \reg_module_hsize_reg[13]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : in STD_LOGIC;
    \reg_module_hsize_reg[14]\ : in STD_LOGIC;
    \ptr_ref_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\ : in STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_axi_vdma_1_0_axi_vdma_register;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_register is
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]\ : STD_LOGIC;
  signal \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[13]\ : STD_LOGIC;
  signal \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \^mm2s_err_for_irq.frm_store_i_reg[4]_0\ : STD_LOGIC;
  signal \^mm2s_err_for_irq.frm_store_i_reg[4]_1\ : STD_LOGIC;
  signal \^mm2s_err_for_irq.frm_store_i_reg[4]_2\ : STD_LOGIC;
  signal \dmacr_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_2_n_0\ : STD_LOGIC;
  signal err : STD_LOGIC;
  signal err_d1 : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal err_irq_reg_n_0 : STD_LOGIC;
  signal introut_i_1_n_0 : STD_LOGIC;
  signal introut_i_2_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal irqdelay_wren_i : STD_LOGIC;
  signal irqthresh_wren_i : STD_LOGIC;
  signal \^p_4_out\ : STD_LOGIC;
  signal p_72_out : STD_LOGIC_VECTOR ( 14 downto 13 );
  signal \^run_stop_d1_reg\ : STD_LOGIC;
  signal \^s_axis_cmd_tvalid0\ : STD_LOGIC;
  signal \^s_axis_cmd_tvalid_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of stop_i_1 : label is "soft_lutpair47";
begin
  \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ <= \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]\;
  \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\ <= \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]_0\;
  \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\(24 downto 0) <= \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(24 downto 0);
  \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\ <= \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]\;
  \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ <= \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[13]\;
  \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ <= \^mm2s_err_for_irq.frm_store_i_reg[4]_0\;
  \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\ <= \^mm2s_err_for_irq.frm_store_i_reg[4]_1\;
  \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_2\ <= \^mm2s_err_for_irq.frm_store_i_reg[4]_2\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  p_4_out <= \^p_4_out\;
  run_stop_d1_reg <= \^run_stop_d1_reg\;
  s_axis_cmd_tvalid0 <= \^s_axis_cmd_tvalid0\;
  s_axis_cmd_tvalid_reg <= \^s_axis_cmd_tvalid_reg\;
\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(2),
      Q => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]_0\,
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA03AA"
    )
        port map (
      I0 => \ptr_ref_i_reg[4]\(0),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\,
      I2 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(0),
      I3 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]\,
      I4 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]_0\,
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA3CAA"
    )
        port map (
      I0 => \ptr_ref_i_reg[4]\(1),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(1),
      I2 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(0),
      I3 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]\,
      I4 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]_0\,
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(1)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEEE222"
    )
        port map (
      I0 => \ptr_ref_i_reg[4]\(2),
      I1 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]\,
      I2 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(0),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(1),
      I4 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(2),
      I5 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0\,
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(2)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA3CAA"
    )
        port map (
      I0 => \ptr_ref_i_reg[4]\(3),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\,
      I2 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(3),
      I3 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]\,
      I4 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]_0\,
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(3)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDFDD"
    )
        port map (
      I0 => prmry_resetn_i_reg,
      I1 => \^s_axis_cmd_tvalid_reg\,
      I2 => initial_frame,
      I3 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]\,
      I4 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]_0\,
      O => SR(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEEE222"
    )
        port map (
      I0 => \ptr_ref_i_reg[4]\(4),
      I1 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]\,
      I2 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(3),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\,
      I4 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4),
      I5 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0\,
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(4)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]_0\,
      I1 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]\,
      I2 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg\(0),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(21),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(17),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(22),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(18),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(23),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(19),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(24),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(20),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(25),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(21),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(26),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(22),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(27),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(23),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(28),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(24),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_2_out,
      Q => irqdelay_wren_i,
      R => p_0_in
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(13),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(9),
      S => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(14),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(10),
      R => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(15),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(11),
      R => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(16),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(12),
      R => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(17),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(13),
      R => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(18),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(14),
      R => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(19),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(15),
      R => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(20),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(16),
      R => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_1_out,
      Q => irqthresh_wren_i,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => dma_err,
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(0),
      I2 => \^run_stop_d1_reg\,
      I3 => mm2s_halt,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid0\,
      I1 => mm2s_dly_irq_set,
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[13]\,
      I3 => \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0\,
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0\,
      O => \^p_4_out\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(18),
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(21),
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(19),
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(22),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => p_21_out,
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]\,
      I2 => p_27_out,
      I3 => irqdelay_wren_i,
      I4 => ch1_delay_cnt_en,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(20),
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(17),
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(23),
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(24),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0A8"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0\,
      I1 => ch1_delay_cnt_en,
      I2 => p_53_out,
      I3 => p_21_out,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0\,
      I1 => p_50_out,
      I2 => mask_fsync_out_i,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[13]\,
      I4 => mm2s_dly_irq_set,
      I5 => \^s_axis_cmd_tvalid0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0\,
      I1 => E(0),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0\,
      I3 => p_21_out,
      I4 => \^p_4_out\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0\,
      I1 => E(0),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0\,
      I3 => p_21_out,
      O => p_10_out
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\,
      I2 => Q(6),
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(23),
      I4 => Q(7),
      I5 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(24),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(17),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(18),
      I4 => Q(2),
      I5 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(19),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(21),
      I1 => Q(4),
      I2 => Q(3),
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(20),
      I4 => Q(5),
      I5 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(22),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B000B000B"
    )
        port map (
      I0 => p_48_out,
      I1 => p_53_out,
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]\,
      I3 => irqthresh_wren_i,
      I4 => mm2s_dly_irq_set,
      I5 => p_72_out(13),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => p_72_out(13),
      I1 => mm2s_dly_irq_set,
      I2 => irqthresh_wren_i,
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]\,
      I4 => p_53_out,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\(0)
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(8),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(6),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(9),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(7),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(10),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(8),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(11),
      Q => p_72_out(13),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(12),
      Q => p_72_out(14),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(3),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(1),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(4),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(2),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(5),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(3),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(6),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(4),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(7),
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(5),
      R => p_0_in
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404440"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => prmry_resetn_i_reg,
      I2 => p_67_out,
      I3 => prmtr_update_complete,
      I4 => p_27_out,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\
    );
\MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^mm2s_err_for_irq.frm_store_i_reg[4]_1\,
      I1 => \^mm2s_err_for_irq.frm_store_i_reg[4]_2\,
      I2 => \^mm2s_err_for_irq.frm_store_i_reg[4]_0\,
      O => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(0),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(0),
      R => p_0_in
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(1),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(1),
      R => p_0_in
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(2),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(2),
      R => p_0_in
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(3),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(3),
      R => p_0_in
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(4),
      R => p_0_in
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\,
      Q => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[13]\,
      R => p_0_in
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => decerr_i_reg,
      Q => \^mm2s_err_for_irq.frm_store_i_reg[4]_2\,
      R => p_0_in
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\,
      Q => \^mm2s_err_for_irq.frm_store_i_reg[4]_0\,
      R => p_0_in
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => slverr_i_reg,
      Q => \^mm2s_err_for_irq.frm_store_i_reg[4]_1\,
      R => p_0_in
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \dmacr_i[0]_i_2_n_0\,
      I1 => \^run_stop_d1_reg\,
      I2 => mm2s_axi2ip_wrce(0),
      I3 => D(0),
      O => \dmacr_i[0]_i_1_n_0\
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => p_39_out,
      I1 => prmry_resetn_i_reg,
      I2 => mm2s_ioc_irq_set,
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(1),
      I4 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(0),
      O => \dmacr_i[0]_i_2_n_0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \dmacr_i[0]_i_1_n_0\,
      Q => \^run_stop_d1_reg\,
      R => '0'
    );
\dmacr_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(1),
      Q => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[0]\,
      S => p_0_in
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_0\,
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(0),
      R => '0'
    );
err_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^mm2s_err_for_irq.frm_store_i_reg[4]_0\,
      I1 => \^mm2s_err_for_irq.frm_store_i_reg[4]_2\,
      I2 => \^mm2s_err_for_irq.frm_store_i_reg[4]_1\,
      O => err
    );
err_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err,
      Q => err_d1,
      R => p_0_in
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F000F"
    )
        port map (
      I0 => D(12),
      I1 => mm2s_axi2ip_wrce(1),
      I2 => err_d1,
      I3 => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      I4 => err_irq_reg_n_0,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => err_irq_reg_n_0,
      R => p_0_in
    );
halt_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \^run_stop_d1_reg\,
      I1 => run_stop_d1,
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(0),
      I3 => soft_reset_d1,
      I4 => p_39_out,
      O => halt_i0
    );
halt_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444F444"
    )
        port map (
      I0 => \^run_stop_d1_reg\,
      I1 => halt_reset,
      I2 => mm2s_halt,
      I3 => mm2s_halt_cmplt,
      I4 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(0),
      I5 => p_39_out,
      O => halt_reset_reg
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halted_set_i_reg,
      Q => \^s_axis_cmd_tvalid_reg\,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => introut_i_2_n_0,
      I1 => prmry_resetn_i_reg,
      I2 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(0),
      O => introut_i_1_n_0
    );
introut_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => p_72_out(14),
      I1 => err_irq_reg_n_0,
      I2 => \^ioc_irq_reg_0\,
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(8),
      I4 => p_72_out(13),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[13]\,
      O => introut_i_2_n_0
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => introut_i_1_n_0,
      Q => p_79_out,
      R => '0'
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\,
      Q => \^ioc_irq_reg_0\,
      R => p_0_in
    );
ip2axi_rddata_int_inferred_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFEFEAAAAAAAA"
    )
        port map (
      I0 => \reg_module_hsize_reg[14]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\(0),
      I2 => p_72_out(14),
      I3 => err_irq_reg_n_0,
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\,
      O => in0(1)
    );
ip2axi_rddata_int_inferred_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFEFEAAAAAAAA"
    )
        port map (
      I0 => \reg_module_hsize_reg[13]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\(0),
      I2 => p_72_out(13),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[13]\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\,
      O => in0(0)
    );
reset_counts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => reset_counts_reg_0,
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]\,
      R => '0'
    );
\s_axis_cmd_tdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => prmry_resetn_i_reg,
      O => \^s_axis_cmd_tvalid0\
    );
stop_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(0),
      I1 => dma_err,
      O => stop_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    \sig_data_skid_reg_reg[15]_0\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\ : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \r0_user_reg[0]\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\ : out STD_LOGIC;
    \r0_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \r0_keep_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_dout : in STD_LOGIC_VECTOR ( 37 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_85_out : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC
  );
end system_axi_vdma_1_0_axi_vdma_skid_buf;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_skid_buf is
  signal \^p_4_out\ : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_user_skid_mux_out : STD_LOGIC;
  signal sig_user_skid_reg : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\ <= sig_m_valid_out;
  \out\ <= sig_m_valid_dup;
  p_4_out <= \^p_4_out\;
  \sig_data_skid_reg_reg[15]_0\ <= sig_s_ready_out;
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^p_4_out\,
      I1 => p_19_out,
      I2 => p_11_out,
      I3 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      O => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg\
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => p_19_out,
      I2 => p_11_out,
      I3 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      O => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => \r0_data_reg[31]\(0),
      R => SR(0)
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(10),
      Q => \r0_data_reg[31]\(10),
      R => SR(0)
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(11),
      Q => \r0_data_reg[31]\(11),
      R => SR(0)
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(12),
      Q => \r0_data_reg[31]\(12),
      R => SR(0)
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(13),
      Q => \r0_data_reg[31]\(13),
      R => SR(0)
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(14),
      Q => \r0_data_reg[31]\(14),
      R => SR(0)
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(15),
      Q => \r0_data_reg[31]\(15),
      R => SR(0)
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(16),
      Q => \r0_data_reg[31]\(16),
      R => SR(0)
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(17),
      Q => \r0_data_reg[31]\(17),
      R => SR(0)
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(18),
      Q => \r0_data_reg[31]\(18),
      R => SR(0)
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(19),
      Q => \r0_data_reg[31]\(19),
      R => SR(0)
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => \r0_data_reg[31]\(1),
      R => SR(0)
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(20),
      Q => \r0_data_reg[31]\(20),
      R => SR(0)
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(21),
      Q => \r0_data_reg[31]\(21),
      R => SR(0)
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(22),
      Q => \r0_data_reg[31]\(22),
      R => SR(0)
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(23),
      Q => \r0_data_reg[31]\(23),
      R => SR(0)
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(24),
      Q => \r0_data_reg[31]\(24),
      R => SR(0)
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(25),
      Q => \r0_data_reg[31]\(25),
      R => SR(0)
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(26),
      Q => \r0_data_reg[31]\(26),
      R => SR(0)
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(27),
      Q => \r0_data_reg[31]\(27),
      R => SR(0)
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(28),
      Q => \r0_data_reg[31]\(28),
      R => SR(0)
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(29),
      Q => \r0_data_reg[31]\(29),
      R => SR(0)
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => \r0_data_reg[31]\(2),
      R => SR(0)
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(30),
      Q => \r0_data_reg[31]\(30),
      R => SR(0)
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(31),
      Q => \r0_data_reg[31]\(31),
      R => SR(0)
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => \r0_data_reg[31]\(3),
      R => SR(0)
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => \r0_data_reg[31]\(4),
      R => SR(0)
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => \r0_data_reg[31]\(5),
      R => SR(0)
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => \r0_data_reg[31]\(6),
      R => SR(0)
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => \r0_data_reg[31]\(7),
      R => SR(0)
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(8),
      Q => \r0_data_reg[31]\(8),
      R => SR(0)
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(9),
      Q => \r0_data_reg[31]\(9),
      R => SR(0)
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(0),
      Q => sig_data_skid_reg(0),
      R => SR(0)
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(10),
      Q => sig_data_skid_reg(10),
      R => SR(0)
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(11),
      Q => sig_data_skid_reg(11),
      R => SR(0)
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(12),
      Q => sig_data_skid_reg(12),
      R => SR(0)
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(13),
      Q => sig_data_skid_reg(13),
      R => SR(0)
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(14),
      Q => sig_data_skid_reg(14),
      R => SR(0)
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(15),
      Q => sig_data_skid_reg(15),
      R => SR(0)
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(16),
      Q => sig_data_skid_reg(16),
      R => SR(0)
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(17),
      Q => sig_data_skid_reg(17),
      R => SR(0)
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(18),
      Q => sig_data_skid_reg(18),
      R => SR(0)
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(19),
      Q => sig_data_skid_reg(19),
      R => SR(0)
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(1),
      Q => sig_data_skid_reg(1),
      R => SR(0)
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(20),
      Q => sig_data_skid_reg(20),
      R => SR(0)
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(21),
      Q => sig_data_skid_reg(21),
      R => SR(0)
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(22),
      Q => sig_data_skid_reg(22),
      R => SR(0)
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(23),
      Q => sig_data_skid_reg(23),
      R => SR(0)
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(24),
      Q => sig_data_skid_reg(24),
      R => SR(0)
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(25),
      Q => sig_data_skid_reg(25),
      R => SR(0)
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(26),
      Q => sig_data_skid_reg(26),
      R => SR(0)
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(27),
      Q => sig_data_skid_reg(27),
      R => SR(0)
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(28),
      Q => sig_data_skid_reg(28),
      R => SR(0)
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(29),
      Q => sig_data_skid_reg(29),
      R => SR(0)
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(2),
      Q => sig_data_skid_reg(2),
      R => SR(0)
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(30),
      Q => sig_data_skid_reg(30),
      R => SR(0)
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(31),
      Q => sig_data_skid_reg(31),
      R => SR(0)
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(3),
      Q => sig_data_skid_reg(3),
      R => SR(0)
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(4),
      Q => sig_data_skid_reg(4),
      R => SR(0)
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(5),
      Q => sig_data_skid_reg(5),
      R => SR(0)
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(6),
      Q => sig_data_skid_reg(6),
      R => SR(0)
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(7),
      Q => sig_data_skid_reg(7),
      R => SR(0)
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(8),
      Q => sig_data_skid_reg(8),
      R => SR(0)
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(9),
      Q => sig_data_skid_reg(9),
      R => SR(0)
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(36),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => \^p_4_out\,
      R => SR(0)
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(36),
      Q => sig_last_skid_reg,
      R => SR(0)
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111101010101"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => SR(0),
      I2 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      I3 => p_85_out,
      I4 => sig_s_ready_dup,
      I5 => sig_m_valid_dup,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => sig_reset_reg,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFFEEEE"
    )
        port map (
      I0 => p_85_out,
      I1 => sig_reset_reg,
      I2 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      I3 => sig_m_valid_dup,
      I4 => sig_s_ready_dup,
      I5 => SR(0),
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(32),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(33),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(34),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(35),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(0),
      Q => \r0_keep_reg[3]\(0),
      R => SR(0)
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(1),
      Q => \r0_keep_reg[3]\(1),
      R => SR(0)
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(2),
      Q => \r0_keep_reg[3]\(2),
      R => SR(0)
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(3),
      Q => \r0_keep_reg[3]\(3),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(32),
      Q => sig_strb_skid_reg(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(33),
      Q => sig_strb_skid_reg(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(34),
      Q => sig_strb_skid_reg(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(35),
      Q => sig_strb_skid_reg(3),
      R => SR(0)
    );
\sig_user_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(37),
      I1 => sig_s_ready_dup,
      I2 => sig_user_skid_reg,
      O => sig_user_skid_mux_out
    );
\sig_user_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_user_skid_mux_out,
      Q => \r0_user_reg[0]\,
      R => SR(0)
    );
\sig_user_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(37),
      Q => sig_user_skid_reg,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_sm is
  port (
    tstvect_fsync_d2 : out STD_LOGIC;
    frame_sync_reg : out STD_LOGIC;
    s_axis_cmd_tvalid_reg : out STD_LOGIC;
    zero_vsize_err : out STD_LOGIC;
    zero_hsize_err : out STD_LOGIC;
    load_new_addr : out STD_LOGIC;
    halted_set_i0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    \cmnds_queued_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_2_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 48 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmnds_queued_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dma_interr_reg : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    zero_vsize_err0 : in STD_LOGIC;
    zero_hsize_err0 : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    dmacntrl_ns12_out : in STD_LOGIC;
    s_axis_cmd_tvalid_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_1_out : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    halt_reset : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    err_i_reg : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_61_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    interr_i_reg : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    \stride_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    err_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmnds_queued_reg[5]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end system_axi_vdma_1_0_axi_vdma_sm;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_sm is
  signal \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\ : STD_LOGIC;
  signal \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\ : STD_LOGIC;
  signal \^gen_normal_dm_command.cmnd_data_reg[47]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal all_lines_xfred_d1 : STD_LOGIC;
  signal \cmnds_queued[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_2_n_0\ : STD_LOGIC;
  signal \^cmnds_queued_reg[7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \cmnds_queued_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal dm_address : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal dmacntrl_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dmacntrl_cs : signal is "yes";
  signal dmacntrl_ns1 : STD_LOGIC;
  signal frame_sync_d3 : STD_LOGIC;
  signal \^frame_sync_reg\ : STD_LOGIC;
  signal \^load_new_addr\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \minusOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal minusOp_carry_i_1_n_0 : STD_LOGIC;
  signal minusOp_carry_i_2_n_0 : STD_LOGIC;
  signal minusOp_carry_i_3_n_0 : STD_LOGIC;
  signal minusOp_carry_i_4_n_0 : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^s_axis_cmd_tvalid_reg\ : STD_LOGIC;
  signal tstvect_fsync_d1 : STD_LOGIC;
  signal \^tstvect_fsync_d2\ : STD_LOGIC;
  signal vert_count : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \vert_count[12]_i_1_n_0\ : STD_LOGIC;
  signal write_cmnd_cmb : STD_LOGIC;
  signal \^zero_hsize_err\ : STD_LOGIC;
  signal \^zero_vsize_err\ : STD_LOGIC;
  signal \NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[2]_i_1\ : label is "soft_lutpair14";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[0]\ : label is "idle:000,wait_pipe1:001,wait_pipe2:010,calc_cmd_addr:101,execute_xfer:011,check_done:100";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_dmacntrl_cs_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[1]\ : label is "idle:000,wait_pipe1:001,wait_pipe2:010,calc_cmd_addr:101,execute_xfer:011,check_done:100";
  attribute KEEP of \FSM_sequential_dmacntrl_cs_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[2]\ : label is "idle:000,wait_pipe1:001,wait_pipe2:010,calc_cmd_addr:101,execute_xfer:011,check_done:100";
  attribute KEEP of \FSM_sequential_dmacntrl_cs_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[10]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[11]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[12]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[13]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[14]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[15]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[23]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[32]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[33]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[34]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[35]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[36]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[37]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[38]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[39]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[40]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[41]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[42]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[43]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[44]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[45]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[46]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[47]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[48]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[49]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[50]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[51]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[52]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[53]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[54]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[55]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[56]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[57]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[58]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[59]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[60]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[61]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[62]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[8]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \vert_count[10]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \vert_count[11]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \vert_count[12]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \vert_count[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \vert_count[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \vert_count[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \vert_count[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \vert_count[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \vert_count[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \vert_count[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \vert_count[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \vert_count[9]_i_1\ : label is "soft_lutpair12";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ <= \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\;
  \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0\(15 downto 0) <= \^gen_normal_dm_command.cmnd_data_reg[47]_0\(15 downto 0);
  \cmnds_queued_reg[7]_0\(5 downto 0) <= \^cmnds_queued_reg[7]_0\(5 downto 0);
  frame_sync_reg <= \^frame_sync_reg\;
  load_new_addr <= \^load_new_addr\;
  s_axis_cmd_tvalid_reg <= \^s_axis_cmd_tvalid_reg\;
  tstvect_fsync_d2 <= \^tstvect_fsync_d2\;
  zero_hsize_err <= \^zero_hsize_err\;
  zero_vsize_err <= \^zero_vsize_err\;
\FSM_sequential_dmacntrl_cs[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\,
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I2 => dmacntrl_cs(0),
      O => \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8BBB88BBBB"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[0]_i_3_n_0\,
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_ns1,
      I3 => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\,
      I4 => dmacntrl_cs(1),
      I5 => dmacntrl_cs(2),
      O => \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
        port map (
      I0 => dmacntrl_cs(2),
      I1 => dmacntrl_cs(1),
      I2 => s_axis_cmd_tvalid_reg_0,
      I3 => dmacntrl_ns12_out,
      O => \FSM_sequential_dmacntrl_cs[0]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\,
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I2 => dmacntrl_cs(1),
      O => \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04555F0004000A00"
    )
        port map (
      I0 => dmacntrl_cs(2),
      I1 => s_axis_cmd_tvalid_reg_0,
      I2 => dmacntrl_ns12_out,
      I3 => dmacntrl_cs(0),
      I4 => dmacntrl_cs(1),
      I5 => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\,
      O => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^frame_sync_reg\,
      I1 => mm2s_halt,
      I2 => p_72_out(0),
      I3 => p_72_out(1),
      I4 => dma_err,
      O => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I2 => dmacntrl_cs(2),
      O => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000000F00"
    )
        port map (
      I0 => s_axis_cmd_tvalid_reg_0,
      I1 => dmacntrl_ns12_out,
      I2 => dmacntrl_cs(0),
      I3 => dmacntrl_cs(2),
      I4 => dmacntrl_ns1,
      I5 => dmacntrl_cs(1),
      O => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E5E5E5E5F5E5E5E"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_cs(2),
      I3 => \^frame_sync_reg\,
      I4 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      I5 => err_i_reg,
      O => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => dmacntrl_ns12_out,
      I1 => vert_count(4),
      I2 => vert_count(7),
      I3 => vert_count(5),
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_5_n_0\,
      I5 => \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\,
      O => dmacntrl_ns1
    );
\FSM_sequential_dmacntrl_cs[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vert_count(8),
      I1 => vert_count(1),
      I2 => vert_count(9),
      I3 => vert_count(0),
      O => \FSM_sequential_dmacntrl_cs[2]_i_5_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => vert_count(11),
      I1 => vert_count(6),
      I2 => vert_count(3),
      I3 => vert_count(12),
      I4 => vert_count(2),
      I5 => vert_count(10),
      O => \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\
    );
\FSM_sequential_dmacntrl_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\,
      Q => dmacntrl_cs(0),
      R => p_0_in
    );
\FSM_sequential_dmacntrl_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\,
      Q => dmacntrl_cs(1),
      R => p_0_in
    );
\FSM_sequential_dmacntrl_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\,
      Q => dmacntrl_cs(2),
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
        port map (
      I0 => err_i_reg,
      I1 => p_0_out,
      I2 => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      I3 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\,
      I4 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0\,
      O => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(7),
      I1 => \^cmnds_queued_reg[7]_0\(3),
      I2 => \^cmnds_queued_reg[7]_0\(1),
      I3 => \cmnds_queued_reg__0\(6),
      I4 => \^cmnds_queued_reg[7]_0\(2),
      I5 => \^cmnds_queued_reg[7]_0\(0),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^cmnds_queued_reg[7]_0\(5),
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_cs(2),
      I3 => halt_i_reg,
      I4 => dmacntrl_cs(1),
      I5 => \^cmnds_queued_reg[7]_0\(4),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0\
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.all_lines_xfred_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_0_out,
      Q => all_lines_xfred_d1,
      R => p_0_in
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      I1 => all_lines_xfred_d1,
      I2 => p_0_out,
      I3 => p_27_out,
      I4 => \out\,
      I5 => p_72_out(0),
      O => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\,
      Q => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      R => '0'
    );
\GEN_FREE_RUN_MODE.frame_sync_out_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => tstvect_fsync_d1,
      I1 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      I2 => mask_fsync_out_i,
      O => p_2_out
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      I2 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      I1 => \out\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008FFFFFFFF"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_ns12_out,
      I4 => s_axis_cmd_tvalid_reg_0,
      I5 => \out\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\,
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      R => '0'
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address(16),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address(17),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address(18),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address(19),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address(20),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address(21),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address(22),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address(23),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address(24),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address(25),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address(26),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address(27),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address(28),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address(29),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address(30),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address(31),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => s_axis_cmd_tvalid_reg_0,
      I1 => dmacntrl_ns12_out,
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_cs(0),
      I4 => dmacntrl_cs(1),
      O => write_cmnd_cmb
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => write_cmnd_cmb,
      Q => \^s_axis_cmd_tvalid_reg\,
      R => p_0_in
    );
\I_DMA_REGISTER/dma_interr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFF0"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\(0),
      I1 => mm2s_axi2ip_wrce(0),
      I2 => interr_i_reg,
      I3 => \^zero_hsize_err\,
      I4 => \^zero_vsize_err\,
      I5 => dma_interr_reg_0,
      O => dma_interr_reg
    );
\VFLIP_DISABLE.dm_address[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(3),
      I1 => \^load_new_addr\,
      I2 => dm_address(19),
      O => \VFLIP_DISABLE.dm_address[19]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(2),
      I1 => \^load_new_addr\,
      I2 => dm_address(18),
      O => \VFLIP_DISABLE.dm_address[19]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(1),
      I1 => \^load_new_addr\,
      I2 => dm_address(17),
      O => \VFLIP_DISABLE.dm_address[19]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(0),
      I1 => \^load_new_addr\,
      I2 => dm_address(16),
      O => \VFLIP_DISABLE.dm_address[19]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(7),
      I1 => \^load_new_addr\,
      I2 => dm_address(23),
      O => \VFLIP_DISABLE.dm_address[23]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(6),
      I1 => \^load_new_addr\,
      I2 => dm_address(22),
      O => \VFLIP_DISABLE.dm_address[23]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(5),
      I1 => \^load_new_addr\,
      I2 => dm_address(21),
      O => \VFLIP_DISABLE.dm_address[23]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(4),
      I1 => \^load_new_addr\,
      I2 => dm_address(20),
      O => \VFLIP_DISABLE.dm_address[23]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(11),
      I1 => \^load_new_addr\,
      I2 => dm_address(27),
      O => \VFLIP_DISABLE.dm_address[27]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(10),
      I1 => \^load_new_addr\,
      I2 => dm_address(26),
      O => \VFLIP_DISABLE.dm_address[27]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(9),
      I1 => \^load_new_addr\,
      I2 => dm_address(25),
      O => \VFLIP_DISABLE.dm_address[27]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(8),
      I1 => \^load_new_addr\,
      I2 => dm_address(24),
      O => \VFLIP_DISABLE.dm_address[27]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \^load_new_addr\,
      I1 => dmacntrl_ns12_out,
      I2 => dmacntrl_cs(0),
      I3 => dmacntrl_cs(1),
      I4 => dmacntrl_cs(2),
      O => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(15),
      I1 => \^load_new_addr\,
      I2 => dm_address(31),
      O => \VFLIP_DISABLE.dm_address[31]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(14),
      I1 => \^load_new_addr\,
      I2 => dm_address(30),
      O => \VFLIP_DISABLE.dm_address[31]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(13),
      I1 => \^load_new_addr\,
      I2 => dm_address(29),
      O => \VFLIP_DISABLE.dm_address[31]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(12),
      I1 => \^load_new_addr\,
      I2 => dm_address(28),
      O => \VFLIP_DISABLE.dm_address[31]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \stride_vid_reg[15]\(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(0),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \stride_vid_reg[15]\(10),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(10),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \stride_vid_reg[15]\(11),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(11),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \stride_vid_reg[15]\(12),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(12),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \stride_vid_reg[15]\(13),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(13),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \stride_vid_reg[15]\(14),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(14),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \stride_vid_reg[15]\(15),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(15),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7\,
      Q => dm_address(16),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6\,
      Q => dm_address(17),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5\,
      Q => dm_address(18),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4\,
      Q => dm_address(19),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[19]_i_2_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[19]_i_3_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[19]_i_4_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[19]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \stride_vid_reg[15]\(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(1),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7\,
      Q => dm_address(20),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6\,
      Q => dm_address(21),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5\,
      Q => dm_address(22),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4\,
      Q => dm_address(23),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[23]_i_2_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[23]_i_3_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[23]_i_4_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[23]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7\,
      Q => dm_address(24),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6\,
      Q => dm_address(25),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5\,
      Q => dm_address(26),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4\,
      Q => dm_address(27),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[27]_i_2_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[27]_i_3_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[27]_i_4_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[27]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7\,
      Q => dm_address(28),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6\,
      Q => dm_address(29),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \stride_vid_reg[15]\(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(2),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5\,
      Q => dm_address(30),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4\,
      Q => dm_address(31),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0\,
      CO(3) => \NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[31]_i_3_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[31]_i_4_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[31]_i_5_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[31]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \stride_vid_reg[15]\(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(3),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \stride_vid_reg[15]\(4),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(4),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \stride_vid_reg[15]\(5),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(5),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \stride_vid_reg[15]\(6),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(6),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \stride_vid_reg[15]\(7),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(7),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \stride_vid_reg[15]\(8),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(8),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \stride_vid_reg[15]\(9),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(9),
      R => p_0_in
    );
\cmnds_queued[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cmnds_queued_reg[7]_0\(0),
      O => \cmnds_queued[0]_i_1_n_0\
    );
\cmnds_queued[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      I2 => p_61_out,
      O => \cmnds_queued[7]_i_2_n_0\
    );
\cmnds_queued_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued[0]_i_1_n_0\,
      Q => \^cmnds_queued_reg[7]_0\(0),
      R => err_i_reg_0(0)
    );
\cmnds_queued_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[5]_0\(0),
      Q => \^cmnds_queued_reg[7]_0\(1),
      R => err_i_reg_0(0)
    );
\cmnds_queued_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[5]_0\(1),
      Q => \^cmnds_queued_reg[7]_0\(2),
      R => err_i_reg_0(0)
    );
\cmnds_queued_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[5]_0\(2),
      Q => \^cmnds_queued_reg[7]_0\(3),
      R => err_i_reg_0(0)
    );
\cmnds_queued_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[5]_0\(3),
      Q => \^cmnds_queued_reg[7]_0\(4),
      R => err_i_reg_0(0)
    );
\cmnds_queued_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[5]_0\(4),
      Q => \^cmnds_queued_reg[7]_0\(5),
      R => err_i_reg_0(0)
    );
\cmnds_queued_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[5]_0\(5),
      Q => \cmnds_queued_reg__0\(6),
      R => err_i_reg_0(0)
    );
\cmnds_queued_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[5]_0\(6),
      Q => \cmnds_queued_reg__0\(7),
      R => err_i_reg_0(0)
    );
frame_sync_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_27_out,
      Q => tstvect_fsync_d1,
      R => p_0_in
    );
frame_sync_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => tstvect_fsync_d1,
      Q => \^tstvect_fsync_d2\,
      R => p_0_in
    );
frame_sync_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^tstvect_fsync_d2\,
      Q => frame_sync_d3,
      R => p_0_in
    );
frame_sync_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_sync_d3,
      Q => \^frame_sync_reg\,
      R => p_0_in
    );
halted_set_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I1 => p_1_out,
      I2 => datamover_idle,
      I3 => p_72_out(0),
      O => halted_set_i0
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => vert_count(0),
      DI(3 downto 0) => vert_count(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => minusOp_carry_i_1_n_0,
      S(2) => minusOp_carry_i_2_n_0,
      S(1) => minusOp_carry_i_3_n_0,
      S(0) => minusOp_carry_i_4_n_0
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vert_count(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \minusOp_carry__0_i_1_n_0\,
      S(2) => \minusOp_carry__0_i_2_n_0\,
      S(1) => \minusOp_carry__0_i_3_n_0\,
      S(0) => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(8),
      O => \minusOp_carry__0_i_1_n_0\
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(7),
      O => \minusOp_carry__0_i_2_n_0\
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(6),
      O => \minusOp_carry__0_i_3_n_0\
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(5),
      O => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => vert_count(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \minusOp_carry__1_i_1_n_0\,
      S(2) => \minusOp_carry__1_i_2_n_0\,
      S(1) => \minusOp_carry__1_i_3_n_0\,
      S(0) => \minusOp_carry__1_i_4_n_0\
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(12),
      O => \minusOp_carry__1_i_1_n_0\
    );
\minusOp_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(11),
      O => \minusOp_carry__1_i_2_n_0\
    );
\minusOp_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(10),
      O => \minusOp_carry__1_i_3_n_0\
    );
\minusOp_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(9),
      O => \minusOp_carry__1_i_4_n_0\
    );
minusOp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(4),
      O => minusOp_carry_i_1_n_0
    );
minusOp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(3),
      O => minusOp_carry_i_2_n_0
    );
minusOp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(2),
      O => minusOp_carry_i_3_n_0
    );
minusOp_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(1),
      O => minusOp_carry_i_4_n_0
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(6),
      I1 => \cmnds_queued_reg__0\(7),
      O => \cmnds_queued_reg[7]_1\(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cmnds_queued_reg[7]_0\(5),
      I1 => \cmnds_queued_reg__0\(6),
      O => \cmnds_queued_reg[7]_1\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cmnds_queued_reg[7]_0\(4),
      I1 => \^cmnds_queued_reg[7]_0\(5),
      O => \cmnds_queued_reg[7]_1\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cmnds_queued_reg[7]_0\(1),
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cmnds_queued_reg[7]_0\(3),
      I1 => \^cmnds_queued_reg[7]_0\(4),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cmnds_queued_reg[7]_0\(2),
      I1 => \^cmnds_queued_reg[7]_0\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cmnds_queued_reg[7]_0\(1),
      I1 => \^cmnds_queued_reg[7]_0\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A655"
    )
        port map (
      I0 => \^cmnds_queued_reg[7]_0\(1),
      I1 => p_61_out,
      I2 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      I3 => \^s_axis_cmd_tvalid_reg\,
      O => S(0)
    );
\s_axis_cmd_tdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      O => D(0)
    );
\s_axis_cmd_tdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      O => D(10)
    );
\s_axis_cmd_tdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      O => D(11)
    );
\s_axis_cmd_tdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      O => D(12)
    );
\s_axis_cmd_tdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      O => D(13)
    );
\s_axis_cmd_tdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      O => D(14)
    );
\s_axis_cmd_tdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      O => D(15)
    );
\s_axis_cmd_tdata[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      O => D(1)
    );
\s_axis_cmd_tdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => D(16)
    );
\s_axis_cmd_tdata[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      O => D(2)
    );
\s_axis_cmd_tdata[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      O => D(17)
    );
\s_axis_cmd_tdata[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      O => D(18)
    );
\s_axis_cmd_tdata[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      O => D(19)
    );
\s_axis_cmd_tdata[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      O => D(20)
    );
\s_axis_cmd_tdata[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      O => D(21)
    );
\s_axis_cmd_tdata[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      O => D(22)
    );
\s_axis_cmd_tdata[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      O => D(23)
    );
\s_axis_cmd_tdata[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      O => D(24)
    );
\s_axis_cmd_tdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      O => D(3)
    );
\s_axis_cmd_tdata[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      O => D(25)
    );
\s_axis_cmd_tdata[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      O => D(26)
    );
\s_axis_cmd_tdata[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      O => D(27)
    );
\s_axis_cmd_tdata[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      O => D(28)
    );
\s_axis_cmd_tdata[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      O => D(29)
    );
\s_axis_cmd_tdata[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      O => D(30)
    );
\s_axis_cmd_tdata[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      O => D(31)
    );
\s_axis_cmd_tdata[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      O => D(32)
    );
\s_axis_cmd_tdata[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      O => D(33)
    );
\s_axis_cmd_tdata[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      O => D(34)
    );
\s_axis_cmd_tdata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      O => D(4)
    );
\s_axis_cmd_tdata[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      O => D(35)
    );
\s_axis_cmd_tdata[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      O => D(36)
    );
\s_axis_cmd_tdata[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      O => D(37)
    );
\s_axis_cmd_tdata[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      O => D(38)
    );
\s_axis_cmd_tdata[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      O => D(39)
    );
\s_axis_cmd_tdata[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      O => D(40)
    );
\s_axis_cmd_tdata[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      O => D(41)
    );
\s_axis_cmd_tdata[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      O => D(42)
    );
\s_axis_cmd_tdata[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      O => D(43)
    );
\s_axis_cmd_tdata[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      O => D(44)
    );
\s_axis_cmd_tdata[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      O => D(5)
    );
\s_axis_cmd_tdata[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      O => D(45)
    );
\s_axis_cmd_tdata[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      O => D(46)
    );
\s_axis_cmd_tdata[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      O => D(47)
    );
\s_axis_cmd_tdata[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      O => D(48)
    );
\s_axis_cmd_tdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      O => D(6)
    );
\s_axis_cmd_tdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      O => D(7)
    );
\s_axis_cmd_tdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      O => D(8)
    );
\s_axis_cmd_tdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      O => D(9)
    );
s_soft_reset_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I1 => halt_reset,
      I2 => mm2s_halt_cmplt,
      I3 => p_72_out(1),
      O => s_soft_reset_i0
    );
\vert_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => Q(0),
      I1 => vert_count(0),
      I2 => \^load_new_addr\,
      O => p_2_in(0)
    );
\vert_count[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^load_new_addr\,
      I2 => minusOp(10),
      O => p_2_in(10)
    );
\vert_count[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^load_new_addr\,
      I2 => minusOp(11),
      O => p_2_in(11)
    );
\vert_count[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_ns12_out,
      I4 => s_axis_cmd_tvalid_reg_0,
      I5 => \^load_new_addr\,
      O => \vert_count[12]_i_1_n_0\
    );
\vert_count[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^load_new_addr\,
      I2 => minusOp(12),
      O => p_2_in(12)
    );
\vert_count[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => dmacntrl_cs(2),
      I2 => dmacntrl_cs(1),
      I3 => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\,
      O => \^load_new_addr\
    );
\vert_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^load_new_addr\,
      I2 => minusOp(1),
      O => p_2_in(1)
    );
\vert_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^load_new_addr\,
      I2 => minusOp(2),
      O => p_2_in(2)
    );
\vert_count[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^load_new_addr\,
      I2 => minusOp(3),
      O => p_2_in(3)
    );
\vert_count[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^load_new_addr\,
      I2 => minusOp(4),
      O => p_2_in(4)
    );
\vert_count[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^load_new_addr\,
      I2 => minusOp(5),
      O => p_2_in(5)
    );
\vert_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^load_new_addr\,
      I2 => minusOp(6),
      O => p_2_in(6)
    );
\vert_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^load_new_addr\,
      I2 => minusOp(7),
      O => p_2_in(7)
    );
\vert_count[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^load_new_addr\,
      I2 => minusOp(8),
      O => p_2_in(8)
    );
\vert_count[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^load_new_addr\,
      I2 => minusOp(9),
      O => p_2_in(9)
    );
\vert_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(0),
      Q => vert_count(0),
      R => p_0_in
    );
\vert_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(10),
      Q => vert_count(10),
      R => p_0_in
    );
\vert_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(11),
      Q => vert_count(11),
      R => p_0_in
    );
\vert_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(12),
      Q => vert_count(12),
      R => p_0_in
    );
\vert_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(1),
      Q => vert_count(1),
      R => p_0_in
    );
\vert_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(2),
      Q => vert_count(2),
      R => p_0_in
    );
\vert_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(3),
      Q => vert_count(3),
      R => p_0_in
    );
\vert_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(4),
      Q => vert_count(4),
      R => p_0_in
    );
\vert_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(5),
      Q => vert_count(5),
      R => p_0_in
    );
\vert_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(6),
      Q => vert_count(6),
      R => p_0_in
    );
\vert_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(7),
      Q => vert_count(7),
      R => p_0_in
    );
\vert_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(8),
      Q => vert_count(8),
      R => p_0_in
    );
\vert_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(9),
      Q => vert_count(9),
      R => p_0_in
    );
zero_hsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => zero_hsize_err0,
      Q => \^zero_hsize_err\,
      R => p_0_in
    );
zero_vsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => zero_vsize_err0,
      Q => \^zero_vsize_err\,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_sof_gen is
  port (
    prmry_in_xored : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    s_valid0 : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_in_d1_cdc_from : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
end system_axi_vdma_1_0_axi_vdma_sof_gen;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_sof_gen is
  signal hold_sof : STD_LOGIC;
  signal hold_sof_i_1_n_0 : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => hold_sof,
      I1 => s_valid_d1,
      I2 => s_valid,
      I3 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
hold_sof_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404440"
    )
        port map (
      I0 => p_19_out,
      I1 => \out\,
      I2 => hold_sof,
      I3 => s_valid,
      I4 => s_valid_d1,
      O => hold_sof_i_1_n_0
    );
hold_sof_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => hold_sof_i_1_n_0,
      Q => hold_sof,
      R => '0'
    );
s_valid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_valid,
      Q => s_valid_d1,
      R => scndry_reset2
    );
s_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_valid0,
      Q => s_valid,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_sts_mngr is
  port (
    p_40_out : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    halted_reg : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    halted_set_i0 : in STD_LOGIC;
    sig_halt_cmplt_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_71_out : in STD_LOGIC
  );
end system_axi_vdma_1_0_axi_vdma_sts_mngr;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_sts_mngr is
  signal p_30_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
begin
all_idle_reg: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      Q => p_40_out,
      S => p_0_in
    );
datamover_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_cmplt_reg,
      Q => datamover_idle,
      R => p_0_in
    );
halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_72_out(0),
      Q => p_30_out,
      R => p_0_in
    );
halted_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => p_31_out,
      I1 => \out\,
      I2 => p_71_out,
      I3 => p_30_out,
      O => halted_reg
    );
halted_set_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halted_set_i0,
      Q => p_31_out,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_downsizer is
  port (
    s_valid0 : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    d2_ready : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_mm2s_tlast : out STD_LOGIC;
    p_83_out : out STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\ : out STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\ : out STD_LOGIC;
    acc_last : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    acc_user_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_keep_reg[10]\ : in STD_LOGIC;
    \acc_keep_reg[11]\ : in STD_LOGIC;
    \acc_keep_reg[9]\ : in STD_LOGIC;
    acc_keep_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_data_accumulator[1].acc_keep_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \acc_keep_reg[8]\ : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    d2_valid : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    p_84_out : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 95 downto 0 )
  );
end system_axi_vdma_1_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_downsizer;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_downsizer is
  signal \^d2_ready\ : STD_LOGIC;
  signal \^m_axis_mm2s_tlast\ : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^m_axis_mm2s_tvalid\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \r0_data_reg_n_0_[72]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[73]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[74]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[78]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[79]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[80]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[81]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[82]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[83]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[84]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[85]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[86]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[87]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[88]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[89]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[90]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[91]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[92]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[93]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[94]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[95]\ : STD_LOGIC;
  signal r0_is_end : STD_LOGIC_VECTOR ( 2 to 2 );
  signal r0_is_null_r : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \r0_is_null_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_is_null_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \r0_is_null_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[10]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[11]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[9]\ : STD_LOGIC;
  signal r0_last_reg_n_0 : STD_LOGIC;
  signal r0_load : STD_LOGIC;
  signal r0_out_sel_next_r : STD_LOGIC;
  signal \r0_out_sel_next_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_out_sel_next_r_reg_n_0_[1]\ : STD_LOGIC;
  signal r0_out_sel_r0 : STD_LOGIC;
  signal \r0_out_sel_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \r0_user_reg_n_0_[0]\ : STD_LOGIC;
  signal r1_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal r1_keep : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r1_keep[0]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[1]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[2]_i_1_n_0\ : STD_LOGIC;
  signal r1_last_reg_n_0 : STD_LOGIC;
  signal r1_load : STD_LOGIC;
  signal r1_user : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r1_user[0]_i_1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of m_axis_mm2s_tlast_INST_0_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of s_valid_i_1 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \state[2]_i_1__0\ : label is "soft_lutpair41";
begin
  d2_ready <= \^d2_ready\;
  m_axis_mm2s_tlast <= \^m_axis_mm2s_tlast\;
  m_axis_mm2s_tvalid <= \^m_axis_mm2s_tvalid\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^m_axis_mm2s_tvalid\,
      I1 => p_84_out,
      I2 => p_11_out,
      O => p_83_out
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^m_axis_mm2s_tlast\,
      I1 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      I2 => p_11_out,
      O => \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^m_axis_mm2s_tvalid\,
      I1 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      I2 => p_11_out,
      O => \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\
    );
\m_axis_mm2s_tdata[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(0),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(48),
      I4 => p_0_in1_in(24),
      I5 => p_0_in1_in(0),
      O => m_axis_mm2s_tdata(0)
    );
\m_axis_mm2s_tdata[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(10),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(58),
      I4 => p_0_in1_in(34),
      I5 => p_0_in1_in(10),
      O => m_axis_mm2s_tdata(10)
    );
\m_axis_mm2s_tdata[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(11),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(59),
      I4 => p_0_in1_in(35),
      I5 => p_0_in1_in(11),
      O => m_axis_mm2s_tdata(11)
    );
\m_axis_mm2s_tdata[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(12),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(60),
      I4 => p_0_in1_in(36),
      I5 => p_0_in1_in(12),
      O => m_axis_mm2s_tdata(12)
    );
\m_axis_mm2s_tdata[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(13),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(61),
      I4 => p_0_in1_in(37),
      I5 => p_0_in1_in(13),
      O => m_axis_mm2s_tdata(13)
    );
\m_axis_mm2s_tdata[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(14),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(62),
      I4 => p_0_in1_in(38),
      I5 => p_0_in1_in(14),
      O => m_axis_mm2s_tdata(14)
    );
\m_axis_mm2s_tdata[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(15),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(63),
      I4 => p_0_in1_in(39),
      I5 => p_0_in1_in(15),
      O => m_axis_mm2s_tdata(15)
    );
\m_axis_mm2s_tdata[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(16),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(64),
      I4 => p_0_in1_in(40),
      I5 => p_0_in1_in(16),
      O => m_axis_mm2s_tdata(16)
    );
\m_axis_mm2s_tdata[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(17),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(65),
      I4 => p_0_in1_in(41),
      I5 => p_0_in1_in(17),
      O => m_axis_mm2s_tdata(17)
    );
\m_axis_mm2s_tdata[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(18),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(66),
      I4 => p_0_in1_in(42),
      I5 => p_0_in1_in(18),
      O => m_axis_mm2s_tdata(18)
    );
\m_axis_mm2s_tdata[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(19),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(67),
      I4 => p_0_in1_in(43),
      I5 => p_0_in1_in(19),
      O => m_axis_mm2s_tdata(19)
    );
\m_axis_mm2s_tdata[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(1),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(49),
      I4 => p_0_in1_in(25),
      I5 => p_0_in1_in(1),
      O => m_axis_mm2s_tdata(1)
    );
\m_axis_mm2s_tdata[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(20),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(68),
      I4 => p_0_in1_in(44),
      I5 => p_0_in1_in(20),
      O => m_axis_mm2s_tdata(20)
    );
\m_axis_mm2s_tdata[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(21),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(69),
      I4 => p_0_in1_in(45),
      I5 => p_0_in1_in(21),
      O => m_axis_mm2s_tdata(21)
    );
\m_axis_mm2s_tdata[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(22),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(70),
      I4 => p_0_in1_in(46),
      I5 => p_0_in1_in(22),
      O => m_axis_mm2s_tdata(22)
    );
\m_axis_mm2s_tdata[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(23),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(71),
      I4 => p_0_in1_in(47),
      I5 => p_0_in1_in(23),
      O => m_axis_mm2s_tdata(23)
    );
\m_axis_mm2s_tdata[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(2),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(50),
      I4 => p_0_in1_in(26),
      I5 => p_0_in1_in(2),
      O => m_axis_mm2s_tdata(2)
    );
\m_axis_mm2s_tdata[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(3),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(51),
      I4 => p_0_in1_in(27),
      I5 => p_0_in1_in(3),
      O => m_axis_mm2s_tdata(3)
    );
\m_axis_mm2s_tdata[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(4),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(52),
      I4 => p_0_in1_in(28),
      I5 => p_0_in1_in(4),
      O => m_axis_mm2s_tdata(4)
    );
\m_axis_mm2s_tdata[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(5),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(53),
      I4 => p_0_in1_in(29),
      I5 => p_0_in1_in(5),
      O => m_axis_mm2s_tdata(5)
    );
\m_axis_mm2s_tdata[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(6),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(54),
      I4 => p_0_in1_in(30),
      I5 => p_0_in1_in(6),
      O => m_axis_mm2s_tdata(6)
    );
\m_axis_mm2s_tdata[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(7),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(55),
      I4 => p_0_in1_in(31),
      I5 => p_0_in1_in(7),
      O => m_axis_mm2s_tdata(7)
    );
\m_axis_mm2s_tdata[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(8),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(56),
      I4 => p_0_in1_in(32),
      I5 => p_0_in1_in(8),
      O => m_axis_mm2s_tdata(8)
    );
\m_axis_mm2s_tdata[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_data(9),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(57),
      I4 => p_0_in1_in(33),
      I5 => p_0_in1_in(9),
      O => m_axis_mm2s_tdata(9)
    );
\m_axis_mm2s_tkeep[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_keep(0),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_1_in(6),
      I4 => p_1_in(3),
      I5 => p_1_in(0),
      O => m_axis_mm2s_tkeep(0)
    );
\m_axis_mm2s_tkeep[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_keep(1),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_1_in(7),
      I4 => p_1_in(4),
      I5 => p_1_in(1),
      O => m_axis_mm2s_tkeep(1)
    );
\m_axis_mm2s_tkeep[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_keep(2),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_1_in(8),
      I4 => p_1_in(5),
      I5 => p_1_in(2),
      O => m_axis_mm2s_tkeep(2)
    );
m_axis_mm2s_tlast_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202222F2022222"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => m_axis_mm2s_tlast_INST_0_i_1_n_0,
      I2 => \state_reg_n_0_[2]\,
      I3 => r1_last_reg_n_0,
      I4 => \^m_axis_mm2s_tvalid\,
      I5 => \^d2_ready\,
      O => \^m_axis_mm2s_tlast\
    );
m_axis_mm2s_tlast_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => r0_is_end(2),
      I1 => r0_is_null_r(2),
      I2 => r0_is_null_r(1),
      O => m_axis_mm2s_tlast_INST_0_i_1_n_0
    );
\m_axis_mm2s_tuser[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A00C"
    )
        port map (
      I0 => r1_user(0),
      I1 => \r0_user_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      O => m_axis_mm2s_tuser(0)
    );
\r0_data[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \state_reg_n_0_[2]\,
      O => r0_load
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(0),
      Q => p_0_in1_in(0),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(10),
      Q => p_0_in1_in(10),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(11),
      Q => p_0_in1_in(11),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(12),
      Q => p_0_in1_in(12),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(13),
      Q => p_0_in1_in(13),
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(14),
      Q => p_0_in1_in(14),
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(15),
      Q => p_0_in1_in(15),
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(16),
      Q => p_0_in1_in(16),
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(17),
      Q => p_0_in1_in(17),
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(18),
      Q => p_0_in1_in(18),
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(19),
      Q => p_0_in1_in(19),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(1),
      Q => p_0_in1_in(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(20),
      Q => p_0_in1_in(20),
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(21),
      Q => p_0_in1_in(21),
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(22),
      Q => p_0_in1_in(22),
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(23),
      Q => p_0_in1_in(23),
      R => '0'
    );
\r0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(24),
      Q => p_0_in1_in(24),
      R => '0'
    );
\r0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(25),
      Q => p_0_in1_in(25),
      R => '0'
    );
\r0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(26),
      Q => p_0_in1_in(26),
      R => '0'
    );
\r0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(27),
      Q => p_0_in1_in(27),
      R => '0'
    );
\r0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(28),
      Q => p_0_in1_in(28),
      R => '0'
    );
\r0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(29),
      Q => p_0_in1_in(29),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(2),
      Q => p_0_in1_in(2),
      R => '0'
    );
\r0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(30),
      Q => p_0_in1_in(30),
      R => '0'
    );
\r0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(31),
      Q => p_0_in1_in(31),
      R => '0'
    );
\r0_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(32),
      Q => p_0_in1_in(32),
      R => '0'
    );
\r0_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(33),
      Q => p_0_in1_in(33),
      R => '0'
    );
\r0_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(34),
      Q => p_0_in1_in(34),
      R => '0'
    );
\r0_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(35),
      Q => p_0_in1_in(35),
      R => '0'
    );
\r0_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(36),
      Q => p_0_in1_in(36),
      R => '0'
    );
\r0_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(37),
      Q => p_0_in1_in(37),
      R => '0'
    );
\r0_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(38),
      Q => p_0_in1_in(38),
      R => '0'
    );
\r0_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(39),
      Q => p_0_in1_in(39),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(3),
      Q => p_0_in1_in(3),
      R => '0'
    );
\r0_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(40),
      Q => p_0_in1_in(40),
      R => '0'
    );
\r0_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(41),
      Q => p_0_in1_in(41),
      R => '0'
    );
\r0_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(42),
      Q => p_0_in1_in(42),
      R => '0'
    );
\r0_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(43),
      Q => p_0_in1_in(43),
      R => '0'
    );
\r0_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(44),
      Q => p_0_in1_in(44),
      R => '0'
    );
\r0_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(45),
      Q => p_0_in1_in(45),
      R => '0'
    );
\r0_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(46),
      Q => p_0_in1_in(46),
      R => '0'
    );
\r0_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(47),
      Q => p_0_in1_in(47),
      R => '0'
    );
\r0_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(48),
      Q => p_0_in1_in(48),
      R => '0'
    );
\r0_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(49),
      Q => p_0_in1_in(49),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(4),
      Q => p_0_in1_in(4),
      R => '0'
    );
\r0_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(50),
      Q => p_0_in1_in(50),
      R => '0'
    );
\r0_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(51),
      Q => p_0_in1_in(51),
      R => '0'
    );
\r0_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(52),
      Q => p_0_in1_in(52),
      R => '0'
    );
\r0_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(53),
      Q => p_0_in1_in(53),
      R => '0'
    );
\r0_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(54),
      Q => p_0_in1_in(54),
      R => '0'
    );
\r0_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(55),
      Q => p_0_in1_in(55),
      R => '0'
    );
\r0_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(56),
      Q => p_0_in1_in(56),
      R => '0'
    );
\r0_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(57),
      Q => p_0_in1_in(57),
      R => '0'
    );
\r0_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(58),
      Q => p_0_in1_in(58),
      R => '0'
    );
\r0_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(59),
      Q => p_0_in1_in(59),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(5),
      Q => p_0_in1_in(5),
      R => '0'
    );
\r0_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(60),
      Q => p_0_in1_in(60),
      R => '0'
    );
\r0_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(61),
      Q => p_0_in1_in(61),
      R => '0'
    );
\r0_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(62),
      Q => p_0_in1_in(62),
      R => '0'
    );
\r0_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(63),
      Q => p_0_in1_in(63),
      R => '0'
    );
\r0_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(64),
      Q => p_0_in1_in(64),
      R => '0'
    );
\r0_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(65),
      Q => p_0_in1_in(65),
      R => '0'
    );
\r0_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(66),
      Q => p_0_in1_in(66),
      R => '0'
    );
\r0_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(67),
      Q => p_0_in1_in(67),
      R => '0'
    );
\r0_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(68),
      Q => p_0_in1_in(68),
      R => '0'
    );
\r0_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(69),
      Q => p_0_in1_in(69),
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(6),
      Q => p_0_in1_in(6),
      R => '0'
    );
\r0_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(70),
      Q => p_0_in1_in(70),
      R => '0'
    );
\r0_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(71),
      Q => p_0_in1_in(71),
      R => '0'
    );
\r0_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(72),
      Q => \r0_data_reg_n_0_[72]\,
      R => '0'
    );
\r0_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(73),
      Q => \r0_data_reg_n_0_[73]\,
      R => '0'
    );
\r0_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(74),
      Q => \r0_data_reg_n_0_[74]\,
      R => '0'
    );
\r0_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(75),
      Q => \r0_data_reg_n_0_[75]\,
      R => '0'
    );
\r0_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(76),
      Q => \r0_data_reg_n_0_[76]\,
      R => '0'
    );
\r0_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(77),
      Q => \r0_data_reg_n_0_[77]\,
      R => '0'
    );
\r0_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(78),
      Q => \r0_data_reg_n_0_[78]\,
      R => '0'
    );
\r0_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(79),
      Q => \r0_data_reg_n_0_[79]\,
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(7),
      Q => p_0_in1_in(7),
      R => '0'
    );
\r0_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(80),
      Q => \r0_data_reg_n_0_[80]\,
      R => '0'
    );
\r0_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(81),
      Q => \r0_data_reg_n_0_[81]\,
      R => '0'
    );
\r0_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(82),
      Q => \r0_data_reg_n_0_[82]\,
      R => '0'
    );
\r0_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(83),
      Q => \r0_data_reg_n_0_[83]\,
      R => '0'
    );
\r0_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(84),
      Q => \r0_data_reg_n_0_[84]\,
      R => '0'
    );
\r0_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(85),
      Q => \r0_data_reg_n_0_[85]\,
      R => '0'
    );
\r0_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(86),
      Q => \r0_data_reg_n_0_[86]\,
      R => '0'
    );
\r0_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(87),
      Q => \r0_data_reg_n_0_[87]\,
      R => '0'
    );
\r0_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(88),
      Q => \r0_data_reg_n_0_[88]\,
      R => '0'
    );
\r0_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(89),
      Q => \r0_data_reg_n_0_[89]\,
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(8),
      Q => p_0_in1_in(8),
      R => '0'
    );
\r0_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(90),
      Q => \r0_data_reg_n_0_[90]\,
      R => '0'
    );
\r0_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(91),
      Q => \r0_data_reg_n_0_[91]\,
      R => '0'
    );
\r0_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(92),
      Q => \r0_data_reg_n_0_[92]\,
      R => '0'
    );
\r0_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(93),
      Q => \r0_data_reg_n_0_[93]\,
      R => '0'
    );
\r0_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(94),
      Q => \r0_data_reg_n_0_[94]\,
      R => '0'
    );
\r0_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(95),
      Q => \r0_data_reg_n_0_[95]\,
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(9),
      Q => p_0_in1_in(9),
      R => '0'
    );
\r0_is_null_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FF00000100"
    )
        port map (
      I0 => \gen_data_accumulator[1].acc_keep_reg\(1),
      I1 => acc_keep_reg(3),
      I2 => \gen_data_accumulator[1].acc_keep_reg\(0),
      I3 => \state_reg[1]_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => r0_is_null_r(1),
      O => \r0_is_null_r[1]_i_1_n_0\
    );
\r0_is_null_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FF00000100"
    )
        port map (
      I0 => \acc_keep_reg[8]\,
      I1 => \gen_data_accumulator[1].acc_keep_reg\(2),
      I2 => \gen_data_accumulator[1].acc_keep_reg\(3),
      I3 => \state_reg[1]_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => r0_is_null_r(2),
      O => \r0_is_null_r[2]_i_1_n_0\
    );
\r0_is_null_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FF00000100"
    )
        port map (
      I0 => \acc_keep_reg[11]\,
      I1 => \acc_keep_reg[9]\,
      I2 => \acc_keep_reg[10]\,
      I3 => \state_reg[1]_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => r0_is_end(2),
      O => \r0_is_null_r[3]_i_1_n_0\
    );
\r0_is_null_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_is_null_r[1]_i_1_n_0\,
      Q => r0_is_null_r(1),
      R => areset_r
    );
\r0_is_null_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_is_null_r[2]_i_1_n_0\,
      Q => r0_is_null_r(2),
      R => areset_r
    );
\r0_is_null_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_is_null_r[3]_i_1_n_0\,
      Q => r0_is_end(2),
      R => areset_r
    );
\r0_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_keep_reg(0),
      Q => p_1_in(0),
      R => '0'
    );
\r0_keep_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[10]\,
      Q => \r0_keep_reg_n_0_[10]\,
      R => '0'
    );
\r0_keep_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[11]\,
      Q => \r0_keep_reg_n_0_[11]\,
      R => '0'
    );
\r0_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_keep_reg(1),
      Q => p_1_in(1),
      R => '0'
    );
\r0_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_keep_reg(2),
      Q => p_1_in(2),
      R => '0'
    );
\r0_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_keep_reg(3),
      Q => p_1_in(3),
      R => '0'
    );
\r0_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \gen_data_accumulator[1].acc_keep_reg\(0),
      Q => p_1_in(4),
      R => '0'
    );
\r0_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \gen_data_accumulator[1].acc_keep_reg\(1),
      Q => p_1_in(5),
      R => '0'
    );
\r0_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \gen_data_accumulator[1].acc_keep_reg\(2),
      Q => p_1_in(6),
      R => '0'
    );
\r0_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \gen_data_accumulator[1].acc_keep_reg\(3),
      Q => p_1_in(7),
      R => '0'
    );
\r0_keep_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[8]\,
      Q => p_1_in(8),
      R => '0'
    );
\r0_keep_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[9]\,
      Q => \r0_keep_reg_n_0_[9]\,
      R => '0'
    );
r0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_last,
      Q => r0_last_reg_n_0,
      R => '0'
    );
\r0_out_sel_next_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFCFCF50707070"
    )
        port map (
      I0 => r0_is_end(2),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => m_axis_mm2s_tready,
      I3 => r0_is_null_r(1),
      I4 => r0_is_null_r(2),
      I5 => \r0_out_sel_next_r_reg_n_0_[0]\,
      O => \r0_out_sel_next_r[0]_i_1_n_0\
    );
\r0_out_sel_next_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAEEAAEAAAEAAA"
    )
        port map (
      I0 => \r0_out_sel_next_r[1]_i_3_n_0\,
      I1 => \r0_out_sel_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => m_axis_mm2s_tready,
      I4 => r0_is_null_r(2),
      I5 => r0_is_end(2),
      O => r0_out_sel_next_r
    );
\r0_out_sel_next_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F0FCF0"
    )
        port map (
      I0 => r0_is_null_r(2),
      I1 => m_axis_mm2s_tready,
      I2 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I4 => r0_is_end(2),
      O => \r0_out_sel_next_r[1]_i_2_n_0\
    );
\r0_out_sel_next_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFABAAABAA"
    )
        port map (
      I0 => areset_r,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^m_axis_mm2s_tvalid\,
      I3 => \^d2_ready\,
      I4 => m_axis_mm2s_tlast_INST_0_i_1_n_0,
      I5 => m_axis_mm2s_tready,
      O => \r0_out_sel_next_r[1]_i_3_n_0\
    );
\r0_out_sel_next_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_out_sel_next_r[0]_i_1_n_0\,
      Q => \r0_out_sel_next_r_reg_n_0_[0]\,
      S => r0_out_sel_next_r
    );
\r0_out_sel_next_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_out_sel_next_r[1]_i_2_n_0\,
      Q => \r0_out_sel_next_r_reg_n_0_[1]\,
      R => r0_out_sel_next_r
    );
\r0_out_sel_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I1 => m_axis_mm2s_tready,
      I2 => r0_out_sel_r0,
      I3 => \r0_out_sel_r_reg_n_0_[0]\,
      O => \r0_out_sel_r[0]_i_1_n_0\
    );
\r0_out_sel_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I1 => m_axis_mm2s_tready,
      I2 => r0_out_sel_r0,
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      O => \r0_out_sel_r[1]_i_1_n_0\
    );
\r0_out_sel_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAC0F8C000000000"
    )
        port map (
      I0 => r0_is_null_r(2),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I3 => r0_is_end(2),
      I4 => r0_is_null_r(1),
      I5 => m_axis_mm2s_tready,
      O => r0_out_sel_r0
    );
\r0_out_sel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_out_sel_r[0]_i_1_n_0\,
      Q => \r0_out_sel_r_reg_n_0_[0]\,
      R => r0_out_sel_next_r
    );
\r0_out_sel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_out_sel_r[1]_i_1_n_0\,
      Q => \r0_out_sel_r_reg_n_0_[1]\,
      R => r0_out_sel_next_r
    );
\r0_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_user_reg(0),
      Q => \r0_user_reg_n_0_[0]\,
      R => '0'
    );
\r1_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(0),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(24),
      I4 => p_0_in1_in(48),
      I5 => \r0_data_reg_n_0_[72]\,
      O => p_0_in_0(0)
    );
\r1_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(10),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(34),
      I4 => p_0_in1_in(58),
      I5 => \r0_data_reg_n_0_[82]\,
      O => p_0_in_0(10)
    );
\r1_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(11),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(35),
      I4 => p_0_in1_in(59),
      I5 => \r0_data_reg_n_0_[83]\,
      O => p_0_in_0(11)
    );
\r1_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(12),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(36),
      I4 => p_0_in1_in(60),
      I5 => \r0_data_reg_n_0_[84]\,
      O => p_0_in_0(12)
    );
\r1_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(13),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(37),
      I4 => p_0_in1_in(61),
      I5 => \r0_data_reg_n_0_[85]\,
      O => p_0_in_0(13)
    );
\r1_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(14),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(38),
      I4 => p_0_in1_in(62),
      I5 => \r0_data_reg_n_0_[86]\,
      O => p_0_in_0(14)
    );
\r1_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(15),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(39),
      I4 => p_0_in1_in(63),
      I5 => \r0_data_reg_n_0_[87]\,
      O => p_0_in_0(15)
    );
\r1_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(16),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(40),
      I4 => p_0_in1_in(64),
      I5 => \r0_data_reg_n_0_[88]\,
      O => p_0_in_0(16)
    );
\r1_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(17),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(41),
      I4 => p_0_in1_in(65),
      I5 => \r0_data_reg_n_0_[89]\,
      O => p_0_in_0(17)
    );
\r1_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(18),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(42),
      I4 => p_0_in1_in(66),
      I5 => \r0_data_reg_n_0_[90]\,
      O => p_0_in_0(18)
    );
\r1_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(19),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(43),
      I4 => p_0_in1_in(67),
      I5 => \r0_data_reg_n_0_[91]\,
      O => p_0_in_0(19)
    );
\r1_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(25),
      I4 => p_0_in1_in(49),
      I5 => \r0_data_reg_n_0_[73]\,
      O => p_0_in_0(1)
    );
\r1_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(20),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(44),
      I4 => p_0_in1_in(68),
      I5 => \r0_data_reg_n_0_[92]\,
      O => p_0_in_0(20)
    );
\r1_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(21),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(45),
      I4 => p_0_in1_in(69),
      I5 => \r0_data_reg_n_0_[93]\,
      O => p_0_in_0(21)
    );
\r1_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(22),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(46),
      I4 => p_0_in1_in(70),
      I5 => \r0_data_reg_n_0_[94]\,
      O => p_0_in_0(22)
    );
\r1_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \^m_axis_mm2s_tvalid\,
      I2 => \state_reg_n_0_[2]\,
      O => r1_load
    );
\r1_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(23),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(47),
      I4 => p_0_in1_in(71),
      I5 => \r0_data_reg_n_0_[95]\,
      O => p_0_in_0(23)
    );
\r1_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(26),
      I4 => p_0_in1_in(50),
      I5 => \r0_data_reg_n_0_[74]\,
      O => p_0_in_0(2)
    );
\r1_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(27),
      I4 => p_0_in1_in(51),
      I5 => \r0_data_reg_n_0_[75]\,
      O => p_0_in_0(3)
    );
\r1_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(28),
      I4 => p_0_in1_in(52),
      I5 => \r0_data_reg_n_0_[76]\,
      O => p_0_in_0(4)
    );
\r1_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(5),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(29),
      I4 => p_0_in1_in(53),
      I5 => \r0_data_reg_n_0_[77]\,
      O => p_0_in_0(5)
    );
\r1_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(30),
      I4 => p_0_in1_in(54),
      I5 => \r0_data_reg_n_0_[78]\,
      O => p_0_in_0(6)
    );
\r1_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(7),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(31),
      I4 => p_0_in1_in(55),
      I5 => \r0_data_reg_n_0_[79]\,
      O => p_0_in_0(7)
    );
\r1_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(8),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(32),
      I4 => p_0_in1_in(56),
      I5 => \r0_data_reg_n_0_[80]\,
      O => p_0_in_0(8)
    );
\r1_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(9),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(33),
      I4 => p_0_in1_in(57),
      I5 => \r0_data_reg_n_0_[81]\,
      O => p_0_in_0(9)
    );
\r1_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(0),
      Q => r1_data(0),
      R => '0'
    );
\r1_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(10),
      Q => r1_data(10),
      R => '0'
    );
\r1_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(11),
      Q => r1_data(11),
      R => '0'
    );
\r1_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(12),
      Q => r1_data(12),
      R => '0'
    );
\r1_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(13),
      Q => r1_data(13),
      R => '0'
    );
\r1_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(14),
      Q => r1_data(14),
      R => '0'
    );
\r1_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(15),
      Q => r1_data(15),
      R => '0'
    );
\r1_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(16),
      Q => r1_data(16),
      R => '0'
    );
\r1_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(17),
      Q => r1_data(17),
      R => '0'
    );
\r1_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(18),
      Q => r1_data(18),
      R => '0'
    );
\r1_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(19),
      Q => r1_data(19),
      R => '0'
    );
\r1_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(1),
      Q => r1_data(1),
      R => '0'
    );
\r1_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(20),
      Q => r1_data(20),
      R => '0'
    );
\r1_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(21),
      Q => r1_data(21),
      R => '0'
    );
\r1_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(22),
      Q => r1_data(22),
      R => '0'
    );
\r1_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(23),
      Q => r1_data(23),
      R => '0'
    );
\r1_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(2),
      Q => r1_data(2),
      R => '0'
    );
\r1_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(3),
      Q => r1_data(3),
      R => '0'
    );
\r1_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(4),
      Q => r1_data(4),
      R => '0'
    );
\r1_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(5),
      Q => r1_data(5),
      R => '0'
    );
\r1_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(6),
      Q => r1_data(6),
      R => '0'
    );
\r1_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(7),
      Q => r1_data(7),
      R => '0'
    );
\r1_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(8),
      Q => r1_data(8),
      R => '0'
    );
\r1_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(9),
      Q => r1_data(9),
      R => '0'
    );
\r1_keep[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_1_in(3),
      I4 => p_1_in(6),
      I5 => \r0_keep_reg_n_0_[9]\,
      O => \r1_keep[0]_i_1_n_0\
    );
\r1_keep[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_1_in(4),
      I4 => p_1_in(7),
      I5 => \r0_keep_reg_n_0_[10]\,
      O => \r1_keep[1]_i_1_n_0\
    );
\r1_keep[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_1_in(5),
      I4 => p_1_in(8),
      I5 => \r0_keep_reg_n_0_[11]\,
      O => \r1_keep[2]_i_1_n_0\
    );
\r1_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[0]_i_1_n_0\,
      Q => r1_keep(0),
      R => '0'
    );
\r1_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[1]_i_1_n_0\,
      Q => r1_keep(1),
      R => '0'
    );
\r1_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[2]_i_1_n_0\,
      Q => r1_keep(2),
      R => '0'
    );
r1_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => r0_last_reg_n_0,
      Q => r1_last_reg_n_0,
      R => '0'
    );
\r1_user[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_user_reg_n_0_[0]\,
      O => \r1_user[0]_i_1_n_0\
    );
\r1_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_user[0]_i_1_n_0\,
      Q => r1_user(0),
      R => '0'
    );
s_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_mm2s_tvalid\,
      I1 => m_axis_mm2s_tready,
      O => s_valid0
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F53F35F5F53535"
    )
        port map (
      I0 => \^m_axis_mm2s_tvalid\,
      I1 => d2_valid,
      I2 => \^d2_ready\,
      I3 => m_axis_mm2s_tready,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state[0]_i_2_n_0\,
      O => state(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCC8F0C0"
    )
        port map (
      I0 => r0_is_null_r(1),
      I1 => r0_is_end(2),
      I2 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I4 => r0_is_null_r(2),
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF0B00030F0B0"
    )
        port map (
      I0 => m_axis_mm2s_tlast_INST_0_i_1_n_0,
      I1 => m_axis_mm2s_tready,
      I2 => \^m_axis_mm2s_tvalid\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \^d2_ready\,
      I5 => d2_valid,
      O => state(1)
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000800"
    )
        port map (
      I0 => d2_valid,
      I1 => \^d2_ready\,
      I2 => m_axis_mm2s_tready,
      I3 => \^m_axis_mm2s_tvalid\,
      I4 => \state_reg_n_0_[2]\,
      O => state(2)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(0),
      Q => \^d2_ready\,
      R => areset_r
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(1),
      Q => \^m_axis_mm2s_tvalid\,
      R => areset_r
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(2),
      Q => \state_reg_n_0_[2]\,
      R => areset_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_upsizer is
  port (
    \r0_user_reg[0]_0\ : out STD_LOGIC;
    acc_user_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r0_keep_reg[10]\ : out STD_LOGIC;
    \r0_keep_reg[9]\ : out STD_LOGIC;
    \r0_keep_reg[11]\ : out STD_LOGIC;
    acc_keep_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_data_accumulator[1].acc_keep_reg\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r0_keep_reg[8]\ : out STD_LOGIC;
    acc_last : out STD_LOGIC;
    d2_valid : out STD_LOGIC;
    \r0_is_null_r_reg[3]\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 95 downto 0 );
    p_4_out : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d2_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    sig_m_valid_dup_reg : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    \sig_data_reg_out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_axi_vdma_1_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_upsizer;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_upsizer is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[3]\ : signal is "yes";
  signal acc_data0 : STD_LOGIC;
  signal \^acc_last\ : STD_LOGIC;
  signal acc_last_i_1_n_0 : STD_LOGIC;
  signal acc_reg_en : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal acc_strb : STD_LOGIC;
  signal \^d2_valid\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  attribute RTL_KEEP of p_0_in1_in : signal is "yes";
  signal p_1_in2_in : STD_LOGIC;
  signal r0_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r0_keep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal r0_last_reg_n_0 : STD_LOGIC;
  signal \r0_reg_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[1]\ : STD_LOGIC;
  signal r0_user : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r0_user_reg[0]_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "SM_RESET:00010,SM_IDLE:00001,SM_ACTIVE:10000,SM_END:01000,SM_END_TO_ACTIVE:00100";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "SM_RESET:00010,SM_IDLE:00001,SM_ACTIVE:10000,SM_END:01000,SM_END_TO_ACTIVE:00100";
  attribute KEEP of \FSM_onehot_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "SM_RESET:00010,SM_IDLE:00001,SM_ACTIVE:10000,SM_END:01000,SM_END_TO_ACTIVE:00100";
  attribute KEEP of \FSM_onehot_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "SM_RESET:00010,SM_IDLE:00001,SM_ACTIVE:10000,SM_END:01000,SM_END_TO_ACTIVE:00100";
  attribute KEEP of \FSM_onehot_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "SM_RESET:00010,SM_IDLE:00001,SM_ACTIVE:10000,SM_END:01000,SM_END_TO_ACTIVE:00100";
  attribute KEEP of \FSM_onehot_state_reg[4]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of sig_last_reg_out_i_1 : label is "soft_lutpair43";
begin
  acc_last <= \^acc_last\;
  d2_valid <= \^d2_valid\;
  \r0_user_reg[0]_0\ <= \^r0_user_reg[0]_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \out\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state[0]_i_2_n_0\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15151010101F101F"
    )
        port map (
      I0 => \out\,
      I1 => r0_last_reg_n_0,
      I2 => p_0_in1_in,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => d2_ready,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[0]_i_2_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000032222222"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => p_0_in1_in,
      I3 => r0_last_reg_n_0,
      I4 => \out\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E04"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => d2_ready,
      I3 => \out\,
      I4 => p_0_in1_in,
      O => \FSM_onehot_state[2]_i_2_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8A8FF00"
    )
        port map (
      I0 => \out\,
      I1 => p_1_in2_in,
      I2 => acc_reg_en(1),
      I3 => \FSM_onehot_state[3]_i_2_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020C0C02020CFC0"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_3_n_0\,
      I1 => r0_last_reg_n_0,
      I2 => p_0_in1_in,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => \out\,
      I5 => d2_ready,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_3_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000202FF00"
    )
        port map (
      I0 => \out\,
      I1 => p_1_in2_in,
      I2 => acc_reg_en(1),
      I3 => \FSM_onehot_state[4]_i_2_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF32001000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => p_0_in1_in,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => d2_ready,
      I4 => \out\,
      I5 => \FSM_onehot_state[4]_i_3_n_0\,
      O => \FSM_onehot_state[4]_i_2_n_0\
    );
\FSM_onehot_state[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \out\,
      I1 => r0_last_reg_n_0,
      I2 => p_1_in2_in,
      I3 => p_0_in1_in,
      I4 => \r0_reg_sel_reg_n_0_[1]\,
      O => \FSM_onehot_state[4]_i_3_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => areset_r
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      S => areset_r
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => areset_r
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => areset_r
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[4]_i_1_n_0\,
      Q => p_0_in1_in,
      R => areset_r
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^r0_user_reg[0]_0\,
      I1 => p_19_out,
      I2 => p_11_out,
      I3 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      O => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\
    );
\acc_data[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[0]\,
      O => acc_reg_en(0)
    );
\acc_data[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => p_0_in1_in,
      O => acc_data0
    );
\acc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(0),
      Q => D(0),
      R => '0'
    );
\acc_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(10),
      Q => D(10),
      R => '0'
    );
\acc_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(11),
      Q => D(11),
      R => '0'
    );
\acc_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(12),
      Q => D(12),
      R => '0'
    );
\acc_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(13),
      Q => D(13),
      R => '0'
    );
\acc_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(14),
      Q => D(14),
      R => '0'
    );
\acc_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(15),
      Q => D(15),
      R => '0'
    );
\acc_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(16),
      Q => D(16),
      R => '0'
    );
\acc_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(17),
      Q => D(17),
      R => '0'
    );
\acc_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(18),
      Q => D(18),
      R => '0'
    );
\acc_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(19),
      Q => D(19),
      R => '0'
    );
\acc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(1),
      Q => D(1),
      R => '0'
    );
\acc_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(20),
      Q => D(20),
      R => '0'
    );
\acc_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(21),
      Q => D(21),
      R => '0'
    );
\acc_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(22),
      Q => D(22),
      R => '0'
    );
\acc_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(23),
      Q => D(23),
      R => '0'
    );
\acc_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(24),
      Q => D(24),
      R => '0'
    );
\acc_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(25),
      Q => D(25),
      R => '0'
    );
\acc_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(26),
      Q => D(26),
      R => '0'
    );
\acc_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(27),
      Q => D(27),
      R => '0'
    );
\acc_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(28),
      Q => D(28),
      R => '0'
    );
\acc_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(29),
      Q => D(29),
      R => '0'
    );
\acc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(2),
      Q => D(2),
      R => '0'
    );
\acc_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(30),
      Q => D(30),
      R => '0'
    );
\acc_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(31),
      Q => D(31),
      R => '0'
    );
\acc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(3),
      Q => D(3),
      R => '0'
    );
\acc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(4),
      Q => D(4),
      R => '0'
    );
\acc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(5),
      Q => D(5),
      R => '0'
    );
\acc_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(0),
      Q => D(64),
      R => '0'
    );
\acc_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(1),
      Q => D(65),
      R => '0'
    );
\acc_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(2),
      Q => D(66),
      R => '0'
    );
\acc_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(3),
      Q => D(67),
      R => '0'
    );
\acc_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(4),
      Q => D(68),
      R => '0'
    );
\acc_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(5),
      Q => D(69),
      R => '0'
    );
\acc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(6),
      Q => D(6),
      R => '0'
    );
\acc_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(6),
      Q => D(70),
      R => '0'
    );
\acc_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(7),
      Q => D(71),
      R => '0'
    );
\acc_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(8),
      Q => D(72),
      R => '0'
    );
\acc_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(9),
      Q => D(73),
      R => '0'
    );
\acc_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(10),
      Q => D(74),
      R => '0'
    );
\acc_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(11),
      Q => D(75),
      R => '0'
    );
\acc_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(12),
      Q => D(76),
      R => '0'
    );
\acc_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(13),
      Q => D(77),
      R => '0'
    );
\acc_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(14),
      Q => D(78),
      R => '0'
    );
\acc_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(15),
      Q => D(79),
      R => '0'
    );
\acc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(7),
      Q => D(7),
      R => '0'
    );
\acc_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(16),
      Q => D(80),
      R => '0'
    );
\acc_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(17),
      Q => D(81),
      R => '0'
    );
\acc_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(18),
      Q => D(82),
      R => '0'
    );
\acc_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(19),
      Q => D(83),
      R => '0'
    );
\acc_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(20),
      Q => D(84),
      R => '0'
    );
\acc_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(21),
      Q => D(85),
      R => '0'
    );
\acc_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(22),
      Q => D(86),
      R => '0'
    );
\acc_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(23),
      Q => D(87),
      R => '0'
    );
\acc_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(24),
      Q => D(88),
      R => '0'
    );
\acc_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(25),
      Q => D(89),
      R => '0'
    );
\acc_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(8),
      Q => D(8),
      R => '0'
    );
\acc_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(26),
      Q => D(90),
      R => '0'
    );
\acc_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(27),
      Q => D(91),
      R => '0'
    );
\acc_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(28),
      Q => D(92),
      R => '0'
    );
\acc_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(29),
      Q => D(93),
      R => '0'
    );
\acc_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(30),
      Q => D(94),
      R => '0'
    );
\acc_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(31),
      Q => D(95),
      R => '0'
    );
\acc_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(9),
      Q => D(9),
      R => '0'
    );
\acc_keep[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => \r0_reg_sel_reg_n_0_[0]\,
      I2 => p_0_in1_in,
      O => acc_strb
    );
\acc_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(0),
      Q => acc_keep_reg(0),
      R => '0'
    );
\acc_keep_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => Q(2),
      Q => \r0_keep_reg[10]\,
      R => acc_strb
    );
\acc_keep_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => Q(3),
      Q => \r0_keep_reg[11]\,
      R => acc_strb
    );
\acc_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(1),
      Q => acc_keep_reg(1),
      R => '0'
    );
\acc_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(2),
      Q => acc_keep_reg(2),
      R => '0'
    );
\acc_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(3),
      Q => acc_keep_reg(3),
      R => '0'
    );
\acc_keep_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => Q(0),
      Q => \r0_keep_reg[8]\,
      R => acc_strb
    );
\acc_keep_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => Q(1),
      Q => \r0_keep_reg[9]\,
      R => acc_strb
    );
acc_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0FFF0F0F088"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => p_0_in1_in,
      I2 => \^acc_last\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => p_4_out,
      O => acc_last_i_1_n_0
    );
acc_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => acc_last_i_1_n_0,
      Q => \^acc_last\,
      R => '0'
    );
\acc_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_user(0),
      Q => acc_user_reg(0),
      R => '0'
    );
\gen_data_accumulator[1].acc_data[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[1]\,
      O => acc_reg_en(1)
    );
\gen_data_accumulator[1].acc_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(0),
      Q => D(32),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(1),
      Q => D(33),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(2),
      Q => D(34),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(3),
      Q => D(35),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(4),
      Q => D(36),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(5),
      Q => D(37),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(6),
      Q => D(38),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(7),
      Q => D(39),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(8),
      Q => D(40),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(9),
      Q => D(41),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(10),
      Q => D(42),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(11),
      Q => D(43),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(12),
      Q => D(44),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(13),
      Q => D(45),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(14),
      Q => D(46),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(15),
      Q => D(47),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(16),
      Q => D(48),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(17),
      Q => D(49),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(18),
      Q => D(50),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(19),
      Q => D(51),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(20),
      Q => D(52),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(21),
      Q => D(53),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(22),
      Q => D(54),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(23),
      Q => D(55),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(24),
      Q => D(56),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(25),
      Q => D(57),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(26),
      Q => D(58),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(27),
      Q => D(59),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(28),
      Q => D(60),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(29),
      Q => D(61),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(30),
      Q => D(62),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(31),
      Q => D(63),
      R => '0'
    );
\gen_data_accumulator[1].acc_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(0),
      Q => \gen_data_accumulator[1].acc_keep_reg\(0),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(1),
      Q => \gen_data_accumulator[1].acc_keep_reg\(1),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(2),
      Q => \gen_data_accumulator[1].acc_keep_reg\(2),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(3),
      Q => \gen_data_accumulator[1].acc_keep_reg\(3),
      R => acc_reg_en(0)
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(0),
      Q => r0_data(0),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(10),
      Q => r0_data(10),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(11),
      Q => r0_data(11),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(12),
      Q => r0_data(12),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(13),
      Q => r0_data(13),
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(14),
      Q => r0_data(14),
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(15),
      Q => r0_data(15),
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(16),
      Q => r0_data(16),
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(17),
      Q => r0_data(17),
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(18),
      Q => r0_data(18),
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(19),
      Q => r0_data(19),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(1),
      Q => r0_data(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(20),
      Q => r0_data(20),
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(21),
      Q => r0_data(21),
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(22),
      Q => r0_data(22),
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(23),
      Q => r0_data(23),
      R => '0'
    );
\r0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(24),
      Q => r0_data(24),
      R => '0'
    );
\r0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(25),
      Q => r0_data(25),
      R => '0'
    );
\r0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(26),
      Q => r0_data(26),
      R => '0'
    );
\r0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(27),
      Q => r0_data(27),
      R => '0'
    );
\r0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(28),
      Q => r0_data(28),
      R => '0'
    );
\r0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(29),
      Q => r0_data(29),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(2),
      Q => r0_data(2),
      R => '0'
    );
\r0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(30),
      Q => r0_data(30),
      R => '0'
    );
\r0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(31),
      Q => r0_data(31),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(3),
      Q => r0_data(3),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(4),
      Q => r0_data(4),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(5),
      Q => r0_data(5),
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(6),
      Q => r0_data(6),
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(7),
      Q => r0_data(7),
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(8),
      Q => r0_data(8),
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => \sig_data_reg_out_reg[31]\(9),
      Q => r0_data(9),
      R => '0'
    );
\r0_is_null_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d2_valid\,
      I1 => d2_ready,
      O => \r0_is_null_r_reg[3]\
    );
\r0_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => Q(0),
      Q => r0_keep(0),
      R => '0'
    );
\r0_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => Q(1),
      Q => r0_keep(1),
      R => '0'
    );
\r0_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => Q(2),
      Q => r0_keep(2),
      R => '0'
    );
\r0_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => Q(3),
      Q => r0_keep(3),
      R => '0'
    );
r0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => p_4_out,
      Q => r0_last_reg_n_0,
      R => '0'
    );
\r0_reg_sel[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF2F2F2"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_0_[0]\,
      I1 => p_0_in1_in,
      I2 => areset_r,
      I3 => \^d2_valid\,
      I4 => d2_ready,
      O => \r0_reg_sel[0]_i_1_n_0\
    );
\r0_reg_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200E200E2"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_0_[1]\,
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[0]\,
      I3 => areset_r,
      I4 => \^d2_valid\,
      I5 => d2_ready,
      O => \r0_reg_sel[1]_i_1_n_0\
    );
\r0_reg_sel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200E200E2"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      I3 => areset_r,
      I4 => \^d2_valid\,
      I5 => d2_ready,
      O => \r0_reg_sel[2]_i_1_n_0\
    );
\r0_reg_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_reg_sel[0]_i_1_n_0\,
      Q => \r0_reg_sel_reg_n_0_[0]\,
      R => '0'
    );
\r0_reg_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_reg_sel[1]_i_1_n_0\,
      Q => \r0_reg_sel_reg_n_0_[1]\,
      R => '0'
    );
\r0_reg_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_reg_sel[2]_i_1_n_0\,
      Q => p_1_in2_in,
      R => '0'
    );
\r0_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_user_reg[0]_0\,
      D => p_0_in,
      Q => r0_user(0),
      R => '0'
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r0_user_reg[0]_0\,
      I1 => sig_m_valid_dup_reg,
      O => sig_last_reg_out_reg(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3BFFFBFFFAFFFAF"
    )
        port map (
      I0 => d2_ready,
      I1 => \out\,
      I2 => \^d2_valid\,
      I3 => \state_reg_n_0_[2]\,
      I4 => r0_last_reg_n_0,
      I5 => \^r0_user_reg[0]_0\,
      O => state(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0FFF8F8F0F0"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => \^r0_user_reg[0]_0\,
      I2 => \state[1]_i_2_n_0\,
      I3 => d2_ready,
      I4 => \state_reg_n_0_[2]\,
      I5 => \^d2_valid\,
      O => state(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040000000"
    )
        port map (
      I0 => \^d2_valid\,
      I1 => \out\,
      I2 => \^r0_user_reg[0]_0\,
      I3 => \r0_reg_sel_reg_n_0_[1]\,
      I4 => p_0_in1_in,
      I5 => p_1_in2_in,
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => \out\,
      I1 => \^r0_user_reg[0]_0\,
      I2 => d2_ready,
      I3 => \^d2_valid\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state[2]_i_2_n_0\,
      O => state(2)
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007000000"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^d2_valid\,
      I3 => \^r0_user_reg[0]_0\,
      I4 => \out\,
      I5 => \FSM_onehot_state[3]_i_3_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(0),
      Q => \^r0_user_reg[0]_0\,
      R => areset_r
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(1),
      Q => \^d2_valid\,
      R => areset_r
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(2),
      Q => \state_reg_n_0_[2]\,
      R => areset_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_vregister is
  port (
    zero_vsize_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_hsize_err0 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \VFLIP_DISABLE.dm_address_reg[31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    load_new_addr : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_axi_vdma_1_0_axi_vdma_vregister;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_vregister is
  signal \^gen_normal_dm_command.cmnd_data_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \VFLIP_DISABLE.dm_address[11]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal crnt_start_address : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crnt_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal video_reg_update : STD_LOGIC;
  signal zero_hsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_3_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_4_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_3_n_0 : STD_LOGIC;
begin
  \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) <= \^gen_normal_dm_command.cmnd_data_reg[15]\(15 downto 0);
  Q(12 downto 0) <= \^q\(12 downto 0);
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(0),
      Q => crnt_start_address(0),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(10),
      Q => crnt_start_address(10),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(11),
      Q => crnt_start_address(11),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(12),
      Q => crnt_start_address(12),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(13),
      Q => crnt_start_address(13),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(14),
      Q => crnt_start_address(14),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(15),
      Q => crnt_start_address(15),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(16),
      Q => \VFLIP_DISABLE.dm_address_reg[31]\(0),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(17),
      Q => \VFLIP_DISABLE.dm_address_reg[31]\(1),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(18),
      Q => \VFLIP_DISABLE.dm_address_reg[31]\(2),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(19),
      Q => \VFLIP_DISABLE.dm_address_reg[31]\(3),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(1),
      Q => crnt_start_address(1),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(20),
      Q => \VFLIP_DISABLE.dm_address_reg[31]\(4),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(21),
      Q => \VFLIP_DISABLE.dm_address_reg[31]\(5),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(22),
      Q => \VFLIP_DISABLE.dm_address_reg[31]\(6),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(23),
      Q => \VFLIP_DISABLE.dm_address_reg[31]\(7),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(24),
      Q => \VFLIP_DISABLE.dm_address_reg[31]\(8),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(25),
      Q => \VFLIP_DISABLE.dm_address_reg[31]\(9),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(26),
      Q => \VFLIP_DISABLE.dm_address_reg[31]\(10),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(27),
      Q => \VFLIP_DISABLE.dm_address_reg[31]\(11),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(28),
      Q => \VFLIP_DISABLE.dm_address_reg[31]\(12),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(29),
      Q => \VFLIP_DISABLE.dm_address_reg[31]\(13),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(2),
      Q => crnt_start_address(2),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(30),
      Q => \VFLIP_DISABLE.dm_address_reg[31]\(14),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(31),
      Q => \VFLIP_DISABLE.dm_address_reg[31]\(15),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(3),
      Q => crnt_start_address(3),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(4),
      Q => crnt_start_address(4),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(5),
      Q => crnt_start_address(5),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(6),
      Q => crnt_start_address(6),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(7),
      Q => crnt_start_address(7),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(8),
      Q => crnt_start_address(8),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(9),
      Q => crnt_start_address(9),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(11),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(10),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(9),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(8),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(11),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]_0\(11),
      I2 => load_new_addr,
      I3 => crnt_start_address(11),
      O => \VFLIP_DISABLE.dm_address[11]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(10),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]_0\(10),
      I2 => load_new_addr,
      I3 => crnt_start_address(10),
      O => \VFLIP_DISABLE.dm_address[11]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(9),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]_0\(9),
      I2 => load_new_addr,
      I3 => crnt_start_address(9),
      O => \VFLIP_DISABLE.dm_address[11]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(8),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]_0\(8),
      I2 => load_new_addr,
      I3 => crnt_start_address(8),
      O => \VFLIP_DISABLE.dm_address[11]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(15),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(14),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(13),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(12),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(15),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]_0\(15),
      I2 => load_new_addr,
      I3 => crnt_start_address(15),
      O => \VFLIP_DISABLE.dm_address[15]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(14),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]_0\(14),
      I2 => load_new_addr,
      I3 => crnt_start_address(14),
      O => \VFLIP_DISABLE.dm_address[15]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(13),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]_0\(13),
      I2 => load_new_addr,
      I3 => crnt_start_address(13),
      O => \VFLIP_DISABLE.dm_address[15]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(12),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]_0\(12),
      I2 => load_new_addr,
      I3 => crnt_start_address(12),
      O => \VFLIP_DISABLE.dm_address[15]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(3),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(2),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(1),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(0),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(3),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]_0\(3),
      I2 => load_new_addr,
      I3 => crnt_start_address(3),
      O => \VFLIP_DISABLE.dm_address[3]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(2),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]_0\(2),
      I2 => load_new_addr,
      I3 => crnt_start_address(2),
      O => \VFLIP_DISABLE.dm_address[3]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(1),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]_0\(1),
      I2 => load_new_addr,
      I3 => crnt_start_address(1),
      O => \VFLIP_DISABLE.dm_address[3]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(0),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]_0\(0),
      I2 => load_new_addr,
      I3 => crnt_start_address(0),
      O => \VFLIP_DISABLE.dm_address[3]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(7),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(6),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(5),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(4),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(7),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]_0\(7),
      I2 => load_new_addr,
      I3 => crnt_start_address(7),
      O => \VFLIP_DISABLE.dm_address[7]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(6),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]_0\(6),
      I2 => load_new_addr,
      I3 => crnt_start_address(6),
      O => \VFLIP_DISABLE.dm_address[7]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(5),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]_0\(5),
      I2 => load_new_addr,
      I3 => crnt_start_address(5),
      O => \VFLIP_DISABLE.dm_address[7]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(4),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]_0\(4),
      I2 => load_new_addr,
      I3 => crnt_start_address(4),
      O => \VFLIP_DISABLE.dm_address[7]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[11]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[11]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[11]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[11]_i_5_n_0\,
      O(3 downto 0) => \VFLIP_DISABLE.dm_address_reg[15]\(11 downto 8),
      S(3) => \VFLIP_DISABLE.dm_address[11]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[11]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[11]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[11]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0\,
      CO(3) => CO(0),
      CO(2) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[15]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[15]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[15]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[15]_i_5_n_0\,
      O(3 downto 0) => \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 12),
      S(3) => \VFLIP_DISABLE.dm_address[15]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[15]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[15]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[15]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[3]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[3]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[3]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[3]_i_5_n_0\,
      O(3 downto 0) => \VFLIP_DISABLE.dm_address_reg[15]\(3 downto 0),
      S(3) => \VFLIP_DISABLE.dm_address[3]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[3]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[3]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[3]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[7]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[7]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[7]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[7]_i_5_n_0\,
      O(3 downto 0) => \VFLIP_DISABLE.dm_address_reg[15]\(7 downto 4),
      S(3) => \VFLIP_DISABLE.dm_address[7]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[7]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[7]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[7]_i_9_n_0\
    );
\hsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(0),
      R => p_0_in
    );
\hsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(10),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(10),
      R => p_0_in
    );
\hsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(11),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(11),
      R => p_0_in
    );
\hsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(12),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(12),
      R => p_0_in
    );
\hsize_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(13),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(13),
      R => p_0_in
    );
\hsize_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(14),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(14),
      R => p_0_in
    );
\hsize_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(15),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(15),
      R => p_0_in
    );
\hsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(1),
      R => p_0_in
    );
\hsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(2),
      R => p_0_in
    );
\hsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(3),
      R => p_0_in
    );
\hsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(4),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(4),
      R => p_0_in
    );
\hsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(5),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(5),
      R => p_0_in
    );
\hsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(6),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(6),
      R => p_0_in
    );
\hsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(7),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(7),
      R => p_0_in
    );
\hsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(8),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(8),
      R => p_0_in
    );
\hsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(9),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(9),
      R => p_0_in
    );
\stride_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(0),
      Q => crnt_stride(0),
      R => p_0_in
    );
\stride_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(10),
      Q => crnt_stride(10),
      R => p_0_in
    );
\stride_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(11),
      Q => crnt_stride(11),
      R => p_0_in
    );
\stride_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(12),
      Q => crnt_stride(12),
      R => p_0_in
    );
\stride_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(13),
      Q => crnt_stride(13),
      R => p_0_in
    );
\stride_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(14),
      Q => crnt_stride(14),
      R => p_0_in
    );
\stride_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15),
      Q => crnt_stride(15),
      R => p_0_in
    );
\stride_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(1),
      Q => crnt_stride(1),
      R => p_0_in
    );
\stride_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(2),
      Q => crnt_stride(2),
      R => p_0_in
    );
\stride_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(3),
      Q => crnt_stride(3),
      R => p_0_in
    );
\stride_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(4),
      Q => crnt_stride(4),
      R => p_0_in
    );
\stride_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(5),
      Q => crnt_stride(5),
      R => p_0_in
    );
\stride_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(6),
      Q => crnt_stride(6),
      R => p_0_in
    );
\stride_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(7),
      Q => crnt_stride(7),
      R => p_0_in
    );
\stride_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(8),
      Q => crnt_stride(8),
      R => p_0_in
    );
\stride_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(9),
      Q => crnt_stride(9),
      R => p_0_in
    );
\vsize_vid[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      I1 => p_27_out,
      I2 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      O => video_reg_update
    );
\vsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(0),
      Q => \^q\(0),
      R => p_0_in
    );
\vsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(10),
      Q => \^q\(10),
      R => p_0_in
    );
\vsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(11),
      Q => \^q\(11),
      R => p_0_in
    );
\vsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(12),
      Q => \^q\(12),
      R => p_0_in
    );
\vsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(1),
      Q => \^q\(1),
      R => p_0_in
    );
\vsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(2),
      Q => \^q\(2),
      R => p_0_in
    );
\vsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(3),
      Q => \^q\(3),
      R => p_0_in
    );
\vsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(4),
      Q => \^q\(4),
      R => p_0_in
    );
\vsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(5),
      Q => \^q\(5),
      R => p_0_in
    );
\vsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(6),
      Q => \^q\(6),
      R => p_0_in
    );
\vsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(7),
      Q => \^q\(7),
      R => p_0_in
    );
\vsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(8),
      Q => \^q\(8),
      R => p_0_in
    );
\vsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(9),
      Q => \^q\(9),
      R => p_0_in
    );
zero_hsize_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => zero_hsize_err_i_2_n_0,
      I1 => zero_hsize_err_i_3_n_0,
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(2),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(12),
      I4 => \^gen_normal_dm_command.cmnd_data_reg[15]\(3),
      O => zero_hsize_err0
    );
zero_hsize_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_data_reg[15]\(5),
      I1 => load_new_addr,
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(0),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(1),
      I4 => \^gen_normal_dm_command.cmnd_data_reg[15]\(8),
      I5 => \^gen_normal_dm_command.cmnd_data_reg[15]\(11),
      O => zero_hsize_err_i_2_n_0
    );
zero_hsize_err_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_data_reg[15]\(9),
      I1 => \^gen_normal_dm_command.cmnd_data_reg[15]\(15),
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(4),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(13),
      I4 => zero_hsize_err_i_4_n_0,
      O => zero_hsize_err_i_3_n_0
    );
zero_hsize_err_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_data_reg[15]\(14),
      I1 => \^gen_normal_dm_command.cmnd_data_reg[15]\(6),
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(10),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(7),
      O => zero_hsize_err_i_4_n_0
    );
zero_vsize_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => zero_vsize_err_i_2_n_0,
      I1 => zero_vsize_err_i_3_n_0,
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(9),
      I5 => \^q\(6),
      O => zero_vsize_err0
    );
zero_vsize_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(11),
      I1 => load_new_addr,
      I2 => \^q\(8),
      I3 => \^q\(12),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => zero_vsize_err_i_2_n_0
    );
zero_vsize_err_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(2),
      I2 => \^q\(10),
      I3 => \^q\(5),
      O => zero_vsize_err_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cdc_sync is
  port (
    p_1_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    p_3_out : in STD_LOGIC
  );
end system_axi_vdma_1_0_cdc_sync;

architecture STRUCTURE of system_axi_vdma_1_0_cdc_sync is
  signal \^p_1_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_1_out <= \^p_1_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_1_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => prmry_min_assert_sftrst,
      I2 => scndry_out,
      I3 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_1_out\,
      I1 => p_3_out,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cdc_sync_1 is
  port (
    p_3_out : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\ : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2]\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_cdc_sync_1 : entity is "cdc_sync";
end system_axi_vdma_1_0_cdc_sync_1;

architecture STRUCTURE of system_axi_vdma_1_0_cdc_sync_1 is
  signal \^p_3_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_3_out <= \^p_3_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_3_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s_soft_reset_i_d1,
      I2 => s_soft_reset_i,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => \^p_3_out\,
      I2 => \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2]\,
      I3 => p_1_out,
      O => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cdc_sync_2 is
  port (
    p_4_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    p_6_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_cdc_sync_2 : entity is "cdc_sync";
end system_axi_vdma_1_0_cdc_sync_2;

architecture STRUCTURE of system_axi_vdma_1_0_cdc_sync_2 is
  signal \^p_4_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_4_out <= \^p_4_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_4_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => prmry_min_assert_sftrst,
      I2 => scndry_out,
      I3 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_4_out\,
      I1 => p_6_out,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cdc_sync_5 is
  port (
    p_6_out : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\ : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    p_4_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_cdc_sync_5 : entity is "cdc_sync";
end system_axi_vdma_1_0_cdc_sync_5;

architecture STRUCTURE of system_axi_vdma_1_0_cdc_sync_5 is
  signal \^p_6_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_6_out <= \^p_6_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_6_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s_soft_reset_i_d1,
      I2 => s_soft_reset_i,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => \^p_6_out\,
      I2 => p_8_out,
      I3 => p_4_out,
      O => \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized0\ is
  port (
    scndry_out : out STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized0\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized0\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized0_0\ is
  port (
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized0_0\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized0_0\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized0_0\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8FFFFCCC8CCC8"
    )
        port map (
      I0 => prmry_min_assert_sftrst,
      I1 => min_assert_sftrst,
      I2 => \^scndry_out\,
      I3 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      I4 => s_soft_reset_i_d1,
      I5 => s_soft_reset_i,
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized0_3\ is
  port (
    scndry_out : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized0_3\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized0_3\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized0_3\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized0_4\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\ : out STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized0_4\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized0_4\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized0_4\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F2FFF2FFF2FFF2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      I2 => p_11_out,
      I3 => prmry_min_assert_sftrst,
      I4 => \^scndry_out\,
      I5 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      O => \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => s_soft_reset_i_d1,
      I1 => s_soft_reset_i,
      I2 => prmry_min_assert_sftrst,
      I3 => \^scndry_out\,
      I4 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized0_6\ is
  port (
    scndry_out : out STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized0_6\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized0_6\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized0_6\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized0_7\ is
  port (
    halt_i_reg : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    run_stop_d1_reg : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    prmry_reset2 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    halt_i_reg_0 : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    \dmacr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    halt_reset : in STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    assert_sftrst_d1 : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    hrd_resetn_i_reg : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized0_7\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized0_7\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized0_7\ is
  signal mm2s_hrd_resetn : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal \^prmry_in\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of sig_mm2s_dm_prmry_resetn_inferred_i_1 : label is "soft_lutpair162";
begin
  prmry_in <= \^prmry_in\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => mm2s_hrd_resetn,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => hrd_resetn_i_reg,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => mm2s_hrd_resetn,
      I2 => min_assert_sftrst,
      O => \^prmry_in\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mm2s_hrd_resetn,
      O => prmry_reset2
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EA000000EA00"
    )
        port map (
      I0 => \dmacr_i_reg[2]_0\(1),
      I1 => mm2s_axi2ip_wrce(0),
      I2 => D(0),
      I3 => mm2s_hrd_resetn,
      I4 => assert_sftrst_d1,
      I5 => min_assert_sftrst,
      O => \dmacr_i_reg[2]\
    );
halt_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CEEE0000"
    )
        port map (
      I0 => halt_i_reg_0,
      I1 => halt_i0,
      I2 => \dmacr_i_reg[2]_0\(0),
      I3 => halt_reset,
      I4 => \^prmry_in\,
      O => halt_i_reg
    );
reset_counts_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE000000AE00"
    )
        port map (
      I0 => reset_counts,
      I1 => \dmacr_i_reg[2]_0\(1),
      I2 => \out\,
      I3 => mm2s_hrd_resetn,
      I4 => assert_sftrst_d1,
      I5 => min_assert_sftrst,
      O => reset_counts_reg
    );
run_stop_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => mm2s_hrd_resetn,
      I2 => s_soft_reset_i,
      I3 => \dmacr_i_reg[2]_0\(1),
      I4 => p_39_out,
      I5 => \dmacr_i_reg[2]_0\(0),
      O => run_stop_d1_reg
    );
sig_mm2s_dm_prmry_resetn_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => mm2s_hrd_resetn,
      I2 => s_soft_reset_i,
      I3 => halt_reset,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized1\ is
  port (
    p_in_d1_cdc_from_0 : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    prmry_in_xored_1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized1\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized1\ is
  signal \^p_in_d1_cdc_from_0\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_in_d1_cdc_from_0 <= \^p_in_d1_cdc_from_0\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => p_19_out,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from_0\,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored_1,
      Q => \^p_in_d1_cdc_from_0\,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized1_14\ is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    p_21_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized1_14\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized1_14\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized1_14\ is
  signal \^p_in_d1_cdc_from\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_in_d1_cdc_from <= \^p_in_d1_cdc_from\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => p_21_out,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from\,
      Q => s_out_d1_cdc_to,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => \^p_in_d1_cdc_from\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => p_0_in
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized1_21\ is
  port (
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 6 downto 0 );
    p_2_out : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmtr_updt_complete_i_reg : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\ : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    prepare_wrce_d1 : in STD_LOGIC;
    lite_wr_addr_phase_finished_data_phase_started : in STD_LOGIC;
    wvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_ioc_irq_set : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized1_21\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized1_21\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized1_21\ is
  signal \dmacr_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^mm2s_axi2ip_wrce\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal \ptr_ref_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_module_hsize[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_module_vsize[12]_i_2_n_0\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1\ : label is "soft_lutpair5";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ptr_ref_i[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ptr_ref_i[4]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \reg_module_hsize[15]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reg_module_hsize[15]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_2\ : label is "soft_lutpair4";
begin
  mm2s_axi2ip_wrce(6 downto 0) <= \^mm2s_axi2ip_wrce\(6 downto 0);
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(4),
      I2 => \out\(1),
      I3 => \reg_module_vsize[12]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(5)
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mm2s_axi2ip_wrce\(0),
      I1 => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\,
      O => p_2_out
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\,
      I1 => \^mm2s_axi2ip_wrce\(0),
      I2 => prmry_resetn_i_reg,
      O => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mm2s_axi2ip_wrce\(0),
      I1 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\,
      O => p_1_out
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => p_0_out,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => prepare_wrce_d1,
      I1 => lite_wr_addr_phase_finished_data_phase_started,
      I2 => wvalid,
      I3 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(4),
      I2 => \out\(1),
      I3 => \reg_module_hsize[15]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(6)
    );
\I_DMA_REGISTER/dly_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(1),
      I1 => \^mm2s_axi2ip_wrce\(1),
      I2 => mm2s_dly_irq_set,
      I3 => dly_irq_reg_0,
      O => dly_irq_reg
    );
\I_DMA_REGISTER/ioc_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(0),
      I1 => \^mm2s_axi2ip_wrce\(1),
      I2 => mm2s_ioc_irq_set,
      I3 => ioc_irq_reg_0,
      O => ioc_irq_reg
    );
dma_interr_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \dmacr_i[1]_i_2_n_0\,
      I1 => \out\(3),
      I2 => \out\(0),
      O => \^mm2s_axi2ip_wrce\(1)
    );
\dmacr_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(3),
      I2 => \dmacr_i[1]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(0)
    );
\dmacr_i[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(5),
      I2 => p_0_out,
      I3 => \out\(2),
      I4 => \out\(1),
      O => \dmacr_i[1]_i_2_n_0\
    );
prmtr_updt_complete_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \reg_module_vsize[12]_i_2_n_0\,
      I1 => \out\(5),
      I2 => \out\(4),
      I3 => \out\(1),
      I4 => prmry_resetn_i_reg,
      I5 => p_72_out(0),
      O => prmtr_updt_complete_i_reg
    );
\ptr_ref_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ptr_ref_i[4]_i_2_n_0\,
      I1 => \out\(3),
      I2 => \out\(0),
      I3 => \out\(1),
      O => \^mm2s_axi2ip_wrce\(2)
    );
\ptr_ref_i[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \out\(2),
      I1 => p_0_out,
      I2 => \out\(5),
      I3 => \out\(4),
      O => \ptr_ref_i[4]_i_2_n_0\
    );
\reg_module_hsize[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \reg_module_hsize[15]_i_2_n_0\,
      I1 => \out\(5),
      I2 => \out\(4),
      I3 => \out\(1),
      O => \^mm2s_axi2ip_wrce\(4)
    );
\reg_module_hsize[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => p_0_out,
      O => \reg_module_hsize[15]_i_2_n_0\
    );
\reg_module_vsize[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \reg_module_vsize[12]_i_2_n_0\,
      I1 => \out\(5),
      I2 => \out\(4),
      I3 => \out\(1),
      O => \^mm2s_axi2ip_wrce\(3)
    );
\reg_module_vsize[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(3),
      I2 => \out\(2),
      I3 => p_0_out,
      O => \reg_module_vsize[12]_i_2_n_0\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized2\ is
  port (
    mm2s_introut : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized2\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized2\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => mm2s_introut,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_79_out,
      Q => p_level_in_d1_cdc_from,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized3\ is
  port (
    p_0_out : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\ : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized3\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized3\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => p_0_out,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\,
      Q => p_level_in_d1_cdc_from,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized3_15\ is
  port (
    sig_last_reg_out_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_reset2 : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized3_15\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized3_15\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized3_15\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^sig_last_reg_out_reg\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  sig_last_reg_out_reg <= \^sig_last_reg_out_reg\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^sig_last_reg_out_reg\,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_halt,
      Q => p_level_in_d1_cdc_from,
      R => p_0_in
    );
sig_reset_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_last_reg_out_reg\,
      I1 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized3_16\ is
  port (
    p_1_out : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    p_83_out : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized3_16\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized3_16\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized3_16\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => p_1_out,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_83_out,
      Q => p_level_in_d1_cdc_from,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cntr_incr_decr_addn_f is
  port (
    sig_first_dbeat_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    fifo_full_p1 : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_dbeat_cntr_reg[0]_0\ : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_halt_reg_reg_0 : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end system_axi_vdma_1_0_cntr_incr_decr_addn_f;

architecture STRUCTURE of system_axi_vdma_1_0_cntr_incr_decr_addn_f is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \INFERRED_GEN.cnt_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_7_n_0\ : STD_LOGIC;
  signal \^sig_dbeat_cntr_reg[0]\ : STD_LOGIC;
  signal \^sig_dbeat_cntr_reg[0]_0\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of sig_first_dbeat_i_1 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_1 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_2 : label is "soft_lutpair153";
begin
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \sig_dbeat_cntr_reg[0]\ <= \^sig_dbeat_cntr_reg[0]\;
  \sig_dbeat_cntr_reg[0]_0\ <= \^sig_dbeat_cntr_reg[0]_0\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00806080"
    )
        port map (
      I0 => FIFO_Full_reg_0,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_mstr2data_cmd_valid,
      I2 => sig_inhibit_rdy_n_0,
      I3 => FIFO_Full_reg,
      I4 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFF40400000BF"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n_0,
      I2 => sig_mstr2data_cmd_valid,
      I3 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \INFERRED_GEN.cnt_i[1]_i_1__3_n_0\
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4888888B"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => FIFO_Full_reg_0,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFFF"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_4_n_0\,
      I1 => \^sig_dbeat_cntr_reg[0]\,
      I2 => sig_last_dbeat_reg_0,
      I3 => sig_next_sequential_reg,
      I4 => sig_dqual_reg_empty,
      O => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SR(0)
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(0),
      I1 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I2 => \out\(0),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(0),
      I1 => \sig_dbeat_cntr_reg[7]\(1),
      I2 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I3 => \out\(1),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(2),
      I1 => \sig_dbeat_cntr_reg[7]\(1),
      I2 => \sig_dbeat_cntr_reg[7]\(0),
      I3 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I4 => \out\(2),
      O => D(2)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(3),
      I1 => \sig_dbeat_cntr_reg[7]\(2),
      I2 => \sig_dbeat_cntr_reg[7]\(0),
      I3 => \sig_dbeat_cntr_reg[7]\(1),
      I4 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I5 => \out\(3),
      O => D(3)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(4),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I3 => \out\(4),
      O => D(4)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => \sig_dbeat_cntr_reg[7]\(4),
      I3 => \sig_dbeat_cntr_reg[7]\(5),
      O => D(5)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0020"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I1 => \sig_dbeat_cntr_reg[7]\(4),
      I2 => \sig_dbeat_cntr_reg[1]\,
      I3 => \sig_dbeat_cntr_reg[7]\(5),
      I4 => \sig_dbeat_cntr_reg[7]\(6),
      O => D(6)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFEEEEEEE"
    )
        port map (
      I0 => sig_halt_reg_reg,
      I1 => sig_dqual_reg_empty,
      I2 => sig_next_sequential_reg,
      I3 => sig_last_dbeat_reg_0,
      I4 => \^sig_dbeat_cntr_reg[0]\,
      I5 => \sig_dbeat_cntr[7]_i_4_n_0\,
      O => \^e\(0)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8A00000020"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I1 => \sig_dbeat_cntr_reg[7]\(5),
      I2 => \sig_dbeat_cntr_reg[1]\,
      I3 => \sig_dbeat_cntr_reg[7]\(4),
      I4 => \sig_dbeat_cntr_reg[7]\(6),
      I5 => \sig_dbeat_cntr_reg[7]\(7),
      O => D(7)
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAEE"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_7_n_0\,
      I1 => sig_rsc2stat_status_valid,
      I2 => FIFO_Full_reg_1,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_next_calc_error_reg,
      I5 => sig_rd_empty,
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
\sig_dbeat_cntr[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      O => \sig_dbeat_cntr[7]_i_7_n_0\
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"404F0000"
    )
        port map (
      I0 => sig_halt_reg_reg,
      I1 => sig_first_dbeat,
      I2 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_first_dbeat_reg
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CFF00005C000000"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[3]\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I3 => \^e\(0),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_last_dbeat_reg_0,
      O => sig_last_dbeat_reg
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_ld_new_cmd_reg,
      O => sig_ld_new_cmd_reg_reg
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => m_axi_mm2s_rlast,
      I1 => \^sig_dbeat_cntr_reg[0]\,
      I2 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_next_cmd_cmplt_reg_reg
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      O => sig_dqual_reg_empty_reg(0)
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => full,
      I1 => sig_halt_reg_reg_0,
      I2 => m_axi_mm2s_rvalid,
      I3 => \^sig_dbeat_cntr_reg[0]_0\,
      O => \^sig_dbeat_cntr_reg[0]\
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFFF"
    )
        port map (
      I0 => sig_data2rsc_valid,
      I1 => sig_next_calc_error_reg,
      I2 => sig_dqual_reg_full,
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      I5 => sig_addr_posted_cntr(0),
      O => \^sig_dbeat_cntr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cntr_incr_decr_addn_f_10 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_addr_reg_empty_reg : out STD_LOGIC;
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_cntr_incr_decr_addn_f_10 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_1_0_cntr_incr_decr_addn_f_10;

architecture STRUCTURE of system_axi_vdma_1_0_cntr_incr_decr_addn_f_10 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_addr_reg_empty_reg\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair107";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_addr_reg_empty_reg <= \^sig_addr_reg_empty_reg\;
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008208"
    )
        port map (
      I0 => \^q\(1),
      I1 => FIFO_Full_reg,
      I2 => \^sig_addr_reg_empty_reg\,
      I3 => \^q\(0),
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69666666"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^sig_addr_reg_empty_reg\,
      I2 => FIFO_Full_reg_0,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_mstr2addr_cmd_valid,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A69AA6A6A6A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_addr_reg_empty_reg\,
      I2 => \^q\(0),
      I3 => FIFO_Full_reg_0,
      I4 => sig_inhibit_rdy_n,
      I5 => sig_mstr2addr_cmd_valid,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A3A"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^q\(0),
      I2 => \^sig_addr_reg_empty_reg\,
      I3 => FIFO_Full_reg,
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SR(0)
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sig_data2addr_stop_req,
      I1 => sig_sf_allow_addr_req,
      I2 => sig_addr_reg_empty,
      I3 => sig_rd_empty,
      O => \^sig_addr_reg_empty_reg\
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_addr_reg_empty,
      I2 => sig_sf_allow_addr_req,
      I3 => sig_data2addr_stop_req,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_posted_to_axi_2_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cntr_incr_decr_addn_f_13 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : in STD_LOGIC;
    sig_enable_input_rdy_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_enable_input_rdy_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_cntr_incr_decr_addn_f_13 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_1_0_cntr_incr_decr_addn_f_13;

architecture STRUCTURE of system_axi_vdma_1_0_cntr_incr_decr_addn_f_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A6000800000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      I2 => sig_enable_input_rdy_reg,
      I3 => \^q\(2),
      I4 => FIFO_Full_reg,
      I5 => \^q\(1),
      O => fifo_full_p1
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      I2 => sig_enable_input_rdy_reg_0,
      O => E(0)
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69666969"
    )
        port map (
      I0 => \^q\(0),
      I1 => FIFO_Full_reg,
      I2 => \^q\(2),
      I3 => sig_enable_input_rdy_reg,
      I4 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E777E7E81888181"
    )
        port map (
      I0 => \^q\(0),
      I1 => FIFO_Full_reg,
      I2 => \^q\(2),
      I3 => sig_enable_input_rdy_reg,
      I4 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70787070F1F0F1F1"
    )
        port map (
      I0 => \^q\(1),
      I1 => FIFO_Full_reg,
      I2 => \^q\(2),
      I3 => sig_enable_input_rdy_reg,
      I4 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      I5 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cntr_incr_decr_addn_f_8 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_calc_error_pushed_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_cntr_incr_decr_addn_f_8 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_1_0_cntr_incr_decr_addn_f_8;

architecture STRUCTURE of system_axi_vdma_1_0_cntr_incr_decr_addn_f_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1\ : label is "soft_lutpair112";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008220"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_calc_error_pushed_reg,
      I2 => \^q\(0),
      I3 => FIFO_Full_reg,
      I4 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666696666"
    )
        port map (
      I0 => \^q\(0),
      I1 => FIFO_Full_reg,
      I2 => sig_calc_error_pushed,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \^q\(2),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAA6A666666"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_calc_error_pushed_reg,
      I2 => FIFO_Full_reg_0,
      I3 => sig_inhibit_rdy_n,
      I4 => p_59_out,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A03AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => FIFO_Full_reg,
      I2 => \^q\(0),
      I3 => sig_calc_error_pushed_reg,
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cntr_incr_decr_addn_f_9 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_cntr_incr_decr_addn_f_9 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_1_0_cntr_incr_decr_addn_f_9;

architecture STRUCTURE of system_axi_vdma_1_0_cntr_incr_decr_addn_f_9 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__3\ : label is "soft_lutpair110";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08060000"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => p_61_out,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF20DF2020DF20"
    )
        port map (
      I0 => sig_inhibit_rdy_n_reg,
      I1 => FIFO_Full_reg,
      I2 => sig_rsc2stat_status_valid,
      I3 => p_61_out,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_inhibit_rdy_n_reg,
      I2 => FIFO_Full_reg,
      I3 => sig_rsc2stat_status_valid,
      I4 => sts_tready_reg,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52F0F0F4"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_61_out,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_dynshreg_f is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 50 downto 0 );
    sig_calc_error_reg_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end system_axi_vdma_1_0_dynshreg_f;

architecture STRUCTURE of system_axi_vdma_1_0_dynshreg_f is
  signal \^out\ : STD_LOGIC_VECTOR ( 50 downto 0 );
  signal \^sel\ : STD_LOGIC;
  signal sig_calc_error_reg_i_2_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_5_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(50 downto 0) <= \^out\(50 downto 0);
  sel <= \^sel\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(42),
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(41),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(40),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(39),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(38),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(37),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(36),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(35),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(34),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(33),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(32),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(31),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(30),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(29),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(28),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(27),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(26),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(25),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(24),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(23),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(22),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(21),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(20),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(19),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(18),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(17),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(16),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(16),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(48),
      Q => \^out\(50)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(47),
      Q => \^out\(49)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => p_59_out,
      O => \^sel\
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(46),
      Q => \^out\(48)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(45),
      Q => \^out\(47)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(44),
      Q => \^out\(46)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(43),
      Q => \^out\(45)
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F2F0F0"
    )
        port map (
      I0 => sig_calc_error_reg_i_2_n_0,
      I1 => sig_calc_error_reg_i_3_n_0,
      I2 => \in\(0),
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => Q(2),
      O => sig_calc_error_reg_reg
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(3),
      I2 => \^out\(1),
      I3 => \^out\(2),
      I4 => sig_calc_error_reg_i_4_n_0,
      O => sig_calc_error_reg_i_2_n_0
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^out\(8),
      I1 => \^out\(11),
      I2 => \^out\(9),
      I3 => \^out\(10),
      I4 => sig_calc_error_reg_i_5_n_0,
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(5),
      I1 => \^out\(4),
      I2 => \^out\(7),
      I3 => \^out\(6),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(14),
      I1 => \^out\(13),
      I2 => \^out\(15),
      I3 => \^out\(12),
      O => sig_calc_error_reg_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_dynshreg_f__parameterized0\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_sts_slverr_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \system_axi_vdma_1_0_dynshreg_f__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_dynshreg_f__parameterized0\ is
  signal m_axis_mm2s_sts_tdata : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of decerr_i_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of slverr_i_i_1 : label is "soft_lutpair111";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => sig_rd_sts_slverr_reg_reg(2),
      Q => m_axis_mm2s_sts_tdata(6)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => sig_rd_sts_slverr_reg_reg(1),
      Q => m_axis_mm2s_sts_tdata(5)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => sig_rd_sts_slverr_reg_reg(0),
      Q => m_axis_mm2s_sts_tdata(4)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n_reg,
      O => \^sig_wr_fifo\
    );
decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(5),
      I1 => Q(2),
      O => decerr_i
    );
interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(4),
      I1 => Q(2),
      O => interr_i
    );
slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(6),
      I1 => Q(2),
      O => slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_dynshreg_f__parameterized1\ is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \system_axi_vdma_1_0_dynshreg_f__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_1_0_dynshreg_f__parameterized1\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \^sig_calc_error_reg_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(40 downto 0) <= \^out\(40 downto 0);
  sig_calc_error_reg_reg <= \^sig_calc_error_reg_reg\;
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(37),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_mstr2addr_cmd_valid,
      O => \^sig_calc_error_reg_reg\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(38),
      Q => \^out\(40)
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(40),
      O => sig_addr_valid_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_dynshreg_f__parameterized2\ is
  port (
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \system_axi_vdma_1_0_dynshreg_f__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_1_0_dynshreg_f__parameterized2\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^sig_next_calc_error_reg_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(24 downto 0) <= \^out\(24 downto 0);
  sig_next_calc_error_reg_reg <= \^sig_next_calc_error_reg_reg\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n_0,
      I2 => sig_mstr2data_cmd_valid,
      O => \^sig_next_calc_error_reg_reg\
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(3),
      I3 => \^out\(4),
      I4 => \^out\(2),
      O => sig_last_dbeat_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_dynshreg_f__parameterized3\ is
  port (
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_enable_input_rdy_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_enable_input_rdy_reg_0 : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \system_axi_vdma_1_0_dynshreg_f__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_1_0_dynshreg_f__parameterized3\ is
  signal \^fifo_full_reg\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 11 downto 4 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
begin
  FIFO_Full_reg <= \^fifo_full_reg\;
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222A22"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(4),
      I1 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I3 => dout(0),
      I4 => sig_enable_input_rdy_reg,
      I5 => Q(2),
      O => D(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222A22"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(5),
      I1 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I3 => dout(0),
      I4 => sig_enable_input_rdy_reg,
      I5 => Q(2),
      O => D(1)
    );
\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA3000300000000"
    )
        port map (
      I0 => sig_enable_input_rdy_reg,
      I1 => sig_cmd_fifo_data_out(8),
      I2 => Q(2),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I4 => p_7_out,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2022EFEE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(11),
      I1 => Q(2),
      I2 => sig_enable_input_rdy_reg_0,
      I3 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      I4 => lsig_0ffset_cntr,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\
    );
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => sig_cmd_fifo_data_out(11)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => sig_cmd_fifo_data_out(5)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => sig_cmd_fifo_data_out(4)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg_0,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_mstr2sf_cmd_valid,
      O => \^fifo_full_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__3\ : label is "soft_lutpair77";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[7]_i_2__2_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[7]_i_2__2_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \count_value_i[7]_i_2__2_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \gen_rst_cc.fifo_wr_rst_i_reg\,
      I3 => wr_en,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I5 => \^q\(1),
      O => \count_value_i[7]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      S => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized1\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized1\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \gwdc.wr_data_count_i[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \gwdc.wr_data_count_i[3]_i_8\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  \count_value_i_reg[1]_0\(0) <= \^count_value_i_reg[1]_0\(0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005AA98585"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => ram_empty_i,
      I3 => rd_en,
      I4 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I5 => \gen_rst_cc.fifo_wr_rst_i_reg\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA8A"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => ram_empty_i,
      I3 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I4 => \gen_rst_cc.fifo_wr_rst_i_reg\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFDF5F550020A0A"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => ram_empty_i,
      I3 => rd_en,
      I4 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I5 => \^count_value_i_reg[1]_0\(0),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => count_value_i(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[1]_0\(0),
      R => '0'
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => count_value_i(0),
      I1 => Q(0),
      O => \^di\(0)
    );
\gwdc.wr_data_count_i[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => Q(1),
      I2 => \^count_value_i_reg[1]_0\(0),
      I3 => \count_value_i_reg[1]_1\(1),
      O => S(1)
    );
\gwdc.wr_data_count_i[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => count_value_i(0),
      I1 => Q(0),
      I2 => \count_value_i_reg[1]_1\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized2\ is
  port (
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : out STD_LOGIC;
    ram_full_i0 : out STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    almost_full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_i : in STD_LOGIC;
    going_empty1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[0]_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_i_1\ : label is "soft_lutpair66";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \count_value_i_reg[0]_0\ <= \^count_value_i_reg[0]_0\;
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FFF700"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \count_value_i_reg_n_0_[8]\,
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0F000000088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0\,
      I2 => almost_full,
      I3 => rst_d1,
      I4 => \gen_rst_cc.fifo_wr_rst_i_reg\,
      I5 => rst,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => almost_full,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\,
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\,
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\,
      I5 => \^count_value_i_reg[0]_0\,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\,
      I4 => \^count_value_i_reg[0]_0\,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[7]_1\(0),
      I2 => \count_value_i_reg[7]_1\(2),
      I3 => \^q\(2),
      I4 => \count_value_i_reg[7]_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[7]_1\(3),
      I2 => \count_value_i_reg[7]_1\(5),
      I3 => \^q\(5),
      I4 => \count_value_i_reg[7]_1\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[7]_1\(6),
      I2 => \^q\(7),
      I3 => \count_value_i_reg[7]_1\(7),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[7]_0\(6),
      I2 => \^q\(7),
      I3 => \count_value_i_reg[7]_0\(7),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444FCCC"
    )
        port map (
      I0 => leaving_empty0,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I2 => wr_en,
      I3 => going_full1,
      I4 => \^count_value_i_reg[0]_0\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \count_value_i_reg[8]_0\(7),
      I1 => \^q\(7),
      I2 => \count_value_i_reg[8]_0\(6),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      I5 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => leaving_empty0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \count_value_i_reg[7]_0\(7),
      I1 => \^q\(7),
      I2 => \count_value_i_reg[7]_0\(6),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\,
      I5 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[8]_0\(3),
      I2 => \count_value_i_reg[8]_0\(5),
      I3 => \^q\(5),
      I4 => \count_value_i_reg[8]_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[8]_0\(0),
      I2 => \count_value_i_reg[8]_0\(2),
      I3 => \^q\(2),
      I4 => \count_value_i_reg[8]_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[7]_0\(3),
      I2 => \count_value_i_reg[7]_0\(5),
      I3 => \^q\(5),
      I4 => \count_value_i_reg[7]_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[7]_0\(0),
      I2 => \count_value_i_reg[7]_0\(2),
      I3 => \^q\(2),
      I4 => \count_value_i_reg[7]_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABF00BF"
    )
        port map (
      I0 => \^count_value_i_reg[0]_0\,
      I1 => going_full1,
      I2 => wr_en,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I4 => leaving_empty0,
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444FCCC"
    )
        port map (
      I0 => leaving_empty0,
      I1 => ram_empty_i,
      I2 => \^count_value_i_reg[0]_0\,
      I3 => going_empty1,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[8]_0\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \count_value_i_reg[8]_0\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[8]_0\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \count_value_i_reg[8]_0\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[8]_0\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i_reg[8]_0\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i_reg[8]_0\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(0)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^count_value_i_reg[0]_0\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[8]_0\(1),
      O => DI(0)
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \count_value_i_reg[8]_0\(2),
      I2 => \^q\(3),
      I3 => \count_value_i_reg[8]_0\(3),
      O => \gwdc.wr_data_count_i_reg[3]\(0)
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[8]_0\(6),
      I2 => \^q\(7),
      I3 => \count_value_i_reg[8]_0\(7),
      O => \grdc.rd_data_count_i_reg[7]\(3)
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i_reg[8]_0\(5),
      I2 => \^q\(6),
      I3 => \count_value_i_reg[8]_0\(6),
      O => \grdc.rd_data_count_i_reg[7]\(2)
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i_reg[8]_0\(4),
      I2 => \^q\(5),
      I3 => \count_value_i_reg[8]_0\(5),
      O => \grdc.rd_data_count_i_reg[7]\(1)
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[8]_0\(3),
      I2 => \^q\(4),
      I3 => \count_value_i_reg[8]_0\(4),
      O => \grdc.rd_data_count_i_reg[7]\(0)
    );
\gwdc.wr_data_count_i[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \count_value_i_reg[8]_0\(7),
      I2 => \count_value_i_reg_n_0_[8]\,
      I3 => \count_value_i_reg[8]_0\(8),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized2_11\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    going_empty1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \count_value_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rst_cc.fifo_wr_rst_i_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[6]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized2_11\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized2_11\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized2_11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__1\ : label is "soft_lutpair71";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \count_value_i[7]_i_2__0_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \gen_rst_cc.fifo_wr_rst_i_reg\,
      I3 => wr_en,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I5 => \^q\(1),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \count_value_i_reg[7]_0\(7),
      I1 => \^q\(7),
      I2 => \count_value_i_reg[7]_0\(6),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I5 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[7]_0\(3),
      I2 => \count_value_i_reg[7]_0\(5),
      I3 => \^q\(5),
      I4 => \count_value_i_reg[7]_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[7]_0\(0),
      I2 => \count_value_i_reg[7]_0\(2),
      I3 => \^q\(2),
      I4 => \count_value_i_reg[7]_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 1) => \^q\(3 downto 1),
      DI(0) => \gen_rst_cc.fifo_wr_rst_i_reg_0\(0),
      O(3 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(3 downto 0),
      S(3 downto 0) => \count_value_i_reg[3]_0\(3 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(3) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(6 downto 4),
      O(3 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(7 downto 4),
      S(3 downto 0) => \count_value_i_reg[7]_2\(3 downto 0)
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \count_value_i_reg[6]_1\(1),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[6]_1\(0),
      I3 => \count_value_i_reg[6]_1\(1),
      I4 => \^q\(2),
      O => \gwdc.wr_data_count_i[3]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[6]_1\(5),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i_reg[6]_1\(4),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i_reg[6]_1\(3),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[6]_1\(2),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => S(2),
      S(2) => \gwdc.wr_data_count_i[3]_i_6_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      DI(2) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      DI(1) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      DI(0) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \count_value_i_reg[6]_0\(3 downto 0)
    );
\gwdc.wr_data_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(8),
      S(3 downto 1) => B"000",
      S(0) => \count_value_i_reg[7]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_fwft.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair70";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FFF700"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \gen_fwft.curr_fwft_state_reg[0]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      S => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized3_12\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    \count_value_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized3_12\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized3_12\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized3_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__2\ : label is "soft_lutpair74";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[7]_i_2__1_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[7]_i_2__1_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \count_value_i[7]_i_2__1_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \gen_rst_cc.fifo_wr_rst_i_reg\,
      I3 => wr_en,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I5 => \^q\(1),
      O => \count_value_i[7]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[7]_0\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \count_value_i_reg[7]_0\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[7]_0\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[7]_0\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \count_value_i_reg[7]_0\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[7]_0\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i_reg[7]_0\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i_reg[7]_0\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => \gen_pntr_flags_cc.ram_empty_i_reg\,
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\,
      S(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0\,
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(6 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\,
      S(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\,
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end system_axi_vdma_1_0_xpm_fifo_reg_bit;

architecture STRUCTURE of system_axi_vdma_1_0_xpm_fifo_reg_bit is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_i_reg\,
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_xpm_fifo_rst is
  port (
    \count_value_i_reg[1]\ : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gwack.wr_ack_i_reg\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ : out STD_LOGIC;
    \count_value_i_reg[0]\ : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\ : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    rst : in STD_LOGIC;
    write_only_q : in STD_LOGIC;
    prog_empty : in STD_LOGIC;
    prog_empty_i1 : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    rst_d1 : in STD_LOGIC
  );
end system_axi_vdma_1_0_xpm_fifo_rst;

architecture STRUCTURE of system_axi_vdma_1_0_xpm_fifo_rst is
  signal \^count_value_i_reg[0]\ : STD_LOGIC;
  signal \^count_value_i_reg[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gwack.wr_ack_i_i_1\ : label is "soft_lutpair80";
begin
  \count_value_i_reg[0]\ <= \^count_value_i_reg[0]\;
  \count_value_i_reg[1]\ <= \^count_value_i_reg[1]\;
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04FF"
    )
        port map (
      I0 => \^count_value_i_reg[1]\,
      I1 => wr_en,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I3 => \gen_fwft.curr_fwft_state_reg[0]\,
      I4 => \gen_fwft.empty_fwft_i_reg\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF0000FB00"
    )
        port map (
      I0 => \^count_value_i_reg[1]\,
      I1 => wr_en,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I3 => \gen_fwft.curr_fwft_state_reg[0]\,
      I4 => \gen_fwft.empty_fwft_i_reg\,
      I5 => \count_value_i_reg[0]_0\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFC4C"
    )
        port map (
      I0 => write_only_q,
      I1 => prog_empty,
      I2 => prog_empty_i1,
      I3 => read_only_q,
      I4 => \^count_value_i_reg[1]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888888"
    )
        port map (
      I0 => \^count_value_i_reg[0]\,
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => Q(1),
      I4 => Q(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BA2A"
    )
        port map (
      I0 => prog_full,
      I1 => ram_rd_en_pf_q,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\,
      I3 => ram_wr_en_pf_q,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\,
      I5 => \^count_value_i_reg[1]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^count_value_i_reg[1]\,
      I1 => rst_d1,
      I2 => rst,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\
    );
\gen_rst_cc.fifo_wr_rst_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_i,
      Q => \^count_value_i_reg[1]\,
      R => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I1 => wr_en,
      I2 => \^count_value_i_reg[1]\,
      O => \^count_value_i_reg[0]\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => wr_en,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \^count_value_i_reg[1]\,
      O => overflow_i0
    );
\grdc.rd_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^count_value_i_reg[1]\,
      I1 => Q(0),
      I2 => Q(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.empty_fwft_i_reg\,
      I2 => \^count_value_i_reg[1]\,
      O => underflow_i0
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \^count_value_i_reg[1]\,
      I3 => rst,
      O => \gwack.wr_ack_i_reg\
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 74 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 74 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 74 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 74 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of system_axi_vdma_1_0_xpm_memory_base : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of system_axi_vdma_1_0_xpm_memory_base : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of system_axi_vdma_1_0_xpm_memory_base : entity is 75;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of system_axi_vdma_1_0_xpm_memory_base : entity is 75;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of system_axi_vdma_1_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of system_axi_vdma_1_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of system_axi_vdma_1_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of system_axi_vdma_1_0_xpm_memory_base : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of system_axi_vdma_1_0_xpm_memory_base : entity is 19200;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of system_axi_vdma_1_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of system_axi_vdma_1_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of system_axi_vdma_1_0_xpm_memory_base : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of system_axi_vdma_1_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of system_axi_vdma_1_0_xpm_memory_base : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of system_axi_vdma_1_0_xpm_memory_base : entity is 75;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of system_axi_vdma_1_0_xpm_memory_base : entity is 75;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of system_axi_vdma_1_0_xpm_memory_base : entity is 75;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of system_axi_vdma_1_0_xpm_memory_base : entity is 75;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of system_axi_vdma_1_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of system_axi_vdma_1_0_xpm_memory_base : entity is 75;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of system_axi_vdma_1_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of system_axi_vdma_1_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of system_axi_vdma_1_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of system_axi_vdma_1_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of system_axi_vdma_1_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of system_axi_vdma_1_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of system_axi_vdma_1_0_xpm_memory_base : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of system_axi_vdma_1_0_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of system_axi_vdma_1_0_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of system_axi_vdma_1_0_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of system_axi_vdma_1_0_xpm_memory_base : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of system_axi_vdma_1_0_xpm_memory_base : entity is 75;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of system_axi_vdma_1_0_xpm_memory_base : entity is 75;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of system_axi_vdma_1_0_xpm_memory_base : entity is 75;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of system_axi_vdma_1_0_xpm_memory_base : entity is 75;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of system_axi_vdma_1_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of system_axi_vdma_1_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of system_axi_vdma_1_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of system_axi_vdma_1_0_xpm_memory_base : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of system_axi_vdma_1_0_xpm_memory_base : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of system_axi_vdma_1_0_xpm_memory_base : entity is 75;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of system_axi_vdma_1_0_xpm_memory_base : entity is 75;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of system_axi_vdma_1_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of system_axi_vdma_1_0_xpm_memory_base : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of system_axi_vdma_1_0_xpm_memory_base : entity is "TRUE";
end system_axi_vdma_1_0_xpm_memory_base;

architecture STRUCTURE of system_axi_vdma_1_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 19200;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p0_d3";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 74;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p0_d3";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 74;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 19200;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 74;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 6) => addrb(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 14) => B"10",
      ADDRBWRADDR(13 downto 6) => addra(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => dina(63 downto 32),
      DIPADIP(3 downto 0) => dina(67 downto 64),
      DIPBDIP(3 downto 0) => dina(71 downto 68),
      DOADO(31 downto 0) => doutb(31 downto 0),
      DOBDO(31 downto 0) => doutb(63 downto 32),
      DOPADOP(3 downto 0) => doutb(67 downto 64),
      DOPBDOP(3 downto 0) => doutb(71 downto 68),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ena,
      WEBWE(6) => ena,
      WEBWE(5) => ena,
      WEBWE(4) => ena,
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_1\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => addrb(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => addra(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 3) => B"1111111111111",
      DIADI(2 downto 0) => dina(74 downto 72),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 3) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\(15 downto 3),
      DOADO(2 downto 0) => doutb(74 downto 72),
      DOBDO(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_prim_v6 is
  port (
    EMPTY : out STD_LOGIC;
    FULL : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_s_ready_out_reg : out STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RST : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\ : in STD_LOGIC;
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]\ : in STD_LOGIC
  );
end system_axi_vdma_1_0_builtin_prim_v6;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_prim_v6 is
  signal \^empty\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_10\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_100\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_101\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_102\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_103\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_112\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_113\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_90\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_91\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_92\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_93\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_94\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_95\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_96\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_97\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_98\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_99\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 11 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 11 );
  attribute box_type : string;
  attribute box_type of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
begin
  EMPTY <= \^empty\;
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"000A",
      ALMOST_FULL_OFFSET => X"0097",
      DATA_WIDTH => 18,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => \gf36e1_inst.sngfifo36e1_n_10\,
      ALMOSTFULL => p_3_out,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 2) => B"00000000000000000000000000000000000000000000000000000000000000",
      DI(1 downto 0) => DIN(1 downto 0),
      DIP(7 downto 0) => B"00000000",
      DO(63 downto 16) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 16),
      DO(15) => \gf36e1_inst.sngfifo36e1_n_90\,
      DO(14) => \gf36e1_inst.sngfifo36e1_n_91\,
      DO(13) => \gf36e1_inst.sngfifo36e1_n_92\,
      DO(12) => \gf36e1_inst.sngfifo36e1_n_93\,
      DO(11) => \gf36e1_inst.sngfifo36e1_n_94\,
      DO(10) => \gf36e1_inst.sngfifo36e1_n_95\,
      DO(9) => \gf36e1_inst.sngfifo36e1_n_96\,
      DO(8) => \gf36e1_inst.sngfifo36e1_n_97\,
      DO(7) => \gf36e1_inst.sngfifo36e1_n_98\,
      DO(6) => \gf36e1_inst.sngfifo36e1_n_99\,
      DO(5) => \gf36e1_inst.sngfifo36e1_n_100\,
      DO(4) => \gf36e1_inst.sngfifo36e1_n_101\,
      DO(3) => \gf36e1_inst.sngfifo36e1_n_102\,
      DO(2) => \gf36e1_inst.sngfifo36e1_n_103\,
      DO(1 downto 0) => fifo_dout(1 downto 0),
      DOP(7 downto 2) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 2),
      DOP(1) => \gf36e1_inst.sngfifo36e1_n_112\,
      DOP(0) => \gf36e1_inst.sngfifo36e1_n_113\,
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => \^empty\,
      FULL => FULL,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => m_axis_mm2s_aclk,
      RDCOUNT(12 downto 11) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12 downto 11),
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => RD_EN,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => RST,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => m_axi_mm2s_aclk,
      WRCOUNT(12 downto 11) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12 downto 11),
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => WR_EN,
      WRERR => \gf36e1_inst.sngfifo36e1_n_15\
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^empty\,
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\,
      I2 => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]\,
      O => sig_s_ready_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_prim_v6_19 is
  port (
    EMPTY : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    WR_EN : out STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RST : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dm2linebuf_mm2s_tvalid : in STD_LOGIC;
    FULL : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_builtin_prim_v6_19 : entity is "builtin_prim_v6";
end system_axi_vdma_1_0_builtin_prim_v6_19;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_prim_v6_19 is
  signal \^wr_en\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 11 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 11 );
  attribute box_type : string;
  attribute box_type of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
begin
  WR_EN <= \^wr_en\;
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dm2linebuf_mm2s_tvalid,
      I1 => p_8_out,
      I2 => FULL,
      I3 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      I4 => p_27_out,
      I5 => s_axis_fifo_ainit_nosync,
      O => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\
    );
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"000A",
      ALMOST_FULL_OFFSET => X"0097",
      DATA_WIDTH => 18,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => p_11_out,
      ALMOSTFULL => p_10_out,
      DBITERR => p_13_out,
      DI(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      DI(15 downto 0) => DIN(15 downto 0),
      DIP(7 downto 2) => B"000000",
      DIP(1 downto 0) => DIN(17 downto 16),
      DO(63 downto 16) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 16),
      DO(15 downto 0) => fifo_dout(15 downto 0),
      DOP(7 downto 2) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 2),
      DOP(1 downto 0) => fifo_dout(17 downto 16),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => EMPTY,
      FULL => p_8_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => m_axis_mm2s_aclk,
      RDCOUNT(12 downto 11) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12 downto 11),
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => RD_EN,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => RST,
      RSTREG => '0',
      SBITERR => p_12_out,
      WRCLK => m_axi_mm2s_aclk,
      WRCOUNT(12 downto 11) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12 downto 11),
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => \^wr_en\,
      WRERR => \gf36e1_inst.sngfifo36e1_n_15\
    );
\gf36e1_inst.sngfifo36e1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => dm2linebuf_mm2s_tvalid,
      I1 => p_8_out,
      I2 => FULL,
      I3 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      I4 => p_27_out,
      I5 => s_axis_fifo_ainit_nosync,
      O => \^wr_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_prim_v6_20 is
  port (
    EMPTY : out STD_LOGIC;
    FULL : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    RD_EN : out STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    RST : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    dm2linebuf_mm2s_tdata : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \out\ : in STD_LOGIC;
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\ : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_builtin_prim_v6_20 : entity is "builtin_prim_v6";
end system_axi_vdma_1_0_builtin_prim_v6_20;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_prim_v6_20 is
  signal \^empty\ : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 11 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 11 );
  attribute box_type : string;
  attribute box_type of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
begin
  EMPTY <= \^empty\;
  RD_EN <= \^rd_en\;
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"000A",
      ALMOST_FULL_OFFSET => X"0097",
      DATA_WIDTH => 18,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => p_18_out,
      ALMOSTFULL => p_17_out,
      DBITERR => p_20_out,
      DI(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      DI(15 downto 0) => dm2linebuf_mm2s_tdata(15 downto 0),
      DIP(7 downto 2) => B"000000",
      DIP(1 downto 0) => dm2linebuf_mm2s_tdata(17 downto 16),
      DO(63 downto 16) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 16),
      DO(15 downto 0) => fifo_dout(15 downto 0),
      DOP(7 downto 2) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 2),
      DOP(1 downto 0) => fifo_dout(17 downto 16),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => \^empty\,
      FULL => FULL,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => m_axis_mm2s_aclk,
      RDCOUNT(12 downto 11) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12 downto 11),
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => \^rd_en\,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => RST,
      RSTREG => '0',
      SBITERR => p_19_out,
      WRCLK => m_axi_mm2s_aclk,
      WRCOUNT(12 downto 11) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12 downto 11),
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => WR_EN,
      WRERR => \gf36e1_inst.sngfifo36e1_n_15\
    );
\gf36e1_inst.sngfifo36e1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \out\,
      I1 => \^empty\,
      I2 => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\,
      I3 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      O => \^rd_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_reset_builtin is
  port (
    RST : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axis_fifo_ainit_nosync_reg : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
end system_axi_vdma_1_0_reset_builtin;

architecture STRUCTURE of system_axi_vdma_1_0_reset_builtin is
  signal power_on_rd_rst : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of power_on_rd_rst : signal is "true";
  attribute msgon : string;
  attribute msgon of power_on_rd_rst : signal is "true";
  signal power_on_wr_rst : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of power_on_wr_rst : signal is "true";
  attribute msgon of power_on_wr_rst : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  signal rd_rst_reg1 : STD_LOGIC;
  attribute async_reg of rd_rst_reg1 : signal is "true";
  attribute msgon of rd_rst_reg1 : signal is "true";
  signal rd_rst_reg2 : STD_LOGIC;
  attribute async_reg of rd_rst_reg2 : signal is "true";
  attribute msgon of rd_rst_reg2 : signal is "true";
  signal \rsync.ric.rd_rst_fb_reg[1]_srl4_n_0\ : STD_LOGIC;
  signal \rsync.ric.rd_rst_fb_reg_n_0_[0]\ : STD_LOGIC;
  signal \rsync.ric.rd_rst_reg_i_1_n_0\ : STD_LOGIC;
  signal wr_rst_reg1 : STD_LOGIC;
  attribute async_reg of wr_rst_reg1 : signal is "true";
  attribute msgon of wr_rst_reg1 : signal is "true";
  signal wr_rst_reg2 : STD_LOGIC;
  attribute async_reg of wr_rst_reg2 : signal is "true";
  attribute msgon of wr_rst_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[0]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[1]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[2]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[3]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[4]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[5]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[0]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[1]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[2]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[3]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[4]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[5]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[5]\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rsync.ric.rd_rst_fb_reg[1]_srl4\ : label is "U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg ";
  attribute srl_name : string;
  attribute srl_name of \rsync.ric.rd_rst_fb_reg[1]_srl4\ : label is "U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4 ";
  attribute ASYNC_REG_boolean of \rsync.ric.rd_rst_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.rd_rst_reg1_reg\ : label is "yes";
  attribute msgon of \rsync.ric.rd_rst_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.rd_rst_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.rd_rst_reg2_reg\ : label is "yes";
  attribute msgon of \rsync.ric.rd_rst_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.wr_rst_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.wr_rst_reg1_reg\ : label is "yes";
  attribute msgon of \rsync.ric.wr_rst_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.wr_rst_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.wr_rst_reg2_reg\ : label is "yes";
  attribute msgon of \rsync.ric.wr_rst_reg2_reg\ : label is "true";
begin
\gf36e1_inst.sngfifo36e1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rd_rst_reg,
      I1 => power_on_rd_rst(0),
      O => RST
    );
\rsync.ric.power_on_rd_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => power_on_rd_rst(1),
      Q => power_on_rd_rst(0),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => power_on_rd_rst(2),
      Q => power_on_rd_rst(1),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => power_on_rd_rst(3),
      Q => power_on_rd_rst(2),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => power_on_rd_rst(4),
      Q => power_on_rd_rst(3),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => power_on_rd_rst(5),
      Q => power_on_rd_rst(4),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => power_on_rd_rst(5),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => power_on_wr_rst(1),
      Q => power_on_wr_rst(0),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => power_on_wr_rst(2),
      Q => power_on_wr_rst(1),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => power_on_wr_rst(3),
      Q => power_on_wr_rst(2),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => power_on_wr_rst(4),
      Q => power_on_wr_rst(3),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => power_on_wr_rst(5),
      Q => power_on_wr_rst(4),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => power_on_wr_rst(5),
      R => '0'
    );
\rsync.ric.rd_rst_fb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \rsync.ric.rd_rst_fb_reg[1]_srl4_n_0\,
      Q => \rsync.ric.rd_rst_fb_reg_n_0_[0]\,
      R => '0'
    );
\rsync.ric.rd_rst_fb_reg[1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axis_mm2s_aclk,
      D => rd_rst_reg,
      Q => \rsync.ric.rd_rst_fb_reg[1]_srl4_n_0\
    );
\rsync.ric.rd_rst_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      PRE => s_axis_fifo_ainit_nosync_reg,
      Q => rd_rst_reg1
    );
\rsync.ric.rd_rst_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => rd_rst_reg1,
      PRE => s_axis_fifo_ainit_nosync_reg,
      Q => rd_rst_reg2
    );
\rsync.ric.rd_rst_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_reg,
      I1 => \rsync.ric.rd_rst_fb_reg_n_0_[0]\,
      O => \rsync.ric.rd_rst_reg_i_1_n_0\
    );
\rsync.ric.rd_rst_reg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \rsync.ric.rd_rst_reg_i_1_n_0\,
      PRE => rd_rst_reg2,
      Q => rd_rst_reg
    );
\rsync.ric.wr_rst_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      PRE => s_axis_fifo_ainit_nosync_reg,
      Q => wr_rst_reg1
    );
\rsync.ric.wr_rst_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wr_rst_reg1,
      PRE => s_axis_fifo_ainit_nosync_reg,
      Q => wr_rst_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_lite_if is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 6 downto 0 );
    p_2_out : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmtr_updt_complete_i_reg : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_71_out : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_module_hsize_reg[12]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end system_axi_vdma_1_0_axi_vdma_lite_if;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_lite_if is
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[29]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[6]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[11]_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\ : STD_LOGIC;
  signal arvalid : STD_LOGIC;
  signal awaddr : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal awvalid : STD_LOGIC;
  signal axi2ip_rdaddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg : string;
  attribute async_reg of axi2ip_rdaddr_captured_mm2s_cdc_tig : signal is "true";
  signal \axi2ip_rdaddr_captured_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[7]\ : STD_LOGIC;
  signal axi2ip_rdaddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_rdaddr_captured_s2mm_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal axi2ip_wraddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_mm2s_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_s2mm_cdc_tig : signal is "true";
  signal bvalid_out_i_i_1_n_0 : STD_LOGIC;
  signal ip2axi_rddata_captured : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal ip2axi_rddata_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_mm2s_cdc_tig : signal is "true";
  signal ip2axi_rddata_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_s2mm_cdc_tig : signal is "true";
  signal ip2axi_rddata_int_inferred_i_33_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_34_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_35_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_37_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_38_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_39_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_40_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_41_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_42_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_43_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_44_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_45_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_46_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_47_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_48_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_49_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_50_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_55_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_56_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_57_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_63_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_64_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_65_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_66_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_67_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_68_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_69_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_73_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_74_n_0 : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started_i_1_n_0 : STD_LOGIC;
  signal mm2s_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of mm2s_axi2ip_wrdata_cdc_tig : signal is "true";
  signal mm2s_ip2axi_rddata_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal prepare_wrce : STD_LOGIC;
  signal prepare_wrce_d1 : STD_LOGIC;
  signal prepare_wrce_pulse_lite_d6 : STD_LOGIC;
  signal read_has_started_i : STD_LOGIC;
  signal read_has_started_i_i_1_n_0 : STD_LOGIC;
  signal s2mm_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s2mm_axi2ip_wrdata_cdc_tig : signal is "true";
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^s_axi_lite_rvalid\ : STD_LOGIC;
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal sig_arvalid_arrived_d1 : STD_LOGIC;
  signal sig_arvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal sig_arvalid_arrived_d4 : STD_LOGIC;
  signal \sig_arvalid_detected__0\ : STD_LOGIC;
  signal sig_awvalid_arrived_d1 : STD_LOGIC;
  signal sig_awvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal \sig_awvalid_detected__0\ : STD_LOGIC;
  signal wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal write_has_started : STD_LOGIC;
  signal write_has_started_i_1_n_0 : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1\ : label is "soft_lutpair6";
  attribute srl_name : string;
  attribute srl_name of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6\ : label is "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 ";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1\ : label is "soft_lutpair6";
  attribute srl_name of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3\ : label is "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 ";
  attribute SOFT_HLUTNM of sig_arvalid_arrived_d1_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of sig_awvalid_arrived_d1_i_1 : label is "soft_lutpair7";
begin
  D(31 downto 0) <= mm2s_axi2ip_wrdata_cdc_tig(31 downto 0);
  \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\ <= \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[11]_0\;
  \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0\ <= \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\;
  \out\(2) <= axi2ip_rdaddr_captured_mm2s_cdc_tig(6);
  \out\(1 downto 0) <= axi2ip_rdaddr_captured_mm2s_cdc_tig(3 downto 2);
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  s_axi_lite_rvalid <= \^s_axi_lite_rvalid\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => p_72_out(26),
      I1 => mm2s_axi2ip_wrdata_cdc_tig(30),
      I2 => p_72_out(27),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(31),
      I4 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\,
      I5 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(24),
      I1 => p_72_out(20),
      I2 => p_72_out(22),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(26),
      I4 => p_72_out(21),
      I5 => mm2s_axi2ip_wrdata_cdc_tig(25),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(27),
      I1 => p_72_out(23),
      I2 => p_72_out(25),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(29),
      I4 => p_72_out(24),
      I5 => mm2s_axi2ip_wrdata_cdc_tig(28),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(21),
      I1 => mm2s_axi2ip_wrdata_cdc_tig(23),
      I2 => mm2s_axi2ip_wrdata_cdc_tig(20),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(22),
      I4 => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(18),
      I1 => mm2s_axi2ip_wrdata_cdc_tig(17),
      I2 => mm2s_axi2ip_wrdata_cdc_tig(19),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(16),
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => p_72_out(19),
      I1 => mm2s_axi2ip_wrdata_cdc_tig(23),
      I2 => p_72_out(18),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(22),
      I4 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\,
      I5 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(16),
      I1 => p_72_out(12),
      I2 => p_72_out(14),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(18),
      I4 => p_72_out(13),
      I5 => mm2s_axi2ip_wrdata_cdc_tig(17),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(19),
      I1 => p_72_out(15),
      I2 => p_72_out(17),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(21),
      I4 => p_72_out(16),
      I5 => mm2s_axi2ip_wrdata_cdc_tig(20),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized1_21\
     port map (
      D(1 downto 0) => mm2s_axi2ip_wrdata_cdc_tig(13 downto 12),
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\ => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\ => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\ => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\,
      SR(0) => SR(0),
      SS(0) => SS(0),
      dly_irq_reg => dly_irq_reg,
      dly_irq_reg_0 => dly_irq_reg_0,
      ioc_irq_reg => ioc_irq_reg,
      ioc_irq_reg_0 => ioc_irq_reg_0,
      lite_wr_addr_phase_finished_data_phase_started => lite_wr_addr_phase_finished_data_phase_started,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(6 downto 0) => mm2s_axi2ip_wrce(6 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      \out\(5 downto 0) => axi2ip_wraddr_captured_mm2s_cdc_tig(7 downto 2),
      p_1_out => p_1_out,
      p_2_out => p_2_out,
      p_72_out(0) => p_72_out(0),
      prepare_wrce_d1 => prepare_wrce_d1,
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      prmtr_updt_complete_i_reg => prmtr_updt_complete_i_reg,
      s_axi_lite_aclk => s_axi_lite_aclk,
      wvalid => wvalid
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.arready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d4,
      Q => \^s_axi_lite_arready\,
      R => SR(0)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(2),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(3),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(4),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(5),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(6),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(7),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => ip2axi_rddata_captured_mm2s_cdc_tig(0),
      O => ip2axi_rddata_captured(0)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => ip2axi_rddata_captured_mm2s_cdc_tig(16),
      O => ip2axi_rddata_captured(16)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(17),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(1),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0\,
      O => ip2axi_rddata_captured(17)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => ip2axi_rddata_captured_mm2s_cdc_tig(18),
      O => ip2axi_rddata_captured(18)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => ip2axi_rddata_captured_mm2s_cdc_tig(19),
      O => ip2axi_rddata_captured(19)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(1),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(1),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0\,
      O => ip2axi_rddata_captured(1)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(20),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(4),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0\,
      O => ip2axi_rddata_captured(20)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A200A"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(25),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A200A"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(29),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[29]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => ip2axi_rddata_captured_mm2s_cdc_tig(2),
      O => ip2axi_rddata_captured(2)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A200A"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(30),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC1C"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => ip2axi_rddata_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_captured(3)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF44444"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(4),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(4),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0\,
      O => ip2axi_rddata_captured(4)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A200A"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(6),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[6]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(0),
      Q => s_axi_lite_rdata(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(10),
      Q => s_axi_lite_rdata(10),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(11),
      Q => s_axi_lite_rdata(11),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(12),
      Q => s_axi_lite_rdata(12),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(13),
      Q => s_axi_lite_rdata(13),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(14),
      Q => s_axi_lite_rdata(14),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(15),
      Q => s_axi_lite_rdata(15),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(16),
      Q => s_axi_lite_rdata(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(17),
      Q => s_axi_lite_rdata(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(18),
      Q => s_axi_lite_rdata(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(19),
      Q => s_axi_lite_rdata(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(1),
      Q => s_axi_lite_rdata(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(20),
      Q => s_axi_lite_rdata(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(21),
      Q => s_axi_lite_rdata(21),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(22),
      Q => s_axi_lite_rdata(22),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(23),
      Q => s_axi_lite_rdata(23),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(24),
      Q => s_axi_lite_rdata(24),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_1_n_0\,
      Q => s_axi_lite_rdata(25),
      S => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(26),
      Q => s_axi_lite_rdata(26),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(27),
      Q => s_axi_lite_rdata(27),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(28),
      Q => s_axi_lite_rdata(28),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[29]_i_1_n_0\,
      Q => s_axi_lite_rdata(29),
      S => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(2),
      Q => s_axi_lite_rdata(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      Q => s_axi_lite_rdata(30),
      S => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(31),
      Q => s_axi_lite_rdata(31),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(3),
      Q => s_axi_lite_rdata(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(4),
      Q => s_axi_lite_rdata(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(5),
      Q => s_axi_lite_rdata(5),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[6]_i_1_n_0\,
      Q => s_axi_lite_rdata(6),
      S => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(7),
      Q => s_axi_lite_rdata(7),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(8),
      Q => s_axi_lite_rdata(8),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured_mm2s_cdc_tig(9),
      Q => s_axi_lite_rdata(9),
      R => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(0),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(10),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(11),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(12),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(13),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(14),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(15),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(16),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(17),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(18),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(19),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(1),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(20),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(21),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(22),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(23),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(24),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(25),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(26),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(27),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(28),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(29),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(2),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(30),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(31),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(3),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(4),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(5),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(6),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(7),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(8),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(9),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(0),
      Q => mm2s_axi2ip_wrdata_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(10),
      Q => mm2s_axi2ip_wrdata_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(11),
      Q => mm2s_axi2ip_wrdata_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(12),
      Q => mm2s_axi2ip_wrdata_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(13),
      Q => mm2s_axi2ip_wrdata_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(14),
      Q => mm2s_axi2ip_wrdata_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(15),
      Q => mm2s_axi2ip_wrdata_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(16),
      Q => mm2s_axi2ip_wrdata_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(17),
      Q => mm2s_axi2ip_wrdata_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(18),
      Q => mm2s_axi2ip_wrdata_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(19),
      Q => mm2s_axi2ip_wrdata_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(1),
      Q => mm2s_axi2ip_wrdata_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(20),
      Q => mm2s_axi2ip_wrdata_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(21),
      Q => mm2s_axi2ip_wrdata_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(22),
      Q => mm2s_axi2ip_wrdata_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(23),
      Q => mm2s_axi2ip_wrdata_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(24),
      Q => mm2s_axi2ip_wrdata_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(25),
      Q => mm2s_axi2ip_wrdata_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(26),
      Q => mm2s_axi2ip_wrdata_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(27),
      Q => mm2s_axi2ip_wrdata_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(28),
      Q => mm2s_axi2ip_wrdata_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(29),
      Q => mm2s_axi2ip_wrdata_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(2),
      Q => mm2s_axi2ip_wrdata_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(30),
      Q => mm2s_axi2ip_wrdata_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(31),
      Q => mm2s_axi2ip_wrdata_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(3),
      Q => mm2s_axi2ip_wrdata_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(4),
      Q => mm2s_axi2ip_wrdata_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(5),
      Q => mm2s_axi2ip_wrdata_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(6),
      Q => mm2s_axi2ip_wrdata_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(7),
      Q => mm2s_axi2ip_wrdata_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(8),
      Q => mm2s_axi2ip_wrdata_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(9),
      Q => mm2s_axi2ip_wrdata_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(0),
      Q => mm2s_ip2axi_rddata_d1(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(10),
      Q => mm2s_ip2axi_rddata_d1(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(11),
      Q => mm2s_ip2axi_rddata_d1(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(12),
      Q => mm2s_ip2axi_rddata_d1(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(13),
      Q => mm2s_ip2axi_rddata_d1(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(14),
      Q => mm2s_ip2axi_rddata_d1(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(15),
      Q => mm2s_ip2axi_rddata_d1(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(16),
      Q => mm2s_ip2axi_rddata_d1(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(17),
      Q => mm2s_ip2axi_rddata_d1(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(18),
      Q => mm2s_ip2axi_rddata_d1(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(19),
      Q => mm2s_ip2axi_rddata_d1(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(1),
      Q => mm2s_ip2axi_rddata_d1(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(20),
      Q => mm2s_ip2axi_rddata_d1(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(21),
      Q => mm2s_ip2axi_rddata_d1(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(22),
      Q => mm2s_ip2axi_rddata_d1(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(23),
      Q => mm2s_ip2axi_rddata_d1(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(24),
      Q => mm2s_ip2axi_rddata_d1(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(25),
      Q => mm2s_ip2axi_rddata_d1(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(26),
      Q => mm2s_ip2axi_rddata_d1(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(27),
      Q => mm2s_ip2axi_rddata_d1(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(28),
      Q => mm2s_ip2axi_rddata_d1(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(29),
      Q => mm2s_ip2axi_rddata_d1(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(2),
      Q => mm2s_ip2axi_rddata_d1(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(30),
      Q => mm2s_ip2axi_rddata_d1(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(31),
      Q => mm2s_ip2axi_rddata_d1(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(3),
      Q => mm2s_ip2axi_rddata_d1(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(4),
      Q => mm2s_ip2axi_rddata_d1(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(5),
      Q => mm2s_ip2axi_rddata_d1(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(6),
      Q => mm2s_ip2axi_rddata_d1(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(7),
      Q => mm2s_ip2axi_rddata_d1(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(8),
      Q => mm2s_ip2axi_rddata_d1(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(9),
      Q => mm2s_ip2axi_rddata_d1(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => wvalid,
      O => prepare_wrce
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce,
      Q => prepare_wrce_d1,
      R => SR(0)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1_n_0\,
      Q => prepare_wrce_pulse_lite_d6
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wvalid,
      I1 => lite_wr_addr_phase_finished_data_phase_started,
      I2 => prepare_wrce_d1,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_arready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_rready,
      I3 => \^s_axi_lite_rvalid\,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\,
      Q => \^s_axi_lite_rvalid\,
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => sig_arvalid_arrived_d1,
      Q => sig_arvalid_arrived_d4
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.wready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce_pulse_lite_d6,
      Q => \^s_axi_lite_wready\,
      R => SR(0)
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => p_2_in(0),
      R => SR(0)
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => p_2_in(1),
      R => SR(0)
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => p_2_in(2),
      R => SR(0)
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => p_2_in(3),
      R => SR(0)
    );
\araddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => p_2_in(4),
      R => SR(0)
    );
\araddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => p_2_in(5),
      R => SR(0)
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => SR(0)
    );
\awaddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(0),
      Q => awaddr(2),
      R => SR(0)
    );
\awaddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(1),
      Q => awaddr(3),
      R => SR(0)
    );
\awaddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(2),
      Q => awaddr(4),
      R => SR(0)
    );
\awaddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(3),
      Q => awaddr(5),
      R => SR(0)
    );
\awaddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(4),
      Q => awaddr(6),
      R => SR(0)
    );
\awaddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(5),
      Q => awaddr(7),
      R => SR(0)
    );
awready_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \sig_awvalid_detected__0\,
      Q => \^s_axi_lite_awready\,
      R => SR(0)
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(0),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(1),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(2),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(3),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(4),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(5),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(2),
      Q => axi2ip_wraddr_captured(2),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(3),
      Q => axi2ip_wraddr_captured(3),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(4),
      Q => axi2ip_wraddr_captured(4),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(5),
      Q => axi2ip_wraddr_captured(5),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(6),
      Q => axi2ip_wraddr_captured(6),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(7),
      Q => axi2ip_wraddr_captured(7),
      R => SR(0)
    );
bvalid_out_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_wready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_bready,
      I3 => \^s_axi_lite_bvalid\,
      O => bvalid_out_i_i_1_n_0
    );
bvalid_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => bvalid_out_i_i_1_n_0,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(0)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(7)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(6)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(5)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(4)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(3)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(2)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(7)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(6)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(27)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(5)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(4)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(3)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(2)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(31)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(30)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(29)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(28)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(27)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(26)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(26)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(25)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(24)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(23)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(22)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(21)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(20)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(19)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(18)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(17)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(16)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(25)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(15)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(14)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(13)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(12)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(11)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(10)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(9)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(8)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(7)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(6)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(24)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(5)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(4)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(3)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(2)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(1)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(0)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(22)
    );
ip2axi_rddata_int_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(20),
      O => in0(28)
    );
ip2axi_rddata_int_inferred_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(11),
      I2 => ip2axi_rddata_int_inferred_i_44_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      O => in0(19)
    );
ip2axi_rddata_int_inferred_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(10),
      I2 => ip2axi_rddata_int_inferred_i_45_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      O => in0(18)
    );
ip2axi_rddata_int_inferred_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(9),
      I2 => ip2axi_rddata_int_inferred_i_46_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      O => in0(17)
    );
ip2axi_rddata_int_inferred_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(8),
      I2 => ip2axi_rddata_int_inferred_i_47_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      O => in0(16)
    );
ip2axi_rddata_int_inferred_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(7),
      I2 => ip2axi_rddata_int_inferred_i_48_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      O => in0(15)
    );
ip2axi_rddata_int_inferred_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(6),
      I2 => ip2axi_rddata_int_inferred_i_49_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      O => in0(14)
    );
ip2axi_rddata_int_inferred_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(5),
      I2 => ip2axi_rddata_int_inferred_i_50_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      O => in0(13)
    );
ip2axi_rddata_int_inferred_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(19),
      I2 => ip2axi_rddata_int_inferred_i_35_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      O => in0(27)
    );
ip2axi_rddata_int_inferred_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBBBBAABB"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_55_n_0,
      I1 => ip2axi_rddata_int_inferred_i_56_n_0,
      I2 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\(4),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => in0(12)
    );
ip2axi_rddata_int_inferred_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => p_72_out(10),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => ip2axi_rddata_int_inferred_i_57_n_0,
      I4 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[11]_0\,
      I5 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\,
      O => in0(11)
    );
ip2axi_rddata_int_inferred_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => p_72_out(9),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => ip2axi_rddata_int_inferred_i_57_n_0,
      I4 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[11]_0\,
      I5 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\,
      O => in0(10)
    );
ip2axi_rddata_int_inferred_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => p_72_out(8),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => ip2axi_rddata_int_inferred_i_57_n_0,
      I4 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[11]_0\,
      I5 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\,
      O => in0(9)
    );
ip2axi_rddata_int_inferred_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => p_72_out(7),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => ip2axi_rddata_int_inferred_i_57_n_0,
      I4 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[11]_0\,
      I5 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\,
      O => in0(8)
    );
ip2axi_rddata_int_inferred_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I2 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      O => in0(7)
    );
ip2axi_rddata_int_inferred_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBBBBAABB"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_63_n_0,
      I1 => ip2axi_rddata_int_inferred_i_64_n_0,
      I2 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(3),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\(3),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => in0(6)
    );
ip2axi_rddata_int_inferred_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBBBBAABB"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_65_n_0,
      I1 => ip2axi_rddata_int_inferred_i_66_n_0,
      I2 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(2),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => in0(5)
    );
ip2axi_rddata_int_inferred_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBBBBAABB"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_67_n_0,
      I1 => ip2axi_rddata_int_inferred_i_68_n_0,
      I2 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(1),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\(1),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => in0(4)
    );
ip2axi_rddata_int_inferred_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA800080008000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_69_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\,
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => p_72_out(3),
      I5 => ip2axi_rddata_int_inferred_i_57_n_0,
      O => in0(3)
    );
ip2axi_rddata_int_inferred_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(18),
      I2 => ip2axi_rddata_int_inferred_i_37_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      O => in0(26)
    );
ip2axi_rddata_int_inferred_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA800080008000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_69_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\,
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => p_72_out(2),
      I5 => ip2axi_rddata_int_inferred_i_57_n_0,
      O => in0(2)
    );
ip2axi_rddata_int_inferred_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA800080008000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_69_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\,
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => p_72_out(1),
      I5 => ip2axi_rddata_int_inferred_i_57_n_0,
      O => in0(1)
    );
ip2axi_rddata_int_inferred_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBBBBAABB"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_73_n_0,
      I1 => ip2axi_rddata_int_inferred_i_74_n_0,
      I2 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(0),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\(0),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => in0(0)
    );
ip2axi_rddata_int_inferred_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0E0E0E000E0E0"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(27),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(7),
      O => ip2axi_rddata_int_inferred_i_33_n_0
    );
ip2axi_rddata_int_inferred_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      O => ip2axi_rddata_int_inferred_i_34_n_0
    );
ip2axi_rddata_int_inferred_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110F11"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(26),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_35_n_0
    );
ip2axi_rddata_int_inferred_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      O => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\
    );
ip2axi_rddata_int_inferred_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110F11"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(25),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_37_n_0
    );
ip2axi_rddata_int_inferred_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110F11"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(24),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_38_n_0
    );
ip2axi_rddata_int_inferred_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110F11"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(23),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(3),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_39_n_0
    );
ip2axi_rddata_int_inferred_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(17),
      I2 => ip2axi_rddata_int_inferred_i_38_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      O => in0(25)
    );
ip2axi_rddata_int_inferred_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110F11"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(22),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(2),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_40_n_0
    );
ip2axi_rddata_int_inferred_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110F11"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(21),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(1),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_41_n_0
    );
ip2axi_rddata_int_inferred_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110F11"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(20),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(0),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_42_n_0
    );
ip2axi_rddata_int_inferred_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110F11"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(19),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(7),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_43_n_0
    );
ip2axi_rddata_int_inferred_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110F11"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(18),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_44_n_0
    );
ip2axi_rddata_int_inferred_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110F11"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(17),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_45_n_0
    );
ip2axi_rddata_int_inferred_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110F11"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(16),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_46_n_0
    );
ip2axi_rddata_int_inferred_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110F11"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(15),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(3),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_47_n_0
    );
ip2axi_rddata_int_inferred_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110F11"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(14),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(2),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_48_n_0
    );
ip2axi_rddata_int_inferred_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110F11"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(13),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(1),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_49_n_0
    );
ip2axi_rddata_int_inferred_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(16),
      I2 => ip2axi_rddata_int_inferred_i_39_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      O => in0(24)
    );
ip2axi_rddata_int_inferred_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110F11"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(12),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(0),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_50_n_0
    );
ip2axi_rddata_int_inferred_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[11]_0\
    );
ip2axi_rddata_int_inferred_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\
    );
ip2axi_rddata_int_inferred_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0E0E0E000E0E0"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(11),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => ioc_irq_reg_0,
      O => ip2axi_rddata_int_inferred_i_55_n_0
    );
ip2axi_rddata_int_inferred_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABBABB"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[11]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \reg_module_vsize_reg[12]\(4),
      I4 => \reg_module_hsize_reg[12]\(4),
      O => ip2axi_rddata_int_inferred_i_56_n_0
    );
ip2axi_rddata_int_inferred_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      O => ip2axi_rddata_int_inferred_i_57_n_0
    );
ip2axi_rddata_int_inferred_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(15),
      I2 => ip2axi_rddata_int_inferred_i_40_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      O => in0(23)
    );
ip2axi_rddata_int_inferred_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0E0E0E000E0E0"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(6),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => dma_decerr_reg,
      O => ip2axi_rddata_int_inferred_i_63_n_0
    );
ip2axi_rddata_int_inferred_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABBABB"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[11]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \reg_module_vsize_reg[12]\(3),
      I4 => \reg_module_hsize_reg[12]\(3),
      O => ip2axi_rddata_int_inferred_i_64_n_0
    );
ip2axi_rddata_int_inferred_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0EEEE00000000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(5),
      I2 => dma_slverr_reg,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      O => ip2axi_rddata_int_inferred_i_65_n_0
    );
ip2axi_rddata_int_inferred_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABBABB"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[11]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \reg_module_vsize_reg[12]\(2),
      I4 => \reg_module_hsize_reg[12]\(2),
      O => ip2axi_rddata_int_inferred_i_66_n_0
    );
ip2axi_rddata_int_inferred_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0E0E0E000E0E0"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(4),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => dma_interr_reg,
      O => ip2axi_rddata_int_inferred_i_67_n_0
    );
ip2axi_rddata_int_inferred_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABBABB"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[11]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \reg_module_vsize_reg[12]\(1),
      I4 => \reg_module_hsize_reg[12]\(1),
      O => ip2axi_rddata_int_inferred_i_68_n_0
    );
ip2axi_rddata_int_inferred_i_69: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => ip2axi_rddata_int_inferred_i_69_n_0
    );
ip2axi_rddata_int_inferred_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(14),
      I2 => ip2axi_rddata_int_inferred_i_41_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      O => in0(22)
    );
ip2axi_rddata_int_inferred_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0E0E0E000E0E0"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => p_72_out(0),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => p_71_out,
      O => ip2axi_rddata_int_inferred_i_73_n_0
    );
ip2axi_rddata_int_inferred_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABBABB"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[11]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \reg_module_vsize_reg[12]\(0),
      I4 => \reg_module_hsize_reg[12]\(0),
      O => ip2axi_rddata_int_inferred_i_74_n_0
    );
ip2axi_rddata_int_inferred_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(13),
      I2 => ip2axi_rddata_int_inferred_i_42_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      O => in0(21)
    );
ip2axi_rddata_int_inferred_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(12),
      I2 => ip2axi_rddata_int_inferred_i_43_n_0,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.mm2s_ip2axi_rddata_d1_reg[30]_0\,
      O => in0(20)
    );
lite_wr_addr_phase_finished_data_phase_started_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => \^s_axi_lite_awready\,
      I2 => s_axi_lite_resetn,
      I3 => \^s_axi_lite_wready\,
      O => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0
    );
lite_wr_addr_phase_finished_data_phase_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0,
      Q => lite_wr_addr_phase_finished_data_phase_started,
      R => '0'
    );
read_has_started_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => read_has_started_i,
      I1 => arvalid,
      I2 => sig_arvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_rready,
      I5 => \^s_axi_lite_rvalid\,
      O => read_has_started_i_i_1_n_0
    );
read_has_started_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => read_has_started_i_i_1_n_0,
      Q => read_has_started_i,
      R => '0'
    );
sig_arvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => arvalid,
      I1 => s_axi_lite_resetn,
      I2 => read_has_started_i,
      O => sig_arvalid_arrived_d1_i_1_n_0
    );
sig_arvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d1_i_1_n_0,
      Q => sig_arvalid_arrived_d1,
      R => '0'
    );
sig_arvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => arvalid,
      I1 => read_has_started_i,
      I2 => sig_arvalid_arrived_d1,
      O => \sig_arvalid_detected__0\
    );
sig_awvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => awvalid,
      I1 => s_axi_lite_resetn,
      I2 => write_has_started,
      O => sig_awvalid_arrived_d1_i_1_n_0
    );
sig_awvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_awvalid_arrived_d1_i_1_n_0,
      Q => sig_awvalid_arrived_d1,
      R => '0'
    );
sig_awvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => awvalid,
      I1 => write_has_started,
      I2 => sig_awvalid_arrived_d1,
      O => \sig_awvalid_detected__0\
    );
\wdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(0),
      Q => wdata(0),
      R => SR(0)
    );
\wdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(10),
      Q => wdata(10),
      R => SR(0)
    );
\wdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(11),
      Q => wdata(11),
      R => SR(0)
    );
\wdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(12),
      Q => wdata(12),
      R => SR(0)
    );
\wdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(13),
      Q => wdata(13),
      R => SR(0)
    );
\wdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(14),
      Q => wdata(14),
      R => SR(0)
    );
\wdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(15),
      Q => wdata(15),
      R => SR(0)
    );
\wdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(16),
      Q => wdata(16),
      R => SR(0)
    );
\wdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(17),
      Q => wdata(17),
      R => SR(0)
    );
\wdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(18),
      Q => wdata(18),
      R => SR(0)
    );
\wdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(19),
      Q => wdata(19),
      R => SR(0)
    );
\wdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(1),
      Q => wdata(1),
      R => SR(0)
    );
\wdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(20),
      Q => wdata(20),
      R => SR(0)
    );
\wdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(21),
      Q => wdata(21),
      R => SR(0)
    );
\wdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(22),
      Q => wdata(22),
      R => SR(0)
    );
\wdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(23),
      Q => wdata(23),
      R => SR(0)
    );
\wdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(24),
      Q => wdata(24),
      R => SR(0)
    );
\wdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(25),
      Q => wdata(25),
      R => SR(0)
    );
\wdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(26),
      Q => wdata(26),
      R => SR(0)
    );
\wdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(27),
      Q => wdata(27),
      R => SR(0)
    );
\wdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(28),
      Q => wdata(28),
      R => SR(0)
    );
\wdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(29),
      Q => wdata(29),
      R => SR(0)
    );
\wdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(2),
      Q => wdata(2),
      R => SR(0)
    );
\wdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(30),
      Q => wdata(30),
      R => SR(0)
    );
\wdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(31),
      Q => wdata(31),
      R => SR(0)
    );
\wdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(3),
      Q => wdata(3),
      R => SR(0)
    );
\wdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(4),
      Q => wdata(4),
      R => SR(0)
    );
\wdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(5),
      Q => wdata(5),
      R => SR(0)
    );
\wdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(6),
      Q => wdata(6),
      R => SR(0)
    );
\wdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(7),
      Q => wdata(7),
      R => SR(0)
    );
\wdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(8),
      Q => wdata(8),
      R => SR(0)
    );
\wdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(9),
      Q => wdata(9),
      R => SR(0)
    );
write_has_started_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => write_has_started,
      I1 => awvalid,
      I2 => sig_awvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_bready,
      I5 => \^s_axi_lite_bvalid\,
      O => write_has_started_i_1_n_0
    );
write_has_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => write_has_started_i_1_n_0,
      Q => write_has_started,
      R => '0'
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_reg_module is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\ : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ : out STD_LOGIC;
    reset_counts : out STD_LOGIC;
    p_71_out : out STD_LOGIC;
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ : out STD_LOGIC;
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\ : out STD_LOGIC;
    p_79_out : out STD_LOGIC;
    p_68_out : out STD_LOGIC;
    halt_reset_reg : out STD_LOGIC;
    halt_i0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    s_axis_cmd_tvalid0 : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_10_out : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]\ : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\ : out STD_LOGIC;
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\ : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_2_out : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    reset_counts_reg : in STD_LOGIC;
    halted_set_i_reg : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC;
    decerr_i_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    run_stop_d1 : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\ : in STD_LOGIC;
    p_21_out : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_48_out : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ : in STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\ : in STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_axi_vdma_1_0_axi_vdma_reg_module;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_reg_module is
  signal \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_2\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_67\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_68\ : STD_LOGIC;
  signal I_DMA_REGISTER_n_47 : STD_LOGIC;
  signal I_DMA_REGISTER_n_48 : STD_LOGIC;
  signal p_67_out : STD_LOGIC;
begin
  \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\(27 downto 0) <= \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(27 downto 0);
  \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(4 downto 0) <= \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(4 downto 0);
\GEN_REG_DIRECT_MODE.REGDIRECT_I\: entity work.system_axi_vdma_1_0_axi_vdma_regdirect
     port map (
      D(31 downto 0) => D(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\(1 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_2\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_67\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0),
      \dmacr_i_reg[0]\ => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(0),
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      in0(0) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_68\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(3 downto 0) => mm2s_axi2ip_wrce(6 downto 3),
      p_0_in => p_0_in,
      p_39_out => p_39_out,
      p_67_out => p_67_out,
      p_68_out => p_68_out,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      \stride_vid_reg[15]\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      \vsize_vid_reg[12]\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0)
    );
I_DMA_REGISTER: entity work.system_axi_vdma_1_0_axi_vdma_register
     port map (
      D(28 downto 13) => D(31 downto 16),
      D(12 downto 6) => D(14 downto 8),
      D(5 downto 2) => D(6 downto 3),
      D(1 downto 0) => D(1 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(1),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\ => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(3),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\ => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\ => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(4 downto 0) => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(4 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg\(0) => \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg\(0),
      E(0) => E(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\ => \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\(24 downto 1) => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(27 downto 4),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\(0) => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(2),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0) => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0),
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]\ => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\ => reset_counts,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\(0) => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\(0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\(2),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\,
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(4 downto 0) => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(4 downto 0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\,
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\ => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\,
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_2\ => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      decerr_i_reg => decerr_i_reg,
      dma_err => dma_err,
      \dmacr_i_reg[2]_0\ => \dmacr_i_reg[2]\,
      halt_i0 => halt_i0,
      halt_reset => halt_reset,
      halt_reset_reg => halt_reset_reg,
      halted_set_i_reg => halted_set_i_reg,
      in0(1) => I_DMA_REGISTER_n_47,
      in0(0) => I_DMA_REGISTER_n_48,
      initial_frame => initial_frame,
      ioc_irq_reg_0 => ioc_irq_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      p_0_in => p_0_in,
      p_10_out => p_10_out,
      p_1_out => p_1_out,
      p_21_out => p_21_out,
      p_27_out => p_27_out,
      p_2_out => p_2_out,
      p_39_out => p_39_out,
      p_48_out => p_48_out,
      p_4_out => p_4_out,
      p_50_out => p_50_out,
      p_53_out => p_53_out,
      p_67_out => p_67_out,
      p_79_out => p_79_out,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      prmtr_update_complete => prmtr_update_complete,
      \ptr_ref_i_reg[4]\(4 downto 0) => \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(4 downto 0),
      \reg_module_hsize_reg[13]\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_2\,
      \reg_module_hsize_reg[14]\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_67\,
      reset_counts_reg_0 => reset_counts_reg,
      run_stop_d1 => run_stop_d1,
      run_stop_d1_reg => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]\(0),
      s_axis_cmd_tvalid0 => s_axis_cmd_tvalid0,
      s_axis_cmd_tvalid_reg => p_71_out,
      slverr_i_reg => slverr_i_reg,
      soft_reset_d1 => soft_reset_d1,
      stop_i => stop_i
    );
LITE_READ_MUX_I: entity work.system_axi_vdma_1_0_axi_vdma_reg_mux
     port map (
      in0(31 downto 16) => in0(28 downto 13),
      in0(15) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_68\,
      in0(14) => I_DMA_REGISTER_n_47,
      in0(13) => I_DMA_REGISTER_n_48,
      in0(12 downto 0) => in0(12 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0)
    );
\ptr_ref_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(0),
      Q => \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(0),
      R => p_0_in
    );
\ptr_ref_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(1),
      Q => \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(1),
      R => p_0_in
    );
\ptr_ref_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(2),
      Q => \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(2),
      R => p_0_in
    );
\ptr_ref_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(3),
      Q => \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(3),
      R => p_0_in
    );
\ptr_ref_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(4),
      Q => \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(4),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_reset is
  port (
    soft_reset_d1 : out STD_LOGIC;
    in0 : out STD_LOGIC;
    run_stop_d1 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : out STD_LOGIC;
    halt_reset : out STD_LOGIC;
    \cmnds_queued_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mm2s_dm_prmry_resetn : out STD_LOGIC;
    prmry_reset2 : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    s_axis_fifo_ainit_nosync : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    sig_s_h_halt_reg_reg : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \dmacr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_soft_reset_i0 : in STD_LOGIC;
    \dmacr_i_reg[0]\ : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_tmp : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_counts : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC
  );
end system_axi_vdma_1_0_axi_vdma_reset;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_reset is
  signal \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_2\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal axis_all_idle : STD_LOGIC;
  signal axis_min_assert_sftrst : STD_LOGIC;
  signal axis_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^halt_reset\ : STD_LOGIC;
  signal lite_all_idle : STD_LOGIC;
  signal lite_min_assert_sftrst : STD_LOGIC;
  signal lite_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal min_assert_sftrst : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal prmry_min_assert_sftrst : STD_LOGIC;
  signal prmry_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal resetn_i : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \cmnds_queued[7]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of sig_s_h_halt_reg_i_1 : label is "soft_lutpair167";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ <= \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\;
  halt_reset <= \^halt_reset\;
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I1 => \out\,
      I2 => p_27_out,
      I3 => DIN(0),
      I4 => wr_tmp,
      O => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\
    );
\GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I1 => \out\,
      O => s_axis_fifo_ainit_nosync
    );
\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I\: entity work.system_axi_vdma_1_0_cdc_sync
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => p_2_out,
      SR(0) => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      p_1_out => p_1_out,
      p_3_out => p_3_out,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      scndry_out => p_5_out
    );
\GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized0\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      scndry_out => axis_all_idle
    );
\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized0_0\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => p_5_out,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\,
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      min_assert_sftrst => min_assert_sftrst,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1,
      scndry_out => p_2_out
    );
\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.system_axi_vdma_1_0_cdc_sync_1
     port map (
      \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\,
      \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2]\ => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0\,
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      p_1_out => p_1_out,
      p_3_out => p_3_out,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I\: entity work.system_axi_vdma_1_0_cdc_sync_2
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => p_2_out,
      SR(0) => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_4_out => p_4_out,
      p_6_out => p_6_out,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => p_5_out
    );
\GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized0_3\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => lite_all_idle
    );
\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized0_4\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => p_2_out,
      \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2\,
      SR(0) => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\,
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_11_out => p_11_out,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1,
      scndry_out => p_5_out
    );
\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I\: entity work.system_axi_vdma_1_0_cdc_sync_5
     port map (
      \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\,
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_4_out => p_4_out,
      p_6_out => p_6_out,
      p_8_out => p_8_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axis_min_count(2),
      I1 => axis_min_count(0),
      I2 => axis_min_assert_sftrst,
      I3 => axis_min_count(3),
      I4 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\,
      Q => axis_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => axis_min_count(1),
      I1 => axis_min_count(3),
      I2 => axis_min_count(2),
      I3 => axis_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA5A"
    )
        port map (
      I0 => axis_min_count(1),
      I1 => axis_min_count(3),
      I2 => axis_min_count(0),
      I3 => axis_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFA0"
    )
        port map (
      I0 => axis_min_count(1),
      I1 => axis_min_count(3),
      I2 => axis_min_count(0),
      I3 => axis_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00AA00AA00AA00"
    )
        port map (
      I0 => axis_all_idle,
      I1 => axis_min_count(1),
      I2 => axis_min_count(3),
      I3 => axis_min_assert_sftrst,
      I4 => axis_min_count(0),
      I5 => axis_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECCC"
    )
        port map (
      I0 => axis_min_count(1),
      I1 => axis_min_count(3),
      I2 => axis_min_count(0),
      I3 => axis_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\,
      Q => axis_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\,
      Q => axis_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\,
      Q => axis_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\,
      Q => axis_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => lite_min_count(2),
      I1 => lite_min_count(0),
      I2 => lite_min_assert_sftrst,
      I3 => lite_min_count(3),
      I4 => lite_min_count(1),
      O => p_8_out
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\,
      Q => lite_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => lite_min_count(1),
      I1 => lite_min_count(3),
      I2 => lite_min_count(2),
      I3 => lite_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA5A"
    )
        port map (
      I0 => lite_min_count(1),
      I1 => lite_min_count(3),
      I2 => lite_min_count(0),
      I3 => lite_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFA0"
    )
        port map (
      I0 => lite_min_count(1),
      I1 => lite_min_count(3),
      I2 => lite_min_count(0),
      I3 => lite_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00AA00AA00AA00"
    )
        port map (
      I0 => lite_all_idle,
      I1 => lite_min_count(1),
      I2 => lite_min_count(3),
      I3 => lite_min_assert_sftrst,
      I4 => lite_min_count(0),
      I5 => lite_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECCC"
    )
        port map (
      I0 => lite_min_count(1),
      I1 => lite_min_count(3),
      I2 => lite_min_count(0),
      I3 => lite_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\,
      Q => lite_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\,
      Q => lite_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\,
      Q => lite_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\,
      Q => lite_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => prmry_min_assert_sftrst,
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(0),
      I4 => prmry_min_count(3),
      O => p_11_out
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2\,
      Q => prmry_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(1),
      I2 => prmry_min_count(2),
      I3 => prmry_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC3C"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(0),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFC0"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(0),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      I1 => prmry_min_count(3),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(1),
      I4 => prmry_min_count(2),
      I5 => prmry_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(0),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\,
      Q => prmry_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\,
      Q => prmry_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\,
      Q => prmry_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\,
      Q => prmry_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\
    );
\GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized0_6\
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      prmry_in => resetn_i,
      scndry_out => scndry_out
    );
\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized0_7\
     port map (
      D(0) => D(0),
      assert_sftrst_d1 => assert_sftrst_d1,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      \dmacr_i_reg[2]_0\(1 downto 0) => \dmacr_i_reg[2]_0\(1 downto 0),
      halt_i0 => halt_i0,
      halt_i_reg => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_0\,
      halt_i_reg_0 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      halt_reset => \^halt_reset\,
      hrd_resetn_i_reg => prmry_in,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      min_assert_sftrst => min_assert_sftrst,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      \out\ => \out\,
      p_39_out => p_39_out,
      prmry_in => resetn_i,
      prmry_reset2 => prmry_reset2,
      reset_counts => reset_counts,
      reset_counts_reg => reset_counts_reg,
      run_stop_d1_reg => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_2\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => sig_mm2s_dm_prmry_resetn
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
\cmnds_queued[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => dma_err,
      I1 => \dmacr_i_reg[2]_0\(1),
      I2 => \out\,
      I3 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      O => \cmnds_queued_reg[0]\(0)
    );
halt_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_0\,
      Q => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      R => '0'
    );
halt_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \dmacr_i_reg[0]\,
      Q => \^halt_reset\,
      R => '0'
    );
prmry_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => resetn_i,
      Q => in0,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_2\,
      Q => run_stop_d1,
      R => '0'
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
s_soft_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_soft_reset_i0,
      Q => s_soft_reset_i,
      R => '0'
    );
sig_s_h_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I1 => sig_rst2all_stop_request,
      O => sig_s_h_halt_reg_reg
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_0\(1),
      Q => soft_reset_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axis_dwidth_converter is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_valid0 : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_mm2s_tlast : out STD_LOGIC;
    p_83_out : out STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\ : out STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_fifo_ainit_nosync : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    p_84_out : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    sig_m_valid_dup_reg : in STD_LOGIC;
    \sig_data_reg_out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_axi_vdma_1_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axis_dwidth_converter;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axis_dwidth_converter is
  signal acc_data_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal acc_keep_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_last : STD_LOGIC;
  signal acc_user_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal areset_r : STD_LOGIC;
  signal d2_ready : STD_LOGIC;
  signal d2_valid : STD_LOGIC;
  signal \gen_data_accumulator[1].acc_data_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_data_accumulator[1].acc_keep_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_13\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_16\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_19\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_2\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_20\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_21\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_22\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_23\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_24\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_25\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_26\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_27\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_28\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_29\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_3\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_30\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_31\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_32\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_33\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_34\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_35\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_36\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_37\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_38\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_39\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_4\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_40\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_41\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_42\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_43\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_44\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_45\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_46\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_47\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_48\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_49\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_50\ : STD_LOGIC;
begin
areset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => m_axis_fifo_ainit_nosync,
      Q => areset_r,
      R => '0'
    );
\gen_downsizer_conversion.axisc_downsizer_0\: entity work.system_axi_vdma_1_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_downsizer
     port map (
      D(95) => \gen_upsizer_conversion.axisc_upsizer_0_n_19\,
      D(94) => \gen_upsizer_conversion.axisc_upsizer_0_n_20\,
      D(93) => \gen_upsizer_conversion.axisc_upsizer_0_n_21\,
      D(92) => \gen_upsizer_conversion.axisc_upsizer_0_n_22\,
      D(91) => \gen_upsizer_conversion.axisc_upsizer_0_n_23\,
      D(90) => \gen_upsizer_conversion.axisc_upsizer_0_n_24\,
      D(89) => \gen_upsizer_conversion.axisc_upsizer_0_n_25\,
      D(88) => \gen_upsizer_conversion.axisc_upsizer_0_n_26\,
      D(87) => \gen_upsizer_conversion.axisc_upsizer_0_n_27\,
      D(86) => \gen_upsizer_conversion.axisc_upsizer_0_n_28\,
      D(85) => \gen_upsizer_conversion.axisc_upsizer_0_n_29\,
      D(84) => \gen_upsizer_conversion.axisc_upsizer_0_n_30\,
      D(83) => \gen_upsizer_conversion.axisc_upsizer_0_n_31\,
      D(82) => \gen_upsizer_conversion.axisc_upsizer_0_n_32\,
      D(81) => \gen_upsizer_conversion.axisc_upsizer_0_n_33\,
      D(80) => \gen_upsizer_conversion.axisc_upsizer_0_n_34\,
      D(79) => \gen_upsizer_conversion.axisc_upsizer_0_n_35\,
      D(78) => \gen_upsizer_conversion.axisc_upsizer_0_n_36\,
      D(77) => \gen_upsizer_conversion.axisc_upsizer_0_n_37\,
      D(76) => \gen_upsizer_conversion.axisc_upsizer_0_n_38\,
      D(75) => \gen_upsizer_conversion.axisc_upsizer_0_n_39\,
      D(74) => \gen_upsizer_conversion.axisc_upsizer_0_n_40\,
      D(73) => \gen_upsizer_conversion.axisc_upsizer_0_n_41\,
      D(72) => \gen_upsizer_conversion.axisc_upsizer_0_n_42\,
      D(71) => \gen_upsizer_conversion.axisc_upsizer_0_n_43\,
      D(70) => \gen_upsizer_conversion.axisc_upsizer_0_n_44\,
      D(69) => \gen_upsizer_conversion.axisc_upsizer_0_n_45\,
      D(68) => \gen_upsizer_conversion.axisc_upsizer_0_n_46\,
      D(67) => \gen_upsizer_conversion.axisc_upsizer_0_n_47\,
      D(66) => \gen_upsizer_conversion.axisc_upsizer_0_n_48\,
      D(65) => \gen_upsizer_conversion.axisc_upsizer_0_n_49\,
      D(64) => \gen_upsizer_conversion.axisc_upsizer_0_n_50\,
      D(63 downto 32) => \gen_data_accumulator[1].acc_data_reg\(31 downto 0),
      D(31 downto 0) => acc_data_reg(31 downto 0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\ => \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\,
      \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\ => \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\,
      acc_keep_reg(3 downto 0) => acc_keep_reg(3 downto 0),
      \acc_keep_reg[10]\ => \gen_upsizer_conversion.axisc_upsizer_0_n_2\,
      \acc_keep_reg[11]\ => \gen_upsizer_conversion.axisc_upsizer_0_n_4\,
      \acc_keep_reg[8]\ => \gen_upsizer_conversion.axisc_upsizer_0_n_13\,
      \acc_keep_reg[9]\ => \gen_upsizer_conversion.axisc_upsizer_0_n_3\,
      acc_last => acc_last,
      acc_user_reg(0) => acc_user_reg(0),
      areset_r => areset_r,
      d2_ready => d2_ready,
      d2_valid => d2_valid,
      \gen_data_accumulator[1].acc_keep_reg\(3 downto 0) => \gen_data_accumulator[1].acc_keep_reg\(3 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tkeep(2 downto 0) => m_axis_mm2s_tkeep(2 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      p_11_out => p_11_out,
      p_83_out => p_83_out,
      p_84_out => p_84_out,
      s_valid0 => s_valid0,
      \state_reg[1]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_16\
    );
\gen_upsizer_conversion.axisc_upsizer_0\: entity work.system_axi_vdma_1_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_upsizer
     port map (
      D(95) => \gen_upsizer_conversion.axisc_upsizer_0_n_19\,
      D(94) => \gen_upsizer_conversion.axisc_upsizer_0_n_20\,
      D(93) => \gen_upsizer_conversion.axisc_upsizer_0_n_21\,
      D(92) => \gen_upsizer_conversion.axisc_upsizer_0_n_22\,
      D(91) => \gen_upsizer_conversion.axisc_upsizer_0_n_23\,
      D(90) => \gen_upsizer_conversion.axisc_upsizer_0_n_24\,
      D(89) => \gen_upsizer_conversion.axisc_upsizer_0_n_25\,
      D(88) => \gen_upsizer_conversion.axisc_upsizer_0_n_26\,
      D(87) => \gen_upsizer_conversion.axisc_upsizer_0_n_27\,
      D(86) => \gen_upsizer_conversion.axisc_upsizer_0_n_28\,
      D(85) => \gen_upsizer_conversion.axisc_upsizer_0_n_29\,
      D(84) => \gen_upsizer_conversion.axisc_upsizer_0_n_30\,
      D(83) => \gen_upsizer_conversion.axisc_upsizer_0_n_31\,
      D(82) => \gen_upsizer_conversion.axisc_upsizer_0_n_32\,
      D(81) => \gen_upsizer_conversion.axisc_upsizer_0_n_33\,
      D(80) => \gen_upsizer_conversion.axisc_upsizer_0_n_34\,
      D(79) => \gen_upsizer_conversion.axisc_upsizer_0_n_35\,
      D(78) => \gen_upsizer_conversion.axisc_upsizer_0_n_36\,
      D(77) => \gen_upsizer_conversion.axisc_upsizer_0_n_37\,
      D(76) => \gen_upsizer_conversion.axisc_upsizer_0_n_38\,
      D(75) => \gen_upsizer_conversion.axisc_upsizer_0_n_39\,
      D(74) => \gen_upsizer_conversion.axisc_upsizer_0_n_40\,
      D(73) => \gen_upsizer_conversion.axisc_upsizer_0_n_41\,
      D(72) => \gen_upsizer_conversion.axisc_upsizer_0_n_42\,
      D(71) => \gen_upsizer_conversion.axisc_upsizer_0_n_43\,
      D(70) => \gen_upsizer_conversion.axisc_upsizer_0_n_44\,
      D(69) => \gen_upsizer_conversion.axisc_upsizer_0_n_45\,
      D(68) => \gen_upsizer_conversion.axisc_upsizer_0_n_46\,
      D(67) => \gen_upsizer_conversion.axisc_upsizer_0_n_47\,
      D(66) => \gen_upsizer_conversion.axisc_upsizer_0_n_48\,
      D(65) => \gen_upsizer_conversion.axisc_upsizer_0_n_49\,
      D(64) => \gen_upsizer_conversion.axisc_upsizer_0_n_50\,
      D(63 downto 32) => \gen_data_accumulator[1].acc_data_reg\(31 downto 0),
      D(31 downto 0) => acc_data_reg(31 downto 0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\,
      Q(3 downto 0) => Q(3 downto 0),
      acc_keep_reg(3 downto 0) => acc_keep_reg(3 downto 0),
      acc_last => acc_last,
      acc_user_reg(0) => acc_user_reg(0),
      areset_r => areset_r,
      d2_ready => d2_ready,
      d2_valid => d2_valid,
      \gen_data_accumulator[1].acc_keep_reg\(3 downto 0) => \gen_data_accumulator[1].acc_keep_reg\(3 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_11_out => p_11_out,
      p_19_out => p_19_out,
      p_4_out => p_4_out,
      \r0_is_null_r_reg[3]\ => \gen_upsizer_conversion.axisc_upsizer_0_n_16\,
      \r0_keep_reg[10]\ => \gen_upsizer_conversion.axisc_upsizer_0_n_2\,
      \r0_keep_reg[11]\ => \gen_upsizer_conversion.axisc_upsizer_0_n_4\,
      \r0_keep_reg[8]\ => \gen_upsizer_conversion.axisc_upsizer_0_n_13\,
      \r0_keep_reg[9]\ => \gen_upsizer_conversion.axisc_upsizer_0_n_3\,
      \r0_user_reg[0]_0\ => E(0),
      \sig_data_reg_out_reg[31]\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      sig_last_reg_out_reg(0) => sig_last_reg_out_reg(0),
      sig_m_valid_dup_reg => sig_m_valid_dup_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_vid_cdc is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    p_21_out : out STD_LOGIC;
    p_in_d1_cdc_from_0 : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    prmry_in_xored_1 : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end system_axi_vdma_1_0_axi_vdma_vid_cdc;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_vid_cdc is
  signal frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of frame_ptr_in_d1_cdc_tig : signal is "true";
  signal frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_in_d2 : signal is "true";
  signal frame_ptr_out_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d1_cdc_tig : signal is "true";
  signal frame_ptr_out_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d2 : signal is "true";
  signal othrchnl_frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d1_cdc_tig : signal is "true";
  signal othrchnl_frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d2 : signal is "true";
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\ : label is "yes";
begin
  p_2_in(0) <= in0(0);
\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized1\
     port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      p_0_in => p_0_in,
      p_19_out => p_19_out,
      p_in_d1_cdc_from_0 => p_in_d1_cdc_from_0,
      prmry_in_xored_1 => prmry_in_xored_1
    );
\GEN_CDC_FOR_ASYNC.SOF_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized1_14\
     port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      p_0_in => p_0_in,
      p_21_out => p_21_out,
      p_in_d1_cdc_from => p_in_d1_cdc_from,
      prmry_in_xored => prmry_in_xored
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(0),
      Q => mm2s_frame_ptr_out(0),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(1),
      Q => mm2s_frame_ptr_out(1),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(2),
      Q => mm2s_frame_ptr_out(2),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(3),
      Q => mm2s_frame_ptr_out(3),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(4),
      Q => mm2s_frame_ptr_out(4),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(5),
      Q => mm2s_frame_ptr_out(5),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(0),
      Q => frame_ptr_in_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(1),
      Q => frame_ptr_in_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(2),
      Q => frame_ptr_in_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(3),
      Q => frame_ptr_in_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(4),
      Q => frame_ptr_in_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(5),
      Q => frame_ptr_in_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(0),
      Q => frame_ptr_in_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(1),
      Q => frame_ptr_in_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(2),
      Q => frame_ptr_in_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(3),
      Q => frame_ptr_in_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(4),
      Q => frame_ptr_in_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(5),
      Q => frame_ptr_in_d2(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_2_in(0),
      Q => frame_ptr_out_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_2_in(1),
      Q => frame_ptr_out_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_2_in(2),
      Q => frame_ptr_out_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_2_in(3),
      Q => frame_ptr_out_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_2_in(4),
      Q => frame_ptr_out_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_2_in(5),
      Q => frame_ptr_out_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(0),
      Q => frame_ptr_out_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(1),
      Q => frame_ptr_out_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(2),
      Q => frame_ptr_out_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(3),
      Q => frame_ptr_out_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(4),
      Q => frame_ptr_out_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(5),
      Q => frame_ptr_out_d2(5),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_2_in(5)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_2_in(4)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(5)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(4)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(3)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(2)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_2_in(3)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_2_in(2)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_2_in(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(5)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(4)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(3)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(2)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_vidreg_module is
  port (
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]\ : out STD_LOGIC;
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\ : out STD_LOGIC;
    zero_vsize_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_hsize_err0 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    all_idle_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \VFLIP_DISABLE.dm_address_reg[31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    halted_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    load_new_addr : in STD_LOGIC;
    p_41_out : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_71_out : in STD_LOGIC;
    tstvect_fsync_d2 : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_axi_vdma_1_0_axi_vdma_vidreg_module;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_vidreg_module is
  signal \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_start_addr_reg[0].start_address_vid_reg[0][0]\ : STD_LOGIC;
  signal \^gen_start_addr_reg[0].start_address_vid_reg[0][0]_0\ : STD_LOGIC;
begin
  \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]\ <= \^gen_start_addr_reg[0].start_address_vid_reg[0][0]\;
  \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\ <= \^gen_start_addr_reg[0].start_address_vid_reg[0][0]_0\;
\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][0]_0\,
      I1 => tstvect_fsync_d2,
      O => p_4_out
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I\: entity work.system_axi_vdma_1_0_axi_vdma_vregister
     port map (
      CO(0) => CO(0),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(31 downto 0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \^gen_start_addr_reg[0].start_address_vid_reg[0][0]_0\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \^gen_start_addr_reg[0].start_address_vid_reg[0][0]\,
      Q(12 downto 0) => Q(12 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0) => \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0) => \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0),
      \VFLIP_DISABLE.dm_address_reg[31]\(15 downto 0) => \VFLIP_DISABLE.dm_address_reg[31]\(15 downto 0),
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_0_in => p_0_in,
      p_27_out => p_27_out,
      \reg_module_hsize_reg[15]\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][0]_0\,
      I1 => p_27_out,
      I2 => \^gen_start_addr_reg[0].start_address_vid_reg[0][0]\,
      I3 => \out\,
      I4 => p_71_out,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\,
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][0]_0\,
      R => '0'
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halted_reg,
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][0]\,
      R => '0'
    );
all_idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888000"
    )
        port map (
      I0 => p_41_out,
      I1 => p_1_out,
      I2 => \^gen_start_addr_reg[0].start_address_vid_reg[0][0]\,
      I3 => p_68_out,
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][0]_0\,
      O => all_idle_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_srl_fifo_rbu_f is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 50 downto 0 );
    sig_calc_error_reg_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_calc_error_pushed_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end system_axi_vdma_1_0_srl_fifo_rbu_f;

architecture STRUCTURE of system_axi_vdma_1_0_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal DYNSHREG_F_I_n_52 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_1_0_cntr_incr_decr_addn_f_8
     port map (
      FIFO_Full_reg => DYNSHREG_F_I_n_52,
      FIFO_Full_reg_0 => FIFO_Full_reg_n_0,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_59_out => p_59_out,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg => sig_calc_error_pushed_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
DYNSHREG_F_I: entity work.system_axi_vdma_1_0_dynshreg_f
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(0) => \in\(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(50 downto 0) => \out\(50 downto 0),
      p_59_out => p_59_out,
      \s_axis_cmd_tdata_reg[63]\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      sel => DYNSHREG_F_I_n_52,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SR(0)
    );
\s_axis_cmd_tdata[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => FIFO_Full_reg_n_0,
      I1 => sig_inhibit_rdy_n,
      I2 => cmnd_wr,
      I3 => mm2s_halt,
      O => s_axis_cmd_tvalid_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized0\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]\ <= \^inferred_gen.cnt_i_reg[1]\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_1_0_cntr_incr_decr_addn_f_9
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_61_out => p_61_out,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo => sig_wr_fifo,
      sts_tready_reg => sts_tready_reg
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_1_0_dynshreg_f__parameterized0\
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      decerr_i => decerr_i,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_rd_sts_slverr_reg_reg(2 downto 0) => sig_rd_sts_slverr_reg_reg_0(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo => sig_wr_fifo,
      slverr_i => slverr_i
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[1]\,
      R => SR(0)
    );
sig_rd_sts_reg_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => sig_inhibit_rdy_n_reg,
      I1 => \^inferred_gen.cnt_i_reg[1]\,
      I2 => sig_rsc2stat_status_valid,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_rd_sts_slverr_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized1\ is
  port (
    sel : out STD_LOGIC;
    sig_addr_reg_empty_reg : out STD_LOGIC;
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
begin
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_1_0_cntr_incr_decr_addn_f_10
     port map (
      FIFO_Full_reg => \^sel\,
      FIFO_Full_reg_0 => FIFO_Full_reg_n_0,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_1_0_dynshreg_f__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(38 downto 0) => \in\(38 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(40 downto 0) => \out\(40 downto 0),
      sig_addr_valid_reg_reg => sig_addr_valid_reg_reg,
      sig_calc_error_reg_reg => \^sel\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized2\ is
  port (
    sig_first_dbeat_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_dbeat_cntr_reg[0]_0\ : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_halt_reg_reg_0 : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal DYNSHREG_F_I_n_1 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 11 downto 7 );
begin
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_1_0_cntr_incr_decr_addn_f
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      FIFO_Full_reg_0 => \^sel\,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => DYNSHREG_F_I_n_1,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      full => full,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(4 downto 0) => sig_cmd_fifo_data_out(11 downto 7),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[0]_0\ => \sig_dbeat_cntr_reg[0]_0\,
      \sig_dbeat_cntr_reg[1]\ => \sig_dbeat_cntr_reg[1]\,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[7]\(7 downto 0) => Q(7 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg(0) => sig_dqual_reg_empty_reg(0),
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_halt_reg_reg_0 => sig_halt_reg_reg_0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_1_0_dynshreg_f__parameterized2\
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(24 downto 0) => \in\(24 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(24 downto 5) => \out\(19 downto 0),
      \out\(4 downto 0) => sig_cmd_fifo_data_out(11 downto 7),
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_last_dbeat_reg => DYNSHREG_F_I_n_1,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \^sel\
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized3\ is
  port (
    sig_cmd2dre_valid_reg : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_enable_input_rdy_reg : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : in STD_LOGIC;
    sig_enable_input_rdy_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized3\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal \^sig_cmd2dre_valid_reg\ : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  sel <= \^sel\;
  sig_cmd2dre_valid_reg <= \^sig_cmd2dre_valid_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_1_0_cntr_incr_decr_addn_f_13
     port map (
      E(0) => E(0),
      FIFO_Full_reg => \^sel\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_enable_input_rdy_reg => sig_enable_input_rdy_reg_0,
      sig_enable_input_rdy_reg_0 => sig_enable_input_rdy_reg
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_1_0_dynshreg_f__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      FIFO_Full_reg => \^sel\,
      FIFO_Full_reg_0 => \^sig_cmd2dre_valid_reg\,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      dout(0) => dout(0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      \in\(3 downto 0) => \in\(3 downto 0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_7_out => p_7_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_enable_input_rdy_reg => sig_enable_input_rdy_reg,
      sig_enable_input_rdy_reg_0 => sig_enable_input_rdy_reg_0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^sig_cmd2dre_valid_reg\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 74 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of system_axi_vdma_1_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of system_axi_vdma_1_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of system_axi_vdma_1_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of system_axi_vdma_1_0_xpm_fifo_base : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of system_axi_vdma_1_0_xpm_fifo_base : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of system_axi_vdma_1_0_xpm_fifo_base : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of system_axi_vdma_1_0_xpm_fifo_base : entity is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of system_axi_vdma_1_0_xpm_fifo_base : entity is 19200;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of system_axi_vdma_1_0_xpm_fifo_base : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of system_axi_vdma_1_0_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of system_axi_vdma_1_0_xpm_fifo_base : entity is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of system_axi_vdma_1_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of system_axi_vdma_1_0_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of system_axi_vdma_1_0_xpm_fifo_base : entity is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of system_axi_vdma_1_0_xpm_fifo_base : entity is 7;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of system_axi_vdma_1_0_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of system_axi_vdma_1_0_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of system_axi_vdma_1_0_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of system_axi_vdma_1_0_xpm_fifo_base : entity is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of system_axi_vdma_1_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of system_axi_vdma_1_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of system_axi_vdma_1_0_xpm_fifo_base : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of system_axi_vdma_1_0_xpm_fifo_base : entity is 75;
  attribute READ_MODE : integer;
  attribute READ_MODE of system_axi_vdma_1_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of system_axi_vdma_1_0_xpm_fifo_base : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of system_axi_vdma_1_0_xpm_fifo_base : entity is 75;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of system_axi_vdma_1_0_xpm_fifo_base : entity is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of system_axi_vdma_1_0_xpm_fifo_base : entity is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of system_axi_vdma_1_0_xpm_fifo_base : entity is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of system_axi_vdma_1_0_xpm_fifo_base : entity is "TRUE";
end system_axi_vdma_1_0_xpm_fifo_base;

architecture STRUCTURE of system_axi_vdma_1_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal \^almost_empty\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.curr_fwft_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.next_fwft_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal overflow_i0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal prog_empty_i1 : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_1 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rdp_inst_n_17 : STD_LOGIC;
  signal rdp_inst_n_18 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_10 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_8 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_9 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 74 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\ : label is "soft_lutpair82";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 19200;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
begin
  almost_empty <= \^almost_empty\;
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^wr_rst_busy\;
  sbiterr <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state\(1),
      I1 => rd_en,
      I2 => \gen_fwft.curr_fwft_state\(0),
      O => \gen_fwft.next_fwft_state\(0)
    );
\gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state\(1),
      I1 => rd_en,
      I2 => \gen_fwft.curr_fwft_state\(0),
      I3 => ram_empty_i,
      O => \gen_fwft.next_fwft_state\(1)
    );
\gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.next_fwft_state\(0),
      Q => \gen_fwft.curr_fwft_state\(0),
      R => \^wr_rst_busy\
    );
\gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.next_fwft_state\(1),
      Q => \gen_fwft.curr_fwft_state\(1),
      R => \^wr_rst_busy\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.curr_fwft_state\(1),
      I2 => \gen_fwft.curr_fwft_state\(0),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => \^wr_rst_busy\
    );
\gen_fwft.gae_fwft.aempty_fwft_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.curr_fwft_state\(0),
      I2 => \gen_fwft.curr_fwft_state\(1),
      I3 => ram_empty_i,
      I4 => \^almost_empty\,
      O => aempty_fwft_i0
    );
\gen_fwft.gae_fwft.aempty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      Q => \^almost_empty\,
      S => \^wr_rst_busy\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7175"
    )
        port map (
      I0 => \^empty\,
      I1 => \gen_fwft.curr_fwft_state\(0),
      I2 => \gen_fwft.curr_fwft_state\(1),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => \^wr_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized1\
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(1 downto 0) => rd_pntr_ext(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      \count_value_i_reg[1]_0\(0) => count_value_i(1),
      \count_value_i_reg[1]_1\(1 downto 0) => wr_pntr_ext(1 downto 0),
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => \gen_fwft.curr_fwft_state\(1 downto 0),
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_0,
      Q => \^almost_full\,
      R => '0'
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_13,
      Q => full_n,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\,
      O => prog_empty_i1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_2,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^empty\,
      I1 => rdp_inst_n_11,
      I2 => \^full\,
      I3 => wr_en,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1_n_0\,
      Q => read_only_q,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^full\,
      I1 => wr_en,
      I2 => \^empty\,
      I3 => rdp_inst_n_11,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1_n_0\,
      Q => write_only_q,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => diff_pntr_pf_q(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\,
      I2 => diff_pntr_pf_q(8),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => diff_pntr_pf_q(5),
      I1 => diff_pntr_pf_q(3),
      I2 => diff_pntr_pf_q(4),
      I3 => diff_pntr_pf_q(1),
      I4 => diff_pntr_pf_q(2),
      I5 => diff_pntr_pf_q(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_11,
      Q => ram_rd_en_pf_q,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_10,
      Q => ram_wr_en_pf_q,
      R => \^wr_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.system_axi_vdma_1_0_xpm_memory_base
     port map (
      addra(7 downto 0) => wr_pntr_ext(7 downto 0),
      addrb(7 downto 0) => rd_pntr_ext(7 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(74 downto 0) => din(74 downto 0),
      dinb(74 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(74 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(74 downto 0),
      doutb(74 downto 0) => dout(74 downto 0),
      ena => xpm_fifo_rst_inst_n_10,
      enb => rdp_inst_n_11,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^wr_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state\(1),
      I1 => \gen_fwft.curr_fwft_state\(0),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_5,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => wr_data_count(0),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => wr_data_count(5),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => wr_data_count(6),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => wr_data_count(7),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => wr_data_count(8),
      R => \^wr_rst_busy\
    );
rdp_inst: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized2\
     port map (
      DI(0) => rdp_inst_n_1,
      Q(7 downto 0) => rd_pntr_ext(7 downto 0),
      S(0) => rdp_inst_n_14,
      almost_full => \^almost_full\,
      \count_value_i_reg[0]_0\ => rdp_inst_n_11,
      \count_value_i_reg[1]_0\(0) => count_value_i(1),
      \count_value_i_reg[7]_0\(7) => wrpp1_inst_n_0,
      \count_value_i_reg[7]_0\(6) => wrpp1_inst_n_1,
      \count_value_i_reg[7]_0\(5) => wrpp1_inst_n_2,
      \count_value_i_reg[7]_0\(4) => wrpp1_inst_n_3,
      \count_value_i_reg[7]_0\(3) => wrpp1_inst_n_4,
      \count_value_i_reg[7]_0\(2) => wrpp1_inst_n_5,
      \count_value_i_reg[7]_0\(1) => wrpp1_inst_n_6,
      \count_value_i_reg[7]_0\(0) => wrpp1_inst_n_7,
      \count_value_i_reg[7]_1\(7) => wrpp2_inst_n_0,
      \count_value_i_reg[7]_1\(6) => wrpp2_inst_n_1,
      \count_value_i_reg[7]_1\(5) => wrpp2_inst_n_2,
      \count_value_i_reg[7]_1\(4) => wrpp2_inst_n_3,
      \count_value_i_reg[7]_1\(3) => wrpp2_inst_n_4,
      \count_value_i_reg[7]_1\(2) => wrpp2_inst_n_5,
      \count_value_i_reg[7]_1\(1) => wrpp2_inst_n_6,
      \count_value_i_reg[7]_1\(0) => wrpp2_inst_n_7,
      \count_value_i_reg[8]_0\(8) => wrp_inst_n_0,
      \count_value_i_reg[8]_0\(7 downto 0) => wr_pntr_ext(7 downto 0),
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => \gen_fwft.curr_fwft_state\(1 downto 0),
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => rdp_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => xpm_fifo_rst_inst_n_10,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(2) => rdp_inst_n_20,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(1) => rdp_inst_n_21,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0) => rdp_inst_n_22,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(3) => rdp_inst_n_23,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(2) => rdp_inst_n_24,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(1) => rdp_inst_n_25,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(0) => rdp_inst_n_26,
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      going_empty1 => going_empty1,
      \grdc.rd_data_count_i_reg[7]\(3) => rdp_inst_n_16,
      \grdc.rd_data_count_i_reg[7]\(2) => rdp_inst_n_17,
      \grdc.rd_data_count_i_reg[7]\(1) => rdp_inst_n_18,
      \grdc.rd_data_count_i_reg[7]\(0) => rdp_inst_n_19,
      \gwdc.wr_data_count_i_reg[3]\(0) => rdp_inst_n_15,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_full_i0 => ram_full_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      wr_en => wr_en
    );
rdpp1_inst: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized3\
     port map (
      Q(7) => rdpp1_inst_n_0,
      Q(6) => rdpp1_inst_n_1,
      Q(5) => rdpp1_inst_n_2,
      Q(4) => rdpp1_inst_n_3,
      Q(3) => rdpp1_inst_n_4,
      Q(2) => rdpp1_inst_n_5,
      Q(1) => rdpp1_inst_n_6,
      Q(0) => rdpp1_inst_n_7,
      \gen_fwft.curr_fwft_state_reg[0]\ => rdp_inst_n_11,
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => \gen_fwft.curr_fwft_state\(1 downto 0),
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.system_axi_vdma_1_0_xpm_fifo_reg_bit
     port map (
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized2_11\
     port map (
      D(8 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(8 downto 0),
      DI(1) => rdp_inst_n_1,
      DI(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(8) => wrp_inst_n_0,
      Q(7 downto 0) => wr_pntr_ext(7 downto 0),
      S(2) => rdp_inst_n_15,
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      \count_value_i_reg[1]_0\(0) => count_value_i(1),
      \count_value_i_reg[3]_0\(3) => rdp_inst_n_20,
      \count_value_i_reg[3]_0\(2) => rdp_inst_n_21,
      \count_value_i_reg[3]_0\(1) => rdp_inst_n_22,
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_8,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_16,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_17,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_18,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_19,
      \count_value_i_reg[6]_1\(5 downto 0) => rd_pntr_ext(6 downto 1),
      \count_value_i_reg[7]_0\(7) => rdpp1_inst_n_0,
      \count_value_i_reg[7]_0\(6) => rdpp1_inst_n_1,
      \count_value_i_reg[7]_0\(5) => rdpp1_inst_n_2,
      \count_value_i_reg[7]_0\(4) => rdpp1_inst_n_3,
      \count_value_i_reg[7]_0\(3) => rdpp1_inst_n_4,
      \count_value_i_reg[7]_0\(2) => rdpp1_inst_n_5,
      \count_value_i_reg[7]_0\(1) => rdpp1_inst_n_6,
      \count_value_i_reg[7]_0\(0) => rdpp1_inst_n_7,
      \count_value_i_reg[7]_1\(0) => rdp_inst_n_14,
      \count_value_i_reg[7]_2\(3) => rdp_inst_n_23,
      \count_value_i_reg[7]_2\(2) => rdp_inst_n_24,
      \count_value_i_reg[7]_2\(1) => rdp_inst_n_25,
      \count_value_i_reg[7]_2\(0) => rdp_inst_n_26,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => xpm_fifo_rst_inst_n_10,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(7 downto 0) => diff_pntr_pe(7 downto 0),
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      \gen_rst_cc.fifo_wr_rst_i_reg_0\(0) => p_1_in,
      going_empty1 => going_empty1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized3_12\
     port map (
      D(7 downto 0) => diff_pntr_pf_q0(8 downto 1),
      Q(7) => wrpp1_inst_n_0,
      Q(6) => wrpp1_inst_n_1,
      Q(5) => wrpp1_inst_n_2,
      Q(4) => wrpp1_inst_n_3,
      Q(3) => wrpp1_inst_n_4,
      Q(2) => wrpp1_inst_n_5,
      Q(1) => wrpp1_inst_n_6,
      Q(0) => wrpp1_inst_n_7,
      \count_value_i_reg[7]_0\(7 downto 0) => rd_pntr_ext(7 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => xpm_fifo_rst_inst_n_10,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => xpm_fifo_rst_inst_n_9,
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp2_inst: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized0\
     port map (
      Q(7) => wrpp2_inst_n_0,
      Q(6) => wrpp2_inst_n_1,
      Q(5) => wrpp2_inst_n_2,
      Q(4) => wrpp2_inst_n_3,
      Q(3) => wrpp2_inst_n_4,
      Q(2) => wrpp2_inst_n_5,
      Q(1) => wrpp2_inst_n_6,
      Q(0) => wrpp2_inst_n_7,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => xpm_fifo_rst_inst_n_10,
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.system_axi_vdma_1_0_xpm_fifo_rst
     port map (
      Q(1 downto 0) => \gen_fwft.curr_fwft_state\(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[0]\ => xpm_fifo_rst_inst_n_10,
      \count_value_i_reg[0]_0\(0) => rd_pntr_ext(0),
      \count_value_i_reg[1]\ => \^wr_rst_busy\,
      \gen_fwft.curr_fwft_state_reg[0]\ => rdp_inst_n_11,
      \gen_fwft.empty_fwft_i_reg\ => \^empty\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0) => p_1_in,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(0) => xpm_fifo_rst_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ => xpm_fifo_rst_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ => xpm_fifo_rst_inst_n_9,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\ => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ => xpm_fifo_rst_inst_n_1,
      \gwack.wr_ack_i_reg\ => xpm_fifo_rst_inst_n_5,
      overflow_i0 => overflow_i0,
      prog_empty => \^prog_empty\,
      prog_empty_i1 => prog_empty_i1,
      prog_full => \^prog_full\,
      ram_empty_i => ram_empty_i,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      rd_en => rd_en,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_extdepth_v6 is
  port (
    RD_EN : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    FULL : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \out\ : in STD_LOGIC;
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\ : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    RST : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    dm2linebuf_mm2s_tdata : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end system_axi_vdma_1_0_builtin_extdepth_v6;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_extdepth_v6 is
  signal dbr_as_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of dbr_as_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of dbr_as_reg : signal is "true";
  signal dbr_d1 : STD_LOGIC;
  attribute async_reg of dbr_d1 : signal is "true";
  attribute msgon of dbr_d1 : signal is "true";
  signal sbr_as_reg : STD_LOGIC;
  attribute async_reg of sbr_as_reg : signal is "true";
  attribute msgon of sbr_as_reg : signal is "true";
  signal sbr_d1 : STD_LOGIC;
  attribute async_reg of sbr_d1 : signal is "true";
  attribute msgon of sbr_d1 : signal is "true";
begin
\gonep.inst_prim\: entity work.system_axi_vdma_1_0_builtin_prim_v6_20
     port map (
      EMPTY => EMPTY,
      FULL => FULL,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\ => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\,
      RD_EN => RD_EN,
      RST => RST,
      WR_EN => WR_EN,
      dm2linebuf_mm2s_tdata(17 downto 0) => dm2linebuf_mm2s_tdata(17 downto 0),
      fifo_dout(17 downto 0) => fifo_dout(17 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\ => \out\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sbr_d1
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbr_d1
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sbr_as_reg
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbr_as_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_extdepth_v6_17 is
  port (
    WR_EN : out STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    dm2linebuf_mm2s_tvalid : in STD_LOGIC;
    FULL : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RST : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_builtin_extdepth_v6_17 : entity is "builtin_extdepth_v6";
end system_axi_vdma_1_0_builtin_extdepth_v6_17;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_extdepth_v6_17 is
  signal dbr_as_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of dbr_as_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of dbr_as_reg : signal is "true";
  signal dbr_d1 : STD_LOGIC;
  attribute async_reg of dbr_d1 : signal is "true";
  attribute msgon of dbr_d1 : signal is "true";
  signal sbr_as_reg : STD_LOGIC;
  attribute async_reg of sbr_as_reg : signal is "true";
  attribute msgon of sbr_as_reg : signal is "true";
  signal sbr_d1 : STD_LOGIC;
  attribute async_reg of sbr_d1 : signal is "true";
  attribute msgon of sbr_d1 : signal is "true";
begin
\gonep.inst_prim\: entity work.system_axi_vdma_1_0_builtin_prim_v6_19
     port map (
      DIN(17 downto 0) => DIN(17 downto 0),
      EMPTY => EMPTY,
      FULL => FULL,
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      RD_EN => RD_EN,
      RST => RST,
      WR_EN => WR_EN,
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      fifo_dout(17 downto 0) => fifo_dout(17 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      p_27_out => p_27_out,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sbr_d1
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbr_d1
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sbr_as_reg
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbr_as_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_extdepth_v6_18 is
  port (
    sig_s_ready_out_reg : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    FULL : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\ : in STD_LOGIC;
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]\ : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RST : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_builtin_extdepth_v6_18 : entity is "builtin_extdepth_v6";
end system_axi_vdma_1_0_builtin_extdepth_v6_18;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_extdepth_v6_18 is
  signal dbr_as_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of dbr_as_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of dbr_as_reg : signal is "true";
  signal dbr_d1 : STD_LOGIC;
  attribute async_reg of dbr_d1 : signal is "true";
  attribute msgon of dbr_d1 : signal is "true";
  signal sbr_as_reg : STD_LOGIC;
  attribute async_reg of sbr_as_reg : signal is "true";
  attribute msgon of sbr_as_reg : signal is "true";
  signal sbr_d1 : STD_LOGIC;
  attribute async_reg of sbr_d1 : signal is "true";
  attribute msgon of sbr_d1 : signal is "true";
begin
\gonep.inst_prim\: entity work.system_axi_vdma_1_0_builtin_prim_v6
     port map (
      DIN(1 downto 0) => DIN(1 downto 0),
      EMPTY => EMPTY,
      FULL => FULL,
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]\ => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]\,
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\ => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\,
      RD_EN => RD_EN,
      RST => RST,
      WR_EN => WR_EN,
      fifo_dout(1 downto 0) => fifo_dout(1 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      sig_s_ready_out_reg => sig_s_ready_out_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sbr_d1
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbr_d1
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sbr_as_reg
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbr_as_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_mm2s_axis_dwidth_converter is
  port (
    p_85_out : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_mm2s_tlast : out STD_LOGIC;
    p_83_out : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_fifo_ainit_nosync : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_11_out : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    sig_m_valid_dup_reg : in STD_LOGIC;
    \sig_data_reg_out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_axi_vdma_1_0_axi_vdma_mm2s_axis_dwidth_converter;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_mm2s_axis_dwidth_converter is
  signal \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_33\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0\ : STD_LOGIC;
  signal M_AXIS_TLAST_D1 : STD_LOGIC;
  signal M_AXIS_TREADY_D1 : STD_LOGIC;
  signal M_AXIS_TVALID_D1 : STD_LOGIC;
  signal all_lines_xfred : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \minusOp_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_4__1_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal p_84_out : STD_LOGIC;
  signal vsize_counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I\: entity work.system_axi_vdma_1_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axis_dwidth_converter
     port map (
      E(0) => p_85_out,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\ => \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_33\,
      \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\ => \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\,
      Q(3 downto 0) => Q(3 downto 0),
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tkeep(2 downto 0) => m_axis_mm2s_tkeep(2 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_11_out => p_11_out,
      p_19_out => p_19_out,
      p_4_out => p_4_out,
      p_83_out => p_83_out,
      p_84_out => p_84_out,
      s_valid0 => s_valid0,
      \sig_data_reg_out_reg[31]\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      sig_last_reg_out_reg(0) => E(0),
      sig_m_valid_dup_reg => sig_m_valid_dup_reg
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_33\,
      Q => M_AXIS_TLAST_D1,
      R => '0'
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      Q => M_AXIS_TREADY_D1,
      R => '0'
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34\,
      Q => M_AXIS_TVALID_D1,
      R => '0'
    );
\GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => vsize_counter(0),
      I1 => M_AXIS_TLAST_D1,
      I2 => M_AXIS_TVALID_D1,
      I3 => M_AXIS_TREADY_D1,
      I4 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0\,
      I5 => p_19_out,
      O => all_lines_xfred
    );
\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => all_lines_xfred,
      Q => p_84_out,
      S => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_19_out,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(0),
      I2 => vsize_counter(0),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(10),
      I2 => minusOp(10),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(11),
      I2 => minusOp(11),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCCCCCECCCCCCC"
    )
        port map (
      I0 => vsize_counter(0),
      I1 => p_19_out,
      I2 => M_AXIS_TLAST_D1,
      I3 => M_AXIS_TVALID_D1,
      I4 => M_AXIS_TREADY_D1,
      I5 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(12),
      I2 => minusOp(12),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      I1 => vsize_counter(6),
      I2 => vsize_counter(5),
      I3 => vsize_counter(8),
      I4 => vsize_counter(7),
      I5 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFFFFFF"
    )
        port map (
      I0 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0\,
      I1 => M_AXIS_TREADY_D1,
      I2 => M_AXIS_TVALID_D1,
      I3 => M_AXIS_TLAST_D1,
      I4 => vsize_counter(0),
      I5 => p_19_out,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(10),
      I1 => vsize_counter(9),
      I2 => vsize_counter(12),
      I3 => vsize_counter(11),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(2),
      I1 => vsize_counter(1),
      I2 => vsize_counter(4),
      I3 => vsize_counter(3),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(1),
      I2 => minusOp(1),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(2),
      I2 => minusOp(2),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(3),
      I2 => minusOp(3),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(4),
      I2 => minusOp(4),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(5),
      I2 => minusOp(5),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(6),
      I2 => minusOp(6),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(7),
      I2 => minusOp(7),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(8),
      I2 => minusOp(8),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(9),
      I2 => minusOp(9),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0\,
      Q => vsize_counter(0),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0\,
      Q => vsize_counter(10),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0\,
      Q => vsize_counter(11),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      Q => vsize_counter(12),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0\,
      Q => vsize_counter(1),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0\,
      Q => vsize_counter(2),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0\,
      Q => vsize_counter(3),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0\,
      Q => vsize_counter(4),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0\,
      Q => vsize_counter(5),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0\,
      Q => vsize_counter(6),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0\,
      Q => vsize_counter(7),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0\,
      Q => vsize_counter(8),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0\,
      Q => vsize_counter(9),
      R => SR(0)
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => vsize_counter(0),
      DI(3 downto 0) => vsize_counter(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \minusOp_carry_i_1__1_n_0\,
      S(2) => \minusOp_carry_i_2__1_n_0\,
      S(1) => \minusOp_carry_i_3__1_n_0\,
      S(0) => \minusOp_carry_i_4__1_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vsize_counter(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \minusOp_carry__0_i_1__1_n_0\,
      S(2) => \minusOp_carry__0_i_2__1_n_0\,
      S(1) => \minusOp_carry__0_i_3__1_n_0\,
      S(0) => \minusOp_carry__0_i_4__1_n_0\
    );
\minusOp_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(8),
      O => \minusOp_carry__0_i_1__1_n_0\
    );
\minusOp_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(7),
      O => \minusOp_carry__0_i_2__1_n_0\
    );
\minusOp_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(6),
      O => \minusOp_carry__0_i_3__1_n_0\
    );
\minusOp_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(5),
      O => \minusOp_carry__0_i_4__1_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => vsize_counter(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \minusOp_carry__1_i_1__1_n_0\,
      S(2) => \minusOp_carry__1_i_2__1_n_0\,
      S(1) => \minusOp_carry__1_i_3__1_n_0\,
      S(0) => \minusOp_carry__1_i_4__1_n_0\
    );
\minusOp_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(12),
      O => \minusOp_carry__1_i_1__1_n_0\
    );
\minusOp_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(11),
      O => \minusOp_carry__1_i_2__1_n_0\
    );
\minusOp_carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(10),
      O => \minusOp_carry__1_i_3__1_n_0\
    );
\minusOp_carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(9),
      O => \minusOp_carry__1_i_4__1_n_0\
    );
\minusOp_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(4),
      O => \minusOp_carry_i_1__1_n_0\
    );
\minusOp_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(3),
      O => \minusOp_carry_i_2__1_n_0\
    );
\minusOp_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(2),
      O => \minusOp_carry_i_3__1_n_0\
    );
\minusOp_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(1),
      O => \minusOp_carry_i_4__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_mngr is
  port (
    cmnd_wr : out STD_LOGIC;
    p_61_out : out STD_LOGIC;
    p_40_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_48_out : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_39_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_59_out : out STD_LOGIC;
    dma_err : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    prmtr_update_complete : out STD_LOGIC;
    p_50_out : out STD_LOGIC;
    initial_frame : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    p_41_out : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg\ : out STD_LOGIC;
    halted_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\ : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    \sig_addr_cntr_lsh_kh_reg[31]\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    decerr_i : in STD_LOGIC;
    slverr_i : in STD_LOGIC;
    interr_i : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_49_out : in STD_LOGIC;
    stop_i : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    s_axis_cmd_tvalid0 : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_cmplt_reg : in STD_LOGIC;
    halted_reg_0 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    err_i_reg : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    p_71_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_decerr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_interr_reg_0 : in STD_LOGIC;
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ptr_ref_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    err_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_axi_vdma_1_0_axi_vdma_mngr;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_mngr is
  signal \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I_CMDSTS_n_1 : STD_LOGIC;
  signal I_CMDSTS_n_4 : STD_LOGIC;
  signal I_SM_n_16 : STD_LOGIC;
  signal I_SM_n_17 : STD_LOGIC;
  signal I_SM_n_18 : STD_LOGIC;
  signal I_SM_n_19 : STD_LOGIC;
  signal I_SM_n_20 : STD_LOGIC;
  signal I_SM_n_21 : STD_LOGIC;
  signal I_SM_n_22 : STD_LOGIC;
  signal I_SM_n_23 : STD_LOGIC;
  signal I_SM_n_24 : STD_LOGIC;
  signal I_SM_n_25 : STD_LOGIC;
  signal I_SM_n_26 : STD_LOGIC;
  signal I_SM_n_27 : STD_LOGIC;
  signal I_SM_n_28 : STD_LOGIC;
  signal I_SM_n_29 : STD_LOGIC;
  signal I_SM_n_30 : STD_LOGIC;
  signal I_SM_n_31 : STD_LOGIC;
  signal I_SM_n_32 : STD_LOGIC;
  signal I_SM_n_33 : STD_LOGIC;
  signal I_SM_n_34 : STD_LOGIC;
  signal I_SM_n_35 : STD_LOGIC;
  signal I_SM_n_36 : STD_LOGIC;
  signal I_SM_n_37 : STD_LOGIC;
  signal I_SM_n_38 : STD_LOGIC;
  signal I_SM_n_39 : STD_LOGIC;
  signal I_SM_n_40 : STD_LOGIC;
  signal I_SM_n_41 : STD_LOGIC;
  signal I_SM_n_42 : STD_LOGIC;
  signal I_SM_n_43 : STD_LOGIC;
  signal I_SM_n_44 : STD_LOGIC;
  signal I_SM_n_45 : STD_LOGIC;
  signal I_SM_n_46 : STD_LOGIC;
  signal I_SM_n_47 : STD_LOGIC;
  signal I_SM_n_48 : STD_LOGIC;
  signal I_SM_n_49 : STD_LOGIC;
  signal I_SM_n_50 : STD_LOGIC;
  signal I_SM_n_51 : STD_LOGIC;
  signal I_SM_n_52 : STD_LOGIC;
  signal I_SM_n_53 : STD_LOGIC;
  signal I_SM_n_54 : STD_LOGIC;
  signal I_SM_n_55 : STD_LOGIC;
  signal I_SM_n_56 : STD_LOGIC;
  signal I_SM_n_57 : STD_LOGIC;
  signal I_SM_n_58 : STD_LOGIC;
  signal I_SM_n_59 : STD_LOGIC;
  signal I_SM_n_60 : STD_LOGIC;
  signal I_SM_n_61 : STD_LOGIC;
  signal I_SM_n_62 : STD_LOGIC;
  signal I_SM_n_63 : STD_LOGIC;
  signal I_SM_n_64 : STD_LOGIC;
  signal I_SM_n_65 : STD_LOGIC;
  signal I_SM_n_66 : STD_LOGIC;
  signal I_SM_n_67 : STD_LOGIC;
  signal I_SM_n_68 : STD_LOGIC;
  signal I_SM_n_69 : STD_LOGIC;
  signal I_SM_n_70 : STD_LOGIC;
  signal I_SM_n_71 : STD_LOGIC;
  signal I_SM_n_72 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal VIDEO_REG_I_n_33 : STD_LOGIC;
  signal VIDEO_REG_I_n_35 : STD_LOGIC;
  signal VIDEO_REG_I_n_36 : STD_LOGIC;
  signal VIDEO_REG_I_n_37 : STD_LOGIC;
  signal VIDEO_REG_I_n_38 : STD_LOGIC;
  signal VIDEO_REG_I_n_39 : STD_LOGIC;
  signal VIDEO_REG_I_n_40 : STD_LOGIC;
  signal VIDEO_REG_I_n_41 : STD_LOGIC;
  signal VIDEO_REG_I_n_42 : STD_LOGIC;
  signal VIDEO_REG_I_n_43 : STD_LOGIC;
  signal VIDEO_REG_I_n_44 : STD_LOGIC;
  signal VIDEO_REG_I_n_45 : STD_LOGIC;
  signal VIDEO_REG_I_n_46 : STD_LOGIC;
  signal VIDEO_REG_I_n_47 : STD_LOGIC;
  signal VIDEO_REG_I_n_48 : STD_LOGIC;
  signal VIDEO_REG_I_n_49 : STD_LOGIC;
  signal VIDEO_REG_I_n_50 : STD_LOGIC;
  signal VIDEO_REG_I_n_51 : STD_LOGIC;
  signal \^cmnd_wr\ : STD_LOGIC;
  signal cmnds_queued_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal crnt_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crnt_start_address : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \^datamover_idle\ : STD_LOGIC;
  signal dm_address : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dma_err\ : STD_LOGIC;
  signal dmacntrl_ns12_out : STD_LOGIC;
  signal frame_sync_reg : STD_LOGIC;
  signal halted_set_i0 : STD_LOGIC;
  signal \^initial_frame\ : STD_LOGIC;
  signal initial_frame_i_1_n_0 : STD_LOGIC;
  signal load_new_addr : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal \^p_41_out\ : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal \^p_50_out\ : STD_LOGIC;
  signal \^p_59_out\ : STD_LOGIC;
  signal \^p_61_out\ : STD_LOGIC;
  signal tstvect_fsync_d2 : STD_LOGIC;
  signal valid_frame_sync_d1 : STD_LOGIC;
  signal zero_hsize_err : STD_LOGIC;
  signal zero_hsize_err0 : STD_LOGIC;
  signal zero_vsize_err : STD_LOGIC;
  signal zero_vsize_err0 : STD_LOGIC;
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4 downto 0) <= \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4 downto 0);
  E(0) <= \^e\(0);
  Q(12 downto 0) <= \^q\(12 downto 0);
  cmnd_wr <= \^cmnd_wr\;
  datamover_idle <= \^datamover_idle\;
  dma_err <= \^dma_err\;
  initial_frame <= \^initial_frame\;
  p_41_out <= \^p_41_out\;
  p_50_out <= \^p_50_out\;
  p_59_out <= \^p_59_out\;
  p_61_out <= \^p_61_out\;
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(0),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\(0),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(1),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\(1),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(2),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\(2),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(3),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\(3),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\(4),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(2),
      I1 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(1),
      I2 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(0),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \ptr_ref_i_reg[4]\(0),
      Q => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(0),
      R => SR(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \ptr_ref_i_reg[4]\(1),
      Q => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(1),
      R => SR(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \ptr_ref_i_reg[4]\(2),
      Q => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(2),
      R => SR(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \ptr_ref_i_reg[4]\(3),
      Q => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(3),
      R => SR(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \ptr_ref_i_reg[4]\(4),
      Q => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4),
      R => SR(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_4_out,
      Q => p_53_out,
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_49_out,
      Q => valid_frame_sync_d1,
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => valid_frame_sync_d1,
      Q => \^e\(0),
      R => p_0_in
    );
I_CMDSTS: entity work.system_axi_vdma_1_0_axi_vdma_cmdsts_if
     port map (
      D(48) => I_SM_n_17,
      D(47) => I_SM_n_18,
      D(46) => I_SM_n_19,
      D(45) => I_SM_n_20,
      D(44) => I_SM_n_21,
      D(43) => I_SM_n_22,
      D(42) => I_SM_n_23,
      D(41) => I_SM_n_24,
      D(40) => I_SM_n_25,
      D(39) => I_SM_n_26,
      D(38) => I_SM_n_27,
      D(37) => I_SM_n_28,
      D(36) => I_SM_n_29,
      D(35) => I_SM_n_30,
      D(34) => I_SM_n_31,
      D(33) => I_SM_n_32,
      D(32) => I_SM_n_33,
      D(31) => I_SM_n_34,
      D(30) => I_SM_n_35,
      D(29) => I_SM_n_36,
      D(28) => I_SM_n_37,
      D(27) => I_SM_n_38,
      D(26) => I_SM_n_39,
      D(25) => I_SM_n_40,
      D(24) => I_SM_n_41,
      D(23) => I_SM_n_42,
      D(22) => I_SM_n_43,
      D(21) => I_SM_n_44,
      D(20) => I_SM_n_45,
      D(19) => I_SM_n_46,
      D(18) => I_SM_n_47,
      D(17) => I_SM_n_48,
      D(16) => I_SM_n_49,
      D(15) => I_SM_n_50,
      D(14) => I_SM_n_51,
      D(13) => I_SM_n_52,
      D(12) => I_SM_n_53,
      D(11) => I_SM_n_54,
      D(10) => I_SM_n_55,
      D(9) => I_SM_n_56,
      D(8) => I_SM_n_57,
      D(7) => I_SM_n_58,
      D(6) => I_SM_n_59,
      D(5) => I_SM_n_60,
      D(4) => I_SM_n_61,
      D(3) => I_SM_n_62,
      D(2) => I_SM_n_63,
      D(1) => I_SM_n_64,
      D(0) => I_SM_n_65,
      FIFO_Full_reg(0) => FIFO_Full_reg(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => I_CMDSTS_n_4,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ => \^p_59_out\,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ => \^cmnd_wr\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \^p_50_out\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      \cmnds_queued_reg[7]\ => \^p_61_out\,
      decerr_i => decerr_i,
      dma_decerr_reg => dma_decerr_reg,
      dma_decerr_reg_0 => dma_decerr_reg_0,
      dma_slverr_reg => dma_slverr_reg,
      dma_slverr_reg_0 => dma_slverr_reg_0,
      dmacntrl_ns12_out => dmacntrl_ns12_out,
      err_i_reg_0 => I_CMDSTS_n_1,
      err_i_reg_1 => \^dma_err\,
      frame_sync_reg => frame_sync_reg,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_72_out(1) => p_72_out(2),
      p_72_out(0) => p_72_out(0),
      s_axis_cmd_tvalid0 => s_axis_cmd_tvalid0,
      \sig_addr_cntr_lsh_kh_reg[31]\(48 downto 0) => \sig_addr_cntr_lsh_kh_reg[31]\(48 downto 0),
      slverr_i => slverr_i,
      zero_hsize_err => zero_hsize_err,
      zero_vsize_err => zero_vsize_err
    );
I_SM: entity work.system_axi_vdma_1_0_axi_vdma_sm
     port map (
      CO(0) => VIDEO_REG_I_n_51,
      D(48) => I_SM_n_17,
      D(47) => I_SM_n_18,
      D(46) => I_SM_n_19,
      D(45) => I_SM_n_20,
      D(44) => I_SM_n_21,
      D(43) => I_SM_n_22,
      D(42) => I_SM_n_23,
      D(41) => I_SM_n_24,
      D(40) => I_SM_n_25,
      D(39) => I_SM_n_26,
      D(38) => I_SM_n_27,
      D(37) => I_SM_n_28,
      D(36) => I_SM_n_29,
      D(35) => I_SM_n_30,
      D(34) => I_SM_n_31,
      D(33) => I_SM_n_32,
      D(32) => I_SM_n_33,
      D(31) => I_SM_n_34,
      D(30) => I_SM_n_35,
      D(29) => I_SM_n_36,
      D(28) => I_SM_n_37,
      D(27) => I_SM_n_38,
      D(26) => I_SM_n_39,
      D(25) => I_SM_n_40,
      D(24) => I_SM_n_41,
      D(23) => I_SM_n_42,
      D(22) => I_SM_n_43,
      D(21) => I_SM_n_44,
      D(20) => I_SM_n_45,
      D(19) => I_SM_n_46,
      D(18) => I_SM_n_47,
      D(17) => I_SM_n_48,
      D(16) => I_SM_n_49,
      D(15) => I_SM_n_50,
      D(14) => I_SM_n_51,
      D(13) => I_SM_n_52,
      D(12) => I_SM_n_53,
      D(11) => I_SM_n_54,
      D(10) => I_SM_n_55,
      D(9) => I_SM_n_56,
      D(8) => I_SM_n_57,
      D(7) => I_SM_n_58,
      D(6) => I_SM_n_59,
      D(5) => I_SM_n_60,
      D(4) => I_SM_n_61,
      D(3) => I_SM_n_62,
      D(2) => I_SM_n_63,
      D(1) => I_SM_n_64,
      D(0) => I_SM_n_65,
      DI(0) => I_SM_n_16,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \^p_41_out\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\(0) => D(0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0\(15 downto 0) => dm_address(15 downto 0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \^p_50_out\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(15 downto 0) => crnt_start_address(31 downto 16),
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(12 downto 0) => \^q\(12 downto 0),
      S(3) => I_SM_n_66,
      S(2) => I_SM_n_67,
      S(1) => I_SM_n_68,
      S(0) => I_SM_n_69,
      \cmnds_queued_reg[5]_0\(6) => \p_0_out_carry__0_n_5\,
      \cmnds_queued_reg[5]_0\(5) => \p_0_out_carry__0_n_6\,
      \cmnds_queued_reg[5]_0\(4) => \p_0_out_carry__0_n_7\,
      \cmnds_queued_reg[5]_0\(3) => p_0_out_carry_n_4,
      \cmnds_queued_reg[5]_0\(2) => p_0_out_carry_n_5,
      \cmnds_queued_reg[5]_0\(1) => p_0_out_carry_n_6,
      \cmnds_queued_reg[5]_0\(0) => p_0_out_carry_n_7,
      \cmnds_queued_reg[7]_0\(5 downto 0) => cmnds_queued_reg(5 downto 0),
      \cmnds_queued_reg[7]_1\(2) => I_SM_n_70,
      \cmnds_queued_reg[7]_1\(1) => I_SM_n_71,
      \cmnds_queued_reg[7]_1\(0) => I_SM_n_72,
      datamover_idle => \^datamover_idle\,
      dma_err => \^dma_err\,
      dma_interr_reg => dma_interr_reg,
      dma_interr_reg_0 => dma_interr_reg_0,
      dmacntrl_ns12_out => dmacntrl_ns12_out,
      err_i_reg => err_i_reg,
      err_i_reg_0(0) => err_i_reg_0(0),
      frame_sync_reg => frame_sync_reg,
      halt_i_reg => I_CMDSTS_n_4,
      halt_reset => halt_reset,
      halted_set_i0 => halted_set_i0,
      \hsize_vid_reg[15]\(15 downto 0) => crnt_hsize(15 downto 0),
      interr_i_reg => I_CMDSTS_n_1,
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_0_out => p_0_out,
      p_1_out => p_1_out,
      p_27_out => p_27_out,
      p_2_out => p_2_out,
      p_61_out => \^p_61_out\,
      p_72_out(1) => p_72_out(2),
      p_72_out(0) => p_72_out(0),
      s_axis_cmd_tvalid_reg => \^cmnd_wr\,
      s_axis_cmd_tvalid_reg_0 => \^p_59_out\,
      s_soft_reset_i0 => s_soft_reset_i0,
      \stride_vid_reg[15]\(15) => VIDEO_REG_I_n_35,
      \stride_vid_reg[15]\(14) => VIDEO_REG_I_n_36,
      \stride_vid_reg[15]\(13) => VIDEO_REG_I_n_37,
      \stride_vid_reg[15]\(12) => VIDEO_REG_I_n_38,
      \stride_vid_reg[15]\(11) => VIDEO_REG_I_n_39,
      \stride_vid_reg[15]\(10) => VIDEO_REG_I_n_40,
      \stride_vid_reg[15]\(9) => VIDEO_REG_I_n_41,
      \stride_vid_reg[15]\(8) => VIDEO_REG_I_n_42,
      \stride_vid_reg[15]\(7) => VIDEO_REG_I_n_43,
      \stride_vid_reg[15]\(6) => VIDEO_REG_I_n_44,
      \stride_vid_reg[15]\(5) => VIDEO_REG_I_n_45,
      \stride_vid_reg[15]\(4) => VIDEO_REG_I_n_46,
      \stride_vid_reg[15]\(3) => VIDEO_REG_I_n_47,
      \stride_vid_reg[15]\(2) => VIDEO_REG_I_n_48,
      \stride_vid_reg[15]\(1) => VIDEO_REG_I_n_49,
      \stride_vid_reg[15]\(0) => VIDEO_REG_I_n_50,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      zero_hsize_err => zero_hsize_err,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err => zero_vsize_err,
      zero_vsize_err0 => zero_vsize_err0
    );
I_STS_MNGR: entity work.system_axi_vdma_1_0_axi_vdma_sts_mngr
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => VIDEO_REG_I_n_33,
      datamover_idle => \^datamover_idle\,
      halted_reg => halted_reg,
      halted_set_i0 => halted_set_i0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_40_out => p_40_out,
      p_71_out => p_71_out,
      p_72_out(0) => p_72_out(0),
      sig_halt_cmplt_reg => sig_halt_cmplt_reg
    );
VIDEO_GENLOCK_I: entity work.system_axi_vdma_1_0_axi_vdma_genlock_mngr
     port map (
      \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg_0\ => \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg\,
      E(0) => \^e\(0),
      Q(4 downto 0) => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4 downto 0),
      in0(0) => in0(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_48_out => p_48_out,
      p_71_out => p_71_out,
      p_72_out(0) => p_72_out(1)
    );
VIDEO_REG_I: entity work.system_axi_vdma_1_0_axi_vdma_vidreg_module
     port map (
      CO(0) => VIDEO_REG_I_n_51,
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) => crnt_hsize(15 downto 0),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(31 downto 0),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]\ => prmtr_update_complete,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\ => \^p_50_out\,
      Q(12 downto 0) => \^q\(12 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15) => VIDEO_REG_I_n_35,
      \VFLIP_DISABLE.dm_address_reg[15]\(14) => VIDEO_REG_I_n_36,
      \VFLIP_DISABLE.dm_address_reg[15]\(13) => VIDEO_REG_I_n_37,
      \VFLIP_DISABLE.dm_address_reg[15]\(12) => VIDEO_REG_I_n_38,
      \VFLIP_DISABLE.dm_address_reg[15]\(11) => VIDEO_REG_I_n_39,
      \VFLIP_DISABLE.dm_address_reg[15]\(10) => VIDEO_REG_I_n_40,
      \VFLIP_DISABLE.dm_address_reg[15]\(9) => VIDEO_REG_I_n_41,
      \VFLIP_DISABLE.dm_address_reg[15]\(8) => VIDEO_REG_I_n_42,
      \VFLIP_DISABLE.dm_address_reg[15]\(7) => VIDEO_REG_I_n_43,
      \VFLIP_DISABLE.dm_address_reg[15]\(6) => VIDEO_REG_I_n_44,
      \VFLIP_DISABLE.dm_address_reg[15]\(5) => VIDEO_REG_I_n_45,
      \VFLIP_DISABLE.dm_address_reg[15]\(4) => VIDEO_REG_I_n_46,
      \VFLIP_DISABLE.dm_address_reg[15]\(3) => VIDEO_REG_I_n_47,
      \VFLIP_DISABLE.dm_address_reg[15]\(2) => VIDEO_REG_I_n_48,
      \VFLIP_DISABLE.dm_address_reg[15]\(1) => VIDEO_REG_I_n_49,
      \VFLIP_DISABLE.dm_address_reg[15]\(0) => VIDEO_REG_I_n_50,
      \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0) => dm_address(15 downto 0),
      \VFLIP_DISABLE.dm_address_reg[31]\(15 downto 0) => crnt_start_address(31 downto 16),
      all_idle_reg => VIDEO_REG_I_n_33,
      halted_reg => halted_reg_0,
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_1_out => p_1_out,
      p_27_out => p_27_out,
      p_41_out => \^p_41_out\,
      p_4_out => p_4_out,
      p_68_out => p_68_out,
      p_71_out => p_71_out,
      \reg_module_hsize_reg[15]\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      tstvect_fsync_d2 => tstvect_fsync_d2,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
initial_frame_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^initial_frame\,
      I1 => p_27_out,
      I2 => \out\,
      I3 => p_71_out,
      O => initial_frame_i_1_n_0
    );
initial_frame_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => initial_frame_i_1_n_0,
      Q => \^initial_frame\,
      R => '0'
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => cmnds_queued_reg(0),
      DI(3 downto 1) => cmnds_queued_reg(3 downto 1),
      DI(0) => I_SM_n_16,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => I_SM_n_66,
      S(2) => I_SM_n_67,
      S(1) => I_SM_n_68,
      S(0) => I_SM_n_69
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => cmnds_queued_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => I_SM_n_70,
      S(1) => I_SM_n_71,
      S(0) => I_SM_n_72
    );
stop_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => stop_i,
      Q => p_39_out,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_reg_if is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mm2s_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 6 downto 0 );
    p_2_out : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmtr_updt_complete_i_reg : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_71_out : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_module_hsize_reg[12]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end system_axi_vdma_1_0_axi_vdma_reg_if;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_reg_if is
  signal mm2s_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of mm2s_chnl_current_frame_cdc_tig : signal is "true";
  signal mm2s_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_genlock_pair_frame_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_store_cdc_tig : signal is "true";
  signal s2mm_capture_dm_done_vsize_counter_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of s2mm_capture_dm_done_vsize_counter_cdc_tig : signal is "true";
  signal s2mm_capture_hsize_at_uf_err_cdc_tig : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s2mm_capture_hsize_at_uf_err_cdc_tig : signal is "true";
  signal s2mm_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_chnl_current_frame_cdc_tig : signal is "true";
  signal s2mm_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_genlock_pair_frame_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_store_cdc_tig : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : label is "yes";
begin
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.system_axi_vdma_1_0_axi_vdma_lite_if
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\(4 downto 0) => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\(4 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(7 downto 0) => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(7 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(7 downto 0) => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]\,
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(4 downto 0) => mm2s_ip2axi_frame_ptr_ref_cdc_tig(4 downto 0),
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(4 downto 0) => mm2s_ip2axi_frame_store_cdc_tig(4 downto 0),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(20 downto 0) => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(20 downto 0),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(31 downto 0) => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(31 downto 0),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\,
      SR(0) => SR(0),
      SS(0) => SS(0),
      dly_irq_reg => dly_irq_reg,
      dly_irq_reg_0 => dly_irq_reg_0,
      dma_decerr_reg => dma_decerr_reg,
      dma_interr_reg => dma_interr_reg,
      dma_slverr_reg => dma_slverr_reg,
      in0(28 downto 0) => in0(28 downto 0),
      ioc_irq_reg => ioc_irq_reg,
      ioc_irq_reg_0 => ioc_irq_reg_0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(6 downto 0) => mm2s_axi2ip_wrce(6 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      \out\(2 downto 0) => \out\(2 downto 0),
      p_1_out => p_1_out,
      p_2_out => p_2_out,
      p_71_out => p_71_out,
      p_72_out(27 downto 0) => p_72_out(27 downto 0),
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      prmtr_updt_complete_i_reg => prmtr_updt_complete_i_reg,
      \reg_module_hsize_reg[12]\(4 downto 0) => \reg_module_hsize_reg[12]\(4 downto 0),
      \reg_module_vsize_reg[12]\(4 downto 0) => \reg_module_vsize_reg[12]\(4 downto 0),
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(5 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(5 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized2\
     port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_introut => mm2s_introut,
      p_79_out => p_79_out,
      prmry_reset2 => prmry_reset2,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(0),
      Q => mm2s_chnl_current_frame_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(1),
      Q => mm2s_chnl_current_frame_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(2),
      Q => mm2s_chnl_current_frame_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(3),
      Q => mm2s_chnl_current_frame_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(4),
      Q => mm2s_chnl_current_frame_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => mm2s_genlock_pair_frame_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => mm2s_genlock_pair_frame_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => mm2s_genlock_pair_frame_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => mm2s_genlock_pair_frame_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => mm2s_genlock_pair_frame_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(0),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(1),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(2),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(3),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(4),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(0),
      Q => mm2s_ip2axi_frame_store_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(1),
      Q => mm2s_ip2axi_frame_store_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(2),
      Q => mm2s_ip2axi_frame_store_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(3),
      Q => mm2s_ip2axi_frame_store_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4),
      Q => mm2s_ip2axi_frame_store_cdc_tig(4),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(4)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(3)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(4)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(3)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(2)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(4)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(3)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(2)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(2)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(15)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(14)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(13)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(12)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(11)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(10)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(9)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(8)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(7)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(6)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(1)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(5)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(4)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(3)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(2)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(1)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(0)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(12)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(11)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(10)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(9)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(0)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(8)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(7)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(6)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(5)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(4)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(3)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(2)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(1)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(0)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(4)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(3)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(2)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_rst_module is
  port (
    \out\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    run_stop_d1 : out STD_LOGIC;
    mm2s_halt : out STD_LOGIC;
    halt_reset : out STD_LOGIC;
    \cmnds_queued_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_reset2 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    s_axis_fifo_ainit_nosync : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg\ : out STD_LOGIC;
    sig_s_h_halt_reg_reg : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \dmacr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_soft_reset_i0 : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    \dmacr_i_reg[0]\ : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_tmp : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_counts : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC
  );
end system_axi_vdma_1_0_axi_vdma_rst_module;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_rst_module is
  signal \^prmry_in\ : STD_LOGIC;
  signal sig_mm2s_axis_resetn : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_mm2s_axis_resetn : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_mm2s_axis_resetn : signal is "no";
  signal sig_mm2s_dm_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_mm2s_dm_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_mm2s_dm_prmry_resetn : signal is "no";
  signal sig_mm2s_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_mm2s_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_mm2s_prmry_resetn : signal is "no";
begin
  \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ <= sig_mm2s_axis_resetn;
  \out\ <= sig_mm2s_prmry_resetn;
  prmry_in <= \^prmry_in\;
  \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ <= sig_mm2s_dm_prmry_resetn;
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_mm2s_axis_resetn,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\(0)
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_mm2s_axis_resetn,
      I2 => p_11_out,
      O => \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_mm2s_prmry_resetn,
      O => p_0_in
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_mm2s_axis_resetn,
      I1 => p_11_out,
      I2 => p_19_out,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\(0)
    );
\GEN_RESET_FOR_MM2S.RESET_I\: entity work.system_axi_vdma_1_0_axi_vdma_reset
     port map (
      D(0) => D(0),
      DIN(0) => DIN(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => mm2s_halt,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \cmnds_queued_reg[0]\(0) => \cmnds_queued_reg[0]\(0),
      dma_err => dma_err,
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]\,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      \dmacr_i_reg[2]_0\(1 downto 0) => \dmacr_i_reg[2]_0\(1 downto 0),
      halt_i0 => halt_i0,
      halt_reset => halt_reset,
      in0 => sig_mm2s_prmry_resetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      \out\ => sig_mm2s_prmry_resetn,
      p_27_out => p_27_out,
      p_39_out => p_39_out,
      prmry_in => \^prmry_in\,
      prmry_reset2 => prmry_reset2,
      reset_counts => reset_counts,
      reset_counts_reg => reset_counts_reg,
      run_stop_d1 => run_stop_d1,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_soft_reset_i0 => s_soft_reset_i0,
      scndry_out => sig_mm2s_axis_resetn,
      sig_mm2s_dm_prmry_resetn => sig_mm2s_dm_prmry_resetn,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      soft_reset_d1 => soft_reset_d1,
      wr_tmp => wr_tmp
    );
awready_out_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^prmry_in\,
      O => SR(0)
    );
hrd_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => \^prmry_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_srl_fifo_f is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 50 downto 0 );
    sig_calc_error_reg_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_calc_error_pushed_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end system_axi_vdma_1_0_srl_fifo_f;

architecture STRUCTURE of system_axi_vdma_1_0_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.system_axi_vdma_1_0_srl_fifo_rbu_f
     port map (
      Q(0) => Q(0),
      SR(0) => SR(0),
      cmnd_wr => cmnd_wr,
      \in\(0) => \in\(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(50 downto 0) => \out\(50 downto 0),
      p_59_out => p_59_out,
      \s_axis_cmd_tdata_reg[63]\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      s_axis_cmd_tvalid_reg(0) => s_axis_cmd_tvalid_reg(0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg => sig_calc_error_pushed_reg,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_f__parameterized0\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \system_axi_vdma_1_0_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      decerr_i => decerr_i,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_61_out => p_61_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_rd_sts_slverr_reg_reg => sig_rd_sts_slverr_reg_reg,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rd_sts_slverr_reg_reg_0(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i => slverr_i,
      sts_tready_reg => sts_tready_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_f__parameterized1\ is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_addr_reg_empty_reg : out STD_LOGIC;
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \system_axi_vdma_1_0_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized1\
     port map (
      SR(0) => SR(0),
      \in\(38 downto 0) => \in\(38 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(40 downto 0) => \out\(40 downto 0),
      sel => sig_calc_error_reg_reg,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_addr_valid_reg_reg => sig_addr_valid_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_f__parameterized2\ is
  port (
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_dbeat_cntr_reg[0]_0\ : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_halt_reg_reg_0 : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \system_axi_vdma_1_0_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      full => full,
      \in\(24 downto 0) => \in\(24 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(19 downto 0) => \out\(19 downto 0),
      sel => sig_next_calc_error_reg_reg,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[0]_0\ => \sig_dbeat_cntr_reg[0]_0\,
      \sig_dbeat_cntr_reg[1]\ => \sig_dbeat_cntr_reg[1]\,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg(0) => sig_dqual_reg_empty_reg(0),
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_halt_reg_reg_0 => sig_halt_reg_reg_0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_f__parameterized3\ is
  port (
    sig_cmd2dre_valid_reg : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_enable_input_rdy_reg : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : in STD_LOGIC;
    sig_enable_input_rdy_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \system_axi_vdma_1_0_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      dout(0) => dout(0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      \in\(3 downto 0) => \in\(3 downto 0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_7_out => p_7_out,
      sel => FIFO_Full_reg,
      sig_cmd2dre_valid_reg => sig_cmd2dre_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_enable_input_rdy_reg => sig_enable_input_rdy_reg,
      sig_enable_input_rdy_reg_0 => sig_enable_input_rdy_reg_0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_xpm_fifo_sync is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_flush_db1018_out : out STD_LOGIC;
    lsig_ld_offset : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ok_to_post_rd_addr_reg : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ : in STD_LOGIC;
    sig_enable_input_rdy_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_flush_db1_reg : in STD_LOGIC;
    sig_dre_tvalid_i_reg : in STD_LOGIC;
    sig_flush_db2_reg : in STD_LOGIC;
    sig_enable_input_rdy : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    sig_flush_db1_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \sig_token_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end system_axi_vdma_1_0_xpm_fifo_sync;

architecture STRUCTURE of system_axi_vdma_1_0_xpm_fifo_sync is
  signal \^d\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_input_reg[1].sig_input_data_reg_reg[1][9]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0\ : STD_LOGIC;
  signal \^gen_input_reg[3].sig_input_data_reg_reg[3][9]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^include_dre_cntl.sig_dre_src_align_reg_reg[1]\ : STD_LOGIC;
  signal \^include_unpacking.lsig_0ffset_cntr_reg[0]_0\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^empty\ : STD_LOGIC;
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 74 downto 0 );
  signal sig_data_fifo_wr_cnt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sig_ok_to_post_rd_addr_i_2_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_3_n_0 : STD_LOGIC;
  signal sig_pop_data_fifo : STD_LOGIC;
  signal xpm_fifo_base_inst_n_100 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_101 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_102 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_12 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_13 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_14 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_15 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_92 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_93 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_94 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_95 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_96 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_97 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_99 : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][5]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][5]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][5]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_3\ : label is "soft_lutpair85";
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 19200;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 7;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 75;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 75;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute SOFT_HLUTNM of xpm_fifo_base_inst_i_14 : label is "soft_lutpair87";
begin
  D(9 downto 0) <= \^d\(9 downto 0);
  \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(9 downto 0) <= \^gen_input_reg[1].sig_input_data_reg_reg[1][9]\(9 downto 0);
  \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(9 downto 0) <= \^gen_input_reg[3].sig_input_data_reg_reg[3][9]\(9 downto 0);
  \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]\ <= \^include_dre_cntl.sig_dre_src_align_reg_reg[1]\;
  \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ <= \^include_unpacking.lsig_0ffset_cntr_reg[0]_0\;
  dout(0) <= \^dout\(0);
  empty <= \^empty\;
\GEN_INPUT_REG[0].sig_input_data_reg[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(32),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(0),
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(33),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(1),
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(1)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(34),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(2),
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(2)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(35),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(3),
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(3)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(36),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(4),
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(4)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(37),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(5),
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(5)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(38),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(6),
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(6)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(39),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(7),
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(7)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(68),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(64),
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(8)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => sig_flush_db1_reg_0,
      I1 => sig_data_fifo_data_out(68),
      I2 => lsig_0ffset_cntr,
      I3 => sig_data_fifo_data_out(64),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0\,
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sig_data_fifo_data_out(64),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(68),
      I3 => sig_enable_input_rdy_reg,
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => sig_data_fifo_data_out(70),
      I1 => sig_data_fifo_data_out(66),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0\,
      I3 => sig_data_fifo_data_out(65),
      I4 => lsig_0ffset_cntr,
      I5 => sig_data_fifo_data_out(69),
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(9)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      I1 => \^empty\,
      I2 => sig_dre_tvalid_i_reg,
      O => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0\
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(40),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(8),
      O => \^gen_input_reg[1].sig_input_data_reg_reg[1][9]\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(41),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(9),
      O => \^gen_input_reg[1].sig_input_data_reg_reg[1][9]\(1)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(42),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(10),
      O => \^gen_input_reg[1].sig_input_data_reg_reg[1][9]\(2)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(43),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(11),
      O => \^gen_input_reg[1].sig_input_data_reg_reg[1][9]\(3)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(44),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(12),
      O => \^gen_input_reg[1].sig_input_data_reg_reg[1][9]\(4)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(45),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(13),
      O => \^gen_input_reg[1].sig_input_data_reg_reg[1][9]\(5)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(46),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(14),
      O => \^gen_input_reg[1].sig_input_data_reg_reg[1][9]\(6)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(47),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(15),
      O => \^gen_input_reg[1].sig_input_data_reg_reg[1][9]\(7)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(69),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(65),
      O => \^gen_input_reg[1].sig_input_data_reg_reg[1][9]\(8)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555DDDDDFDD"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_flush_db1,
      I2 => \^gen_input_reg[1].sig_input_data_reg_reg[1][9]\(8),
      I3 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      I4 => \^empty\,
      I5 => sig_dre_tvalid_i_reg,
      O => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sig_data_fifo_data_out(65),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(69),
      I3 => sig_enable_input_rdy_reg,
      O => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000CAA00000000"
    )
        port map (
      I0 => sig_data_fifo_data_out(65),
      I1 => sig_data_fifo_data_out(69),
      I2 => sig_data_fifo_data_out(70),
      I3 => lsig_0ffset_cntr,
      I4 => sig_data_fifo_data_out(66),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0\,
      O => \^gen_input_reg[1].sig_input_data_reg_reg[1][9]\(9)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B00000"
    )
        port map (
      I0 => lsig_0ffset_cntr,
      I1 => sig_data_fifo_data_out(68),
      I2 => sig_data_fifo_data_out(72),
      I3 => \^empty\,
      I4 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      I5 => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]\(8),
      O => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(48),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(16),
      O => \^d\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(49),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(17),
      O => \^d\(1)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(50),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(18),
      O => \^d\(2)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(51),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(19),
      O => \^d\(3)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(52),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(20),
      O => \^d\(4)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(53),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(21),
      O => \^d\(5)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(54),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(22),
      O => \^d\(6)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(55),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(23),
      O => \^d\(7)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(70),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(66),
      O => \^d\(8)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555DDDDDFDD"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_flush_db1,
      I2 => \^d\(8),
      I3 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      I4 => \^empty\,
      I5 => sig_dre_tvalid_i_reg,
      O => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sig_data_fifo_data_out(66),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(70),
      I3 => sig_enable_input_rdy_reg,
      O => E(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000CAA00000000"
    )
        port map (
      I0 => sig_data_fifo_data_out(66),
      I1 => sig_data_fifo_data_out(70),
      I2 => sig_data_fifo_data_out(71),
      I3 => lsig_0ffset_cntr,
      I4 => sig_data_fifo_data_out(67),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0\,
      O => \^d\(9)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      I1 => \^empty\,
      I2 => sig_data_fifo_data_out(72),
      I3 => sig_data_fifo_data_out(68),
      I4 => lsig_0ffset_cntr,
      O => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0\
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(56),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(24),
      O => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(57),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(25),
      O => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]\(1)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(58),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(26),
      O => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]\(2)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(59),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(27),
      O => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]\(3)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(60),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(28),
      O => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]\(4)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(61),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(29),
      O => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]\(5)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(62),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(30),
      O => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]\(6)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(63),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(31),
      O => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]\(7)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(71),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(67),
      O => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]\(8)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FFFFFF04FF"
    )
        port map (
      I0 => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]\(8),
      I1 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      I2 => \^empty\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_flush_db1,
      I5 => sig_dre_tvalid_i_reg,
      O => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sig_data_fifo_data_out(67),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(71),
      I3 => sig_enable_input_rdy_reg,
      O => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0000000000000"
    )
        port map (
      I0 => lsig_0ffset_cntr,
      I1 => sig_data_fifo_data_out(68),
      I2 => sig_data_fifo_data_out(72),
      I3 => \^empty\,
      I4 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      I5 => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]\(8),
      O => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]\(9)
    );
\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010001055555555"
    )
        port map (
      I0 => Q(0),
      I1 => sig_enable_input_rdy_reg,
      I2 => \^dout\(0),
      I3 => sig_data_fifo_data_out(68),
      I4 => lsig_0ffset_cntr,
      I5 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      O => lsig_ld_offset
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_data_fifo_data_out(68),
      I1 => lsig_0ffset_cntr,
      O => \^include_dre_cntl.sig_dre_src_align_reg_reg[1]\
    );
\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \^include_dre_cntl.sig_dre_src_align_reg_reg[1]\,
      I1 => \^dout\(0),
      I2 => sig_flush_db1_reg,
      I3 => sig_dre_tvalid_i_reg,
      I4 => \^empty\,
      I5 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      O => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\
    );
\INCLUDE_UNPACKING.lsig_cmd_loaded_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4FFFFF0000FFFF"
    )
        port map (
      I0 => lsig_0ffset_cntr,
      I1 => sig_data_fifo_data_out(68),
      I2 => \^dout\(0),
      I3 => sig_enable_input_rdy_reg,
      I4 => Q(0),
      I5 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      O => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\
    );
\INFERRED_GEN.cnt_i[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^include_unpacking.lsig_0ffset_cntr_reg[0]_0\,
      I1 => sig_dre_tvalid_i_reg,
      I2 => sig_flush_db2_reg,
      I3 => sig_enable_input_rdy,
      I4 => \^dout\(0),
      I5 => \^include_dre_cntl.sig_dre_src_align_reg_reg[1]\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\
    );
\INFERRED_GEN.cnt_i[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^empty\,
      I1 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      O => \^include_unpacking.lsig_0ffset_cntr_reg[0]_0\
    );
sig_flush_db1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FF20200020"
    )
        port map (
      I0 => sig_data_fifo_data_out(72),
      I1 => \^empty\,
      I2 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      I3 => sig_data_fifo_data_out(68),
      I4 => lsig_0ffset_cntr,
      I5 => sig_data_fifo_data_out(74),
      O => sig_flush_db1018_out
    );
sig_ok_to_post_rd_addr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_i_2_n_0,
      I1 => \out\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_data_fifo_wr_cnt(8),
      I4 => sig_ok_to_post_rd_addr_i_3_n_0,
      O => sig_ok_to_post_rd_addr_reg
    );
sig_ok_to_post_rd_addr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0003FD54"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(7),
      I1 => \sig_token_cntr_reg[3]\(0),
      I2 => \sig_token_cntr_reg[3]\(1),
      I3 => \sig_token_cntr_reg[3]\(2),
      I4 => \sig_token_cntr_reg[3]\(3),
      O => sig_ok_to_post_rd_addr_i_2_n_0
    );
sig_ok_to_post_rd_addr_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDDDE0D0DDD000"
    )
        port map (
      I0 => \sig_token_cntr_reg[3]\(2),
      I1 => sig_data_fifo_wr_cnt(7),
      I2 => sig_data_fifo_wr_cnt(6),
      I3 => \sig_token_cntr_reg[3]\(1),
      I4 => \sig_token_cntr_reg[3]\(0),
      I5 => sig_data_fifo_wr_cnt(5),
      O => sig_ok_to_post_rd_addr_i_3_n_0
    );
xpm_fifo_base_inst: entity work.system_axi_vdma_1_0_xpm_fifo_base
     port map (
      almost_empty => xpm_fifo_base_inst_n_99,
      almost_full => xpm_fifo_base_inst_n_14,
      data_valid => xpm_fifo_base_inst_n_100,
      dbiterr => xpm_fifo_base_inst_n_102,
      din(74 downto 0) => din(74 downto 0),
      dout(74) => sig_data_fifo_data_out(74),
      dout(73) => \^dout\(0),
      dout(72 downto 0) => sig_data_fifo_data_out(72 downto 0),
      empty => \^empty\,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => xpm_fifo_base_inst_n_12,
      prog_empty => xpm_fifo_base_inst_n_92,
      prog_full => xpm_fifo_base_inst_n_2,
      rd_clk => m_axi_mm2s_aclk,
      rd_data_count(3) => xpm_fifo_base_inst_n_93,
      rd_data_count(2) => xpm_fifo_base_inst_n_94,
      rd_data_count(1) => xpm_fifo_base_inst_n_95,
      rd_data_count(0) => xpm_fifo_base_inst_n_96,
      rd_en => sig_pop_data_fifo,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => SR(0),
      sbiterr => xpm_fifo_base_inst_n_101,
      sleep => '0',
      underflow => xpm_fifo_base_inst_n_97,
      wr_ack => xpm_fifo_base_inst_n_15,
      wr_clk => m_axi_mm2s_aclk,
      wr_data_count(8 downto 0) => sig_data_fifo_wr_cnt(8 downto 0),
      wr_en => wr_en,
      wr_rst_busy => xpm_fifo_base_inst_n_13
    );
xpm_fifo_base_inst_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F04"
    )
        port map (
      I0 => sig_data_fifo_data_out(68),
      I1 => \^dout\(0),
      I2 => sig_enable_input_rdy_reg,
      I3 => lsig_0ffset_cntr,
      O => sig_pop_data_fifo
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_top_v6 is
  port (
    WR_EN : out STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    dm2linebuf_mm2s_tvalid : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    RST : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    dm2linebuf_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end system_axi_vdma_1_0_builtin_top_v6;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_top_v6 is
  signal \^wr_en\ : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal rd_tmp : STD_LOGIC;
begin
  WR_EN <= \^wr_en\;
\gextw[1].gnll_fifo.inst_extd\: entity work.system_axi_vdma_1_0_builtin_extdepth_v6
     port map (
      EMPTY => p_16_out,
      FULL => p_15_out,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => p_4_out,
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\ => p_9_out,
      RD_EN => rd_tmp,
      RST => RST,
      WR_EN => \^wr_en\,
      dm2linebuf_mm2s_tdata(17 downto 0) => dm2linebuf_mm2s_tdata(17 downto 0),
      fifo_dout(17 downto 0) => fifo_dout(17 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\ => \out\
    );
\gextw[2].gnll_fifo.inst_extd\: entity work.system_axi_vdma_1_0_builtin_extdepth_v6_17
     port map (
      DIN(17 downto 14) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(3 downto 0),
      DIN(13 downto 0) => dm2linebuf_mm2s_tdata(31 downto 18),
      EMPTY => p_9_out,
      FULL => p_15_out,
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => p_5_out,
      RD_EN => rd_tmp,
      RST => RST,
      WR_EN => \^wr_en\,
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      fifo_dout(17 downto 0) => fifo_dout(35 downto 18),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      p_27_out => p_27_out,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync
    );
\gextw[3].gnll_fifo.inst_extd\: entity work.system_axi_vdma_1_0_builtin_extdepth_v6_18
     port map (
      DIN(1 downto 0) => DIN(1 downto 0),
      EMPTY => p_4_out,
      FULL => p_5_out,
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]\ => p_16_out,
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\ => p_9_out,
      RD_EN => rd_tmp,
      RST => RST,
      WR_EN => \^wr_en\,
      fifo_dout(1 downto 0) => fifo_dout(37 downto 36),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      sig_s_ready_out_reg => sig_s_ready_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_fifo is
  port (
    sig_init_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 50 downto 0 );
    sig_calc_error_reg_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_reg2_reg : in STD_LOGIC;
    sig_calc_error_pushed_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end system_axi_vdma_1_0_axi_datamover_fifo;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_fifo is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal \sig_inhibit_rdy_n_i_1__3_n_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.system_axi_vdma_1_0_srl_fifo_f
     port map (
      Q(0) => Q(0),
      SR(0) => SR(0),
      cmnd_wr => cmnd_wr,
      \in\(0) => \in\(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(50 downto 0) => \out\(50 downto 0),
      p_59_out => p_59_out,
      \s_axis_cmd_tdata_reg[63]\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      s_axis_cmd_tvalid_reg(0) => s_axis_cmd_tvalid_reg(0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg => sig_calc_error_pushed_reg,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
\sig_inhibit_rdy_n_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => \sig_inhibit_rdy_n_i_1__3_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__3_n_0\,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_reg2_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_axi_datamover_fifo__parameterized0\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_reg2_reg : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_1_0_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized0\ is
  signal \^inferred_gen.cnt_i_reg[1]_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]_0\ <= \^inferred_gen.cnt_i_reg[1]_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_1_0_srl_fifo_f__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      decerr_i => decerr_i,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_61_out => p_61_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[1]_0\,
      sig_rd_sts_slverr_reg_reg => sig_rd_sts_slverr_reg_reg,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rd_sts_slverr_reg_reg_0(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i => slverr_i,
      sts_tready_reg => sts_tready_reg
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_0\,
      I1 => \^inferred_gen.cnt_i_reg[1]_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^inferred_gen.cnt_i_reg[1]_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_reg2_reg,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_axi_datamover_fifo__parameterized1\ is
  port (
    sig_init_done_reg_0 : out STD_LOGIC;
    sig_init_done_reg_1 : out STD_LOGIC;
    sig_init_done_reg_2 : out STD_LOGIC;
    sig_init_done_reg_3 : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_1_0_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized1\ is
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal \sig_inhibit_rdy_n_i_1__0_n_0\ : STD_LOGIC;
  signal sig_init_done_3 : STD_LOGIC;
  signal \sig_init_done_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair109";
begin
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_1_0_srl_fifo_f__parameterized1\
     port map (
      SR(0) => SR(0),
      \in\(38 downto 0) => \in\(38 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(40 downto 0) => \out\(40 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_reg_empty_reg => sig_push_addr_reg1_out,
      sig_addr_valid_reg_reg => sig_addr_valid_reg_reg,
      sig_calc_error_reg_reg => sel,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
\sig_inhibit_rdy_n_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_3,
      I1 => sig_inhibit_rdy_n,
      O => \sig_inhibit_rdy_n_i_1__0_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__0_n_0\,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_reg_0
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_0,
      O => sig_init_done_reg_1
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_1,
      O => sig_init_done_reg_2
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_3,
      O => \sig_init_done_i_1__2_n_0\
    );
\sig_init_done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_2,
      O => sig_init_done_reg_3
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_init_done_i_1__2_n_0\,
      Q => sig_init_done_3,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_axi_datamover_fifo__parameterized2\ is
  port (
    sig_init_done : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_dbeat_cntr_reg[0]_0\ : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_reg2_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_halt_reg_reg_0 : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_1_0_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n_0 : STD_LOGIC;
  signal \sig_inhibit_rdy_n_i_1__1_n_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_1_0_srl_fifo_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      full => full,
      \in\(24 downto 0) => \in\(24 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(19 downto 0) => \out\(19 downto 0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[0]_0\ => \sig_dbeat_cntr_reg[0]_0\,
      \sig_dbeat_cntr_reg[1]\ => \sig_dbeat_cntr_reg[1]\,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg(0) => sig_dqual_reg_empty_reg(0),
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_halt_reg_reg_0 => sig_halt_reg_reg_0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg => sel,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
\sig_inhibit_rdy_n_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n_0,
      O => \sig_inhibit_rdy_n_i_1__1_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__1_n_0\,
      Q => sig_inhibit_rdy_n_0,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_reg2_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_axi_datamover_fifo__parameterized3\ is
  port (
    sig_cmd2dre_valid_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_reg2_reg : in STD_LOGIC;
    sig_enable_input_rdy_reg : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : in STD_LOGIC;
    sig_enable_input_rdy_reg_0 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_1_0_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized3\ is
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \sig_inhibit_rdy_n_i_1__2_n_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_1_0_srl_fifo_f__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => sel,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      dout(0) => dout(0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      \in\(3 downto 0) => \in\(3 downto 0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_7_out => p_7_out,
      sig_cmd2dre_valid_reg => sig_cmd2dre_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_enable_input_rdy_reg => sig_enable_input_rdy_reg,
      sig_enable_input_rdy_reg_0 => sig_enable_input_rdy_reg_0,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
\sig_inhibit_rdy_n_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n\,
      O => \sig_inhibit_rdy_n_i_1__2_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__2_n_0\,
      Q => \^sig_inhibit_rdy_n\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_reg2_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_sync_fifo_fg is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_flush_db1018_out : out STD_LOGIC;
    lsig_ld_offset : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ok_to_post_rd_addr_reg : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ : in STD_LOGIC;
    sig_enable_input_rdy_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_flush_db1_reg : in STD_LOGIC;
    sig_dre_tvalid_i_reg : in STD_LOGIC;
    sig_flush_db2_reg : in STD_LOGIC;
    sig_enable_input_rdy : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    sig_flush_db1_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \sig_token_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end system_axi_vdma_1_0_sync_fifo_fg;

architecture STRUCTURE of system_axi_vdma_1_0_sync_fifo_fg is
begin
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.system_axi_vdma_1_0_xpm_fifo_sync
     port map (
      D(9 downto 0) => D(9 downto 0),
      E(0) => E(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(9 downto 0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(9 downto 0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(9 downto 0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(9 downto 0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(9 downto 0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(9 downto 0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]\ => \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]\,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      din(74 downto 0) => din(74 downto 0),
      dout(0) => dout(0),
      empty => empty,
      full => full,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      sig_enable_input_rdy => sig_enable_input_rdy,
      sig_enable_input_rdy_reg => sig_enable_input_rdy_reg,
      sig_flush_db1 => sig_flush_db1,
      sig_flush_db1018_out => sig_flush_db1018_out,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_flush_db1_reg_0 => sig_flush_db1_reg_0,
      sig_flush_db2_reg => sig_flush_db2_reg,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg,
      \sig_token_cntr_reg[3]\(3 downto 0) => \sig_token_cntr_reg[3]\(3 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_fifo_generator_v13_2_1_builtin is
  port (
    WR_EN : out STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axis_fifo_ainit_nosync_reg : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    dm2linebuf_mm2s_tvalid : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    dm2linebuf_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end system_axi_vdma_1_0_fifo_generator_v13_2_1_builtin;

architecture STRUCTURE of system_axi_vdma_1_0_fifo_generator_v13_2_1_builtin is
  signal rd_rst_i : STD_LOGIC;
begin
\g7ser_birst.rstbt\: entity work.system_axi_vdma_1_0_reset_builtin
     port map (
      RST => rd_rst_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      s_axis_fifo_ainit_nosync_reg => s_axis_fifo_ainit_nosync_reg
    );
\v7_bi_fifo.fblk\: entity work.system_axi_vdma_1_0_builtin_top_v6
     port map (
      DIN(1 downto 0) => DIN(1 downto 0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(3 downto 0) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(3 downto 0),
      RST => rd_rst_i,
      WR_EN => WR_EN,
      dm2linebuf_mm2s_tdata(31 downto 0) => dm2linebuf_mm2s_tdata(31 downto 0),
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      fifo_dout(37 downto 0) => fifo_dout(37 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\ => \out\,
      p_27_out => p_27_out,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      sig_s_ready_out_reg => sig_s_ready_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_init_done_reg : out STD_LOGIC;
    sig_init_done_reg_0 : out STD_LOGIC;
    sig_init_done_reg_1 : out STD_LOGIC;
    sig_init_done_reg_2 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
end system_axi_vdma_1_0_axi_datamover_addr_cntl;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_48\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal \sig_next_addr_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi_2;
  \sig_addr_posted_cntr_reg[2]\ <= sig_posted_to_axi;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\system_axi_vdma_1_0_axi_datamover_fifo__parameterized1\
     port map (
      SR(0) => SR(0),
      \in\(38 downto 0) => \in\(38 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(40) => p_1_out(50),
      \out\(39) => p_1_out(47),
      \out\(38 downto 37) => p_1_out(45 downto 44),
      \out\(36 downto 0) => p_1_out(40 downto 4),
      sel => sig_wr_fifo,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_valid_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_init_done_reg_1 => sig_init_done_reg_0,
      sig_init_done_reg_2 => sig_init_done_reg_1,
      sig_init_done_reg_3 => sig_init_done_reg_2,
      sig_init_reg => sig_init_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_48\,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => sig_addr_reg_empty,
      S => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\,
      Q => m_axi_mm2s_arvalid,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(50),
      Q => sig_addr2rsc_calc_error,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => sig_addr_reg_empty,
      I2 => sig_halt_reg_dly3,
      I3 => sig_data2addr_stop_req,
      O => sig_halt_cmplt_reg
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => sig_addr_reg_full,
      I2 => m_axi_mm2s_arready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(4),
      Q => m_axi_mm2s_araddr(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(14),
      Q => m_axi_mm2s_araddr(10),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(15),
      Q => m_axi_mm2s_araddr(11),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(16),
      Q => m_axi_mm2s_araddr(12),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(17),
      Q => m_axi_mm2s_araddr(13),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(18),
      Q => m_axi_mm2s_araddr(14),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(19),
      Q => m_axi_mm2s_araddr(15),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(20),
      Q => m_axi_mm2s_araddr(16),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(21),
      Q => m_axi_mm2s_araddr(17),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(22),
      Q => m_axi_mm2s_araddr(18),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(23),
      Q => m_axi_mm2s_araddr(19),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(5),
      Q => m_axi_mm2s_araddr(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(24),
      Q => m_axi_mm2s_araddr(20),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(25),
      Q => m_axi_mm2s_araddr(21),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(26),
      Q => m_axi_mm2s_araddr(22),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(27),
      Q => m_axi_mm2s_araddr(23),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(28),
      Q => m_axi_mm2s_araddr(24),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(29),
      Q => m_axi_mm2s_araddr(25),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(30),
      Q => m_axi_mm2s_araddr(26),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(31),
      Q => m_axi_mm2s_araddr(27),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(32),
      Q => m_axi_mm2s_araddr(28),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(33),
      Q => m_axi_mm2s_araddr(29),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(6),
      Q => m_axi_mm2s_araddr(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(34),
      Q => m_axi_mm2s_araddr(30),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(35),
      Q => m_axi_mm2s_araddr(31),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(7),
      Q => m_axi_mm2s_araddr(3),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(8),
      Q => m_axi_mm2s_araddr(4),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(9),
      Q => m_axi_mm2s_araddr(5),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(10),
      Q => m_axi_mm2s_araddr(6),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(11),
      Q => m_axi_mm2s_araddr(7),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(12),
      Q => m_axi_mm2s_araddr(8),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(13),
      Q => m_axi_mm2s_araddr(9),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(47),
      Q => m_axi_mm2s_arburst(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(36),
      Q => m_axi_mm2s_arlen(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(37),
      Q => m_axi_mm2s_arlen(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(38),
      Q => m_axi_mm2s_arlen(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(39),
      Q => m_axi_mm2s_arlen(3),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(40),
      Q => m_axi_mm2s_arlen(4),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(44),
      Q => m_axi_mm2s_arsize(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(45),
      Q => m_axi_mm2s_arsize(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_48\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_48\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_cmd_status is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 50 downto 0 );
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_reg2_reg : in STD_LOGIC;
    sig_init_reg2_reg_0 : in STD_LOGIC;
    sig_calc_error_pushed_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    sig_rd_sts_slverr_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end system_axi_vdma_1_0_axi_datamover_cmd_status;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_cmd_status is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\system_axi_vdma_1_0_axi_datamover_fifo__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => sig_inhibit_rdy_n,
      Q(0) => FIFO_Full_reg(0),
      SR(0) => SR(0),
      decerr_i => decerr_i,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_61_out => p_61_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_done_0 => sig_init_done_0,
      sig_init_reg2_reg => sig_init_reg2_reg_0,
      sig_rd_sts_slverr_reg_reg => sig_rd_sts_slverr_reg_reg,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rd_sts_slverr_reg_reg_0(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i => slverr_i,
      sts_tready_reg => sts_tready_reg
    );
I_CMD_FIFO: entity work.system_axi_vdma_1_0_axi_datamover_fifo
     port map (
      Q(0) => Q(0),
      SR(0) => SR(0),
      cmnd_wr => cmnd_wr,
      \in\(0) => \in\(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(50 downto 0) => \out\(50 downto 0),
      p_59_out => p_59_out,
      \s_axis_cmd_tdata_reg[63]\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      s_axis_cmd_tvalid_reg(0) => s_axis_cmd_tvalid_reg(0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg => sig_calc_error_pushed_reg,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_init_done => sig_init_done,
      sig_init_reg2_reg => sig_init_reg2_reg,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_rddata_cntl is
  port (
    \sig_addr_posted_cntr_reg[2]_0\ : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_push_rd_sts_reg : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_reg2_reg : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    full : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rsc2data_ready : in STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sig_posted_to_axi_reg : in STD_LOGIC
  );
end system_axi_vdma_1_0_axi_datamover_rddata_cntl;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_rddata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_35\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal m_axi_mm2s_rready_INST_0_i_1_n_0 : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_addr_posted_cntr_reg[2]_0\ : STD_LOGIC;
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 35 downto 15 );
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_reg_full_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_last_dbeat_i_2_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg17_out : STD_LOGIC;
  signal xpm_fifo_base_inst_i_15_n_0 : STD_LOGIC;
  signal xpm_fifo_base_inst_i_16_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_mm2s_rready_INST_0_i_1 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of sig_coelsc_reg_full_i_3 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of xpm_fifo_base_inst_i_15 : label is "soft_lutpair158";
begin
  \sig_addr_posted_cntr_reg[2]_0\ <= \^sig_addr_posted_cntr_reg[2]_0\;
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\system_axi_vdma_1_0_axi_datamover_fifo__parameterized2\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32\,
      FIFO_Full_reg => FIFO_Full_reg,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      SR(0) => SR(0),
      full => full,
      \in\(24 downto 0) => \in\(24 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(19 downto 16) => sig_cmd_fifo_data_out(35 downto 32),
      \out\(15 downto 0) => sig_cmd_fifo_data_out(30 downto 15),
      sel => sig_wr_fifo,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[0]\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33\,
      \sig_dbeat_cntr_reg[0]_0\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_35\,
      \sig_dbeat_cntr_reg[1]\ => \sig_dbeat_cntr[7]_i_5_n_0\,
      \sig_dbeat_cntr_reg[3]\ => sig_last_dbeat_i_2_n_0,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg(0) => sig_push_dqual_reg17_out,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1\,
      sig_halt_reg_reg => \sig_dbeat_cntr[7]_i_3_n_0\,
      sig_halt_reg_reg_0 => \^sig_data2addr_stop_req\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_reg2_reg => sig_init_reg2_reg,
      sig_last_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_n_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_cmd_cmplt_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
m_axi_mm2s_rready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000D00"
    )
        port map (
      I0 => full,
      I1 => \^sig_data2addr_stop_req\,
      I2 => m_axi_mm2s_rready_INST_0_i_1_n_0,
      I3 => sig_dqual_reg_full,
      I4 => sig_next_calc_error_reg,
      I5 => sig_data2rsc_valid,
      O => m_axi_mm2s_rready
    );
m_axi_mm2s_rready_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      O => m_axi_mm2s_rready_INST_0_i_1_n_0
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9996662"
    )
        port map (
      I0 => sig_posted_to_axi_reg,
      I1 => \^sig_addr_posted_cntr_reg[2]_0\,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AADAA4AA"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      I3 => \^sig_addr_posted_cntr_reg[2]_0\,
      I4 => sig_posted_to_axi_reg,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCECC8CC"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      I3 => \^sig_addr_posted_cntr_reg[2]_0\,
      I4 => sig_posted_to_axi_reg,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(1),
      I3 => m_axi_mm2s_rresp(0),
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^sig_data2rsc_decerr\,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_next_calc_error_reg,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_reg_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15000000FFFFFFFF"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33\,
      I1 => sig_next_calc_error_reg,
      I2 => sig_ld_new_cmd_reg,
      I3 => sig_data2rsc_valid,
      I4 => sig_rsc2data_ready,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_reg_full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33\,
      I1 => sig_next_calc_error_reg,
      I2 => sig_ld_new_cmd_reg,
      O => sig_push_coelsc_reg
    );
sig_coelsc_reg_full_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_mm2s_rlast,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => sig_data2rsc_valid,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(1),
      I3 => m_axi_mm2s_rresp(0),
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => sig_data2rsc_slverr,
      R => sig_coelsc_reg_full_i_1_n_0
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044000040444044"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_35\,
      I1 => m_axi_mm2s_rvalid,
      I2 => \^sig_data2addr_stop_req\,
      I3 => full,
      I4 => \sig_dbeat_cntr[7]_i_6_n_0\,
      I5 => \sig_dbeat_cntr[7]_i_5_n_0\,
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_dbeat_cntr(1),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(3),
      I3 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[7]_i_5_n_0\
    );
\sig_dbeat_cntr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(5),
      I1 => sig_dbeat_cntr(4),
      I2 => sig_dbeat_cntr(6),
      I3 => sig_dbeat_cntr(7),
      O => \sig_dbeat_cntr[7]_i_6_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_dbeat_cntr(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      Q => sig_dbeat_cntr(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_dbeat_cntr(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => sig_dbeat_cntr(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      Q => sig_dbeat_cntr(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      Q => sig_dbeat_cntr(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      Q => sig_dbeat_cntr(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      Q => sig_dbeat_cntr(7),
      R => SR(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => '1',
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1\,
      Q => sig_first_dbeat,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444445"
    )
        port map (
      I0 => sig_calc_error_reg_reg,
      I1 => sig_next_calc_error_reg,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      I5 => mm2s_halt_cmplt,
      O => sig_halt_cmplt_reg
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => SR(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => SR(0)
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg,
      Q => \^sig_data2addr_stop_req\,
      R => SR(0)
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => \sig_dbeat_cntr[7]_i_6_n_0\,
      I5 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33\,
      O => sig_last_dbeat_i_2_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_mm2s_rlast,
      I1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => \^sig_addr_posted_cntr_reg[2]_0\,
      R => SR(0)
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(35),
      Q => sig_next_calc_error_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(34),
      Q => sig_next_cmd_cmplt_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(32),
      Q => sig_next_eof_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(23),
      Q => sig_next_last_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_last_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_last_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_last_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(27),
      Q => sig_next_last_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(28),
      Q => sig_next_last_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(29),
      Q => sig_next_last_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(30),
      Q => sig_next_last_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(33),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(15),
      Q => sig_next_strt_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(16),
      Q => sig_next_strt_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(17),
      Q => sig_next_strt_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(18),
      Q => sig_next_strt_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(19),
      Q => sig_next_strt_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(20),
      Q => sig_next_strt_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(21),
      Q => sig_next_strt_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(22),
      Q => sig_next_strt_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_rd_sts_slverr_reg_reg(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_reg_full_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_data2rsc_valid,
      I1 => sig_rsc2data_ready,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => sig_rd_sts_slverr_reg_reg(1),
      O => sig_rd_sts_slverr_reg0
    );
xpm_fifo_base_inst_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(3),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(3),
      I4 => \^sig_data2addr_stop_req\,
      O => din(3)
    );
xpm_fifo_base_inst_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(2),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(2),
      I4 => \^sig_data2addr_stop_req\,
      O => din(2)
    );
xpm_fifo_base_inst_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(1),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(1),
      I4 => \^sig_data2addr_stop_req\,
      O => din(1)
    );
xpm_fifo_base_inst_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(0),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(0),
      I4 => \^sig_data2addr_stop_req\,
      O => din(0)
    );
xpm_fifo_base_inst_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF01FF"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_dqual_reg_full,
      I4 => sig_next_calc_error_reg,
      O => xpm_fifo_base_inst_i_15_n_0
    );
xpm_fifo_base_inst_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_next_calc_error_reg,
      I2 => sig_dqual_reg_full,
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      I5 => sig_addr_posted_cntr(0),
      O => xpm_fifo_base_inst_i_16_n_0
    );
xpm_fifo_base_inst_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005510"
    )
        port map (
      I0 => xpm_fifo_base_inst_i_15_n_0,
      I1 => sig_data2rsc_valid,
      I2 => m_axi_mm2s_rvalid,
      I3 => \^sig_data2addr_stop_req\,
      I4 => full,
      O => wr_en
    );
xpm_fifo_base_inst_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_next_sequential_reg,
      I1 => m_axi_mm2s_rlast,
      I2 => sig_next_eof_reg,
      O => din(10)
    );
xpm_fifo_base_inst_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => m_axi_mm2s_rlast,
      I2 => xpm_fifo_base_inst_i_16_n_0,
      O => din(9)
    );
xpm_fifo_base_inst_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => xpm_fifo_base_inst_i_16_n_0,
      I1 => sig_next_eof_reg,
      I2 => m_axi_mm2s_rlast,
      O => din(8)
    );
xpm_fifo_base_inst_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(7),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(7),
      I4 => \^sig_data2addr_stop_req\,
      O => din(7)
    );
xpm_fifo_base_inst_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(6),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(6),
      I4 => \^sig_data2addr_stop_req\,
      O => din(6)
    );
xpm_fifo_base_inst_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(5),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(5),
      I4 => \^sig_data2addr_stop_req\,
      O => din(5)
    );
xpm_fifo_base_inst_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(4),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(4),
      I4 => \^sig_data2addr_stop_req\,
      O => din(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_sfifo_autord is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_flush_db1018_out : out STD_LOGIC;
    lsig_ld_offset : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ok_to_post_rd_addr_reg : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ : in STD_LOGIC;
    sig_enable_input_rdy_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_flush_db1_reg : in STD_LOGIC;
    sig_dre_tvalid_i_reg : in STD_LOGIC;
    sig_flush_db2_reg : in STD_LOGIC;
    sig_enable_input_rdy : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    sig_flush_db1_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \sig_token_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end system_axi_vdma_1_0_axi_datamover_sfifo_autord;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_sfifo_autord is
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.system_axi_vdma_1_0_sync_fifo_fg
     port map (
      D(9 downto 0) => D(9 downto 0),
      E(0) => E(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(9 downto 0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(9 downto 0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(9 downto 0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(9 downto 0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(9 downto 0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(9 downto 0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]\ => \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]\,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      din(74 downto 0) => din(74 downto 0),
      dout(0) => dout(0),
      empty => empty,
      full => full,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      sig_enable_input_rdy => sig_enable_input_rdy,
      sig_enable_input_rdy_reg => sig_enable_input_rdy_reg,
      sig_flush_db1 => sig_flush_db1,
      sig_flush_db1018_out => sig_flush_db1018_out,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_flush_db1_reg_0 => sig_flush_db1_reg_0,
      sig_flush_db2_reg => sig_flush_db2_reg,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg,
      \sig_token_cntr_reg[3]\(3 downto 0) => \sig_token_cntr_reg[3]\(3 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_fifo_generator_top is
  port (
    WR_EN : out STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axis_fifo_ainit_nosync_reg : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    dm2linebuf_mm2s_tvalid : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    dm2linebuf_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end system_axi_vdma_1_0_fifo_generator_top;

architecture STRUCTURE of system_axi_vdma_1_0_fifo_generator_top is
begin
\gbi.bi\: entity work.system_axi_vdma_1_0_fifo_generator_v13_2_1_builtin
     port map (
      DIN(1 downto 0) => DIN(1 downto 0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(3 downto 0) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(3 downto 0),
      WR_EN => WR_EN,
      dm2linebuf_mm2s_tdata(31 downto 0) => dm2linebuf_mm2s_tdata(31 downto 0),
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      fifo_dout(37 downto 0) => fifo_dout(37 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\ => \out\,
      p_27_out => p_27_out,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_fifo_ainit_nosync_reg => s_axis_fifo_ainit_nosync_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_rd_sf is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    sig_cmd2dre_valid_reg : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_sf_allow_addr_req : out STD_LOGIC;
    lsig_cmd_loaded : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_flush_db1018_out : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    sig_init_reg2_reg : in STD_LOGIC;
    sig_enable_input_rdy_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_flush_db1_reg : in STD_LOGIC;
    sig_dre_tvalid_i_reg : in STD_LOGIC;
    sig_flush_db2_reg : in STD_LOGIC;
    sig_enable_input_rdy : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    sig_flush_db1_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end system_axi_vdma_1_0_axi_datamover_rd_sf;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_rd_sf is
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_3\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal I_DATA_FIFO_n_45 : STD_LOGIC;
  signal I_DATA_FIFO_n_46 : STD_LOGIC;
  signal I_DATA_FIFO_n_47 : STD_LOGIC;
  signal I_DATA_FIFO_n_57 : STD_LOGIC;
  signal I_DATA_FIFO_n_58 : STD_LOGIC;
  signal lsig_0ffset_cntr : STD_LOGIC;
  signal \^lsig_cmd_loaded\ : STD_LOGIC;
  signal lsig_ld_offset : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 73 to 73 );
  signal sig_rd_empty : STD_LOGIC;
  signal \sig_token_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_token_cntr_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  lsig_cmd_loaded <= \^lsig_cmd_loaded\;
  p_7_out <= \^p_7_out\;
\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\: entity work.\system_axi_vdma_1_0_axi_datamover_fifo__parameterized3\
     port map (
      D(1) => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8\,
      D(0) => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9\,
      E(0) => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7\,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_3\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_6\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \^lsig_cmd_loaded\,
      Q(0) => sig_rd_empty,
      SR(0) => SR(0),
      dout(0) => sig_data_fifo_data_out(73),
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => I_DATA_FIFO_n_46,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => I_DATA_FIFO_n_45,
      \in\(3 downto 0) => \in\(3 downto 0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_7_out => \^p_7_out\,
      sel => sig_wr_fifo,
      sig_cmd2dre_valid_reg => sig_cmd2dre_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_enable_input_rdy_reg => sig_enable_input_rdy_reg,
      sig_enable_input_rdy_reg_0 => I_DATA_FIFO_n_47,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_reg2_reg => sig_init_reg2_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7\,
      D => lsig_ld_offset,
      Q => p_8_out,
      R => SR(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7\,
      D => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9\,
      Q => Q(0),
      R => SR(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7\,
      D => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8\,
      Q => Q(1),
      R => SR(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_3\,
      Q => \^p_7_out\,
      R => '0'
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7\,
      D => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_6\,
      Q => lsig_0ffset_cntr,
      R => SR(0)
    );
\INCLUDE_UNPACKING.lsig_cmd_loaded_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_58,
      Q => \^lsig_cmd_loaded\,
      R => SR(0)
    );
I_DATA_FIFO: entity work.system_axi_vdma_1_0_axi_datamover_sfifo_autord
     port map (
      D(9 downto 0) => D(9 downto 0),
      E(0) => E(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(9 downto 0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(9 downto 0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(9 downto 0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(9 downto 0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(9 downto 0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(9 downto 0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]\ => I_DATA_FIFO_n_46,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => I_DATA_FIFO_n_45,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => I_DATA_FIFO_n_47,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => I_DATA_FIFO_n_58,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ => \^lsig_cmd_loaded\,
      Q(0) => sig_rd_empty,
      SR(0) => SR(0),
      din(74 downto 0) => din(74 downto 0),
      dout(0) => sig_data_fifo_data_out(73),
      empty => empty,
      full => full,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      sig_enable_input_rdy => sig_enable_input_rdy,
      sig_enable_input_rdy_reg => sig_enable_input_rdy_reg,
      sig_flush_db1 => sig_flush_db1,
      sig_flush_db1018_out => sig_flush_db1018_out,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_flush_db1_reg_0 => sig_flush_db1_reg_0,
      sig_flush_db2_reg => sig_flush_db2_reg,
      sig_ok_to_post_rd_addr_reg => I_DATA_FIFO_n_57,
      \sig_token_cntr_reg[3]\(3 downto 0) => \sig_token_cntr_reg__0\(3 downto 0),
      wr_en => wr_en
    );
sig_ok_to_post_rd_addr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_57,
      Q => sig_sf_allow_addr_req,
      R => '0'
    );
\sig_token_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_token_cntr_reg__0\(0),
      O => \sig_token_cntr[0]_i_1_n_0\
    );
\sig_token_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF55005500ACFF"
    )
        port map (
      I0 => \out\,
      I1 => \sig_token_cntr_reg__0\(3),
      I2 => \sig_token_cntr_reg__0\(2),
      I3 => sig_last_mmap_dbeat_reg_reg,
      I4 => \sig_token_cntr_reg__0\(1),
      I5 => \sig_token_cntr_reg__0\(0),
      O => \sig_token_cntr[1]_i_1_n_0\
    );
\sig_token_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5F0F0F0F0F05C0F"
    )
        port map (
      I0 => \out\,
      I1 => \sig_token_cntr_reg__0\(3),
      I2 => \sig_token_cntr_reg__0\(2),
      I3 => sig_last_mmap_dbeat_reg_reg,
      I4 => \sig_token_cntr_reg__0\(1),
      I5 => \sig_token_cntr_reg__0\(0),
      O => \sig_token_cntr[2]_i_1_n_0\
    );
\sig_token_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565557AAAAAAA8"
    )
        port map (
      I0 => \out\,
      I1 => \sig_token_cntr_reg__0\(2),
      I2 => \sig_token_cntr_reg__0\(0),
      I3 => \sig_token_cntr_reg__0\(1),
      I4 => \sig_token_cntr_reg__0\(3),
      I5 => sig_last_mmap_dbeat_reg_reg,
      O => \sig_token_cntr[3]_i_1_n_0\
    );
\sig_token_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF007F80FC01FC01"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg_reg,
      I1 => \sig_token_cntr_reg__0\(0),
      I2 => \sig_token_cntr_reg__0\(1),
      I3 => \sig_token_cntr_reg__0\(3),
      I4 => \out\,
      I5 => \sig_token_cntr_reg__0\(2),
      O => \sig_token_cntr[3]_i_2_n_0\
    );
\sig_token_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[3]_i_1_n_0\,
      D => \sig_token_cntr[0]_i_1_n_0\,
      Q => \sig_token_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_token_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[3]_i_1_n_0\,
      D => \sig_token_cntr[1]_i_1_n_0\,
      Q => \sig_token_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_token_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[3]_i_1_n_0\,
      D => \sig_token_cntr[2]_i_1_n_0\,
      Q => \sig_token_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_token_cntr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[3]_i_1_n_0\,
      D => \sig_token_cntr[3]_i_2_n_0\,
      Q => \sig_token_cntr_reg__0\(3),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_fifo_generator_v13_2_1_synth is
  port (
    WR_EN : out STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axis_fifo_ainit_nosync_reg : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    dm2linebuf_mm2s_tvalid : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    dm2linebuf_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end system_axi_vdma_1_0_fifo_generator_v13_2_1_synth;

architecture STRUCTURE of system_axi_vdma_1_0_fifo_generator_v13_2_1_synth is
begin
\gconvfifo.rf\: entity work.system_axi_vdma_1_0_fifo_generator_top
     port map (
      DIN(1 downto 0) => DIN(1 downto 0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(3 downto 0) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(3 downto 0),
      WR_EN => WR_EN,
      dm2linebuf_mm2s_tdata(31 downto 0) => dm2linebuf_mm2s_tdata(31 downto 0),
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      fifo_dout(37 downto 0) => fifo_dout(37 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\ => \out\,
      p_27_out => p_27_out,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_fifo_ainit_nosync_reg => s_axis_fifo_ainit_nosync_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_mm2s_full_wrap is
  port (
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    dm2linebuf_mm2s_tvalid : out STD_LOGIC;
    sig_tlast_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    datamover_idle_reg : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_strb_skid_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_strb_skid_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_strb_skid_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_strb_skid_reg_reg[1]_2\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_dre_tvalid_i_reg : in STD_LOGIC;
    \dmacr_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    wr_tmp : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end system_axi_vdma_1_0_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_4\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_5\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_6\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_7\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_51\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_54\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_55\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_0 : STD_LOGIC;
  signal I_ADDR_CNTL_n_4 : STD_LOGIC;
  signal I_ADDR_CNTL_n_5 : STD_LOGIC;
  signal I_ADDR_CNTL_n_6 : STD_LOGIC;
  signal I_ADDR_CNTL_n_7 : STD_LOGIC;
  signal I_ADDR_CNTL_n_9 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal I_CMD_STATUS_n_0 : STD_LOGIC;
  signal I_CMD_STATUS_n_61 : STD_LOGIC;
  signal I_CMD_STATUS_n_62 : STD_LOGIC;
  signal I_MSTR_PCC_n_47 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_22 : STD_LOGIC;
  signal I_RESET_n_5 : STD_LOGIC;
  signal lsig_cmd_loaded : STD_LOGIC;
  signal \^mm2s_halt_cmplt\ : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_44_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_52_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_8_out_0 : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_byte_change_minus1_im2 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_reg : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2sf_cmd_cmplt : STD_LOGIC;
  signal sig_data_fifo_full : STD_LOGIC;
  signal sig_enable_input_rdy : STD_LOGIC;
  signal sig_flush_db1 : STD_LOGIC;
  signal sig_flush_db1018_out : STD_LOGIC;
  signal sig_good_sin_strm_dbeat : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2sf_cmd_valid : STD_LOGIC;
  signal sig_mstr2sf_drr : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rdc2dre_flush : STD_LOGIC;
  signal sig_rdc2sf_wlast : STD_LOGIC;
  signal sig_rdc2sf_wstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal sig_sf2sout_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_sf_allow_addr_req : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
  signal sig_tlast_enables : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_xfer_addr_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_xfer_strt_strb2use_im3 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  mm2s_halt_cmplt <= \^mm2s_halt_cmplt\;
\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64\: entity work.system_axi_vdma_1_0_axi_datamover_mm2s_dre
     port map (
      D(9) => sig_tlast_enables(2),
      D(8) => p_1_out(2),
      D(7 downto 0) => sig_sf2sout_tdata(23 downto 16),
      E(0) => p_48_out,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\ => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_6\,
      \GEN_MUXFARM_32.sig_shift_case_reg_reg[0]_0\ => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_4\,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_7\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_5\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\(9) => sig_tlast_enables(3),
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\(8) => p_1_out(3),
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\(7 downto 0) => sig_sf2sout_tdata(31 downto 24),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\(0) => p_8_out_0,
      Q(1 downto 0) => p_6_out(1 downto 0),
      SR(0) => sig_stream_rst,
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      empty => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1\,
      \gen_fwft.empty_fwft_i_reg\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_51\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\(0) => p_52_out,
      \gen_wr_a.gen_word_narrow.mem_reg_0_0\(9) => sig_tlast_enables(1),
      \gen_wr_a.gen_word_narrow.mem_reg_0_0\(8) => p_1_out(1),
      \gen_wr_a.gen_word_narrow.mem_reg_0_0\(7 downto 0) => sig_sf2sout_tdata(15 downto 8),
      \gen_wr_a.gen_word_narrow.mem_reg_0_1\(0) => p_15_out,
      \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0) => p_55_out,
      \gen_wr_a.gen_word_narrow.mem_reg_0_3\(9) => sig_tlast_enables(0),
      \gen_wr_a.gen_word_narrow.mem_reg_0_3\(8) => p_1_out(0),
      \gen_wr_a.gen_word_narrow.mem_reg_0_3\(7 downto 0) => sig_sf2sout_tdata(7 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0) => p_44_out,
      lsig_cmd_loaded => lsig_cmd_loaded,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_55\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_54\,
      sig_dre_tvalid_i_reg_0 => sig_dre_tvalid_i_reg,
      sig_enable_input_rdy => sig_enable_input_rdy,
      sig_flush_db1 => sig_flush_db1,
      sig_flush_db1018_out => sig_flush_db1018_out,
      \sig_strb_skid_reg_reg[1]\(8 downto 0) => \sig_strb_skid_reg_reg[1]\(8 downto 0),
      \sig_strb_skid_reg_reg[1]_0\(8 downto 0) => \sig_strb_skid_reg_reg[1]_0\(8 downto 0),
      \sig_strb_skid_reg_reg[1]_1\(8 downto 0) => \sig_strb_skid_reg_reg[1]_1\(8 downto 0),
      \sig_strb_skid_reg_reg[1]_2\(8 downto 0) => \sig_strb_skid_reg_reg[1]_2\(8 downto 0),
      sig_tlast_out_reg_0(0) => sig_tlast_out_reg(0),
      wr_tmp => wr_tmp
    );
\GEN_INCLUDE_MM2S_SF.I_RD_SF\: entity work.system_axi_vdma_1_0_axi_datamover_rd_sf
     port map (
      D(9) => sig_tlast_enables(2),
      D(8) => p_1_out(2),
      D(7 downto 0) => sig_sf2sout_tdata(23 downto 16),
      E(0) => p_48_out,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(9) => sig_tlast_enables(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(8) => p_1_out(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(7 downto 0) => sig_sf2sout_tdata(7 downto 0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0) => p_15_out,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0) => p_55_out,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(9) => sig_tlast_enables(1),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(8) => p_1_out(1),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(7 downto 0) => sig_sf2sout_tdata(15 downto 8),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_54\,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0) => p_52_out,
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_55\,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(9) => sig_tlast_enables(3),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(8) => p_1_out(3),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(7 downto 0) => sig_sf2sout_tdata(31 downto 24),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0) => p_8_out_0,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0) => p_44_out,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_51\,
      Q(1 downto 0) => p_6_out(1 downto 0),
      SR(0) => sig_stream_rst,
      din(74) => sig_rdc2dre_flush,
      din(73) => sig_data2sf_cmd_cmplt,
      din(72) => sig_rdc2sf_wlast,
      din(71 downto 64) => sig_rdc2sf_wstrb(7 downto 0),
      din(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      empty => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1\,
      full => sig_data_fifo_full,
      \in\(3) => sig_xfer_addr_reg(2),
      \in\(2) => sig_mstr2sf_drr,
      \in\(1 downto 0) => sig_xfer_addr_reg(1 downto 0),
      lsig_cmd_loaded => lsig_cmd_loaded,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => I_ADDR_CNTL_n_0,
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      sig_cmd2dre_valid_reg => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      sig_enable_input_rdy => sig_enable_input_rdy,
      sig_enable_input_rdy_reg => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_4\,
      sig_flush_db1 => sig_flush_db1,
      sig_flush_db1018_out => sig_flush_db1018_out,
      sig_flush_db1_reg => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_7\,
      sig_flush_db1_reg_0 => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_6\,
      sig_flush_db2_reg => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_5\,
      sig_inhibit_rdy_n => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_reg2_reg => I_ADDR_CNTL_n_5,
      sig_last_mmap_dbeat_reg_reg => I_RD_DATA_CNTL_n_0,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      sig_wr_fifo => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\,
      wr_en => sig_good_sin_strm_dbeat
    );
I_ADDR_CNTL: entity work.system_axi_vdma_1_0_axi_datamover_addr_cntl
     port map (
      SR(0) => sig_stream_rst,
      \in\(38) => sig_calc_error_reg,
      \in\(37) => sig_mstr2addr_burst(0),
      \in\(36 downto 32) => sig_byte_change_minus1_im2(7 downto 3),
      \in\(31 downto 3) => sig_mstr2addr_addr(31 downto 3),
      \in\(2 downto 0) => sig_xfer_addr_reg(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(4 downto 0) => m_axi_mm2s_arlen(4 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => m_axi_mm2s_arsize(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      \out\ => I_ADDR_CNTL_n_0,
      \sig_addr_posted_cntr_reg[2]\ => sig_addr2data_addr_posted,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_cmplt_reg => I_ADDR_CNTL_n_9,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_2 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_reg => I_ADDR_CNTL_n_4,
      sig_init_done_reg_0 => I_ADDR_CNTL_n_5,
      sig_init_done_reg_1 => I_ADDR_CNTL_n_6,
      sig_init_done_reg_2 => I_ADDR_CNTL_n_7,
      sig_init_reg => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_CMD_STATUS: entity work.system_axi_vdma_1_0_axi_datamover_cmd_status
     port map (
      FIFO_Full_reg(0) => Q(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => I_CMD_STATUS_n_0,
      Q(0) => \I_CMD_FIFO/sig_rd_empty\,
      SR(0) => sig_stream_rst,
      cmnd_wr => cmnd_wr,
      decerr_i => decerr_i,
      \in\(0) => sig_calc_error_reg,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(50 downto 17) => sig_cmd2mstr_command(63 downto 30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      p_59_out => p_59_out,
      p_61_out => p_61_out,
      \s_axis_cmd_tdata_reg[63]\(48 downto 0) => \in\(48 downto 0),
      s_axis_cmd_tvalid_reg(0) => s_axis_cmd_tvalid_reg(0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg => I_MSTR_PCC_n_47,
      sig_calc_error_reg_reg => I_CMD_STATUS_n_61,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_reg2_reg => I_ADDR_CNTL_n_4,
      sig_init_reg2_reg_0 => I_ADDR_CNTL_n_7,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_rd_sts_slverr_reg_reg => I_CMD_STATUS_n_62,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sm_halt_reg => sig_sm_halt_reg,
      slverr_i => slverr_i,
      sts_tready_reg => sts_tready_reg
    );
I_MSTR_PCC: entity work.system_axi_vdma_1_0_axi_datamover_pcc
     port map (
      FIFO_Full_reg => I_MSTR_PCC_n_47,
      FIFO_Full_reg_0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2\,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\(0) => sig_mstr2sf_drr,
      Q(0) => \I_CMD_FIFO/sig_rd_empty\,
      SR(0) => sig_stream_rst,
      \in\(38) => sig_calc_error_reg,
      \in\(37) => sig_mstr2addr_burst(0),
      \in\(36 downto 32) => sig_byte_change_minus1_im2(7 downto 3),
      \in\(31 downto 3) => sig_mstr2addr_addr(31 downto 3),
      \in\(2 downto 0) => sig_xfer_addr_reg(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(50 downto 17) => sig_cmd2mstr_command(63 downto 30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_reg_reg_0 => I_CMD_STATUS_n_61,
      sig_inhibit_rdy_n => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_sequential => sig_mstr2data_sequential,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_next_cmd_cmplt_reg_reg(17) => sig_mstr2data_cmd_cmplt,
      sig_next_cmd_cmplt_reg_reg(16) => sig_mstr2data_eof,
      sig_next_cmd_cmplt_reg_reg(15 downto 8) => sig_mstr2data_last_strb(7 downto 0),
      sig_next_cmd_cmplt_reg_reg(7 downto 0) => sig_xfer_strt_strb2use_im3(7 downto 0),
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\,
      sig_wr_fifo_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\,
      sig_wr_fifo_1 => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\
    );
I_RD_DATA_CNTL: entity work.system_axi_vdma_1_0_axi_datamover_rddata_cntl
     port map (
      FIFO_Full_reg => I_CMD_STATUS_n_0,
      SR(0) => sig_stream_rst,
      din(10) => sig_rdc2dre_flush,
      din(9) => sig_data2sf_cmd_cmplt,
      din(8) => sig_rdc2sf_wlast,
      din(7 downto 0) => sig_rdc2sf_wstrb(7 downto 0),
      full => sig_data_fifo_full,
      \in\(24) => sig_calc_error_reg,
      \in\(23) => sig_mstr2data_cmd_cmplt,
      \in\(22) => sig_mstr2data_sequential,
      \in\(21) => sig_mstr2data_eof,
      \in\(20 downto 13) => sig_mstr2data_last_strb(7 downto 0),
      \in\(12 downto 5) => sig_xfer_strt_strb2use_im3(7 downto 0),
      \in\(4 downto 0) => sig_byte_change_minus1_im2(7 downto 3),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      mm2s_halt_cmplt => \^mm2s_halt_cmplt\,
      \sig_addr_posted_cntr_reg[2]_0\ => I_RD_DATA_CNTL_n_0,
      sig_calc_error_reg_reg => I_ADDR_CNTL_n_9,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_halt_cmplt_reg => I_RD_DATA_CNTL_n_22,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_reg2_reg => I_ADDR_CNTL_n_6,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_posted_to_axi_reg => sig_addr2data_addr_posted,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg(1) => sig_rsc2stat_status(6),
      sig_rd_sts_slverr_reg_reg(0) => sig_rsc2stat_status(4),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_s_h_halt_reg_reg => I_RESET_n_5,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\,
      wr_en => sig_good_sin_strm_dbeat
    );
I_RD_STATUS_CNTLR: entity work.system_axi_vdma_1_0_axi_datamover_rd_status_cntl
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_inhibit_rdy_n_reg => I_CMD_STATUS_n_62,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_RESET: entity work.system_axi_vdma_1_0_axi_datamover_reset
     port map (
      SR(0) => sig_stream_rst,
      datamover_idle => datamover_idle,
      datamover_idle_reg => datamover_idle_reg,
      \dmacr_i_reg[0]\(0) => \dmacr_i_reg[0]\(0),
      halt_i_reg => halt_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => \^mm2s_halt_cmplt\,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => I_RESET_n_5,
      sig_next_calc_error_reg_reg => I_RD_DATA_CNTL_n_22,
      sig_rst2all_stop_request => sig_rst2all_stop_request
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_fifo_generator_v13_2_1 is
  port (
    WR_EN : out STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axis_fifo_ainit_nosync_reg : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    dm2linebuf_mm2s_tvalid : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    dm2linebuf_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end system_axi_vdma_1_0_fifo_generator_v13_2_1;

architecture STRUCTURE of system_axi_vdma_1_0_fifo_generator_v13_2_1 is
begin
inst_fifo_gen: entity work.system_axi_vdma_1_0_fifo_generator_v13_2_1_synth
     port map (
      DIN(1 downto 0) => DIN(1 downto 0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(3 downto 0) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(3 downto 0),
      WR_EN => WR_EN,
      dm2linebuf_mm2s_tdata(31 downto 0) => dm2linebuf_mm2s_tdata(31 downto 0),
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      fifo_dout(37 downto 0) => fifo_dout(37 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\ => \out\,
      p_27_out => p_27_out,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_fifo_ainit_nosync_reg => s_axis_fifo_ainit_nosync_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover is
  port (
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    dm2linebuf_mm2s_tvalid : out STD_LOGIC;
    sig_tlast_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    datamover_idle_reg : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_strb_skid_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_strb_skid_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_strb_skid_reg_reg[1]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_strb_skid_reg_reg[1]_2\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_dre_tvalid_i_reg : in STD_LOGIC;
    \dmacr_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    wr_tmp : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end system_axi_vdma_1_0_axi_datamover;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover is
begin
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.system_axi_vdma_1_0_axi_datamover_mm2s_full_wrap
     port map (
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      datamover_idle => datamover_idle,
      datamover_idle_reg => datamover_idle_reg,
      decerr_i => decerr_i,
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      \dmacr_i_reg[0]\(0) => \dmacr_i_reg[0]\(0),
      halt_i_reg => halt_i_reg,
      \in\(48 downto 0) => \in\(48 downto 0),
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(4 downto 0) => m_axi_mm2s_arlen(4 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => m_axi_mm2s_arsize(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => \out\,
      p_59_out => p_59_out,
      p_61_out => p_61_out,
      s_axis_cmd_tvalid_reg(0) => s_axis_cmd_tvalid_reg(0),
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      \sig_strb_skid_reg_reg[1]\(8 downto 0) => \sig_strb_skid_reg_reg[1]\(8 downto 0),
      \sig_strb_skid_reg_reg[1]_0\(8 downto 0) => \sig_strb_skid_reg_reg[1]_0\(8 downto 0),
      \sig_strb_skid_reg_reg[1]_1\(8 downto 0) => \sig_strb_skid_reg_reg[1]_1\(8 downto 0),
      \sig_strb_skid_reg_reg[1]_2\(8 downto 0) => \sig_strb_skid_reg_reg[1]_2\(8 downto 0),
      sig_tlast_out_reg(0) => sig_tlast_out_reg(0),
      slverr_i => slverr_i,
      sts_tready_reg => sts_tready_reg,
      wr_tmp => wr_tmp
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_afifo_builtin is
  port (
    WR_EN : out STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axis_fifo_ainit_nosync_reg : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    dm2linebuf_mm2s_tvalid : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    dm2linebuf_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end system_axi_vdma_1_0_axi_vdma_afifo_builtin;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_afifo_builtin is
begin
fg_builtin_fifo_inst: entity work.system_axi_vdma_1_0_fifo_generator_v13_2_1
     port map (
      DIN(1 downto 0) => DIN(1 downto 0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(3 downto 0) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(3 downto 0),
      WR_EN => WR_EN,
      dm2linebuf_mm2s_tdata(31 downto 0) => dm2linebuf_mm2s_tdata(31 downto 0),
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      fifo_dout(37 downto 0) => fifo_dout(37 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\ => \out\,
      p_27_out => p_27_out,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_fifo_ainit_nosync_reg => s_axis_fifo_ainit_nosync_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_mm2s_linebuf is
  port (
    \out\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\ : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axis_fifo_ainit_nosync : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \r0_user_reg[0]\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_tmp : out STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC;
    \r0_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \r0_keep_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    p_83_out : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    halt_i_reg : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    dm2linebuf_mm2s_tvalid : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    p_85_out : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    dm2linebuf_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_tlast_out_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_axi_vdma_1_0_axi_vdma_mm2s_linebuf;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_mm2s_linebuf is
  signal \^din\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1_n_0\ : STD_LOGIC;
  signal all_lines_xfred : STD_LOGIC;
  signal crnt_vsize_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg : string;
  attribute async_reg of crnt_vsize_cdc_tig : signal is "true";
  signal crnt_vsize_d1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of crnt_vsize_d1 : signal is "true";
  signal data_count_ae_threshold_cdc_tig : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg of data_count_ae_threshold_cdc_tig : signal is "true";
  signal data_count_ae_threshold_d1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg of data_count_ae_threshold_d1 : signal is "true";
  signal fifo_dout : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^m_axis_fifo_ainit_nosync\ : STD_LOGIC;
  signal m_axis_tlast_d1 : STD_LOGIC;
  signal m_axis_tready_d1 : STD_LOGIC;
  signal m_axis_tvalid_d1 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \minusOp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal \^p_11_out\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal s_axis_fifo_ainit_nosync_reg : STD_LOGIC;
  signal vsize_counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9]\ : label is "yes";
begin
  DIN(0) <= \^din\(0);
  \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(12 downto 0) <= crnt_vsize_d1(12 downto 0);
  m_axis_fifo_ainit_nosync <= \^m_axis_fifo_ainit_nosync\;
  p_11_out <= \^p_11_out\;
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized3\
     port map (
      \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\ => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      p_0_in => p_0_in,
      p_0_out => p_0_out,
      scndry_reset2 => scndry_reset2
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized3_15\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      SR(0) => \^m_axis_fifo_ainit_nosync\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      p_0_in => p_0_in,
      scndry_reset2 => scndry_reset2,
      sig_last_reg_out_reg => \^p_11_out\
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized3_16\
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      p_0_in => p_0_in,
      p_1_out => p_1_out,
      p_83_out => p_83_out,
      scndry_reset2 => scndry_reset2
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(0),
      Q => crnt_vsize_cdc_tig(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(10),
      Q => crnt_vsize_cdc_tig(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(11),
      Q => crnt_vsize_cdc_tig(11),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(12),
      Q => crnt_vsize_cdc_tig(12),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(1),
      Q => crnt_vsize_cdc_tig(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(2),
      Q => crnt_vsize_cdc_tig(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(3),
      Q => crnt_vsize_cdc_tig(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(4),
      Q => crnt_vsize_cdc_tig(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(5),
      Q => crnt_vsize_cdc_tig(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(6),
      Q => crnt_vsize_cdc_tig(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(7),
      Q => crnt_vsize_cdc_tig(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(8),
      Q => crnt_vsize_cdc_tig(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(9),
      Q => crnt_vsize_cdc_tig(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(0),
      Q => crnt_vsize_d1(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(10),
      Q => crnt_vsize_d1(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(11),
      Q => crnt_vsize_d1(11),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(12),
      Q => crnt_vsize_d1(12),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(1),
      Q => crnt_vsize_d1(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(2),
      Q => crnt_vsize_d1(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(3),
      Q => crnt_vsize_d1(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(4),
      Q => crnt_vsize_d1(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(5),
      Q => crnt_vsize_d1(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(6),
      Q => crnt_vsize_d1(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(7),
      Q => crnt_vsize_d1(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(8),
      Q => crnt_vsize_d1(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(9),
      Q => crnt_vsize_d1(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(0),
      Q => data_count_ae_threshold_d1(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(10),
      Q => data_count_ae_threshold_d1(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(1),
      Q => data_count_ae_threshold_d1(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(2),
      Q => data_count_ae_threshold_d1(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(3),
      Q => data_count_ae_threshold_d1(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(4),
      Q => data_count_ae_threshold_d1(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(5),
      Q => data_count_ae_threshold_d1(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(6),
      Q => data_count_ae_threshold_d1(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(7),
      Q => data_count_ae_threshold_d1(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(8),
      Q => data_count_ae_threshold_d1(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(9),
      Q => data_count_ae_threshold_d1(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO\: entity work.system_axi_vdma_1_0_axi_vdma_afifo_builtin
     port map (
      DIN(1) => \^din\(0),
      DIN(0) => sig_tlast_out_reg(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(3 downto 0) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(3 downto 0),
      WR_EN => wr_tmp,
      dm2linebuf_mm2s_tdata(31 downto 0) => dm2linebuf_mm2s_tdata(31 downto 0),
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      fifo_dout(37 downto 0) => fifo_dout(37 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\ => p_4_in,
      p_27_out => p_27_out,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_fifo_ainit_nosync_reg => s_axis_fifo_ainit_nosync_reg,
      sig_s_ready_out_reg => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_2\
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halt_i_reg,
      Q => \^din\(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID\: entity work.system_axi_vdma_1_0_axi_vdma_skid_buf
     port map (
      E(0) => E(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_2\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6\,
      SR(0) => \^m_axis_fifo_ainit_nosync\,
      fifo_dout(37 downto 0) => fifo_dout(37 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\ => \out\,
      p_11_out => \^p_11_out\,
      p_19_out => p_19_out,
      p_4_out => p_4_out,
      p_85_out => p_85_out,
      \r0_data_reg[31]\(31 downto 0) => \r0_data_reg[31]\(31 downto 0),
      \r0_keep_reg[3]\(3 downto 0) => \r0_keep_reg[3]\(3 downto 0),
      \r0_user_reg[0]\ => \r0_user_reg[0]\,
      \sig_data_skid_reg_reg[15]_0\ => p_4_in
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5\,
      Q => m_axis_tlast_d1,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \state_reg[0]\,
      Q => m_axis_tready_d1,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6\,
      Q => m_axis_tvalid_d1,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => vsize_counter(0),
      I1 => m_axis_tlast_d1,
      I2 => m_axis_tvalid_d1,
      I3 => m_axis_tready_d1,
      I4 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      I5 => p_19_out,
      O => all_lines_xfred
    );
\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => all_lines_xfred,
      Q => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0\,
      S => SR(0)
    );
\GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_axis_fifo_ainit_nosync,
      Q => s_axis_fifo_ainit_nosync_reg,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_19_out,
      I1 => crnt_vsize_d1(0),
      I2 => vsize_counter(0),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => crnt_vsize_d1(10),
      I2 => minusOp(10),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => crnt_vsize_d1(11),
      I2 => minusOp(11),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCCCCCECCCCCCC"
    )
        port map (
      I0 => vsize_counter(0),
      I1 => p_19_out,
      I2 => m_axis_tlast_d1,
      I3 => m_axis_tvalid_d1,
      I4 => m_axis_tready_d1,
      I5 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => crnt_vsize_d1(12),
      I2 => minusOp(12),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0\,
      I1 => vsize_counter(6),
      I2 => vsize_counter(5),
      I3 => vsize_counter(8),
      I4 => vsize_counter(7),
      I5 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFFFFFF"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      I1 => m_axis_tready_d1,
      I2 => m_axis_tvalid_d1,
      I3 => m_axis_tlast_d1,
      I4 => vsize_counter(0),
      I5 => p_19_out,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(10),
      I1 => vsize_counter(9),
      I2 => vsize_counter(12),
      I3 => vsize_counter(11),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(2),
      I1 => vsize_counter(1),
      I2 => vsize_counter(4),
      I3 => vsize_counter(3),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => crnt_vsize_d1(1),
      I2 => minusOp(1),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => crnt_vsize_d1(2),
      I2 => minusOp(2),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => crnt_vsize_d1(3),
      I2 => minusOp(3),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => crnt_vsize_d1(4),
      I2 => minusOp(4),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => crnt_vsize_d1(5),
      I2 => minusOp(5),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => crnt_vsize_d1(6),
      I2 => minusOp(6),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => crnt_vsize_d1(7),
      I2 => minusOp(7),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => crnt_vsize_d1(8),
      I2 => minusOp(8),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_19_out,
      I1 => crnt_vsize_d1(9),
      I2 => minusOp(9),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1_n_0\,
      Q => vsize_counter(0),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1_n_0\,
      Q => vsize_counter(10),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1_n_0\,
      Q => vsize_counter(11),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0\,
      Q => vsize_counter(12),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1_n_0\,
      Q => vsize_counter(1),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1_n_0\,
      Q => vsize_counter(2),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1_n_0\,
      Q => vsize_counter(3),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1_n_0\,
      Q => vsize_counter(4),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1_n_0\,
      Q => vsize_counter(5),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1_n_0\,
      Q => vsize_counter(6),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1_n_0\,
      Q => vsize_counter(7),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1_n_0\,
      Q => vsize_counter(8),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1_n_0\,
      Q => vsize_counter(9),
      R => SR(0)
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => vsize_counter(0),
      DI(3 downto 0) => vsize_counter(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \minusOp_carry_i_1__0_n_0\,
      S(2) => \minusOp_carry_i_2__0_n_0\,
      S(1) => \minusOp_carry_i_3__0_n_0\,
      S(0) => \minusOp_carry_i_4__0_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vsize_counter(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \minusOp_carry__0_i_1__0_n_0\,
      S(2) => \minusOp_carry__0_i_2__0_n_0\,
      S(1) => \minusOp_carry__0_i_3__0_n_0\,
      S(0) => \minusOp_carry__0_i_4__0_n_0\
    );
\minusOp_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(8),
      O => \minusOp_carry__0_i_1__0_n_0\
    );
\minusOp_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(7),
      O => \minusOp_carry__0_i_2__0_n_0\
    );
\minusOp_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(6),
      O => \minusOp_carry__0_i_3__0_n_0\
    );
\minusOp_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(5),
      O => \minusOp_carry__0_i_4__0_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => vsize_counter(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \minusOp_carry__1_i_1__0_n_0\,
      S(2) => \minusOp_carry__1_i_2__0_n_0\,
      S(1) => \minusOp_carry__1_i_3__0_n_0\,
      S(0) => \minusOp_carry__1_i_4__0_n_0\
    );
\minusOp_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(12),
      O => \minusOp_carry__1_i_1__0_n_0\
    );
\minusOp_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(11),
      O => \minusOp_carry__1_i_2__0_n_0\
    );
\minusOp_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(10),
      O => \minusOp_carry__1_i_3__0_n_0\
    );
\minusOp_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(9),
      O => \minusOp_carry__1_i_4__0_n_0\
    );
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(4),
      O => \minusOp_carry_i_1__0_n_0\
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(3),
      O => \minusOp_carry_i_2__0_n_0\
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(2),
      O => \minusOp_carry_i_3__0_n_0\
    );
\minusOp_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(1),
      O => \minusOp_carry_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_fsync : in STD_LOGIC;
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_fsync : in STD_LOGIC;
    s2mm_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_buffer_empty : out STD_LOGIC;
    mm2s_buffer_almost_empty : out STD_LOGIC;
    s2mm_buffer_full : out STD_LOGIC;
    s2mm_buffer_almost_full : out STD_LOGIC;
    mm2s_fsync_out : out STD_LOGIC;
    s2mm_fsync_out : out STD_LOGIC;
    mm2s_prmtr_update : out STD_LOGIC;
    s2mm_prmtr_update : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_vdma_tstvec : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of system_axi_vdma_1_0_axi_vdma : entity is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_VERT_FLIP : integer;
  attribute C_ENABLE_VERT_FLIP of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of system_axi_vdma_1_0_axi_vdma : entity is "zynq";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of system_axi_vdma_1_0_axi_vdma : entity is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of system_axi_vdma_1_0_axi_vdma : entity is 3;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of system_axi_vdma_1_0_axi_vdma : entity is 2048;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of system_axi_vdma_1_0_axi_vdma : entity is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of system_axi_vdma_1_0_axi_vdma : entity is 32;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 24;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of system_axi_vdma_1_0_axi_vdma : entity is 512;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of system_axi_vdma_1_0_axi_vdma : entity is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of system_axi_vdma_1_0_axi_vdma : entity is 8;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 32;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of system_axi_vdma_1_0_axi_vdma : entity is 2;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_axi_vdma_1_0_axi_vdma : entity is "yes";
  attribute ip_group : string;
  attribute ip_group of system_axi_vdma_1_0_axi_vdma : entity is "LOGICORE";
  attribute iptype : string;
  attribute iptype of system_axi_vdma_1_0_axi_vdma : entity is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of system_axi_vdma_1_0_axi_vdma : entity is "TRUE";
end system_axi_vdma_1_0_axi_vdma;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_50 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_51 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_52 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_53 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_54 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_55 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_56 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_57 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_58 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_59 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_60 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_61 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_62 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_63 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_64 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_65 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_66 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_67 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_68 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_69 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_70 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_71 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_72 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_73 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_74 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_75 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_76 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_77 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_78 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_79 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_80 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_81 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_82 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_85 : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/wr_tmp\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\ : STD_LOGIC;
  signal \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/halt_i0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_32\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_40\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_33\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_34\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_2\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_23\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_144\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_166\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_167\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_168\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_169\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_175\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_176\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_66\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_76\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_79\ : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_0 : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_20 : STD_LOGIC;
  signal \I_CMDSTS/decerr_i\ : STD_LOGIC;
  signal \I_CMDSTS/interr_i\ : STD_LOGIC;
  signal \I_CMDSTS/s_axis_cmd_tvalid0\ : STD_LOGIC;
  signal \I_CMDSTS/slverr_i\ : STD_LOGIC;
  signal \I_DMA_REGISTER/p_1_out\ : STD_LOGIC;
  signal \I_DMA_REGISTER/p_2_out\ : STD_LOGIC;
  signal \I_DMA_REGISTER/reset_counts\ : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_12 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_6 : STD_LOGIC;
  signal I_RST_MODULE_n_11 : STD_LOGIC;
  signal I_RST_MODULE_n_15 : STD_LOGIC;
  signal I_RST_MODULE_n_16 : STD_LOGIC;
  signal I_RST_MODULE_n_17 : STD_LOGIC;
  signal I_RST_MODULE_n_18 : STD_LOGIC;
  signal I_RST_MODULE_n_19 : STD_LOGIC;
  signal \I_SM/cmnds_queued0\ : STD_LOGIC;
  signal \I_STS_MNGR/datamover_idle\ : STD_LOGIC;
  signal ch1_delay_cnt_en : STD_LOGIC;
  signal cmnd_wr : STD_LOGIC;
  signal dm2linebuf_mm2s_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dm2linebuf_mm2s_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dm2linebuf_mm2s_tlast : STD_LOGIC;
  signal dm2linebuf_mm2s_tvalid : STD_LOGIC;
  signal dma_err : STD_LOGIC;
  signal initial_frame : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_mm2s_arlen\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^m_axi_mm2s_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m_axis_fifo_ainit_nosync : STD_LOGIC;
  signal mask_fsync_out_i : STD_LOGIC;
  signal mm2s_axi2ip_rdaddr : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal mm2s_axi2ip_wrce : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal mm2s_axi2ip_wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_axis_resetn : STD_LOGIC;
  signal mm2s_dly_irq_set : STD_LOGIC;
  signal mm2s_dm_prmry_resetn : STD_LOGIC;
  signal mm2s_halt : STD_LOGIC;
  signal mm2s_halt_cmplt : STD_LOGIC;
  signal mm2s_ioc_irq_set : STD_LOGIC;
  signal mm2s_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mm2s_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mm2s_prmry_resetn : STD_LOGIC;
  signal mm2s_reg_module_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mm2s_reg_module_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mm2s_reg_module_strt_addr[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_reg_module_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_2_out_0 : STD_LOGIC;
  signal p_34_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_36_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_39_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_4_out_1 : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_52_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_53_out : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_60_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_61_out : STD_LOGIC;
  signal p_68_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_71_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_79_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_81_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_82_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_83_out : STD_LOGIC;
  signal p_85_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal prmtr_update_complete : STD_LOGIC;
  signal s_axi_lite_resetn : STD_LOGIC;
  signal s_axis_fifo_ainit_nosync : STD_LOGIC;
  signal s_valid0 : STD_LOGIC;
  signal sof_flag : STD_LOGIC;
  signal stop_i : STD_LOGIC;
  signal valid_frame_sync_d2 : STD_LOGIC;
begin
  axi_vdma_tstvec(63) <= \<const0>\;
  axi_vdma_tstvec(62) <= \<const0>\;
  axi_vdma_tstvec(61) <= \<const0>\;
  axi_vdma_tstvec(60) <= \<const0>\;
  axi_vdma_tstvec(59) <= \<const0>\;
  axi_vdma_tstvec(58) <= \<const0>\;
  axi_vdma_tstvec(57) <= \<const0>\;
  axi_vdma_tstvec(56) <= \<const0>\;
  axi_vdma_tstvec(55) <= \<const0>\;
  axi_vdma_tstvec(54) <= \<const0>\;
  axi_vdma_tstvec(53) <= \<const0>\;
  axi_vdma_tstvec(52) <= \<const0>\;
  axi_vdma_tstvec(51) <= \<const0>\;
  axi_vdma_tstvec(50) <= \<const0>\;
  axi_vdma_tstvec(49) <= \<const0>\;
  axi_vdma_tstvec(48) <= \<const0>\;
  axi_vdma_tstvec(47) <= \<const0>\;
  axi_vdma_tstvec(46) <= \<const0>\;
  axi_vdma_tstvec(45) <= \<const0>\;
  axi_vdma_tstvec(44) <= \<const0>\;
  axi_vdma_tstvec(43) <= \<const0>\;
  axi_vdma_tstvec(42) <= \<const0>\;
  axi_vdma_tstvec(41) <= \<const0>\;
  axi_vdma_tstvec(40) <= \<const0>\;
  axi_vdma_tstvec(39) <= \<const0>\;
  axi_vdma_tstvec(38) <= \<const0>\;
  axi_vdma_tstvec(37) <= \<const0>\;
  axi_vdma_tstvec(36) <= \<const0>\;
  axi_vdma_tstvec(35) <= \<const0>\;
  axi_vdma_tstvec(34) <= \<const0>\;
  axi_vdma_tstvec(33) <= \<const0>\;
  axi_vdma_tstvec(32) <= \<const0>\;
  axi_vdma_tstvec(31) <= \<const0>\;
  axi_vdma_tstvec(30) <= \<const0>\;
  axi_vdma_tstvec(29) <= \<const0>\;
  axi_vdma_tstvec(28) <= \<const0>\;
  axi_vdma_tstvec(27) <= \<const0>\;
  axi_vdma_tstvec(26) <= \<const0>\;
  axi_vdma_tstvec(25) <= \<const0>\;
  axi_vdma_tstvec(24) <= \<const0>\;
  axi_vdma_tstvec(23) <= \<const0>\;
  axi_vdma_tstvec(22) <= \<const0>\;
  axi_vdma_tstvec(21) <= \<const0>\;
  axi_vdma_tstvec(20) <= \<const0>\;
  axi_vdma_tstvec(19) <= \<const0>\;
  axi_vdma_tstvec(18) <= \<const0>\;
  axi_vdma_tstvec(17) <= \<const0>\;
  axi_vdma_tstvec(16) <= \<const0>\;
  axi_vdma_tstvec(15) <= \<const0>\;
  axi_vdma_tstvec(14) <= \<const0>\;
  axi_vdma_tstvec(13) <= \<const0>\;
  axi_vdma_tstvec(12) <= \<const0>\;
  axi_vdma_tstvec(11) <= \<const0>\;
  axi_vdma_tstvec(10) <= \<const0>\;
  axi_vdma_tstvec(9) <= \<const0>\;
  axi_vdma_tstvec(8) <= \<const0>\;
  axi_vdma_tstvec(7) <= \<const0>\;
  axi_vdma_tstvec(6) <= \<const0>\;
  axi_vdma_tstvec(5) <= \<const0>\;
  axi_vdma_tstvec(4) <= \<const0>\;
  axi_vdma_tstvec(3) <= \<const0>\;
  axi_vdma_tstvec(2) <= \<const0>\;
  axi_vdma_tstvec(1) <= \<const0>\;
  axi_vdma_tstvec(0) <= \<const0>\;
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const1>\;
  m_axi_mm2s_arcache(0) <= \<const1>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4 downto 0) <= \^m_axi_mm2s_arlen\(4 downto 0);
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1 downto 0) <= \^m_axi_mm2s_arsize\(1 downto 0);
  m_axi_s2mm_awaddr(31) <= \<const0>\;
  m_axi_s2mm_awaddr(30) <= \<const0>\;
  m_axi_s2mm_awaddr(29) <= \<const0>\;
  m_axi_s2mm_awaddr(28) <= \<const0>\;
  m_axi_s2mm_awaddr(27) <= \<const0>\;
  m_axi_s2mm_awaddr(26) <= \<const0>\;
  m_axi_s2mm_awaddr(25) <= \<const0>\;
  m_axi_s2mm_awaddr(24) <= \<const0>\;
  m_axi_s2mm_awaddr(23) <= \<const0>\;
  m_axi_s2mm_awaddr(22) <= \<const0>\;
  m_axi_s2mm_awaddr(21) <= \<const0>\;
  m_axi_s2mm_awaddr(20) <= \<const0>\;
  m_axi_s2mm_awaddr(19) <= \<const0>\;
  m_axi_s2mm_awaddr(18) <= \<const0>\;
  m_axi_s2mm_awaddr(17) <= \<const0>\;
  m_axi_s2mm_awaddr(16) <= \<const0>\;
  m_axi_s2mm_awaddr(15) <= \<const0>\;
  m_axi_s2mm_awaddr(14) <= \<const0>\;
  m_axi_s2mm_awaddr(13) <= \<const0>\;
  m_axi_s2mm_awaddr(12) <= \<const0>\;
  m_axi_s2mm_awaddr(11) <= \<const0>\;
  m_axi_s2mm_awaddr(10) <= \<const0>\;
  m_axi_s2mm_awaddr(9) <= \<const0>\;
  m_axi_s2mm_awaddr(8) <= \<const0>\;
  m_axi_s2mm_awaddr(7) <= \<const0>\;
  m_axi_s2mm_awaddr(6) <= \<const0>\;
  m_axi_s2mm_awaddr(5) <= \<const0>\;
  m_axi_s2mm_awaddr(4) <= \<const0>\;
  m_axi_s2mm_awaddr(3) <= \<const0>\;
  m_axi_s2mm_awaddr(2) <= \<const0>\;
  m_axi_s2mm_awaddr(1) <= \<const0>\;
  m_axi_s2mm_awaddr(0) <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \<const0>\;
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const0>\;
  m_axi_s2mm_awcache(0) <= \<const0>\;
  m_axi_s2mm_awlen(7) <= \<const0>\;
  m_axi_s2mm_awlen(6) <= \<const0>\;
  m_axi_s2mm_awlen(5) <= \<const0>\;
  m_axi_s2mm_awlen(4) <= \<const0>\;
  m_axi_s2mm_awlen(3) <= \<const0>\;
  m_axi_s2mm_awlen(2) <= \<const0>\;
  m_axi_s2mm_awlen(1) <= \<const0>\;
  m_axi_s2mm_awlen(0) <= \<const0>\;
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1) <= \<const0>\;
  m_axi_s2mm_awsize(0) <= \<const0>\;
  m_axi_s2mm_awvalid <= \<const0>\;
  m_axi_s2mm_bready <= \<const0>\;
  m_axi_s2mm_wdata(63) <= \<const0>\;
  m_axi_s2mm_wdata(62) <= \<const0>\;
  m_axi_s2mm_wdata(61) <= \<const0>\;
  m_axi_s2mm_wdata(60) <= \<const0>\;
  m_axi_s2mm_wdata(59) <= \<const0>\;
  m_axi_s2mm_wdata(58) <= \<const0>\;
  m_axi_s2mm_wdata(57) <= \<const0>\;
  m_axi_s2mm_wdata(56) <= \<const0>\;
  m_axi_s2mm_wdata(55) <= \<const0>\;
  m_axi_s2mm_wdata(54) <= \<const0>\;
  m_axi_s2mm_wdata(53) <= \<const0>\;
  m_axi_s2mm_wdata(52) <= \<const0>\;
  m_axi_s2mm_wdata(51) <= \<const0>\;
  m_axi_s2mm_wdata(50) <= \<const0>\;
  m_axi_s2mm_wdata(49) <= \<const0>\;
  m_axi_s2mm_wdata(48) <= \<const0>\;
  m_axi_s2mm_wdata(47) <= \<const0>\;
  m_axi_s2mm_wdata(46) <= \<const0>\;
  m_axi_s2mm_wdata(45) <= \<const0>\;
  m_axi_s2mm_wdata(44) <= \<const0>\;
  m_axi_s2mm_wdata(43) <= \<const0>\;
  m_axi_s2mm_wdata(42) <= \<const0>\;
  m_axi_s2mm_wdata(41) <= \<const0>\;
  m_axi_s2mm_wdata(40) <= \<const0>\;
  m_axi_s2mm_wdata(39) <= \<const0>\;
  m_axi_s2mm_wdata(38) <= \<const0>\;
  m_axi_s2mm_wdata(37) <= \<const0>\;
  m_axi_s2mm_wdata(36) <= \<const0>\;
  m_axi_s2mm_wdata(35) <= \<const0>\;
  m_axi_s2mm_wdata(34) <= \<const0>\;
  m_axi_s2mm_wdata(33) <= \<const0>\;
  m_axi_s2mm_wdata(32) <= \<const0>\;
  m_axi_s2mm_wdata(31) <= \<const0>\;
  m_axi_s2mm_wdata(30) <= \<const0>\;
  m_axi_s2mm_wdata(29) <= \<const0>\;
  m_axi_s2mm_wdata(28) <= \<const0>\;
  m_axi_s2mm_wdata(27) <= \<const0>\;
  m_axi_s2mm_wdata(26) <= \<const0>\;
  m_axi_s2mm_wdata(25) <= \<const0>\;
  m_axi_s2mm_wdata(24) <= \<const0>\;
  m_axi_s2mm_wdata(23) <= \<const0>\;
  m_axi_s2mm_wdata(22) <= \<const0>\;
  m_axi_s2mm_wdata(21) <= \<const0>\;
  m_axi_s2mm_wdata(20) <= \<const0>\;
  m_axi_s2mm_wdata(19) <= \<const0>\;
  m_axi_s2mm_wdata(18) <= \<const0>\;
  m_axi_s2mm_wdata(17) <= \<const0>\;
  m_axi_s2mm_wdata(16) <= \<const0>\;
  m_axi_s2mm_wdata(15) <= \<const0>\;
  m_axi_s2mm_wdata(14) <= \<const0>\;
  m_axi_s2mm_wdata(13) <= \<const0>\;
  m_axi_s2mm_wdata(12) <= \<const0>\;
  m_axi_s2mm_wdata(11) <= \<const0>\;
  m_axi_s2mm_wdata(10) <= \<const0>\;
  m_axi_s2mm_wdata(9) <= \<const0>\;
  m_axi_s2mm_wdata(8) <= \<const0>\;
  m_axi_s2mm_wdata(7) <= \<const0>\;
  m_axi_s2mm_wdata(6) <= \<const0>\;
  m_axi_s2mm_wdata(5) <= \<const0>\;
  m_axi_s2mm_wdata(4) <= \<const0>\;
  m_axi_s2mm_wdata(3) <= \<const0>\;
  m_axi_s2mm_wdata(2) <= \<const0>\;
  m_axi_s2mm_wdata(1) <= \<const0>\;
  m_axi_s2mm_wdata(0) <= \<const0>\;
  m_axi_s2mm_wlast <= \<const0>\;
  m_axi_s2mm_wstrb(7) <= \<const0>\;
  m_axi_s2mm_wstrb(6) <= \<const0>\;
  m_axi_s2mm_wstrb(5) <= \<const0>\;
  m_axi_s2mm_wstrb(4) <= \<const0>\;
  m_axi_s2mm_wstrb(3) <= \<const0>\;
  m_axi_s2mm_wstrb(2) <= \<const0>\;
  m_axi_s2mm_wstrb(1) <= \<const0>\;
  m_axi_s2mm_wstrb(0) <= \<const0>\;
  m_axi_s2mm_wvalid <= \<const0>\;
  m_axi_sg_araddr(31) <= \<const0>\;
  m_axi_sg_araddr(30) <= \<const0>\;
  m_axi_sg_araddr(29) <= \<const0>\;
  m_axi_sg_araddr(28) <= \<const0>\;
  m_axi_sg_araddr(27) <= \<const0>\;
  m_axi_sg_araddr(26) <= \<const0>\;
  m_axi_sg_araddr(25) <= \<const0>\;
  m_axi_sg_araddr(24) <= \<const0>\;
  m_axi_sg_araddr(23) <= \<const0>\;
  m_axi_sg_araddr(22) <= \<const0>\;
  m_axi_sg_araddr(21) <= \<const0>\;
  m_axi_sg_araddr(20) <= \<const0>\;
  m_axi_sg_araddr(19) <= \<const0>\;
  m_axi_sg_araddr(18) <= \<const0>\;
  m_axi_sg_araddr(17) <= \<const0>\;
  m_axi_sg_araddr(16) <= \<const0>\;
  m_axi_sg_araddr(15) <= \<const0>\;
  m_axi_sg_araddr(14) <= \<const0>\;
  m_axi_sg_araddr(13) <= \<const0>\;
  m_axi_sg_araddr(12) <= \<const0>\;
  m_axi_sg_araddr(11) <= \<const0>\;
  m_axi_sg_araddr(10) <= \<const0>\;
  m_axi_sg_araddr(9) <= \<const0>\;
  m_axi_sg_araddr(8) <= \<const0>\;
  m_axi_sg_araddr(7) <= \<const0>\;
  m_axi_sg_araddr(6) <= \<const0>\;
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const0>\;
  m_axi_sg_arcache(0) <= \<const0>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \<const0>\;
  m_axi_sg_arlen(1) <= \<const0>\;
  m_axi_sg_arlen(0) <= \<const0>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \<const0>\;
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_arvalid <= \<const0>\;
  m_axi_sg_rready <= \<const0>\;
  mm2s_buffer_almost_empty <= \<const0>\;
  mm2s_buffer_empty <= \<const0>\;
  mm2s_fsync_out <= \<const0>\;
  mm2s_prmry_reset_out_n <= \<const1>\;
  mm2s_prmtr_update <= \<const0>\;
  s2mm_buffer_almost_full <= \<const0>\;
  s2mm_buffer_full <= \<const0>\;
  s2mm_frame_ptr_out(5) <= \<const0>\;
  s2mm_frame_ptr_out(4) <= \<const0>\;
  s2mm_frame_ptr_out(3) <= \<const0>\;
  s2mm_frame_ptr_out(2) <= \<const0>\;
  s2mm_frame_ptr_out(1) <= \<const0>\;
  s2mm_frame_ptr_out(0) <= \<const0>\;
  s2mm_fsync_out <= \<const0>\;
  s2mm_introut <= \<const0>\;
  s2mm_prmry_reset_out_n <= \<const1>\;
  s2mm_prmtr_update <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axis_s2mm_tready <= \<const0>\;
AXI_LITE_REG_INTERFACE_I: entity work.system_axi_vdma_1_0_axi_vdma_reg_if
     port map (
      D(31 downto 0) => mm2s_axi2ip_wrdata(31 downto 0),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\(4) => mm2s_reg_module_stride(12),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\(3 downto 1) => mm2s_reg_module_stride(6 downto 4),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\(0) => mm2s_reg_module_stride(0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(4 downto 0) => p_34_out(4 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\ => AXI_LITE_REG_INTERFACE_I_n_79,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\ => AXI_LITE_REG_INTERFACE_I_n_81,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]\ => AXI_LITE_REG_INTERFACE_I_n_80,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_144\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(20 downto 5) => \mm2s_reg_module_strt_addr[0]\(31 downto 16),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(4) => \mm2s_reg_module_strt_addr[0]\(12),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(3 downto 1) => \mm2s_reg_module_strt_addr[0]\(6 downto 4),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(0) => \mm2s_reg_module_strt_addr[0]\(0),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(31 downto 0) => p_82_out(31 downto 0),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159\,
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0) => p_80_out(4 downto 0),
      Q(4 downto 0) => p_81_out(4 downto 0),
      SR(0) => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2\,
      SS(0) => AXI_LITE_REG_INTERFACE_I_n_82,
      dly_irq_reg => AXI_LITE_REG_INTERFACE_I_n_85,
      dly_irq_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62\,
      dma_decerr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_66\,
      dma_interr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60\,
      dma_slverr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65\,
      in0(28) => AXI_LITE_REG_INTERFACE_I_n_50,
      in0(27) => AXI_LITE_REG_INTERFACE_I_n_51,
      in0(26) => AXI_LITE_REG_INTERFACE_I_n_52,
      in0(25) => AXI_LITE_REG_INTERFACE_I_n_53,
      in0(24) => AXI_LITE_REG_INTERFACE_I_n_54,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_55,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_56,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_57,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_58,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_59,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_60,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_61,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_62,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_63,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_64,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_65,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_66,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_67,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_68,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_69,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_70,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_71,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_72,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_73,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_74,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_75,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_76,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_77,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_78,
      ioc_irq_reg => AXI_LITE_REG_INTERFACE_I_n_84,
      ioc_irq_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(6 downto 3) => mm2s_axi2ip_wrce(23 downto 20),
      mm2s_axi2ip_wrce(2) => mm2s_axi2ip_wrce(10),
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_introut => mm2s_introut,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      \out\(2) => mm2s_axi2ip_rdaddr(6),
      \out\(1 downto 0) => mm2s_axi2ip_rdaddr(3 downto 2),
      p_1_out => \I_DMA_REGISTER/p_1_out\,
      p_2_out => \I_DMA_REGISTER/p_2_out\,
      p_71_out => p_71_out,
      p_72_out(27 downto 12) => p_72_out(31 downto 16),
      p_72_out(11 downto 7) => p_72_out(12 downto 8),
      p_72_out(6 downto 0) => p_72_out(6 downto 0),
      p_79_out => p_79_out,
      prmry_reset2 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\,
      prmry_resetn_i_reg => mm2s_prmry_resetn,
      prmtr_updt_complete_i_reg => AXI_LITE_REG_INTERFACE_I_n_83,
      \reg_module_hsize_reg[12]\(4) => mm2s_reg_module_hsize(12),
      \reg_module_hsize_reg[12]\(3 downto 1) => mm2s_reg_module_hsize(6 downto 4),
      \reg_module_hsize_reg[12]\(0) => mm2s_reg_module_hsize(0),
      \reg_module_vsize_reg[12]\(4) => mm2s_reg_module_vsize(12),
      \reg_module_vsize_reg[12]\(3 downto 1) => mm2s_reg_module_vsize(6 downto 4),
      \reg_module_vsize_reg[12]\(0) => mm2s_reg_module_vsize(0),
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(7 downto 2),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(7 downto 2),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR\: entity work.system_axi_vdma_1_0_axi_vdma_mngr
     port map (
      D(0) => mm2s_axi2ip_wrdata(4),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => mm2s_reg_module_stride(15 downto 0),
      \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4 downto 0) => p_36_out(4 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38\,
      E(0) => valid_frame_sync_d2,
      FIFO_Full_reg(0) => I_PRMRY_DATAMOVER_n_6,
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\(4 downto 0) => p_34_out(4 downto 0),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(31 downto 0) => \mm2s_reg_module_strt_addr[0]\(31 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_32\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      Q(12 downto 0) => p_52_out(12 downto 0),
      SR(0) => p_2_out_0,
      cmnd_wr => cmnd_wr,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      decerr_i => \I_CMDSTS/decerr_i\,
      dma_decerr_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39\,
      dma_decerr_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_66\,
      dma_err => dma_err,
      dma_interr_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41\,
      dma_interr_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60\,
      dma_slverr_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_40\,
      dma_slverr_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65\,
      err_i_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71\,
      err_i_reg_0(0) => \I_SM/cmnds_queued0\,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      halted_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31\,
      halted_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_76\,
      in0(0) => p_47_out(0),
      initial_frame => initial_frame,
      interr_i => \I_CMDSTS/interr_i\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(1),
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => mm2s_prmry_resetn,
      p_0_in => \p_0_in__0\,
      p_0_out => p_0_out,
      p_1_out => p_1_out,
      p_27_out => p_27_out,
      p_2_out => p_2_out,
      p_39_out => p_39_out,
      p_40_out => p_40_out,
      p_41_out => p_41_out,
      p_48_out => p_48_out,
      p_49_out => p_49_out,
      p_50_out => p_50_out,
      p_53_out => p_53_out,
      p_59_out => p_59_out,
      p_61_out => p_61_out,
      p_68_out => p_68_out,
      p_71_out => p_71_out,
      p_72_out(2 downto 0) => p_72_out(2 downto 0),
      prmtr_update_complete => prmtr_update_complete,
      \ptr_ref_i_reg[4]\(4) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165\,
      \ptr_ref_i_reg[4]\(3) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_166\,
      \ptr_ref_i_reg[4]\(2) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_167\,
      \ptr_ref_i_reg[4]\(1) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_168\,
      \ptr_ref_i_reg[4]\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_169\,
      \reg_module_hsize_reg[15]\(15 downto 0) => mm2s_reg_module_hsize(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => mm2s_reg_module_vsize(12 downto 0),
      s_axis_cmd_tvalid0 => \I_CMDSTS/s_axis_cmd_tvalid0\,
      s_soft_reset_i0 => \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\,
      \sig_addr_cntr_lsh_kh_reg[31]\(48 downto 17) => p_60_out(63 downto 32),
      \sig_addr_cntr_lsh_kh_reg[31]\(16) => p_60_out(23),
      \sig_addr_cntr_lsh_kh_reg[31]\(15 downto 0) => p_60_out(15 downto 0),
      sig_halt_cmplt_reg => I_PRMRY_DATAMOVER_n_12,
      slverr_i => \I_CMDSTS/slverr_i\,
      stop_i => stop_i
    );
\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I\: entity work.system_axi_vdma_1_0_axi_vdma_mm2s_axis_dwidth_converter
     port map (
      E(0) => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_34\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => I_RST_MODULE_n_18,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => mm2s_axis_resetn,
      \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(12 downto 0) => p_8_out(12 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_33\,
      Q(3 downto 0) => p_5_out(3 downto 0),
      SR(0) => I_RST_MODULE_n_15,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tkeep(2 downto 0) => m_axis_mm2s_tkeep(2 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      \out\ => p_3_out,
      p_0_in => p_0_in,
      p_11_out => p_11_out,
      p_19_out => p_19_out,
      p_4_out => p_4_out,
      p_83_out => p_83_out,
      p_85_out => p_85_out,
      s_valid0 => s_valid0,
      \sig_data_reg_out_reg[31]\(31 downto 0) => p_6_out(31 downto 0),
      sig_m_valid_dup_reg => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in\
    );
\GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I\: entity work.system_axi_vdma_1_0_axi_vdma_fsync_gen
     port map (
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ => \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_2\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\ => I_AXI_DMA_INTRPT_n_20,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      p_0_in => \p_0_in__0\,
      p_27_out => p_27_out,
      p_2_out => p_2_out,
      p_40_out => p_40_out,
      p_49_out => p_49_out,
      p_50_out => p_50_out,
      p_72_out(0) => p_72_out(0),
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored\
    );
\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I\: entity work.system_axi_vdma_1_0_axi_vdma_mm2s_linebuf
     port map (
      DIN(0) => sof_flag,
      E(0) => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_34\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => mm2s_axis_resetn,
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_23\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\ => p_3_out,
      \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(12 downto 0) => p_8_out(12 downto 0),
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(3 downto 0) => dm2linebuf_mm2s_tkeep(3 downto 0),
      Q(12 downto 0) => p_52_out(12 downto 0),
      SR(0) => I_RST_MODULE_n_15,
      dm2linebuf_mm2s_tdata(31 downto 0) => dm2linebuf_mm2s_tdata(31 downto 0),
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      halt_i_reg => I_RST_MODULE_n_11,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in\,
      p_0_in => \p_0_in__0\,
      p_0_out => p_0_out,
      p_11_out => p_11_out,
      p_19_out => p_19_out,
      p_1_out => p_1_out,
      p_27_out => p_27_out,
      p_4_out => p_4_out,
      p_83_out => p_83_out,
      p_85_out => p_85_out,
      \r0_data_reg[31]\(31 downto 0) => p_6_out(31 downto 0),
      \r0_keep_reg[3]\(3 downto 0) => p_5_out(3 downto 0),
      \r0_user_reg[0]\ => p_0_in,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      scndry_reset2 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      sig_tlast_out_reg(0) => dm2linebuf_mm2s_tlast,
      \state_reg[0]\ => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_33\,
      wr_tmp => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/wr_tmp\
    );
\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I\: entity work.system_axi_vdma_1_0_axi_vdma_reg_module
     port map (
      D(31 downto 0) => mm2s_axi2ip_wrdata(31 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(4) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(3) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_166\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(2) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_167\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(1) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_168\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_169\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) => p_36_out(4 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg\(0) => valid_frame_sync_d2,
      E(0) => I_AXI_DMA_INTRPT_n_0,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71\,
      \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_2\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\(27 downto 12) => p_72_out(31 downto 16),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\(11 downto 7) => p_72_out(12 downto 8),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\(6 downto 0) => p_72_out(6 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_176\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_79\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_175\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ => AXI_LITE_REG_INTERFACE_I_n_81,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ => AXI_LITE_REG_INTERFACE_I_n_79,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\(2) => mm2s_axi2ip_rdaddr(6),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\(1 downto 0) => mm2s_axi2ip_rdaddr(3 downto 2),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ => AXI_LITE_REG_INTERFACE_I_n_80,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ => AXI_LITE_REG_INTERFACE_I_n_83,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ => AXI_LITE_REG_INTERFACE_I_n_84,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ => AXI_LITE_REG_INTERFACE_I_n_85,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_144\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159\,
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(4 downto 0) => p_81_out(4 downto 0),
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(4 downto 0) => p_80_out(4 downto 0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_76\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) => \mm2s_reg_module_strt_addr[0]\(31 downto 0),
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60\,
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65\,
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_66\,
      Q(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      SR(0) => p_2_out_0,
      SS(0) => AXI_LITE_REG_INTERFACE_I_n_82,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      decerr_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39\,
      dma_err => dma_err,
      \dmacr_i_reg[2]\ => I_RST_MODULE_n_16,
      halt_i0 => \GEN_RESET_FOR_MM2S.RESET_I/halt_i0\,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      halt_reset_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69\,
      halted_set_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31\,
      \hsize_vid_reg[15]\(15 downto 0) => mm2s_reg_module_hsize(15 downto 0),
      in0(28) => AXI_LITE_REG_INTERFACE_I_n_50,
      in0(27) => AXI_LITE_REG_INTERFACE_I_n_51,
      in0(26) => AXI_LITE_REG_INTERFACE_I_n_52,
      in0(25) => AXI_LITE_REG_INTERFACE_I_n_53,
      in0(24) => AXI_LITE_REG_INTERFACE_I_n_54,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_55,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_56,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_57,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_58,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_59,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_60,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_61,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_62,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_63,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_64,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_65,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_66,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_67,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_68,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_69,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_70,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_71,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_72,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_73,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_74,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_75,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_76,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_77,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_78,
      initial_frame => initial_frame,
      ioc_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_axi2ip_wrce(6 downto 3) => mm2s_axi2ip_wrce(23 downto 20),
      mm2s_axi2ip_wrce(2) => mm2s_axi2ip_wrce(10),
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      \out\(31 downto 0) => p_82_out(31 downto 0),
      p_0_in => \p_0_in__0\,
      p_10_out => p_10_out,
      p_1_out => \I_DMA_REGISTER/p_1_out\,
      p_21_out => p_21_out,
      p_27_out => p_27_out,
      p_2_out => \I_DMA_REGISTER/p_2_out\,
      p_39_out => p_39_out,
      p_48_out => p_48_out,
      p_4_out => p_4_out_1,
      p_50_out => p_50_out,
      p_53_out => p_53_out,
      p_68_out => p_68_out,
      p_71_out => p_71_out,
      p_79_out => p_79_out,
      prmry_resetn_i_reg => mm2s_prmry_resetn,
      prmtr_update_complete => prmtr_update_complete,
      reset_counts => \I_DMA_REGISTER/reset_counts\,
      reset_counts_reg => I_RST_MODULE_n_17,
      run_stop_d1 => \GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1\,
      s_axis_cmd_tvalid0 => \I_CMDSTS/s_axis_cmd_tvalid0\,
      slverr_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_40\,
      soft_reset_d1 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1\,
      stop_i => stop_i,
      \stride_vid_reg[15]\(15 downto 0) => mm2s_reg_module_stride(15 downto 0),
      \vsize_vid_reg[12]\(12 downto 0) => mm2s_reg_module_vsize(12 downto 0)
    );
\GEN_SPRT_FOR_MM2S.MM2S_SOF_I\: entity work.system_axi_vdma_1_0_axi_vdma_sof_gen
     port map (
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\ => mm2s_axis_resetn,
      p_19_out => p_19_out,
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\,
      s_valid0 => s_valid0,
      scndry_reset2 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\
    );
\GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I\: entity work.system_axi_vdma_1_0_axi_vdma_vid_cdc
     port map (
      SR(0) => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      in0(0) => p_47_out(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_frame_ptr_in(5 downto 0) => mm2s_frame_ptr_in(5 downto 0),
      mm2s_frame_ptr_out(5 downto 0) => mm2s_frame_ptr_out(5 downto 0),
      p_0_in => \p_0_in__0\,
      p_19_out => p_19_out,
      p_21_out => p_21_out,
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\,
      p_in_d1_cdc_from_0 => \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\,
      prmry_in_xored_1 => \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
I_AXI_DMA_INTRPT: entity work.system_axi_vdma_1_0_axi_vdma_intrpt
     port map (
      \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_79\,
      E(0) => I_AXI_DMA_INTRPT_n_0,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\(8 downto 1) => p_72_out(23 downto 16),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\(0) => p_72_out(4),
      \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\ => I_AXI_DMA_INTRPT_n_20,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_176\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0\(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_175\,
      Q(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      SR(0) => p_4_out_1,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      \out\ => mm2s_prmry_resetn,
      p_0_in => \p_0_in__0\,
      p_10_out => p_10_out,
      p_49_out => p_49_out,
      p_53_out => p_53_out
    );
I_PRMRY_DATAMOVER: entity work.system_axi_vdma_1_0_axi_datamover
     port map (
      Q(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      cmnd_wr => cmnd_wr,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      datamover_idle_reg => I_PRMRY_DATAMOVER_n_12,
      decerr_i => \I_CMDSTS/decerr_i\,
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      \dmacr_i_reg[0]\(0) => p_72_out(0),
      halt_i_reg => I_RST_MODULE_n_19,
      \in\(48 downto 17) => p_60_out(63 downto 32),
      \in\(16) => p_60_out(23),
      \in\(15 downto 0) => p_60_out(15 downto 0),
      interr_i => \I_CMDSTS/interr_i\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arlen(4 downto 0) => \^m_axi_mm2s_arlen\(4 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => \^m_axi_mm2s_arsize\(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => mm2s_dm_prmry_resetn,
      p_59_out => p_59_out,
      p_61_out => p_61_out,
      s_axis_cmd_tvalid_reg(0) => I_PRMRY_DATAMOVER_n_6,
      sig_dre_tvalid_i_reg => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_23\,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      \sig_strb_skid_reg_reg[1]\(8) => dm2linebuf_mm2s_tkeep(0),
      \sig_strb_skid_reg_reg[1]\(7 downto 0) => dm2linebuf_mm2s_tdata(7 downto 0),
      \sig_strb_skid_reg_reg[1]_0\(8) => dm2linebuf_mm2s_tkeep(1),
      \sig_strb_skid_reg_reg[1]_0\(7 downto 0) => dm2linebuf_mm2s_tdata(15 downto 8),
      \sig_strb_skid_reg_reg[1]_1\(8) => dm2linebuf_mm2s_tkeep(2),
      \sig_strb_skid_reg_reg[1]_1\(7 downto 0) => dm2linebuf_mm2s_tdata(23 downto 16),
      \sig_strb_skid_reg_reg[1]_2\(8) => dm2linebuf_mm2s_tkeep(3),
      \sig_strb_skid_reg_reg[1]_2\(7 downto 0) => dm2linebuf_mm2s_tdata(31 downto 24),
      sig_tlast_out_reg(0) => dm2linebuf_mm2s_tlast,
      slverr_i => \I_CMDSTS/slverr_i\,
      sts_tready_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_32\,
      wr_tmp => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/wr_tmp\
    );
I_RST_MODULE: entity work.system_axi_vdma_1_0_axi_vdma_rst_module
     port map (
      D(0) => mm2s_axi2ip_wrdata(2),
      DIN(0) => sof_flag,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => p_41_out,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ => mm2s_axis_resetn,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\(0) => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg\ => I_RST_MODULE_n_18,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => I_RST_MODULE_n_11,
      \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\(0) => I_RST_MODULE_n_15,
      SR(0) => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2\,
      axi_resetn => axi_resetn,
      \cmnds_queued_reg[0]\(0) => \I_SM/cmnds_queued0\,
      dma_err => dma_err,
      \dmacr_i_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69\,
      \dmacr_i_reg[2]\ => I_RST_MODULE_n_16,
      \dmacr_i_reg[2]_0\(1) => p_72_out(2),
      \dmacr_i_reg[2]_0\(0) => p_72_out(0),
      halt_i0 => \GEN_RESET_FOR_MM2S.RESET_I/halt_i0\,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_halt => mm2s_halt,
      \out\ => mm2s_prmry_resetn,
      p_0_in => \p_0_in__0\,
      p_11_out => p_11_out,
      p_19_out => p_19_out,
      p_27_out => p_27_out,
      p_39_out => p_39_out,
      prmry_in => s_axi_lite_resetn,
      prmry_reset2 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\,
      reset_counts => \I_DMA_REGISTER/reset_counts\,
      reset_counts_reg => I_RST_MODULE_n_17,
      run_stop_d1 => \GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_soft_reset_i0 => \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => mm2s_dm_prmry_resetn,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_19,
      soft_reset_d1 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1\,
      wr_tmp => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/wr_tmp\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0 is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_axi_vdma_1_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_axi_vdma_1_0 : entity is "system_axi_vdma_1_0,axi_vdma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_axi_vdma_1_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of system_axi_vdma_1_0 : entity is "axi_vdma,Vivado 2017.4";
end system_axi_vdma_1_0;

architecture STRUCTURE of system_axi_vdma_1_0 is
  signal NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_introut_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_s2mm_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_vdma_tstvec_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_s2mm_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_s2mm_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_s2mm_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_s2mm_frame_ptr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of U0 : label is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of U0 : label is 0;
  attribute C_ENABLE_VERT_FLIP : integer;
  attribute C_ENABLE_VERT_FLIP of U0 : label is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of U0 : label is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of U0 : label is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 1;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 0;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of U0 : label is 3;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of U0 : label is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of U0 : label is 2048;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of U0 : label is 32;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of U0 : label is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 24;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of U0 : label is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of U0 : label is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 1;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of U0 : label is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of U0 : label is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of U0 : label is 512;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of U0 : label is 8;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of U0 : label is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of U0 : label is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of U0 : label is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of U0 : label is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of U0 : label is 2;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute ip_group : string;
  attribute ip_group of U0 : label is "LOGICORE";
  attribute iptype : string;
  attribute iptype of U0 : label is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of U0 : label is "TRUE";
  attribute x_interface_info : string;
  attribute x_interface_info of axi_resetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of axi_resetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW";
  attribute x_interface_info of m_axi_mm2s_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_MM2S_ACLK CLK";
  attribute x_interface_parameter of m_axi_mm2s_aclk : signal is "XIL_INTERFACENAME M_AXI_MM2S_ACLK, ASSOCIATED_BUSIF M_AXI_MM2S, FREQ_HZ 133333344, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1";
  attribute x_interface_info of m_axi_mm2s_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY";
  attribute x_interface_info of m_axi_mm2s_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID";
  attribute x_interface_info of m_axi_mm2s_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST";
  attribute x_interface_info of m_axi_mm2s_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY";
  attribute x_interface_info of m_axi_mm2s_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID";
  attribute x_interface_info of m_axis_mm2s_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXIS_MM2S_ACLK CLK";
  attribute x_interface_parameter of m_axis_mm2s_aclk : signal is "XIL_INTERFACENAME M_AXIS_MM2S_ACLK, ASSOCIATED_BUSIF M_AXIS_MM2S, FREQ_HZ 133333344, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1";
  attribute x_interface_info of m_axis_mm2s_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST";
  attribute x_interface_info of m_axis_mm2s_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY";
  attribute x_interface_info of m_axis_mm2s_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID";
  attribute x_interface_info of mm2s_introut : signal is "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT";
  attribute x_interface_parameter of mm2s_introut : signal is "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute x_interface_parameter of s_axi_lite_aclk : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_parameter of s_axi_lite_awvalid : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of m_axi_mm2s_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR";
  attribute x_interface_parameter of m_axi_mm2s_araddr : signal is "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 133333344, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 32, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of m_axi_mm2s_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST";
  attribute x_interface_info of m_axi_mm2s_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE";
  attribute x_interface_info of m_axi_mm2s_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN";
  attribute x_interface_info of m_axi_mm2s_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT";
  attribute x_interface_info of m_axi_mm2s_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE";
  attribute x_interface_info of m_axi_mm2s_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA";
  attribute x_interface_info of m_axi_mm2s_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP";
  attribute x_interface_info of m_axis_mm2s_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA";
  attribute x_interface_parameter of m_axis_mm2s_tdata : signal is "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 133333344, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef";
  attribute x_interface_info of m_axis_mm2s_tkeep : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP";
  attribute x_interface_info of m_axis_mm2s_tuser : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TUSER";
  attribute x_interface_info of mm2s_frame_ptr_in : signal is "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_IN_0 FRAME_PTR";
  attribute x_interface_info of mm2s_frame_ptr_out : signal is "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_OUT FRAME_PTR";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
begin
U0: entity work.system_axi_vdma_1_0_axi_vdma
     port map (
      axi_resetn => axi_resetn,
      axi_vdma_tstvec(63 downto 0) => NLW_U0_axi_vdma_tstvec_UNCONNECTED(63 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => m_axi_mm2s_arburst(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => m_axi_mm2s_arcache(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => m_axi_mm2s_arprot(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => '0',
      m_axi_s2mm_awaddr(31 downto 0) => NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => NLW_U0_m_axi_s2mm_awburst_UNCONNECTED(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => NLW_U0_m_axi_s2mm_awcache_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => NLW_U0_m_axi_s2mm_awlen_UNCONNECTED(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => NLW_U0_m_axi_s2mm_awprot_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awready => '0',
      m_axi_s2mm_awsize(2 downto 0) => NLW_U0_m_axi_s2mm_awsize_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awvalid => NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED,
      m_axi_s2mm_bready => NLW_U0_m_axi_s2mm_bready_UNCONNECTED,
      m_axi_s2mm_bresp(1 downto 0) => B"00",
      m_axi_s2mm_bvalid => '0',
      m_axi_s2mm_wdata(63 downto 0) => NLW_U0_m_axi_s2mm_wdata_UNCONNECTED(63 downto 0),
      m_axi_s2mm_wlast => NLW_U0_m_axi_s2mm_wlast_UNCONNECTED,
      m_axi_s2mm_wready => '0',
      m_axi_s2mm_wstrb(7 downto 0) => NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED(7 downto 0),
      m_axi_s2mm_wvalid => NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED,
      m_axi_sg_aclk => '0',
      m_axi_sg_araddr(31 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => NLW_U0_m_axi_sg_arcache_UNCONNECTED(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => '0',
      m_axi_sg_arsize(2 downto 0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2 downto 0),
      m_axi_sg_arvalid => NLW_U0_m_axi_sg_arvalid_UNCONNECTED,
      m_axi_sg_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_sg_rlast => '0',
      m_axi_sg_rready => NLW_U0_m_axi_sg_rready_UNCONNECTED,
      m_axi_sg_rresp(1 downto 0) => B"00",
      m_axi_sg_rvalid => '0',
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tkeep(2 downto 0) => m_axis_mm2s_tkeep(2 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_buffer_almost_empty => NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED,
      mm2s_buffer_empty => NLW_U0_mm2s_buffer_empty_UNCONNECTED,
      mm2s_frame_ptr_in(5 downto 0) => mm2s_frame_ptr_in(5 downto 0),
      mm2s_frame_ptr_out(5 downto 0) => mm2s_frame_ptr_out(5 downto 0),
      mm2s_fsync => '0',
      mm2s_fsync_out => NLW_U0_mm2s_fsync_out_UNCONNECTED,
      mm2s_introut => mm2s_introut,
      mm2s_prmry_reset_out_n => NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED,
      mm2s_prmtr_update => NLW_U0_mm2s_prmtr_update_UNCONNECTED,
      s2mm_buffer_almost_full => NLW_U0_s2mm_buffer_almost_full_UNCONNECTED,
      s2mm_buffer_full => NLW_U0_s2mm_buffer_full_UNCONNECTED,
      s2mm_frame_ptr_in(5 downto 0) => B"000000",
      s2mm_frame_ptr_out(5 downto 0) => NLW_U0_s2mm_frame_ptr_out_UNCONNECTED(5 downto 0),
      s2mm_fsync => '0',
      s2mm_fsync_out => NLW_U0_s2mm_fsync_out_UNCONNECTED,
      s2mm_introut => NLW_U0_s2mm_introut_UNCONNECTED,
      s2mm_prmry_reset_out_n => NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED,
      s2mm_prmtr_update => NLW_U0_s2mm_prmtr_update_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(8 downto 0) => s_axi_lite_araddr(8 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(8 downto 0) => s_axi_lite_awaddr(8 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_aclk => '0',
      s_axis_s2mm_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_s2mm_tkeep(3 downto 0) => B"1111",
      s_axis_s2mm_tlast => '0',
      s_axis_s2mm_tready => NLW_U0_s_axis_s2mm_tready_UNCONNECTED,
      s_axis_s2mm_tuser(0) => '0',
      s_axis_s2mm_tvalid => '0'
    );
end STRUCTURE;
