tst r0, r1 
mvnne r2, r1 
mov r0, r2 
and r1, r0, r2, ror #31 
and r3, r1, r0 
