// Seed: 2344641067
module module_0 (
    input id_0
    , id_15,
    output id_1,
    input logic id_2,
    output id_3,
    output id_4,
    input logic id_5,
    output logic id_6,
    input id_7,
    output id_8,
    output id_9,
    input id_10,
    input logic id_11,
    output logic id_12,
    input logic id_13,
    output logic id_14
);
  type_26(
      1, id_9
  );
  assign id_3 = id_10 - id_7;
  type_27(
      id_6, id_3, 1
  );
  assign id_14 = id_0;
  logic id_16, id_17, id_18;
endmodule
