This repository Implements Random Test Pattern Generators (LFSR, Bit-Swapping LFSR, Internal-External LFSR, Weighted Random Pattern Generator) in System Verilog using Xilinx Vivado .
