{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 31 18:52:58 2010 " "Info: Processing started: Mon May 31 18:52:58 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8259 -c 8259 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8259 -c 8259 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8259 " "Warning: Ignored assignments for entity \"8259\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8259 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8259 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "core.v(86) " "Warning (10268): Verilog HDL information at core.v(86): Always Construct contains both blocking and non-blocking assignments" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Info: Found entity 1: core" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imr.v" { { "Info" "ISGN_ENTITY_NAME" "1 imr " "Info: Found entity 1: imr" {  } { { "imr.v" "" { Text "F:/interface/8259/imr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file irr.v" { { "Info" "ISGN_ENTITY_NAME" "1 irr " "Info: Found entity 1: irr" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file isr.v" { { "Info" "ISGN_ENTITY_NAME" "1 isr " "Info: Found entity 1: isr" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pr.v" { { "Info" "ISGN_ENTITY_NAME" "1 pr " "Info: Found entity 1: pr" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file irr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 irr_a " "Info: Found entity 1: irr_a" {  } { { "irr_a.bdf" "" { Schematic "F:/interface/8259/irr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file isr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 isr_a " "Info: Found entity 1: isr_a" {  } { { "isr_a.bdf" "" { Schematic "F:/interface/8259/isr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file imr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 imr_a " "Info: Found entity 1: imr_a" {  } { { "imr_a.bdf" "" { Schematic "F:/interface/8259/imr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A " "Info: Found entity 1: 8259A" {  } { { "8259A.bdf" "" { Schematic "F:/interface/8259/8259A.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CORE_DOWN.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CORE_DOWN.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CORE_DOWN " "Info: Found entity 1: CORE_DOWN" {  } { { "CORE_DOWN.bdf" "" { Schematic "F:/interface/8259/CORE_DOWN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segout.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segout.v" { { "Info" "ISGN_ENTITY_NAME" "1 segout " "Info: Found entity 1: segout" {  } { { "segout.v" "" { Text "F:/interface/8259/segout.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CORE_DOWN2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CORE_DOWN2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CORE_DOWN2 " "Info: Found entity 1: CORE_DOWN2" {  } { { "CORE_DOWN2.bdf" "" { Schematic "F:/interface/8259/CORE_DOWN2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259a_down.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259a_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259a_down " "Info: Found entity 1: 8259a_down" {  } { { "8259a_down.bdf" "" { Schematic "F:/interface/8259/8259a_down.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file select2.v" { { "Info" "ISGN_ENTITY_NAME" "1 select2 " "Info: Found entity 1: select2" {  } { { "select2.v" "" { Text "F:/interface/8259/select2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "8259a_down " "Info: Elaborating entity \"8259a_down\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr pr:inst4 " "Info: Elaborating entity \"pr\" for hierarchy \"pr:inst4\"" {  } { { "8259a_down.bdf" "inst4" { Schematic "F:/interface/8259/8259a_down.bdf" { { -56 152 328 104 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp pr.v(17) " "Warning (10036): Verilog HDL or VHDL warning at pr.v(17): object \"tmp\" assigned a value but never read" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hp_nmr pr.v(20) " "Warning (10240): Verilog HDL Always Construct warning at pr.v(20): inferring latch(es) for variable \"hp_nmr\", which holds its previous value in one or more paths through the always construct" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "position pr.v(20) " "Warning (10240): Verilog HDL Always Construct warning at pr.v(20): inferring latch(es) for variable \"position\", which holds its previous value in one or more paths through the always construct" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hp_isr pr.v(388) " "Warning (10240): Verilog HDL Always Construct warning at pr.v(388): inferring latch(es) for variable \"hp_isr\", which holds its previous value in one or more paths through the always construct" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 388 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(582) " "Warning (10230): Verilog HDL assignment warning at pr.v(582): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(583) " "Warning (10230): Verilog HDL assignment warning at pr.v(583): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(584) " "Warning (10230): Verilog HDL assignment warning at pr.v(584): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(585) " "Warning (10230): Verilog HDL assignment warning at pr.v(585): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(586) " "Warning (10230): Verilog HDL assignment warning at pr.v(586): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(587) " "Warning (10230): Verilog HDL assignment warning at pr.v(587): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(588) " "Warning (10230): Verilog HDL assignment warning at pr.v(588): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(589) " "Warning (10230): Verilog HDL assignment warning at pr.v(589): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 pr.v(590) " "Warning (10230): Verilog HDL assignment warning at pr.v(590): truncated value with size 8 to match size of target (3)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(591) " "Warning (10230): Verilog HDL assignment warning at pr.v(591): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[0\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[0\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[1\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[1\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[2\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[2\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[3\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[3\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[4\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[4\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[5\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[5\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[6\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[6\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[7\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[7\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00001000 pr.v(20) " "Info (10041): Inferred latch for \"position.00001000\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000111 pr.v(20) " "Info (10041): Inferred latch for \"position.00000111\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000110 pr.v(20) " "Info (10041): Inferred latch for \"position.00000110\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000101 pr.v(20) " "Info (10041): Inferred latch for \"position.00000101\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000100 pr.v(20) " "Info (10041): Inferred latch for \"position.00000100\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000011 pr.v(20) " "Info (10041): Inferred latch for \"position.00000011\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000010 pr.v(20) " "Info (10041): Inferred latch for \"position.00000010\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000001 pr.v(20) " "Info (10041): Inferred latch for \"position.00000001\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000000 pr.v(20) " "Info (10041): Inferred latch for \"position.00000000\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[0\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[0\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[1\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[1\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[2\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[2\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[3\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[3\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[4\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[4\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[5\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[5\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[6\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[6\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[7\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[7\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORE_DOWN2 CORE_DOWN2:inst " "Info: Elaborating entity \"CORE_DOWN2\" for hierarchy \"CORE_DOWN2:inst\"" {  } { { "8259a_down.bdf" "inst" { Schematic "F:/interface/8259/8259a_down.bdf" { { 296 200 440 552 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core CORE_DOWN2:inst\|core:inst " "Info: Elaborating entity \"core\" for hierarchy \"CORE_DOWN2:inst\|core:inst\"" {  } { { "CORE_DOWN2.bdf" "inst" { Schematic "F:/interface/8259/CORE_DOWN2.bdf" { { -24 248 456 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(48) " "Warning (10230): Verilog HDL assignment warning at core.v(48): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write1 core.v(86) " "Warning (10240): Verilog HDL Always Construct warning at core.v(86): inferring latch(es) for variable \"write1\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write2 core.v(86) " "Warning (10240): Verilog HDL Always Construct warning at core.v(86): inferring latch(es) for variable \"write2\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core.v(94) " "Warning (10230): Verilog HDL assignment warning at core.v(94): truncated value with size 32 to match size of target (2)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(220) " "Warning (10230): Verilog HDL assignment warning at core.v(220): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(223) " "Warning (10230): Verilog HDL assignment warning at core.v(223): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(224) " "Warning (10230): Verilog HDL assignment warning at core.v(224): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset core.v(279) " "Warning (10235): Verilog HDL Always Construct warning at core.v(279): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(279) " "Warning (10235): Verilog HDL Always Construct warning at core.v(279): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "icw4 core.v(280) " "Warning (10235): Verilog HDL Always Construct warning at core.v(280): variable \"icw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag2 core.v(282) " "Warning (10235): Verilog HDL Always Construct warning at core.v(282): variable \"flag2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(283) " "Warning (10235): Verilog HDL Always Construct warning at core.v(283): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o2 core.v(296) " "Warning (10235): Verilog HDL Always Construct warning at core.v(296): variable \"o2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(298) " "Warning (10235): Verilog HDL Always Construct warning at core.v(298): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(299) " "Warning (10235): Verilog HDL Always Construct warning at core.v(299): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(300) " "Warning (10235): Verilog HDL Always Construct warning at core.v(300): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(313) " "Warning (10235): Verilog HDL Always Construct warning at core.v(313): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(327) " "Warning (10235): Verilog HDL Always Construct warning at core.v(327): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 327 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "er core.v(277) " "Warning (10240): Verilog HDL Always Construct warning at core.v(277): inferring latch(es) for variable \"er\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 277 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset core.v(335) " "Warning (10235): Verilog HDL Always Construct warning at core.v(335): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(335) " "Warning (10235): Verilog HDL Always Construct warning at core.v(335): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "icw4 core.v(337) " "Warning (10235): Verilog HDL Always Construct warning at core.v(337): variable \"icw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(338) " "Warning (10235): Verilog HDL Always Construct warning at core.v(338): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "er core.v(340) " "Warning (10235): Verilog HDL Always Construct warning at core.v(340): variable \"er\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core.v(340) " "Warning (10270): Verilog HDL Case Statement warning at core.v(340): incomplete case statement has no default case item" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 340 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(340) " "Info (10264): Verilog HDL Case Statement information at core.v(340): all case item expressions in this case statement are onehot" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 340 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o2 core.v(352) " "Warning (10235): Verilog HDL Always Construct warning at core.v(352): variable \"o2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 352 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(352) " "Warning (10235): Verilog HDL Always Construct warning at core.v(352): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 352 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(353) " "Warning (10235): Verilog HDL Always Construct warning at core.v(353): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(365) " "Warning (10235): Verilog HDL Always Construct warning at core.v(365): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 365 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "er core.v(369) " "Warning (10235): Verilog HDL Always Construct warning at core.v(369): variable \"er\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core.v(369) " "Warning (10270): Verilog HDL Case Statement warning at core.v(369): incomplete case statement has no default case item" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 369 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pri core.v(383) " "Warning (10235): Verilog HDL Always Construct warning at core.v(383): variable \"pri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 383 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pri core.v(333) " "Warning (10240): Verilog HDL Always Construct warning at core.v(333): inferring latch(es) for variable \"pri\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 333 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(387) " "Warning (10230): Verilog HDL assignment warning at core.v(387): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag2 core.v(396) " "Warning (10235): Verilog HDL Always Construct warning at core.v(396): variable \"flag2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(398) " "Warning (10235): Verilog HDL Always Construct warning at core.v(398): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 398 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(415) " "Warning (10230): Verilog HDL assignment warning at core.v(415): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(416) " "Warning (10230): Verilog HDL assignment warning at core.v(416): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[0\] core.v(333) " "Info (10041): Inferred latch for \"pri\[0\]\" at core.v(333)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[1\] core.v(333) " "Info (10041): Inferred latch for \"pri\[1\]\" at core.v(333)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[2\] core.v(333) " "Info (10041): Inferred latch for \"pri\[2\]\" at core.v(333)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[0\] core.v(277) " "Info (10041): Inferred latch for \"er\[0\]\" at core.v(277)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[1\] core.v(277) " "Info (10041): Inferred latch for \"er\[1\]\" at core.v(277)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[2\] core.v(277) " "Info (10041): Inferred latch for \"er\[2\]\" at core.v(277)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[3\] core.v(277) " "Info (10041): Inferred latch for \"er\[3\]\" at core.v(277)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[4\] core.v(277) " "Info (10041): Inferred latch for \"er\[4\]\" at core.v(277)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[5\] core.v(277) " "Info (10041): Inferred latch for \"er\[5\]\" at core.v(277)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[6\] core.v(277) " "Info (10041): Inferred latch for \"er\[6\]\" at core.v(277)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[7\] core.v(277) " "Info (10041): Inferred latch for \"er\[7\]\" at core.v(277)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[0\] core.v(174) " "Info (10041): Inferred latch for \"ocw3\[0\]\" at core.v(174)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[1\] core.v(174) " "Info (10041): Inferred latch for \"ocw3\[1\]\" at core.v(174)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[5\] core.v(174) " "Info (10041): Inferred latch for \"ocw3\[5\]\" at core.v(174)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[6\] core.v(174) " "Info (10041): Inferred latch for \"ocw3\[6\]\" at core.v(174)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[0\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[0\]\" at core.v(173)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[1\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[1\]\" at core.v(173)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[2\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[2\]\" at core.v(173)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[5\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[5\]\" at core.v(173)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[6\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[6\]\" at core.v(173)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[7\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[7\]\" at core.v(173)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[0\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[0\]\" at core.v(172)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[1\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[1\]\" at core.v(172)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[2\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[2\]\" at core.v(172)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[3\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[3\]\" at core.v(172)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[4\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[4\]\" at core.v(172)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[5\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[5\]\" at core.v(172)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[6\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[6\]\" at core.v(172)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[7\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[7\]\" at core.v(172)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[0\] core.v(168) " "Info (10041): Inferred latch for \"icw1\[0\]\" at core.v(168)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[1\] core.v(168) " "Info (10041): Inferred latch for \"icw1\[1\]\" at core.v(168)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[3\] core.v(168) " "Info (10041): Inferred latch for \"icw1\[3\]\" at core.v(168)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write2 core.v(86) " "Info (10041): Inferred latch for \"write2\" at core.v(86)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write1 core.v(86) " "Info (10041): Inferred latch for \"write1\" at core.v(86)" {  } { { "core.v" "" { Text "F:/interface/8259/core.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select2 select2:inst8 " "Info: Elaborating entity \"select2\" for hierarchy \"select2:inst8\"" {  } { { "8259a_down.bdf" "inst8" { Schematic "F:/interface/8259/8259a_down.bdf" { { 816 216 352 912 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isr_a isr_a:inst2 " "Info: Elaborating entity \"isr_a\" for hierarchy \"isr_a:inst2\"" {  } { { "8259a_down.bdf" "inst2" { Schematic "F:/interface/8259/8259a_down.bdf" { { -72 800 952 24 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isr isr_a:inst2\|isr:inst " "Info: Elaborating entity \"isr\" for hierarchy \"isr_a:inst2\|isr:inst\"" {  } { { "isr_a.bdf" "inst" { Schematic "F:/interface/8259/isr_a.bdf" { { 120 360 520 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(13) " "Warning (10230): Verilog HDL assignment warning at isr.v(13): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(15) " "Warning (10230): Verilog HDL assignment warning at isr.v(15): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(16) " "Warning (10230): Verilog HDL assignment warning at isr.v(16): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(17) " "Warning (10230): Verilog HDL assignment warning at isr.v(17): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(18) " "Warning (10230): Verilog HDL assignment warning at isr.v(18): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(19) " "Warning (10230): Verilog HDL assignment warning at isr.v(19): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(20) " "Warning (10230): Verilog HDL assignment warning at isr.v(20): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(21) " "Warning (10230): Verilog HDL assignment warning at isr.v(21): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[7\] isr.v(21) " "Info (10041): Inferred latch for \"isrreg\[7\]\" at isr.v(21)" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[6\] isr.v(20) " "Info (10041): Inferred latch for \"isrreg\[6\]\" at isr.v(20)" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[5\] isr.v(19) " "Info (10041): Inferred latch for \"isrreg\[5\]\" at isr.v(19)" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[4\] isr.v(18) " "Info (10041): Inferred latch for \"isrreg\[4\]\" at isr.v(18)" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[3\] isr.v(17) " "Info (10041): Inferred latch for \"isrreg\[3\]\" at isr.v(17)" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[2\] isr.v(16) " "Info (10041): Inferred latch for \"isrreg\[2\]\" at isr.v(16)" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[1\] isr.v(15) " "Info (10041): Inferred latch for \"isrreg\[1\]\" at isr.v(15)" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[0\] isr.v(13) " "Info (10041): Inferred latch for \"isrreg\[0\]\" at isr.v(13)" {  } { { "isr.v" "" { Text "F:/interface/8259/isr.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imr_a imr_a:inst1 " "Info: Elaborating entity \"imr_a\" for hierarchy \"imr_a:inst1\"" {  } { { "8259a_down.bdf" "inst1" { Schematic "F:/interface/8259/8259a_down.bdf" { { 88 664 792 184 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imr imr_a:inst1\|imr:inst " "Info: Elaborating entity \"imr\" for hierarchy \"imr_a:inst1\|imr:inst\"" {  } { { "imr_a.bdf" "inst" { Schematic "F:/interface/8259/imr_a.bdf" { { 104 488 656 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[0\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[0\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "F:/interface/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[1\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[1\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "F:/interface/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[2\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[2\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "F:/interface/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[3\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[3\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "F:/interface/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[4\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[4\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "F:/interface/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[5\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[5\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "F:/interface/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[6\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[6\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "F:/interface/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[7\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[7\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "F:/interface/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irr_a irr_a:inst5 " "Info: Elaborating entity \"irr_a\" for hierarchy \"irr_a:inst5\"" {  } { { "8259a_down.bdf" "inst5" { Schematic "F:/interface/8259/8259a_down.bdf" { { 232 792 992 488 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irr irr_a:inst5\|irr:inst " "Info: Elaborating entity \"irr\" for hierarchy \"irr_a:inst5\|irr:inst\"" {  } { { "irr_a.bdf" "inst" { Schematic "F:/interface/8259/irr_a.bdf" { { 40 320 496 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(15) " "Warning (10230): Verilog HDL assignment warning at irr.v(15): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(18) " "Warning (10230): Verilog HDL assignment warning at irr.v(18): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(21) " "Warning (10230): Verilog HDL assignment warning at irr.v(21): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(24) " "Warning (10230): Verilog HDL assignment warning at irr.v(24): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(27) " "Warning (10230): Verilog HDL assignment warning at irr.v(27): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(30) " "Warning (10230): Verilog HDL assignment warning at irr.v(30): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(33) " "Warning (10230): Verilog HDL assignment warning at irr.v(33): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(36) " "Warning (10230): Verilog HDL assignment warning at irr.v(36): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[7\] irr.v(36) " "Info (10041): Inferred latch for \"senselatch\[7\]\" at irr.v(36)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[7\] irr.v(35) " "Info (10041): Inferred latch for \"irrreg\[7\]\" at irr.v(35)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[6\] irr.v(33) " "Info (10041): Inferred latch for \"senselatch\[6\]\" at irr.v(33)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[6\] irr.v(32) " "Info (10041): Inferred latch for \"irrreg\[6\]\" at irr.v(32)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[5\] irr.v(30) " "Info (10041): Inferred latch for \"senselatch\[5\]\" at irr.v(30)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[5\] irr.v(29) " "Info (10041): Inferred latch for \"irrreg\[5\]\" at irr.v(29)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[4\] irr.v(27) " "Info (10041): Inferred latch for \"senselatch\[4\]\" at irr.v(27)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[4\] irr.v(26) " "Info (10041): Inferred latch for \"irrreg\[4\]\" at irr.v(26)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[3\] irr.v(24) " "Info (10041): Inferred latch for \"senselatch\[3\]\" at irr.v(24)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[3\] irr.v(23) " "Info (10041): Inferred latch for \"irrreg\[3\]\" at irr.v(23)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[2\] irr.v(21) " "Info (10041): Inferred latch for \"senselatch\[2\]\" at irr.v(21)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[2\] irr.v(20) " "Info (10041): Inferred latch for \"irrreg\[2\]\" at irr.v(20)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[1\] irr.v(18) " "Info (10041): Inferred latch for \"senselatch\[1\]\" at irr.v(18)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[1\] irr.v(17) " "Info (10041): Inferred latch for \"irrreg\[1\]\" at irr.v(17)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[0\] irr.v(15) " "Info (10041): Inferred latch for \"senselatch\[0\]\" at irr.v(15)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[0\] irr.v(14) " "Info (10041): Inferred latch for \"irrreg\[0\]\" at irr.v(14)" {  } { { "irr.v" "" { Text "F:/interface/8259/irr.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segout segout:inst3 " "Info: Elaborating entity \"segout\" for hierarchy \"segout:inst3\"" {  } { { "8259a_down.bdf" "inst3" { Schematic "F:/interface/8259/8259a_down.bdf" { { 584 216 376 680 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_CASE_ITEMS_OVERLAP" "segout.v(21) " "Warning (10272): Verilog HDL Case Statement warning at segout.v(21): case item overlaps with a previous case item" {  } { { "segout.v" "" { Text "F:/interface/8259/segout.v" 21 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item overlaps with a previous case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_CASE_ITEMS_OVERLAP" "segout.v(22) " "Warning (10272): Verilog HDL Case Statement warning at segout.v(22): case item overlaps with a previous case item" {  } { { "segout.v" "" { Text "F:/interface/8259/segout.v" 22 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item overlaps with a previous case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_CASE_ITEMS_OVERLAP" "segout.v(23) " "Warning (10272): Verilog HDL Case Statement warning at segout.v(23): case item overlaps with a previous case item" {  } { { "segout.v" "" { Text "F:/interface/8259/segout.v" 23 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item overlaps with a previous case item" 0 0 "" 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Info: Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "pr:inst4\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pr:inst4\|Mux0\"" {  } { { "pr.v" "Mux0" { Text "F:/interface/8259/pr.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "pr:inst4\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pr:inst4\|Mux1\"" {  } { { "pr.v" "Mux1" { Text "F:/interface/8259/pr.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "pr:inst4\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pr:inst4\|Mux2\"" {  } { { "pr.v" "Mux2" { Text "F:/interface/8259/pr.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "pr:inst4\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pr:inst4\|Mux3\"" {  } { { "pr.v" "Mux3" { Text "F:/interface/8259/pr.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "pr:inst4\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pr:inst4\|Mux4\"" {  } { { "pr.v" "Mux4" { Text "F:/interface/8259/pr.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "pr:inst4\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pr:inst4\|Mux5\"" {  } { { "pr.v" "Mux5" { Text "F:/interface/8259/pr.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "pr:inst4\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pr:inst4\|Mux6\"" {  } { { "pr.v" "Mux6" { Text "F:/interface/8259/pr.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "pr:inst4\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pr:inst4\|Mux7\"" {  } { { "pr.v" "Mux7" { Text "F:/interface/8259/pr.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "pr:inst4\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pr:inst4\|Mux8\"" {  } { { "pr.v" "Mux8" { Text "F:/interface/8259/pr.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "pr:inst4\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pr:inst4\|Mux9\"" {  } { { "pr.v" "Mux9" { Text "F:/interface/8259/pr.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "pr:inst4\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pr:inst4\|Mux10\"" {  } { { "pr.v" "Mux10" { Text "F:/interface/8259/pr.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "pr:inst4\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pr:inst4\|Mux11\"" {  } { { "pr.v" "Mux11" { Text "F:/interface/8259/pr.v" 394 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "pr:inst4\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pr:inst4\|Mux12\"" {  } { { "pr.v" "Mux12" { Text "F:/interface/8259/pr.v" 394 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "pr:inst4\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pr:inst4\|Mux13\"" {  } { { "pr.v" "Mux13" { Text "F:/interface/8259/pr.v" 394 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "pr:inst4\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pr:inst4\|Mux14\"" {  } { { "pr.v" "Mux14" { Text "F:/interface/8259/pr.v" 394 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "pr:inst4\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pr:inst4\|Mux15\"" {  } { { "pr.v" "Mux15" { Text "F:/interface/8259/pr.v" 29 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/quartusii/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file d:/quartusii/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "pr:inst4\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"pr:inst4\|lpm_mux:Mux0\"" {  } { { "pr.v" "" { Text "F:/interface/8259/pr.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Info: Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "F:/interface/8259/db/mux_3nc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8259 " "Warning: Ignored assignments for entity \"8259\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8259 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8259 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 77 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Allocated 173 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 31 18:53:02 2010 " "Info: Processing ended: Mon May 31 18:53:02 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
