// File: bug_1835792.v
// Generated by MyHDL 0.9dev
// Date: Wed Oct 16 22:27:11 2013


`timescale 1ns/10ps

module bug_1835792 (

);
// Semicolon conversion
// 
//     







initial begin: BUG_1835792_LOGIC
    reg signed [7-1:0] v;
    v = 0;
    # 10;
    $write("%0d", -15);
    $write("\n");
    $write("%0d", 45);
    $write("\n");
end

endmodule
