-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Fri Oct 20 19:00:31 2023
-- Host        : gold1 running 64-bit Ubuntu 18.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pfm_dynamic_dpa_mon28_0_sim_netlist.vhdl
-- Design      : pfm_dynamic_dpa_mon28_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcu280-fsvh2892-2L-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF is
  port (
    axi_arready_reg_0 : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_awaddr[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \s_axi_awaddr[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_Out_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reset_sample_reg__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    slv_reg_addr_vld : out STD_LOGIC;
    mon_resetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : out STD_LOGIC;
    \register_select_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    control_wr_en : out STD_LOGIC;
    \s_axi_awaddr[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    slv_reg_out_vld : out STD_LOGIC;
    sample_reg_rd_first_reg : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \axi_rdata_reg[0]_0\ : in STD_LOGIC;
    mon_clk : in STD_LOGIC;
    axi_rvalid_reg_0 : in STD_LOGIC;
    \sample_data_reg[31]\ : in STD_LOGIC;
    \sample_data_reg[30]\ : in STD_LOGIC;
    \sample_data_reg[29]\ : in STD_LOGIC;
    \sample_data_reg[28]\ : in STD_LOGIC;
    \sample_data_reg[27]\ : in STD_LOGIC;
    \sample_data_reg[26]\ : in STD_LOGIC;
    \sample_data_reg[25]\ : in STD_LOGIC;
    \sample_data_reg[24]\ : in STD_LOGIC;
    \sample_data_reg[23]\ : in STD_LOGIC;
    \sample_data_reg[22]\ : in STD_LOGIC;
    \sample_data_reg[21]\ : in STD_LOGIC;
    \sample_data_reg[20]\ : in STD_LOGIC;
    \sample_data_reg[19]\ : in STD_LOGIC;
    \sample_data_reg[18]\ : in STD_LOGIC;
    \sample_data_reg[17]\ : in STD_LOGIC;
    \sample_data_reg[16]\ : in STD_LOGIC;
    \sample_data_reg[15]\ : in STD_LOGIC;
    \sample_data_reg[14]\ : in STD_LOGIC;
    \sample_data_reg[13]\ : in STD_LOGIC;
    \sample_data_reg[12]\ : in STD_LOGIC;
    \sample_data_reg[11]\ : in STD_LOGIC;
    \sample_data_reg[10]\ : in STD_LOGIC;
    \sample_data_reg[9]\ : in STD_LOGIC;
    \sample_data_reg[8]\ : in STD_LOGIC;
    \sample_data_reg[7]\ : in STD_LOGIC;
    \sample_data_reg[6]\ : in STD_LOGIC;
    \sample_data_reg[5]\ : in STD_LOGIC;
    \sample_data_reg[4]\ : in STD_LOGIC;
    \sample_data_reg[3]\ : in STD_LOGIC;
    \sample_data_reg[2]\ : in STD_LOGIC;
    \sample_data_reg[1]\ : in STD_LOGIC;
    \sample_data_reg[0]\ : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sample_reg_rd_first : in STD_LOGIC;
    \Count_Out_i_reg[0]_0\ : in STD_LOGIC;
    mon_resetn : in STD_LOGIC;
    register_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    \sample_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \sample_data_reg[31]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \sample_data_reg[0]_0\ : in STD_LOGIC;
    \sample_data_reg[0]_1\ : in STD_LOGIC;
    \sample_data_reg[1]_0\ : in STD_LOGIC;
    \sample_data_reg[1]_1\ : in STD_LOGIC;
    \sample_data_reg[2]_0\ : in STD_LOGIC;
    \sample_data_reg[2]_1\ : in STD_LOGIC;
    \sample_data_reg[3]_0\ : in STD_LOGIC;
    \sample_data_reg[3]_1\ : in STD_LOGIC;
    \sample_data_reg[4]_0\ : in STD_LOGIC;
    \sample_data_reg[4]_1\ : in STD_LOGIC;
    \sample_data_reg[5]_0\ : in STD_LOGIC;
    \sample_data_reg[5]_1\ : in STD_LOGIC;
    \sample_data_reg[6]_0\ : in STD_LOGIC;
    \sample_data_reg[6]_1\ : in STD_LOGIC;
    \sample_data_reg[7]_0\ : in STD_LOGIC;
    \sample_data_reg[7]_1\ : in STD_LOGIC;
    \sample_data_reg[8]_0\ : in STD_LOGIC;
    \sample_data_reg[8]_1\ : in STD_LOGIC;
    \sample_data_reg[9]_0\ : in STD_LOGIC;
    \sample_data_reg[9]_1\ : in STD_LOGIC;
    \sample_data_reg[10]_0\ : in STD_LOGIC;
    \sample_data_reg[10]_1\ : in STD_LOGIC;
    \sample_data_reg[11]_0\ : in STD_LOGIC;
    \sample_data_reg[11]_1\ : in STD_LOGIC;
    \sample_data_reg[12]_0\ : in STD_LOGIC;
    \sample_data_reg[12]_1\ : in STD_LOGIC;
    \sample_data_reg[13]_0\ : in STD_LOGIC;
    \sample_data_reg[13]_1\ : in STD_LOGIC;
    \sample_data_reg[14]_0\ : in STD_LOGIC;
    \sample_data_reg[14]_1\ : in STD_LOGIC;
    \sample_data_reg[15]_0\ : in STD_LOGIC;
    \sample_data_reg[15]_1\ : in STD_LOGIC;
    \sample_data_reg[16]_0\ : in STD_LOGIC;
    \sample_data_reg[16]_1\ : in STD_LOGIC;
    \sample_data_reg[17]_0\ : in STD_LOGIC;
    \sample_data_reg[17]_1\ : in STD_LOGIC;
    \sample_data_reg[18]_0\ : in STD_LOGIC;
    \sample_data_reg[18]_1\ : in STD_LOGIC;
    \sample_data_reg[19]_0\ : in STD_LOGIC;
    \sample_data_reg[19]_1\ : in STD_LOGIC;
    \sample_data_reg[20]_0\ : in STD_LOGIC;
    \sample_data_reg[20]_1\ : in STD_LOGIC;
    \sample_data_reg[21]_0\ : in STD_LOGIC;
    \sample_data_reg[21]_1\ : in STD_LOGIC;
    \sample_data_reg[22]_0\ : in STD_LOGIC;
    \sample_data_reg[22]_1\ : in STD_LOGIC;
    \sample_data_reg[23]_0\ : in STD_LOGIC;
    \sample_data_reg[23]_1\ : in STD_LOGIC;
    \sample_data_reg[24]_0\ : in STD_LOGIC;
    \sample_data_reg[24]_1\ : in STD_LOGIC;
    \sample_data_reg[25]_0\ : in STD_LOGIC;
    \sample_data_reg[25]_1\ : in STD_LOGIC;
    \sample_data_reg[26]_0\ : in STD_LOGIC;
    \sample_data_reg[26]_1\ : in STD_LOGIC;
    \sample_data_reg[27]_0\ : in STD_LOGIC;
    \sample_data_reg[27]_1\ : in STD_LOGIC;
    \sample_data_reg[28]_0\ : in STD_LOGIC;
    \sample_data_reg[28]_1\ : in STD_LOGIC;
    \sample_data_reg[29]_0\ : in STD_LOGIC;
    \sample_data_reg[29]_1\ : in STD_LOGIC;
    \sample_data_reg[30]_0\ : in STD_LOGIC;
    \sample_data_reg[30]_1\ : in STD_LOGIC;
    \sample_data_reg[31]_2\ : in STD_LOGIC;
    \sample_data_reg[31]_3\ : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \axi_rdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF is
  signal \Count_Out_i[31]_i_4_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal metrics_cnt_en_i_2_n_0 : STD_LOGIC;
  signal metrics_cnt_en_i_4_n_0 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \register_select[1]_i_3_n_0\ : STD_LOGIC;
  signal \^reset_sample_reg__0\ : STD_LOGIC;
  signal \^s_axi_awaddr[4]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \sample_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[0]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[10]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[11]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[12]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[13]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[14]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[16]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[17]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[18]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[18]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[19]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[1]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[20]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[21]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[21]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[22]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[23]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[24]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[25]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[25]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[26]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[26]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[27]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[28]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[29]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[29]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[2]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[30]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[30]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[31]_i_10_n_0\ : STD_LOGIC;
  signal \sample_data[31]_i_11_n_0\ : STD_LOGIC;
  signal \sample_data[31]_i_12_n_0\ : STD_LOGIC;
  signal \sample_data[31]_i_16_n_0\ : STD_LOGIC;
  signal \sample_data[31]_i_20_n_0\ : STD_LOGIC;
  signal \sample_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \sample_data[31]_i_7_n_0\ : STD_LOGIC;
  signal \sample_data[31]_i_8_n_0\ : STD_LOGIC;
  signal \sample_data[31]_i_9_n_0\ : STD_LOGIC;
  signal \sample_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[3]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[4]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[5]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[8]_i_4_n_0\ : STD_LOGIC;
  signal \sample_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \sample_data[9]_i_4_n_0\ : STD_LOGIC;
  signal slv_reg_addr : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \^slv_reg_addr_vld\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__1\ : STD_LOGIC;
  signal \trace_control[5]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_Out_i[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Count_Out_i[31]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of metrics_cnt_en_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of metrics_cnt_en_i_3 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \register_select[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sample_ctr_val[63]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sample_data[31]_i_14\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sample_data[31]_i_15\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sample_data[31]_i_18\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sample_data[31]_i_19\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sample_time_diff_reg[31]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of slv_reg_out_vld_reg_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \trace_control[5]_i_1\ : label is "soft_lutpair25";
begin
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  p_1_in <= \^p_1_in\;
  \reset_sample_reg__0\ <= \^reset_sample_reg__0\;
  \s_axi_awaddr[4]\(2 downto 0) <= \^s_axi_awaddr[4]\(2 downto 0);
  s_axi_bvalid <= \^s_axi_bvalid\;
  slv_reg_addr_vld <= \^slv_reg_addr_vld\;
\Count_Out_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_sample_reg__0\,
      I1 => Q(0),
      O => \Count_Out_i_reg[0]\(0)
    );
\Count_Out_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_sample_reg__0\,
      I1 => sample_reg_rd_first,
      O => E(0)
    );
\Count_Out_i[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \register_select[1]_i_3_n_0\,
      I1 => \trace_control[5]_i_2_n_0\,
      I2 => \^slv_reg_addr_vld\,
      I3 => \^s_axi_awaddr[4]\(2),
      I4 => \Count_Out_i[31]_i_4_n_0\,
      I5 => \Count_Out_i_reg[0]_0\,
      O => \^reset_sample_reg__0\
    );
\Count_Out_i[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FFC0FF0AFFCAF"
    )
        port map (
      I0 => s_axi_awaddr(5),
      I1 => s_axi_araddr(5),
      I2 => \slv_reg_wren__1\,
      I3 => \slv_reg_rden__0\,
      I4 => s_axi_araddr(6),
      I5 => s_axi_awaddr(6),
      O => \Count_Out_i[31]_i_4_n_0\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => \axi_rdata_reg[0]_0\
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^axi_awready_reg_0\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => \axi_rdata_reg[0]_0\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444444444444444"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \^s_axi_bvalid\,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_wvalid,
      I5 => s_axi_awvalid,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(0),
      Q => s_axi_rdata(0),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(10),
      Q => s_axi_rdata(10),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(11),
      Q => s_axi_rdata(11),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(12),
      Q => s_axi_rdata(12),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(13),
      Q => s_axi_rdata(13),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(14),
      Q => s_axi_rdata(14),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(15),
      Q => s_axi_rdata(15),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(16),
      Q => s_axi_rdata(16),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(17),
      Q => s_axi_rdata(17),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(18),
      Q => s_axi_rdata(18),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(19),
      Q => s_axi_rdata(19),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(1),
      Q => s_axi_rdata(1),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(20),
      Q => s_axi_rdata(20),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(21),
      Q => s_axi_rdata(21),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(22),
      Q => s_axi_rdata(22),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(23),
      Q => s_axi_rdata(23),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(24),
      Q => s_axi_rdata(24),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(25),
      Q => s_axi_rdata(25),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(26),
      Q => s_axi_rdata(26),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(27),
      Q => s_axi_rdata(27),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(28),
      Q => s_axi_rdata(28),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(29),
      Q => s_axi_rdata(29),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(2),
      Q => s_axi_rdata(2),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(30),
      Q => s_axi_rdata(30),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(31),
      Q => s_axi_rdata(31),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(3),
      Q => s_axi_rdata(3),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(4),
      Q => s_axi_rdata(4),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(5),
      Q => s_axi_rdata(5),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(6),
      Q => s_axi_rdata(6),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(7),
      Q => s_axi_rdata(7),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(8),
      Q => s_axi_rdata(8),
      R => \axi_rdata_reg[0]_0\
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => \axi_rdata_reg[31]_1\(9),
      Q => s_axi_rdata(9),
      R => \axi_rdata_reg[0]_0\
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => axi_rvalid_reg_0,
      Q => s_axi_rvalid,
      R => \axi_rdata_reg[0]_0\
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^axi_wready_reg_0\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => \axi_rdata_reg[0]_0\
    );
metrics_cnt_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => metrics_cnt_en_i_2_n_0,
      I1 => \slv_reg_wren__1\,
      I2 => \^s_axi_awaddr[4]\(2),
      I3 => metrics_cnt_en_i_4_n_0,
      O => control_wr_en
    );
metrics_cnt_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCBBBBBB"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => \slv_reg_wren__1\,
      I2 => s_axi_araddr(3),
      I3 => s_axi_arvalid,
      I4 => \^axi_arready_reg_0\,
      I5 => \^s_axi_awaddr[4]\(0),
      O => metrics_cnt_en_i_2_n_0
    );
metrics_cnt_en_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      O => \slv_reg_wren__1\
    );
metrics_cnt_en_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004440400000000"
    )
        port map (
      I0 => slv_reg_addr(6),
      I1 => \sample_data[31]_i_8_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \slv_reg_wren__1\,
      I4 => s_axi_awaddr(5),
      I5 => \register_select[1]_i_3_n_0\,
      O => metrics_cnt_en_i_4_n_0
    );
\register_select[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8000000000"
    )
        port map (
      I0 => \trace_control[5]_i_2_n_0\,
      I1 => \^axi_arready_reg_0\,
      I2 => s_axi_arvalid,
      I3 => \slv_reg_wren__1\,
      I4 => \^s_axi_awaddr[4]\(2),
      I5 => metrics_cnt_en_i_4_n_0,
      O => \s_axi_awaddr[7]\(0)
    );
\register_select[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => slv_reg_addr(5),
      I1 => slv_reg_addr(6),
      I2 => \^s_axi_awaddr[4]\(2),
      I3 => \^slv_reg_addr_vld\,
      I4 => \trace_control[5]_i_2_n_0\,
      I5 => \register_select[1]_i_3_n_0\,
      O => \^p_1_in\
    );
\register_select[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF788F7"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s_axi_arvalid,
      I2 => s_axi_araddr(5),
      I3 => \slv_reg_wren__1\,
      I4 => s_axi_awaddr(5),
      O => slv_reg_addr(5)
    );
\register_select[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A202020202020"
    )
        port map (
      I0 => \sample_data[31]_i_9_n_0\,
      I1 => s_axi_awaddr(7),
      I2 => \slv_reg_wren__1\,
      I3 => s_axi_araddr(7),
      I4 => s_axi_arvalid,
      I5 => \^axi_arready_reg_0\,
      O => \register_select[1]_i_3_n_0\
    );
\register_select[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000000000"
    )
        port map (
      I0 => \trace_control[5]_i_2_n_0\,
      I1 => \^s_axi_awaddr[4]\(2),
      I2 => \^axi_arready_reg_0\,
      I3 => s_axi_arvalid,
      I4 => \slv_reg_wren__1\,
      I5 => metrics_cnt_en_i_4_n_0,
      O => \s_axi_awaddr[7]\(1)
    );
\register_select[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8000000000"
    )
        port map (
      I0 => metrics_cnt_en_i_2_n_0,
      I1 => \^axi_arready_reg_0\,
      I2 => s_axi_arvalid,
      I3 => \slv_reg_wren__1\,
      I4 => \^s_axi_awaddr[4]\(2),
      I5 => metrics_cnt_en_i_4_n_0,
      O => \s_axi_awaddr[7]\(2)
    );
\register_select[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC888888"
    )
        port map (
      I0 => s_axi_awaddr(7),
      I1 => \slv_reg_wren__1\,
      I2 => s_axi_araddr(7),
      I3 => s_axi_arvalid,
      I4 => \^axi_arready_reg_0\,
      O => \s_axi_awaddr[7]\(3)
    );
\sample_ctr_val[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => register_select(0),
      O => \register_select_reg[1]\(0)
    );
\sample_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[0]_i_2_n_0\,
      I4 => \sample_data_reg[0]\,
      I5 => \sample_data[0]_i_4_n_0\,
      O => D(0)
    );
\sample_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(0),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(0),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[0]_0\,
      O => \sample_data[0]_i_2_n_0\
    );
\sample_data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(32),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(32),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[0]_1\,
      O => \sample_data[0]_i_4_n_0\
    );
\sample_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[10]_i_2_n_0\,
      I4 => \sample_data_reg[10]\,
      I5 => \sample_data[10]_i_4_n_0\,
      O => D(10)
    );
\sample_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(10),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(10),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[10]_0\,
      O => \sample_data[10]_i_2_n_0\
    );
\sample_data[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(42),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(42),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[10]_1\,
      O => \sample_data[10]_i_4_n_0\
    );
\sample_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[11]_i_2_n_0\,
      I4 => \sample_data_reg[11]\,
      I5 => \sample_data[11]_i_4_n_0\,
      O => D(11)
    );
\sample_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(11),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(11),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[11]_0\,
      O => \sample_data[11]_i_2_n_0\
    );
\sample_data[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(43),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(43),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[11]_1\,
      O => \sample_data[11]_i_4_n_0\
    );
\sample_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[12]_i_2_n_0\,
      I4 => \sample_data_reg[12]\,
      I5 => \sample_data[12]_i_4_n_0\,
      O => D(12)
    );
\sample_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(12),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(12),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[12]_0\,
      O => \sample_data[12]_i_2_n_0\
    );
\sample_data[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(44),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(44),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[12]_1\,
      O => \sample_data[12]_i_4_n_0\
    );
\sample_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[13]_i_2_n_0\,
      I4 => \sample_data_reg[13]\,
      I5 => \sample_data[13]_i_4_n_0\,
      O => D(13)
    );
\sample_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(13),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(13),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[13]_0\,
      O => \sample_data[13]_i_2_n_0\
    );
\sample_data[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(45),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(45),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[13]_1\,
      O => \sample_data[13]_i_4_n_0\
    );
\sample_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[14]_i_2_n_0\,
      I4 => \sample_data_reg[14]\,
      I5 => \sample_data[14]_i_4_n_0\,
      O => D(14)
    );
\sample_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(14),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(14),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[14]_0\,
      O => \sample_data[14]_i_2_n_0\
    );
\sample_data[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(46),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(46),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[14]_1\,
      O => \sample_data[14]_i_4_n_0\
    );
\sample_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[15]_i_2_n_0\,
      I4 => \sample_data_reg[15]\,
      I5 => \sample_data[15]_i_4_n_0\,
      O => D(15)
    );
\sample_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(15),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(15),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[15]_0\,
      O => \sample_data[15]_i_2_n_0\
    );
\sample_data[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(47),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(47),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[15]_1\,
      O => \sample_data[15]_i_4_n_0\
    );
\sample_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[16]_i_2_n_0\,
      I4 => \sample_data_reg[16]\,
      I5 => \sample_data[16]_i_4_n_0\,
      O => D(16)
    );
\sample_data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(16),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(16),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[16]_0\,
      O => \sample_data[16]_i_2_n_0\
    );
\sample_data[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(48),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(48),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[16]_1\,
      O => \sample_data[16]_i_4_n_0\
    );
\sample_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[17]_i_2_n_0\,
      I4 => \sample_data_reg[17]\,
      I5 => \sample_data[17]_i_4_n_0\,
      O => D(17)
    );
\sample_data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(17),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(17),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[17]_0\,
      O => \sample_data[17]_i_2_n_0\
    );
\sample_data[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(49),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(49),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[17]_1\,
      O => \sample_data[17]_i_4_n_0\
    );
\sample_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[18]_i_2_n_0\,
      I4 => \sample_data_reg[18]\,
      I5 => \sample_data[18]_i_4_n_0\,
      O => D(18)
    );
\sample_data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(18),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(18),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[18]_0\,
      O => \sample_data[18]_i_2_n_0\
    );
\sample_data[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(50),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(50),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[18]_1\,
      O => \sample_data[18]_i_4_n_0\
    );
\sample_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[19]_i_2_n_0\,
      I4 => \sample_data_reg[19]\,
      I5 => \sample_data[19]_i_4_n_0\,
      O => D(19)
    );
\sample_data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(19),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(19),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[19]_0\,
      O => \sample_data[19]_i_2_n_0\
    );
\sample_data[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(51),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(51),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[19]_1\,
      O => \sample_data[19]_i_4_n_0\
    );
\sample_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[1]_i_2_n_0\,
      I4 => \sample_data_reg[1]\,
      I5 => \sample_data[1]_i_4_n_0\,
      O => D(1)
    );
\sample_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(1),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(1),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[1]_0\,
      O => \sample_data[1]_i_2_n_0\
    );
\sample_data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(33),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(33),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[1]_1\,
      O => \sample_data[1]_i_4_n_0\
    );
\sample_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[20]_i_2_n_0\,
      I4 => \sample_data_reg[20]\,
      I5 => \sample_data[20]_i_4_n_0\,
      O => D(20)
    );
\sample_data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(20),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(20),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[20]_0\,
      O => \sample_data[20]_i_2_n_0\
    );
\sample_data[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(52),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(52),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[20]_1\,
      O => \sample_data[20]_i_4_n_0\
    );
\sample_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[21]_i_2_n_0\,
      I4 => \sample_data_reg[21]\,
      I5 => \sample_data[21]_i_4_n_0\,
      O => D(21)
    );
\sample_data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(21),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(21),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[21]_0\,
      O => \sample_data[21]_i_2_n_0\
    );
\sample_data[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(53),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(53),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[21]_1\,
      O => \sample_data[21]_i_4_n_0\
    );
\sample_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[22]_i_2_n_0\,
      I4 => \sample_data_reg[22]\,
      I5 => \sample_data[22]_i_4_n_0\,
      O => D(22)
    );
\sample_data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(22),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(22),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[22]_0\,
      O => \sample_data[22]_i_2_n_0\
    );
\sample_data[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(54),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(54),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[22]_1\,
      O => \sample_data[22]_i_4_n_0\
    );
\sample_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[23]_i_2_n_0\,
      I4 => \sample_data_reg[23]\,
      I5 => \sample_data[23]_i_4_n_0\,
      O => D(23)
    );
\sample_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(23),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(23),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[23]_0\,
      O => \sample_data[23]_i_2_n_0\
    );
\sample_data[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(55),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(55),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[23]_1\,
      O => \sample_data[23]_i_4_n_0\
    );
\sample_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[24]_i_2_n_0\,
      I4 => \sample_data_reg[24]\,
      I5 => \sample_data[24]_i_4_n_0\,
      O => D(24)
    );
\sample_data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(24),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(24),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[24]_0\,
      O => \sample_data[24]_i_2_n_0\
    );
\sample_data[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(56),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(56),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[24]_1\,
      O => \sample_data[24]_i_4_n_0\
    );
\sample_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[25]_i_2_n_0\,
      I4 => \sample_data_reg[25]\,
      I5 => \sample_data[25]_i_4_n_0\,
      O => D(25)
    );
\sample_data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(25),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(25),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[25]_0\,
      O => \sample_data[25]_i_2_n_0\
    );
\sample_data[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(57),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(57),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[25]_1\,
      O => \sample_data[25]_i_4_n_0\
    );
\sample_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[26]_i_2_n_0\,
      I4 => \sample_data_reg[26]\,
      I5 => \sample_data[26]_i_4_n_0\,
      O => D(26)
    );
\sample_data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(26),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(26),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[26]_0\,
      O => \sample_data[26]_i_2_n_0\
    );
\sample_data[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(58),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(58),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[26]_1\,
      O => \sample_data[26]_i_4_n_0\
    );
\sample_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[27]_i_2_n_0\,
      I4 => \sample_data_reg[27]\,
      I5 => \sample_data[27]_i_4_n_0\,
      O => D(27)
    );
\sample_data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(27),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(27),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[27]_0\,
      O => \sample_data[27]_i_2_n_0\
    );
\sample_data[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(59),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(59),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[27]_1\,
      O => \sample_data[27]_i_4_n_0\
    );
\sample_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[28]_i_2_n_0\,
      I4 => \sample_data_reg[28]\,
      I5 => \sample_data[28]_i_4_n_0\,
      O => D(28)
    );
\sample_data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(28),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(28),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[28]_0\,
      O => \sample_data[28]_i_2_n_0\
    );
\sample_data[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(60),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(60),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[28]_1\,
      O => \sample_data[28]_i_4_n_0\
    );
\sample_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[29]_i_2_n_0\,
      I4 => \sample_data_reg[29]\,
      I5 => \sample_data[29]_i_4_n_0\,
      O => D(29)
    );
\sample_data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(29),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(29),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[29]_0\,
      O => \sample_data[29]_i_2_n_0\
    );
\sample_data[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(61),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(61),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[29]_1\,
      O => \sample_data[29]_i_4_n_0\
    );
\sample_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[2]_i_2_n_0\,
      I4 => \sample_data_reg[2]\,
      I5 => \sample_data[2]_i_4_n_0\,
      O => D(2)
    );
\sample_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(2),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(2),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[2]_0\,
      O => \sample_data[2]_i_2_n_0\
    );
\sample_data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(34),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(34),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[2]_1\,
      O => \sample_data[2]_i_4_n_0\
    );
\sample_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[30]_i_2_n_0\,
      I4 => \sample_data_reg[30]\,
      I5 => \sample_data[30]_i_4_n_0\,
      O => D(30)
    );
\sample_data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(30),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(30),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[30]_0\,
      O => \sample_data[30]_i_2_n_0\
    );
\sample_data[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(62),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(62),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[30]_1\,
      O => \sample_data[30]_i_4_n_0\
    );
\sample_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[31]_i_5_n_0\,
      I4 => \sample_data_reg[31]\,
      I5 => \sample_data[31]_i_7_n_0\,
      O => D(31)
    );
\sample_data[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => slv_reg_addr(5),
      I1 => \sample_data[31]_i_9_n_0\,
      I2 => slv_reg_addr(7),
      I3 => slv_reg_addr(6),
      O => \sample_data[31]_i_10_n_0\
    );
\sample_data[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sample_data[31]_i_20_n_0\,
      I1 => \^s_axi_awaddr[4]\(2),
      I2 => \^s_axi_awaddr[4]\(1),
      O => \sample_data[31]_i_11_n_0\
    );
\sample_data[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(1),
      I1 => \^s_axi_awaddr[4]\(2),
      I2 => \^s_axi_awaddr[4]\(0),
      O => \sample_data[31]_i_12_n_0\
    );
\sample_data[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF788F7"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s_axi_arvalid,
      I2 => s_axi_araddr(2),
      I3 => \slv_reg_wren__1\,
      I4 => s_axi_awaddr(2),
      O => \^s_axi_awaddr[4]\(0)
    );
\sample_data[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF788F7"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s_axi_arvalid,
      I2 => s_axi_araddr(3),
      I3 => \slv_reg_wren__1\,
      I4 => s_axi_awaddr(3),
      O => \^s_axi_awaddr[4]\(1)
    );
\sample_data[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA222A200000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_4_n_0\,
      I1 => \sample_data[31]_i_8_n_0\,
      I2 => s_axi_araddr(7),
      I3 => \slv_reg_wren__1\,
      I4 => s_axi_awaddr(7),
      I5 => \sample_data[31]_i_9_n_0\,
      O => \sample_data[31]_i_16_n_0\
    );
\sample_data[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s_axi_arvalid,
      O => \slv_reg_rden__0\
    );
\sample_data[31]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF788F7"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s_axi_arvalid,
      I2 => s_axi_araddr(7),
      I3 => \slv_reg_wren__1\,
      I4 => s_axi_awaddr(7),
      O => slv_reg_addr(7)
    );
\sample_data[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAAC000"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => s_axi_araddr(4),
      I2 => s_axi_arvalid,
      I3 => \^axi_arready_reg_0\,
      I4 => \slv_reg_wren__1\,
      O => \^s_axi_awaddr[4]\(2)
    );
\sample_data[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000ACC00000000"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_araddr(2),
      I2 => s_axi_awaddr(3),
      I3 => \slv_reg_wren__1\,
      I4 => s_axi_araddr(3),
      I5 => \sample_data[31]_i_8_n_0\,
      O => \sample_data[31]_i_20_n_0\
    );
\sample_data[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAAC000"
    )
        port map (
      I0 => s_axi_awaddr(6),
      I1 => s_axi_araddr(6),
      I2 => s_axi_arvalid,
      I3 => \^axi_arready_reg_0\,
      I4 => \slv_reg_wren__1\,
      O => slv_reg_addr(6)
    );
\sample_data[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FD5D0000"
    )
        port map (
      I0 => \sample_data[31]_i_8_n_0\,
      I1 => s_axi_araddr(7),
      I2 => \slv_reg_wren__1\,
      I3 => s_axi_awaddr(7),
      I4 => \sample_data[31]_i_9_n_0\,
      I5 => slv_reg_addr(5),
      O => \sample_data[31]_i_4_n_0\
    );
\sample_data[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(31),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(31),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[31]_2\,
      O => \sample_data[31]_i_5_n_0\
    );
\sample_data[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(63),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(63),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[31]_3\,
      O => \sample_data[31]_i_7_n_0\
    );
\sample_data[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888888888888888"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_wvalid,
      I5 => s_axi_awvalid,
      O => \sample_data[31]_i_8_n_0\
    );
\sample_data[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005503000300"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_awaddr(1),
      I2 => s_axi_awaddr(0),
      I3 => \slv_reg_wren__1\,
      I4 => s_axi_araddr(0),
      I5 => \slv_reg_rden__0\,
      O => \sample_data[31]_i_9_n_0\
    );
\sample_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[3]_i_2_n_0\,
      I4 => \sample_data_reg[3]\,
      I5 => \sample_data[3]_i_4_n_0\,
      O => D(3)
    );
\sample_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(3),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(3),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[3]_0\,
      O => \sample_data[3]_i_2_n_0\
    );
\sample_data[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(35),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(35),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[3]_1\,
      O => \sample_data[3]_i_4_n_0\
    );
\sample_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[4]_i_2_n_0\,
      I4 => \sample_data_reg[4]\,
      I5 => \sample_data[4]_i_4_n_0\,
      O => D(4)
    );
\sample_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(4),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(4),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[4]_0\,
      O => \sample_data[4]_i_2_n_0\
    );
\sample_data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(36),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(36),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[4]_1\,
      O => \sample_data[4]_i_4_n_0\
    );
\sample_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[5]_i_2_n_0\,
      I4 => \sample_data_reg[5]\,
      I5 => \sample_data[5]_i_4_n_0\,
      O => D(5)
    );
\sample_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(5),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(5),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[5]_0\,
      O => \sample_data[5]_i_2_n_0\
    );
\sample_data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(37),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(37),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[5]_1\,
      O => \sample_data[5]_i_4_n_0\
    );
\sample_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[6]_i_2_n_0\,
      I4 => \sample_data_reg[6]\,
      I5 => \sample_data[6]_i_4_n_0\,
      O => D(6)
    );
\sample_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(6),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(6),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[6]_0\,
      O => \sample_data[6]_i_2_n_0\
    );
\sample_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(38),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(38),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[6]_1\,
      O => \sample_data[6]_i_4_n_0\
    );
\sample_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[7]_i_2_n_0\,
      I4 => \sample_data_reg[7]\,
      I5 => \sample_data[7]_i_4_n_0\,
      O => D(7)
    );
\sample_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(7),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(7),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[7]_0\,
      O => \sample_data[7]_i_2_n_0\
    );
\sample_data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(39),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(39),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[7]_1\,
      O => \sample_data[7]_i_4_n_0\
    );
\sample_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[8]_i_2_n_0\,
      I4 => \sample_data_reg[8]\,
      I5 => \sample_data[8]_i_4_n_0\,
      O => D(8)
    );
\sample_data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(8),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(8),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[8]_0\,
      O => \sample_data[8]_i_2_n_0\
    );
\sample_data[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(40),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(40),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[8]_1\,
      O => \sample_data[8]_i_4_n_0\
    );
\sample_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FF00"
    )
        port map (
      I0 => \^s_axi_awaddr[4]\(2),
      I1 => slv_reg_addr(6),
      I2 => \sample_data[31]_i_4_n_0\,
      I3 => \sample_data[9]_i_2_n_0\,
      I4 => \sample_data_reg[9]\,
      I5 => \sample_data[9]_i_4_n_0\,
      O => D(9)
    );
\sample_data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_10_n_0\,
      I1 => \sample_data_reg[31]_0\(9),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(9),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[9]_0\,
      O => \sample_data[9]_i_2_n_0\
    );
\sample_data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \sample_data[31]_i_16_n_0\,
      I1 => \sample_data_reg[31]_0\(41),
      I2 => \sample_data[31]_i_11_n_0\,
      I3 => \sample_data_reg[31]_1\(41),
      I4 => \sample_data[31]_i_12_n_0\,
      I5 => \sample_data_reg[9]_1\,
      O => \sample_data[9]_i_4_n_0\
    );
sample_reg_rd_first_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => sample_reg_rd_first,
      O => sample_reg_rd_first_reg
    );
\sample_time_diff_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mon_resetn,
      I1 => \^p_1_in\,
      O => mon_resetn_0(0)
    );
slv_reg_addr_vld_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => \^axi_wready_reg_0\,
      I4 => s_axi_arvalid,
      I5 => \^axi_arready_reg_0\,
      O => \^slv_reg_addr_vld\
    );
slv_reg_out_vld_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => \^axi_wready_reg_0\,
      O => slv_reg_out_vld
    );
\trace_control[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \trace_control[5]_i_2_n_0\,
      I1 => \slv_reg_wren__1\,
      I2 => \^s_axi_awaddr[4]\(2),
      I3 => metrics_cnt_en_i_4_n_0,
      O => \s_axi_awaddr[3]\(0)
    );
\trace_control[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003444444"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => \slv_reg_wren__1\,
      I2 => s_axi_araddr(3),
      I3 => s_axi_arvalid,
      I4 => \^axi_arready_reg_0\,
      I5 => \^s_axi_awaddr[4]\(0),
      O => \trace_control[5]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reset_sample_reg__0\ : in STD_LOGIC;
    mon_resetn : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mon_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter is
  signal Count_Out_i : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \Count_Out_i0_carry__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_7\ : STD_LOGIC;
  signal Count_Out_i0_carry_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_n_1 : STD_LOGIC;
  signal Count_Out_i0_carry_n_2 : STD_LOGIC;
  signal Count_Out_i0_carry_n_3 : STD_LOGIC;
  signal Count_Out_i0_carry_n_4 : STD_LOGIC;
  signal Count_Out_i0_carry_n_5 : STD_LOGIC;
  signal Count_Out_i0_carry_n_6 : STD_LOGIC;
  signal Count_Out_i0_carry_n_7 : STD_LOGIC;
  signal \Count_Out_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[25]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[30]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Count_Out_i0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_Count_Out_i0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Count_Out_i0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_Out_i[10]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Count_Out_i[11]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Count_Out_i[12]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Count_Out_i[13]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Count_Out_i[14]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Count_Out_i[15]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Count_Out_i[16]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Count_Out_i[17]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Count_Out_i[18]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Count_Out_i[19]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Count_Out_i[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Count_Out_i[20]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Count_Out_i[21]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Count_Out_i[22]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Count_Out_i[23]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Count_Out_i[24]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Count_Out_i[25]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Count_Out_i[26]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Count_Out_i[27]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Count_Out_i[28]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Count_Out_i[29]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Count_Out_i[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Count_Out_i[30]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Count_Out_i[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Count_Out_i[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Count_Out_i[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Count_Out_i[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Count_Out_i[7]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Count_Out_i[8]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Count_Out_i[9]_i_1\ : label is "soft_lutpair35";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  SR(0) <= \^sr\(0);
Count_Out_i0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => Count_Out_i0_carry_n_0,
      CO(6) => Count_Out_i0_carry_n_1,
      CO(5) => Count_Out_i0_carry_n_2,
      CO(4) => Count_Out_i0_carry_n_3,
      CO(3) => Count_Out_i0_carry_n_4,
      CO(2) => Count_Out_i0_carry_n_5,
      CO(1) => Count_Out_i0_carry_n_6,
      CO(0) => Count_Out_i0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => Count_Out_i(8 downto 1),
      S(7 downto 0) => \^q\(8 downto 1)
    );
\Count_Out_i0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => Count_Out_i0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \Count_Out_i0_carry__0_n_0\,
      CO(6) => \Count_Out_i0_carry__0_n_1\,
      CO(5) => \Count_Out_i0_carry__0_n_2\,
      CO(4) => \Count_Out_i0_carry__0_n_3\,
      CO(3) => \Count_Out_i0_carry__0_n_4\,
      CO(2) => \Count_Out_i0_carry__0_n_5\,
      CO(1) => \Count_Out_i0_carry__0_n_6\,
      CO(0) => \Count_Out_i0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => Count_Out_i(16 downto 9),
      S(7 downto 0) => \^q\(16 downto 9)
    );
\Count_Out_i0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \Count_Out_i0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \Count_Out_i0_carry__1_n_0\,
      CO(6) => \Count_Out_i0_carry__1_n_1\,
      CO(5) => \Count_Out_i0_carry__1_n_2\,
      CO(4) => \Count_Out_i0_carry__1_n_3\,
      CO(3) => \Count_Out_i0_carry__1_n_4\,
      CO(2) => \Count_Out_i0_carry__1_n_5\,
      CO(1) => \Count_Out_i0_carry__1_n_6\,
      CO(0) => \Count_Out_i0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => Count_Out_i(24 downto 17),
      S(7 downto 0) => \^q\(24 downto 17)
    );
\Count_Out_i0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \Count_Out_i0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_Count_Out_i0_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \Count_Out_i0_carry__2_n_2\,
      CO(4) => \Count_Out_i0_carry__2_n_3\,
      CO(3) => \Count_Out_i0_carry__2_n_4\,
      CO(2) => \Count_Out_i0_carry__2_n_5\,
      CO(1) => \Count_Out_i0_carry__2_n_6\,
      CO(0) => \Count_Out_i0_carry__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_Count_Out_i0_carry__2_O_UNCONNECTED\(7),
      O(6 downto 0) => Count_Out_i(31 downto 25),
      S(7) => '0',
      S(6 downto 0) => \^q\(31 downto 25)
    );
\Count_Out_i[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(10),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[10]_i_1_n_0\
    );
\Count_Out_i[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(11),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[11]_i_1_n_0\
    );
\Count_Out_i[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(12),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[12]_i_1_n_0\
    );
\Count_Out_i[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(13),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[13]_i_1_n_0\
    );
\Count_Out_i[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(14),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[14]_i_1_n_0\
    );
\Count_Out_i[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(15),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[15]_i_1_n_0\
    );
\Count_Out_i[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(16),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[16]_i_1_n_0\
    );
\Count_Out_i[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(17),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[17]_i_1_n_0\
    );
\Count_Out_i[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(18),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[18]_i_1_n_0\
    );
\Count_Out_i[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(19),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[19]_i_1_n_0\
    );
\Count_Out_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(1),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[1]_i_1_n_0\
    );
\Count_Out_i[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(20),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[20]_i_1_n_0\
    );
\Count_Out_i[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(21),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[21]_i_1_n_0\
    );
\Count_Out_i[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(22),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[22]_i_1_n_0\
    );
\Count_Out_i[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(23),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[23]_i_1_n_0\
    );
\Count_Out_i[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(24),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[24]_i_1_n_0\
    );
\Count_Out_i[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(25),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[25]_i_1_n_0\
    );
\Count_Out_i[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(26),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[26]_i_1_n_0\
    );
\Count_Out_i[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(27),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[27]_i_1_n_0\
    );
\Count_Out_i[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(28),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[28]_i_1_n_0\
    );
\Count_Out_i[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(29),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[29]_i_1_n_0\
    );
\Count_Out_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(2),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[2]_i_1_n_0\
    );
\Count_Out_i[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(30),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[30]_i_1_n_0\
    );
\Count_Out_i[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(31),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[31]_i_2_n_0\
    );
\Count_Out_i[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(3),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[3]_i_1_n_0\
    );
\Count_Out_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(4),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[4]_i_1_n_0\
    );
\Count_Out_i[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(5),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[5]_i_1_n_0\
    );
\Count_Out_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(6),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[6]_i_1_n_0\
    );
\Count_Out_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(7),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[7]_i_1_n_0\
    );
\Count_Out_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(8),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[8]_i_1_n_0\
    );
\Count_Out_i[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Count_Out_i(9),
      I1 => \reset_sample_reg__0\,
      O => \Count_Out_i[9]_i_1_n_0\
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[10]_i_1_n_0\,
      Q => \^q\(10),
      R => \^sr\(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[11]_i_1_n_0\,
      Q => \^q\(11),
      R => \^sr\(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[12]_i_1_n_0\,
      Q => \^q\(12),
      R => \^sr\(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[13]_i_1_n_0\,
      Q => \^q\(13),
      R => \^sr\(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[14]_i_1_n_0\,
      Q => \^q\(14),
      R => \^sr\(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[15]_i_1_n_0\,
      Q => \^q\(15),
      R => \^sr\(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[16]_i_1_n_0\,
      Q => \^q\(16),
      R => \^sr\(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[17]_i_1_n_0\,
      Q => \^q\(17),
      R => \^sr\(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[18]_i_1_n_0\,
      Q => \^q\(18),
      R => \^sr\(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[19]_i_1_n_0\,
      Q => \^q\(19),
      R => \^sr\(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \^sr\(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[20]_i_1_n_0\,
      Q => \^q\(20),
      R => \^sr\(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[21]_i_1_n_0\,
      Q => \^q\(21),
      R => \^sr\(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[22]_i_1_n_0\,
      Q => \^q\(22),
      R => \^sr\(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[23]_i_1_n_0\,
      Q => \^q\(23),
      R => \^sr\(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[24]_i_1_n_0\,
      Q => \^q\(24),
      R => \^sr\(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[25]_i_1_n_0\,
      Q => \^q\(25),
      R => \^sr\(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[26]_i_1_n_0\,
      Q => \^q\(26),
      R => \^sr\(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[27]_i_1_n_0\,
      Q => \^q\(27),
      R => \^sr\(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[28]_i_1_n_0\,
      Q => \^q\(28),
      R => \^sr\(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[29]_i_1_n_0\,
      Q => \^q\(29),
      R => \^sr\(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \^sr\(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[30]_i_1_n_0\,
      Q => \^q\(30),
      R => \^sr\(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[31]_i_2_n_0\,
      Q => \^q\(31),
      R => \^sr\(0)
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \^sr\(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \^sr\(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \^sr\(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \^sr\(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \^sr\(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \^sr\(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Count_Out_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \^sr\(0)
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mon_resetn,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_event_mon is
  port (
    \sample_ctr_val_reg[32]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[33]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[34]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[35]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[36]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[37]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[38]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[39]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[40]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[41]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[42]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[43]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[44]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[45]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[46]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[47]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[48]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[49]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[50]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[51]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[52]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[53]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[54]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[55]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[56]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[57]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[58]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[59]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[60]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[61]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[62]_0\ : out STD_LOGIC;
    \sample_ctr_val_reg[63]_0\ : out STD_LOGIC;
    RST_ACTIVE : in STD_LOGIC;
    mon_clk : in STD_LOGIC;
    cnt_enabled_reg_0 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slv_reg_addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sample_data_reg[0]\ : in STD_LOGIC;
    \sample_data_reg[1]\ : in STD_LOGIC;
    \sample_data_reg[2]\ : in STD_LOGIC;
    \sample_data_reg[3]\ : in STD_LOGIC;
    \sample_data_reg[4]\ : in STD_LOGIC;
    \sample_data_reg[5]\ : in STD_LOGIC;
    \sample_data_reg[6]\ : in STD_LOGIC;
    \sample_data_reg[7]\ : in STD_LOGIC;
    \sample_data_reg[8]\ : in STD_LOGIC;
    \sample_data_reg[9]\ : in STD_LOGIC;
    \sample_data_reg[10]\ : in STD_LOGIC;
    \sample_data_reg[11]\ : in STD_LOGIC;
    \sample_data_reg[12]\ : in STD_LOGIC;
    \sample_data_reg[13]\ : in STD_LOGIC;
    \sample_data_reg[14]\ : in STD_LOGIC;
    \sample_data_reg[15]\ : in STD_LOGIC;
    \sample_data_reg[16]\ : in STD_LOGIC;
    \sample_data_reg[17]\ : in STD_LOGIC;
    \sample_data_reg[18]\ : in STD_LOGIC;
    \sample_data_reg[19]\ : in STD_LOGIC;
    \sample_data_reg[20]\ : in STD_LOGIC;
    \sample_data_reg[21]\ : in STD_LOGIC;
    \sample_data_reg[22]\ : in STD_LOGIC;
    \sample_data_reg[23]\ : in STD_LOGIC;
    \sample_data_reg[24]\ : in STD_LOGIC;
    \sample_data_reg[25]\ : in STD_LOGIC;
    \sample_data_reg[26]\ : in STD_LOGIC;
    \sample_data_reg[27]\ : in STD_LOGIC;
    \sample_data_reg[28]\ : in STD_LOGIC;
    \sample_data_reg[29]\ : in STD_LOGIC;
    \sample_data_reg[30]\ : in STD_LOGIC;
    \sample_data_reg[31]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_event_mon;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_event_mon is
  signal cnt_enabled : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \event_ctr_val[0]_i_2_n_0\ : STD_LOGIC;
  signal event_ctr_val_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \event_ctr_val_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \event_ctr_val_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \event_ctr_val_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \event_ctr_val_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \event_ctr_val_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \event_ctr_val_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \event_ctr_val_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \event_ctr_val_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \event_ctr_val_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \event_ctr_val_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \event_ctr_val_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \event_ctr_val_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \event_ctr_val_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \event_ctr_val_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \event_ctr_val_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \event_ctr_val_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \event_ctr_val_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \event_ctr_val_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \event_ctr_val_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \event_ctr_val_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \event_ctr_val_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \event_ctr_val_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \event_ctr_val_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \event_ctr_val_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \event_ctr_val_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \event_ctr_val_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \event_ctr_val_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \event_ctr_val_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \event_ctr_val_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \event_ctr_val_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \event_ctr_val_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \event_ctr_val_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \event_ctr_val_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \event_ctr_val_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \event_ctr_val_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \event_ctr_val_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \event_ctr_val_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \event_ctr_val_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \event_ctr_val_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \event_ctr_val_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \event_ctr_val_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \event_ctr_val_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \event_ctr_val_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \event_ctr_val_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \event_ctr_val_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \event_ctr_val_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \event_ctr_val_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \event_ctr_val_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \event_ctr_val_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \event_ctr_val_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \event_ctr_val_reg[32]_i_1_n_10\ : STD_LOGIC;
  signal \event_ctr_val_reg[32]_i_1_n_11\ : STD_LOGIC;
  signal \event_ctr_val_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \event_ctr_val_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \event_ctr_val_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \event_ctr_val_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \event_ctr_val_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \event_ctr_val_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \event_ctr_val_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \event_ctr_val_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \event_ctr_val_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \event_ctr_val_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \event_ctr_val_reg[32]_i_1_n_8\ : STD_LOGIC;
  signal \event_ctr_val_reg[32]_i_1_n_9\ : STD_LOGIC;
  signal \event_ctr_val_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \event_ctr_val_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \event_ctr_val_reg[40]_i_1_n_10\ : STD_LOGIC;
  signal \event_ctr_val_reg[40]_i_1_n_11\ : STD_LOGIC;
  signal \event_ctr_val_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \event_ctr_val_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \event_ctr_val_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \event_ctr_val_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \event_ctr_val_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \event_ctr_val_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \event_ctr_val_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \event_ctr_val_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \event_ctr_val_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \event_ctr_val_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \event_ctr_val_reg[40]_i_1_n_8\ : STD_LOGIC;
  signal \event_ctr_val_reg[40]_i_1_n_9\ : STD_LOGIC;
  signal \event_ctr_val_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \event_ctr_val_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \event_ctr_val_reg[48]_i_1_n_10\ : STD_LOGIC;
  signal \event_ctr_val_reg[48]_i_1_n_11\ : STD_LOGIC;
  signal \event_ctr_val_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \event_ctr_val_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \event_ctr_val_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \event_ctr_val_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \event_ctr_val_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \event_ctr_val_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \event_ctr_val_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \event_ctr_val_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \event_ctr_val_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \event_ctr_val_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \event_ctr_val_reg[48]_i_1_n_8\ : STD_LOGIC;
  signal \event_ctr_val_reg[48]_i_1_n_9\ : STD_LOGIC;
  signal \event_ctr_val_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \event_ctr_val_reg[56]_i_1_n_10\ : STD_LOGIC;
  signal \event_ctr_val_reg[56]_i_1_n_11\ : STD_LOGIC;
  signal \event_ctr_val_reg[56]_i_1_n_12\ : STD_LOGIC;
  signal \event_ctr_val_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \event_ctr_val_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \event_ctr_val_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \event_ctr_val_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \event_ctr_val_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \event_ctr_val_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \event_ctr_val_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \event_ctr_val_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \event_ctr_val_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \event_ctr_val_reg[56]_i_1_n_8\ : STD_LOGIC;
  signal \event_ctr_val_reg[56]_i_1_n_9\ : STD_LOGIC;
  signal \event_ctr_val_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \event_ctr_val_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \event_ctr_val_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \event_ctr_val_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \event_ctr_val_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \event_ctr_val_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \event_ctr_val_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \event_ctr_val_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \event_ctr_val_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \event_ctr_val_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \event_ctr_val_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \event_ctr_val_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \event_ctr_val_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \event_ctr_val_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \event_ctr_val_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \event_ctr_val_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[0]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[10]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[11]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[12]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[13]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[14]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[15]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[16]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[17]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[18]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[19]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[1]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[20]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[21]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[22]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[23]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[24]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[25]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[26]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[27]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[28]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[29]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[2]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[30]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[31]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[3]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[4]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[5]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[6]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[7]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[8]\ : STD_LOGIC;
  signal \sample_ctr_val_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_event_ctr_val_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \event_ctr_val_reg[0]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \event_ctr_val_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \event_ctr_val_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \event_ctr_val_reg[32]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \event_ctr_val_reg[40]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \event_ctr_val_reg[48]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \event_ctr_val_reg[56]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \event_ctr_val_reg[8]_i_1\ : label is 16;
begin
cnt_enabled_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => cnt_enabled_reg_0,
      Q => cnt_enabled,
      R => '0'
    );
\event_ctr_val[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => event_ctr_val_reg(0),
      O => \event_ctr_val[0]_i_2_n_0\
    );
\event_ctr_val_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[0]_i_1_n_15\,
      Q => event_ctr_val_reg(0),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \event_ctr_val_reg[0]_i_1_n_0\,
      CO(6) => \event_ctr_val_reg[0]_i_1_n_1\,
      CO(5) => \event_ctr_val_reg[0]_i_1_n_2\,
      CO(4) => \event_ctr_val_reg[0]_i_1_n_3\,
      CO(3) => \event_ctr_val_reg[0]_i_1_n_4\,
      CO(2) => \event_ctr_val_reg[0]_i_1_n_5\,
      CO(1) => \event_ctr_val_reg[0]_i_1_n_6\,
      CO(0) => \event_ctr_val_reg[0]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \event_ctr_val_reg[0]_i_1_n_8\,
      O(6) => \event_ctr_val_reg[0]_i_1_n_9\,
      O(5) => \event_ctr_val_reg[0]_i_1_n_10\,
      O(4) => \event_ctr_val_reg[0]_i_1_n_11\,
      O(3) => \event_ctr_val_reg[0]_i_1_n_12\,
      O(2) => \event_ctr_val_reg[0]_i_1_n_13\,
      O(1) => \event_ctr_val_reg[0]_i_1_n_14\,
      O(0) => \event_ctr_val_reg[0]_i_1_n_15\,
      S(7 downto 1) => event_ctr_val_reg(7 downto 1),
      S(0) => \event_ctr_val[0]_i_2_n_0\
    );
\event_ctr_val_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[8]_i_1_n_13\,
      Q => event_ctr_val_reg(10),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[8]_i_1_n_12\,
      Q => event_ctr_val_reg(11),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[8]_i_1_n_11\,
      Q => event_ctr_val_reg(12),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[8]_i_1_n_10\,
      Q => event_ctr_val_reg(13),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[8]_i_1_n_9\,
      Q => event_ctr_val_reg(14),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[8]_i_1_n_8\,
      Q => event_ctr_val_reg(15),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[16]_i_1_n_15\,
      Q => event_ctr_val_reg(16),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \event_ctr_val_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \event_ctr_val_reg[16]_i_1_n_0\,
      CO(6) => \event_ctr_val_reg[16]_i_1_n_1\,
      CO(5) => \event_ctr_val_reg[16]_i_1_n_2\,
      CO(4) => \event_ctr_val_reg[16]_i_1_n_3\,
      CO(3) => \event_ctr_val_reg[16]_i_1_n_4\,
      CO(2) => \event_ctr_val_reg[16]_i_1_n_5\,
      CO(1) => \event_ctr_val_reg[16]_i_1_n_6\,
      CO(0) => \event_ctr_val_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \event_ctr_val_reg[16]_i_1_n_8\,
      O(6) => \event_ctr_val_reg[16]_i_1_n_9\,
      O(5) => \event_ctr_val_reg[16]_i_1_n_10\,
      O(4) => \event_ctr_val_reg[16]_i_1_n_11\,
      O(3) => \event_ctr_val_reg[16]_i_1_n_12\,
      O(2) => \event_ctr_val_reg[16]_i_1_n_13\,
      O(1) => \event_ctr_val_reg[16]_i_1_n_14\,
      O(0) => \event_ctr_val_reg[16]_i_1_n_15\,
      S(7 downto 0) => event_ctr_val_reg(23 downto 16)
    );
\event_ctr_val_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[16]_i_1_n_14\,
      Q => event_ctr_val_reg(17),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[16]_i_1_n_13\,
      Q => event_ctr_val_reg(18),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[16]_i_1_n_12\,
      Q => event_ctr_val_reg(19),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[0]_i_1_n_14\,
      Q => event_ctr_val_reg(1),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[16]_i_1_n_11\,
      Q => event_ctr_val_reg(20),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[16]_i_1_n_10\,
      Q => event_ctr_val_reg(21),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[16]_i_1_n_9\,
      Q => event_ctr_val_reg(22),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[16]_i_1_n_8\,
      Q => event_ctr_val_reg(23),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[24]_i_1_n_15\,
      Q => event_ctr_val_reg(24),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \event_ctr_val_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \event_ctr_val_reg[24]_i_1_n_0\,
      CO(6) => \event_ctr_val_reg[24]_i_1_n_1\,
      CO(5) => \event_ctr_val_reg[24]_i_1_n_2\,
      CO(4) => \event_ctr_val_reg[24]_i_1_n_3\,
      CO(3) => \event_ctr_val_reg[24]_i_1_n_4\,
      CO(2) => \event_ctr_val_reg[24]_i_1_n_5\,
      CO(1) => \event_ctr_val_reg[24]_i_1_n_6\,
      CO(0) => \event_ctr_val_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \event_ctr_val_reg[24]_i_1_n_8\,
      O(6) => \event_ctr_val_reg[24]_i_1_n_9\,
      O(5) => \event_ctr_val_reg[24]_i_1_n_10\,
      O(4) => \event_ctr_val_reg[24]_i_1_n_11\,
      O(3) => \event_ctr_val_reg[24]_i_1_n_12\,
      O(2) => \event_ctr_val_reg[24]_i_1_n_13\,
      O(1) => \event_ctr_val_reg[24]_i_1_n_14\,
      O(0) => \event_ctr_val_reg[24]_i_1_n_15\,
      S(7 downto 0) => event_ctr_val_reg(31 downto 24)
    );
\event_ctr_val_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[24]_i_1_n_14\,
      Q => event_ctr_val_reg(25),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[24]_i_1_n_13\,
      Q => event_ctr_val_reg(26),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[24]_i_1_n_12\,
      Q => event_ctr_val_reg(27),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[24]_i_1_n_11\,
      Q => event_ctr_val_reg(28),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[24]_i_1_n_10\,
      Q => event_ctr_val_reg(29),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[0]_i_1_n_13\,
      Q => event_ctr_val_reg(2),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[24]_i_1_n_9\,
      Q => event_ctr_val_reg(30),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[24]_i_1_n_8\,
      Q => event_ctr_val_reg(31),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[32]_i_1_n_15\,
      Q => event_ctr_val_reg(32),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \event_ctr_val_reg[24]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \event_ctr_val_reg[32]_i_1_n_0\,
      CO(6) => \event_ctr_val_reg[32]_i_1_n_1\,
      CO(5) => \event_ctr_val_reg[32]_i_1_n_2\,
      CO(4) => \event_ctr_val_reg[32]_i_1_n_3\,
      CO(3) => \event_ctr_val_reg[32]_i_1_n_4\,
      CO(2) => \event_ctr_val_reg[32]_i_1_n_5\,
      CO(1) => \event_ctr_val_reg[32]_i_1_n_6\,
      CO(0) => \event_ctr_val_reg[32]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \event_ctr_val_reg[32]_i_1_n_8\,
      O(6) => \event_ctr_val_reg[32]_i_1_n_9\,
      O(5) => \event_ctr_val_reg[32]_i_1_n_10\,
      O(4) => \event_ctr_val_reg[32]_i_1_n_11\,
      O(3) => \event_ctr_val_reg[32]_i_1_n_12\,
      O(2) => \event_ctr_val_reg[32]_i_1_n_13\,
      O(1) => \event_ctr_val_reg[32]_i_1_n_14\,
      O(0) => \event_ctr_val_reg[32]_i_1_n_15\,
      S(7 downto 0) => event_ctr_val_reg(39 downto 32)
    );
\event_ctr_val_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[32]_i_1_n_14\,
      Q => event_ctr_val_reg(33),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[32]_i_1_n_13\,
      Q => event_ctr_val_reg(34),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[32]_i_1_n_12\,
      Q => event_ctr_val_reg(35),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[32]_i_1_n_11\,
      Q => event_ctr_val_reg(36),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[32]_i_1_n_10\,
      Q => event_ctr_val_reg(37),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[32]_i_1_n_9\,
      Q => event_ctr_val_reg(38),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[32]_i_1_n_8\,
      Q => event_ctr_val_reg(39),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[0]_i_1_n_12\,
      Q => event_ctr_val_reg(3),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[40]_i_1_n_15\,
      Q => event_ctr_val_reg(40),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \event_ctr_val_reg[32]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \event_ctr_val_reg[40]_i_1_n_0\,
      CO(6) => \event_ctr_val_reg[40]_i_1_n_1\,
      CO(5) => \event_ctr_val_reg[40]_i_1_n_2\,
      CO(4) => \event_ctr_val_reg[40]_i_1_n_3\,
      CO(3) => \event_ctr_val_reg[40]_i_1_n_4\,
      CO(2) => \event_ctr_val_reg[40]_i_1_n_5\,
      CO(1) => \event_ctr_val_reg[40]_i_1_n_6\,
      CO(0) => \event_ctr_val_reg[40]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \event_ctr_val_reg[40]_i_1_n_8\,
      O(6) => \event_ctr_val_reg[40]_i_1_n_9\,
      O(5) => \event_ctr_val_reg[40]_i_1_n_10\,
      O(4) => \event_ctr_val_reg[40]_i_1_n_11\,
      O(3) => \event_ctr_val_reg[40]_i_1_n_12\,
      O(2) => \event_ctr_val_reg[40]_i_1_n_13\,
      O(1) => \event_ctr_val_reg[40]_i_1_n_14\,
      O(0) => \event_ctr_val_reg[40]_i_1_n_15\,
      S(7 downto 0) => event_ctr_val_reg(47 downto 40)
    );
\event_ctr_val_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[40]_i_1_n_14\,
      Q => event_ctr_val_reg(41),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[40]_i_1_n_13\,
      Q => event_ctr_val_reg(42),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[40]_i_1_n_12\,
      Q => event_ctr_val_reg(43),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[40]_i_1_n_11\,
      Q => event_ctr_val_reg(44),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[40]_i_1_n_10\,
      Q => event_ctr_val_reg(45),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[40]_i_1_n_9\,
      Q => event_ctr_val_reg(46),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[40]_i_1_n_8\,
      Q => event_ctr_val_reg(47),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[48]_i_1_n_15\,
      Q => event_ctr_val_reg(48),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \event_ctr_val_reg[40]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \event_ctr_val_reg[48]_i_1_n_0\,
      CO(6) => \event_ctr_val_reg[48]_i_1_n_1\,
      CO(5) => \event_ctr_val_reg[48]_i_1_n_2\,
      CO(4) => \event_ctr_val_reg[48]_i_1_n_3\,
      CO(3) => \event_ctr_val_reg[48]_i_1_n_4\,
      CO(2) => \event_ctr_val_reg[48]_i_1_n_5\,
      CO(1) => \event_ctr_val_reg[48]_i_1_n_6\,
      CO(0) => \event_ctr_val_reg[48]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \event_ctr_val_reg[48]_i_1_n_8\,
      O(6) => \event_ctr_val_reg[48]_i_1_n_9\,
      O(5) => \event_ctr_val_reg[48]_i_1_n_10\,
      O(4) => \event_ctr_val_reg[48]_i_1_n_11\,
      O(3) => \event_ctr_val_reg[48]_i_1_n_12\,
      O(2) => \event_ctr_val_reg[48]_i_1_n_13\,
      O(1) => \event_ctr_val_reg[48]_i_1_n_14\,
      O(0) => \event_ctr_val_reg[48]_i_1_n_15\,
      S(7 downto 0) => event_ctr_val_reg(55 downto 48)
    );
\event_ctr_val_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[48]_i_1_n_14\,
      Q => event_ctr_val_reg(49),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[0]_i_1_n_11\,
      Q => event_ctr_val_reg(4),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[48]_i_1_n_13\,
      Q => event_ctr_val_reg(50),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[48]_i_1_n_12\,
      Q => event_ctr_val_reg(51),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[48]_i_1_n_11\,
      Q => event_ctr_val_reg(52),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[48]_i_1_n_10\,
      Q => event_ctr_val_reg(53),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[48]_i_1_n_9\,
      Q => event_ctr_val_reg(54),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[48]_i_1_n_8\,
      Q => event_ctr_val_reg(55),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[56]_i_1_n_15\,
      Q => event_ctr_val_reg(56),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \event_ctr_val_reg[48]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_event_ctr_val_reg[56]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \event_ctr_val_reg[56]_i_1_n_1\,
      CO(5) => \event_ctr_val_reg[56]_i_1_n_2\,
      CO(4) => \event_ctr_val_reg[56]_i_1_n_3\,
      CO(3) => \event_ctr_val_reg[56]_i_1_n_4\,
      CO(2) => \event_ctr_val_reg[56]_i_1_n_5\,
      CO(1) => \event_ctr_val_reg[56]_i_1_n_6\,
      CO(0) => \event_ctr_val_reg[56]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \event_ctr_val_reg[56]_i_1_n_8\,
      O(6) => \event_ctr_val_reg[56]_i_1_n_9\,
      O(5) => \event_ctr_val_reg[56]_i_1_n_10\,
      O(4) => \event_ctr_val_reg[56]_i_1_n_11\,
      O(3) => \event_ctr_val_reg[56]_i_1_n_12\,
      O(2) => \event_ctr_val_reg[56]_i_1_n_13\,
      O(1) => \event_ctr_val_reg[56]_i_1_n_14\,
      O(0) => \event_ctr_val_reg[56]_i_1_n_15\,
      S(7 downto 0) => event_ctr_val_reg(63 downto 56)
    );
\event_ctr_val_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[56]_i_1_n_14\,
      Q => event_ctr_val_reg(57),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[56]_i_1_n_13\,
      Q => event_ctr_val_reg(58),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[56]_i_1_n_12\,
      Q => event_ctr_val_reg(59),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[0]_i_1_n_10\,
      Q => event_ctr_val_reg(5),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[56]_i_1_n_11\,
      Q => event_ctr_val_reg(60),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[56]_i_1_n_10\,
      Q => event_ctr_val_reg(61),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[56]_i_1_n_9\,
      Q => event_ctr_val_reg(62),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[56]_i_1_n_8\,
      Q => event_ctr_val_reg(63),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[0]_i_1_n_9\,
      Q => event_ctr_val_reg(6),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[0]_i_1_n_8\,
      Q => event_ctr_val_reg(7),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[8]_i_1_n_15\,
      Q => event_ctr_val_reg(8),
      R => RST_ACTIVE
    );
\event_ctr_val_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \event_ctr_val_reg[0]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \event_ctr_val_reg[8]_i_1_n_0\,
      CO(6) => \event_ctr_val_reg[8]_i_1_n_1\,
      CO(5) => \event_ctr_val_reg[8]_i_1_n_2\,
      CO(4) => \event_ctr_val_reg[8]_i_1_n_3\,
      CO(3) => \event_ctr_val_reg[8]_i_1_n_4\,
      CO(2) => \event_ctr_val_reg[8]_i_1_n_5\,
      CO(1) => \event_ctr_val_reg[8]_i_1_n_6\,
      CO(0) => \event_ctr_val_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \event_ctr_val_reg[8]_i_1_n_8\,
      O(6) => \event_ctr_val_reg[8]_i_1_n_9\,
      O(5) => \event_ctr_val_reg[8]_i_1_n_10\,
      O(4) => \event_ctr_val_reg[8]_i_1_n_11\,
      O(3) => \event_ctr_val_reg[8]_i_1_n_12\,
      O(2) => \event_ctr_val_reg[8]_i_1_n_13\,
      O(1) => \event_ctr_val_reg[8]_i_1_n_14\,
      O(0) => \event_ctr_val_reg[8]_i_1_n_15\,
      S(7 downto 0) => event_ctr_val_reg(15 downto 8)
    );
\event_ctr_val_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => cnt_enabled,
      D => \event_ctr_val_reg[8]_i_1_n_14\,
      Q => event_ctr_val_reg(9),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(0),
      Q => \sample_ctr_val_reg_n_0_[0]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(10),
      Q => \sample_ctr_val_reg_n_0_[10]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(11),
      Q => \sample_ctr_val_reg_n_0_[11]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(12),
      Q => \sample_ctr_val_reg_n_0_[12]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(13),
      Q => \sample_ctr_val_reg_n_0_[13]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(14),
      Q => \sample_ctr_val_reg_n_0_[14]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(15),
      Q => \sample_ctr_val_reg_n_0_[15]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(16),
      Q => \sample_ctr_val_reg_n_0_[16]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(17),
      Q => \sample_ctr_val_reg_n_0_[17]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(18),
      Q => \sample_ctr_val_reg_n_0_[18]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(19),
      Q => \sample_ctr_val_reg_n_0_[19]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(1),
      Q => \sample_ctr_val_reg_n_0_[1]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(20),
      Q => \sample_ctr_val_reg_n_0_[20]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(21),
      Q => \sample_ctr_val_reg_n_0_[21]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(22),
      Q => \sample_ctr_val_reg_n_0_[22]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(23),
      Q => \sample_ctr_val_reg_n_0_[23]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(24),
      Q => \sample_ctr_val_reg_n_0_[24]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(25),
      Q => \sample_ctr_val_reg_n_0_[25]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(26),
      Q => \sample_ctr_val_reg_n_0_[26]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(27),
      Q => \sample_ctr_val_reg_n_0_[27]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(28),
      Q => \sample_ctr_val_reg_n_0_[28]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(29),
      Q => \sample_ctr_val_reg_n_0_[29]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(2),
      Q => \sample_ctr_val_reg_n_0_[2]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(30),
      Q => \sample_ctr_val_reg_n_0_[30]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(31),
      Q => \sample_ctr_val_reg_n_0_[31]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(32),
      Q => data11(0),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(33),
      Q => data11(1),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(34),
      Q => data11(2),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(35),
      Q => data11(3),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(36),
      Q => data11(4),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(37),
      Q => data11(5),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(38),
      Q => data11(6),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(39),
      Q => data11(7),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(3),
      Q => \sample_ctr_val_reg_n_0_[3]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(40),
      Q => data11(8),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(41),
      Q => data11(9),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(42),
      Q => data11(10),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(43),
      Q => data11(11),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(44),
      Q => data11(12),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(45),
      Q => data11(13),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(46),
      Q => data11(14),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(47),
      Q => data11(15),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(48),
      Q => data11(16),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(49),
      Q => data11(17),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(4),
      Q => \sample_ctr_val_reg_n_0_[4]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(50),
      Q => data11(18),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(51),
      Q => data11(19),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(52),
      Q => data11(20),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(53),
      Q => data11(21),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(54),
      Q => data11(22),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(55),
      Q => data11(23),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(56),
      Q => data11(24),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(57),
      Q => data11(25),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(58),
      Q => data11(26),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(59),
      Q => data11(27),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(5),
      Q => \sample_ctr_val_reg_n_0_[5]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(60),
      Q => data11(28),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(61),
      Q => data11(29),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(62),
      Q => data11(30),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(63),
      Q => data11(31),
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(6),
      Q => \sample_ctr_val_reg_n_0_[6]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(7),
      Q => \sample_ctr_val_reg_n_0_[7]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(8),
      Q => \sample_ctr_val_reg_n_0_[8]\,
      R => RST_ACTIVE
    );
\sample_ctr_val_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => E(0),
      D => event_ctr_val_reg(9),
      Q => \sample_ctr_val_reg_n_0_[9]\,
      R => RST_ACTIVE
    );
\sample_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(0),
      I1 => data13(0),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[0]\,
      I5 => \sample_data_reg[0]\,
      O => \sample_ctr_val_reg[32]_0\
    );
\sample_data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(10),
      I1 => data13(10),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[10]\,
      I5 => \sample_data_reg[10]\,
      O => \sample_ctr_val_reg[42]_0\
    );
\sample_data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(11),
      I1 => data13(11),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[11]\,
      I5 => \sample_data_reg[11]\,
      O => \sample_ctr_val_reg[43]_0\
    );
\sample_data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(12),
      I1 => data13(12),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[12]\,
      I5 => \sample_data_reg[12]\,
      O => \sample_ctr_val_reg[44]_0\
    );
\sample_data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(13),
      I1 => data13(13),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[13]\,
      I5 => \sample_data_reg[13]\,
      O => \sample_ctr_val_reg[45]_0\
    );
\sample_data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(14),
      I1 => data13(14),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[14]\,
      I5 => \sample_data_reg[14]\,
      O => \sample_ctr_val_reg[46]_0\
    );
\sample_data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(15),
      I1 => data13(15),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[15]\,
      I5 => \sample_data_reg[15]\,
      O => \sample_ctr_val_reg[47]_0\
    );
\sample_data[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(16),
      I1 => data13(16),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[16]\,
      I5 => \sample_data_reg[16]\,
      O => \sample_ctr_val_reg[48]_0\
    );
\sample_data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(17),
      I1 => data13(17),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[17]\,
      I5 => \sample_data_reg[17]\,
      O => \sample_ctr_val_reg[49]_0\
    );
\sample_data[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(18),
      I1 => data13(18),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[18]\,
      I5 => \sample_data_reg[18]\,
      O => \sample_ctr_val_reg[50]_0\
    );
\sample_data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(19),
      I1 => data13(19),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[19]\,
      I5 => \sample_data_reg[19]\,
      O => \sample_ctr_val_reg[51]_0\
    );
\sample_data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(1),
      I1 => data13(1),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[1]\,
      I5 => \sample_data_reg[1]\,
      O => \sample_ctr_val_reg[33]_0\
    );
\sample_data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(20),
      I1 => data13(20),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[20]\,
      I5 => \sample_data_reg[20]\,
      O => \sample_ctr_val_reg[52]_0\
    );
\sample_data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(21),
      I1 => data13(21),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[21]\,
      I5 => \sample_data_reg[21]\,
      O => \sample_ctr_val_reg[53]_0\
    );
\sample_data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(22),
      I1 => data13(22),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[22]\,
      I5 => \sample_data_reg[22]\,
      O => \sample_ctr_val_reg[54]_0\
    );
\sample_data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(23),
      I1 => data13(23),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[23]\,
      I5 => \sample_data_reg[23]\,
      O => \sample_ctr_val_reg[55]_0\
    );
\sample_data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(24),
      I1 => data13(24),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[24]\,
      I5 => \sample_data_reg[24]\,
      O => \sample_ctr_val_reg[56]_0\
    );
\sample_data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(25),
      I1 => data13(25),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[25]\,
      I5 => \sample_data_reg[25]\,
      O => \sample_ctr_val_reg[57]_0\
    );
\sample_data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(26),
      I1 => data13(26),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[26]\,
      I5 => \sample_data_reg[26]\,
      O => \sample_ctr_val_reg[58]_0\
    );
\sample_data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(27),
      I1 => data13(27),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[27]\,
      I5 => \sample_data_reg[27]\,
      O => \sample_ctr_val_reg[59]_0\
    );
\sample_data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(28),
      I1 => data13(28),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[28]\,
      I5 => \sample_data_reg[28]\,
      O => \sample_ctr_val_reg[60]_0\
    );
\sample_data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(29),
      I1 => data13(29),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[29]\,
      I5 => \sample_data_reg[29]\,
      O => \sample_ctr_val_reg[61]_0\
    );
\sample_data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(2),
      I1 => data13(2),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[2]\,
      I5 => \sample_data_reg[2]\,
      O => \sample_ctr_val_reg[34]_0\
    );
\sample_data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(30),
      I1 => data13(30),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[30]\,
      I5 => \sample_data_reg[30]\,
      O => \sample_ctr_val_reg[62]_0\
    );
\sample_data[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(31),
      I1 => data13(31),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[31]\,
      I5 => \sample_data_reg[31]\,
      O => \sample_ctr_val_reg[63]_0\
    );
\sample_data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(3),
      I1 => data13(3),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[3]\,
      I5 => \sample_data_reg[3]\,
      O => \sample_ctr_val_reg[35]_0\
    );
\sample_data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(4),
      I1 => data13(4),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[4]\,
      I5 => \sample_data_reg[4]\,
      O => \sample_ctr_val_reg[36]_0\
    );
\sample_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(5),
      I1 => data13(5),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[5]\,
      I5 => \sample_data_reg[5]\,
      O => \sample_ctr_val_reg[37]_0\
    );
\sample_data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(6),
      I1 => data13(6),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[6]\,
      I5 => \sample_data_reg[6]\,
      O => \sample_ctr_val_reg[38]_0\
    );
\sample_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(7),
      I1 => data13(7),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[7]\,
      I5 => \sample_data_reg[7]\,
      O => \sample_ctr_val_reg[39]_0\
    );
\sample_data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(8),
      I1 => data13(8),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[8]\,
      I5 => \sample_data_reg[8]\,
      O => \sample_ctr_val_reg[40]_0\
    );
\sample_data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data11(9),
      I1 => data13(9),
      I2 => slv_reg_addr(0),
      I3 => slv_reg_addr(1),
      I4 => \sample_ctr_val_reg_n_0_[9]\,
      I5 => \sample_data_reg[9]\,
      O => \sample_ctr_val_reg[41]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_monitor_axilite is
  port (
    start_pulse : out STD_LOGIC;
    ap_done_reg : out STD_LOGIC;
    ap_continue_reg : out STD_LOGIC;
    src_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    ip_exec_count0 : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ip_cur_tranx_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_reg_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_reg_reg_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_reg_reg_4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_reg_reg_5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_reg_reg_6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mon_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Metrics_Cnt_En : in STD_LOGIC;
    ip_cur_tranx_reg : in STD_LOGIC_VECTOR ( 63 downto 0 );
    dataflow_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty : in STD_LOGIC;
    s_axi_awvalid_mon : in STD_LOGIC;
    s_axi_awready_mon : in STD_LOGIC;
    s_axi_arvalid_mon : in STD_LOGIC;
    s_axi_arready_mon : in STD_LOGIC;
    s_axi_awaddr_mon : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr_mon : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wvalid_mon : in STD_LOGIC;
    s_axi_wready_mon : in STD_LOGIC;
    s_axi_wstrb_mon : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata_mon : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid_mon : in STD_LOGIC;
    s_axi_rdata_mon : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready_mon : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_monitor_axilite;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_monitor_axilite is
  signal \^ap_continue_reg\ : STD_LOGIC;
  signal ap_continue_write : STD_LOGIC;
  signal ap_done_read : STD_LOGIC;
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_done_reg_i_2_n_0 : STD_LOGIC;
  signal ap_done_reg_i_3_n_0 : STD_LOGIC;
  signal ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal ap_start_write : STD_LOGIC;
  signal \ap_start_write0__6\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_10_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_11_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_12_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_13_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_14_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_15_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_16_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_17_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_18_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_19_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_20_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_21_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_6_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_7_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_8_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_9_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[16]_i_10_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[16]_i_11_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[16]_i_12_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[16]_i_13_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[16]_i_14_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[16]_i_15_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[16]_i_16_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[16]_i_17_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[16]_i_2_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[16]_i_3_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[16]_i_4_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[16]_i_5_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[16]_i_6_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[16]_i_7_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[16]_i_8_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[16]_i_9_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[24]_i_10_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[24]_i_11_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[24]_i_12_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[24]_i_13_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[24]_i_14_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[24]_i_15_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[24]_i_16_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[24]_i_17_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[24]_i_2_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[24]_i_3_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[24]_i_4_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[24]_i_5_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[24]_i_6_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[24]_i_7_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[24]_i_8_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[24]_i_9_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[32]_i_10_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[32]_i_11_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[32]_i_12_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[32]_i_13_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[32]_i_14_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[32]_i_15_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[32]_i_16_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[32]_i_17_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[32]_i_2_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[32]_i_3_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[32]_i_4_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[32]_i_5_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[32]_i_6_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[32]_i_7_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[32]_i_8_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[32]_i_9_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[40]_i_10_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[40]_i_11_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[40]_i_12_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[40]_i_13_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[40]_i_14_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[40]_i_15_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[40]_i_16_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[40]_i_17_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[40]_i_2_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[40]_i_3_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[40]_i_4_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[40]_i_5_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[40]_i_6_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[40]_i_7_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[40]_i_8_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[40]_i_9_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[48]_i_10_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[48]_i_11_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[48]_i_12_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[48]_i_13_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[48]_i_14_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[48]_i_15_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[48]_i_16_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[48]_i_17_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[48]_i_2_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[48]_i_3_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[48]_i_4_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[48]_i_5_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[48]_i_6_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[48]_i_7_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[48]_i_8_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[48]_i_9_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[56]_i_10_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[56]_i_11_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[56]_i_12_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[56]_i_13_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[56]_i_14_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[56]_i_15_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[56]_i_16_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[56]_i_2_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[56]_i_3_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[56]_i_4_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[56]_i_5_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[56]_i_6_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[56]_i_7_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[56]_i_8_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[56]_i_9_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[8]_i_10_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[8]_i_11_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[8]_i_12_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[8]_i_13_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[8]_i_14_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[8]_i_15_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[8]_i_16_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[8]_i_17_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[8]_i_2_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[8]_i_3_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[8]_i_4_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[8]_i_5_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[8]_i_6_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[8]_i_7_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[8]_i_8_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[8]_i_9_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ip_cur_tranx_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal last_read_addr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal last_write_addr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal read_addr_valid : STD_LOGIC;
  signal \^start_pulse\ : STD_LOGIC;
  signal started : STD_LOGIC;
  signal started_i_1_n_0 : STD_LOGIC;
  signal write_addr_valid : STD_LOGIC;
  signal \NLW_ip_cur_tranx_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ip_cur_tranx_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_cur_tranx_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_cur_tranx_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_cur_tranx_reg[32]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_cur_tranx_reg[40]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_cur_tranx_reg[48]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_cur_tranx_reg[56]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_cur_tranx_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ip_exec_count[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of started_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of tr_cdc_start_0_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of tr_cdc_stop_0_i_1 : label is "soft_lutpair29";
begin
  ap_continue_reg <= \^ap_continue_reg\;
  ap_done_reg <= \^ap_done_reg\;
  start_pulse <= \^start_pulse\;
ap_continue_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => started,
      I1 => s_axi_wvalid_mon,
      I2 => s_axi_wready_mon,
      I3 => s_axi_wstrb_mon(0),
      I4 => s_axi_wdata_mon(1),
      I5 => \ap_start_write0__6\,
      O => ap_continue_write
    );
ap_continue_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => ap_continue_write,
      Q => \^ap_continue_reg\,
      R => '0'
    );
ap_done_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => s_axi_rvalid_mon,
      I1 => s_axi_rdata_mon(0),
      I2 => s_axi_rready_mon,
      I3 => ap_done_reg_i_2_n_0,
      I4 => ap_done_reg_i_3_n_0,
      I5 => started,
      O => ap_done_read
    );
ap_done_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => last_read_addr(2),
      I1 => last_read_addr(3),
      I2 => last_read_addr(0),
      I3 => last_read_addr(1),
      O => ap_done_reg_i_2_n_0
    );
ap_done_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => last_read_addr(6),
      I1 => last_read_addr(7),
      I2 => last_read_addr(4),
      I3 => last_read_addr(5),
      O => ap_done_reg_i_3_n_0
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => ap_done_read,
      Q => \^ap_done_reg\,
      R => '0'
    );
ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s_axi_wstrb_mon(0),
      I1 => s_axi_wready_mon,
      I2 => s_axi_wvalid_mon,
      I3 => s_axi_wdata_mon(0),
      I4 => \ap_start_write0__6\,
      O => ap_start_write
    );
ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => last_write_addr(4),
      I1 => last_write_addr(5),
      I2 => last_write_addr(6),
      I3 => last_write_addr(7),
      I4 => ap_start_reg_i_3_n_0,
      O => \ap_start_write0__6\
    );
ap_start_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => last_write_addr(1),
      I1 => last_write_addr(0),
      I2 => last_write_addr(3),
      I3 => last_write_addr(2),
      O => ap_start_reg_i_3_n_0
    );
ap_start_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => ap_start_write,
      Q => \^start_pulse\,
      R => '0'
    );
\ip_cur_tranx[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[0]_i_10_n_0\
    );
\ip_cur_tranx[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[0]_i_11_n_0\
    );
\ip_cur_tranx[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[0]_i_12_n_0\
    );
\ip_cur_tranx[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[0]_i_13_n_0\
    );
\ip_cur_tranx[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(7),
      O => \ip_cur_tranx[0]_i_14_n_0\
    );
\ip_cur_tranx[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(6),
      O => \ip_cur_tranx[0]_i_15_n_0\
    );
\ip_cur_tranx[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(5),
      O => \ip_cur_tranx[0]_i_16_n_0\
    );
\ip_cur_tranx[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(4),
      O => \ip_cur_tranx[0]_i_17_n_0\
    );
\ip_cur_tranx[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(3),
      O => \ip_cur_tranx[0]_i_18_n_0\
    );
\ip_cur_tranx[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(2),
      O => \ip_cur_tranx[0]_i_19_n_0\
    );
\ip_cur_tranx[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(1),
      O => \ip_cur_tranx[0]_i_20_n_0\
    );
\ip_cur_tranx[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(0),
      O => \ip_cur_tranx[0]_i_21_n_0\
    );
\ip_cur_tranx[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[0]_i_6_n_0\
    );
\ip_cur_tranx[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[0]_i_7_n_0\
    );
\ip_cur_tranx[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[0]_i_8_n_0\
    );
\ip_cur_tranx[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[0]_i_9_n_0\
    );
\ip_cur_tranx[16]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(23),
      O => \ip_cur_tranx[16]_i_10_n_0\
    );
\ip_cur_tranx[16]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(22),
      O => \ip_cur_tranx[16]_i_11_n_0\
    );
\ip_cur_tranx[16]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(21),
      O => \ip_cur_tranx[16]_i_12_n_0\
    );
\ip_cur_tranx[16]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(20),
      O => \ip_cur_tranx[16]_i_13_n_0\
    );
\ip_cur_tranx[16]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(19),
      O => \ip_cur_tranx[16]_i_14_n_0\
    );
\ip_cur_tranx[16]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(18),
      O => \ip_cur_tranx[16]_i_15_n_0\
    );
\ip_cur_tranx[16]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(17),
      O => \ip_cur_tranx[16]_i_16_n_0\
    );
\ip_cur_tranx[16]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(16),
      O => \ip_cur_tranx[16]_i_17_n_0\
    );
\ip_cur_tranx[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[16]_i_2_n_0\
    );
\ip_cur_tranx[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[16]_i_3_n_0\
    );
\ip_cur_tranx[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[16]_i_4_n_0\
    );
\ip_cur_tranx[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[16]_i_5_n_0\
    );
\ip_cur_tranx[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[16]_i_6_n_0\
    );
\ip_cur_tranx[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[16]_i_7_n_0\
    );
\ip_cur_tranx[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[16]_i_8_n_0\
    );
\ip_cur_tranx[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[16]_i_9_n_0\
    );
\ip_cur_tranx[24]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(31),
      O => \ip_cur_tranx[24]_i_10_n_0\
    );
\ip_cur_tranx[24]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(30),
      O => \ip_cur_tranx[24]_i_11_n_0\
    );
\ip_cur_tranx[24]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(29),
      O => \ip_cur_tranx[24]_i_12_n_0\
    );
\ip_cur_tranx[24]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(28),
      O => \ip_cur_tranx[24]_i_13_n_0\
    );
\ip_cur_tranx[24]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(27),
      O => \ip_cur_tranx[24]_i_14_n_0\
    );
\ip_cur_tranx[24]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(26),
      O => \ip_cur_tranx[24]_i_15_n_0\
    );
\ip_cur_tranx[24]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(25),
      O => \ip_cur_tranx[24]_i_16_n_0\
    );
\ip_cur_tranx[24]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(24),
      O => \ip_cur_tranx[24]_i_17_n_0\
    );
\ip_cur_tranx[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[24]_i_2_n_0\
    );
\ip_cur_tranx[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[24]_i_3_n_0\
    );
\ip_cur_tranx[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[24]_i_4_n_0\
    );
\ip_cur_tranx[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[24]_i_5_n_0\
    );
\ip_cur_tranx[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[24]_i_6_n_0\
    );
\ip_cur_tranx[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[24]_i_7_n_0\
    );
\ip_cur_tranx[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[24]_i_8_n_0\
    );
\ip_cur_tranx[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[24]_i_9_n_0\
    );
\ip_cur_tranx[32]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(39),
      O => \ip_cur_tranx[32]_i_10_n_0\
    );
\ip_cur_tranx[32]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(38),
      O => \ip_cur_tranx[32]_i_11_n_0\
    );
\ip_cur_tranx[32]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(37),
      O => \ip_cur_tranx[32]_i_12_n_0\
    );
\ip_cur_tranx[32]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(36),
      O => \ip_cur_tranx[32]_i_13_n_0\
    );
\ip_cur_tranx[32]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(35),
      O => \ip_cur_tranx[32]_i_14_n_0\
    );
\ip_cur_tranx[32]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(34),
      O => \ip_cur_tranx[32]_i_15_n_0\
    );
\ip_cur_tranx[32]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(33),
      O => \ip_cur_tranx[32]_i_16_n_0\
    );
\ip_cur_tranx[32]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(32),
      O => \ip_cur_tranx[32]_i_17_n_0\
    );
\ip_cur_tranx[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[32]_i_2_n_0\
    );
\ip_cur_tranx[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[32]_i_3_n_0\
    );
\ip_cur_tranx[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[32]_i_4_n_0\
    );
\ip_cur_tranx[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[32]_i_5_n_0\
    );
\ip_cur_tranx[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[32]_i_6_n_0\
    );
\ip_cur_tranx[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[32]_i_7_n_0\
    );
\ip_cur_tranx[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[32]_i_8_n_0\
    );
\ip_cur_tranx[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[32]_i_9_n_0\
    );
\ip_cur_tranx[40]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(47),
      O => \ip_cur_tranx[40]_i_10_n_0\
    );
\ip_cur_tranx[40]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(46),
      O => \ip_cur_tranx[40]_i_11_n_0\
    );
\ip_cur_tranx[40]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(45),
      O => \ip_cur_tranx[40]_i_12_n_0\
    );
\ip_cur_tranx[40]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(44),
      O => \ip_cur_tranx[40]_i_13_n_0\
    );
\ip_cur_tranx[40]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(43),
      O => \ip_cur_tranx[40]_i_14_n_0\
    );
\ip_cur_tranx[40]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(42),
      O => \ip_cur_tranx[40]_i_15_n_0\
    );
\ip_cur_tranx[40]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(41),
      O => \ip_cur_tranx[40]_i_16_n_0\
    );
\ip_cur_tranx[40]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(40),
      O => \ip_cur_tranx[40]_i_17_n_0\
    );
\ip_cur_tranx[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[40]_i_2_n_0\
    );
\ip_cur_tranx[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[40]_i_3_n_0\
    );
\ip_cur_tranx[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[40]_i_4_n_0\
    );
\ip_cur_tranx[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[40]_i_5_n_0\
    );
\ip_cur_tranx[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[40]_i_6_n_0\
    );
\ip_cur_tranx[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[40]_i_7_n_0\
    );
\ip_cur_tranx[40]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[40]_i_8_n_0\
    );
\ip_cur_tranx[40]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[40]_i_9_n_0\
    );
\ip_cur_tranx[48]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(55),
      O => \ip_cur_tranx[48]_i_10_n_0\
    );
\ip_cur_tranx[48]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(54),
      O => \ip_cur_tranx[48]_i_11_n_0\
    );
\ip_cur_tranx[48]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(53),
      O => \ip_cur_tranx[48]_i_12_n_0\
    );
\ip_cur_tranx[48]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(52),
      O => \ip_cur_tranx[48]_i_13_n_0\
    );
\ip_cur_tranx[48]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(51),
      O => \ip_cur_tranx[48]_i_14_n_0\
    );
\ip_cur_tranx[48]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(50),
      O => \ip_cur_tranx[48]_i_15_n_0\
    );
\ip_cur_tranx[48]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(49),
      O => \ip_cur_tranx[48]_i_16_n_0\
    );
\ip_cur_tranx[48]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(48),
      O => \ip_cur_tranx[48]_i_17_n_0\
    );
\ip_cur_tranx[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[48]_i_2_n_0\
    );
\ip_cur_tranx[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[48]_i_3_n_0\
    );
\ip_cur_tranx[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[48]_i_4_n_0\
    );
\ip_cur_tranx[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[48]_i_5_n_0\
    );
\ip_cur_tranx[48]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[48]_i_6_n_0\
    );
\ip_cur_tranx[48]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[48]_i_7_n_0\
    );
\ip_cur_tranx[48]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[48]_i_8_n_0\
    );
\ip_cur_tranx[48]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[48]_i_9_n_0\
    );
\ip_cur_tranx[56]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(62),
      O => \ip_cur_tranx[56]_i_10_n_0\
    );
\ip_cur_tranx[56]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(61),
      O => \ip_cur_tranx[56]_i_11_n_0\
    );
\ip_cur_tranx[56]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(60),
      O => \ip_cur_tranx[56]_i_12_n_0\
    );
\ip_cur_tranx[56]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(59),
      O => \ip_cur_tranx[56]_i_13_n_0\
    );
\ip_cur_tranx[56]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(58),
      O => \ip_cur_tranx[56]_i_14_n_0\
    );
\ip_cur_tranx[56]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(57),
      O => \ip_cur_tranx[56]_i_15_n_0\
    );
\ip_cur_tranx[56]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(56),
      O => \ip_cur_tranx[56]_i_16_n_0\
    );
\ip_cur_tranx[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[56]_i_2_n_0\
    );
\ip_cur_tranx[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[56]_i_3_n_0\
    );
\ip_cur_tranx[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[56]_i_4_n_0\
    );
\ip_cur_tranx[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[56]_i_5_n_0\
    );
\ip_cur_tranx[56]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[56]_i_6_n_0\
    );
\ip_cur_tranx[56]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[56]_i_7_n_0\
    );
\ip_cur_tranx[56]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[56]_i_8_n_0\
    );
\ip_cur_tranx[56]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(63),
      O => \ip_cur_tranx[56]_i_9_n_0\
    );
\ip_cur_tranx[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(15),
      O => \ip_cur_tranx[8]_i_10_n_0\
    );
\ip_cur_tranx[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(14),
      O => \ip_cur_tranx[8]_i_11_n_0\
    );
\ip_cur_tranx[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(13),
      O => \ip_cur_tranx[8]_i_12_n_0\
    );
\ip_cur_tranx[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(12),
      O => \ip_cur_tranx[8]_i_13_n_0\
    );
\ip_cur_tranx[8]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(11),
      O => \ip_cur_tranx[8]_i_14_n_0\
    );
\ip_cur_tranx[8]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(10),
      O => \ip_cur_tranx[8]_i_15_n_0\
    );
\ip_cur_tranx[8]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(9),
      O => \ip_cur_tranx[8]_i_16_n_0\
    );
\ip_cur_tranx[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      I2 => ip_cur_tranx_reg(8),
      O => \ip_cur_tranx[8]_i_17_n_0\
    );
\ip_cur_tranx[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[8]_i_2_n_0\
    );
\ip_cur_tranx[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[8]_i_3_n_0\
    );
\ip_cur_tranx[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[8]_i_4_n_0\
    );
\ip_cur_tranx[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[8]_i_5_n_0\
    );
\ip_cur_tranx[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[8]_i_6_n_0\
    );
\ip_cur_tranx[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[8]_i_7_n_0\
    );
\ip_cur_tranx[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[8]_i_8_n_0\
    );
\ip_cur_tranx[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Metrics_Cnt_En,
      O => \ip_cur_tranx[8]_i_9_n_0\
    );
\ip_cur_tranx_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_cur_tranx[0]_i_6_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_cur_tranx_reg[0]_i_2_n_0\,
      CO(6) => \ip_cur_tranx_reg[0]_i_2_n_1\,
      CO(5) => \ip_cur_tranx_reg[0]_i_2_n_2\,
      CO(4) => \ip_cur_tranx_reg[0]_i_2_n_3\,
      CO(3) => \ip_cur_tranx_reg[0]_i_2_n_4\,
      CO(2) => \ip_cur_tranx_reg[0]_i_2_n_5\,
      CO(1) => \ip_cur_tranx_reg[0]_i_2_n_6\,
      CO(0) => \ip_cur_tranx_reg[0]_i_2_n_7\,
      DI(7) => \ip_cur_tranx[0]_i_7_n_0\,
      DI(6) => \ip_cur_tranx[0]_i_8_n_0\,
      DI(5) => \ip_cur_tranx[0]_i_9_n_0\,
      DI(4) => \ip_cur_tranx[0]_i_10_n_0\,
      DI(3) => \ip_cur_tranx[0]_i_11_n_0\,
      DI(2) => \ip_cur_tranx[0]_i_12_n_0\,
      DI(1) => \ip_cur_tranx[0]_i_13_n_0\,
      DI(0) => ip_cur_tranx_reg(0),
      O(7 downto 0) => O(7 downto 0),
      S(7) => \ip_cur_tranx[0]_i_14_n_0\,
      S(6) => \ip_cur_tranx[0]_i_15_n_0\,
      S(5) => \ip_cur_tranx[0]_i_16_n_0\,
      S(4) => \ip_cur_tranx[0]_i_17_n_0\,
      S(3) => \ip_cur_tranx[0]_i_18_n_0\,
      S(2) => \ip_cur_tranx[0]_i_19_n_0\,
      S(1) => \ip_cur_tranx[0]_i_20_n_0\,
      S(0) => \ip_cur_tranx[0]_i_21_n_0\
    );
\ip_cur_tranx_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_cur_tranx_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_cur_tranx_reg[16]_i_1_n_0\,
      CO(6) => \ip_cur_tranx_reg[16]_i_1_n_1\,
      CO(5) => \ip_cur_tranx_reg[16]_i_1_n_2\,
      CO(4) => \ip_cur_tranx_reg[16]_i_1_n_3\,
      CO(3) => \ip_cur_tranx_reg[16]_i_1_n_4\,
      CO(2) => \ip_cur_tranx_reg[16]_i_1_n_5\,
      CO(1) => \ip_cur_tranx_reg[16]_i_1_n_6\,
      CO(0) => \ip_cur_tranx_reg[16]_i_1_n_7\,
      DI(7) => \ip_cur_tranx[16]_i_2_n_0\,
      DI(6) => \ip_cur_tranx[16]_i_3_n_0\,
      DI(5) => \ip_cur_tranx[16]_i_4_n_0\,
      DI(4) => \ip_cur_tranx[16]_i_5_n_0\,
      DI(3) => \ip_cur_tranx[16]_i_6_n_0\,
      DI(2) => \ip_cur_tranx[16]_i_7_n_0\,
      DI(1) => \ip_cur_tranx[16]_i_8_n_0\,
      DI(0) => \ip_cur_tranx[16]_i_9_n_0\,
      O(7 downto 0) => ap_start_reg_reg_1(7 downto 0),
      S(7) => \ip_cur_tranx[16]_i_10_n_0\,
      S(6) => \ip_cur_tranx[16]_i_11_n_0\,
      S(5) => \ip_cur_tranx[16]_i_12_n_0\,
      S(4) => \ip_cur_tranx[16]_i_13_n_0\,
      S(3) => \ip_cur_tranx[16]_i_14_n_0\,
      S(2) => \ip_cur_tranx[16]_i_15_n_0\,
      S(1) => \ip_cur_tranx[16]_i_16_n_0\,
      S(0) => \ip_cur_tranx[16]_i_17_n_0\
    );
\ip_cur_tranx_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_cur_tranx_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_cur_tranx_reg[24]_i_1_n_0\,
      CO(6) => \ip_cur_tranx_reg[24]_i_1_n_1\,
      CO(5) => \ip_cur_tranx_reg[24]_i_1_n_2\,
      CO(4) => \ip_cur_tranx_reg[24]_i_1_n_3\,
      CO(3) => \ip_cur_tranx_reg[24]_i_1_n_4\,
      CO(2) => \ip_cur_tranx_reg[24]_i_1_n_5\,
      CO(1) => \ip_cur_tranx_reg[24]_i_1_n_6\,
      CO(0) => \ip_cur_tranx_reg[24]_i_1_n_7\,
      DI(7) => \ip_cur_tranx[24]_i_2_n_0\,
      DI(6) => \ip_cur_tranx[24]_i_3_n_0\,
      DI(5) => \ip_cur_tranx[24]_i_4_n_0\,
      DI(4) => \ip_cur_tranx[24]_i_5_n_0\,
      DI(3) => \ip_cur_tranx[24]_i_6_n_0\,
      DI(2) => \ip_cur_tranx[24]_i_7_n_0\,
      DI(1) => \ip_cur_tranx[24]_i_8_n_0\,
      DI(0) => \ip_cur_tranx[24]_i_9_n_0\,
      O(7 downto 0) => ap_start_reg_reg_2(7 downto 0),
      S(7) => \ip_cur_tranx[24]_i_10_n_0\,
      S(6) => \ip_cur_tranx[24]_i_11_n_0\,
      S(5) => \ip_cur_tranx[24]_i_12_n_0\,
      S(4) => \ip_cur_tranx[24]_i_13_n_0\,
      S(3) => \ip_cur_tranx[24]_i_14_n_0\,
      S(2) => \ip_cur_tranx[24]_i_15_n_0\,
      S(1) => \ip_cur_tranx[24]_i_16_n_0\,
      S(0) => \ip_cur_tranx[24]_i_17_n_0\
    );
\ip_cur_tranx_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_cur_tranx_reg[24]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_cur_tranx_reg[32]_i_1_n_0\,
      CO(6) => \ip_cur_tranx_reg[32]_i_1_n_1\,
      CO(5) => \ip_cur_tranx_reg[32]_i_1_n_2\,
      CO(4) => \ip_cur_tranx_reg[32]_i_1_n_3\,
      CO(3) => \ip_cur_tranx_reg[32]_i_1_n_4\,
      CO(2) => \ip_cur_tranx_reg[32]_i_1_n_5\,
      CO(1) => \ip_cur_tranx_reg[32]_i_1_n_6\,
      CO(0) => \ip_cur_tranx_reg[32]_i_1_n_7\,
      DI(7) => \ip_cur_tranx[32]_i_2_n_0\,
      DI(6) => \ip_cur_tranx[32]_i_3_n_0\,
      DI(5) => \ip_cur_tranx[32]_i_4_n_0\,
      DI(4) => \ip_cur_tranx[32]_i_5_n_0\,
      DI(3) => \ip_cur_tranx[32]_i_6_n_0\,
      DI(2) => \ip_cur_tranx[32]_i_7_n_0\,
      DI(1) => \ip_cur_tranx[32]_i_8_n_0\,
      DI(0) => \ip_cur_tranx[32]_i_9_n_0\,
      O(7 downto 0) => ap_start_reg_reg_3(7 downto 0),
      S(7) => \ip_cur_tranx[32]_i_10_n_0\,
      S(6) => \ip_cur_tranx[32]_i_11_n_0\,
      S(5) => \ip_cur_tranx[32]_i_12_n_0\,
      S(4) => \ip_cur_tranx[32]_i_13_n_0\,
      S(3) => \ip_cur_tranx[32]_i_14_n_0\,
      S(2) => \ip_cur_tranx[32]_i_15_n_0\,
      S(1) => \ip_cur_tranx[32]_i_16_n_0\,
      S(0) => \ip_cur_tranx[32]_i_17_n_0\
    );
\ip_cur_tranx_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_cur_tranx_reg[32]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_cur_tranx_reg[40]_i_1_n_0\,
      CO(6) => \ip_cur_tranx_reg[40]_i_1_n_1\,
      CO(5) => \ip_cur_tranx_reg[40]_i_1_n_2\,
      CO(4) => \ip_cur_tranx_reg[40]_i_1_n_3\,
      CO(3) => \ip_cur_tranx_reg[40]_i_1_n_4\,
      CO(2) => \ip_cur_tranx_reg[40]_i_1_n_5\,
      CO(1) => \ip_cur_tranx_reg[40]_i_1_n_6\,
      CO(0) => \ip_cur_tranx_reg[40]_i_1_n_7\,
      DI(7) => \ip_cur_tranx[40]_i_2_n_0\,
      DI(6) => \ip_cur_tranx[40]_i_3_n_0\,
      DI(5) => \ip_cur_tranx[40]_i_4_n_0\,
      DI(4) => \ip_cur_tranx[40]_i_5_n_0\,
      DI(3) => \ip_cur_tranx[40]_i_6_n_0\,
      DI(2) => \ip_cur_tranx[40]_i_7_n_0\,
      DI(1) => \ip_cur_tranx[40]_i_8_n_0\,
      DI(0) => \ip_cur_tranx[40]_i_9_n_0\,
      O(7 downto 0) => ap_start_reg_reg_4(7 downto 0),
      S(7) => \ip_cur_tranx[40]_i_10_n_0\,
      S(6) => \ip_cur_tranx[40]_i_11_n_0\,
      S(5) => \ip_cur_tranx[40]_i_12_n_0\,
      S(4) => \ip_cur_tranx[40]_i_13_n_0\,
      S(3) => \ip_cur_tranx[40]_i_14_n_0\,
      S(2) => \ip_cur_tranx[40]_i_15_n_0\,
      S(1) => \ip_cur_tranx[40]_i_16_n_0\,
      S(0) => \ip_cur_tranx[40]_i_17_n_0\
    );
\ip_cur_tranx_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_cur_tranx_reg[40]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_cur_tranx_reg[48]_i_1_n_0\,
      CO(6) => \ip_cur_tranx_reg[48]_i_1_n_1\,
      CO(5) => \ip_cur_tranx_reg[48]_i_1_n_2\,
      CO(4) => \ip_cur_tranx_reg[48]_i_1_n_3\,
      CO(3) => \ip_cur_tranx_reg[48]_i_1_n_4\,
      CO(2) => \ip_cur_tranx_reg[48]_i_1_n_5\,
      CO(1) => \ip_cur_tranx_reg[48]_i_1_n_6\,
      CO(0) => \ip_cur_tranx_reg[48]_i_1_n_7\,
      DI(7) => \ip_cur_tranx[48]_i_2_n_0\,
      DI(6) => \ip_cur_tranx[48]_i_3_n_0\,
      DI(5) => \ip_cur_tranx[48]_i_4_n_0\,
      DI(4) => \ip_cur_tranx[48]_i_5_n_0\,
      DI(3) => \ip_cur_tranx[48]_i_6_n_0\,
      DI(2) => \ip_cur_tranx[48]_i_7_n_0\,
      DI(1) => \ip_cur_tranx[48]_i_8_n_0\,
      DI(0) => \ip_cur_tranx[48]_i_9_n_0\,
      O(7 downto 0) => ap_start_reg_reg_5(7 downto 0),
      S(7) => \ip_cur_tranx[48]_i_10_n_0\,
      S(6) => \ip_cur_tranx[48]_i_11_n_0\,
      S(5) => \ip_cur_tranx[48]_i_12_n_0\,
      S(4) => \ip_cur_tranx[48]_i_13_n_0\,
      S(3) => \ip_cur_tranx[48]_i_14_n_0\,
      S(2) => \ip_cur_tranx[48]_i_15_n_0\,
      S(1) => \ip_cur_tranx[48]_i_16_n_0\,
      S(0) => \ip_cur_tranx[48]_i_17_n_0\
    );
\ip_cur_tranx_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_cur_tranx_reg[48]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_ip_cur_tranx_reg[56]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \ip_cur_tranx_reg[56]_i_1_n_1\,
      CO(5) => \ip_cur_tranx_reg[56]_i_1_n_2\,
      CO(4) => \ip_cur_tranx_reg[56]_i_1_n_3\,
      CO(3) => \ip_cur_tranx_reg[56]_i_1_n_4\,
      CO(2) => \ip_cur_tranx_reg[56]_i_1_n_5\,
      CO(1) => \ip_cur_tranx_reg[56]_i_1_n_6\,
      CO(0) => \ip_cur_tranx_reg[56]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \ip_cur_tranx[56]_i_2_n_0\,
      DI(5) => \ip_cur_tranx[56]_i_3_n_0\,
      DI(4) => \ip_cur_tranx[56]_i_4_n_0\,
      DI(3) => \ip_cur_tranx[56]_i_5_n_0\,
      DI(2) => \ip_cur_tranx[56]_i_6_n_0\,
      DI(1) => \ip_cur_tranx[56]_i_7_n_0\,
      DI(0) => \ip_cur_tranx[56]_i_8_n_0\,
      O(7 downto 0) => ap_start_reg_reg_6(7 downto 0),
      S(7) => \ip_cur_tranx[56]_i_9_n_0\,
      S(6) => \ip_cur_tranx[56]_i_10_n_0\,
      S(5) => \ip_cur_tranx[56]_i_11_n_0\,
      S(4) => \ip_cur_tranx[56]_i_12_n_0\,
      S(3) => \ip_cur_tranx[56]_i_13_n_0\,
      S(2) => \ip_cur_tranx[56]_i_14_n_0\,
      S(1) => \ip_cur_tranx[56]_i_15_n_0\,
      S(0) => \ip_cur_tranx[56]_i_16_n_0\
    );
\ip_cur_tranx_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_cur_tranx_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_cur_tranx_reg[8]_i_1_n_0\,
      CO(6) => \ip_cur_tranx_reg[8]_i_1_n_1\,
      CO(5) => \ip_cur_tranx_reg[8]_i_1_n_2\,
      CO(4) => \ip_cur_tranx_reg[8]_i_1_n_3\,
      CO(3) => \ip_cur_tranx_reg[8]_i_1_n_4\,
      CO(2) => \ip_cur_tranx_reg[8]_i_1_n_5\,
      CO(1) => \ip_cur_tranx_reg[8]_i_1_n_6\,
      CO(0) => \ip_cur_tranx_reg[8]_i_1_n_7\,
      DI(7) => \ip_cur_tranx[8]_i_2_n_0\,
      DI(6) => \ip_cur_tranx[8]_i_3_n_0\,
      DI(5) => \ip_cur_tranx[8]_i_4_n_0\,
      DI(4) => \ip_cur_tranx[8]_i_5_n_0\,
      DI(3) => \ip_cur_tranx[8]_i_6_n_0\,
      DI(2) => \ip_cur_tranx[8]_i_7_n_0\,
      DI(1) => \ip_cur_tranx[8]_i_8_n_0\,
      DI(0) => \ip_cur_tranx[8]_i_9_n_0\,
      O(7 downto 0) => \ip_cur_tranx_reg[0]\(7 downto 0),
      S(7) => \ip_cur_tranx[8]_i_10_n_0\,
      S(6) => \ip_cur_tranx[8]_i_11_n_0\,
      S(5) => \ip_cur_tranx[8]_i_12_n_0\,
      S(4) => \ip_cur_tranx[8]_i_13_n_0\,
      S(3) => \ip_cur_tranx[8]_i_14_n_0\,
      S(2) => \ip_cur_tranx[8]_i_15_n_0\,
      S(1) => \ip_cur_tranx[8]_i_16_n_0\,
      S(0) => \ip_cur_tranx[8]_i_17_n_0\
    );
\ip_exec_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => dataflow_en,
      I2 => \^ap_continue_reg\,
      I3 => Metrics_Cnt_En,
      O => ip_exec_count0
    );
\last_read_addr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_arvalid_mon,
      I1 => s_axi_arready_mon,
      O => read_addr_valid
    );
\last_read_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => read_addr_valid,
      D => s_axi_araddr_mon(0),
      Q => last_read_addr(0),
      R => SS(0)
    );
\last_read_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => read_addr_valid,
      D => s_axi_araddr_mon(1),
      Q => last_read_addr(1),
      R => SS(0)
    );
\last_read_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => read_addr_valid,
      D => s_axi_araddr_mon(2),
      Q => last_read_addr(2),
      R => SS(0)
    );
\last_read_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => read_addr_valid,
      D => s_axi_araddr_mon(3),
      Q => last_read_addr(3),
      R => SS(0)
    );
\last_read_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => read_addr_valid,
      D => s_axi_araddr_mon(4),
      Q => last_read_addr(4),
      R => SS(0)
    );
\last_read_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => read_addr_valid,
      D => s_axi_araddr_mon(5),
      Q => last_read_addr(5),
      R => SS(0)
    );
\last_read_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => read_addr_valid,
      D => s_axi_araddr_mon(6),
      Q => last_read_addr(6),
      R => SS(0)
    );
\last_read_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => read_addr_valid,
      D => s_axi_araddr_mon(7),
      Q => last_read_addr(7),
      R => SS(0)
    );
\last_write_addr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_awvalid_mon,
      I1 => s_axi_awready_mon,
      O => write_addr_valid
    );
\last_write_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => write_addr_valid,
      D => s_axi_awaddr_mon(0),
      Q => last_write_addr(0),
      R => SS(0)
    );
\last_write_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => write_addr_valid,
      D => s_axi_awaddr_mon(1),
      Q => last_write_addr(1),
      R => SS(0)
    );
\last_write_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => write_addr_valid,
      D => s_axi_awaddr_mon(2),
      Q => last_write_addr(2),
      R => SS(0)
    );
\last_write_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => write_addr_valid,
      D => s_axi_awaddr_mon(3),
      Q => last_write_addr(3),
      R => SS(0)
    );
\last_write_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => write_addr_valid,
      D => s_axi_awaddr_mon(4),
      Q => last_write_addr(4),
      R => SS(0)
    );
\last_write_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => write_addr_valid,
      D => s_axi_awaddr_mon(5),
      Q => last_write_addr(5),
      R => SS(0)
    );
\last_write_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => write_addr_valid,
      D => s_axi_awaddr_mon(6),
      Q => last_write_addr(6),
      R => SS(0)
    );
\last_write_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => write_addr_valid,
      D => s_axi_awaddr_mon(7),
      Q => last_write_addr(7),
      R => SS(0)
    );
started_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => started,
      O => started_i_1_n_0
    );
started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => started_i_1_n_0,
      Q => started,
      R => SS(0)
    );
tr_cdc_start_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^start_pulse\,
      I1 => Q(0),
      O => ap_start_reg_reg_0(0)
    );
tr_cdc_stop_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => dataflow_en,
      I2 => \^ap_continue_reg\,
      I3 => Q(0),
      O => src_in(0)
    );
xpm_fifo_async_inst_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => dataflow_en,
      I2 => \^ap_continue_reg\,
      I3 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "ARRAY_SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single is
  signal async_path_bit : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[3]\ : signal is "true";
  attribute async_reg of \syncstages_ff[3]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[3]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][3]\ : label is "ARRAY_SINGLE";
begin
  dest_out(3 downto 0) <= \syncstages_ff[3]\(3 downto 0);
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => async_path_bit(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => async_path_bit(2)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => async_path_bit(1)
    );
\src_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(0),
      Q => async_path_bit(0),
      R => '0'
    );
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(3),
      Q => \syncstages_ff[0]\(3),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(3),
      Q => \syncstages_ff[1]\(3),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(2),
      Q => \syncstages_ff[2]\(2),
      R => '0'
    );
\syncstages_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(3),
      Q => \syncstages_ff[2]\(3),
      R => '0'
    );
\syncstages_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(0),
      Q => \syncstages_ff[3]\(0),
      R => '0'
    );
\syncstages_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(1),
      Q => \syncstages_ff[3]\(1),
      R => '0'
    );
\syncstages_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(2),
      Q => \syncstages_ff[3]\(2),
      R => '0'
    );
\syncstages_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(3),
      Q => \syncstages_ff[3]\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__2\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__2\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__2\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__2\ : entity is "ARRAY_SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__2\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[3]\ : signal is "true";
  attribute async_reg of \syncstages_ff[3]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[3]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][3]\ : label is "ARRAY_SINGLE";
begin
  dest_out(3 downto 0) <= \syncstages_ff[3]\(3 downto 0);
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => async_path_bit(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => async_path_bit(2)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => async_path_bit(1)
    );
\src_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(0),
      Q => async_path_bit(0),
      R => '0'
    );
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(3),
      Q => \syncstages_ff[0]\(3),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(3),
      Q => \syncstages_ff[1]\(3),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(2),
      Q => \syncstages_ff[2]\(2),
      R => '0'
    );
\syncstages_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(3),
      Q => \syncstages_ff[2]\(3),
      R => '0'
    );
\syncstages_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(0),
      Q => \syncstages_ff[3]\(0),
      R => '0'
    );
\syncstages_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(1),
      Q => \syncstages_ff[3]\(1),
      R => '0'
    );
\syncstages_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(2),
      Q => \syncstages_ff[3]\(2),
      R => '0'
    );
\syncstages_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(3),
      Q => \syncstages_ff[3]\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "GRAY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair52";
begin
  dest_out_bin(3) <= \dest_graysync_ff[2]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair0";
begin
  dest_out_bin(3) <= \dest_graysync_ff[2]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair3";
begin
  dest_out_bin(3) <= \dest_graysync_ff[2]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair49";
begin
  dest_out_bin(3) <= \dest_graysync_ff[2]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair51";
begin
  dest_out_bin(4) <= \dest_graysync_ff[4]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \dest_graysync_ff[4]\(4),
      I3 => \dest_graysync_ff[4]\(3),
      I4 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \dest_graysync_ff[4]\(3),
      I2 => \dest_graysync_ff[4]\(4),
      I3 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \dest_graysync_ff[4]\(4),
      I2 => \dest_graysync_ff[4]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair2";
begin
  dest_out_bin(4) <= \dest_graysync_ff[4]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \dest_graysync_ff[4]\(4),
      I3 => \dest_graysync_ff[4]\(3),
      I4 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \dest_graysync_ff[4]\(3),
      I2 => \dest_graysync_ff[4]\(4),
      I3 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \dest_graysync_ff[4]\(4),
      I2 => \dest_graysync_ff[4]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair54";
begin
  dest_out_bin(4) <= \dest_graysync_ff[2]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair5";
begin
  dest_out_bin(4) <= \dest_graysync_ff[2]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 3;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \count_value_i_reg[1]_0\ <= \^count_value_i_reg[1]_0\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[1]_1\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_1\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[1]_1\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[1]_1\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[2]_0\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\,
      I1 => \grdc.rd_data_count_i_reg[2]\(2),
      I2 => \grdc.rd_data_count_i_reg[2]_0\(2),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(1),
      I4 => \^q\(1),
      I5 => \grdc.rd_data_count_i_reg[2]\(1),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF696969690069"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[2]_0\(1),
      I2 => \grdc.rd_data_count_i_reg[2]\(1),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(0),
      I4 => \^q\(0),
      I5 => \grdc.rd_data_count_i_reg[2]\(0),
      O => \^count_value_i_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \count_value_i_reg[1]_0\ <= \^count_value_i_reg[1]_0\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[1]_1\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_1\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[1]_1\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[1]_1\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[2]_0\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\,
      I1 => \grdc.rd_data_count_i_reg[2]\(2),
      I2 => \grdc.rd_data_count_i_reg[2]_0\(2),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(1),
      I4 => \^q\(1),
      I5 => \grdc.rd_data_count_i_reg[2]\(1),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF696969690069"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[2]_0\(1),
      I2 => \grdc.rd_data_count_i_reg[2]\(1),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(0),
      I4 => \^q\(0),
      I5 => \grdc.rd_data_count_i_reg[2]\(0),
      O => \^count_value_i_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[4]_1\ : in STD_LOGIC;
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[4]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_6\ : label is "soft_lutpair59";
begin
  E(0) <= \^e\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[4]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\,
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \^q\(2),
      I5 => \count_value_i_reg_n_0_[4]\,
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => \src_gray_ff_reg[4]\(1),
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      O => src_in_bin(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDD44454444"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \count_value_i_reg[0]_0\(1),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^e\(0)
    );
\grdc.rd_data_count_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[4]\,
      I1 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I3 => \^q\(3),
      I4 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I5 => \^q\(2),
      O => \reg_out_i_reg[2]\(0)
    );
\grdc.rd_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1701FF7FE8FE0080"
    )
        port map (
      I0 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[4]_1\,
      I5 => \grdc.rd_data_count_i[4]_i_6_n_0\,
      O => \reg_out_i_reg[2]\(1)
    );
\grdc.rd_data_count_i[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \src_gray_ff_reg[4]\(1),
      I2 => \grdc.rd_data_count_i_reg[4]_0\(0),
      O => \grdc.rd_data_count_i[4]_i_3_n_0\
    );
\grdc.rd_data_count_i[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => \grdc.rd_data_count_i_reg[4]_0\(3),
      O => \grdc.rd_data_count_i[4]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_12\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gwdc.wr_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_12\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair13";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[2]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[2]\(1),
      I4 => \gwdc.wr_data_count_i_reg[2]\(2),
      I5 => \^q\(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gwdc.wr_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair62";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[2]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[2]\(1),
      I4 => \gwdc.wr_data_count_i_reg[2]\(2),
      I5 => \^q\(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[4]_1\ : in STD_LOGIC;
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[4]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_6\ : label is "soft_lutpair10";
begin
  E(0) <= \^e\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[4]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\,
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \^q\(2),
      I5 => \count_value_i_reg_n_0_[4]\,
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => \src_gray_ff_reg[4]\(1),
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      O => src_in_bin(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDD44454444"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \count_value_i_reg[0]_0\(1),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^e\(0)
    );
\grdc.rd_data_count_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[4]\,
      I1 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I3 => \^q\(3),
      I4 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I5 => \^q\(2),
      O => \reg_out_i_reg[2]\(0)
    );
\grdc.rd_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1701FF7FE8FE0080"
    )
        port map (
      I0 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[4]_1\,
      I5 => \grdc.rd_data_count_i[4]_i_6_n_0\,
      O => \reg_out_i_reg[2]\(1)
    );
\grdc.rd_data_count_i[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \src_gray_ff_reg[4]\(1),
      I2 => \grdc.rd_data_count_i_reg[4]_0\(0),
      O => \grdc.rd_data_count_i[4]_i_3_n_0\
    );
\grdc.rd_data_count_i[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => \grdc.rd_data_count_i_reg[4]_0\(3),
      O => \grdc.rd_data_count_i[4]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair61";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair12";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_13\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_13\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_13\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair15";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      O => \count_value_i_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair64";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      O => \count_value_i_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair65";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_14\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_14\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair16";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \p_1_in__0\ : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E200E2E2"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I2 => prog_full,
      I3 => rst,
      I4 => \^rst_d1\,
      I5 => wrst_busy,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \p_1_in__0\ : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E200E2E2"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I2 => prog_full,
      I3 => rst,
      I4 => \^rst_d1\,
      I5 => wrst_busy,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  port (
    diff_pntr_pf_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i0 : out STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rst_d1 : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  Q(0) <= \^q\(0);
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => rd_pntr_wr(1),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      I4 => rd_pntr_wr(2),
      I5 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\,
      O => diff_pntr_pf_q0(0)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444D44444444"
    )
        port map (
      I0 => rd_pntr_wr(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => rst_d1,
      I3 => wrst_busy,
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\,
      I5 => wr_en,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8080802020FF20"
    )
        port map (
      I0 => E(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\,
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3),
      I5 => \^q\(0),
      O => ram_full_i0
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_wr(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => rd_pntr_wr(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_wr(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => rd_pntr_wr(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => rd_pntr_wr(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => rd_pntr_wr(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => rd_pntr_wr(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(0),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    enb : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699999969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(0),
      I1 => enb,
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I3 => \^q\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => D(1)
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8080802020FF20"
    )
        port map (
      I0 => enb,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I5 => \^q\(3),
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_4 is
  port (
    diff_pntr_pf_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i0 : out STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rst_d1 : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_4 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  Q(0) <= \^q\(0);
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => rd_pntr_wr(1),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      I4 => rd_pntr_wr(2),
      I5 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\,
      O => diff_pntr_pf_q0(0)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444D44444444"
    )
        port map (
      I0 => rd_pntr_wr(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => rst_d1,
      I3 => wrst_busy,
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\,
      I5 => wr_en,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8080802020FF20"
    )
        port map (
      I0 => E(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\,
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3),
      I5 => \^q\(0),
      O => ram_full_i0
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_wr(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => rd_pntr_wr(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_wr(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => rd_pntr_wr(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => rd_pntr_wr(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => rd_pntr_wr(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => rd_pntr_wr(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(0),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    enb : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699999969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(0),
      I1 => enb,
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I3 => \^q\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => D(1)
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8080802020FF20"
    )
        port map (
      I0 => enb,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I5 => \^q\(3),
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gwdc.wr_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wrst_busy : in STD_LOGIC;
    \reg_out_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_1\ : label is "soft_lutpair55";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[4]\(1),
      O => D(0)
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \reg_out_i_reg_n_0_[3]\,
      I2 => \gwdc.wr_data_count_i_reg[4]\(3),
      O => D(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]\(3),
      I2 => \reg_out_i_reg_n_0_[3]\,
      I3 => \reg_out_i_reg_n_0_[4]\,
      I4 => \gwdc.wr_data_count_i_reg[4]\(4),
      O => D(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[4]\(2),
      I2 => \gwdc.wr_data_count_i_reg[4]\(0),
      I3 => \^q\(0),
      I4 => \gwdc.wr_data_count_i_reg[4]\(1),
      I5 => \^q\(1),
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[4]_0\ : in STD_LOGIC;
    \reg_out_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\grdc.rd_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[4]\(1),
      I3 => \grdc.rd_data_count_i_reg[1]\(1),
      I4 => \grdc.rd_data_count_i_reg[1]\(0),
      I5 => \grdc.rd_data_count_i_reg[4]\(0),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      O => \reg_out_i_reg[3]_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gwdc.wr_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wrst_busy : in STD_LOGIC;
    \reg_out_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_1\ : label is "soft_lutpair6";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[4]\(1),
      O => D(0)
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \reg_out_i_reg_n_0_[3]\,
      I2 => \gwdc.wr_data_count_i_reg[4]\(3),
      O => D(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]\(3),
      I2 => \reg_out_i_reg_n_0_[3]\,
      I3 => \reg_out_i_reg_n_0_[4]\,
      I4 => \gwdc.wr_data_count_i_reg[4]\(4),
      O => D(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[4]\(2),
      I2 => \gwdc.wr_data_count_i_reg[4]\(0),
      I3 => \^q\(0),
      I4 => \gwdc.wr_data_count_i_reg[4]\(1),
      I5 => \^q\(1),
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[4]_0\ : in STD_LOGIC;
    \reg_out_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\grdc.rd_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[4]\(1),
      I3 => \grdc.rd_data_count_i_reg[1]\(1),
      I4 => \grdc.rd_data_count_i_reg[1]\(0),
      I5 => \grdc.rd_data_count_i_reg[4]\(0),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      O => \reg_out_i_reg[3]_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 63 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 63 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1024;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1024;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1024;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1024;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 1024;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 63;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 55 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 55 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 55 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 55 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 56;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 56;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 896;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 56;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 56;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 56;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 56;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 56;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 56;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 56;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 56;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 56;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 56;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 56;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 56;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 56;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 896;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 896;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 896;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 896;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_register_module is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    Metrics_Cnt_En : out STD_LOGIC;
    reset_on_sample_read_reg_0 : out STD_LOGIC;
    dataflow_en : out STD_LOGIC;
    slv_reg_in_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \register_select_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sample_reg_rd_first : out STD_LOGIC;
    metrics_cnt_reset_reg_0 : out STD_LOGIC;
    metrics_cnt_reset_reg_1 : out STD_LOGIC;
    RST_ACTIVE : out STD_LOGIC;
    ip_start_count0 : out STD_LOGIC;
    \trace_control_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    slv_reg_in_vld_reg_1 : out STD_LOGIC;
    \slv_reg_in_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    slv_reg_out_vld : in STD_LOGIC;
    mon_clk : in STD_LOGIC;
    slv_reg_addr_vld : in STD_LOGIC;
    control_wr_en : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_1_in : in STD_LOGIC;
    sample_reg_rd_first_reg_0 : in STD_LOGIC;
    mon_resetn : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_pulse : in STD_LOGIC;
    \reset_sample_reg__0\ : in STD_LOGIC;
    \slv_reg_in_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_control_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sample_time_diff_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \register_select_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_register_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_register_module is
  signal \^metrics_cnt_en\ : STD_LOGIC;
  signal Metrics_Cnt_Reset : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dataflow_en\ : STD_LOGIC;
  signal register_select : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^register_select_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reset_on_sample_read_reg_0\ : STD_LOGIC;
  signal sample_reg_counter_inst_n_0 : STD_LOGIC;
  signal sample_reg_counter_inst_n_1 : STD_LOGIC;
  signal sample_reg_counter_inst_n_10 : STD_LOGIC;
  signal sample_reg_counter_inst_n_11 : STD_LOGIC;
  signal sample_reg_counter_inst_n_12 : STD_LOGIC;
  signal sample_reg_counter_inst_n_13 : STD_LOGIC;
  signal sample_reg_counter_inst_n_14 : STD_LOGIC;
  signal sample_reg_counter_inst_n_15 : STD_LOGIC;
  signal sample_reg_counter_inst_n_16 : STD_LOGIC;
  signal sample_reg_counter_inst_n_17 : STD_LOGIC;
  signal sample_reg_counter_inst_n_18 : STD_LOGIC;
  signal sample_reg_counter_inst_n_19 : STD_LOGIC;
  signal sample_reg_counter_inst_n_2 : STD_LOGIC;
  signal sample_reg_counter_inst_n_20 : STD_LOGIC;
  signal sample_reg_counter_inst_n_21 : STD_LOGIC;
  signal sample_reg_counter_inst_n_22 : STD_LOGIC;
  signal sample_reg_counter_inst_n_23 : STD_LOGIC;
  signal sample_reg_counter_inst_n_24 : STD_LOGIC;
  signal sample_reg_counter_inst_n_25 : STD_LOGIC;
  signal sample_reg_counter_inst_n_26 : STD_LOGIC;
  signal sample_reg_counter_inst_n_27 : STD_LOGIC;
  signal sample_reg_counter_inst_n_28 : STD_LOGIC;
  signal sample_reg_counter_inst_n_29 : STD_LOGIC;
  signal sample_reg_counter_inst_n_3 : STD_LOGIC;
  signal sample_reg_counter_inst_n_30 : STD_LOGIC;
  signal sample_reg_counter_inst_n_4 : STD_LOGIC;
  signal sample_reg_counter_inst_n_5 : STD_LOGIC;
  signal sample_reg_counter_inst_n_6 : STD_LOGIC;
  signal sample_reg_counter_inst_n_7 : STD_LOGIC;
  signal sample_reg_counter_inst_n_8 : STD_LOGIC;
  signal sample_reg_counter_inst_n_9 : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sample_time_diff_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg_addr_vld_reg : STD_LOGIC;
  signal slv_reg_in1 : STD_LOGIC;
  signal \slv_reg_in[0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[0]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[10]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[11]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[12]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[13]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[14]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[16]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[17]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[18]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[19]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[1]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[1]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[20]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[21]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[22]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[24]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[25]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[26]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[27]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[28]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[29]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[2]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[2]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[30]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[31]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg_in[31]_i_4_n_0\ : STD_LOGIC;
  signal \slv_reg_in[31]_i_5_n_0\ : STD_LOGIC;
  signal \slv_reg_in[3]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[3]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[3]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg_in[4]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[5]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[5]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[5]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg_in[6]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[8]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[9]_i_1_n_0\ : STD_LOGIC;
  signal \^slv_reg_in_vld_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal slv_reg_out_vld_reg : STD_LOGIC;
  signal trace_control : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^trace_control_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \trace_control_reg_n_0_[4]\ : STD_LOGIC;
  signal \trace_control_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cnt_enabled_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ip_max_parallel_tranx[63]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \slv_reg_in[31]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \slv_reg_in[31]_i_5\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \slv_reg_in[5]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \slv_reg_in[5]_i_3\ : label is "soft_lutpair47";
begin
  Metrics_Cnt_En <= \^metrics_cnt_en\;
  Q(0) <= \^q\(0);
  SS(0) <= \^ss\(0);
  dataflow_en <= \^dataflow_en\;
  \register_select_reg[1]_0\(0) <= \^register_select_reg[1]_0\(0);
  reset_on_sample_read_reg_0 <= \^reset_on_sample_read_reg_0\;
  slv_reg_in_vld_reg_0(0) <= \^slv_reg_in_vld_reg_0\(0);
  \trace_control_reg[0]_0\(0) <= \^trace_control_reg[0]_0\(0);
axi_rvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^slv_reg_in_vld_reg_0\(0),
      I1 => s_axi_rvalid,
      I2 => s_axi_rready,
      O => slv_reg_in_vld_reg_1
    );
cnt_enabled_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Metrics_Cnt_Reset,
      I1 => mon_resetn,
      I2 => CO(0),
      I3 => \^metrics_cnt_en\,
      O => metrics_cnt_reset_reg_1
    );
dataflow_en_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => control_wr_en,
      D => s_axi_wdata(3),
      Q => \^dataflow_en\,
      R => \^ss\(0)
    );
\ip_max_parallel_tranx[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Metrics_Cnt_Reset,
      I1 => mon_resetn,
      O => metrics_cnt_reset_reg_0
    );
\ip_start_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => start_pulse,
      O => ip_start_count0
    );
metrics_cnt_en_reg: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => control_wr_en,
      D => s_axi_wdata(0),
      Q => \^metrics_cnt_en\,
      S => \^ss\(0)
    );
metrics_cnt_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => control_wr_en,
      D => s_axi_wdata(1),
      Q => Metrics_Cnt_Reset,
      R => \^ss\(0)
    );
\register_select_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \register_select_reg[5]_0\(0),
      Q => register_select(0),
      R => \^ss\(0)
    );
\register_select_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => p_1_in,
      Q => \^register_select_reg[1]_0\(0),
      R => \^ss\(0)
    );
\register_select_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \register_select_reg[5]_0\(1),
      Q => register_select(3),
      R => \^ss\(0)
    );
\register_select_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \register_select_reg[5]_0\(2),
      Q => register_select(4),
      R => \^ss\(0)
    );
\register_select_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \register_select_reg[5]_0\(3),
      Q => register_select(5),
      R => \^ss\(0)
    );
reset_on_sample_read_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => control_wr_en,
      D => s_axi_wdata(2),
      Q => \^reset_on_sample_read_reg_0\,
      R => \^ss\(0)
    );
sample_reg_counter_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(31) => sample_reg_counter_inst_n_0,
      Q(30) => sample_reg_counter_inst_n_1,
      Q(29) => sample_reg_counter_inst_n_2,
      Q(28) => sample_reg_counter_inst_n_3,
      Q(27) => sample_reg_counter_inst_n_4,
      Q(26) => sample_reg_counter_inst_n_5,
      Q(25) => sample_reg_counter_inst_n_6,
      Q(24) => sample_reg_counter_inst_n_7,
      Q(23) => sample_reg_counter_inst_n_8,
      Q(22) => sample_reg_counter_inst_n_9,
      Q(21) => sample_reg_counter_inst_n_10,
      Q(20) => sample_reg_counter_inst_n_11,
      Q(19) => sample_reg_counter_inst_n_12,
      Q(18) => sample_reg_counter_inst_n_13,
      Q(17) => sample_reg_counter_inst_n_14,
      Q(16) => sample_reg_counter_inst_n_15,
      Q(15) => sample_reg_counter_inst_n_16,
      Q(14) => sample_reg_counter_inst_n_17,
      Q(13) => sample_reg_counter_inst_n_18,
      Q(12) => sample_reg_counter_inst_n_19,
      Q(11) => sample_reg_counter_inst_n_20,
      Q(10) => sample_reg_counter_inst_n_21,
      Q(9) => sample_reg_counter_inst_n_22,
      Q(8) => sample_reg_counter_inst_n_23,
      Q(7) => sample_reg_counter_inst_n_24,
      Q(6) => sample_reg_counter_inst_n_25,
      Q(5) => sample_reg_counter_inst_n_26,
      Q(4) => sample_reg_counter_inst_n_27,
      Q(3) => sample_reg_counter_inst_n_28,
      Q(2) => sample_reg_counter_inst_n_29,
      Q(1) => sample_reg_counter_inst_n_30,
      Q(0) => \^q\(0),
      SR(0) => \^ss\(0),
      mon_clk => mon_clk,
      mon_resetn => mon_resetn,
      \reset_sample_reg__0\ => \reset_sample_reg__0\
    );
sample_reg_rd_first_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => sample_reg_rd_first_reg_0,
      Q => sample_reg_rd_first,
      R => \^ss\(0)
    );
\sample_time_diff_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => \^q\(0),
      Q => \sample_time_diff_reg_reg_n_0_[0]\,
      R => '0'
    );
\sample_time_diff_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_21,
      Q => \sample_time_diff_reg_reg_n_0_[10]\,
      R => '0'
    );
\sample_time_diff_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_20,
      Q => \sample_time_diff_reg_reg_n_0_[11]\,
      R => '0'
    );
\sample_time_diff_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_19,
      Q => \sample_time_diff_reg_reg_n_0_[12]\,
      R => '0'
    );
\sample_time_diff_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_18,
      Q => \sample_time_diff_reg_reg_n_0_[13]\,
      R => '0'
    );
\sample_time_diff_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_17,
      Q => \sample_time_diff_reg_reg_n_0_[14]\,
      R => '0'
    );
\sample_time_diff_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_16,
      Q => \sample_time_diff_reg_reg_n_0_[15]\,
      R => '0'
    );
\sample_time_diff_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_15,
      Q => \sample_time_diff_reg_reg_n_0_[16]\,
      R => '0'
    );
\sample_time_diff_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_14,
      Q => \sample_time_diff_reg_reg_n_0_[17]\,
      R => '0'
    );
\sample_time_diff_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_13,
      Q => \sample_time_diff_reg_reg_n_0_[18]\,
      R => '0'
    );
\sample_time_diff_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_12,
      Q => \sample_time_diff_reg_reg_n_0_[19]\,
      R => '0'
    );
\sample_time_diff_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_30,
      Q => \sample_time_diff_reg_reg_n_0_[1]\,
      R => '0'
    );
\sample_time_diff_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_11,
      Q => \sample_time_diff_reg_reg_n_0_[20]\,
      R => '0'
    );
\sample_time_diff_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_10,
      Q => \sample_time_diff_reg_reg_n_0_[21]\,
      R => '0'
    );
\sample_time_diff_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_9,
      Q => \sample_time_diff_reg_reg_n_0_[22]\,
      R => '0'
    );
\sample_time_diff_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_8,
      Q => \sample_time_diff_reg_reg_n_0_[23]\,
      R => '0'
    );
\sample_time_diff_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_7,
      Q => \sample_time_diff_reg_reg_n_0_[24]\,
      R => '0'
    );
\sample_time_diff_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_6,
      Q => \sample_time_diff_reg_reg_n_0_[25]\,
      R => '0'
    );
\sample_time_diff_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_5,
      Q => \sample_time_diff_reg_reg_n_0_[26]\,
      R => '0'
    );
\sample_time_diff_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_4,
      Q => \sample_time_diff_reg_reg_n_0_[27]\,
      R => '0'
    );
\sample_time_diff_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_3,
      Q => \sample_time_diff_reg_reg_n_0_[28]\,
      R => '0'
    );
\sample_time_diff_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_2,
      Q => \sample_time_diff_reg_reg_n_0_[29]\,
      R => '0'
    );
\sample_time_diff_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_29,
      Q => \sample_time_diff_reg_reg_n_0_[2]\,
      R => '0'
    );
\sample_time_diff_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_1,
      Q => \sample_time_diff_reg_reg_n_0_[30]\,
      R => '0'
    );
\sample_time_diff_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_0,
      Q => \sample_time_diff_reg_reg_n_0_[31]\,
      R => '0'
    );
\sample_time_diff_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_28,
      Q => \sample_time_diff_reg_reg_n_0_[3]\,
      R => '0'
    );
\sample_time_diff_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_27,
      Q => \sample_time_diff_reg_reg_n_0_[4]\,
      R => '0'
    );
\sample_time_diff_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_26,
      Q => \sample_time_diff_reg_reg_n_0_[5]\,
      R => '0'
    );
\sample_time_diff_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_25,
      Q => \sample_time_diff_reg_reg_n_0_[6]\,
      R => '0'
    );
\sample_time_diff_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_24,
      Q => \sample_time_diff_reg_reg_n_0_[7]\,
      R => '0'
    );
\sample_time_diff_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_23,
      Q => \sample_time_diff_reg_reg_n_0_[8]\,
      R => '0'
    );
\sample_time_diff_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_22,
      Q => \sample_time_diff_reg_reg_n_0_[9]\,
      R => '0'
    );
slv_reg_addr_vld_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_addr_vld,
      Q => slv_reg_addr_vld_reg,
      R => \^ss\(0)
    );
\slv_reg_in[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \slv_reg_in[31]_i_4_n_0\,
      I1 => \sample_time_diff_reg_reg_n_0_[0]\,
      I2 => \slv_reg_in[5]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(0),
      I4 => \slv_reg_in[0]_i_2_n_0\,
      O => \slv_reg_in[0]_i_1_n_0\
    );
\slv_reg_in[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00000A000000"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => \^trace_control_reg[0]_0\(0),
      I2 => register_select(0),
      I3 => register_select(4),
      I4 => \slv_reg_in[3]_i_3_n_0\,
      I5 => register_select(3),
      O => \slv_reg_in[0]_i_2_n_0\
    );
\slv_reg_in[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \slv_reg_in_reg[31]_1\(10),
      I1 => \slv_reg_in[31]_i_5_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[10]\,
      I3 => \slv_reg_in[31]_i_4_n_0\,
      O => \slv_reg_in[10]_i_1_n_0\
    );
\slv_reg_in[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \slv_reg_in_reg[31]_1\(11),
      I1 => \slv_reg_in[31]_i_5_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[11]\,
      I3 => \slv_reg_in[31]_i_4_n_0\,
      O => \slv_reg_in[11]_i_1_n_0\
    );
\slv_reg_in[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \slv_reg_in_reg[31]_1\(12),
      I1 => \slv_reg_in[31]_i_5_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[12]\,
      I3 => \slv_reg_in[31]_i_4_n_0\,
      O => \slv_reg_in[12]_i_1_n_0\
    );
\slv_reg_in[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \slv_reg_in_reg[31]_1\(13),
      I1 => \slv_reg_in[31]_i_5_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[13]\,
      I3 => \slv_reg_in[31]_i_4_n_0\,
      O => \slv_reg_in[13]_i_1_n_0\
    );
\slv_reg_in[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \slv_reg_in_reg[31]_1\(14),
      I1 => \slv_reg_in[31]_i_5_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[14]\,
      I3 => \slv_reg_in[31]_i_4_n_0\,
      O => \slv_reg_in[14]_i_1_n_0\
    );
\slv_reg_in[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \slv_reg_in_reg[31]_1\(15),
      I1 => \slv_reg_in[31]_i_5_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[15]\,
      I3 => \slv_reg_in[31]_i_4_n_0\,
      O => \slv_reg_in[15]_i_1_n_0\
    );
\slv_reg_in[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[31]_i_3_n_0\,
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[16]\,
      I3 => \slv_reg_in_reg[31]_1\(16),
      I4 => \slv_reg_in[31]_i_5_n_0\,
      O => \slv_reg_in[16]_i_1_n_0\
    );
\slv_reg_in[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[31]_i_3_n_0\,
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[17]\,
      I3 => \slv_reg_in_reg[31]_1\(17),
      I4 => \slv_reg_in[31]_i_5_n_0\,
      O => \slv_reg_in[17]_i_1_n_0\
    );
\slv_reg_in[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[31]_i_3_n_0\,
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[18]\,
      I3 => \slv_reg_in_reg[31]_1\(18),
      I4 => \slv_reg_in[31]_i_5_n_0\,
      O => \slv_reg_in[18]_i_1_n_0\
    );
\slv_reg_in[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[31]_i_3_n_0\,
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[19]\,
      I3 => \slv_reg_in_reg[31]_1\(19),
      I4 => \slv_reg_in[31]_i_5_n_0\,
      O => \slv_reg_in[19]_i_1_n_0\
    );
\slv_reg_in[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \slv_reg_in[31]_i_4_n_0\,
      I1 => \sample_time_diff_reg_reg_n_0_[1]\,
      I2 => \slv_reg_in[5]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(1),
      I4 => \slv_reg_in[1]_i_2_n_0\,
      O => \slv_reg_in[1]_i_1_n_0\
    );
\slv_reg_in[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00000A000000"
    )
        port map (
      I0 => Metrics_Cnt_Reset,
      I1 => trace_control(1),
      I2 => register_select(0),
      I3 => register_select(4),
      I4 => \slv_reg_in[3]_i_3_n_0\,
      I5 => register_select(3),
      O => \slv_reg_in[1]_i_2_n_0\
    );
\slv_reg_in[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \slv_reg_in_reg[31]_1\(20),
      I1 => \slv_reg_in[31]_i_5_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[20]\,
      I3 => \slv_reg_in[31]_i_4_n_0\,
      O => \slv_reg_in[20]_i_1_n_0\
    );
\slv_reg_in[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[31]_i_3_n_0\,
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[21]\,
      I3 => \slv_reg_in_reg[31]_1\(21),
      I4 => \slv_reg_in[31]_i_5_n_0\,
      O => \slv_reg_in[21]_i_1_n_0\
    );
\slv_reg_in[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \slv_reg_in_reg[31]_1\(22),
      I1 => \slv_reg_in[31]_i_5_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[22]\,
      I3 => \slv_reg_in[31]_i_4_n_0\,
      O => \slv_reg_in[22]_i_1_n_0\
    );
\slv_reg_in[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[31]_i_3_n_0\,
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[23]\,
      I3 => \slv_reg_in_reg[31]_1\(23),
      I4 => \slv_reg_in[31]_i_5_n_0\,
      O => \slv_reg_in[23]_i_1_n_0\
    );
\slv_reg_in[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \slv_reg_in_reg[31]_1\(24),
      I1 => \slv_reg_in[31]_i_5_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[24]\,
      I3 => \slv_reg_in[31]_i_4_n_0\,
      O => \slv_reg_in[24]_i_1_n_0\
    );
\slv_reg_in[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[31]_i_3_n_0\,
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[25]\,
      I3 => \slv_reg_in_reg[31]_1\(25),
      I4 => \slv_reg_in[31]_i_5_n_0\,
      O => \slv_reg_in[25]_i_1_n_0\
    );
\slv_reg_in[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[31]_i_3_n_0\,
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[26]\,
      I3 => \slv_reg_in_reg[31]_1\(26),
      I4 => \slv_reg_in[31]_i_5_n_0\,
      O => \slv_reg_in[26]_i_1_n_0\
    );
\slv_reg_in[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[31]_i_3_n_0\,
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[27]\,
      I3 => \slv_reg_in_reg[31]_1\(27),
      I4 => \slv_reg_in[31]_i_5_n_0\,
      O => \slv_reg_in[27]_i_1_n_0\
    );
\slv_reg_in[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[31]_i_3_n_0\,
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[28]\,
      I3 => \slv_reg_in_reg[31]_1\(28),
      I4 => \slv_reg_in[31]_i_5_n_0\,
      O => \slv_reg_in[28]_i_1_n_0\
    );
\slv_reg_in[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \slv_reg_in_reg[31]_1\(29),
      I1 => \slv_reg_in[31]_i_5_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[29]\,
      I3 => \slv_reg_in[31]_i_4_n_0\,
      O => \slv_reg_in[29]_i_1_n_0\
    );
\slv_reg_in[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \slv_reg_in[31]_i_4_n_0\,
      I1 => \sample_time_diff_reg_reg_n_0_[2]\,
      I2 => \slv_reg_in[5]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(2),
      I4 => \slv_reg_in[2]_i_2_n_0\,
      O => \slv_reg_in[2]_i_1_n_0\
    );
\slv_reg_in[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00000A000000"
    )
        port map (
      I0 => \^reset_on_sample_read_reg_0\,
      I1 => trace_control(2),
      I2 => register_select(0),
      I3 => register_select(4),
      I4 => \slv_reg_in[3]_i_3_n_0\,
      I5 => register_select(3),
      O => \slv_reg_in[2]_i_2_n_0\
    );
\slv_reg_in[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[31]_i_3_n_0\,
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[30]\,
      I3 => \slv_reg_in_reg[31]_1\(30),
      I4 => \slv_reg_in[31]_i_5_n_0\,
      O => \slv_reg_in[30]_i_1_n_0\
    );
\slv_reg_in[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => slv_reg_out_vld_reg,
      I1 => slv_reg_addr_vld_reg,
      I2 => mon_resetn,
      O => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[31]_i_3_n_0\,
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[31]\,
      I3 => \slv_reg_in_reg[31]_1\(31),
      I4 => \slv_reg_in[31]_i_5_n_0\,
      O => \slv_reg_in[31]_i_2_n_0\
    );
\slv_reg_in[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => register_select(5),
      I1 => \^register_select_reg[1]_0\(0),
      I2 => register_select(3),
      I3 => register_select(4),
      I4 => register_select(0),
      O => \slv_reg_in[31]_i_3_n_0\
    );
\slv_reg_in[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => register_select(5),
      I1 => \^register_select_reg[1]_0\(0),
      I2 => register_select(0),
      I3 => register_select(3),
      I4 => register_select(4),
      O => \slv_reg_in[31]_i_4_n_0\
    );
\slv_reg_in[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^register_select_reg[1]_0\(0),
      I1 => register_select(5),
      I2 => register_select(0),
      I3 => register_select(3),
      I4 => register_select(4),
      O => \slv_reg_in[31]_i_5_n_0\
    );
\slv_reg_in[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \slv_reg_in[31]_i_4_n_0\,
      I1 => \sample_time_diff_reg_reg_n_0_[3]\,
      I2 => \slv_reg_in[5]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(3),
      I4 => \slv_reg_in[3]_i_2_n_0\,
      O => \slv_reg_in[3]_i_1_n_0\
    );
\slv_reg_in[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00000A000000"
    )
        port map (
      I0 => \^dataflow_en\,
      I1 => trace_control(3),
      I2 => register_select(0),
      I3 => register_select(4),
      I4 => \slv_reg_in[3]_i_3_n_0\,
      I5 => register_select(3),
      O => \slv_reg_in[3]_i_2_n_0\
    );
\slv_reg_in[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => register_select(5),
      I1 => \^register_select_reg[1]_0\(0),
      O => \slv_reg_in[3]_i_3_n_0\
    );
\slv_reg_in[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in[5]_i_2_n_0\,
      I1 => \trace_control_reg_n_0_[4]\,
      I2 => \slv_reg_in[31]_i_4_n_0\,
      I3 => \sample_time_diff_reg_reg_n_0_[4]\,
      I4 => \slv_reg_in_reg[31]_1\(4),
      I5 => \slv_reg_in[5]_i_3_n_0\,
      O => \slv_reg_in[4]_i_1_n_0\
    );
\slv_reg_in[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in[5]_i_2_n_0\,
      I1 => \trace_control_reg_n_0_[5]\,
      I2 => \slv_reg_in[31]_i_4_n_0\,
      I3 => \sample_time_diff_reg_reg_n_0_[5]\,
      I4 => \slv_reg_in_reg[31]_1\(5),
      I5 => \slv_reg_in[5]_i_3_n_0\,
      O => \slv_reg_in[5]_i_1_n_0\
    );
\slv_reg_in[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => register_select(0),
      I1 => register_select(4),
      I2 => register_select(5),
      I3 => \^register_select_reg[1]_0\(0),
      I4 => register_select(3),
      O => \slv_reg_in[5]_i_2_n_0\
    );
\slv_reg_in[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => register_select(5),
      I1 => \^register_select_reg[1]_0\(0),
      I2 => register_select(0),
      I3 => register_select(4),
      I4 => register_select(3),
      O => \slv_reg_in[5]_i_3_n_0\
    );
\slv_reg_in[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \slv_reg_in_reg[31]_1\(6),
      I1 => \slv_reg_in[31]_i_5_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[6]\,
      I3 => \slv_reg_in[31]_i_4_n_0\,
      O => \slv_reg_in[6]_i_1_n_0\
    );
\slv_reg_in[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \slv_reg_in_reg[31]_1\(7),
      I1 => \slv_reg_in[31]_i_5_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[7]\,
      I3 => \slv_reg_in[31]_i_4_n_0\,
      O => \slv_reg_in[7]_i_1_n_0\
    );
\slv_reg_in[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[31]_i_3_n_0\,
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[8]\,
      I3 => \slv_reg_in_reg[31]_1\(8),
      I4 => \slv_reg_in[31]_i_5_n_0\,
      O => \slv_reg_in[8]_i_1_n_0\
    );
\slv_reg_in[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \slv_reg_in_reg[31]_1\(9),
      I1 => \slv_reg_in[31]_i_5_n_0\,
      I2 => \sample_time_diff_reg_reg_n_0_[9]\,
      I3 => \slv_reg_in[31]_i_4_n_0\,
      O => \slv_reg_in[9]_i_1_n_0\
    );
\slv_reg_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[0]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(0),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[10]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(10),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[11]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(11),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[12]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(12),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[13]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(13),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[14]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(14),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[15]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(15),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[16]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(16),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[17]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(17),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[18]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(18),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[19]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(19),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[1]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(1),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[20]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(20),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[21]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(21),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[22]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(22),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[23]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(23),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[24]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(24),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[25]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(25),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[26]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(26),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[27]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(27),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[28]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(28),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[29]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(29),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[2]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(2),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[30]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(30),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[31]_i_2_n_0\,
      Q => \slv_reg_in_reg[31]_0\(31),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[3]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(3),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[4]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(4),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[5]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(5),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[6]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(6),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[7]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(7),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[8]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(8),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \slv_reg_in[9]_i_1_n_0\,
      Q => \slv_reg_in_reg[31]_0\(9),
      R => \slv_reg_in[31]_i_1_n_0\
    );
slv_reg_in_vld_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slv_reg_addr_vld_reg,
      I1 => slv_reg_out_vld_reg,
      O => slv_reg_in1
    );
slv_reg_in_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in1,
      Q => \^slv_reg_in_vld_reg_0\(0),
      R => \^ss\(0)
    );
slv_reg_out_vld_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_out_vld,
      Q => slv_reg_out_vld_reg,
      R => \^ss\(0)
    );
\trace_control_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => \trace_control_reg[5]_0\(0),
      D => s_axi_wdata(0),
      Q => \^trace_control_reg[0]_0\(0),
      S => \^ss\(0)
    );
\trace_control_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => \trace_control_reg[5]_0\(0),
      D => s_axi_wdata(1),
      Q => trace_control(1),
      S => \^ss\(0)
    );
\trace_control_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => \trace_control_reg[5]_0\(0),
      D => s_axi_wdata(2),
      Q => trace_control(2),
      S => \^ss\(0)
    );
\trace_control_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => \trace_control_reg[5]_0\(0),
      D => s_axi_wdata(3),
      Q => trace_control(3),
      S => \^ss\(0)
    );
\trace_control_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => \trace_control_reg[5]_0\(0),
      D => s_axi_wdata(4),
      Q => \trace_control_reg_n_0_[4]\,
      S => \^ss\(0)
    );
\trace_control_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => \trace_control_reg[5]_0\(0),
      D => s_axi_wdata(5),
      Q => \trace_control_reg_n_0_[5]\,
      S => \^ss\(0)
    );
\xpm_fifo_async_inst_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Metrics_Cnt_Reset,
      I1 => mon_resetn,
      O => RST_ACTIVE
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    \gen_rst_ic.fifo_rd_rst_ic_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \__0/i__n_0\ : STD_LOGIC;
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i0\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__4\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair68";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair68";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair66";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \__0/i__n_0\,
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0\,
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \__0/i__n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => Q(0),
      O => \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i0\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i0\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    \gen_rst_ic.fifo_rd_rst_ic_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \__0/i__n_0\ : STD_LOGIC;
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i0\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair19";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair19";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair17";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \__0/i__n_0\,
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0\,
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \__0/i__n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => Q(0),
      O => \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i0\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i0\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1024;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 64;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 64;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair20";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1024;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair20";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4) => rdp_inst_n_9,
      src_in_bin(3) => rdp_inst_n_10,
      src_in_bin(2) => rdp_inst_n_11,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_12
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      src_clk => rd_clk,
      src_in_bin(3 downto 0) => rd_pntr_ext(3 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_4
     port map (
      D(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(0) => rd_pntr_wr(3),
      diff_pntr_pf_q0(0) => diff_pntr_pf_q0(4),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ => wrpp1_inst_n_4,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ => \^full\,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_plus1_pf(4 downto 1),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp2_inst_n_3,
      ram_full_i0 => ram_full_i0,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\
     port map (
      D(2 downto 1) => \gwdc.diff_wr_rd_pntr1_out\(4 downto 3),
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[4]\(4 downto 0) => wr_pntr_ext(4 downto 0),
      \reg_out_i_reg[4]_0\(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6
     port map (
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_3,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[3]_0\(3 downto 0) => wr_pntr_rd_cdc(3 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[1]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[4]\(2) => rd_pntr_ext(3),
      \grdc.rd_data_count_i_reg[4]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      rd_clk => rd_clk,
      \reg_out_i_reg[3]_0\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \reg_out_i_reg[4]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[4]_1\(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(3 downto 0) => wr_pntr_rd_cdc(3 downto 0),
      src_clk => wr_clk,
      src_in_bin(3 downto 0) => wr_pntr_ext(3 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q(1 downto 0) => count_value_i(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]_0\ => \gen_fwft.rdpp1_inst_n_3\,
      \count_value_i_reg[1]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[2]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[2]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[2]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[2]_0\(2 downto 0) => rd_pntr_ext(2 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBBB"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => \p_1_in__0\,
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(63 downto 0) => din(63 downto 0),
      dinb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      douta(63 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(63 downto 0),
      doutb(63 downto 0) => dout(63 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9\
     port map (
      D(1 downto 0) => diff_pntr_pe(3 downto 2),
      E(0) => rdp_inst_n_8,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[4]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \grdc.rd_data_count_i_reg[4]\ => \gen_fwft.rdpp1_inst_n_3\,
      \grdc.rd_data_count_i_reg[4]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      \grdc.rd_data_count_i_reg[4]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[4]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[4]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[4]_1\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[2]\(1 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 3),
      \src_gray_ff_reg[4]\(1 downto 0) => count_value_i(1 downto 0),
      src_in_bin(3) => rdp_inst_n_9,
      src_in_bin(2) => rdp_inst_n_10,
      src_in_bin(1) => rdp_inst_n_11,
      src_in_bin(0) => rdp_inst_n_12
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10\
     port map (
      E(0) => rdp_inst_n_8,
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11
     port map (
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      \p_1_in__0\ => \p_1_in__0\,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_12\
     port map (
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(2),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(4 downto 0) => wr_pntr_ext(4 downto 0),
      \gwdc.wr_data_count_i_reg[2]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[2]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[2]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_13\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(3 downto 0) => wr_pntr_plus1_pf(4 downto 1),
      \count_value_i_reg[3]_0\ => wrpp1_inst_n_4,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0) => rd_pntr_wr(3),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_14\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(3) => wrpp2_inst_n_0,
      Q(2) => wrpp2_inst_n_1,
      Q(1) => wrpp2_inst_n_2,
      Q(0) => wrpp2_inst_n_3,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[3]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0) => \gen_fwft.count_rst\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 55 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 896;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 56;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 56;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair69";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 896;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 56;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair69";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4) => rdp_inst_n_9,
      src_in_bin(3) => rdp_inst_n_10,
      src_in_bin(2) => rdp_inst_n_11,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_12
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      src_clk => rd_clk,
      src_in_bin(3 downto 0) => rd_pntr_ext(3 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
     port map (
      D(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(0) => rd_pntr_wr(3),
      diff_pntr_pf_q0(0) => diff_pntr_pf_q0(4),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ => wrpp1_inst_n_4,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ => \^full\,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_plus1_pf(4 downto 1),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp2_inst_n_3,
      ram_full_i0 => ram_full_i0,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\
     port map (
      D(2 downto 1) => \gwdc.diff_wr_rd_pntr1_out\(4 downto 3),
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[4]\(4 downto 0) => wr_pntr_ext(4 downto 0),
      \reg_out_i_reg[4]_0\(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0
     port map (
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_3,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[3]_0\(3 downto 0) => wr_pntr_rd_cdc(3 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[1]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[4]\(2) => rd_pntr_ext(3),
      \grdc.rd_data_count_i_reg[4]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      rd_clk => rd_clk,
      \reg_out_i_reg[3]_0\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \reg_out_i_reg[4]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[4]_1\(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(3 downto 0) => wr_pntr_rd_cdc(3 downto 0),
      src_clk => wr_clk,
      src_in_bin(3 downto 0) => wr_pntr_ext(3 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q(1 downto 0) => count_value_i(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]_0\ => \gen_fwft.rdpp1_inst_n_3\,
      \count_value_i_reg[1]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[2]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[2]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[2]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[2]_0\(2 downto 0) => rd_pntr_ext(2 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBBB"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => \p_1_in__0\,
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(55 downto 0) => din(55 downto 0),
      dinb(55 downto 0) => B"00000000000000000000000000000000000000000000000000000000",
      douta(55 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(55 downto 0),
      doutb(55 downto 0) => dout(55 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      D(1 downto 0) => diff_pntr_pe(3 downto 2),
      E(0) => rdp_inst_n_8,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[4]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \grdc.rd_data_count_i_reg[4]\ => \gen_fwft.rdpp1_inst_n_3\,
      \grdc.rd_data_count_i_reg[4]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      \grdc.rd_data_count_i_reg[4]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[4]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[4]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[4]_1\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[2]\(1 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 3),
      \src_gray_ff_reg[4]\(1 downto 0) => count_value_i(1 downto 0),
      src_in_bin(3) => rdp_inst_n_9,
      src_in_bin(2) => rdp_inst_n_10,
      src_in_bin(1) => rdp_inst_n_11,
      src_in_bin(0) => rdp_inst_n_12
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      E(0) => rdp_inst_n_8,
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      \p_1_in__0\ => \p_1_in__0\,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_2\
     port map (
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(2),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(4 downto 0) => wr_pntr_ext(4 downto 0),
      \gwdc.wr_data_count_i_reg[2]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[2]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[2]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_3\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(3 downto 0) => wr_pntr_plus1_pf(4 downto 1),
      \count_value_i_reg[3]_0\ => wrpp1_inst_n_4,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0) => rd_pntr_wr(3),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(3) => wrpp2_inst_n_0,
      Q(2) => wrpp2_inst_n_1,
      Q(1) => wrpp2_inst_n_2,
      Q(0) => wrpp2_inst_n_3,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[3]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0) => \gen_fwft.count_rst\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 64;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 64;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1024;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 64;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 64;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => wr_data_count(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 55 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 56;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 56;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 896;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 56;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 56;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(55 downto 0) => din(55 downto 0),
      dout(55 downto 0) => dout(55 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => wr_data_count(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i is
  port (
    empty : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_reg[55]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_reg[47]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    RST_ACTIVE : in STD_LOGIC;
    mon_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_en : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    dataflow_en : in STD_LOGIC;
    ap_continue_reg : in STD_LOGIC;
    \min_ctr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_pulse : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i is
  signal \^empty\ : STD_LOGIC;
  signal fifo_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal full_i : STD_LOGIC;
  signal wr_rst_busy : STD_LOGIC;
  signal write : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of xpm_fifo_async_inst : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of xpm_fifo_async_inst : label is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_async_inst : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_fifo_async_inst : label is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of xpm_fifo_async_inst : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_async_inst : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_async_inst : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_async_inst : label is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_async_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_async_inst : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_async_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_async_inst : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of xpm_fifo_async_inst : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_fifo_async_inst : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_async_inst : label is 64;
  attribute READ_MODE : string;
  attribute READ_MODE of xpm_fifo_async_inst : label is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_async_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_async_inst : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_async_inst : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_async_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_async_inst : label is 64;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_async_inst : label is "TRUE";
begin
  empty <= \^empty\;
\max_ctr[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => \^empty\,
      I1 => CO(0),
      I2 => ap_done_reg,
      I3 => dataflow_en,
      I4 => ap_continue_reg,
      O => E(0)
    );
\min_ctr[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => \^empty\,
      I1 => \min_ctr_reg[0]\(0),
      I2 => ap_done_reg,
      I3 => dataflow_en,
      I4 => ap_continue_reg,
      O => \gen_fwft.empty_fwft_i_reg\(0)
    );
\tx_length_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(15),
      I1 => fifo_out(15),
      O => \counter_reg[15]\(7)
    );
\tx_length_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(14),
      I1 => fifo_out(14),
      O => \counter_reg[15]\(6)
    );
\tx_length_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(13),
      I1 => fifo_out(13),
      O => \counter_reg[15]\(5)
    );
\tx_length_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(12),
      I1 => fifo_out(12),
      O => \counter_reg[15]\(4)
    );
\tx_length_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(11),
      I1 => fifo_out(11),
      O => \counter_reg[15]\(3)
    );
\tx_length_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(10),
      I1 => fifo_out(10),
      O => \counter_reg[15]\(2)
    );
\tx_length_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(9),
      I1 => fifo_out(9),
      O => \counter_reg[15]\(1)
    );
\tx_length_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(8),
      I1 => fifo_out(8),
      O => \counter_reg[15]\(0)
    );
\tx_length_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(23),
      I1 => fifo_out(23),
      O => \counter_reg[23]\(7)
    );
\tx_length_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(22),
      I1 => fifo_out(22),
      O => \counter_reg[23]\(6)
    );
\tx_length_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(21),
      I1 => fifo_out(21),
      O => \counter_reg[23]\(5)
    );
\tx_length_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(20),
      I1 => fifo_out(20),
      O => \counter_reg[23]\(4)
    );
\tx_length_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(19),
      I1 => fifo_out(19),
      O => \counter_reg[23]\(3)
    );
\tx_length_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(18),
      I1 => fifo_out(18),
      O => \counter_reg[23]\(2)
    );
\tx_length_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(17),
      I1 => fifo_out(17),
      O => \counter_reg[23]\(1)
    );
\tx_length_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(16),
      I1 => fifo_out(16),
      O => \counter_reg[23]\(0)
    );
\tx_length_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(31),
      I1 => fifo_out(31),
      O => \counter_reg[31]\(7)
    );
\tx_length_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(30),
      I1 => fifo_out(30),
      O => \counter_reg[31]\(6)
    );
\tx_length_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(29),
      I1 => fifo_out(29),
      O => \counter_reg[31]\(5)
    );
\tx_length_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(28),
      I1 => fifo_out(28),
      O => \counter_reg[31]\(4)
    );
\tx_length_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(27),
      I1 => fifo_out(27),
      O => \counter_reg[31]\(3)
    );
\tx_length_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(26),
      I1 => fifo_out(26),
      O => \counter_reg[31]\(2)
    );
\tx_length_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(25),
      I1 => fifo_out(25),
      O => \counter_reg[31]\(1)
    );
\tx_length_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(24),
      I1 => fifo_out(24),
      O => \counter_reg[31]\(0)
    );
\tx_length_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(39),
      I1 => fifo_out(39),
      O => \counter_reg[39]\(7)
    );
\tx_length_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(38),
      I1 => fifo_out(38),
      O => \counter_reg[39]\(6)
    );
\tx_length_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(37),
      I1 => fifo_out(37),
      O => \counter_reg[39]\(5)
    );
\tx_length_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(36),
      I1 => fifo_out(36),
      O => \counter_reg[39]\(4)
    );
\tx_length_carry__3_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(35),
      I1 => fifo_out(35),
      O => \counter_reg[39]\(3)
    );
\tx_length_carry__3_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(34),
      I1 => fifo_out(34),
      O => \counter_reg[39]\(2)
    );
\tx_length_carry__3_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(33),
      I1 => fifo_out(33),
      O => \counter_reg[39]\(1)
    );
\tx_length_carry__3_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(32),
      I1 => fifo_out(32),
      O => \counter_reg[39]\(0)
    );
\tx_length_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(47),
      I1 => fifo_out(47),
      O => \counter_reg[47]\(7)
    );
\tx_length_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(46),
      I1 => fifo_out(46),
      O => \counter_reg[47]\(6)
    );
\tx_length_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(45),
      I1 => fifo_out(45),
      O => \counter_reg[47]\(5)
    );
\tx_length_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(44),
      I1 => fifo_out(44),
      O => \counter_reg[47]\(4)
    );
\tx_length_carry__4_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(43),
      I1 => fifo_out(43),
      O => \counter_reg[47]\(3)
    );
\tx_length_carry__4_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(42),
      I1 => fifo_out(42),
      O => \counter_reg[47]\(2)
    );
\tx_length_carry__4_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(41),
      I1 => fifo_out(41),
      O => \counter_reg[47]\(1)
    );
\tx_length_carry__4_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(40),
      I1 => fifo_out(40),
      O => \counter_reg[47]\(0)
    );
\tx_length_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(55),
      I1 => fifo_out(55),
      O => \counter_reg[55]\(7)
    );
\tx_length_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(54),
      I1 => fifo_out(54),
      O => \counter_reg[55]\(6)
    );
\tx_length_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(53),
      I1 => fifo_out(53),
      O => \counter_reg[55]\(5)
    );
\tx_length_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(52),
      I1 => fifo_out(52),
      O => \counter_reg[55]\(4)
    );
\tx_length_carry__5_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(51),
      I1 => fifo_out(51),
      O => \counter_reg[55]\(3)
    );
\tx_length_carry__5_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(50),
      I1 => fifo_out(50),
      O => \counter_reg[55]\(2)
    );
\tx_length_carry__5_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(49),
      I1 => fifo_out(49),
      O => \counter_reg[55]\(1)
    );
\tx_length_carry__5_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(48),
      I1 => fifo_out(48),
      O => \counter_reg[55]\(0)
    );
\tx_length_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(63),
      I1 => fifo_out(63),
      O => S(7)
    );
\tx_length_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(62),
      I1 => fifo_out(62),
      O => S(6)
    );
\tx_length_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(61),
      I1 => fifo_out(61),
      O => S(5)
    );
\tx_length_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(60),
      I1 => fifo_out(60),
      O => S(4)
    );
\tx_length_carry__6_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(59),
      I1 => fifo_out(59),
      O => S(3)
    );
\tx_length_carry__6_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(58),
      I1 => fifo_out(58),
      O => S(2)
    );
\tx_length_carry__6_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(57),
      I1 => fifo_out(57),
      O => S(1)
    );
\tx_length_carry__6_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(56),
      I1 => fifo_out(56),
      O => S(0)
    );
tx_length_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(7),
      I1 => fifo_out(7),
      O => \counter_reg[7]\(7)
    );
tx_length_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(6),
      I1 => fifo_out(6),
      O => \counter_reg[7]\(6)
    );
tx_length_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(5),
      I1 => fifo_out(5),
      O => \counter_reg[7]\(5)
    );
tx_length_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(4),
      I1 => fifo_out(4),
      O => \counter_reg[7]\(4)
    );
tx_length_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(3),
      I1 => fifo_out(3),
      O => \counter_reg[7]\(3)
    );
tx_length_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(2),
      I1 => fifo_out(2),
      O => \counter_reg[7]\(2)
    );
tx_length_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(1),
      I1 => fifo_out(1),
      O => \counter_reg[7]\(1)
    );
tx_length_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => din(0),
      I1 => fifo_out(0),
      O => \counter_reg[7]\(0)
    );
xpm_fifo_async_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async
     port map (
      almost_empty => NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => fifo_out(63 downto 0),
      empty => \^empty\,
      full => full_i,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_async_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_async_inst_prog_full_UNCONNECTED,
      rd_clk => mon_clk,
      rd_data_count(3 downto 0) => NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED,
      rst => RST_ACTIVE,
      sbiterr => NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_async_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED,
      wr_clk => mon_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => write,
      wr_rst_busy => wr_rst_busy
    );
xpm_fifo_async_inst_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wr_rst_busy,
      I1 => start_pulse,
      I2 => full_i,
      O => write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i__parameterized0\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    trace_data : out STD_LOGIC_VECTOR ( 55 downto 0 );
    rst : out STD_LOGIC;
    error_write_reg : out STD_LOGIC;
    trace_valid : out STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    trace_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 52 downto 0 );
    trace_read : in STD_LOGIC;
    error_write : in STD_LOGIC;
    error : in STD_LOGIC;
    trace_rst : in STD_LOGIC;
    event_valid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i__parameterized0\ : entity is "trace_fifo_i";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i__parameterized0\ is
  signal empty : STD_LOGIC;
  signal full_i : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of error_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of error_write_i_1 : label is "soft_lutpair70";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of xpm_fifo_async_inst : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of xpm_fifo_async_inst : label is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_async_inst : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_fifo_async_inst : label is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of xpm_fifo_async_inst : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_async_inst : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_async_inst : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_async_inst : label is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_async_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_async_inst : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_async_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_async_inst : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of xpm_fifo_async_inst : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_fifo_async_inst : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_async_inst : label is 56;
  attribute READ_MODE : string;
  attribute READ_MODE of xpm_fifo_async_inst : label is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_async_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_async_inst : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_async_inst : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_async_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_async_inst : label is 56;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_async_inst : label is "TRUE";
begin
  rst <= \^rst\;
error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => full_i,
      I1 => event_valid_i,
      I2 => error,
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\
    );
error_write_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => error_write,
      I1 => full_i,
      I2 => error,
      O => error_write_reg
    );
trace_valid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty,
      O => trace_valid
    );
xpm_fifo_async_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\
     port map (
      almost_empty => NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED,
      din(55) => '0',
      din(54 downto 49) => din(52 downto 47),
      din(48 downto 47) => B"00",
      din(46 downto 0) => din(46 downto 0),
      dout(55 downto 0) => trace_data(55 downto 0),
      empty => empty,
      full => full_i,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_async_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_async_inst_prog_full_UNCONNECTED,
      rd_clk => trace_clk,
      rd_data_count(3 downto 0) => NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => trace_read,
      rd_rst_busy => NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED,
      rst => \^rst\,
      sbiterr => NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_async_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED,
      wr_clk => trace_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
xpm_fifo_async_inst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trace_rst,
      O => \^rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_max_ctr is
  port (
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \max_ctr_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    RST_ACTIVE : in STD_LOGIC;
    mon_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    dataflow_en : in STD_LOGIC;
    ap_continue_reg : in STD_LOGIC;
    start_pulse : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_max_ctr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_max_ctr is
  signal \^q\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \counter[0]_i_2_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \counter_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \counter_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[32]_i_1_n_10\ : STD_LOGIC;
  signal \counter_reg[32]_i_1_n_11\ : STD_LOGIC;
  signal \counter_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[32]_i_1_n_8\ : STD_LOGIC;
  signal \counter_reg[32]_i_1_n_9\ : STD_LOGIC;
  signal \counter_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[40]_i_1_n_10\ : STD_LOGIC;
  signal \counter_reg[40]_i_1_n_11\ : STD_LOGIC;
  signal \counter_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[40]_i_1_n_8\ : STD_LOGIC;
  signal \counter_reg[40]_i_1_n_9\ : STD_LOGIC;
  signal \counter_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[48]_i_1_n_10\ : STD_LOGIC;
  signal \counter_reg[48]_i_1_n_11\ : STD_LOGIC;
  signal \counter_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[48]_i_1_n_8\ : STD_LOGIC;
  signal \counter_reg[48]_i_1_n_9\ : STD_LOGIC;
  signal \counter_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[56]_i_1_n_10\ : STD_LOGIC;
  signal \counter_reg[56]_i_1_n_11\ : STD_LOGIC;
  signal \counter_reg[56]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[56]_i_1_n_8\ : STD_LOGIC;
  signal \counter_reg[56]_i_1_n_9\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal fifo_minmax_n_1 : STD_LOGIC;
  signal fifo_minmax_n_10 : STD_LOGIC;
  signal fifo_minmax_n_11 : STD_LOGIC;
  signal fifo_minmax_n_12 : STD_LOGIC;
  signal fifo_minmax_n_13 : STD_LOGIC;
  signal fifo_minmax_n_14 : STD_LOGIC;
  signal fifo_minmax_n_15 : STD_LOGIC;
  signal fifo_minmax_n_16 : STD_LOGIC;
  signal fifo_minmax_n_17 : STD_LOGIC;
  signal fifo_minmax_n_18 : STD_LOGIC;
  signal fifo_minmax_n_19 : STD_LOGIC;
  signal fifo_minmax_n_2 : STD_LOGIC;
  signal fifo_minmax_n_20 : STD_LOGIC;
  signal fifo_minmax_n_21 : STD_LOGIC;
  signal fifo_minmax_n_22 : STD_LOGIC;
  signal fifo_minmax_n_23 : STD_LOGIC;
  signal fifo_minmax_n_24 : STD_LOGIC;
  signal fifo_minmax_n_25 : STD_LOGIC;
  signal fifo_minmax_n_26 : STD_LOGIC;
  signal fifo_minmax_n_27 : STD_LOGIC;
  signal fifo_minmax_n_28 : STD_LOGIC;
  signal fifo_minmax_n_29 : STD_LOGIC;
  signal fifo_minmax_n_3 : STD_LOGIC;
  signal fifo_minmax_n_30 : STD_LOGIC;
  signal fifo_minmax_n_31 : STD_LOGIC;
  signal fifo_minmax_n_32 : STD_LOGIC;
  signal fifo_minmax_n_33 : STD_LOGIC;
  signal fifo_minmax_n_34 : STD_LOGIC;
  signal fifo_minmax_n_35 : STD_LOGIC;
  signal fifo_minmax_n_36 : STD_LOGIC;
  signal fifo_minmax_n_37 : STD_LOGIC;
  signal fifo_minmax_n_38 : STD_LOGIC;
  signal fifo_minmax_n_39 : STD_LOGIC;
  signal fifo_minmax_n_4 : STD_LOGIC;
  signal fifo_minmax_n_40 : STD_LOGIC;
  signal fifo_minmax_n_41 : STD_LOGIC;
  signal fifo_minmax_n_42 : STD_LOGIC;
  signal fifo_minmax_n_43 : STD_LOGIC;
  signal fifo_minmax_n_44 : STD_LOGIC;
  signal fifo_minmax_n_45 : STD_LOGIC;
  signal fifo_minmax_n_46 : STD_LOGIC;
  signal fifo_minmax_n_47 : STD_LOGIC;
  signal fifo_minmax_n_48 : STD_LOGIC;
  signal fifo_minmax_n_49 : STD_LOGIC;
  signal fifo_minmax_n_5 : STD_LOGIC;
  signal fifo_minmax_n_50 : STD_LOGIC;
  signal fifo_minmax_n_51 : STD_LOGIC;
  signal fifo_minmax_n_52 : STD_LOGIC;
  signal fifo_minmax_n_53 : STD_LOGIC;
  signal fifo_minmax_n_54 : STD_LOGIC;
  signal fifo_minmax_n_55 : STD_LOGIC;
  signal fifo_minmax_n_56 : STD_LOGIC;
  signal fifo_minmax_n_57 : STD_LOGIC;
  signal fifo_minmax_n_58 : STD_LOGIC;
  signal fifo_minmax_n_59 : STD_LOGIC;
  signal fifo_minmax_n_6 : STD_LOGIC;
  signal fifo_minmax_n_60 : STD_LOGIC;
  signal fifo_minmax_n_61 : STD_LOGIC;
  signal fifo_minmax_n_62 : STD_LOGIC;
  signal fifo_minmax_n_63 : STD_LOGIC;
  signal fifo_minmax_n_64 : STD_LOGIC;
  signal fifo_minmax_n_7 : STD_LOGIC;
  signal fifo_minmax_n_8 : STD_LOGIC;
  signal fifo_minmax_n_9 : STD_LOGIC;
  signal max_ctr0 : STD_LOGIC;
  signal max_ctr1 : STD_LOGIC;
  signal \max_ctr1_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__0_n_1\ : STD_LOGIC;
  signal \max_ctr1_carry__0_n_2\ : STD_LOGIC;
  signal \max_ctr1_carry__0_n_3\ : STD_LOGIC;
  signal \max_ctr1_carry__0_n_4\ : STD_LOGIC;
  signal \max_ctr1_carry__0_n_5\ : STD_LOGIC;
  signal \max_ctr1_carry__0_n_6\ : STD_LOGIC;
  signal \max_ctr1_carry__0_n_7\ : STD_LOGIC;
  signal \max_ctr1_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__1_n_1\ : STD_LOGIC;
  signal \max_ctr1_carry__1_n_2\ : STD_LOGIC;
  signal \max_ctr1_carry__1_n_3\ : STD_LOGIC;
  signal \max_ctr1_carry__1_n_4\ : STD_LOGIC;
  signal \max_ctr1_carry__1_n_5\ : STD_LOGIC;
  signal \max_ctr1_carry__1_n_6\ : STD_LOGIC;
  signal \max_ctr1_carry__1_n_7\ : STD_LOGIC;
  signal \max_ctr1_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__2_i_15_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__2_i_16_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \max_ctr1_carry__2_n_1\ : STD_LOGIC;
  signal \max_ctr1_carry__2_n_2\ : STD_LOGIC;
  signal \max_ctr1_carry__2_n_3\ : STD_LOGIC;
  signal \max_ctr1_carry__2_n_4\ : STD_LOGIC;
  signal \max_ctr1_carry__2_n_5\ : STD_LOGIC;
  signal \max_ctr1_carry__2_n_6\ : STD_LOGIC;
  signal \max_ctr1_carry__2_n_7\ : STD_LOGIC;
  signal max_ctr1_carry_i_10_n_0 : STD_LOGIC;
  signal max_ctr1_carry_i_11_n_0 : STD_LOGIC;
  signal max_ctr1_carry_i_12_n_0 : STD_LOGIC;
  signal max_ctr1_carry_i_13_n_0 : STD_LOGIC;
  signal max_ctr1_carry_i_14_n_0 : STD_LOGIC;
  signal max_ctr1_carry_i_15_n_0 : STD_LOGIC;
  signal max_ctr1_carry_i_16_n_0 : STD_LOGIC;
  signal max_ctr1_carry_i_1_n_0 : STD_LOGIC;
  signal max_ctr1_carry_i_2_n_0 : STD_LOGIC;
  signal max_ctr1_carry_i_3_n_0 : STD_LOGIC;
  signal max_ctr1_carry_i_4_n_0 : STD_LOGIC;
  signal max_ctr1_carry_i_5_n_0 : STD_LOGIC;
  signal max_ctr1_carry_i_6_n_0 : STD_LOGIC;
  signal max_ctr1_carry_i_7_n_0 : STD_LOGIC;
  signal max_ctr1_carry_i_8_n_0 : STD_LOGIC;
  signal max_ctr1_carry_i_9_n_0 : STD_LOGIC;
  signal max_ctr1_carry_n_0 : STD_LOGIC;
  signal max_ctr1_carry_n_1 : STD_LOGIC;
  signal max_ctr1_carry_n_2 : STD_LOGIC;
  signal max_ctr1_carry_n_3 : STD_LOGIC;
  signal max_ctr1_carry_n_4 : STD_LOGIC;
  signal max_ctr1_carry_n_5 : STD_LOGIC;
  signal max_ctr1_carry_n_6 : STD_LOGIC;
  signal max_ctr1_carry_n_7 : STD_LOGIC;
  signal \^max_ctr_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal min_ctr0 : STD_LOGIC;
  signal min_ctr1 : STD_LOGIC;
  signal \min_ctr1_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__0_n_1\ : STD_LOGIC;
  signal \min_ctr1_carry__0_n_2\ : STD_LOGIC;
  signal \min_ctr1_carry__0_n_3\ : STD_LOGIC;
  signal \min_ctr1_carry__0_n_4\ : STD_LOGIC;
  signal \min_ctr1_carry__0_n_5\ : STD_LOGIC;
  signal \min_ctr1_carry__0_n_6\ : STD_LOGIC;
  signal \min_ctr1_carry__0_n_7\ : STD_LOGIC;
  signal \min_ctr1_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__1_n_1\ : STD_LOGIC;
  signal \min_ctr1_carry__1_n_2\ : STD_LOGIC;
  signal \min_ctr1_carry__1_n_3\ : STD_LOGIC;
  signal \min_ctr1_carry__1_n_4\ : STD_LOGIC;
  signal \min_ctr1_carry__1_n_5\ : STD_LOGIC;
  signal \min_ctr1_carry__1_n_6\ : STD_LOGIC;
  signal \min_ctr1_carry__1_n_7\ : STD_LOGIC;
  signal \min_ctr1_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__2_i_15_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__2_i_16_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \min_ctr1_carry__2_n_1\ : STD_LOGIC;
  signal \min_ctr1_carry__2_n_2\ : STD_LOGIC;
  signal \min_ctr1_carry__2_n_3\ : STD_LOGIC;
  signal \min_ctr1_carry__2_n_4\ : STD_LOGIC;
  signal \min_ctr1_carry__2_n_5\ : STD_LOGIC;
  signal \min_ctr1_carry__2_n_6\ : STD_LOGIC;
  signal \min_ctr1_carry__2_n_7\ : STD_LOGIC;
  signal min_ctr1_carry_i_10_n_0 : STD_LOGIC;
  signal min_ctr1_carry_i_11_n_0 : STD_LOGIC;
  signal min_ctr1_carry_i_12_n_0 : STD_LOGIC;
  signal min_ctr1_carry_i_13_n_0 : STD_LOGIC;
  signal min_ctr1_carry_i_14_n_0 : STD_LOGIC;
  signal min_ctr1_carry_i_15_n_0 : STD_LOGIC;
  signal min_ctr1_carry_i_16_n_0 : STD_LOGIC;
  signal min_ctr1_carry_i_1_n_0 : STD_LOGIC;
  signal min_ctr1_carry_i_2_n_0 : STD_LOGIC;
  signal min_ctr1_carry_i_3_n_0 : STD_LOGIC;
  signal min_ctr1_carry_i_4_n_0 : STD_LOGIC;
  signal min_ctr1_carry_i_5_n_0 : STD_LOGIC;
  signal min_ctr1_carry_i_6_n_0 : STD_LOGIC;
  signal min_ctr1_carry_i_7_n_0 : STD_LOGIC;
  signal min_ctr1_carry_i_8_n_0 : STD_LOGIC;
  signal min_ctr1_carry_i_9_n_0 : STD_LOGIC;
  signal min_ctr1_carry_n_0 : STD_LOGIC;
  signal min_ctr1_carry_n_1 : STD_LOGIC;
  signal min_ctr1_carry_n_2 : STD_LOGIC;
  signal min_ctr1_carry_n_3 : STD_LOGIC;
  signal min_ctr1_carry_n_4 : STD_LOGIC;
  signal min_ctr1_carry_n_5 : STD_LOGIC;
  signal min_ctr1_carry_n_6 : STD_LOGIC;
  signal min_ctr1_carry_n_7 : STD_LOGIC;
  signal tx_length : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \tx_length_carry__0_n_0\ : STD_LOGIC;
  signal \tx_length_carry__0_n_1\ : STD_LOGIC;
  signal \tx_length_carry__0_n_2\ : STD_LOGIC;
  signal \tx_length_carry__0_n_3\ : STD_LOGIC;
  signal \tx_length_carry__0_n_4\ : STD_LOGIC;
  signal \tx_length_carry__0_n_5\ : STD_LOGIC;
  signal \tx_length_carry__0_n_6\ : STD_LOGIC;
  signal \tx_length_carry__0_n_7\ : STD_LOGIC;
  signal \tx_length_carry__1_n_0\ : STD_LOGIC;
  signal \tx_length_carry__1_n_1\ : STD_LOGIC;
  signal \tx_length_carry__1_n_2\ : STD_LOGIC;
  signal \tx_length_carry__1_n_3\ : STD_LOGIC;
  signal \tx_length_carry__1_n_4\ : STD_LOGIC;
  signal \tx_length_carry__1_n_5\ : STD_LOGIC;
  signal \tx_length_carry__1_n_6\ : STD_LOGIC;
  signal \tx_length_carry__1_n_7\ : STD_LOGIC;
  signal \tx_length_carry__2_n_0\ : STD_LOGIC;
  signal \tx_length_carry__2_n_1\ : STD_LOGIC;
  signal \tx_length_carry__2_n_2\ : STD_LOGIC;
  signal \tx_length_carry__2_n_3\ : STD_LOGIC;
  signal \tx_length_carry__2_n_4\ : STD_LOGIC;
  signal \tx_length_carry__2_n_5\ : STD_LOGIC;
  signal \tx_length_carry__2_n_6\ : STD_LOGIC;
  signal \tx_length_carry__2_n_7\ : STD_LOGIC;
  signal \tx_length_carry__3_n_0\ : STD_LOGIC;
  signal \tx_length_carry__3_n_1\ : STD_LOGIC;
  signal \tx_length_carry__3_n_2\ : STD_LOGIC;
  signal \tx_length_carry__3_n_3\ : STD_LOGIC;
  signal \tx_length_carry__3_n_4\ : STD_LOGIC;
  signal \tx_length_carry__3_n_5\ : STD_LOGIC;
  signal \tx_length_carry__3_n_6\ : STD_LOGIC;
  signal \tx_length_carry__3_n_7\ : STD_LOGIC;
  signal \tx_length_carry__4_n_0\ : STD_LOGIC;
  signal \tx_length_carry__4_n_1\ : STD_LOGIC;
  signal \tx_length_carry__4_n_2\ : STD_LOGIC;
  signal \tx_length_carry__4_n_3\ : STD_LOGIC;
  signal \tx_length_carry__4_n_4\ : STD_LOGIC;
  signal \tx_length_carry__4_n_5\ : STD_LOGIC;
  signal \tx_length_carry__4_n_6\ : STD_LOGIC;
  signal \tx_length_carry__4_n_7\ : STD_LOGIC;
  signal \tx_length_carry__5_n_0\ : STD_LOGIC;
  signal \tx_length_carry__5_n_1\ : STD_LOGIC;
  signal \tx_length_carry__5_n_2\ : STD_LOGIC;
  signal \tx_length_carry__5_n_3\ : STD_LOGIC;
  signal \tx_length_carry__5_n_4\ : STD_LOGIC;
  signal \tx_length_carry__5_n_5\ : STD_LOGIC;
  signal \tx_length_carry__5_n_6\ : STD_LOGIC;
  signal \tx_length_carry__5_n_7\ : STD_LOGIC;
  signal \tx_length_carry__6_n_1\ : STD_LOGIC;
  signal \tx_length_carry__6_n_2\ : STD_LOGIC;
  signal \tx_length_carry__6_n_3\ : STD_LOGIC;
  signal \tx_length_carry__6_n_4\ : STD_LOGIC;
  signal \tx_length_carry__6_n_5\ : STD_LOGIC;
  signal \tx_length_carry__6_n_6\ : STD_LOGIC;
  signal \tx_length_carry__6_n_7\ : STD_LOGIC;
  signal tx_length_carry_n_0 : STD_LOGIC;
  signal tx_length_carry_n_1 : STD_LOGIC;
  signal tx_length_carry_n_2 : STD_LOGIC;
  signal tx_length_carry_n_3 : STD_LOGIC;
  signal tx_length_carry_n_4 : STD_LOGIC;
  signal tx_length_carry_n_5 : STD_LOGIC;
  signal tx_length_carry_n_6 : STD_LOGIC;
  signal tx_length_carry_n_7 : STD_LOGIC;
  signal \NLW_counter_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_max_ctr1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_max_ctr1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_max_ctr1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_max_ctr1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_min_ctr1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_min_ctr1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_min_ctr1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_min_ctr1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tx_length_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[32]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[40]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[48]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[56]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1\ : label is 16;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of max_ctr1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \max_ctr1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \max_ctr1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \max_ctr1_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of min_ctr1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \min_ctr1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \min_ctr1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \min_ctr1_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of tx_length_carry : label is 35;
  attribute ADDER_THRESHOLD of \tx_length_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tx_length_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tx_length_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tx_length_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tx_length_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \tx_length_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \tx_length_carry__6\ : label is 35;
begin
  Q(63 downto 0) <= \^q\(63 downto 0);
  \max_ctr_reg[63]_0\(63 downto 0) <= \^max_ctr_reg[63]_0\(63 downto 0);
\counter[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_2_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[0]_i_1_n_15\,
      Q => counter_reg(0),
      R => RST_ACTIVE
    );
\counter_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_1_n_0\,
      CO(6) => \counter_reg[0]_i_1_n_1\,
      CO(5) => \counter_reg[0]_i_1_n_2\,
      CO(4) => \counter_reg[0]_i_1_n_3\,
      CO(3) => \counter_reg[0]_i_1_n_4\,
      CO(2) => \counter_reg[0]_i_1_n_5\,
      CO(1) => \counter_reg[0]_i_1_n_6\,
      CO(0) => \counter_reg[0]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_1_n_8\,
      O(6) => \counter_reg[0]_i_1_n_9\,
      O(5) => \counter_reg[0]_i_1_n_10\,
      O(4) => \counter_reg[0]_i_1_n_11\,
      O(3) => \counter_reg[0]_i_1_n_12\,
      O(2) => \counter_reg[0]_i_1_n_13\,
      O(1) => \counter_reg[0]_i_1_n_14\,
      O(0) => \counter_reg[0]_i_1_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_2_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_13\,
      Q => counter_reg(10),
      R => RST_ACTIVE
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_12\,
      Q => counter_reg(11),
      R => RST_ACTIVE
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_11\,
      Q => counter_reg(12),
      R => RST_ACTIVE
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_10\,
      Q => counter_reg(13),
      R => RST_ACTIVE
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_9\,
      Q => counter_reg(14),
      R => RST_ACTIVE
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_8\,
      Q => counter_reg(15),
      R => RST_ACTIVE
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_15\,
      Q => counter_reg(16),
      R => RST_ACTIVE
    );
\counter_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1_n_0\,
      CO(6) => \counter_reg[16]_i_1_n_1\,
      CO(5) => \counter_reg[16]_i_1_n_2\,
      CO(4) => \counter_reg[16]_i_1_n_3\,
      CO(3) => \counter_reg[16]_i_1_n_4\,
      CO(2) => \counter_reg[16]_i_1_n_5\,
      CO(1) => \counter_reg[16]_i_1_n_6\,
      CO(0) => \counter_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1_n_8\,
      O(6) => \counter_reg[16]_i_1_n_9\,
      O(5) => \counter_reg[16]_i_1_n_10\,
      O(4) => \counter_reg[16]_i_1_n_11\,
      O(3) => \counter_reg[16]_i_1_n_12\,
      O(2) => \counter_reg[16]_i_1_n_13\,
      O(1) => \counter_reg[16]_i_1_n_14\,
      O(0) => \counter_reg[16]_i_1_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_14\,
      Q => counter_reg(17),
      R => RST_ACTIVE
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_13\,
      Q => counter_reg(18),
      R => RST_ACTIVE
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_12\,
      Q => counter_reg(19),
      R => RST_ACTIVE
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[0]_i_1_n_14\,
      Q => counter_reg(1),
      R => RST_ACTIVE
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_11\,
      Q => counter_reg(20),
      R => RST_ACTIVE
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_10\,
      Q => counter_reg(21),
      R => RST_ACTIVE
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_9\,
      Q => counter_reg(22),
      R => RST_ACTIVE
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_8\,
      Q => counter_reg(23),
      R => RST_ACTIVE
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[24]_i_1_n_15\,
      Q => counter_reg(24),
      R => RST_ACTIVE
    );
\counter_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[24]_i_1_n_0\,
      CO(6) => \counter_reg[24]_i_1_n_1\,
      CO(5) => \counter_reg[24]_i_1_n_2\,
      CO(4) => \counter_reg[24]_i_1_n_3\,
      CO(3) => \counter_reg[24]_i_1_n_4\,
      CO(2) => \counter_reg[24]_i_1_n_5\,
      CO(1) => \counter_reg[24]_i_1_n_6\,
      CO(0) => \counter_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[24]_i_1_n_8\,
      O(6) => \counter_reg[24]_i_1_n_9\,
      O(5) => \counter_reg[24]_i_1_n_10\,
      O(4) => \counter_reg[24]_i_1_n_11\,
      O(3) => \counter_reg[24]_i_1_n_12\,
      O(2) => \counter_reg[24]_i_1_n_13\,
      O(1) => \counter_reg[24]_i_1_n_14\,
      O(0) => \counter_reg[24]_i_1_n_15\,
      S(7 downto 0) => counter_reg(31 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[24]_i_1_n_14\,
      Q => counter_reg(25),
      R => RST_ACTIVE
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[24]_i_1_n_13\,
      Q => counter_reg(26),
      R => RST_ACTIVE
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[24]_i_1_n_12\,
      Q => counter_reg(27),
      R => RST_ACTIVE
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[24]_i_1_n_11\,
      Q => counter_reg(28),
      R => RST_ACTIVE
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[24]_i_1_n_10\,
      Q => counter_reg(29),
      R => RST_ACTIVE
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[0]_i_1_n_13\,
      Q => counter_reg(2),
      R => RST_ACTIVE
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[24]_i_1_n_9\,
      Q => counter_reg(30),
      R => RST_ACTIVE
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[24]_i_1_n_8\,
      Q => counter_reg(31),
      R => RST_ACTIVE
    );
\counter_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[32]_i_1_n_15\,
      Q => counter_reg(32),
      R => RST_ACTIVE
    );
\counter_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[24]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[32]_i_1_n_0\,
      CO(6) => \counter_reg[32]_i_1_n_1\,
      CO(5) => \counter_reg[32]_i_1_n_2\,
      CO(4) => \counter_reg[32]_i_1_n_3\,
      CO(3) => \counter_reg[32]_i_1_n_4\,
      CO(2) => \counter_reg[32]_i_1_n_5\,
      CO(1) => \counter_reg[32]_i_1_n_6\,
      CO(0) => \counter_reg[32]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[32]_i_1_n_8\,
      O(6) => \counter_reg[32]_i_1_n_9\,
      O(5) => \counter_reg[32]_i_1_n_10\,
      O(4) => \counter_reg[32]_i_1_n_11\,
      O(3) => \counter_reg[32]_i_1_n_12\,
      O(2) => \counter_reg[32]_i_1_n_13\,
      O(1) => \counter_reg[32]_i_1_n_14\,
      O(0) => \counter_reg[32]_i_1_n_15\,
      S(7 downto 0) => counter_reg(39 downto 32)
    );
\counter_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[32]_i_1_n_14\,
      Q => counter_reg(33),
      R => RST_ACTIVE
    );
\counter_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[32]_i_1_n_13\,
      Q => counter_reg(34),
      R => RST_ACTIVE
    );
\counter_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[32]_i_1_n_12\,
      Q => counter_reg(35),
      R => RST_ACTIVE
    );
\counter_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[32]_i_1_n_11\,
      Q => counter_reg(36),
      R => RST_ACTIVE
    );
\counter_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[32]_i_1_n_10\,
      Q => counter_reg(37),
      R => RST_ACTIVE
    );
\counter_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[32]_i_1_n_9\,
      Q => counter_reg(38),
      R => RST_ACTIVE
    );
\counter_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[32]_i_1_n_8\,
      Q => counter_reg(39),
      R => RST_ACTIVE
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[0]_i_1_n_12\,
      Q => counter_reg(3),
      R => RST_ACTIVE
    );
\counter_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[40]_i_1_n_15\,
      Q => counter_reg(40),
      R => RST_ACTIVE
    );
\counter_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[32]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[40]_i_1_n_0\,
      CO(6) => \counter_reg[40]_i_1_n_1\,
      CO(5) => \counter_reg[40]_i_1_n_2\,
      CO(4) => \counter_reg[40]_i_1_n_3\,
      CO(3) => \counter_reg[40]_i_1_n_4\,
      CO(2) => \counter_reg[40]_i_1_n_5\,
      CO(1) => \counter_reg[40]_i_1_n_6\,
      CO(0) => \counter_reg[40]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[40]_i_1_n_8\,
      O(6) => \counter_reg[40]_i_1_n_9\,
      O(5) => \counter_reg[40]_i_1_n_10\,
      O(4) => \counter_reg[40]_i_1_n_11\,
      O(3) => \counter_reg[40]_i_1_n_12\,
      O(2) => \counter_reg[40]_i_1_n_13\,
      O(1) => \counter_reg[40]_i_1_n_14\,
      O(0) => \counter_reg[40]_i_1_n_15\,
      S(7 downto 0) => counter_reg(47 downto 40)
    );
\counter_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[40]_i_1_n_14\,
      Q => counter_reg(41),
      R => RST_ACTIVE
    );
\counter_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[40]_i_1_n_13\,
      Q => counter_reg(42),
      R => RST_ACTIVE
    );
\counter_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[40]_i_1_n_12\,
      Q => counter_reg(43),
      R => RST_ACTIVE
    );
\counter_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[40]_i_1_n_11\,
      Q => counter_reg(44),
      R => RST_ACTIVE
    );
\counter_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[40]_i_1_n_10\,
      Q => counter_reg(45),
      R => RST_ACTIVE
    );
\counter_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[40]_i_1_n_9\,
      Q => counter_reg(46),
      R => RST_ACTIVE
    );
\counter_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[40]_i_1_n_8\,
      Q => counter_reg(47),
      R => RST_ACTIVE
    );
\counter_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[48]_i_1_n_15\,
      Q => counter_reg(48),
      R => RST_ACTIVE
    );
\counter_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[40]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[48]_i_1_n_0\,
      CO(6) => \counter_reg[48]_i_1_n_1\,
      CO(5) => \counter_reg[48]_i_1_n_2\,
      CO(4) => \counter_reg[48]_i_1_n_3\,
      CO(3) => \counter_reg[48]_i_1_n_4\,
      CO(2) => \counter_reg[48]_i_1_n_5\,
      CO(1) => \counter_reg[48]_i_1_n_6\,
      CO(0) => \counter_reg[48]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[48]_i_1_n_8\,
      O(6) => \counter_reg[48]_i_1_n_9\,
      O(5) => \counter_reg[48]_i_1_n_10\,
      O(4) => \counter_reg[48]_i_1_n_11\,
      O(3) => \counter_reg[48]_i_1_n_12\,
      O(2) => \counter_reg[48]_i_1_n_13\,
      O(1) => \counter_reg[48]_i_1_n_14\,
      O(0) => \counter_reg[48]_i_1_n_15\,
      S(7 downto 0) => counter_reg(55 downto 48)
    );
\counter_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[48]_i_1_n_14\,
      Q => counter_reg(49),
      R => RST_ACTIVE
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[0]_i_1_n_11\,
      Q => counter_reg(4),
      R => RST_ACTIVE
    );
\counter_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[48]_i_1_n_13\,
      Q => counter_reg(50),
      R => RST_ACTIVE
    );
\counter_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[48]_i_1_n_12\,
      Q => counter_reg(51),
      R => RST_ACTIVE
    );
\counter_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[48]_i_1_n_11\,
      Q => counter_reg(52),
      R => RST_ACTIVE
    );
\counter_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[48]_i_1_n_10\,
      Q => counter_reg(53),
      R => RST_ACTIVE
    );
\counter_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[48]_i_1_n_9\,
      Q => counter_reg(54),
      R => RST_ACTIVE
    );
\counter_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[48]_i_1_n_8\,
      Q => counter_reg(55),
      R => RST_ACTIVE
    );
\counter_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[56]_i_1_n_15\,
      Q => counter_reg(56),
      R => RST_ACTIVE
    );
\counter_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[48]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_counter_reg[56]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \counter_reg[56]_i_1_n_1\,
      CO(5) => \counter_reg[56]_i_1_n_2\,
      CO(4) => \counter_reg[56]_i_1_n_3\,
      CO(3) => \counter_reg[56]_i_1_n_4\,
      CO(2) => \counter_reg[56]_i_1_n_5\,
      CO(1) => \counter_reg[56]_i_1_n_6\,
      CO(0) => \counter_reg[56]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[56]_i_1_n_8\,
      O(6) => \counter_reg[56]_i_1_n_9\,
      O(5) => \counter_reg[56]_i_1_n_10\,
      O(4) => \counter_reg[56]_i_1_n_11\,
      O(3) => \counter_reg[56]_i_1_n_12\,
      O(2) => \counter_reg[56]_i_1_n_13\,
      O(1) => \counter_reg[56]_i_1_n_14\,
      O(0) => \counter_reg[56]_i_1_n_15\,
      S(7 downto 0) => counter_reg(63 downto 56)
    );
\counter_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[56]_i_1_n_14\,
      Q => counter_reg(57),
      R => RST_ACTIVE
    );
\counter_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[56]_i_1_n_13\,
      Q => counter_reg(58),
      R => RST_ACTIVE
    );
\counter_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[56]_i_1_n_12\,
      Q => counter_reg(59),
      R => RST_ACTIVE
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[0]_i_1_n_10\,
      Q => counter_reg(5),
      R => RST_ACTIVE
    );
\counter_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[56]_i_1_n_11\,
      Q => counter_reg(60),
      R => RST_ACTIVE
    );
\counter_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[56]_i_1_n_10\,
      Q => counter_reg(61),
      R => RST_ACTIVE
    );
\counter_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[56]_i_1_n_9\,
      Q => counter_reg(62),
      R => RST_ACTIVE
    );
\counter_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[56]_i_1_n_8\,
      Q => counter_reg(63),
      R => RST_ACTIVE
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[0]_i_1_n_9\,
      Q => counter_reg(6),
      R => RST_ACTIVE
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[0]_i_1_n_8\,
      Q => counter_reg(7),
      R => RST_ACTIVE
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_15\,
      Q => counter_reg(8),
      R => RST_ACTIVE
    );
\counter_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1_n_0\,
      CO(6) => \counter_reg[8]_i_1_n_1\,
      CO(5) => \counter_reg[8]_i_1_n_2\,
      CO(4) => \counter_reg[8]_i_1_n_3\,
      CO(3) => \counter_reg[8]_i_1_n_4\,
      CO(2) => \counter_reg[8]_i_1_n_5\,
      CO(1) => \counter_reg[8]_i_1_n_6\,
      CO(0) => \counter_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1_n_8\,
      O(6) => \counter_reg[8]_i_1_n_9\,
      O(5) => \counter_reg[8]_i_1_n_10\,
      O(4) => \counter_reg[8]_i_1_n_11\,
      O(3) => \counter_reg[8]_i_1_n_12\,
      O(2) => \counter_reg[8]_i_1_n_13\,
      O(1) => \counter_reg[8]_i_1_n_14\,
      O(0) => \counter_reg[8]_i_1_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_14\,
      Q => counter_reg(9),
      R => RST_ACTIVE
    );
fifo_minmax: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i
     port map (
      CO(0) => max_ctr1,
      E(0) => max_ctr0,
      RST_ACTIVE => RST_ACTIVE,
      S(7) => fifo_minmax_n_1,
      S(6) => fifo_minmax_n_2,
      S(5) => fifo_minmax_n_3,
      S(4) => fifo_minmax_n_4,
      S(3) => fifo_minmax_n_5,
      S(2) => fifo_minmax_n_6,
      S(1) => fifo_minmax_n_7,
      S(0) => fifo_minmax_n_8,
      ap_continue_reg => ap_continue_reg,
      ap_done_reg => ap_done_reg,
      \counter_reg[15]\(7) => fifo_minmax_n_49,
      \counter_reg[15]\(6) => fifo_minmax_n_50,
      \counter_reg[15]\(5) => fifo_minmax_n_51,
      \counter_reg[15]\(4) => fifo_minmax_n_52,
      \counter_reg[15]\(3) => fifo_minmax_n_53,
      \counter_reg[15]\(2) => fifo_minmax_n_54,
      \counter_reg[15]\(1) => fifo_minmax_n_55,
      \counter_reg[15]\(0) => fifo_minmax_n_56,
      \counter_reg[23]\(7) => fifo_minmax_n_41,
      \counter_reg[23]\(6) => fifo_minmax_n_42,
      \counter_reg[23]\(5) => fifo_minmax_n_43,
      \counter_reg[23]\(4) => fifo_minmax_n_44,
      \counter_reg[23]\(3) => fifo_minmax_n_45,
      \counter_reg[23]\(2) => fifo_minmax_n_46,
      \counter_reg[23]\(1) => fifo_minmax_n_47,
      \counter_reg[23]\(0) => fifo_minmax_n_48,
      \counter_reg[31]\(7) => fifo_minmax_n_33,
      \counter_reg[31]\(6) => fifo_minmax_n_34,
      \counter_reg[31]\(5) => fifo_minmax_n_35,
      \counter_reg[31]\(4) => fifo_minmax_n_36,
      \counter_reg[31]\(3) => fifo_minmax_n_37,
      \counter_reg[31]\(2) => fifo_minmax_n_38,
      \counter_reg[31]\(1) => fifo_minmax_n_39,
      \counter_reg[31]\(0) => fifo_minmax_n_40,
      \counter_reg[39]\(7) => fifo_minmax_n_25,
      \counter_reg[39]\(6) => fifo_minmax_n_26,
      \counter_reg[39]\(5) => fifo_minmax_n_27,
      \counter_reg[39]\(4) => fifo_minmax_n_28,
      \counter_reg[39]\(3) => fifo_minmax_n_29,
      \counter_reg[39]\(2) => fifo_minmax_n_30,
      \counter_reg[39]\(1) => fifo_minmax_n_31,
      \counter_reg[39]\(0) => fifo_minmax_n_32,
      \counter_reg[47]\(7) => fifo_minmax_n_17,
      \counter_reg[47]\(6) => fifo_minmax_n_18,
      \counter_reg[47]\(5) => fifo_minmax_n_19,
      \counter_reg[47]\(4) => fifo_minmax_n_20,
      \counter_reg[47]\(3) => fifo_minmax_n_21,
      \counter_reg[47]\(2) => fifo_minmax_n_22,
      \counter_reg[47]\(1) => fifo_minmax_n_23,
      \counter_reg[47]\(0) => fifo_minmax_n_24,
      \counter_reg[55]\(7) => fifo_minmax_n_9,
      \counter_reg[55]\(6) => fifo_minmax_n_10,
      \counter_reg[55]\(5) => fifo_minmax_n_11,
      \counter_reg[55]\(4) => fifo_minmax_n_12,
      \counter_reg[55]\(3) => fifo_minmax_n_13,
      \counter_reg[55]\(2) => fifo_minmax_n_14,
      \counter_reg[55]\(1) => fifo_minmax_n_15,
      \counter_reg[55]\(0) => fifo_minmax_n_16,
      \counter_reg[7]\(7) => fifo_minmax_n_57,
      \counter_reg[7]\(6) => fifo_minmax_n_58,
      \counter_reg[7]\(5) => fifo_minmax_n_59,
      \counter_reg[7]\(4) => fifo_minmax_n_60,
      \counter_reg[7]\(3) => fifo_minmax_n_61,
      \counter_reg[7]\(2) => fifo_minmax_n_62,
      \counter_reg[7]\(1) => fifo_minmax_n_63,
      \counter_reg[7]\(0) => fifo_minmax_n_64,
      dataflow_en => dataflow_en,
      din(63 downto 0) => counter_reg(63 downto 0),
      empty => empty,
      \gen_fwft.empty_fwft_i_reg\(0) => min_ctr0,
      \min_ctr_reg[0]\(0) => min_ctr1,
      mon_clk => mon_clk,
      rd_en => rd_en,
      start_pulse => start_pulse
    );
max_ctr1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => max_ctr1_carry_n_0,
      CO(6) => max_ctr1_carry_n_1,
      CO(5) => max_ctr1_carry_n_2,
      CO(4) => max_ctr1_carry_n_3,
      CO(3) => max_ctr1_carry_n_4,
      CO(2) => max_ctr1_carry_n_5,
      CO(1) => max_ctr1_carry_n_6,
      CO(0) => max_ctr1_carry_n_7,
      DI(7) => max_ctr1_carry_i_1_n_0,
      DI(6) => max_ctr1_carry_i_2_n_0,
      DI(5) => max_ctr1_carry_i_3_n_0,
      DI(4) => max_ctr1_carry_i_4_n_0,
      DI(3) => max_ctr1_carry_i_5_n_0,
      DI(2) => max_ctr1_carry_i_6_n_0,
      DI(1) => max_ctr1_carry_i_7_n_0,
      DI(0) => max_ctr1_carry_i_8_n_0,
      O(7 downto 0) => NLW_max_ctr1_carry_O_UNCONNECTED(7 downto 0),
      S(7) => max_ctr1_carry_i_9_n_0,
      S(6) => max_ctr1_carry_i_10_n_0,
      S(5) => max_ctr1_carry_i_11_n_0,
      S(4) => max_ctr1_carry_i_12_n_0,
      S(3) => max_ctr1_carry_i_13_n_0,
      S(2) => max_ctr1_carry_i_14_n_0,
      S(1) => max_ctr1_carry_i_15_n_0,
      S(0) => max_ctr1_carry_i_16_n_0
    );
\max_ctr1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => max_ctr1_carry_n_0,
      CI_TOP => '0',
      CO(7) => \max_ctr1_carry__0_n_0\,
      CO(6) => \max_ctr1_carry__0_n_1\,
      CO(5) => \max_ctr1_carry__0_n_2\,
      CO(4) => \max_ctr1_carry__0_n_3\,
      CO(3) => \max_ctr1_carry__0_n_4\,
      CO(2) => \max_ctr1_carry__0_n_5\,
      CO(1) => \max_ctr1_carry__0_n_6\,
      CO(0) => \max_ctr1_carry__0_n_7\,
      DI(7) => \max_ctr1_carry__0_i_1_n_0\,
      DI(6) => \max_ctr1_carry__0_i_2_n_0\,
      DI(5) => \max_ctr1_carry__0_i_3_n_0\,
      DI(4) => \max_ctr1_carry__0_i_4_n_0\,
      DI(3) => \max_ctr1_carry__0_i_5_n_0\,
      DI(2) => \max_ctr1_carry__0_i_6_n_0\,
      DI(1) => \max_ctr1_carry__0_i_7_n_0\,
      DI(0) => \max_ctr1_carry__0_i_8_n_0\,
      O(7 downto 0) => \NLW_max_ctr1_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \max_ctr1_carry__0_i_9_n_0\,
      S(6) => \max_ctr1_carry__0_i_10_n_0\,
      S(5) => \max_ctr1_carry__0_i_11_n_0\,
      S(4) => \max_ctr1_carry__0_i_12_n_0\,
      S(3) => \max_ctr1_carry__0_i_13_n_0\,
      S(2) => \max_ctr1_carry__0_i_14_n_0\,
      S(1) => \max_ctr1_carry__0_i_15_n_0\,
      S(0) => \max_ctr1_carry__0_i_16_n_0\
    );
\max_ctr1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(30),
      I1 => \^max_ctr_reg[63]_0\(30),
      I2 => \^max_ctr_reg[63]_0\(31),
      I3 => tx_length(31),
      O => \max_ctr1_carry__0_i_1_n_0\
    );
\max_ctr1_carry__0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(29),
      I1 => tx_length(29),
      I2 => \^max_ctr_reg[63]_0\(28),
      I3 => tx_length(28),
      O => \max_ctr1_carry__0_i_10_n_0\
    );
\max_ctr1_carry__0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(27),
      I1 => tx_length(27),
      I2 => \^max_ctr_reg[63]_0\(26),
      I3 => tx_length(26),
      O => \max_ctr1_carry__0_i_11_n_0\
    );
\max_ctr1_carry__0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(25),
      I1 => tx_length(25),
      I2 => \^max_ctr_reg[63]_0\(24),
      I3 => tx_length(24),
      O => \max_ctr1_carry__0_i_12_n_0\
    );
\max_ctr1_carry__0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(23),
      I1 => tx_length(23),
      I2 => \^max_ctr_reg[63]_0\(22),
      I3 => tx_length(22),
      O => \max_ctr1_carry__0_i_13_n_0\
    );
\max_ctr1_carry__0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(21),
      I1 => tx_length(21),
      I2 => \^max_ctr_reg[63]_0\(20),
      I3 => tx_length(20),
      O => \max_ctr1_carry__0_i_14_n_0\
    );
\max_ctr1_carry__0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(19),
      I1 => tx_length(19),
      I2 => \^max_ctr_reg[63]_0\(18),
      I3 => tx_length(18),
      O => \max_ctr1_carry__0_i_15_n_0\
    );
\max_ctr1_carry__0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(17),
      I1 => tx_length(17),
      I2 => \^max_ctr_reg[63]_0\(16),
      I3 => tx_length(16),
      O => \max_ctr1_carry__0_i_16_n_0\
    );
\max_ctr1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(28),
      I1 => \^max_ctr_reg[63]_0\(28),
      I2 => \^max_ctr_reg[63]_0\(29),
      I3 => tx_length(29),
      O => \max_ctr1_carry__0_i_2_n_0\
    );
\max_ctr1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(26),
      I1 => \^max_ctr_reg[63]_0\(26),
      I2 => \^max_ctr_reg[63]_0\(27),
      I3 => tx_length(27),
      O => \max_ctr1_carry__0_i_3_n_0\
    );
\max_ctr1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(24),
      I1 => \^max_ctr_reg[63]_0\(24),
      I2 => \^max_ctr_reg[63]_0\(25),
      I3 => tx_length(25),
      O => \max_ctr1_carry__0_i_4_n_0\
    );
\max_ctr1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(22),
      I1 => \^max_ctr_reg[63]_0\(22),
      I2 => \^max_ctr_reg[63]_0\(23),
      I3 => tx_length(23),
      O => \max_ctr1_carry__0_i_5_n_0\
    );
\max_ctr1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(20),
      I1 => \^max_ctr_reg[63]_0\(20),
      I2 => \^max_ctr_reg[63]_0\(21),
      I3 => tx_length(21),
      O => \max_ctr1_carry__0_i_6_n_0\
    );
\max_ctr1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(18),
      I1 => \^max_ctr_reg[63]_0\(18),
      I2 => \^max_ctr_reg[63]_0\(19),
      I3 => tx_length(19),
      O => \max_ctr1_carry__0_i_7_n_0\
    );
\max_ctr1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(16),
      I1 => \^max_ctr_reg[63]_0\(16),
      I2 => \^max_ctr_reg[63]_0\(17),
      I3 => tx_length(17),
      O => \max_ctr1_carry__0_i_8_n_0\
    );
\max_ctr1_carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(31),
      I1 => tx_length(31),
      I2 => \^max_ctr_reg[63]_0\(30),
      I3 => tx_length(30),
      O => \max_ctr1_carry__0_i_9_n_0\
    );
\max_ctr1_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \max_ctr1_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \max_ctr1_carry__1_n_0\,
      CO(6) => \max_ctr1_carry__1_n_1\,
      CO(5) => \max_ctr1_carry__1_n_2\,
      CO(4) => \max_ctr1_carry__1_n_3\,
      CO(3) => \max_ctr1_carry__1_n_4\,
      CO(2) => \max_ctr1_carry__1_n_5\,
      CO(1) => \max_ctr1_carry__1_n_6\,
      CO(0) => \max_ctr1_carry__1_n_7\,
      DI(7) => \max_ctr1_carry__1_i_1_n_0\,
      DI(6) => \max_ctr1_carry__1_i_2_n_0\,
      DI(5) => \max_ctr1_carry__1_i_3_n_0\,
      DI(4) => \max_ctr1_carry__1_i_4_n_0\,
      DI(3) => \max_ctr1_carry__1_i_5_n_0\,
      DI(2) => \max_ctr1_carry__1_i_6_n_0\,
      DI(1) => \max_ctr1_carry__1_i_7_n_0\,
      DI(0) => \max_ctr1_carry__1_i_8_n_0\,
      O(7 downto 0) => \NLW_max_ctr1_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \max_ctr1_carry__1_i_9_n_0\,
      S(6) => \max_ctr1_carry__1_i_10_n_0\,
      S(5) => \max_ctr1_carry__1_i_11_n_0\,
      S(4) => \max_ctr1_carry__1_i_12_n_0\,
      S(3) => \max_ctr1_carry__1_i_13_n_0\,
      S(2) => \max_ctr1_carry__1_i_14_n_0\,
      S(1) => \max_ctr1_carry__1_i_15_n_0\,
      S(0) => \max_ctr1_carry__1_i_16_n_0\
    );
\max_ctr1_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(46),
      I1 => \^max_ctr_reg[63]_0\(46),
      I2 => \^max_ctr_reg[63]_0\(47),
      I3 => tx_length(47),
      O => \max_ctr1_carry__1_i_1_n_0\
    );
\max_ctr1_carry__1_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(45),
      I1 => tx_length(45),
      I2 => \^max_ctr_reg[63]_0\(44),
      I3 => tx_length(44),
      O => \max_ctr1_carry__1_i_10_n_0\
    );
\max_ctr1_carry__1_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(43),
      I1 => tx_length(43),
      I2 => \^max_ctr_reg[63]_0\(42),
      I3 => tx_length(42),
      O => \max_ctr1_carry__1_i_11_n_0\
    );
\max_ctr1_carry__1_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(41),
      I1 => tx_length(41),
      I2 => \^max_ctr_reg[63]_0\(40),
      I3 => tx_length(40),
      O => \max_ctr1_carry__1_i_12_n_0\
    );
\max_ctr1_carry__1_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(39),
      I1 => tx_length(39),
      I2 => \^max_ctr_reg[63]_0\(38),
      I3 => tx_length(38),
      O => \max_ctr1_carry__1_i_13_n_0\
    );
\max_ctr1_carry__1_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(37),
      I1 => tx_length(37),
      I2 => \^max_ctr_reg[63]_0\(36),
      I3 => tx_length(36),
      O => \max_ctr1_carry__1_i_14_n_0\
    );
\max_ctr1_carry__1_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(35),
      I1 => tx_length(35),
      I2 => \^max_ctr_reg[63]_0\(34),
      I3 => tx_length(34),
      O => \max_ctr1_carry__1_i_15_n_0\
    );
\max_ctr1_carry__1_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(33),
      I1 => tx_length(33),
      I2 => \^max_ctr_reg[63]_0\(32),
      I3 => tx_length(32),
      O => \max_ctr1_carry__1_i_16_n_0\
    );
\max_ctr1_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(44),
      I1 => \^max_ctr_reg[63]_0\(44),
      I2 => \^max_ctr_reg[63]_0\(45),
      I3 => tx_length(45),
      O => \max_ctr1_carry__1_i_2_n_0\
    );
\max_ctr1_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(42),
      I1 => \^max_ctr_reg[63]_0\(42),
      I2 => \^max_ctr_reg[63]_0\(43),
      I3 => tx_length(43),
      O => \max_ctr1_carry__1_i_3_n_0\
    );
\max_ctr1_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(40),
      I1 => \^max_ctr_reg[63]_0\(40),
      I2 => \^max_ctr_reg[63]_0\(41),
      I3 => tx_length(41),
      O => \max_ctr1_carry__1_i_4_n_0\
    );
\max_ctr1_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(38),
      I1 => \^max_ctr_reg[63]_0\(38),
      I2 => \^max_ctr_reg[63]_0\(39),
      I3 => tx_length(39),
      O => \max_ctr1_carry__1_i_5_n_0\
    );
\max_ctr1_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(36),
      I1 => \^max_ctr_reg[63]_0\(36),
      I2 => \^max_ctr_reg[63]_0\(37),
      I3 => tx_length(37),
      O => \max_ctr1_carry__1_i_6_n_0\
    );
\max_ctr1_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(34),
      I1 => \^max_ctr_reg[63]_0\(34),
      I2 => \^max_ctr_reg[63]_0\(35),
      I3 => tx_length(35),
      O => \max_ctr1_carry__1_i_7_n_0\
    );
\max_ctr1_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(32),
      I1 => \^max_ctr_reg[63]_0\(32),
      I2 => \^max_ctr_reg[63]_0\(33),
      I3 => tx_length(33),
      O => \max_ctr1_carry__1_i_8_n_0\
    );
\max_ctr1_carry__1_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(47),
      I1 => tx_length(47),
      I2 => \^max_ctr_reg[63]_0\(46),
      I3 => tx_length(46),
      O => \max_ctr1_carry__1_i_9_n_0\
    );
\max_ctr1_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \max_ctr1_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => max_ctr1,
      CO(6) => \max_ctr1_carry__2_n_1\,
      CO(5) => \max_ctr1_carry__2_n_2\,
      CO(4) => \max_ctr1_carry__2_n_3\,
      CO(3) => \max_ctr1_carry__2_n_4\,
      CO(2) => \max_ctr1_carry__2_n_5\,
      CO(1) => \max_ctr1_carry__2_n_6\,
      CO(0) => \max_ctr1_carry__2_n_7\,
      DI(7) => \max_ctr1_carry__2_i_1_n_0\,
      DI(6) => \max_ctr1_carry__2_i_2_n_0\,
      DI(5) => \max_ctr1_carry__2_i_3_n_0\,
      DI(4) => \max_ctr1_carry__2_i_4_n_0\,
      DI(3) => \max_ctr1_carry__2_i_5_n_0\,
      DI(2) => \max_ctr1_carry__2_i_6_n_0\,
      DI(1) => \max_ctr1_carry__2_i_7_n_0\,
      DI(0) => \max_ctr1_carry__2_i_8_n_0\,
      O(7 downto 0) => \NLW_max_ctr1_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \max_ctr1_carry__2_i_9_n_0\,
      S(6) => \max_ctr1_carry__2_i_10_n_0\,
      S(5) => \max_ctr1_carry__2_i_11_n_0\,
      S(4) => \max_ctr1_carry__2_i_12_n_0\,
      S(3) => \max_ctr1_carry__2_i_13_n_0\,
      S(2) => \max_ctr1_carry__2_i_14_n_0\,
      S(1) => \max_ctr1_carry__2_i_15_n_0\,
      S(0) => \max_ctr1_carry__2_i_16_n_0\
    );
\max_ctr1_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(62),
      I1 => \^max_ctr_reg[63]_0\(62),
      I2 => \^max_ctr_reg[63]_0\(63),
      I3 => tx_length(63),
      O => \max_ctr1_carry__2_i_1_n_0\
    );
\max_ctr1_carry__2_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(61),
      I1 => tx_length(61),
      I2 => \^max_ctr_reg[63]_0\(60),
      I3 => tx_length(60),
      O => \max_ctr1_carry__2_i_10_n_0\
    );
\max_ctr1_carry__2_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(59),
      I1 => tx_length(59),
      I2 => \^max_ctr_reg[63]_0\(58),
      I3 => tx_length(58),
      O => \max_ctr1_carry__2_i_11_n_0\
    );
\max_ctr1_carry__2_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(57),
      I1 => tx_length(57),
      I2 => \^max_ctr_reg[63]_0\(56),
      I3 => tx_length(56),
      O => \max_ctr1_carry__2_i_12_n_0\
    );
\max_ctr1_carry__2_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(55),
      I1 => tx_length(55),
      I2 => \^max_ctr_reg[63]_0\(54),
      I3 => tx_length(54),
      O => \max_ctr1_carry__2_i_13_n_0\
    );
\max_ctr1_carry__2_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(53),
      I1 => tx_length(53),
      I2 => \^max_ctr_reg[63]_0\(52),
      I3 => tx_length(52),
      O => \max_ctr1_carry__2_i_14_n_0\
    );
\max_ctr1_carry__2_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(51),
      I1 => tx_length(51),
      I2 => \^max_ctr_reg[63]_0\(50),
      I3 => tx_length(50),
      O => \max_ctr1_carry__2_i_15_n_0\
    );
\max_ctr1_carry__2_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(49),
      I1 => tx_length(49),
      I2 => \^max_ctr_reg[63]_0\(48),
      I3 => tx_length(48),
      O => \max_ctr1_carry__2_i_16_n_0\
    );
\max_ctr1_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(60),
      I1 => \^max_ctr_reg[63]_0\(60),
      I2 => \^max_ctr_reg[63]_0\(61),
      I3 => tx_length(61),
      O => \max_ctr1_carry__2_i_2_n_0\
    );
\max_ctr1_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(58),
      I1 => \^max_ctr_reg[63]_0\(58),
      I2 => \^max_ctr_reg[63]_0\(59),
      I3 => tx_length(59),
      O => \max_ctr1_carry__2_i_3_n_0\
    );
\max_ctr1_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(56),
      I1 => \^max_ctr_reg[63]_0\(56),
      I2 => \^max_ctr_reg[63]_0\(57),
      I3 => tx_length(57),
      O => \max_ctr1_carry__2_i_4_n_0\
    );
\max_ctr1_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(54),
      I1 => \^max_ctr_reg[63]_0\(54),
      I2 => \^max_ctr_reg[63]_0\(55),
      I3 => tx_length(55),
      O => \max_ctr1_carry__2_i_5_n_0\
    );
\max_ctr1_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(52),
      I1 => \^max_ctr_reg[63]_0\(52),
      I2 => \^max_ctr_reg[63]_0\(53),
      I3 => tx_length(53),
      O => \max_ctr1_carry__2_i_6_n_0\
    );
\max_ctr1_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(50),
      I1 => \^max_ctr_reg[63]_0\(50),
      I2 => \^max_ctr_reg[63]_0\(51),
      I3 => tx_length(51),
      O => \max_ctr1_carry__2_i_7_n_0\
    );
\max_ctr1_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(48),
      I1 => \^max_ctr_reg[63]_0\(48),
      I2 => \^max_ctr_reg[63]_0\(49),
      I3 => tx_length(49),
      O => \max_ctr1_carry__2_i_8_n_0\
    );
\max_ctr1_carry__2_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(63),
      I1 => tx_length(63),
      I2 => \^max_ctr_reg[63]_0\(62),
      I3 => tx_length(62),
      O => \max_ctr1_carry__2_i_9_n_0\
    );
max_ctr1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(14),
      I1 => \^max_ctr_reg[63]_0\(14),
      I2 => \^max_ctr_reg[63]_0\(15),
      I3 => tx_length(15),
      O => max_ctr1_carry_i_1_n_0
    );
max_ctr1_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(13),
      I1 => tx_length(13),
      I2 => \^max_ctr_reg[63]_0\(12),
      I3 => tx_length(12),
      O => max_ctr1_carry_i_10_n_0
    );
max_ctr1_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(11),
      I1 => tx_length(11),
      I2 => \^max_ctr_reg[63]_0\(10),
      I3 => tx_length(10),
      O => max_ctr1_carry_i_11_n_0
    );
max_ctr1_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(9),
      I1 => tx_length(9),
      I2 => \^max_ctr_reg[63]_0\(8),
      I3 => tx_length(8),
      O => max_ctr1_carry_i_12_n_0
    );
max_ctr1_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(7),
      I1 => tx_length(7),
      I2 => \^max_ctr_reg[63]_0\(6),
      I3 => tx_length(6),
      O => max_ctr1_carry_i_13_n_0
    );
max_ctr1_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(5),
      I1 => tx_length(5),
      I2 => \^max_ctr_reg[63]_0\(4),
      I3 => tx_length(4),
      O => max_ctr1_carry_i_14_n_0
    );
max_ctr1_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(3),
      I1 => tx_length(3),
      I2 => \^max_ctr_reg[63]_0\(2),
      I3 => tx_length(2),
      O => max_ctr1_carry_i_15_n_0
    );
max_ctr1_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(1),
      I1 => tx_length(1),
      I2 => \^max_ctr_reg[63]_0\(0),
      I3 => tx_length(0),
      O => max_ctr1_carry_i_16_n_0
    );
max_ctr1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(12),
      I1 => \^max_ctr_reg[63]_0\(12),
      I2 => \^max_ctr_reg[63]_0\(13),
      I3 => tx_length(13),
      O => max_ctr1_carry_i_2_n_0
    );
max_ctr1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(10),
      I1 => \^max_ctr_reg[63]_0\(10),
      I2 => \^max_ctr_reg[63]_0\(11),
      I3 => tx_length(11),
      O => max_ctr1_carry_i_3_n_0
    );
max_ctr1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(8),
      I1 => \^max_ctr_reg[63]_0\(8),
      I2 => \^max_ctr_reg[63]_0\(9),
      I3 => tx_length(9),
      O => max_ctr1_carry_i_4_n_0
    );
max_ctr1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(6),
      I1 => \^max_ctr_reg[63]_0\(6),
      I2 => \^max_ctr_reg[63]_0\(7),
      I3 => tx_length(7),
      O => max_ctr1_carry_i_5_n_0
    );
max_ctr1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(4),
      I1 => \^max_ctr_reg[63]_0\(4),
      I2 => \^max_ctr_reg[63]_0\(5),
      I3 => tx_length(5),
      O => max_ctr1_carry_i_6_n_0
    );
max_ctr1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(2),
      I1 => \^max_ctr_reg[63]_0\(2),
      I2 => \^max_ctr_reg[63]_0\(3),
      I3 => tx_length(3),
      O => max_ctr1_carry_i_7_n_0
    );
max_ctr1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_length(0),
      I1 => \^max_ctr_reg[63]_0\(0),
      I2 => \^max_ctr_reg[63]_0\(1),
      I3 => tx_length(1),
      O => max_ctr1_carry_i_8_n_0
    );
max_ctr1_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_ctr_reg[63]_0\(15),
      I1 => tx_length(15),
      I2 => \^max_ctr_reg[63]_0\(14),
      I3 => tx_length(14),
      O => max_ctr1_carry_i_9_n_0
    );
\max_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(0),
      Q => \^max_ctr_reg[63]_0\(0),
      R => RST_ACTIVE
    );
\max_ctr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(10),
      Q => \^max_ctr_reg[63]_0\(10),
      R => RST_ACTIVE
    );
\max_ctr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(11),
      Q => \^max_ctr_reg[63]_0\(11),
      R => RST_ACTIVE
    );
\max_ctr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(12),
      Q => \^max_ctr_reg[63]_0\(12),
      R => RST_ACTIVE
    );
\max_ctr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(13),
      Q => \^max_ctr_reg[63]_0\(13),
      R => RST_ACTIVE
    );
\max_ctr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(14),
      Q => \^max_ctr_reg[63]_0\(14),
      R => RST_ACTIVE
    );
\max_ctr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(15),
      Q => \^max_ctr_reg[63]_0\(15),
      R => RST_ACTIVE
    );
\max_ctr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(16),
      Q => \^max_ctr_reg[63]_0\(16),
      R => RST_ACTIVE
    );
\max_ctr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(17),
      Q => \^max_ctr_reg[63]_0\(17),
      R => RST_ACTIVE
    );
\max_ctr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(18),
      Q => \^max_ctr_reg[63]_0\(18),
      R => RST_ACTIVE
    );
\max_ctr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(19),
      Q => \^max_ctr_reg[63]_0\(19),
      R => RST_ACTIVE
    );
\max_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(1),
      Q => \^max_ctr_reg[63]_0\(1),
      R => RST_ACTIVE
    );
\max_ctr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(20),
      Q => \^max_ctr_reg[63]_0\(20),
      R => RST_ACTIVE
    );
\max_ctr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(21),
      Q => \^max_ctr_reg[63]_0\(21),
      R => RST_ACTIVE
    );
\max_ctr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(22),
      Q => \^max_ctr_reg[63]_0\(22),
      R => RST_ACTIVE
    );
\max_ctr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(23),
      Q => \^max_ctr_reg[63]_0\(23),
      R => RST_ACTIVE
    );
\max_ctr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(24),
      Q => \^max_ctr_reg[63]_0\(24),
      R => RST_ACTIVE
    );
\max_ctr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(25),
      Q => \^max_ctr_reg[63]_0\(25),
      R => RST_ACTIVE
    );
\max_ctr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(26),
      Q => \^max_ctr_reg[63]_0\(26),
      R => RST_ACTIVE
    );
\max_ctr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(27),
      Q => \^max_ctr_reg[63]_0\(27),
      R => RST_ACTIVE
    );
\max_ctr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(28),
      Q => \^max_ctr_reg[63]_0\(28),
      R => RST_ACTIVE
    );
\max_ctr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(29),
      Q => \^max_ctr_reg[63]_0\(29),
      R => RST_ACTIVE
    );
\max_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(2),
      Q => \^max_ctr_reg[63]_0\(2),
      R => RST_ACTIVE
    );
\max_ctr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(30),
      Q => \^max_ctr_reg[63]_0\(30),
      R => RST_ACTIVE
    );
\max_ctr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(31),
      Q => \^max_ctr_reg[63]_0\(31),
      R => RST_ACTIVE
    );
\max_ctr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(32),
      Q => \^max_ctr_reg[63]_0\(32),
      R => RST_ACTIVE
    );
\max_ctr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(33),
      Q => \^max_ctr_reg[63]_0\(33),
      R => RST_ACTIVE
    );
\max_ctr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(34),
      Q => \^max_ctr_reg[63]_0\(34),
      R => RST_ACTIVE
    );
\max_ctr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(35),
      Q => \^max_ctr_reg[63]_0\(35),
      R => RST_ACTIVE
    );
\max_ctr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(36),
      Q => \^max_ctr_reg[63]_0\(36),
      R => RST_ACTIVE
    );
\max_ctr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(37),
      Q => \^max_ctr_reg[63]_0\(37),
      R => RST_ACTIVE
    );
\max_ctr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(38),
      Q => \^max_ctr_reg[63]_0\(38),
      R => RST_ACTIVE
    );
\max_ctr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(39),
      Q => \^max_ctr_reg[63]_0\(39),
      R => RST_ACTIVE
    );
\max_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(3),
      Q => \^max_ctr_reg[63]_0\(3),
      R => RST_ACTIVE
    );
\max_ctr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(40),
      Q => \^max_ctr_reg[63]_0\(40),
      R => RST_ACTIVE
    );
\max_ctr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(41),
      Q => \^max_ctr_reg[63]_0\(41),
      R => RST_ACTIVE
    );
\max_ctr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(42),
      Q => \^max_ctr_reg[63]_0\(42),
      R => RST_ACTIVE
    );
\max_ctr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(43),
      Q => \^max_ctr_reg[63]_0\(43),
      R => RST_ACTIVE
    );
\max_ctr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(44),
      Q => \^max_ctr_reg[63]_0\(44),
      R => RST_ACTIVE
    );
\max_ctr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(45),
      Q => \^max_ctr_reg[63]_0\(45),
      R => RST_ACTIVE
    );
\max_ctr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(46),
      Q => \^max_ctr_reg[63]_0\(46),
      R => RST_ACTIVE
    );
\max_ctr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(47),
      Q => \^max_ctr_reg[63]_0\(47),
      R => RST_ACTIVE
    );
\max_ctr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(48),
      Q => \^max_ctr_reg[63]_0\(48),
      R => RST_ACTIVE
    );
\max_ctr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(49),
      Q => \^max_ctr_reg[63]_0\(49),
      R => RST_ACTIVE
    );
\max_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(4),
      Q => \^max_ctr_reg[63]_0\(4),
      R => RST_ACTIVE
    );
\max_ctr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(50),
      Q => \^max_ctr_reg[63]_0\(50),
      R => RST_ACTIVE
    );
\max_ctr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(51),
      Q => \^max_ctr_reg[63]_0\(51),
      R => RST_ACTIVE
    );
\max_ctr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(52),
      Q => \^max_ctr_reg[63]_0\(52),
      R => RST_ACTIVE
    );
\max_ctr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(53),
      Q => \^max_ctr_reg[63]_0\(53),
      R => RST_ACTIVE
    );
\max_ctr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(54),
      Q => \^max_ctr_reg[63]_0\(54),
      R => RST_ACTIVE
    );
\max_ctr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(55),
      Q => \^max_ctr_reg[63]_0\(55),
      R => RST_ACTIVE
    );
\max_ctr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(56),
      Q => \^max_ctr_reg[63]_0\(56),
      R => RST_ACTIVE
    );
\max_ctr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(57),
      Q => \^max_ctr_reg[63]_0\(57),
      R => RST_ACTIVE
    );
\max_ctr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(58),
      Q => \^max_ctr_reg[63]_0\(58),
      R => RST_ACTIVE
    );
\max_ctr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(59),
      Q => \^max_ctr_reg[63]_0\(59),
      R => RST_ACTIVE
    );
\max_ctr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(5),
      Q => \^max_ctr_reg[63]_0\(5),
      R => RST_ACTIVE
    );
\max_ctr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(60),
      Q => \^max_ctr_reg[63]_0\(60),
      R => RST_ACTIVE
    );
\max_ctr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(61),
      Q => \^max_ctr_reg[63]_0\(61),
      R => RST_ACTIVE
    );
\max_ctr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(62),
      Q => \^max_ctr_reg[63]_0\(62),
      R => RST_ACTIVE
    );
\max_ctr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(63),
      Q => \^max_ctr_reg[63]_0\(63),
      R => RST_ACTIVE
    );
\max_ctr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(6),
      Q => \^max_ctr_reg[63]_0\(6),
      R => RST_ACTIVE
    );
\max_ctr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(7),
      Q => \^max_ctr_reg[63]_0\(7),
      R => RST_ACTIVE
    );
\max_ctr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(8),
      Q => \^max_ctr_reg[63]_0\(8),
      R => RST_ACTIVE
    );
\max_ctr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => max_ctr0,
      D => tx_length(9),
      Q => \^max_ctr_reg[63]_0\(9),
      R => RST_ACTIVE
    );
min_ctr1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => min_ctr1_carry_n_0,
      CO(6) => min_ctr1_carry_n_1,
      CO(5) => min_ctr1_carry_n_2,
      CO(4) => min_ctr1_carry_n_3,
      CO(3) => min_ctr1_carry_n_4,
      CO(2) => min_ctr1_carry_n_5,
      CO(1) => min_ctr1_carry_n_6,
      CO(0) => min_ctr1_carry_n_7,
      DI(7) => min_ctr1_carry_i_1_n_0,
      DI(6) => min_ctr1_carry_i_2_n_0,
      DI(5) => min_ctr1_carry_i_3_n_0,
      DI(4) => min_ctr1_carry_i_4_n_0,
      DI(3) => min_ctr1_carry_i_5_n_0,
      DI(2) => min_ctr1_carry_i_6_n_0,
      DI(1) => min_ctr1_carry_i_7_n_0,
      DI(0) => min_ctr1_carry_i_8_n_0,
      O(7 downto 0) => NLW_min_ctr1_carry_O_UNCONNECTED(7 downto 0),
      S(7) => min_ctr1_carry_i_9_n_0,
      S(6) => min_ctr1_carry_i_10_n_0,
      S(5) => min_ctr1_carry_i_11_n_0,
      S(4) => min_ctr1_carry_i_12_n_0,
      S(3) => min_ctr1_carry_i_13_n_0,
      S(2) => min_ctr1_carry_i_14_n_0,
      S(1) => min_ctr1_carry_i_15_n_0,
      S(0) => min_ctr1_carry_i_16_n_0
    );
\min_ctr1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => min_ctr1_carry_n_0,
      CI_TOP => '0',
      CO(7) => \min_ctr1_carry__0_n_0\,
      CO(6) => \min_ctr1_carry__0_n_1\,
      CO(5) => \min_ctr1_carry__0_n_2\,
      CO(4) => \min_ctr1_carry__0_n_3\,
      CO(3) => \min_ctr1_carry__0_n_4\,
      CO(2) => \min_ctr1_carry__0_n_5\,
      CO(1) => \min_ctr1_carry__0_n_6\,
      CO(0) => \min_ctr1_carry__0_n_7\,
      DI(7) => \min_ctr1_carry__0_i_1_n_0\,
      DI(6) => \min_ctr1_carry__0_i_2_n_0\,
      DI(5) => \min_ctr1_carry__0_i_3_n_0\,
      DI(4) => \min_ctr1_carry__0_i_4_n_0\,
      DI(3) => \min_ctr1_carry__0_i_5_n_0\,
      DI(2) => \min_ctr1_carry__0_i_6_n_0\,
      DI(1) => \min_ctr1_carry__0_i_7_n_0\,
      DI(0) => \min_ctr1_carry__0_i_8_n_0\,
      O(7 downto 0) => \NLW_min_ctr1_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \min_ctr1_carry__0_i_9_n_0\,
      S(6) => \min_ctr1_carry__0_i_10_n_0\,
      S(5) => \min_ctr1_carry__0_i_11_n_0\,
      S(4) => \min_ctr1_carry__0_i_12_n_0\,
      S(3) => \min_ctr1_carry__0_i_13_n_0\,
      S(2) => \min_ctr1_carry__0_i_14_n_0\,
      S(1) => \min_ctr1_carry__0_i_15_n_0\,
      S(0) => \min_ctr1_carry__0_i_16_n_0\
    );
\min_ctr1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(30),
      I1 => tx_length(30),
      I2 => tx_length(31),
      I3 => \^q\(31),
      O => \min_ctr1_carry__0_i_1_n_0\
    );
\min_ctr1_carry__0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(29),
      I1 => \^q\(29),
      I2 => tx_length(28),
      I3 => \^q\(28),
      O => \min_ctr1_carry__0_i_10_n_0\
    );
\min_ctr1_carry__0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(27),
      I1 => \^q\(27),
      I2 => tx_length(26),
      I3 => \^q\(26),
      O => \min_ctr1_carry__0_i_11_n_0\
    );
\min_ctr1_carry__0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(25),
      I1 => \^q\(25),
      I2 => tx_length(24),
      I3 => \^q\(24),
      O => \min_ctr1_carry__0_i_12_n_0\
    );
\min_ctr1_carry__0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(23),
      I1 => \^q\(23),
      I2 => tx_length(22),
      I3 => \^q\(22),
      O => \min_ctr1_carry__0_i_13_n_0\
    );
\min_ctr1_carry__0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(21),
      I1 => \^q\(21),
      I2 => tx_length(20),
      I3 => \^q\(20),
      O => \min_ctr1_carry__0_i_14_n_0\
    );
\min_ctr1_carry__0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(19),
      I1 => \^q\(19),
      I2 => tx_length(18),
      I3 => \^q\(18),
      O => \min_ctr1_carry__0_i_15_n_0\
    );
\min_ctr1_carry__0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(17),
      I1 => \^q\(17),
      I2 => tx_length(16),
      I3 => \^q\(16),
      O => \min_ctr1_carry__0_i_16_n_0\
    );
\min_ctr1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(28),
      I1 => tx_length(28),
      I2 => tx_length(29),
      I3 => \^q\(29),
      O => \min_ctr1_carry__0_i_2_n_0\
    );
\min_ctr1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(26),
      I1 => tx_length(26),
      I2 => tx_length(27),
      I3 => \^q\(27),
      O => \min_ctr1_carry__0_i_3_n_0\
    );
\min_ctr1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(24),
      I1 => tx_length(24),
      I2 => tx_length(25),
      I3 => \^q\(25),
      O => \min_ctr1_carry__0_i_4_n_0\
    );
\min_ctr1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(22),
      I1 => tx_length(22),
      I2 => tx_length(23),
      I3 => \^q\(23),
      O => \min_ctr1_carry__0_i_5_n_0\
    );
\min_ctr1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(20),
      I1 => tx_length(20),
      I2 => tx_length(21),
      I3 => \^q\(21),
      O => \min_ctr1_carry__0_i_6_n_0\
    );
\min_ctr1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(18),
      I1 => tx_length(18),
      I2 => tx_length(19),
      I3 => \^q\(19),
      O => \min_ctr1_carry__0_i_7_n_0\
    );
\min_ctr1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(16),
      I1 => tx_length(16),
      I2 => tx_length(17),
      I3 => \^q\(17),
      O => \min_ctr1_carry__0_i_8_n_0\
    );
\min_ctr1_carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(31),
      I1 => \^q\(31),
      I2 => tx_length(30),
      I3 => \^q\(30),
      O => \min_ctr1_carry__0_i_9_n_0\
    );
\min_ctr1_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \min_ctr1_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \min_ctr1_carry__1_n_0\,
      CO(6) => \min_ctr1_carry__1_n_1\,
      CO(5) => \min_ctr1_carry__1_n_2\,
      CO(4) => \min_ctr1_carry__1_n_3\,
      CO(3) => \min_ctr1_carry__1_n_4\,
      CO(2) => \min_ctr1_carry__1_n_5\,
      CO(1) => \min_ctr1_carry__1_n_6\,
      CO(0) => \min_ctr1_carry__1_n_7\,
      DI(7) => \min_ctr1_carry__1_i_1_n_0\,
      DI(6) => \min_ctr1_carry__1_i_2_n_0\,
      DI(5) => \min_ctr1_carry__1_i_3_n_0\,
      DI(4) => \min_ctr1_carry__1_i_4_n_0\,
      DI(3) => \min_ctr1_carry__1_i_5_n_0\,
      DI(2) => \min_ctr1_carry__1_i_6_n_0\,
      DI(1) => \min_ctr1_carry__1_i_7_n_0\,
      DI(0) => \min_ctr1_carry__1_i_8_n_0\,
      O(7 downto 0) => \NLW_min_ctr1_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \min_ctr1_carry__1_i_9_n_0\,
      S(6) => \min_ctr1_carry__1_i_10_n_0\,
      S(5) => \min_ctr1_carry__1_i_11_n_0\,
      S(4) => \min_ctr1_carry__1_i_12_n_0\,
      S(3) => \min_ctr1_carry__1_i_13_n_0\,
      S(2) => \min_ctr1_carry__1_i_14_n_0\,
      S(1) => \min_ctr1_carry__1_i_15_n_0\,
      S(0) => \min_ctr1_carry__1_i_16_n_0\
    );
\min_ctr1_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(46),
      I1 => tx_length(46),
      I2 => tx_length(47),
      I3 => \^q\(47),
      O => \min_ctr1_carry__1_i_1_n_0\
    );
\min_ctr1_carry__1_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(45),
      I1 => \^q\(45),
      I2 => tx_length(44),
      I3 => \^q\(44),
      O => \min_ctr1_carry__1_i_10_n_0\
    );
\min_ctr1_carry__1_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(43),
      I1 => \^q\(43),
      I2 => tx_length(42),
      I3 => \^q\(42),
      O => \min_ctr1_carry__1_i_11_n_0\
    );
\min_ctr1_carry__1_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(41),
      I1 => \^q\(41),
      I2 => tx_length(40),
      I3 => \^q\(40),
      O => \min_ctr1_carry__1_i_12_n_0\
    );
\min_ctr1_carry__1_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(39),
      I1 => \^q\(39),
      I2 => tx_length(38),
      I3 => \^q\(38),
      O => \min_ctr1_carry__1_i_13_n_0\
    );
\min_ctr1_carry__1_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(37),
      I1 => \^q\(37),
      I2 => tx_length(36),
      I3 => \^q\(36),
      O => \min_ctr1_carry__1_i_14_n_0\
    );
\min_ctr1_carry__1_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(35),
      I1 => \^q\(35),
      I2 => tx_length(34),
      I3 => \^q\(34),
      O => \min_ctr1_carry__1_i_15_n_0\
    );
\min_ctr1_carry__1_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(33),
      I1 => \^q\(33),
      I2 => tx_length(32),
      I3 => \^q\(32),
      O => \min_ctr1_carry__1_i_16_n_0\
    );
\min_ctr1_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(44),
      I1 => tx_length(44),
      I2 => tx_length(45),
      I3 => \^q\(45),
      O => \min_ctr1_carry__1_i_2_n_0\
    );
\min_ctr1_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(42),
      I1 => tx_length(42),
      I2 => tx_length(43),
      I3 => \^q\(43),
      O => \min_ctr1_carry__1_i_3_n_0\
    );
\min_ctr1_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(40),
      I1 => tx_length(40),
      I2 => tx_length(41),
      I3 => \^q\(41),
      O => \min_ctr1_carry__1_i_4_n_0\
    );
\min_ctr1_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(38),
      I1 => tx_length(38),
      I2 => tx_length(39),
      I3 => \^q\(39),
      O => \min_ctr1_carry__1_i_5_n_0\
    );
\min_ctr1_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(36),
      I1 => tx_length(36),
      I2 => tx_length(37),
      I3 => \^q\(37),
      O => \min_ctr1_carry__1_i_6_n_0\
    );
\min_ctr1_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(34),
      I1 => tx_length(34),
      I2 => tx_length(35),
      I3 => \^q\(35),
      O => \min_ctr1_carry__1_i_7_n_0\
    );
\min_ctr1_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(32),
      I1 => tx_length(32),
      I2 => tx_length(33),
      I3 => \^q\(33),
      O => \min_ctr1_carry__1_i_8_n_0\
    );
\min_ctr1_carry__1_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(47),
      I1 => \^q\(47),
      I2 => tx_length(46),
      I3 => \^q\(46),
      O => \min_ctr1_carry__1_i_9_n_0\
    );
\min_ctr1_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \min_ctr1_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => min_ctr1,
      CO(6) => \min_ctr1_carry__2_n_1\,
      CO(5) => \min_ctr1_carry__2_n_2\,
      CO(4) => \min_ctr1_carry__2_n_3\,
      CO(3) => \min_ctr1_carry__2_n_4\,
      CO(2) => \min_ctr1_carry__2_n_5\,
      CO(1) => \min_ctr1_carry__2_n_6\,
      CO(0) => \min_ctr1_carry__2_n_7\,
      DI(7) => \min_ctr1_carry__2_i_1_n_0\,
      DI(6) => \min_ctr1_carry__2_i_2_n_0\,
      DI(5) => \min_ctr1_carry__2_i_3_n_0\,
      DI(4) => \min_ctr1_carry__2_i_4_n_0\,
      DI(3) => \min_ctr1_carry__2_i_5_n_0\,
      DI(2) => \min_ctr1_carry__2_i_6_n_0\,
      DI(1) => \min_ctr1_carry__2_i_7_n_0\,
      DI(0) => \min_ctr1_carry__2_i_8_n_0\,
      O(7 downto 0) => \NLW_min_ctr1_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \min_ctr1_carry__2_i_9_n_0\,
      S(6) => \min_ctr1_carry__2_i_10_n_0\,
      S(5) => \min_ctr1_carry__2_i_11_n_0\,
      S(4) => \min_ctr1_carry__2_i_12_n_0\,
      S(3) => \min_ctr1_carry__2_i_13_n_0\,
      S(2) => \min_ctr1_carry__2_i_14_n_0\,
      S(1) => \min_ctr1_carry__2_i_15_n_0\,
      S(0) => \min_ctr1_carry__2_i_16_n_0\
    );
\min_ctr1_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(62),
      I1 => tx_length(62),
      I2 => tx_length(63),
      I3 => \^q\(63),
      O => \min_ctr1_carry__2_i_1_n_0\
    );
\min_ctr1_carry__2_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(61),
      I1 => \^q\(61),
      I2 => tx_length(60),
      I3 => \^q\(60),
      O => \min_ctr1_carry__2_i_10_n_0\
    );
\min_ctr1_carry__2_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(59),
      I1 => \^q\(59),
      I2 => tx_length(58),
      I3 => \^q\(58),
      O => \min_ctr1_carry__2_i_11_n_0\
    );
\min_ctr1_carry__2_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(57),
      I1 => \^q\(57),
      I2 => tx_length(56),
      I3 => \^q\(56),
      O => \min_ctr1_carry__2_i_12_n_0\
    );
\min_ctr1_carry__2_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(55),
      I1 => \^q\(55),
      I2 => tx_length(54),
      I3 => \^q\(54),
      O => \min_ctr1_carry__2_i_13_n_0\
    );
\min_ctr1_carry__2_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(53),
      I1 => \^q\(53),
      I2 => tx_length(52),
      I3 => \^q\(52),
      O => \min_ctr1_carry__2_i_14_n_0\
    );
\min_ctr1_carry__2_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(51),
      I1 => \^q\(51),
      I2 => tx_length(50),
      I3 => \^q\(50),
      O => \min_ctr1_carry__2_i_15_n_0\
    );
\min_ctr1_carry__2_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(49),
      I1 => \^q\(49),
      I2 => tx_length(48),
      I3 => \^q\(48),
      O => \min_ctr1_carry__2_i_16_n_0\
    );
\min_ctr1_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(60),
      I1 => tx_length(60),
      I2 => tx_length(61),
      I3 => \^q\(61),
      O => \min_ctr1_carry__2_i_2_n_0\
    );
\min_ctr1_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(58),
      I1 => tx_length(58),
      I2 => tx_length(59),
      I3 => \^q\(59),
      O => \min_ctr1_carry__2_i_3_n_0\
    );
\min_ctr1_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(56),
      I1 => tx_length(56),
      I2 => tx_length(57),
      I3 => \^q\(57),
      O => \min_ctr1_carry__2_i_4_n_0\
    );
\min_ctr1_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(54),
      I1 => tx_length(54),
      I2 => tx_length(55),
      I3 => \^q\(55),
      O => \min_ctr1_carry__2_i_5_n_0\
    );
\min_ctr1_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(52),
      I1 => tx_length(52),
      I2 => tx_length(53),
      I3 => \^q\(53),
      O => \min_ctr1_carry__2_i_6_n_0\
    );
\min_ctr1_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(50),
      I1 => tx_length(50),
      I2 => tx_length(51),
      I3 => \^q\(51),
      O => \min_ctr1_carry__2_i_7_n_0\
    );
\min_ctr1_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(48),
      I1 => tx_length(48),
      I2 => tx_length(49),
      I3 => \^q\(49),
      O => \min_ctr1_carry__2_i_8_n_0\
    );
\min_ctr1_carry__2_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(63),
      I1 => \^q\(63),
      I2 => tx_length(62),
      I3 => \^q\(62),
      O => \min_ctr1_carry__2_i_9_n_0\
    );
min_ctr1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(14),
      I1 => tx_length(14),
      I2 => tx_length(15),
      I3 => \^q\(15),
      O => min_ctr1_carry_i_1_n_0
    );
min_ctr1_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(13),
      I1 => \^q\(13),
      I2 => tx_length(12),
      I3 => \^q\(12),
      O => min_ctr1_carry_i_10_n_0
    );
min_ctr1_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(11),
      I1 => \^q\(11),
      I2 => tx_length(10),
      I3 => \^q\(10),
      O => min_ctr1_carry_i_11_n_0
    );
min_ctr1_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(9),
      I1 => \^q\(9),
      I2 => tx_length(8),
      I3 => \^q\(8),
      O => min_ctr1_carry_i_12_n_0
    );
min_ctr1_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(7),
      I1 => \^q\(7),
      I2 => tx_length(6),
      I3 => \^q\(6),
      O => min_ctr1_carry_i_13_n_0
    );
min_ctr1_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(5),
      I1 => \^q\(5),
      I2 => tx_length(4),
      I3 => \^q\(4),
      O => min_ctr1_carry_i_14_n_0
    );
min_ctr1_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(3),
      I1 => \^q\(3),
      I2 => tx_length(2),
      I3 => \^q\(2),
      O => min_ctr1_carry_i_15_n_0
    );
min_ctr1_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(1),
      I1 => \^q\(1),
      I2 => tx_length(0),
      I3 => \^q\(0),
      O => min_ctr1_carry_i_16_n_0
    );
min_ctr1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(12),
      I1 => tx_length(12),
      I2 => tx_length(13),
      I3 => \^q\(13),
      O => min_ctr1_carry_i_2_n_0
    );
min_ctr1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => tx_length(10),
      I2 => tx_length(11),
      I3 => \^q\(11),
      O => min_ctr1_carry_i_3_n_0
    );
min_ctr1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => tx_length(8),
      I2 => tx_length(9),
      I3 => \^q\(9),
      O => min_ctr1_carry_i_4_n_0
    );
min_ctr1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => tx_length(6),
      I2 => tx_length(7),
      I3 => \^q\(7),
      O => min_ctr1_carry_i_5_n_0
    );
min_ctr1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => tx_length(4),
      I2 => tx_length(5),
      I3 => \^q\(5),
      O => min_ctr1_carry_i_6_n_0
    );
min_ctr1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_length(2),
      I2 => tx_length(3),
      I3 => \^q\(3),
      O => min_ctr1_carry_i_7_n_0
    );
min_ctr1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => tx_length(0),
      I2 => tx_length(1),
      I3 => \^q\(1),
      O => min_ctr1_carry_i_8_n_0
    );
min_ctr1_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tx_length(15),
      I1 => \^q\(15),
      I2 => tx_length(14),
      I3 => \^q\(14),
      O => min_ctr1_carry_i_9_n_0
    );
\min_ctr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(0),
      Q => \^q\(0),
      S => RST_ACTIVE
    );
\min_ctr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(10),
      Q => \^q\(10),
      S => RST_ACTIVE
    );
\min_ctr_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(11),
      Q => \^q\(11),
      S => RST_ACTIVE
    );
\min_ctr_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(12),
      Q => \^q\(12),
      S => RST_ACTIVE
    );
\min_ctr_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(13),
      Q => \^q\(13),
      S => RST_ACTIVE
    );
\min_ctr_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(14),
      Q => \^q\(14),
      S => RST_ACTIVE
    );
\min_ctr_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(15),
      Q => \^q\(15),
      S => RST_ACTIVE
    );
\min_ctr_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(16),
      Q => \^q\(16),
      S => RST_ACTIVE
    );
\min_ctr_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(17),
      Q => \^q\(17),
      S => RST_ACTIVE
    );
\min_ctr_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(18),
      Q => \^q\(18),
      S => RST_ACTIVE
    );
\min_ctr_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(19),
      Q => \^q\(19),
      S => RST_ACTIVE
    );
\min_ctr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(1),
      Q => \^q\(1),
      S => RST_ACTIVE
    );
\min_ctr_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(20),
      Q => \^q\(20),
      S => RST_ACTIVE
    );
\min_ctr_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(21),
      Q => \^q\(21),
      S => RST_ACTIVE
    );
\min_ctr_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(22),
      Q => \^q\(22),
      S => RST_ACTIVE
    );
\min_ctr_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(23),
      Q => \^q\(23),
      S => RST_ACTIVE
    );
\min_ctr_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(24),
      Q => \^q\(24),
      S => RST_ACTIVE
    );
\min_ctr_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(25),
      Q => \^q\(25),
      S => RST_ACTIVE
    );
\min_ctr_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(26),
      Q => \^q\(26),
      S => RST_ACTIVE
    );
\min_ctr_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(27),
      Q => \^q\(27),
      S => RST_ACTIVE
    );
\min_ctr_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(28),
      Q => \^q\(28),
      S => RST_ACTIVE
    );
\min_ctr_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(29),
      Q => \^q\(29),
      S => RST_ACTIVE
    );
\min_ctr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(2),
      Q => \^q\(2),
      S => RST_ACTIVE
    );
\min_ctr_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(30),
      Q => \^q\(30),
      S => RST_ACTIVE
    );
\min_ctr_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(31),
      Q => \^q\(31),
      S => RST_ACTIVE
    );
\min_ctr_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(32),
      Q => \^q\(32),
      S => RST_ACTIVE
    );
\min_ctr_reg[33]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(33),
      Q => \^q\(33),
      S => RST_ACTIVE
    );
\min_ctr_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(34),
      Q => \^q\(34),
      S => RST_ACTIVE
    );
\min_ctr_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(35),
      Q => \^q\(35),
      S => RST_ACTIVE
    );
\min_ctr_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(36),
      Q => \^q\(36),
      S => RST_ACTIVE
    );
\min_ctr_reg[37]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(37),
      Q => \^q\(37),
      S => RST_ACTIVE
    );
\min_ctr_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(38),
      Q => \^q\(38),
      S => RST_ACTIVE
    );
\min_ctr_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(39),
      Q => \^q\(39),
      S => RST_ACTIVE
    );
\min_ctr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(3),
      Q => \^q\(3),
      S => RST_ACTIVE
    );
\min_ctr_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(40),
      Q => \^q\(40),
      S => RST_ACTIVE
    );
\min_ctr_reg[41]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(41),
      Q => \^q\(41),
      S => RST_ACTIVE
    );
\min_ctr_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(42),
      Q => \^q\(42),
      S => RST_ACTIVE
    );
\min_ctr_reg[43]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(43),
      Q => \^q\(43),
      S => RST_ACTIVE
    );
\min_ctr_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(44),
      Q => \^q\(44),
      S => RST_ACTIVE
    );
\min_ctr_reg[45]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(45),
      Q => \^q\(45),
      S => RST_ACTIVE
    );
\min_ctr_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(46),
      Q => \^q\(46),
      S => RST_ACTIVE
    );
\min_ctr_reg[47]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(47),
      Q => \^q\(47),
      S => RST_ACTIVE
    );
\min_ctr_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(48),
      Q => \^q\(48),
      S => RST_ACTIVE
    );
\min_ctr_reg[49]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(49),
      Q => \^q\(49),
      S => RST_ACTIVE
    );
\min_ctr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(4),
      Q => \^q\(4),
      S => RST_ACTIVE
    );
\min_ctr_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(50),
      Q => \^q\(50),
      S => RST_ACTIVE
    );
\min_ctr_reg[51]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(51),
      Q => \^q\(51),
      S => RST_ACTIVE
    );
\min_ctr_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(52),
      Q => \^q\(52),
      S => RST_ACTIVE
    );
\min_ctr_reg[53]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(53),
      Q => \^q\(53),
      S => RST_ACTIVE
    );
\min_ctr_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(54),
      Q => \^q\(54),
      S => RST_ACTIVE
    );
\min_ctr_reg[55]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(55),
      Q => \^q\(55),
      S => RST_ACTIVE
    );
\min_ctr_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(56),
      Q => \^q\(56),
      S => RST_ACTIVE
    );
\min_ctr_reg[57]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(57),
      Q => \^q\(57),
      S => RST_ACTIVE
    );
\min_ctr_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(58),
      Q => \^q\(58),
      S => RST_ACTIVE
    );
\min_ctr_reg[59]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(59),
      Q => \^q\(59),
      S => RST_ACTIVE
    );
\min_ctr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(5),
      Q => \^q\(5),
      S => RST_ACTIVE
    );
\min_ctr_reg[60]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(60),
      Q => \^q\(60),
      S => RST_ACTIVE
    );
\min_ctr_reg[61]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(61),
      Q => \^q\(61),
      S => RST_ACTIVE
    );
\min_ctr_reg[62]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(62),
      Q => \^q\(62),
      S => RST_ACTIVE
    );
\min_ctr_reg[63]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(63),
      Q => \^q\(63),
      S => RST_ACTIVE
    );
\min_ctr_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(6),
      Q => \^q\(6),
      S => RST_ACTIVE
    );
\min_ctr_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(7),
      Q => \^q\(7),
      S => RST_ACTIVE
    );
\min_ctr_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(8),
      Q => \^q\(8),
      S => RST_ACTIVE
    );
\min_ctr_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => min_ctr0,
      D => tx_length(9),
      Q => \^q\(9),
      S => RST_ACTIVE
    );
tx_length_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => tx_length_carry_n_0,
      CO(6) => tx_length_carry_n_1,
      CO(5) => tx_length_carry_n_2,
      CO(4) => tx_length_carry_n_3,
      CO(3) => tx_length_carry_n_4,
      CO(2) => tx_length_carry_n_5,
      CO(1) => tx_length_carry_n_6,
      CO(0) => tx_length_carry_n_7,
      DI(7 downto 0) => counter_reg(7 downto 0),
      O(7 downto 0) => tx_length(7 downto 0),
      S(7) => fifo_minmax_n_57,
      S(6) => fifo_minmax_n_58,
      S(5) => fifo_minmax_n_59,
      S(4) => fifo_minmax_n_60,
      S(3) => fifo_minmax_n_61,
      S(2) => fifo_minmax_n_62,
      S(1) => fifo_minmax_n_63,
      S(0) => fifo_minmax_n_64
    );
\tx_length_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => tx_length_carry_n_0,
      CI_TOP => '0',
      CO(7) => \tx_length_carry__0_n_0\,
      CO(6) => \tx_length_carry__0_n_1\,
      CO(5) => \tx_length_carry__0_n_2\,
      CO(4) => \tx_length_carry__0_n_3\,
      CO(3) => \tx_length_carry__0_n_4\,
      CO(2) => \tx_length_carry__0_n_5\,
      CO(1) => \tx_length_carry__0_n_6\,
      CO(0) => \tx_length_carry__0_n_7\,
      DI(7 downto 0) => counter_reg(15 downto 8),
      O(7 downto 0) => tx_length(15 downto 8),
      S(7) => fifo_minmax_n_49,
      S(6) => fifo_minmax_n_50,
      S(5) => fifo_minmax_n_51,
      S(4) => fifo_minmax_n_52,
      S(3) => fifo_minmax_n_53,
      S(2) => fifo_minmax_n_54,
      S(1) => fifo_minmax_n_55,
      S(0) => fifo_minmax_n_56
    );
\tx_length_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tx_length_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \tx_length_carry__1_n_0\,
      CO(6) => \tx_length_carry__1_n_1\,
      CO(5) => \tx_length_carry__1_n_2\,
      CO(4) => \tx_length_carry__1_n_3\,
      CO(3) => \tx_length_carry__1_n_4\,
      CO(2) => \tx_length_carry__1_n_5\,
      CO(1) => \tx_length_carry__1_n_6\,
      CO(0) => \tx_length_carry__1_n_7\,
      DI(7 downto 0) => counter_reg(23 downto 16),
      O(7 downto 0) => tx_length(23 downto 16),
      S(7) => fifo_minmax_n_41,
      S(6) => fifo_minmax_n_42,
      S(5) => fifo_minmax_n_43,
      S(4) => fifo_minmax_n_44,
      S(3) => fifo_minmax_n_45,
      S(2) => fifo_minmax_n_46,
      S(1) => fifo_minmax_n_47,
      S(0) => fifo_minmax_n_48
    );
\tx_length_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tx_length_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \tx_length_carry__2_n_0\,
      CO(6) => \tx_length_carry__2_n_1\,
      CO(5) => \tx_length_carry__2_n_2\,
      CO(4) => \tx_length_carry__2_n_3\,
      CO(3) => \tx_length_carry__2_n_4\,
      CO(2) => \tx_length_carry__2_n_5\,
      CO(1) => \tx_length_carry__2_n_6\,
      CO(0) => \tx_length_carry__2_n_7\,
      DI(7 downto 0) => counter_reg(31 downto 24),
      O(7 downto 0) => tx_length(31 downto 24),
      S(7) => fifo_minmax_n_33,
      S(6) => fifo_minmax_n_34,
      S(5) => fifo_minmax_n_35,
      S(4) => fifo_minmax_n_36,
      S(3) => fifo_minmax_n_37,
      S(2) => fifo_minmax_n_38,
      S(1) => fifo_minmax_n_39,
      S(0) => fifo_minmax_n_40
    );
\tx_length_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tx_length_carry__2_n_0\,
      CI_TOP => '0',
      CO(7) => \tx_length_carry__3_n_0\,
      CO(6) => \tx_length_carry__3_n_1\,
      CO(5) => \tx_length_carry__3_n_2\,
      CO(4) => \tx_length_carry__3_n_3\,
      CO(3) => \tx_length_carry__3_n_4\,
      CO(2) => \tx_length_carry__3_n_5\,
      CO(1) => \tx_length_carry__3_n_6\,
      CO(0) => \tx_length_carry__3_n_7\,
      DI(7 downto 0) => counter_reg(39 downto 32),
      O(7 downto 0) => tx_length(39 downto 32),
      S(7) => fifo_minmax_n_25,
      S(6) => fifo_minmax_n_26,
      S(5) => fifo_minmax_n_27,
      S(4) => fifo_minmax_n_28,
      S(3) => fifo_minmax_n_29,
      S(2) => fifo_minmax_n_30,
      S(1) => fifo_minmax_n_31,
      S(0) => fifo_minmax_n_32
    );
\tx_length_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \tx_length_carry__3_n_0\,
      CI_TOP => '0',
      CO(7) => \tx_length_carry__4_n_0\,
      CO(6) => \tx_length_carry__4_n_1\,
      CO(5) => \tx_length_carry__4_n_2\,
      CO(4) => \tx_length_carry__4_n_3\,
      CO(3) => \tx_length_carry__4_n_4\,
      CO(2) => \tx_length_carry__4_n_5\,
      CO(1) => \tx_length_carry__4_n_6\,
      CO(0) => \tx_length_carry__4_n_7\,
      DI(7 downto 0) => counter_reg(47 downto 40),
      O(7 downto 0) => tx_length(47 downto 40),
      S(7) => fifo_minmax_n_17,
      S(6) => fifo_minmax_n_18,
      S(5) => fifo_minmax_n_19,
      S(4) => fifo_minmax_n_20,
      S(3) => fifo_minmax_n_21,
      S(2) => fifo_minmax_n_22,
      S(1) => fifo_minmax_n_23,
      S(0) => fifo_minmax_n_24
    );
\tx_length_carry__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \tx_length_carry__4_n_0\,
      CI_TOP => '0',
      CO(7) => \tx_length_carry__5_n_0\,
      CO(6) => \tx_length_carry__5_n_1\,
      CO(5) => \tx_length_carry__5_n_2\,
      CO(4) => \tx_length_carry__5_n_3\,
      CO(3) => \tx_length_carry__5_n_4\,
      CO(2) => \tx_length_carry__5_n_5\,
      CO(1) => \tx_length_carry__5_n_6\,
      CO(0) => \tx_length_carry__5_n_7\,
      DI(7 downto 0) => counter_reg(55 downto 48),
      O(7 downto 0) => tx_length(55 downto 48),
      S(7) => fifo_minmax_n_9,
      S(6) => fifo_minmax_n_10,
      S(5) => fifo_minmax_n_11,
      S(4) => fifo_minmax_n_12,
      S(3) => fifo_minmax_n_13,
      S(2) => fifo_minmax_n_14,
      S(1) => fifo_minmax_n_15,
      S(0) => fifo_minmax_n_16
    );
\tx_length_carry__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \tx_length_carry__5_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_tx_length_carry__6_CO_UNCONNECTED\(7),
      CO(6) => \tx_length_carry__6_n_1\,
      CO(5) => \tx_length_carry__6_n_2\,
      CO(4) => \tx_length_carry__6_n_3\,
      CO(3) => \tx_length_carry__6_n_4\,
      CO(2) => \tx_length_carry__6_n_5\,
      CO(1) => \tx_length_carry__6_n_6\,
      CO(0) => \tx_length_carry__6_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => counter_reg(62 downto 56),
      O(7 downto 0) => tx_length(63 downto 56),
      S(7) => fifo_minmax_n_1,
      S(6) => fifo_minmax_n_2,
      S(5) => fifo_minmax_n_3,
      S(4) => fifo_minmax_n_4,
      S(3) => fifo_minmax_n_5,
      S(2) => fifo_minmax_n_6,
      S(1) => fifo_minmax_n_7,
      S(0) => fifo_minmax_n_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timestamper is
  port (
    trace_data : out STD_LOGIC_VECTOR ( 55 downto 0 );
    trace_valid : out STD_LOGIC;
    trace_clk : in STD_LOGIC;
    trace_read : in STD_LOGIC;
    trace_counter_overflow : in STD_LOGIC;
    dest_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trace_counter : in STD_LOGIC_VECTOR ( 44 downto 0 );
    \event_i_buf_reg[52]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trace_rst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timestamper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timestamper is
  signal error : STD_LOGIC;
  signal error_write : STD_LOGIC;
  signal event_i : STD_LOGIC_VECTOR ( 46 to 46 );
  signal event_i_buf : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal \event_i_buf[49]_i_1_n_0\ : STD_LOGIC;
  signal \event_i_buf[50]_i_1_n_0\ : STD_LOGIC;
  signal \event_i_buf[51]_i_1_n_0\ : STD_LOGIC;
  signal \event_i_buf[52]_i_1_n_0\ : STD_LOGIC;
  signal \event_i_buf[53]_i_1_n_0\ : STD_LOGIC;
  signal \event_i_buf[53]_i_2_n_0\ : STD_LOGIC;
  signal event_valid_i : STD_LOGIC;
  signal fifo_i_n_57 : STD_LOGIC;
  signal fifo_i_n_58 : STD_LOGIC;
  signal fifo_i_n_60 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal wr_rst_busy : STD_LOGIC;
  signal \write__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \event_i_buf[46]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \event_i_buf[51]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \event_i_buf[52]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \event_i_buf[53]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \event_i_buf[53]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of event_valid_i_i_1 : label is "soft_lutpair71";
begin
error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => fifo_i_n_60,
      Q => error,
      R => fifo_i_n_57
    );
error_write_reg: unisim.vcomponents.FDSE
     port map (
      C => trace_clk,
      CE => '1',
      D => fifo_i_n_58,
      Q => error_write,
      S => fifo_i_n_57
    );
\event_i_buf[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dest_out(2),
      I1 => dest_out(0),
      I2 => dest_out(1),
      I3 => dest_out(3),
      O => event_i(46)
    );
\event_i_buf[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \event_i_buf_reg[52]_0\(0),
      I1 => dest_out(0),
      O => \event_i_buf[49]_i_1_n_0\
    );
\event_i_buf[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \event_i_buf_reg[52]_0\(1),
      I1 => dest_out(1),
      O => \event_i_buf[50]_i_1_n_0\
    );
\event_i_buf[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \event_i_buf_reg[52]_0\(2),
      I1 => dest_out(2),
      O => \event_i_buf[51]_i_1_n_0\
    );
\event_i_buf[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \event_i_buf_reg[52]_0\(3),
      I1 => dest_out(3),
      O => \event_i_buf[52]_i_1_n_0\
    );
\event_i_buf[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => dest_out(3),
      I1 => dest_out(2),
      I2 => dest_out(1),
      I3 => \event_i_buf[53]_i_2_n_0\,
      I4 => dest_out(0),
      O => \event_i_buf[53]_i_1_n_0\
    );
\event_i_buf[53]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \event_i_buf_reg[52]_0\(3),
      I1 => \event_i_buf_reg[52]_0\(1),
      I2 => \event_i_buf_reg[52]_0\(0),
      I3 => \event_i_buf_reg[52]_0\(2),
      O => \event_i_buf[53]_i_2_n_0\
    );
\event_i_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(0),
      Q => event_i_buf(0),
      R => '0'
    );
\event_i_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(10),
      Q => event_i_buf(10),
      R => '0'
    );
\event_i_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(11),
      Q => event_i_buf(11),
      R => '0'
    );
\event_i_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(12),
      Q => event_i_buf(12),
      R => '0'
    );
\event_i_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(13),
      Q => event_i_buf(13),
      R => '0'
    );
\event_i_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(14),
      Q => event_i_buf(14),
      R => '0'
    );
\event_i_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(15),
      Q => event_i_buf(15),
      R => '0'
    );
\event_i_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(16),
      Q => event_i_buf(16),
      R => '0'
    );
\event_i_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(17),
      Q => event_i_buf(17),
      R => '0'
    );
\event_i_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(18),
      Q => event_i_buf(18),
      R => '0'
    );
\event_i_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(19),
      Q => event_i_buf(19),
      R => '0'
    );
\event_i_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(1),
      Q => event_i_buf(1),
      R => '0'
    );
\event_i_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(20),
      Q => event_i_buf(20),
      R => '0'
    );
\event_i_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(21),
      Q => event_i_buf(21),
      R => '0'
    );
\event_i_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(22),
      Q => event_i_buf(22),
      R => '0'
    );
\event_i_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(23),
      Q => event_i_buf(23),
      R => '0'
    );
\event_i_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(24),
      Q => event_i_buf(24),
      R => '0'
    );
\event_i_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(25),
      Q => event_i_buf(25),
      R => '0'
    );
\event_i_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(26),
      Q => event_i_buf(26),
      R => '0'
    );
\event_i_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(27),
      Q => event_i_buf(27),
      R => '0'
    );
\event_i_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(28),
      Q => event_i_buf(28),
      R => '0'
    );
\event_i_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(29),
      Q => event_i_buf(29),
      R => '0'
    );
\event_i_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(2),
      Q => event_i_buf(2),
      R => '0'
    );
\event_i_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(30),
      Q => event_i_buf(30),
      R => '0'
    );
\event_i_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(31),
      Q => event_i_buf(31),
      R => '0'
    );
\event_i_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(32),
      Q => event_i_buf(32),
      R => '0'
    );
\event_i_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(33),
      Q => event_i_buf(33),
      R => '0'
    );
\event_i_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(34),
      Q => event_i_buf(34),
      R => '0'
    );
\event_i_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(35),
      Q => event_i_buf(35),
      R => '0'
    );
\event_i_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(36),
      Q => event_i_buf(36),
      R => '0'
    );
\event_i_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(37),
      Q => event_i_buf(37),
      R => '0'
    );
\event_i_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(38),
      Q => event_i_buf(38),
      R => '0'
    );
\event_i_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(39),
      Q => event_i_buf(39),
      R => '0'
    );
\event_i_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(3),
      Q => event_i_buf(3),
      R => '0'
    );
\event_i_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(40),
      Q => event_i_buf(40),
      R => '0'
    );
\event_i_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(41),
      Q => event_i_buf(41),
      R => '0'
    );
\event_i_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(42),
      Q => event_i_buf(42),
      R => '0'
    );
\event_i_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(43),
      Q => event_i_buf(43),
      R => '0'
    );
\event_i_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(44),
      Q => event_i_buf(44),
      R => '0'
    );
\event_i_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => dest_out(0),
      Q => event_i_buf(45),
      R => '0'
    );
\event_i_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => event_i(46),
      Q => event_i_buf(46),
      R => '0'
    );
\event_i_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => \event_i_buf[49]_i_1_n_0\,
      Q => event_i_buf(49),
      R => '0'
    );
\event_i_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(4),
      Q => event_i_buf(4),
      R => '0'
    );
\event_i_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => \event_i_buf[50]_i_1_n_0\,
      Q => event_i_buf(50),
      R => '0'
    );
\event_i_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => \event_i_buf[51]_i_1_n_0\,
      Q => event_i_buf(51),
      R => '0'
    );
\event_i_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => \event_i_buf[52]_i_1_n_0\,
      Q => event_i_buf(52),
      R => '0'
    );
\event_i_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => \event_i_buf[53]_i_1_n_0\,
      Q => event_i_buf(53),
      R => '0'
    );
\event_i_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter_overflow,
      Q => event_i_buf(54),
      R => '0'
    );
\event_i_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(5),
      Q => event_i_buf(5),
      R => '0'
    );
\event_i_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(6),
      Q => event_i_buf(6),
      R => '0'
    );
\event_i_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(7),
      Q => event_i_buf(7),
      R => '0'
    );
\event_i_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(8),
      Q => event_i_buf(8),
      R => '0'
    );
\event_i_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => trace_counter(9),
      Q => event_i_buf(9),
      R => '0'
    );
event_valid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dest_out(2),
      I1 => dest_out(0),
      I2 => \event_i_buf[53]_i_2_n_0\,
      I3 => dest_out(1),
      I4 => dest_out(3),
      O => p_1_in
    );
event_valid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => p_1_in,
      Q => event_valid_i,
      R => '0'
    );
fifo_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i__parameterized0\
     port map (
      din(52 downto 47) => event_i_buf(54 downto 49),
      din(46 downto 0) => event_i_buf(46 downto 0),
      error => error,
      error_write => error_write,
      error_write_reg => fifo_i_n_58,
      event_valid_i => event_valid_i,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => fifo_i_n_60,
      rst => fifo_i_n_57,
      trace_clk => trace_clk,
      trace_data(55 downto 0) => trace_data(55 downto 0),
      trace_read => trace_read,
      trace_rst => trace_rst,
      trace_valid => trace_valid,
      wr_en => \write__0\,
      wr_rst_busy => wr_rst_busy
    );
write: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => error_write,
      I1 => error,
      I2 => event_valid_i,
      I3 => wr_rst_busy,
      O => \write__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accel_counters is
  port (
    empty : out STD_LOGIC;
    ip_cur_tranx_reg : out STD_LOGIC_VECTOR ( 63 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \max_ctr_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \sample_ctr_val_reg[32]\ : out STD_LOGIC;
    \sample_ctr_val_reg[33]\ : out STD_LOGIC;
    \sample_ctr_val_reg[34]\ : out STD_LOGIC;
    \sample_ctr_val_reg[35]\ : out STD_LOGIC;
    \sample_ctr_val_reg[36]\ : out STD_LOGIC;
    \sample_ctr_val_reg[37]\ : out STD_LOGIC;
    \sample_ctr_val_reg[38]\ : out STD_LOGIC;
    \sample_ctr_val_reg[39]\ : out STD_LOGIC;
    \sample_ctr_val_reg[40]\ : out STD_LOGIC;
    \sample_ctr_val_reg[41]\ : out STD_LOGIC;
    \sample_ctr_val_reg[42]\ : out STD_LOGIC;
    \sample_ctr_val_reg[43]\ : out STD_LOGIC;
    \sample_ctr_val_reg[44]\ : out STD_LOGIC;
    \sample_ctr_val_reg[45]\ : out STD_LOGIC;
    \sample_ctr_val_reg[46]\ : out STD_LOGIC;
    \sample_ctr_val_reg[47]\ : out STD_LOGIC;
    \sample_ctr_val_reg[48]\ : out STD_LOGIC;
    \sample_ctr_val_reg[49]\ : out STD_LOGIC;
    \sample_ctr_val_reg[50]\ : out STD_LOGIC;
    \sample_ctr_val_reg[51]\ : out STD_LOGIC;
    \sample_ctr_val_reg[52]\ : out STD_LOGIC;
    \sample_ctr_val_reg[53]\ : out STD_LOGIC;
    \sample_ctr_val_reg[54]\ : out STD_LOGIC;
    \sample_ctr_val_reg[55]\ : out STD_LOGIC;
    \sample_ctr_val_reg[56]\ : out STD_LOGIC;
    \sample_ctr_val_reg[57]\ : out STD_LOGIC;
    \sample_ctr_val_reg[58]\ : out STD_LOGIC;
    \sample_ctr_val_reg[59]\ : out STD_LOGIC;
    \sample_ctr_val_reg[60]\ : out STD_LOGIC;
    \sample_ctr_val_reg[61]\ : out STD_LOGIC;
    \sample_ctr_val_reg[62]\ : out STD_LOGIC;
    \sample_ctr_val_reg[63]\ : out STD_LOGIC;
    \ip_exec_count_reg[0]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[32]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[1]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[33]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[2]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[34]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[3]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[35]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[4]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[36]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[5]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[37]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[6]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[38]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[7]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[39]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[8]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[40]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[9]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[41]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[10]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[42]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[11]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[43]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[12]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[44]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[13]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[45]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[14]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[46]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[15]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[47]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[16]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[48]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[17]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[49]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[18]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[50]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[19]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[51]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[20]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[52]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[21]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[53]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[22]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[54]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[23]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[55]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[24]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[56]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[25]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[57]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[26]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[58]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[27]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[59]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[28]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[60]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[29]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[61]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[30]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[62]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[31]_0\ : out STD_LOGIC;
    \ip_exec_count_reg[63]_0\ : out STD_LOGIC;
    \sample_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    RST_ACTIVE : in STD_LOGIC;
    mon_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ip_cur_tranx_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ip_cur_tranx_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ip_cur_tranx_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ip_cur_tranx_reg[39]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ip_cur_tranx_reg[47]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ip_cur_tranx_reg[55]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ip_cur_tranx_reg[63]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ip_exec_count0 : in STD_LOGIC;
    ip_start_count0 : in STD_LOGIC;
    cnt_enabled_reg : in STD_LOGIC;
    start_pulse : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    dataflow_en : in STD_LOGIC;
    ap_continue_reg : in STD_LOGIC;
    slv_reg_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ip_max_parallel_tranx_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accel_counters;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accel_counters is
  signal data13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ip_cur_tranx[0]_i_1_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_22_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_23_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_24_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_25_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_26_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_27_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_28_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_29_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_30_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_31_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_32_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_33_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_34_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_35_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_3_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_4_n_0\ : STD_LOGIC;
  signal \ip_cur_tranx[0]_i_5_n_0\ : STD_LOGIC;
  signal \^ip_cur_tranx_reg\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \ip_cycles_avg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[0]_i_3_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[0]_i_4_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[0]_i_5_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[0]_i_6_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[0]_i_7_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[0]_i_8_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[0]_i_9_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[16]_i_2_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[16]_i_3_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[16]_i_4_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[16]_i_5_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[16]_i_6_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[16]_i_7_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[16]_i_8_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[16]_i_9_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[24]_i_2_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[24]_i_3_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[24]_i_4_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[24]_i_5_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[24]_i_6_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[24]_i_7_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[24]_i_8_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[24]_i_9_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[32]_i_2_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[32]_i_3_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[32]_i_4_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[32]_i_5_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[32]_i_6_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[32]_i_7_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[32]_i_8_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[32]_i_9_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[40]_i_2_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[40]_i_3_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[40]_i_4_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[40]_i_5_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[40]_i_6_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[40]_i_7_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[40]_i_8_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[40]_i_9_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[48]_i_2_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[48]_i_3_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[48]_i_4_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[48]_i_5_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[48]_i_6_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[48]_i_7_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[48]_i_8_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[48]_i_9_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[56]_i_2_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[56]_i_3_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[56]_i_4_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[56]_i_5_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[56]_i_6_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[56]_i_7_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[56]_i_8_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[56]_i_9_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[8]_i_2_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[8]_i_3_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[8]_i_4_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[8]_i_5_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[8]_i_6_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[8]_i_7_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[8]_i_8_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg[8]_i_9_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[32]_i_1_n_10\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[32]_i_1_n_11\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[32]_i_1_n_8\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[32]_i_1_n_9\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[40]_i_1_n_10\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[40]_i_1_n_11\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[40]_i_1_n_8\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[40]_i_1_n_9\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[48]_i_1_n_10\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[48]_i_1_n_11\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[48]_i_1_n_8\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[48]_i_1_n_9\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[56]_i_1_n_10\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[56]_i_1_n_11\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[56]_i_1_n_12\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[56]_i_1_n_8\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[56]_i_1_n_9\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \ip_cycles_avg_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[31]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ip_cycles_avg_reg_n_0_[9]\ : STD_LOGIC;
  signal \ip_exec_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \ip_exec_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ip_exec_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \ip_exec_count_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \ip_exec_count_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \ip_exec_count_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \ip_exec_count_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \ip_exec_count_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \ip_exec_count_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \ip_exec_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \ip_exec_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \ip_exec_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \ip_exec_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \ip_exec_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \ip_exec_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \ip_exec_count_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \ip_exec_count_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \ip_exec_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ip_exec_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \ip_exec_count_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \ip_exec_count_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \ip_exec_count_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \ip_exec_count_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \ip_exec_count_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \ip_exec_count_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \ip_exec_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \ip_exec_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \ip_exec_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \ip_exec_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \ip_exec_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \ip_exec_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \ip_exec_count_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \ip_exec_count_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \ip_exec_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ip_exec_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \ip_exec_count_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \ip_exec_count_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \ip_exec_count_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \ip_exec_count_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \ip_exec_count_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \ip_exec_count_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \ip_exec_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \ip_exec_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \ip_exec_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \ip_exec_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \ip_exec_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \ip_exec_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \ip_exec_count_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \ip_exec_count_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \ip_exec_count_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \ip_exec_count_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \ip_exec_count_reg[32]_i_1_n_10\ : STD_LOGIC;
  signal \ip_exec_count_reg[32]_i_1_n_11\ : STD_LOGIC;
  signal \ip_exec_count_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \ip_exec_count_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \ip_exec_count_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \ip_exec_count_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \ip_exec_count_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \ip_exec_count_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \ip_exec_count_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \ip_exec_count_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \ip_exec_count_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \ip_exec_count_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \ip_exec_count_reg[32]_i_1_n_8\ : STD_LOGIC;
  signal \ip_exec_count_reg[32]_i_1_n_9\ : STD_LOGIC;
  signal \ip_exec_count_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \ip_exec_count_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \ip_exec_count_reg[40]_i_1_n_10\ : STD_LOGIC;
  signal \ip_exec_count_reg[40]_i_1_n_11\ : STD_LOGIC;
  signal \ip_exec_count_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \ip_exec_count_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \ip_exec_count_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \ip_exec_count_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \ip_exec_count_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \ip_exec_count_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \ip_exec_count_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \ip_exec_count_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \ip_exec_count_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \ip_exec_count_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \ip_exec_count_reg[40]_i_1_n_8\ : STD_LOGIC;
  signal \ip_exec_count_reg[40]_i_1_n_9\ : STD_LOGIC;
  signal \ip_exec_count_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \ip_exec_count_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \ip_exec_count_reg[48]_i_1_n_10\ : STD_LOGIC;
  signal \ip_exec_count_reg[48]_i_1_n_11\ : STD_LOGIC;
  signal \ip_exec_count_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \ip_exec_count_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \ip_exec_count_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \ip_exec_count_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \ip_exec_count_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \ip_exec_count_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \ip_exec_count_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \ip_exec_count_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \ip_exec_count_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \ip_exec_count_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \ip_exec_count_reg[48]_i_1_n_8\ : STD_LOGIC;
  signal \ip_exec_count_reg[48]_i_1_n_9\ : STD_LOGIC;
  signal \ip_exec_count_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \ip_exec_count_reg[56]_i_1_n_10\ : STD_LOGIC;
  signal \ip_exec_count_reg[56]_i_1_n_11\ : STD_LOGIC;
  signal \ip_exec_count_reg[56]_i_1_n_12\ : STD_LOGIC;
  signal \ip_exec_count_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \ip_exec_count_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \ip_exec_count_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \ip_exec_count_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \ip_exec_count_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \ip_exec_count_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \ip_exec_count_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \ip_exec_count_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \ip_exec_count_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \ip_exec_count_reg[56]_i_1_n_8\ : STD_LOGIC;
  signal \ip_exec_count_reg[56]_i_1_n_9\ : STD_LOGIC;
  signal \ip_exec_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ip_exec_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ip_exec_count_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \ip_exec_count_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \ip_exec_count_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \ip_exec_count_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \ip_exec_count_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \ip_exec_count_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \ip_exec_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ip_exec_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ip_exec_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ip_exec_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ip_exec_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ip_exec_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \ip_exec_count_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \ip_exec_count_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \ip_exec_count_reg_n_0_[9]\ : STD_LOGIC;
  signal \ip_idle_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ip_idle_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ip_idle_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ip_idle_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ip_idle_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \ip_idle_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \ip_idle_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \ip_idle_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \ip_idle_carry__0_n_0\ : STD_LOGIC;
  signal \ip_idle_carry__0_n_1\ : STD_LOGIC;
  signal \ip_idle_carry__0_n_2\ : STD_LOGIC;
  signal \ip_idle_carry__0_n_3\ : STD_LOGIC;
  signal \ip_idle_carry__0_n_4\ : STD_LOGIC;
  signal \ip_idle_carry__0_n_5\ : STD_LOGIC;
  signal \ip_idle_carry__0_n_6\ : STD_LOGIC;
  signal \ip_idle_carry__0_n_7\ : STD_LOGIC;
  signal \ip_idle_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \ip_idle_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \ip_idle_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \ip_idle_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \ip_idle_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \ip_idle_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \ip_idle_carry__1_n_3\ : STD_LOGIC;
  signal \ip_idle_carry__1_n_4\ : STD_LOGIC;
  signal \ip_idle_carry__1_n_5\ : STD_LOGIC;
  signal \ip_idle_carry__1_n_6\ : STD_LOGIC;
  signal \ip_idle_carry__1_n_7\ : STD_LOGIC;
  signal ip_idle_carry_i_1_n_0 : STD_LOGIC;
  signal ip_idle_carry_i_2_n_0 : STD_LOGIC;
  signal ip_idle_carry_i_3_n_0 : STD_LOGIC;
  signal ip_idle_carry_i_4_n_0 : STD_LOGIC;
  signal ip_idle_carry_i_5_n_0 : STD_LOGIC;
  signal ip_idle_carry_i_6_n_0 : STD_LOGIC;
  signal ip_idle_carry_i_7_n_0 : STD_LOGIC;
  signal ip_idle_carry_i_8_n_0 : STD_LOGIC;
  signal ip_idle_carry_n_0 : STD_LOGIC;
  signal ip_idle_carry_n_1 : STD_LOGIC;
  signal ip_idle_carry_n_2 : STD_LOGIC;
  signal ip_idle_carry_n_3 : STD_LOGIC;
  signal ip_idle_carry_n_4 : STD_LOGIC;
  signal ip_idle_carry_n_5 : STD_LOGIC;
  signal ip_idle_carry_n_6 : STD_LOGIC;
  signal ip_idle_carry_n_7 : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_n_1\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_n_2\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_n_3\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_n_4\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_n_5\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_n_6\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__0_n_7\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_n_1\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_n_2\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_n_3\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_n_4\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_n_5\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_n_6\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__1_n_7\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_i_15_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_i_16_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_n_0\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_n_1\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_n_2\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_n_3\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_n_4\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_n_5\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_n_6\ : STD_LOGIC;
  signal \ip_max_parallel_tranx1_carry__2_n_7\ : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_i_10_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_i_11_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_i_12_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_i_13_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_i_14_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_i_15_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_i_16_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_i_1_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_i_2_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_i_3_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_i_4_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_i_5_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_i_6_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_i_7_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_i_8_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_i_9_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_n_0 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_n_1 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_n_2 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_n_3 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_n_4 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_n_5 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_n_6 : STD_LOGIC;
  signal ip_max_parallel_tranx1_carry_n_7 : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[0]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[10]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[11]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[12]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[13]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[14]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[15]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[16]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[17]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[18]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[19]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[1]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[20]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[21]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[22]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[23]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[24]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[25]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[26]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[27]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[28]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[29]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[2]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[30]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[31]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[3]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[4]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[5]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[6]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[7]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[8]\ : STD_LOGIC;
  signal \ip_max_parallel_tranx_reg_n_0_[9]\ : STD_LOGIC;
  signal \ip_start_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \ip_start_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ip_start_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \ip_start_count_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \ip_start_count_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \ip_start_count_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \ip_start_count_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \ip_start_count_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \ip_start_count_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \ip_start_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \ip_start_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \ip_start_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \ip_start_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \ip_start_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \ip_start_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \ip_start_count_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \ip_start_count_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \ip_start_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ip_start_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \ip_start_count_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \ip_start_count_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \ip_start_count_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \ip_start_count_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \ip_start_count_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \ip_start_count_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \ip_start_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \ip_start_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \ip_start_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \ip_start_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \ip_start_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \ip_start_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \ip_start_count_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \ip_start_count_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \ip_start_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ip_start_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \ip_start_count_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \ip_start_count_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \ip_start_count_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \ip_start_count_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \ip_start_count_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \ip_start_count_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \ip_start_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \ip_start_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \ip_start_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \ip_start_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \ip_start_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \ip_start_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \ip_start_count_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \ip_start_count_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \ip_start_count_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \ip_start_count_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \ip_start_count_reg[32]_i_1_n_10\ : STD_LOGIC;
  signal \ip_start_count_reg[32]_i_1_n_11\ : STD_LOGIC;
  signal \ip_start_count_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \ip_start_count_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \ip_start_count_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \ip_start_count_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \ip_start_count_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \ip_start_count_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \ip_start_count_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \ip_start_count_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \ip_start_count_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \ip_start_count_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \ip_start_count_reg[32]_i_1_n_8\ : STD_LOGIC;
  signal \ip_start_count_reg[32]_i_1_n_9\ : STD_LOGIC;
  signal \ip_start_count_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \ip_start_count_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \ip_start_count_reg[40]_i_1_n_10\ : STD_LOGIC;
  signal \ip_start_count_reg[40]_i_1_n_11\ : STD_LOGIC;
  signal \ip_start_count_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \ip_start_count_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \ip_start_count_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \ip_start_count_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \ip_start_count_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \ip_start_count_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \ip_start_count_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \ip_start_count_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \ip_start_count_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \ip_start_count_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \ip_start_count_reg[40]_i_1_n_8\ : STD_LOGIC;
  signal \ip_start_count_reg[40]_i_1_n_9\ : STD_LOGIC;
  signal \ip_start_count_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \ip_start_count_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \ip_start_count_reg[48]_i_1_n_10\ : STD_LOGIC;
  signal \ip_start_count_reg[48]_i_1_n_11\ : STD_LOGIC;
  signal \ip_start_count_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \ip_start_count_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \ip_start_count_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \ip_start_count_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \ip_start_count_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \ip_start_count_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \ip_start_count_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \ip_start_count_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \ip_start_count_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \ip_start_count_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \ip_start_count_reg[48]_i_1_n_8\ : STD_LOGIC;
  signal \ip_start_count_reg[48]_i_1_n_9\ : STD_LOGIC;
  signal \ip_start_count_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \ip_start_count_reg[56]_i_1_n_10\ : STD_LOGIC;
  signal \ip_start_count_reg[56]_i_1_n_11\ : STD_LOGIC;
  signal \ip_start_count_reg[56]_i_1_n_12\ : STD_LOGIC;
  signal \ip_start_count_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \ip_start_count_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \ip_start_count_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \ip_start_count_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \ip_start_count_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \ip_start_count_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \ip_start_count_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \ip_start_count_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \ip_start_count_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \ip_start_count_reg[56]_i_1_n_8\ : STD_LOGIC;
  signal \ip_start_count_reg[56]_i_1_n_9\ : STD_LOGIC;
  signal \ip_start_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ip_start_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ip_start_count_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \ip_start_count_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \ip_start_count_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \ip_start_count_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \ip_start_count_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \ip_start_count_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \ip_start_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ip_start_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ip_start_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ip_start_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ip_start_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ip_start_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \ip_start_count_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \ip_start_count_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \ip_start_count_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_ip_cycles_avg_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_ip_exec_count_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_ip_idle_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ip_idle_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ip_idle_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_ip_idle_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ip_max_parallel_tranx1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ip_max_parallel_tranx1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ip_max_parallel_tranx1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ip_max_parallel_tranx1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ip_start_count_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ip_cycles_avg_reg[0]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_cycles_avg_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_cycles_avg_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_cycles_avg_reg[32]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_cycles_avg_reg[40]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_cycles_avg_reg[48]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_cycles_avg_reg[56]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_cycles_avg_reg[8]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_exec_count_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_exec_count_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_exec_count_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_exec_count_reg[32]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_exec_count_reg[40]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_exec_count_reg[48]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_exec_count_reg[56]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_exec_count_reg[8]_i_1\ : label is 16;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of ip_max_parallel_tranx1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ip_max_parallel_tranx1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ip_max_parallel_tranx1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ip_max_parallel_tranx1_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \ip_start_count_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_start_count_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_start_count_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_start_count_reg[32]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_start_count_reg[40]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_start_count_reg[48]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_start_count_reg[56]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \ip_start_count_reg[8]_i_1\ : label is 16;
begin
  ip_cur_tranx_reg(63 downto 0) <= \^ip_cur_tranx_reg\(63 downto 0);
event_mon_cu_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_event_mon
     port map (
      E(0) => E(0),
      RST_ACTIVE => RST_ACTIVE,
      cnt_enabled_reg_0 => cnt_enabled_reg,
      data13(31 downto 0) => data13(31 downto 0),
      mon_clk => mon_clk,
      \sample_ctr_val_reg[32]_0\ => \sample_ctr_val_reg[32]\,
      \sample_ctr_val_reg[33]_0\ => \sample_ctr_val_reg[33]\,
      \sample_ctr_val_reg[34]_0\ => \sample_ctr_val_reg[34]\,
      \sample_ctr_val_reg[35]_0\ => \sample_ctr_val_reg[35]\,
      \sample_ctr_val_reg[36]_0\ => \sample_ctr_val_reg[36]\,
      \sample_ctr_val_reg[37]_0\ => \sample_ctr_val_reg[37]\,
      \sample_ctr_val_reg[38]_0\ => \sample_ctr_val_reg[38]\,
      \sample_ctr_val_reg[39]_0\ => \sample_ctr_val_reg[39]\,
      \sample_ctr_val_reg[40]_0\ => \sample_ctr_val_reg[40]\,
      \sample_ctr_val_reg[41]_0\ => \sample_ctr_val_reg[41]\,
      \sample_ctr_val_reg[42]_0\ => \sample_ctr_val_reg[42]\,
      \sample_ctr_val_reg[43]_0\ => \sample_ctr_val_reg[43]\,
      \sample_ctr_val_reg[44]_0\ => \sample_ctr_val_reg[44]\,
      \sample_ctr_val_reg[45]_0\ => \sample_ctr_val_reg[45]\,
      \sample_ctr_val_reg[46]_0\ => \sample_ctr_val_reg[46]\,
      \sample_ctr_val_reg[47]_0\ => \sample_ctr_val_reg[47]\,
      \sample_ctr_val_reg[48]_0\ => \sample_ctr_val_reg[48]\,
      \sample_ctr_val_reg[49]_0\ => \sample_ctr_val_reg[49]\,
      \sample_ctr_val_reg[50]_0\ => \sample_ctr_val_reg[50]\,
      \sample_ctr_val_reg[51]_0\ => \sample_ctr_val_reg[51]\,
      \sample_ctr_val_reg[52]_0\ => \sample_ctr_val_reg[52]\,
      \sample_ctr_val_reg[53]_0\ => \sample_ctr_val_reg[53]\,
      \sample_ctr_val_reg[54]_0\ => \sample_ctr_val_reg[54]\,
      \sample_ctr_val_reg[55]_0\ => \sample_ctr_val_reg[55]\,
      \sample_ctr_val_reg[56]_0\ => \sample_ctr_val_reg[56]\,
      \sample_ctr_val_reg[57]_0\ => \sample_ctr_val_reg[57]\,
      \sample_ctr_val_reg[58]_0\ => \sample_ctr_val_reg[58]\,
      \sample_ctr_val_reg[59]_0\ => \sample_ctr_val_reg[59]\,
      \sample_ctr_val_reg[60]_0\ => \sample_ctr_val_reg[60]\,
      \sample_ctr_val_reg[61]_0\ => \sample_ctr_val_reg[61]\,
      \sample_ctr_val_reg[62]_0\ => \sample_ctr_val_reg[62]\,
      \sample_ctr_val_reg[63]_0\ => \sample_ctr_val_reg[63]\,
      \sample_data_reg[0]\ => \ip_max_parallel_tranx_reg_n_0_[0]\,
      \sample_data_reg[10]\ => \ip_max_parallel_tranx_reg_n_0_[10]\,
      \sample_data_reg[11]\ => \ip_max_parallel_tranx_reg_n_0_[11]\,
      \sample_data_reg[12]\ => \ip_max_parallel_tranx_reg_n_0_[12]\,
      \sample_data_reg[13]\ => \ip_max_parallel_tranx_reg_n_0_[13]\,
      \sample_data_reg[14]\ => \ip_max_parallel_tranx_reg_n_0_[14]\,
      \sample_data_reg[15]\ => \ip_max_parallel_tranx_reg_n_0_[15]\,
      \sample_data_reg[16]\ => \ip_max_parallel_tranx_reg_n_0_[16]\,
      \sample_data_reg[17]\ => \ip_max_parallel_tranx_reg_n_0_[17]\,
      \sample_data_reg[18]\ => \ip_max_parallel_tranx_reg_n_0_[18]\,
      \sample_data_reg[19]\ => \ip_max_parallel_tranx_reg_n_0_[19]\,
      \sample_data_reg[1]\ => \ip_max_parallel_tranx_reg_n_0_[1]\,
      \sample_data_reg[20]\ => \ip_max_parallel_tranx_reg_n_0_[20]\,
      \sample_data_reg[21]\ => \ip_max_parallel_tranx_reg_n_0_[21]\,
      \sample_data_reg[22]\ => \ip_max_parallel_tranx_reg_n_0_[22]\,
      \sample_data_reg[23]\ => \ip_max_parallel_tranx_reg_n_0_[23]\,
      \sample_data_reg[24]\ => \ip_max_parallel_tranx_reg_n_0_[24]\,
      \sample_data_reg[25]\ => \ip_max_parallel_tranx_reg_n_0_[25]\,
      \sample_data_reg[26]\ => \ip_max_parallel_tranx_reg_n_0_[26]\,
      \sample_data_reg[27]\ => \ip_max_parallel_tranx_reg_n_0_[27]\,
      \sample_data_reg[28]\ => \ip_max_parallel_tranx_reg_n_0_[28]\,
      \sample_data_reg[29]\ => \ip_max_parallel_tranx_reg_n_0_[29]\,
      \sample_data_reg[2]\ => \ip_max_parallel_tranx_reg_n_0_[2]\,
      \sample_data_reg[30]\ => \ip_max_parallel_tranx_reg_n_0_[30]\,
      \sample_data_reg[31]\ => \ip_max_parallel_tranx_reg_n_0_[31]\,
      \sample_data_reg[3]\ => \ip_max_parallel_tranx_reg_n_0_[3]\,
      \sample_data_reg[4]\ => \ip_max_parallel_tranx_reg_n_0_[4]\,
      \sample_data_reg[5]\ => \ip_max_parallel_tranx_reg_n_0_[5]\,
      \sample_data_reg[6]\ => \ip_max_parallel_tranx_reg_n_0_[6]\,
      \sample_data_reg[7]\ => \ip_max_parallel_tranx_reg_n_0_[7]\,
      \sample_data_reg[8]\ => \ip_max_parallel_tranx_reg_n_0_[8]\,
      \sample_data_reg[9]\ => \ip_max_parallel_tranx_reg_n_0_[9]\,
      slv_reg_addr(1 downto 0) => slv_reg_addr(1 downto 0)
    );
\ip_cur_tranx[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF888888888"
    )
        port map (
      I0 => start_pulse,
      I1 => Metrics_Cnt_En,
      I2 => \ip_cur_tranx[0]_i_3_n_0\,
      I3 => \ip_cur_tranx[0]_i_4_n_0\,
      I4 => \ip_cur_tranx[0]_i_5_n_0\,
      I5 => ip_exec_count0,
      O => \ip_cur_tranx[0]_i_1_n_0\
    );
\ip_cur_tranx[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(52),
      I1 => \^ip_cur_tranx_reg\(53),
      O => \ip_cur_tranx[0]_i_22_n_0\
    );
\ip_cur_tranx[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ip_cur_tranx[0]_i_26_n_0\,
      I1 => \^ip_cur_tranx_reg\(47),
      I2 => \^ip_cur_tranx_reg\(46),
      I3 => \^ip_cur_tranx_reg\(45),
      I4 => \^ip_cur_tranx_reg\(44),
      I5 => \ip_cur_tranx[0]_i_27_n_0\,
      O => \ip_cur_tranx[0]_i_23_n_0\
    );
\ip_cur_tranx[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(58),
      I1 => \^ip_cur_tranx_reg\(59),
      O => \ip_cur_tranx[0]_i_24_n_0\
    );
\ip_cur_tranx[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ip_cur_tranx[0]_i_28_n_0\,
      I1 => \ip_cur_tranx[0]_i_29_n_0\,
      I2 => \^ip_cur_tranx_reg\(25),
      I3 => \^ip_cur_tranx_reg\(24),
      I4 => \^ip_cur_tranx_reg\(23),
      I5 => \^ip_cur_tranx_reg\(22),
      O => \ip_cur_tranx[0]_i_25_n_0\
    );
\ip_cur_tranx[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(43),
      I1 => \^ip_cur_tranx_reg\(42),
      I2 => \^ip_cur_tranx_reg\(41),
      I3 => \^ip_cur_tranx_reg\(40),
      O => \ip_cur_tranx[0]_i_26_n_0\
    );
\ip_cur_tranx[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(36),
      I1 => \^ip_cur_tranx_reg\(37),
      I2 => \^ip_cur_tranx_reg\(38),
      I3 => \^ip_cur_tranx_reg\(39),
      I4 => \ip_cur_tranx[0]_i_30_n_0\,
      O => \ip_cur_tranx[0]_i_27_n_0\
    );
\ip_cur_tranx[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ip_cur_tranx[0]_i_31_n_0\,
      I1 => \^ip_cur_tranx_reg\(26),
      I2 => \^ip_cur_tranx_reg\(27),
      I3 => \^ip_cur_tranx_reg\(28),
      I4 => \^ip_cur_tranx_reg\(29),
      O => \ip_cur_tranx[0]_i_28_n_0\
    );
\ip_cur_tranx[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(17),
      I1 => \^ip_cur_tranx_reg\(16),
      I2 => \ip_cur_tranx[0]_i_32_n_0\,
      I3 => \ip_cur_tranx[0]_i_33_n_0\,
      I4 => \ip_cur_tranx[0]_i_34_n_0\,
      I5 => \ip_cur_tranx[0]_i_35_n_0\,
      O => \ip_cur_tranx[0]_i_29_n_0\
    );
\ip_cur_tranx[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(63),
      I1 => \^ip_cur_tranx_reg\(62),
      I2 => \^ip_cur_tranx_reg\(61),
      I3 => \^ip_cur_tranx_reg\(60),
      O => \ip_cur_tranx[0]_i_3_n_0\
    );
\ip_cur_tranx[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(35),
      I1 => \^ip_cur_tranx_reg\(34),
      I2 => \^ip_cur_tranx_reg\(33),
      I3 => \^ip_cur_tranx_reg\(32),
      O => \ip_cur_tranx[0]_i_30_n_0\
    );
\ip_cur_tranx[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(18),
      I1 => \^ip_cur_tranx_reg\(19),
      I2 => \^ip_cur_tranx_reg\(20),
      I3 => \^ip_cur_tranx_reg\(21),
      I4 => \^ip_cur_tranx_reg\(31),
      I5 => \^ip_cur_tranx_reg\(30),
      O => \ip_cur_tranx[0]_i_31_n_0\
    );
\ip_cur_tranx[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(7),
      I1 => \^ip_cur_tranx_reg\(6),
      I2 => \^ip_cur_tranx_reg\(5),
      I3 => \^ip_cur_tranx_reg\(4),
      O => \ip_cur_tranx[0]_i_32_n_0\
    );
\ip_cur_tranx[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(3),
      I1 => \^ip_cur_tranx_reg\(2),
      I2 => \^ip_cur_tranx_reg\(1),
      I3 => \^ip_cur_tranx_reg\(0),
      O => \ip_cur_tranx[0]_i_33_n_0\
    );
\ip_cur_tranx[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(15),
      I1 => \^ip_cur_tranx_reg\(14),
      I2 => \^ip_cur_tranx_reg\(13),
      I3 => \^ip_cur_tranx_reg\(12),
      O => \ip_cur_tranx[0]_i_34_n_0\
    );
\ip_cur_tranx[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(11),
      I1 => \^ip_cur_tranx_reg\(10),
      I2 => \^ip_cur_tranx_reg\(9),
      I3 => \^ip_cur_tranx_reg\(8),
      O => \ip_cur_tranx[0]_i_35_n_0\
    );
\ip_cur_tranx[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ip_cur_tranx[0]_i_22_n_0\,
      I1 => \^ip_cur_tranx_reg\(54),
      I2 => \^ip_cur_tranx_reg\(55),
      I3 => \ip_cur_tranx[0]_i_23_n_0\,
      I4 => \^ip_cur_tranx_reg\(48),
      I5 => \^ip_cur_tranx_reg\(49),
      O => \ip_cur_tranx[0]_i_4_n_0\
    );
\ip_cur_tranx[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(56),
      I1 => \^ip_cur_tranx_reg\(57),
      I2 => \ip_cur_tranx[0]_i_24_n_0\,
      I3 => \ip_cur_tranx[0]_i_25_n_0\,
      I4 => \^ip_cur_tranx_reg\(50),
      I5 => \^ip_cur_tranx_reg\(51),
      O => \ip_cur_tranx[0]_i_5_n_0\
    );
\ip_cur_tranx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => O(0),
      Q => \^ip_cur_tranx_reg\(0),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[15]_0\(2),
      Q => \^ip_cur_tranx_reg\(10),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[15]_0\(3),
      Q => \^ip_cur_tranx_reg\(11),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[15]_0\(4),
      Q => \^ip_cur_tranx_reg\(12),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[15]_0\(5),
      Q => \^ip_cur_tranx_reg\(13),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[15]_0\(6),
      Q => \^ip_cur_tranx_reg\(14),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[15]_0\(7),
      Q => \^ip_cur_tranx_reg\(15),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[23]_0\(0),
      Q => \^ip_cur_tranx_reg\(16),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[23]_0\(1),
      Q => \^ip_cur_tranx_reg\(17),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[23]_0\(2),
      Q => \^ip_cur_tranx_reg\(18),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[23]_0\(3),
      Q => \^ip_cur_tranx_reg\(19),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => O(1),
      Q => \^ip_cur_tranx_reg\(1),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[23]_0\(4),
      Q => \^ip_cur_tranx_reg\(20),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[23]_0\(5),
      Q => \^ip_cur_tranx_reg\(21),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[23]_0\(6),
      Q => \^ip_cur_tranx_reg\(22),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[23]_0\(7),
      Q => \^ip_cur_tranx_reg\(23),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[31]_0\(0),
      Q => \^ip_cur_tranx_reg\(24),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[31]_0\(1),
      Q => \^ip_cur_tranx_reg\(25),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[31]_0\(2),
      Q => \^ip_cur_tranx_reg\(26),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[31]_0\(3),
      Q => \^ip_cur_tranx_reg\(27),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[31]_0\(4),
      Q => \^ip_cur_tranx_reg\(28),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[31]_0\(5),
      Q => \^ip_cur_tranx_reg\(29),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => O(2),
      Q => \^ip_cur_tranx_reg\(2),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[31]_0\(6),
      Q => \^ip_cur_tranx_reg\(30),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[31]_0\(7),
      Q => \^ip_cur_tranx_reg\(31),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[39]_0\(0),
      Q => \^ip_cur_tranx_reg\(32),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[39]_0\(1),
      Q => \^ip_cur_tranx_reg\(33),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[39]_0\(2),
      Q => \^ip_cur_tranx_reg\(34),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[39]_0\(3),
      Q => \^ip_cur_tranx_reg\(35),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[39]_0\(4),
      Q => \^ip_cur_tranx_reg\(36),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[39]_0\(5),
      Q => \^ip_cur_tranx_reg\(37),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[39]_0\(6),
      Q => \^ip_cur_tranx_reg\(38),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[39]_0\(7),
      Q => \^ip_cur_tranx_reg\(39),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => O(3),
      Q => \^ip_cur_tranx_reg\(3),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[47]_0\(0),
      Q => \^ip_cur_tranx_reg\(40),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[47]_0\(1),
      Q => \^ip_cur_tranx_reg\(41),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[47]_0\(2),
      Q => \^ip_cur_tranx_reg\(42),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[47]_0\(3),
      Q => \^ip_cur_tranx_reg\(43),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[47]_0\(4),
      Q => \^ip_cur_tranx_reg\(44),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[47]_0\(5),
      Q => \^ip_cur_tranx_reg\(45),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[47]_0\(6),
      Q => \^ip_cur_tranx_reg\(46),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[47]_0\(7),
      Q => \^ip_cur_tranx_reg\(47),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[55]_0\(0),
      Q => \^ip_cur_tranx_reg\(48),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[55]_0\(1),
      Q => \^ip_cur_tranx_reg\(49),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => O(4),
      Q => \^ip_cur_tranx_reg\(4),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[55]_0\(2),
      Q => \^ip_cur_tranx_reg\(50),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[55]_0\(3),
      Q => \^ip_cur_tranx_reg\(51),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[55]_0\(4),
      Q => \^ip_cur_tranx_reg\(52),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[55]_0\(5),
      Q => \^ip_cur_tranx_reg\(53),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[55]_0\(6),
      Q => \^ip_cur_tranx_reg\(54),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[55]_0\(7),
      Q => \^ip_cur_tranx_reg\(55),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[63]_0\(0),
      Q => \^ip_cur_tranx_reg\(56),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[63]_0\(1),
      Q => \^ip_cur_tranx_reg\(57),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[63]_0\(2),
      Q => \^ip_cur_tranx_reg\(58),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[63]_0\(3),
      Q => \^ip_cur_tranx_reg\(59),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => O(5),
      Q => \^ip_cur_tranx_reg\(5),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[63]_0\(4),
      Q => \^ip_cur_tranx_reg\(60),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[63]_0\(5),
      Q => \^ip_cur_tranx_reg\(61),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[63]_0\(6),
      Q => \^ip_cur_tranx_reg\(62),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[63]_0\(7),
      Q => \^ip_cur_tranx_reg\(63),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => O(6),
      Q => \^ip_cur_tranx_reg\(6),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => O(7),
      Q => \^ip_cur_tranx_reg\(7),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[15]_0\(0),
      Q => \^ip_cur_tranx_reg\(8),
      R => RST_ACTIVE
    );
\ip_cur_tranx_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_cur_tranx[0]_i_1_n_0\,
      D => \ip_cur_tranx_reg[15]_0\(1),
      Q => \^ip_cur_tranx_reg\(9),
      R => RST_ACTIVE
    );
\ip_cycles_avg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(7),
      I1 => \ip_cycles_avg_reg_n_0_[7]\,
      O => \ip_cycles_avg[0]_i_2_n_0\
    );
\ip_cycles_avg[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(6),
      I1 => \ip_cycles_avg_reg_n_0_[6]\,
      O => \ip_cycles_avg[0]_i_3_n_0\
    );
\ip_cycles_avg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(5),
      I1 => \ip_cycles_avg_reg_n_0_[5]\,
      O => \ip_cycles_avg[0]_i_4_n_0\
    );
\ip_cycles_avg[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(4),
      I1 => \ip_cycles_avg_reg_n_0_[4]\,
      O => \ip_cycles_avg[0]_i_5_n_0\
    );
\ip_cycles_avg[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(3),
      I1 => \ip_cycles_avg_reg_n_0_[3]\,
      O => \ip_cycles_avg[0]_i_6_n_0\
    );
\ip_cycles_avg[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(2),
      I1 => \ip_cycles_avg_reg_n_0_[2]\,
      O => \ip_cycles_avg[0]_i_7_n_0\
    );
\ip_cycles_avg[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(1),
      I1 => \ip_cycles_avg_reg_n_0_[1]\,
      O => \ip_cycles_avg[0]_i_8_n_0\
    );
\ip_cycles_avg[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(0),
      I1 => \ip_cycles_avg_reg_n_0_[0]\,
      O => \ip_cycles_avg[0]_i_9_n_0\
    );
\ip_cycles_avg[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(23),
      I1 => \ip_cycles_avg_reg_n_0_[23]\,
      O => \ip_cycles_avg[16]_i_2_n_0\
    );
\ip_cycles_avg[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(22),
      I1 => \ip_cycles_avg_reg_n_0_[22]\,
      O => \ip_cycles_avg[16]_i_3_n_0\
    );
\ip_cycles_avg[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(21),
      I1 => \ip_cycles_avg_reg_n_0_[21]\,
      O => \ip_cycles_avg[16]_i_4_n_0\
    );
\ip_cycles_avg[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(20),
      I1 => \ip_cycles_avg_reg_n_0_[20]\,
      O => \ip_cycles_avg[16]_i_5_n_0\
    );
\ip_cycles_avg[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(19),
      I1 => \ip_cycles_avg_reg_n_0_[19]\,
      O => \ip_cycles_avg[16]_i_6_n_0\
    );
\ip_cycles_avg[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(18),
      I1 => \ip_cycles_avg_reg_n_0_[18]\,
      O => \ip_cycles_avg[16]_i_7_n_0\
    );
\ip_cycles_avg[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(17),
      I1 => \ip_cycles_avg_reg_n_0_[17]\,
      O => \ip_cycles_avg[16]_i_8_n_0\
    );
\ip_cycles_avg[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(16),
      I1 => \ip_cycles_avg_reg_n_0_[16]\,
      O => \ip_cycles_avg[16]_i_9_n_0\
    );
\ip_cycles_avg[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(31),
      I1 => \ip_cycles_avg_reg_n_0_[31]\,
      O => \ip_cycles_avg[24]_i_2_n_0\
    );
\ip_cycles_avg[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(30),
      I1 => \ip_cycles_avg_reg_n_0_[30]\,
      O => \ip_cycles_avg[24]_i_3_n_0\
    );
\ip_cycles_avg[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(29),
      I1 => \ip_cycles_avg_reg_n_0_[29]\,
      O => \ip_cycles_avg[24]_i_4_n_0\
    );
\ip_cycles_avg[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(28),
      I1 => \ip_cycles_avg_reg_n_0_[28]\,
      O => \ip_cycles_avg[24]_i_5_n_0\
    );
\ip_cycles_avg[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(27),
      I1 => \ip_cycles_avg_reg_n_0_[27]\,
      O => \ip_cycles_avg[24]_i_6_n_0\
    );
\ip_cycles_avg[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(26),
      I1 => \ip_cycles_avg_reg_n_0_[26]\,
      O => \ip_cycles_avg[24]_i_7_n_0\
    );
\ip_cycles_avg[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(25),
      I1 => \ip_cycles_avg_reg_n_0_[25]\,
      O => \ip_cycles_avg[24]_i_8_n_0\
    );
\ip_cycles_avg[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(24),
      I1 => \ip_cycles_avg_reg_n_0_[24]\,
      O => \ip_cycles_avg[24]_i_9_n_0\
    );
\ip_cycles_avg[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(39),
      I1 => data6(7),
      O => \ip_cycles_avg[32]_i_2_n_0\
    );
\ip_cycles_avg[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(38),
      I1 => data6(6),
      O => \ip_cycles_avg[32]_i_3_n_0\
    );
\ip_cycles_avg[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(37),
      I1 => data6(5),
      O => \ip_cycles_avg[32]_i_4_n_0\
    );
\ip_cycles_avg[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(36),
      I1 => data6(4),
      O => \ip_cycles_avg[32]_i_5_n_0\
    );
\ip_cycles_avg[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(35),
      I1 => data6(3),
      O => \ip_cycles_avg[32]_i_6_n_0\
    );
\ip_cycles_avg[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(34),
      I1 => data6(2),
      O => \ip_cycles_avg[32]_i_7_n_0\
    );
\ip_cycles_avg[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(33),
      I1 => data6(1),
      O => \ip_cycles_avg[32]_i_8_n_0\
    );
\ip_cycles_avg[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(32),
      I1 => data6(0),
      O => \ip_cycles_avg[32]_i_9_n_0\
    );
\ip_cycles_avg[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(47),
      I1 => data6(15),
      O => \ip_cycles_avg[40]_i_2_n_0\
    );
\ip_cycles_avg[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(46),
      I1 => data6(14),
      O => \ip_cycles_avg[40]_i_3_n_0\
    );
\ip_cycles_avg[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(45),
      I1 => data6(13),
      O => \ip_cycles_avg[40]_i_4_n_0\
    );
\ip_cycles_avg[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(44),
      I1 => data6(12),
      O => \ip_cycles_avg[40]_i_5_n_0\
    );
\ip_cycles_avg[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(43),
      I1 => data6(11),
      O => \ip_cycles_avg[40]_i_6_n_0\
    );
\ip_cycles_avg[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(42),
      I1 => data6(10),
      O => \ip_cycles_avg[40]_i_7_n_0\
    );
\ip_cycles_avg[40]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(41),
      I1 => data6(9),
      O => \ip_cycles_avg[40]_i_8_n_0\
    );
\ip_cycles_avg[40]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(40),
      I1 => data6(8),
      O => \ip_cycles_avg[40]_i_9_n_0\
    );
\ip_cycles_avg[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(55),
      I1 => data6(23),
      O => \ip_cycles_avg[48]_i_2_n_0\
    );
\ip_cycles_avg[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(54),
      I1 => data6(22),
      O => \ip_cycles_avg[48]_i_3_n_0\
    );
\ip_cycles_avg[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(53),
      I1 => data6(21),
      O => \ip_cycles_avg[48]_i_4_n_0\
    );
\ip_cycles_avg[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(52),
      I1 => data6(20),
      O => \ip_cycles_avg[48]_i_5_n_0\
    );
\ip_cycles_avg[48]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(51),
      I1 => data6(19),
      O => \ip_cycles_avg[48]_i_6_n_0\
    );
\ip_cycles_avg[48]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(50),
      I1 => data6(18),
      O => \ip_cycles_avg[48]_i_7_n_0\
    );
\ip_cycles_avg[48]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(49),
      I1 => data6(17),
      O => \ip_cycles_avg[48]_i_8_n_0\
    );
\ip_cycles_avg[48]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(48),
      I1 => data6(16),
      O => \ip_cycles_avg[48]_i_9_n_0\
    );
\ip_cycles_avg[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(63),
      I1 => data6(31),
      O => \ip_cycles_avg[56]_i_2_n_0\
    );
\ip_cycles_avg[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(62),
      I1 => data6(30),
      O => \ip_cycles_avg[56]_i_3_n_0\
    );
\ip_cycles_avg[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(61),
      I1 => data6(29),
      O => \ip_cycles_avg[56]_i_4_n_0\
    );
\ip_cycles_avg[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(60),
      I1 => data6(28),
      O => \ip_cycles_avg[56]_i_5_n_0\
    );
\ip_cycles_avg[56]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(59),
      I1 => data6(27),
      O => \ip_cycles_avg[56]_i_6_n_0\
    );
\ip_cycles_avg[56]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(58),
      I1 => data6(26),
      O => \ip_cycles_avg[56]_i_7_n_0\
    );
\ip_cycles_avg[56]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(57),
      I1 => data6(25),
      O => \ip_cycles_avg[56]_i_8_n_0\
    );
\ip_cycles_avg[56]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(56),
      I1 => data6(24),
      O => \ip_cycles_avg[56]_i_9_n_0\
    );
\ip_cycles_avg[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(15),
      I1 => \ip_cycles_avg_reg_n_0_[15]\,
      O => \ip_cycles_avg[8]_i_2_n_0\
    );
\ip_cycles_avg[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(14),
      I1 => \ip_cycles_avg_reg_n_0_[14]\,
      O => \ip_cycles_avg[8]_i_3_n_0\
    );
\ip_cycles_avg[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(13),
      I1 => \ip_cycles_avg_reg_n_0_[13]\,
      O => \ip_cycles_avg[8]_i_4_n_0\
    );
\ip_cycles_avg[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(12),
      I1 => \ip_cycles_avg_reg_n_0_[12]\,
      O => \ip_cycles_avg[8]_i_5_n_0\
    );
\ip_cycles_avg[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(11),
      I1 => \ip_cycles_avg_reg_n_0_[11]\,
      O => \ip_cycles_avg[8]_i_6_n_0\
    );
\ip_cycles_avg[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(10),
      I1 => \ip_cycles_avg_reg_n_0_[10]\,
      O => \ip_cycles_avg[8]_i_7_n_0\
    );
\ip_cycles_avg[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(9),
      I1 => \ip_cycles_avg_reg_n_0_[9]\,
      O => \ip_cycles_avg[8]_i_8_n_0\
    );
\ip_cycles_avg[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(8),
      I1 => \ip_cycles_avg_reg_n_0_[8]\,
      O => \ip_cycles_avg[8]_i_9_n_0\
    );
\ip_cycles_avg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[0]_i_1_n_15\,
      Q => \ip_cycles_avg_reg_n_0_[0]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ip_cycles_avg_reg[0]_i_1_n_0\,
      CO(6) => \ip_cycles_avg_reg[0]_i_1_n_1\,
      CO(5) => \ip_cycles_avg_reg[0]_i_1_n_2\,
      CO(4) => \ip_cycles_avg_reg[0]_i_1_n_3\,
      CO(3) => \ip_cycles_avg_reg[0]_i_1_n_4\,
      CO(2) => \ip_cycles_avg_reg[0]_i_1_n_5\,
      CO(1) => \ip_cycles_avg_reg[0]_i_1_n_6\,
      CO(0) => \ip_cycles_avg_reg[0]_i_1_n_7\,
      DI(7 downto 0) => \^ip_cur_tranx_reg\(7 downto 0),
      O(7) => \ip_cycles_avg_reg[0]_i_1_n_8\,
      O(6) => \ip_cycles_avg_reg[0]_i_1_n_9\,
      O(5) => \ip_cycles_avg_reg[0]_i_1_n_10\,
      O(4) => \ip_cycles_avg_reg[0]_i_1_n_11\,
      O(3) => \ip_cycles_avg_reg[0]_i_1_n_12\,
      O(2) => \ip_cycles_avg_reg[0]_i_1_n_13\,
      O(1) => \ip_cycles_avg_reg[0]_i_1_n_14\,
      O(0) => \ip_cycles_avg_reg[0]_i_1_n_15\,
      S(7) => \ip_cycles_avg[0]_i_2_n_0\,
      S(6) => \ip_cycles_avg[0]_i_3_n_0\,
      S(5) => \ip_cycles_avg[0]_i_4_n_0\,
      S(4) => \ip_cycles_avg[0]_i_5_n_0\,
      S(3) => \ip_cycles_avg[0]_i_6_n_0\,
      S(2) => \ip_cycles_avg[0]_i_7_n_0\,
      S(1) => \ip_cycles_avg[0]_i_8_n_0\,
      S(0) => \ip_cycles_avg[0]_i_9_n_0\
    );
\ip_cycles_avg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[8]_i_1_n_13\,
      Q => \ip_cycles_avg_reg_n_0_[10]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[8]_i_1_n_12\,
      Q => \ip_cycles_avg_reg_n_0_[11]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[8]_i_1_n_11\,
      Q => \ip_cycles_avg_reg_n_0_[12]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[8]_i_1_n_10\,
      Q => \ip_cycles_avg_reg_n_0_[13]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[8]_i_1_n_9\,
      Q => \ip_cycles_avg_reg_n_0_[14]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[8]_i_1_n_8\,
      Q => \ip_cycles_avg_reg_n_0_[15]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[16]_i_1_n_15\,
      Q => \ip_cycles_avg_reg_n_0_[16]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_cycles_avg_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_cycles_avg_reg[16]_i_1_n_0\,
      CO(6) => \ip_cycles_avg_reg[16]_i_1_n_1\,
      CO(5) => \ip_cycles_avg_reg[16]_i_1_n_2\,
      CO(4) => \ip_cycles_avg_reg[16]_i_1_n_3\,
      CO(3) => \ip_cycles_avg_reg[16]_i_1_n_4\,
      CO(2) => \ip_cycles_avg_reg[16]_i_1_n_5\,
      CO(1) => \ip_cycles_avg_reg[16]_i_1_n_6\,
      CO(0) => \ip_cycles_avg_reg[16]_i_1_n_7\,
      DI(7 downto 0) => \^ip_cur_tranx_reg\(23 downto 16),
      O(7) => \ip_cycles_avg_reg[16]_i_1_n_8\,
      O(6) => \ip_cycles_avg_reg[16]_i_1_n_9\,
      O(5) => \ip_cycles_avg_reg[16]_i_1_n_10\,
      O(4) => \ip_cycles_avg_reg[16]_i_1_n_11\,
      O(3) => \ip_cycles_avg_reg[16]_i_1_n_12\,
      O(2) => \ip_cycles_avg_reg[16]_i_1_n_13\,
      O(1) => \ip_cycles_avg_reg[16]_i_1_n_14\,
      O(0) => \ip_cycles_avg_reg[16]_i_1_n_15\,
      S(7) => \ip_cycles_avg[16]_i_2_n_0\,
      S(6) => \ip_cycles_avg[16]_i_3_n_0\,
      S(5) => \ip_cycles_avg[16]_i_4_n_0\,
      S(4) => \ip_cycles_avg[16]_i_5_n_0\,
      S(3) => \ip_cycles_avg[16]_i_6_n_0\,
      S(2) => \ip_cycles_avg[16]_i_7_n_0\,
      S(1) => \ip_cycles_avg[16]_i_8_n_0\,
      S(0) => \ip_cycles_avg[16]_i_9_n_0\
    );
\ip_cycles_avg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[16]_i_1_n_14\,
      Q => \ip_cycles_avg_reg_n_0_[17]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[16]_i_1_n_13\,
      Q => \ip_cycles_avg_reg_n_0_[18]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[16]_i_1_n_12\,
      Q => \ip_cycles_avg_reg_n_0_[19]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[0]_i_1_n_14\,
      Q => \ip_cycles_avg_reg_n_0_[1]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[16]_i_1_n_11\,
      Q => \ip_cycles_avg_reg_n_0_[20]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[16]_i_1_n_10\,
      Q => \ip_cycles_avg_reg_n_0_[21]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[16]_i_1_n_9\,
      Q => \ip_cycles_avg_reg_n_0_[22]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[16]_i_1_n_8\,
      Q => \ip_cycles_avg_reg_n_0_[23]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[24]_i_1_n_15\,
      Q => \ip_cycles_avg_reg_n_0_[24]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_cycles_avg_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_cycles_avg_reg[24]_i_1_n_0\,
      CO(6) => \ip_cycles_avg_reg[24]_i_1_n_1\,
      CO(5) => \ip_cycles_avg_reg[24]_i_1_n_2\,
      CO(4) => \ip_cycles_avg_reg[24]_i_1_n_3\,
      CO(3) => \ip_cycles_avg_reg[24]_i_1_n_4\,
      CO(2) => \ip_cycles_avg_reg[24]_i_1_n_5\,
      CO(1) => \ip_cycles_avg_reg[24]_i_1_n_6\,
      CO(0) => \ip_cycles_avg_reg[24]_i_1_n_7\,
      DI(7 downto 0) => \^ip_cur_tranx_reg\(31 downto 24),
      O(7) => \ip_cycles_avg_reg[24]_i_1_n_8\,
      O(6) => \ip_cycles_avg_reg[24]_i_1_n_9\,
      O(5) => \ip_cycles_avg_reg[24]_i_1_n_10\,
      O(4) => \ip_cycles_avg_reg[24]_i_1_n_11\,
      O(3) => \ip_cycles_avg_reg[24]_i_1_n_12\,
      O(2) => \ip_cycles_avg_reg[24]_i_1_n_13\,
      O(1) => \ip_cycles_avg_reg[24]_i_1_n_14\,
      O(0) => \ip_cycles_avg_reg[24]_i_1_n_15\,
      S(7) => \ip_cycles_avg[24]_i_2_n_0\,
      S(6) => \ip_cycles_avg[24]_i_3_n_0\,
      S(5) => \ip_cycles_avg[24]_i_4_n_0\,
      S(4) => \ip_cycles_avg[24]_i_5_n_0\,
      S(3) => \ip_cycles_avg[24]_i_6_n_0\,
      S(2) => \ip_cycles_avg[24]_i_7_n_0\,
      S(1) => \ip_cycles_avg[24]_i_8_n_0\,
      S(0) => \ip_cycles_avg[24]_i_9_n_0\
    );
\ip_cycles_avg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[24]_i_1_n_14\,
      Q => \ip_cycles_avg_reg_n_0_[25]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[24]_i_1_n_13\,
      Q => \ip_cycles_avg_reg_n_0_[26]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[24]_i_1_n_12\,
      Q => \ip_cycles_avg_reg_n_0_[27]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[24]_i_1_n_11\,
      Q => \ip_cycles_avg_reg_n_0_[28]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[24]_i_1_n_10\,
      Q => \ip_cycles_avg_reg_n_0_[29]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[0]_i_1_n_13\,
      Q => \ip_cycles_avg_reg_n_0_[2]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[24]_i_1_n_9\,
      Q => \ip_cycles_avg_reg_n_0_[30]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[24]_i_1_n_8\,
      Q => \ip_cycles_avg_reg_n_0_[31]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[32]_i_1_n_15\,
      Q => data6(0),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_cycles_avg_reg[24]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_cycles_avg_reg[32]_i_1_n_0\,
      CO(6) => \ip_cycles_avg_reg[32]_i_1_n_1\,
      CO(5) => \ip_cycles_avg_reg[32]_i_1_n_2\,
      CO(4) => \ip_cycles_avg_reg[32]_i_1_n_3\,
      CO(3) => \ip_cycles_avg_reg[32]_i_1_n_4\,
      CO(2) => \ip_cycles_avg_reg[32]_i_1_n_5\,
      CO(1) => \ip_cycles_avg_reg[32]_i_1_n_6\,
      CO(0) => \ip_cycles_avg_reg[32]_i_1_n_7\,
      DI(7 downto 0) => \^ip_cur_tranx_reg\(39 downto 32),
      O(7) => \ip_cycles_avg_reg[32]_i_1_n_8\,
      O(6) => \ip_cycles_avg_reg[32]_i_1_n_9\,
      O(5) => \ip_cycles_avg_reg[32]_i_1_n_10\,
      O(4) => \ip_cycles_avg_reg[32]_i_1_n_11\,
      O(3) => \ip_cycles_avg_reg[32]_i_1_n_12\,
      O(2) => \ip_cycles_avg_reg[32]_i_1_n_13\,
      O(1) => \ip_cycles_avg_reg[32]_i_1_n_14\,
      O(0) => \ip_cycles_avg_reg[32]_i_1_n_15\,
      S(7) => \ip_cycles_avg[32]_i_2_n_0\,
      S(6) => \ip_cycles_avg[32]_i_3_n_0\,
      S(5) => \ip_cycles_avg[32]_i_4_n_0\,
      S(4) => \ip_cycles_avg[32]_i_5_n_0\,
      S(3) => \ip_cycles_avg[32]_i_6_n_0\,
      S(2) => \ip_cycles_avg[32]_i_7_n_0\,
      S(1) => \ip_cycles_avg[32]_i_8_n_0\,
      S(0) => \ip_cycles_avg[32]_i_9_n_0\
    );
\ip_cycles_avg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[32]_i_1_n_14\,
      Q => data6(1),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[32]_i_1_n_13\,
      Q => data6(2),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[32]_i_1_n_12\,
      Q => data6(3),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[32]_i_1_n_11\,
      Q => data6(4),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[32]_i_1_n_10\,
      Q => data6(5),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[32]_i_1_n_9\,
      Q => data6(6),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[32]_i_1_n_8\,
      Q => data6(7),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[0]_i_1_n_12\,
      Q => \ip_cycles_avg_reg_n_0_[3]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[40]_i_1_n_15\,
      Q => data6(8),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_cycles_avg_reg[32]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_cycles_avg_reg[40]_i_1_n_0\,
      CO(6) => \ip_cycles_avg_reg[40]_i_1_n_1\,
      CO(5) => \ip_cycles_avg_reg[40]_i_1_n_2\,
      CO(4) => \ip_cycles_avg_reg[40]_i_1_n_3\,
      CO(3) => \ip_cycles_avg_reg[40]_i_1_n_4\,
      CO(2) => \ip_cycles_avg_reg[40]_i_1_n_5\,
      CO(1) => \ip_cycles_avg_reg[40]_i_1_n_6\,
      CO(0) => \ip_cycles_avg_reg[40]_i_1_n_7\,
      DI(7 downto 0) => \^ip_cur_tranx_reg\(47 downto 40),
      O(7) => \ip_cycles_avg_reg[40]_i_1_n_8\,
      O(6) => \ip_cycles_avg_reg[40]_i_1_n_9\,
      O(5) => \ip_cycles_avg_reg[40]_i_1_n_10\,
      O(4) => \ip_cycles_avg_reg[40]_i_1_n_11\,
      O(3) => \ip_cycles_avg_reg[40]_i_1_n_12\,
      O(2) => \ip_cycles_avg_reg[40]_i_1_n_13\,
      O(1) => \ip_cycles_avg_reg[40]_i_1_n_14\,
      O(0) => \ip_cycles_avg_reg[40]_i_1_n_15\,
      S(7) => \ip_cycles_avg[40]_i_2_n_0\,
      S(6) => \ip_cycles_avg[40]_i_3_n_0\,
      S(5) => \ip_cycles_avg[40]_i_4_n_0\,
      S(4) => \ip_cycles_avg[40]_i_5_n_0\,
      S(3) => \ip_cycles_avg[40]_i_6_n_0\,
      S(2) => \ip_cycles_avg[40]_i_7_n_0\,
      S(1) => \ip_cycles_avg[40]_i_8_n_0\,
      S(0) => \ip_cycles_avg[40]_i_9_n_0\
    );
\ip_cycles_avg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[40]_i_1_n_14\,
      Q => data6(9),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[40]_i_1_n_13\,
      Q => data6(10),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[40]_i_1_n_12\,
      Q => data6(11),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[40]_i_1_n_11\,
      Q => data6(12),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[40]_i_1_n_10\,
      Q => data6(13),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[40]_i_1_n_9\,
      Q => data6(14),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[40]_i_1_n_8\,
      Q => data6(15),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[48]_i_1_n_15\,
      Q => data6(16),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_cycles_avg_reg[40]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_cycles_avg_reg[48]_i_1_n_0\,
      CO(6) => \ip_cycles_avg_reg[48]_i_1_n_1\,
      CO(5) => \ip_cycles_avg_reg[48]_i_1_n_2\,
      CO(4) => \ip_cycles_avg_reg[48]_i_1_n_3\,
      CO(3) => \ip_cycles_avg_reg[48]_i_1_n_4\,
      CO(2) => \ip_cycles_avg_reg[48]_i_1_n_5\,
      CO(1) => \ip_cycles_avg_reg[48]_i_1_n_6\,
      CO(0) => \ip_cycles_avg_reg[48]_i_1_n_7\,
      DI(7 downto 0) => \^ip_cur_tranx_reg\(55 downto 48),
      O(7) => \ip_cycles_avg_reg[48]_i_1_n_8\,
      O(6) => \ip_cycles_avg_reg[48]_i_1_n_9\,
      O(5) => \ip_cycles_avg_reg[48]_i_1_n_10\,
      O(4) => \ip_cycles_avg_reg[48]_i_1_n_11\,
      O(3) => \ip_cycles_avg_reg[48]_i_1_n_12\,
      O(2) => \ip_cycles_avg_reg[48]_i_1_n_13\,
      O(1) => \ip_cycles_avg_reg[48]_i_1_n_14\,
      O(0) => \ip_cycles_avg_reg[48]_i_1_n_15\,
      S(7) => \ip_cycles_avg[48]_i_2_n_0\,
      S(6) => \ip_cycles_avg[48]_i_3_n_0\,
      S(5) => \ip_cycles_avg[48]_i_4_n_0\,
      S(4) => \ip_cycles_avg[48]_i_5_n_0\,
      S(3) => \ip_cycles_avg[48]_i_6_n_0\,
      S(2) => \ip_cycles_avg[48]_i_7_n_0\,
      S(1) => \ip_cycles_avg[48]_i_8_n_0\,
      S(0) => \ip_cycles_avg[48]_i_9_n_0\
    );
\ip_cycles_avg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[48]_i_1_n_14\,
      Q => data6(17),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[0]_i_1_n_11\,
      Q => \ip_cycles_avg_reg_n_0_[4]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[48]_i_1_n_13\,
      Q => data6(18),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[48]_i_1_n_12\,
      Q => data6(19),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[48]_i_1_n_11\,
      Q => data6(20),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[48]_i_1_n_10\,
      Q => data6(21),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[48]_i_1_n_9\,
      Q => data6(22),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[48]_i_1_n_8\,
      Q => data6(23),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[56]_i_1_n_15\,
      Q => data6(24),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_cycles_avg_reg[48]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_ip_cycles_avg_reg[56]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \ip_cycles_avg_reg[56]_i_1_n_1\,
      CO(5) => \ip_cycles_avg_reg[56]_i_1_n_2\,
      CO(4) => \ip_cycles_avg_reg[56]_i_1_n_3\,
      CO(3) => \ip_cycles_avg_reg[56]_i_1_n_4\,
      CO(2) => \ip_cycles_avg_reg[56]_i_1_n_5\,
      CO(1) => \ip_cycles_avg_reg[56]_i_1_n_6\,
      CO(0) => \ip_cycles_avg_reg[56]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \^ip_cur_tranx_reg\(62 downto 56),
      O(7) => \ip_cycles_avg_reg[56]_i_1_n_8\,
      O(6) => \ip_cycles_avg_reg[56]_i_1_n_9\,
      O(5) => \ip_cycles_avg_reg[56]_i_1_n_10\,
      O(4) => \ip_cycles_avg_reg[56]_i_1_n_11\,
      O(3) => \ip_cycles_avg_reg[56]_i_1_n_12\,
      O(2) => \ip_cycles_avg_reg[56]_i_1_n_13\,
      O(1) => \ip_cycles_avg_reg[56]_i_1_n_14\,
      O(0) => \ip_cycles_avg_reg[56]_i_1_n_15\,
      S(7) => \ip_cycles_avg[56]_i_2_n_0\,
      S(6) => \ip_cycles_avg[56]_i_3_n_0\,
      S(5) => \ip_cycles_avg[56]_i_4_n_0\,
      S(4) => \ip_cycles_avg[56]_i_5_n_0\,
      S(3) => \ip_cycles_avg[56]_i_6_n_0\,
      S(2) => \ip_cycles_avg[56]_i_7_n_0\,
      S(1) => \ip_cycles_avg[56]_i_8_n_0\,
      S(0) => \ip_cycles_avg[56]_i_9_n_0\
    );
\ip_cycles_avg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[56]_i_1_n_14\,
      Q => data6(25),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[56]_i_1_n_13\,
      Q => data6(26),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[56]_i_1_n_12\,
      Q => data6(27),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[0]_i_1_n_10\,
      Q => \ip_cycles_avg_reg_n_0_[5]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[56]_i_1_n_11\,
      Q => data6(28),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[56]_i_1_n_10\,
      Q => data6(29),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[56]_i_1_n_9\,
      Q => data6(30),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[56]_i_1_n_8\,
      Q => data6(31),
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[0]_i_1_n_9\,
      Q => \ip_cycles_avg_reg_n_0_[6]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[0]_i_1_n_8\,
      Q => \ip_cycles_avg_reg_n_0_[7]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[8]_i_1_n_15\,
      Q => \ip_cycles_avg_reg_n_0_[8]\,
      R => RST_ACTIVE
    );
\ip_cycles_avg_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_cycles_avg_reg[0]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_cycles_avg_reg[8]_i_1_n_0\,
      CO(6) => \ip_cycles_avg_reg[8]_i_1_n_1\,
      CO(5) => \ip_cycles_avg_reg[8]_i_1_n_2\,
      CO(4) => \ip_cycles_avg_reg[8]_i_1_n_3\,
      CO(3) => \ip_cycles_avg_reg[8]_i_1_n_4\,
      CO(2) => \ip_cycles_avg_reg[8]_i_1_n_5\,
      CO(1) => \ip_cycles_avg_reg[8]_i_1_n_6\,
      CO(0) => \ip_cycles_avg_reg[8]_i_1_n_7\,
      DI(7 downto 0) => \^ip_cur_tranx_reg\(15 downto 8),
      O(7) => \ip_cycles_avg_reg[8]_i_1_n_8\,
      O(6) => \ip_cycles_avg_reg[8]_i_1_n_9\,
      O(5) => \ip_cycles_avg_reg[8]_i_1_n_10\,
      O(4) => \ip_cycles_avg_reg[8]_i_1_n_11\,
      O(3) => \ip_cycles_avg_reg[8]_i_1_n_12\,
      O(2) => \ip_cycles_avg_reg[8]_i_1_n_13\,
      O(1) => \ip_cycles_avg_reg[8]_i_1_n_14\,
      O(0) => \ip_cycles_avg_reg[8]_i_1_n_15\,
      S(7) => \ip_cycles_avg[8]_i_2_n_0\,
      S(6) => \ip_cycles_avg[8]_i_3_n_0\,
      S(5) => \ip_cycles_avg[8]_i_4_n_0\,
      S(4) => \ip_cycles_avg[8]_i_5_n_0\,
      S(3) => \ip_cycles_avg[8]_i_6_n_0\,
      S(2) => \ip_cycles_avg[8]_i_7_n_0\,
      S(1) => \ip_cycles_avg[8]_i_8_n_0\,
      S(0) => \ip_cycles_avg[8]_i_9_n_0\
    );
\ip_cycles_avg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \ip_cycles_avg_reg[8]_i_1_n_14\,
      Q => \ip_cycles_avg_reg_n_0_[9]\,
      R => RST_ACTIVE
    );
\ip_exec_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[0]\,
      O => \ip_exec_count[0]_i_3_n_0\
    );
\ip_exec_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[0]_i_2_n_15\,
      Q => \ip_exec_count_reg_n_0_[0]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ip_exec_count_reg[0]_i_2_n_0\,
      CO(6) => \ip_exec_count_reg[0]_i_2_n_1\,
      CO(5) => \ip_exec_count_reg[0]_i_2_n_2\,
      CO(4) => \ip_exec_count_reg[0]_i_2_n_3\,
      CO(3) => \ip_exec_count_reg[0]_i_2_n_4\,
      CO(2) => \ip_exec_count_reg[0]_i_2_n_5\,
      CO(1) => \ip_exec_count_reg[0]_i_2_n_6\,
      CO(0) => \ip_exec_count_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \ip_exec_count_reg[0]_i_2_n_8\,
      O(6) => \ip_exec_count_reg[0]_i_2_n_9\,
      O(5) => \ip_exec_count_reg[0]_i_2_n_10\,
      O(4) => \ip_exec_count_reg[0]_i_2_n_11\,
      O(3) => \ip_exec_count_reg[0]_i_2_n_12\,
      O(2) => \ip_exec_count_reg[0]_i_2_n_13\,
      O(1) => \ip_exec_count_reg[0]_i_2_n_14\,
      O(0) => \ip_exec_count_reg[0]_i_2_n_15\,
      S(7) => \ip_exec_count_reg_n_0_[7]\,
      S(6) => \ip_exec_count_reg_n_0_[6]\,
      S(5) => \ip_exec_count_reg_n_0_[5]\,
      S(4) => \ip_exec_count_reg_n_0_[4]\,
      S(3) => \ip_exec_count_reg_n_0_[3]\,
      S(2) => \ip_exec_count_reg_n_0_[2]\,
      S(1) => \ip_exec_count_reg_n_0_[1]\,
      S(0) => \ip_exec_count[0]_i_3_n_0\
    );
\ip_exec_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[8]_i_1_n_13\,
      Q => \ip_exec_count_reg_n_0_[10]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[8]_i_1_n_12\,
      Q => \ip_exec_count_reg_n_0_[11]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[8]_i_1_n_11\,
      Q => \ip_exec_count_reg_n_0_[12]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[8]_i_1_n_10\,
      Q => \ip_exec_count_reg_n_0_[13]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[8]_i_1_n_9\,
      Q => \ip_exec_count_reg_n_0_[14]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[8]_i_1_n_8\,
      Q => \ip_exec_count_reg_n_0_[15]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[16]_i_1_n_15\,
      Q => \ip_exec_count_reg_n_0_[16]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_exec_count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_exec_count_reg[16]_i_1_n_0\,
      CO(6) => \ip_exec_count_reg[16]_i_1_n_1\,
      CO(5) => \ip_exec_count_reg[16]_i_1_n_2\,
      CO(4) => \ip_exec_count_reg[16]_i_1_n_3\,
      CO(3) => \ip_exec_count_reg[16]_i_1_n_4\,
      CO(2) => \ip_exec_count_reg[16]_i_1_n_5\,
      CO(1) => \ip_exec_count_reg[16]_i_1_n_6\,
      CO(0) => \ip_exec_count_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \ip_exec_count_reg[16]_i_1_n_8\,
      O(6) => \ip_exec_count_reg[16]_i_1_n_9\,
      O(5) => \ip_exec_count_reg[16]_i_1_n_10\,
      O(4) => \ip_exec_count_reg[16]_i_1_n_11\,
      O(3) => \ip_exec_count_reg[16]_i_1_n_12\,
      O(2) => \ip_exec_count_reg[16]_i_1_n_13\,
      O(1) => \ip_exec_count_reg[16]_i_1_n_14\,
      O(0) => \ip_exec_count_reg[16]_i_1_n_15\,
      S(7) => \ip_exec_count_reg_n_0_[23]\,
      S(6) => \ip_exec_count_reg_n_0_[22]\,
      S(5) => \ip_exec_count_reg_n_0_[21]\,
      S(4) => \ip_exec_count_reg_n_0_[20]\,
      S(3) => \ip_exec_count_reg_n_0_[19]\,
      S(2) => \ip_exec_count_reg_n_0_[18]\,
      S(1) => \ip_exec_count_reg_n_0_[17]\,
      S(0) => \ip_exec_count_reg_n_0_[16]\
    );
\ip_exec_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[16]_i_1_n_14\,
      Q => \ip_exec_count_reg_n_0_[17]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[16]_i_1_n_13\,
      Q => \ip_exec_count_reg_n_0_[18]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[16]_i_1_n_12\,
      Q => \ip_exec_count_reg_n_0_[19]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[0]_i_2_n_14\,
      Q => \ip_exec_count_reg_n_0_[1]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[16]_i_1_n_11\,
      Q => \ip_exec_count_reg_n_0_[20]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[16]_i_1_n_10\,
      Q => \ip_exec_count_reg_n_0_[21]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[16]_i_1_n_9\,
      Q => \ip_exec_count_reg_n_0_[22]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[16]_i_1_n_8\,
      Q => \ip_exec_count_reg_n_0_[23]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[24]_i_1_n_15\,
      Q => \ip_exec_count_reg_n_0_[24]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_exec_count_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_exec_count_reg[24]_i_1_n_0\,
      CO(6) => \ip_exec_count_reg[24]_i_1_n_1\,
      CO(5) => \ip_exec_count_reg[24]_i_1_n_2\,
      CO(4) => \ip_exec_count_reg[24]_i_1_n_3\,
      CO(3) => \ip_exec_count_reg[24]_i_1_n_4\,
      CO(2) => \ip_exec_count_reg[24]_i_1_n_5\,
      CO(1) => \ip_exec_count_reg[24]_i_1_n_6\,
      CO(0) => \ip_exec_count_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \ip_exec_count_reg[24]_i_1_n_8\,
      O(6) => \ip_exec_count_reg[24]_i_1_n_9\,
      O(5) => \ip_exec_count_reg[24]_i_1_n_10\,
      O(4) => \ip_exec_count_reg[24]_i_1_n_11\,
      O(3) => \ip_exec_count_reg[24]_i_1_n_12\,
      O(2) => \ip_exec_count_reg[24]_i_1_n_13\,
      O(1) => \ip_exec_count_reg[24]_i_1_n_14\,
      O(0) => \ip_exec_count_reg[24]_i_1_n_15\,
      S(7) => \ip_exec_count_reg_n_0_[31]\,
      S(6) => \ip_exec_count_reg_n_0_[30]\,
      S(5) => \ip_exec_count_reg_n_0_[29]\,
      S(4) => \ip_exec_count_reg_n_0_[28]\,
      S(3) => \ip_exec_count_reg_n_0_[27]\,
      S(2) => \ip_exec_count_reg_n_0_[26]\,
      S(1) => \ip_exec_count_reg_n_0_[25]\,
      S(0) => \ip_exec_count_reg_n_0_[24]\
    );
\ip_exec_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[24]_i_1_n_14\,
      Q => \ip_exec_count_reg_n_0_[25]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[24]_i_1_n_13\,
      Q => \ip_exec_count_reg_n_0_[26]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[24]_i_1_n_12\,
      Q => \ip_exec_count_reg_n_0_[27]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[24]_i_1_n_11\,
      Q => \ip_exec_count_reg_n_0_[28]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[24]_i_1_n_10\,
      Q => \ip_exec_count_reg_n_0_[29]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[0]_i_2_n_13\,
      Q => \ip_exec_count_reg_n_0_[2]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[24]_i_1_n_9\,
      Q => \ip_exec_count_reg_n_0_[30]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[24]_i_1_n_8\,
      Q => \ip_exec_count_reg_n_0_[31]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[32]_i_1_n_15\,
      Q => data5(0),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_exec_count_reg[24]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_exec_count_reg[32]_i_1_n_0\,
      CO(6) => \ip_exec_count_reg[32]_i_1_n_1\,
      CO(5) => \ip_exec_count_reg[32]_i_1_n_2\,
      CO(4) => \ip_exec_count_reg[32]_i_1_n_3\,
      CO(3) => \ip_exec_count_reg[32]_i_1_n_4\,
      CO(2) => \ip_exec_count_reg[32]_i_1_n_5\,
      CO(1) => \ip_exec_count_reg[32]_i_1_n_6\,
      CO(0) => \ip_exec_count_reg[32]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \ip_exec_count_reg[32]_i_1_n_8\,
      O(6) => \ip_exec_count_reg[32]_i_1_n_9\,
      O(5) => \ip_exec_count_reg[32]_i_1_n_10\,
      O(4) => \ip_exec_count_reg[32]_i_1_n_11\,
      O(3) => \ip_exec_count_reg[32]_i_1_n_12\,
      O(2) => \ip_exec_count_reg[32]_i_1_n_13\,
      O(1) => \ip_exec_count_reg[32]_i_1_n_14\,
      O(0) => \ip_exec_count_reg[32]_i_1_n_15\,
      S(7 downto 0) => data5(7 downto 0)
    );
\ip_exec_count_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[32]_i_1_n_14\,
      Q => data5(1),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[32]_i_1_n_13\,
      Q => data5(2),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[32]_i_1_n_12\,
      Q => data5(3),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[32]_i_1_n_11\,
      Q => data5(4),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[32]_i_1_n_10\,
      Q => data5(5),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[32]_i_1_n_9\,
      Q => data5(6),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[32]_i_1_n_8\,
      Q => data5(7),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[0]_i_2_n_12\,
      Q => \ip_exec_count_reg_n_0_[3]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[40]_i_1_n_15\,
      Q => data5(8),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_exec_count_reg[32]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_exec_count_reg[40]_i_1_n_0\,
      CO(6) => \ip_exec_count_reg[40]_i_1_n_1\,
      CO(5) => \ip_exec_count_reg[40]_i_1_n_2\,
      CO(4) => \ip_exec_count_reg[40]_i_1_n_3\,
      CO(3) => \ip_exec_count_reg[40]_i_1_n_4\,
      CO(2) => \ip_exec_count_reg[40]_i_1_n_5\,
      CO(1) => \ip_exec_count_reg[40]_i_1_n_6\,
      CO(0) => \ip_exec_count_reg[40]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \ip_exec_count_reg[40]_i_1_n_8\,
      O(6) => \ip_exec_count_reg[40]_i_1_n_9\,
      O(5) => \ip_exec_count_reg[40]_i_1_n_10\,
      O(4) => \ip_exec_count_reg[40]_i_1_n_11\,
      O(3) => \ip_exec_count_reg[40]_i_1_n_12\,
      O(2) => \ip_exec_count_reg[40]_i_1_n_13\,
      O(1) => \ip_exec_count_reg[40]_i_1_n_14\,
      O(0) => \ip_exec_count_reg[40]_i_1_n_15\,
      S(7 downto 0) => data5(15 downto 8)
    );
\ip_exec_count_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[40]_i_1_n_14\,
      Q => data5(9),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[40]_i_1_n_13\,
      Q => data5(10),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[40]_i_1_n_12\,
      Q => data5(11),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[40]_i_1_n_11\,
      Q => data5(12),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[40]_i_1_n_10\,
      Q => data5(13),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[40]_i_1_n_9\,
      Q => data5(14),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[40]_i_1_n_8\,
      Q => data5(15),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[48]_i_1_n_15\,
      Q => data5(16),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_exec_count_reg[40]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_exec_count_reg[48]_i_1_n_0\,
      CO(6) => \ip_exec_count_reg[48]_i_1_n_1\,
      CO(5) => \ip_exec_count_reg[48]_i_1_n_2\,
      CO(4) => \ip_exec_count_reg[48]_i_1_n_3\,
      CO(3) => \ip_exec_count_reg[48]_i_1_n_4\,
      CO(2) => \ip_exec_count_reg[48]_i_1_n_5\,
      CO(1) => \ip_exec_count_reg[48]_i_1_n_6\,
      CO(0) => \ip_exec_count_reg[48]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \ip_exec_count_reg[48]_i_1_n_8\,
      O(6) => \ip_exec_count_reg[48]_i_1_n_9\,
      O(5) => \ip_exec_count_reg[48]_i_1_n_10\,
      O(4) => \ip_exec_count_reg[48]_i_1_n_11\,
      O(3) => \ip_exec_count_reg[48]_i_1_n_12\,
      O(2) => \ip_exec_count_reg[48]_i_1_n_13\,
      O(1) => \ip_exec_count_reg[48]_i_1_n_14\,
      O(0) => \ip_exec_count_reg[48]_i_1_n_15\,
      S(7 downto 0) => data5(23 downto 16)
    );
\ip_exec_count_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[48]_i_1_n_14\,
      Q => data5(17),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[0]_i_2_n_11\,
      Q => \ip_exec_count_reg_n_0_[4]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[48]_i_1_n_13\,
      Q => data5(18),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[48]_i_1_n_12\,
      Q => data5(19),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[48]_i_1_n_11\,
      Q => data5(20),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[48]_i_1_n_10\,
      Q => data5(21),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[48]_i_1_n_9\,
      Q => data5(22),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[48]_i_1_n_8\,
      Q => data5(23),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[56]_i_1_n_15\,
      Q => data5(24),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_exec_count_reg[48]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_ip_exec_count_reg[56]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \ip_exec_count_reg[56]_i_1_n_1\,
      CO(5) => \ip_exec_count_reg[56]_i_1_n_2\,
      CO(4) => \ip_exec_count_reg[56]_i_1_n_3\,
      CO(3) => \ip_exec_count_reg[56]_i_1_n_4\,
      CO(2) => \ip_exec_count_reg[56]_i_1_n_5\,
      CO(1) => \ip_exec_count_reg[56]_i_1_n_6\,
      CO(0) => \ip_exec_count_reg[56]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \ip_exec_count_reg[56]_i_1_n_8\,
      O(6) => \ip_exec_count_reg[56]_i_1_n_9\,
      O(5) => \ip_exec_count_reg[56]_i_1_n_10\,
      O(4) => \ip_exec_count_reg[56]_i_1_n_11\,
      O(3) => \ip_exec_count_reg[56]_i_1_n_12\,
      O(2) => \ip_exec_count_reg[56]_i_1_n_13\,
      O(1) => \ip_exec_count_reg[56]_i_1_n_14\,
      O(0) => \ip_exec_count_reg[56]_i_1_n_15\,
      S(7 downto 0) => data5(31 downto 24)
    );
\ip_exec_count_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[56]_i_1_n_14\,
      Q => data5(25),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[56]_i_1_n_13\,
      Q => data5(26),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[56]_i_1_n_12\,
      Q => data5(27),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[0]_i_2_n_10\,
      Q => \ip_exec_count_reg_n_0_[5]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[56]_i_1_n_11\,
      Q => data5(28),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[56]_i_1_n_10\,
      Q => data5(29),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[56]_i_1_n_9\,
      Q => data5(30),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[56]_i_1_n_8\,
      Q => data5(31),
      R => RST_ACTIVE
    );
\ip_exec_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[0]_i_2_n_9\,
      Q => \ip_exec_count_reg_n_0_[6]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[0]_i_2_n_8\,
      Q => \ip_exec_count_reg_n_0_[7]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[8]_i_1_n_15\,
      Q => \ip_exec_count_reg_n_0_[8]\,
      R => RST_ACTIVE
    );
\ip_exec_count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_exec_count_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_exec_count_reg[8]_i_1_n_0\,
      CO(6) => \ip_exec_count_reg[8]_i_1_n_1\,
      CO(5) => \ip_exec_count_reg[8]_i_1_n_2\,
      CO(4) => \ip_exec_count_reg[8]_i_1_n_3\,
      CO(3) => \ip_exec_count_reg[8]_i_1_n_4\,
      CO(2) => \ip_exec_count_reg[8]_i_1_n_5\,
      CO(1) => \ip_exec_count_reg[8]_i_1_n_6\,
      CO(0) => \ip_exec_count_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \ip_exec_count_reg[8]_i_1_n_8\,
      O(6) => \ip_exec_count_reg[8]_i_1_n_9\,
      O(5) => \ip_exec_count_reg[8]_i_1_n_10\,
      O(4) => \ip_exec_count_reg[8]_i_1_n_11\,
      O(3) => \ip_exec_count_reg[8]_i_1_n_12\,
      O(2) => \ip_exec_count_reg[8]_i_1_n_13\,
      O(1) => \ip_exec_count_reg[8]_i_1_n_14\,
      O(0) => \ip_exec_count_reg[8]_i_1_n_15\,
      S(7) => \ip_exec_count_reg_n_0_[15]\,
      S(6) => \ip_exec_count_reg_n_0_[14]\,
      S(5) => \ip_exec_count_reg_n_0_[13]\,
      S(4) => \ip_exec_count_reg_n_0_[12]\,
      S(3) => \ip_exec_count_reg_n_0_[11]\,
      S(2) => \ip_exec_count_reg_n_0_[10]\,
      S(1) => \ip_exec_count_reg_n_0_[9]\,
      S(0) => \ip_exec_count_reg_n_0_[8]\
    );
\ip_exec_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_exec_count0,
      D => \ip_exec_count_reg[8]_i_1_n_14\,
      Q => \ip_exec_count_reg_n_0_[9]\,
      R => RST_ACTIVE
    );
ip_idle_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => ip_idle_carry_n_0,
      CO(6) => ip_idle_carry_n_1,
      CO(5) => ip_idle_carry_n_2,
      CO(4) => ip_idle_carry_n_3,
      CO(3) => ip_idle_carry_n_4,
      CO(2) => ip_idle_carry_n_5,
      CO(1) => ip_idle_carry_n_6,
      CO(0) => ip_idle_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_ip_idle_carry_O_UNCONNECTED(7 downto 0),
      S(7) => ip_idle_carry_i_1_n_0,
      S(6) => ip_idle_carry_i_2_n_0,
      S(5) => ip_idle_carry_i_3_n_0,
      S(4) => ip_idle_carry_i_4_n_0,
      S(3) => ip_idle_carry_i_5_n_0,
      S(2) => ip_idle_carry_i_6_n_0,
      S(1) => ip_idle_carry_i_7_n_0,
      S(0) => ip_idle_carry_i_8_n_0
    );
\ip_idle_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => ip_idle_carry_n_0,
      CI_TOP => '0',
      CO(7) => \ip_idle_carry__0_n_0\,
      CO(6) => \ip_idle_carry__0_n_1\,
      CO(5) => \ip_idle_carry__0_n_2\,
      CO(4) => \ip_idle_carry__0_n_3\,
      CO(3) => \ip_idle_carry__0_n_4\,
      CO(2) => \ip_idle_carry__0_n_5\,
      CO(1) => \ip_idle_carry__0_n_6\,
      CO(0) => \ip_idle_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_ip_idle_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \ip_idle_carry__0_i_1_n_0\,
      S(6) => \ip_idle_carry__0_i_2_n_0\,
      S(5) => \ip_idle_carry__0_i_3_n_0\,
      S(4) => \ip_idle_carry__0_i_4_n_0\,
      S(3) => \ip_idle_carry__0_i_5_n_0\,
      S(2) => \ip_idle_carry__0_i_6_n_0\,
      S(1) => \ip_idle_carry__0_i_7_n_0\,
      S(0) => \ip_idle_carry__0_i_8_n_0\
    );
\ip_idle_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(47),
      I1 => \^ip_cur_tranx_reg\(46),
      I2 => \^ip_cur_tranx_reg\(45),
      O => \ip_idle_carry__0_i_1_n_0\
    );
\ip_idle_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(44),
      I1 => \^ip_cur_tranx_reg\(43),
      I2 => \^ip_cur_tranx_reg\(42),
      O => \ip_idle_carry__0_i_2_n_0\
    );
\ip_idle_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(41),
      I1 => \^ip_cur_tranx_reg\(40),
      I2 => \^ip_cur_tranx_reg\(39),
      O => \ip_idle_carry__0_i_3_n_0\
    );
\ip_idle_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(38),
      I1 => \^ip_cur_tranx_reg\(37),
      I2 => \^ip_cur_tranx_reg\(36),
      O => \ip_idle_carry__0_i_4_n_0\
    );
\ip_idle_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(35),
      I1 => \^ip_cur_tranx_reg\(34),
      I2 => \^ip_cur_tranx_reg\(33),
      O => \ip_idle_carry__0_i_5_n_0\
    );
\ip_idle_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(32),
      I1 => \^ip_cur_tranx_reg\(31),
      I2 => \^ip_cur_tranx_reg\(30),
      O => \ip_idle_carry__0_i_6_n_0\
    );
\ip_idle_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(29),
      I1 => \^ip_cur_tranx_reg\(28),
      I2 => \^ip_cur_tranx_reg\(27),
      O => \ip_idle_carry__0_i_7_n_0\
    );
\ip_idle_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(26),
      I1 => \^ip_cur_tranx_reg\(25),
      I2 => \^ip_cur_tranx_reg\(24),
      O => \ip_idle_carry__0_i_8_n_0\
    );
\ip_idle_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_idle_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_ip_idle_carry__1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => CO(0),
      CO(4) => \ip_idle_carry__1_n_3\,
      CO(3) => \ip_idle_carry__1_n_4\,
      CO(2) => \ip_idle_carry__1_n_5\,
      CO(1) => \ip_idle_carry__1_n_6\,
      CO(0) => \ip_idle_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_ip_idle_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \ip_idle_carry__1_i_1_n_0\,
      S(4) => \ip_idle_carry__1_i_2_n_0\,
      S(3) => \ip_idle_carry__1_i_3_n_0\,
      S(2) => \ip_idle_carry__1_i_4_n_0\,
      S(1) => \ip_idle_carry__1_i_5_n_0\,
      S(0) => \ip_idle_carry__1_i_6_n_0\
    );
\ip_idle_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(63),
      O => \ip_idle_carry__1_i_1_n_0\
    );
\ip_idle_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(62),
      I1 => \^ip_cur_tranx_reg\(61),
      I2 => \^ip_cur_tranx_reg\(60),
      O => \ip_idle_carry__1_i_2_n_0\
    );
\ip_idle_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(59),
      I1 => \^ip_cur_tranx_reg\(58),
      I2 => \^ip_cur_tranx_reg\(57),
      O => \ip_idle_carry__1_i_3_n_0\
    );
\ip_idle_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(56),
      I1 => \^ip_cur_tranx_reg\(55),
      I2 => \^ip_cur_tranx_reg\(54),
      O => \ip_idle_carry__1_i_4_n_0\
    );
\ip_idle_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(53),
      I1 => \^ip_cur_tranx_reg\(52),
      I2 => \^ip_cur_tranx_reg\(51),
      O => \ip_idle_carry__1_i_5_n_0\
    );
\ip_idle_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(50),
      I1 => \^ip_cur_tranx_reg\(49),
      I2 => \^ip_cur_tranx_reg\(48),
      O => \ip_idle_carry__1_i_6_n_0\
    );
ip_idle_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(23),
      I1 => \^ip_cur_tranx_reg\(22),
      I2 => \^ip_cur_tranx_reg\(21),
      O => ip_idle_carry_i_1_n_0
    );
ip_idle_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(20),
      I1 => \^ip_cur_tranx_reg\(19),
      I2 => \^ip_cur_tranx_reg\(18),
      O => ip_idle_carry_i_2_n_0
    );
ip_idle_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(17),
      I1 => \^ip_cur_tranx_reg\(16),
      I2 => \^ip_cur_tranx_reg\(15),
      O => ip_idle_carry_i_3_n_0
    );
ip_idle_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(14),
      I1 => \^ip_cur_tranx_reg\(13),
      I2 => \^ip_cur_tranx_reg\(12),
      O => ip_idle_carry_i_4_n_0
    );
ip_idle_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(11),
      I1 => \^ip_cur_tranx_reg\(10),
      I2 => \^ip_cur_tranx_reg\(9),
      O => ip_idle_carry_i_5_n_0
    );
ip_idle_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(8),
      I1 => \^ip_cur_tranx_reg\(7),
      I2 => \^ip_cur_tranx_reg\(6),
      O => ip_idle_carry_i_6_n_0
    );
ip_idle_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(5),
      I1 => \^ip_cur_tranx_reg\(4),
      I2 => \^ip_cur_tranx_reg\(3),
      O => ip_idle_carry_i_7_n_0
    );
ip_idle_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(2),
      I1 => \^ip_cur_tranx_reg\(1),
      I2 => \^ip_cur_tranx_reg\(0),
      O => ip_idle_carry_i_8_n_0
    );
ip_max_parallel_tranx1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => ip_max_parallel_tranx1_carry_n_0,
      CO(6) => ip_max_parallel_tranx1_carry_n_1,
      CO(5) => ip_max_parallel_tranx1_carry_n_2,
      CO(4) => ip_max_parallel_tranx1_carry_n_3,
      CO(3) => ip_max_parallel_tranx1_carry_n_4,
      CO(2) => ip_max_parallel_tranx1_carry_n_5,
      CO(1) => ip_max_parallel_tranx1_carry_n_6,
      CO(0) => ip_max_parallel_tranx1_carry_n_7,
      DI(7) => ip_max_parallel_tranx1_carry_i_1_n_0,
      DI(6) => ip_max_parallel_tranx1_carry_i_2_n_0,
      DI(5) => ip_max_parallel_tranx1_carry_i_3_n_0,
      DI(4) => ip_max_parallel_tranx1_carry_i_4_n_0,
      DI(3) => ip_max_parallel_tranx1_carry_i_5_n_0,
      DI(2) => ip_max_parallel_tranx1_carry_i_6_n_0,
      DI(1) => ip_max_parallel_tranx1_carry_i_7_n_0,
      DI(0) => ip_max_parallel_tranx1_carry_i_8_n_0,
      O(7 downto 0) => NLW_ip_max_parallel_tranx1_carry_O_UNCONNECTED(7 downto 0),
      S(7) => ip_max_parallel_tranx1_carry_i_9_n_0,
      S(6) => ip_max_parallel_tranx1_carry_i_10_n_0,
      S(5) => ip_max_parallel_tranx1_carry_i_11_n_0,
      S(4) => ip_max_parallel_tranx1_carry_i_12_n_0,
      S(3) => ip_max_parallel_tranx1_carry_i_13_n_0,
      S(2) => ip_max_parallel_tranx1_carry_i_14_n_0,
      S(1) => ip_max_parallel_tranx1_carry_i_15_n_0,
      S(0) => ip_max_parallel_tranx1_carry_i_16_n_0
    );
\ip_max_parallel_tranx1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => ip_max_parallel_tranx1_carry_n_0,
      CI_TOP => '0',
      CO(7) => \ip_max_parallel_tranx1_carry__0_n_0\,
      CO(6) => \ip_max_parallel_tranx1_carry__0_n_1\,
      CO(5) => \ip_max_parallel_tranx1_carry__0_n_2\,
      CO(4) => \ip_max_parallel_tranx1_carry__0_n_3\,
      CO(3) => \ip_max_parallel_tranx1_carry__0_n_4\,
      CO(2) => \ip_max_parallel_tranx1_carry__0_n_5\,
      CO(1) => \ip_max_parallel_tranx1_carry__0_n_6\,
      CO(0) => \ip_max_parallel_tranx1_carry__0_n_7\,
      DI(7) => \ip_max_parallel_tranx1_carry__0_i_1_n_0\,
      DI(6) => \ip_max_parallel_tranx1_carry__0_i_2_n_0\,
      DI(5) => \ip_max_parallel_tranx1_carry__0_i_3_n_0\,
      DI(4) => \ip_max_parallel_tranx1_carry__0_i_4_n_0\,
      DI(3) => \ip_max_parallel_tranx1_carry__0_i_5_n_0\,
      DI(2) => \ip_max_parallel_tranx1_carry__0_i_6_n_0\,
      DI(1) => \ip_max_parallel_tranx1_carry__0_i_7_n_0\,
      DI(0) => \ip_max_parallel_tranx1_carry__0_i_8_n_0\,
      O(7 downto 0) => \NLW_ip_max_parallel_tranx1_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \ip_max_parallel_tranx1_carry__0_i_9_n_0\,
      S(6) => \ip_max_parallel_tranx1_carry__0_i_10_n_0\,
      S(5) => \ip_max_parallel_tranx1_carry__0_i_11_n_0\,
      S(4) => \ip_max_parallel_tranx1_carry__0_i_12_n_0\,
      S(3) => \ip_max_parallel_tranx1_carry__0_i_13_n_0\,
      S(2) => \ip_max_parallel_tranx1_carry__0_i_14_n_0\,
      S(1) => \ip_max_parallel_tranx1_carry__0_i_15_n_0\,
      S(0) => \ip_max_parallel_tranx1_carry__0_i_16_n_0\
    );
\ip_max_parallel_tranx1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(30),
      I1 => \ip_max_parallel_tranx_reg_n_0_[30]\,
      I2 => \ip_max_parallel_tranx_reg_n_0_[31]\,
      I3 => \^ip_cur_tranx_reg\(31),
      O => \ip_max_parallel_tranx1_carry__0_i_1_n_0\
    );
\ip_max_parallel_tranx1_carry__0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ip_max_parallel_tranx_reg_n_0_[29]\,
      I1 => \^ip_cur_tranx_reg\(29),
      I2 => \ip_max_parallel_tranx_reg_n_0_[28]\,
      I3 => \^ip_cur_tranx_reg\(28),
      O => \ip_max_parallel_tranx1_carry__0_i_10_n_0\
    );
\ip_max_parallel_tranx1_carry__0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ip_max_parallel_tranx_reg_n_0_[27]\,
      I1 => \^ip_cur_tranx_reg\(27),
      I2 => \ip_max_parallel_tranx_reg_n_0_[26]\,
      I3 => \^ip_cur_tranx_reg\(26),
      O => \ip_max_parallel_tranx1_carry__0_i_11_n_0\
    );
\ip_max_parallel_tranx1_carry__0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ip_max_parallel_tranx_reg_n_0_[25]\,
      I1 => \^ip_cur_tranx_reg\(25),
      I2 => \ip_max_parallel_tranx_reg_n_0_[24]\,
      I3 => \^ip_cur_tranx_reg\(24),
      O => \ip_max_parallel_tranx1_carry__0_i_12_n_0\
    );
\ip_max_parallel_tranx1_carry__0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ip_max_parallel_tranx_reg_n_0_[23]\,
      I1 => \^ip_cur_tranx_reg\(23),
      I2 => \ip_max_parallel_tranx_reg_n_0_[22]\,
      I3 => \^ip_cur_tranx_reg\(22),
      O => \ip_max_parallel_tranx1_carry__0_i_13_n_0\
    );
\ip_max_parallel_tranx1_carry__0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ip_max_parallel_tranx_reg_n_0_[21]\,
      I1 => \^ip_cur_tranx_reg\(21),
      I2 => \ip_max_parallel_tranx_reg_n_0_[20]\,
      I3 => \^ip_cur_tranx_reg\(20),
      O => \ip_max_parallel_tranx1_carry__0_i_14_n_0\
    );
\ip_max_parallel_tranx1_carry__0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ip_max_parallel_tranx_reg_n_0_[19]\,
      I1 => \^ip_cur_tranx_reg\(19),
      I2 => \ip_max_parallel_tranx_reg_n_0_[18]\,
      I3 => \^ip_cur_tranx_reg\(18),
      O => \ip_max_parallel_tranx1_carry__0_i_15_n_0\
    );
\ip_max_parallel_tranx1_carry__0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ip_max_parallel_tranx_reg_n_0_[17]\,
      I1 => \^ip_cur_tranx_reg\(17),
      I2 => \ip_max_parallel_tranx_reg_n_0_[16]\,
      I3 => \^ip_cur_tranx_reg\(16),
      O => \ip_max_parallel_tranx1_carry__0_i_16_n_0\
    );
\ip_max_parallel_tranx1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(28),
      I1 => \ip_max_parallel_tranx_reg_n_0_[28]\,
      I2 => \ip_max_parallel_tranx_reg_n_0_[29]\,
      I3 => \^ip_cur_tranx_reg\(29),
      O => \ip_max_parallel_tranx1_carry__0_i_2_n_0\
    );
\ip_max_parallel_tranx1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(26),
      I1 => \ip_max_parallel_tranx_reg_n_0_[26]\,
      I2 => \ip_max_parallel_tranx_reg_n_0_[27]\,
      I3 => \^ip_cur_tranx_reg\(27),
      O => \ip_max_parallel_tranx1_carry__0_i_3_n_0\
    );
\ip_max_parallel_tranx1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(24),
      I1 => \ip_max_parallel_tranx_reg_n_0_[24]\,
      I2 => \ip_max_parallel_tranx_reg_n_0_[25]\,
      I3 => \^ip_cur_tranx_reg\(25),
      O => \ip_max_parallel_tranx1_carry__0_i_4_n_0\
    );
\ip_max_parallel_tranx1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(22),
      I1 => \ip_max_parallel_tranx_reg_n_0_[22]\,
      I2 => \ip_max_parallel_tranx_reg_n_0_[23]\,
      I3 => \^ip_cur_tranx_reg\(23),
      O => \ip_max_parallel_tranx1_carry__0_i_5_n_0\
    );
\ip_max_parallel_tranx1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(20),
      I1 => \ip_max_parallel_tranx_reg_n_0_[20]\,
      I2 => \ip_max_parallel_tranx_reg_n_0_[21]\,
      I3 => \^ip_cur_tranx_reg\(21),
      O => \ip_max_parallel_tranx1_carry__0_i_6_n_0\
    );
\ip_max_parallel_tranx1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(18),
      I1 => \ip_max_parallel_tranx_reg_n_0_[18]\,
      I2 => \ip_max_parallel_tranx_reg_n_0_[19]\,
      I3 => \^ip_cur_tranx_reg\(19),
      O => \ip_max_parallel_tranx1_carry__0_i_7_n_0\
    );
\ip_max_parallel_tranx1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(16),
      I1 => \ip_max_parallel_tranx_reg_n_0_[16]\,
      I2 => \ip_max_parallel_tranx_reg_n_0_[17]\,
      I3 => \^ip_cur_tranx_reg\(17),
      O => \ip_max_parallel_tranx1_carry__0_i_8_n_0\
    );
\ip_max_parallel_tranx1_carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ip_max_parallel_tranx_reg_n_0_[31]\,
      I1 => \^ip_cur_tranx_reg\(31),
      I2 => \ip_max_parallel_tranx_reg_n_0_[30]\,
      I3 => \^ip_cur_tranx_reg\(30),
      O => \ip_max_parallel_tranx1_carry__0_i_9_n_0\
    );
\ip_max_parallel_tranx1_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_max_parallel_tranx1_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_max_parallel_tranx1_carry__1_n_0\,
      CO(6) => \ip_max_parallel_tranx1_carry__1_n_1\,
      CO(5) => \ip_max_parallel_tranx1_carry__1_n_2\,
      CO(4) => \ip_max_parallel_tranx1_carry__1_n_3\,
      CO(3) => \ip_max_parallel_tranx1_carry__1_n_4\,
      CO(2) => \ip_max_parallel_tranx1_carry__1_n_5\,
      CO(1) => \ip_max_parallel_tranx1_carry__1_n_6\,
      CO(0) => \ip_max_parallel_tranx1_carry__1_n_7\,
      DI(7) => \ip_max_parallel_tranx1_carry__1_i_1_n_0\,
      DI(6) => \ip_max_parallel_tranx1_carry__1_i_2_n_0\,
      DI(5) => \ip_max_parallel_tranx1_carry__1_i_3_n_0\,
      DI(4) => \ip_max_parallel_tranx1_carry__1_i_4_n_0\,
      DI(3) => \ip_max_parallel_tranx1_carry__1_i_5_n_0\,
      DI(2) => \ip_max_parallel_tranx1_carry__1_i_6_n_0\,
      DI(1) => \ip_max_parallel_tranx1_carry__1_i_7_n_0\,
      DI(0) => \ip_max_parallel_tranx1_carry__1_i_8_n_0\,
      O(7 downto 0) => \NLW_ip_max_parallel_tranx1_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \ip_max_parallel_tranx1_carry__1_i_9_n_0\,
      S(6) => \ip_max_parallel_tranx1_carry__1_i_10_n_0\,
      S(5) => \ip_max_parallel_tranx1_carry__1_i_11_n_0\,
      S(4) => \ip_max_parallel_tranx1_carry__1_i_12_n_0\,
      S(3) => \ip_max_parallel_tranx1_carry__1_i_13_n_0\,
      S(2) => \ip_max_parallel_tranx1_carry__1_i_14_n_0\,
      S(1) => \ip_max_parallel_tranx1_carry__1_i_15_n_0\,
      S(0) => \ip_max_parallel_tranx1_carry__1_i_16_n_0\
    );
\ip_max_parallel_tranx1_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(46),
      I1 => data13(14),
      I2 => data13(15),
      I3 => \^ip_cur_tranx_reg\(47),
      O => \ip_max_parallel_tranx1_carry__1_i_1_n_0\
    );
\ip_max_parallel_tranx1_carry__1_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data13(13),
      I1 => \^ip_cur_tranx_reg\(45),
      I2 => data13(12),
      I3 => \^ip_cur_tranx_reg\(44),
      O => \ip_max_parallel_tranx1_carry__1_i_10_n_0\
    );
\ip_max_parallel_tranx1_carry__1_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data13(11),
      I1 => \^ip_cur_tranx_reg\(43),
      I2 => data13(10),
      I3 => \^ip_cur_tranx_reg\(42),
      O => \ip_max_parallel_tranx1_carry__1_i_11_n_0\
    );
\ip_max_parallel_tranx1_carry__1_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data13(9),
      I1 => \^ip_cur_tranx_reg\(41),
      I2 => data13(8),
      I3 => \^ip_cur_tranx_reg\(40),
      O => \ip_max_parallel_tranx1_carry__1_i_12_n_0\
    );
\ip_max_parallel_tranx1_carry__1_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data13(7),
      I1 => \^ip_cur_tranx_reg\(39),
      I2 => data13(6),
      I3 => \^ip_cur_tranx_reg\(38),
      O => \ip_max_parallel_tranx1_carry__1_i_13_n_0\
    );
\ip_max_parallel_tranx1_carry__1_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data13(5),
      I1 => \^ip_cur_tranx_reg\(37),
      I2 => data13(4),
      I3 => \^ip_cur_tranx_reg\(36),
      O => \ip_max_parallel_tranx1_carry__1_i_14_n_0\
    );
\ip_max_parallel_tranx1_carry__1_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data13(3),
      I1 => \^ip_cur_tranx_reg\(35),
      I2 => data13(2),
      I3 => \^ip_cur_tranx_reg\(34),
      O => \ip_max_parallel_tranx1_carry__1_i_15_n_0\
    );
\ip_max_parallel_tranx1_carry__1_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data13(1),
      I1 => \^ip_cur_tranx_reg\(33),
      I2 => data13(0),
      I3 => \^ip_cur_tranx_reg\(32),
      O => \ip_max_parallel_tranx1_carry__1_i_16_n_0\
    );
\ip_max_parallel_tranx1_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(44),
      I1 => data13(12),
      I2 => data13(13),
      I3 => \^ip_cur_tranx_reg\(45),
      O => \ip_max_parallel_tranx1_carry__1_i_2_n_0\
    );
\ip_max_parallel_tranx1_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(42),
      I1 => data13(10),
      I2 => data13(11),
      I3 => \^ip_cur_tranx_reg\(43),
      O => \ip_max_parallel_tranx1_carry__1_i_3_n_0\
    );
\ip_max_parallel_tranx1_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(40),
      I1 => data13(8),
      I2 => data13(9),
      I3 => \^ip_cur_tranx_reg\(41),
      O => \ip_max_parallel_tranx1_carry__1_i_4_n_0\
    );
\ip_max_parallel_tranx1_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(38),
      I1 => data13(6),
      I2 => data13(7),
      I3 => \^ip_cur_tranx_reg\(39),
      O => \ip_max_parallel_tranx1_carry__1_i_5_n_0\
    );
\ip_max_parallel_tranx1_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(36),
      I1 => data13(4),
      I2 => data13(5),
      I3 => \^ip_cur_tranx_reg\(37),
      O => \ip_max_parallel_tranx1_carry__1_i_6_n_0\
    );
\ip_max_parallel_tranx1_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(34),
      I1 => data13(2),
      I2 => data13(3),
      I3 => \^ip_cur_tranx_reg\(35),
      O => \ip_max_parallel_tranx1_carry__1_i_7_n_0\
    );
\ip_max_parallel_tranx1_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(32),
      I1 => data13(0),
      I2 => data13(1),
      I3 => \^ip_cur_tranx_reg\(33),
      O => \ip_max_parallel_tranx1_carry__1_i_8_n_0\
    );
\ip_max_parallel_tranx1_carry__1_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data13(15),
      I1 => \^ip_cur_tranx_reg\(47),
      I2 => data13(14),
      I3 => \^ip_cur_tranx_reg\(46),
      O => \ip_max_parallel_tranx1_carry__1_i_9_n_0\
    );
\ip_max_parallel_tranx1_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_max_parallel_tranx1_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_max_parallel_tranx1_carry__2_n_0\,
      CO(6) => \ip_max_parallel_tranx1_carry__2_n_1\,
      CO(5) => \ip_max_parallel_tranx1_carry__2_n_2\,
      CO(4) => \ip_max_parallel_tranx1_carry__2_n_3\,
      CO(3) => \ip_max_parallel_tranx1_carry__2_n_4\,
      CO(2) => \ip_max_parallel_tranx1_carry__2_n_5\,
      CO(1) => \ip_max_parallel_tranx1_carry__2_n_6\,
      CO(0) => \ip_max_parallel_tranx1_carry__2_n_7\,
      DI(7) => \ip_max_parallel_tranx1_carry__2_i_1_n_0\,
      DI(6) => \ip_max_parallel_tranx1_carry__2_i_2_n_0\,
      DI(5) => \ip_max_parallel_tranx1_carry__2_i_3_n_0\,
      DI(4) => \ip_max_parallel_tranx1_carry__2_i_4_n_0\,
      DI(3) => \ip_max_parallel_tranx1_carry__2_i_5_n_0\,
      DI(2) => \ip_max_parallel_tranx1_carry__2_i_6_n_0\,
      DI(1) => \ip_max_parallel_tranx1_carry__2_i_7_n_0\,
      DI(0) => \ip_max_parallel_tranx1_carry__2_i_8_n_0\,
      O(7 downto 0) => \NLW_ip_max_parallel_tranx1_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \ip_max_parallel_tranx1_carry__2_i_9_n_0\,
      S(6) => \ip_max_parallel_tranx1_carry__2_i_10_n_0\,
      S(5) => \ip_max_parallel_tranx1_carry__2_i_11_n_0\,
      S(4) => \ip_max_parallel_tranx1_carry__2_i_12_n_0\,
      S(3) => \ip_max_parallel_tranx1_carry__2_i_13_n_0\,
      S(2) => \ip_max_parallel_tranx1_carry__2_i_14_n_0\,
      S(1) => \ip_max_parallel_tranx1_carry__2_i_15_n_0\,
      S(0) => \ip_max_parallel_tranx1_carry__2_i_16_n_0\
    );
\ip_max_parallel_tranx1_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(62),
      I1 => data13(30),
      I2 => data13(31),
      I3 => \^ip_cur_tranx_reg\(63),
      O => \ip_max_parallel_tranx1_carry__2_i_1_n_0\
    );
\ip_max_parallel_tranx1_carry__2_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data13(29),
      I1 => \^ip_cur_tranx_reg\(61),
      I2 => data13(28),
      I3 => \^ip_cur_tranx_reg\(60),
      O => \ip_max_parallel_tranx1_carry__2_i_10_n_0\
    );
\ip_max_parallel_tranx1_carry__2_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data13(27),
      I1 => \^ip_cur_tranx_reg\(59),
      I2 => data13(26),
      I3 => \^ip_cur_tranx_reg\(58),
      O => \ip_max_parallel_tranx1_carry__2_i_11_n_0\
    );
\ip_max_parallel_tranx1_carry__2_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data13(25),
      I1 => \^ip_cur_tranx_reg\(57),
      I2 => data13(24),
      I3 => \^ip_cur_tranx_reg\(56),
      O => \ip_max_parallel_tranx1_carry__2_i_12_n_0\
    );
\ip_max_parallel_tranx1_carry__2_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data13(23),
      I1 => \^ip_cur_tranx_reg\(55),
      I2 => data13(22),
      I3 => \^ip_cur_tranx_reg\(54),
      O => \ip_max_parallel_tranx1_carry__2_i_13_n_0\
    );
\ip_max_parallel_tranx1_carry__2_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data13(21),
      I1 => \^ip_cur_tranx_reg\(53),
      I2 => data13(20),
      I3 => \^ip_cur_tranx_reg\(52),
      O => \ip_max_parallel_tranx1_carry__2_i_14_n_0\
    );
\ip_max_parallel_tranx1_carry__2_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data13(19),
      I1 => \^ip_cur_tranx_reg\(51),
      I2 => data13(18),
      I3 => \^ip_cur_tranx_reg\(50),
      O => \ip_max_parallel_tranx1_carry__2_i_15_n_0\
    );
\ip_max_parallel_tranx1_carry__2_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data13(17),
      I1 => \^ip_cur_tranx_reg\(49),
      I2 => data13(16),
      I3 => \^ip_cur_tranx_reg\(48),
      O => \ip_max_parallel_tranx1_carry__2_i_16_n_0\
    );
\ip_max_parallel_tranx1_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(60),
      I1 => data13(28),
      I2 => data13(29),
      I3 => \^ip_cur_tranx_reg\(61),
      O => \ip_max_parallel_tranx1_carry__2_i_2_n_0\
    );
\ip_max_parallel_tranx1_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(58),
      I1 => data13(26),
      I2 => data13(27),
      I3 => \^ip_cur_tranx_reg\(59),
      O => \ip_max_parallel_tranx1_carry__2_i_3_n_0\
    );
\ip_max_parallel_tranx1_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(56),
      I1 => data13(24),
      I2 => data13(25),
      I3 => \^ip_cur_tranx_reg\(57),
      O => \ip_max_parallel_tranx1_carry__2_i_4_n_0\
    );
\ip_max_parallel_tranx1_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(54),
      I1 => data13(22),
      I2 => data13(23),
      I3 => \^ip_cur_tranx_reg\(55),
      O => \ip_max_parallel_tranx1_carry__2_i_5_n_0\
    );
\ip_max_parallel_tranx1_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(52),
      I1 => data13(20),
      I2 => data13(21),
      I3 => \^ip_cur_tranx_reg\(53),
      O => \ip_max_parallel_tranx1_carry__2_i_6_n_0\
    );
\ip_max_parallel_tranx1_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(50),
      I1 => data13(18),
      I2 => data13(19),
      I3 => \^ip_cur_tranx_reg\(51),
      O => \ip_max_parallel_tranx1_carry__2_i_7_n_0\
    );
\ip_max_parallel_tranx1_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(48),
      I1 => data13(16),
      I2 => data13(17),
      I3 => \^ip_cur_tranx_reg\(49),
      O => \ip_max_parallel_tranx1_carry__2_i_8_n_0\
    );
\ip_max_parallel_tranx1_carry__2_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => data13(31),
      I1 => \^ip_cur_tranx_reg\(63),
      I2 => data13(30),
      I3 => \^ip_cur_tranx_reg\(62),
      O => \ip_max_parallel_tranx1_carry__2_i_9_n_0\
    );
ip_max_parallel_tranx1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(14),
      I1 => \ip_max_parallel_tranx_reg_n_0_[14]\,
      I2 => \ip_max_parallel_tranx_reg_n_0_[15]\,
      I3 => \^ip_cur_tranx_reg\(15),
      O => ip_max_parallel_tranx1_carry_i_1_n_0
    );
ip_max_parallel_tranx1_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ip_max_parallel_tranx_reg_n_0_[13]\,
      I1 => \^ip_cur_tranx_reg\(13),
      I2 => \ip_max_parallel_tranx_reg_n_0_[12]\,
      I3 => \^ip_cur_tranx_reg\(12),
      O => ip_max_parallel_tranx1_carry_i_10_n_0
    );
ip_max_parallel_tranx1_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ip_max_parallel_tranx_reg_n_0_[11]\,
      I1 => \^ip_cur_tranx_reg\(11),
      I2 => \ip_max_parallel_tranx_reg_n_0_[10]\,
      I3 => \^ip_cur_tranx_reg\(10),
      O => ip_max_parallel_tranx1_carry_i_11_n_0
    );
ip_max_parallel_tranx1_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ip_max_parallel_tranx_reg_n_0_[9]\,
      I1 => \^ip_cur_tranx_reg\(9),
      I2 => \ip_max_parallel_tranx_reg_n_0_[8]\,
      I3 => \^ip_cur_tranx_reg\(8),
      O => ip_max_parallel_tranx1_carry_i_12_n_0
    );
ip_max_parallel_tranx1_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ip_max_parallel_tranx_reg_n_0_[7]\,
      I1 => \^ip_cur_tranx_reg\(7),
      I2 => \ip_max_parallel_tranx_reg_n_0_[6]\,
      I3 => \^ip_cur_tranx_reg\(6),
      O => ip_max_parallel_tranx1_carry_i_13_n_0
    );
ip_max_parallel_tranx1_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ip_max_parallel_tranx_reg_n_0_[5]\,
      I1 => \^ip_cur_tranx_reg\(5),
      I2 => \ip_max_parallel_tranx_reg_n_0_[4]\,
      I3 => \^ip_cur_tranx_reg\(4),
      O => ip_max_parallel_tranx1_carry_i_14_n_0
    );
ip_max_parallel_tranx1_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ip_max_parallel_tranx_reg_n_0_[3]\,
      I1 => \^ip_cur_tranx_reg\(3),
      I2 => \ip_max_parallel_tranx_reg_n_0_[2]\,
      I3 => \^ip_cur_tranx_reg\(2),
      O => ip_max_parallel_tranx1_carry_i_15_n_0
    );
ip_max_parallel_tranx1_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ip_max_parallel_tranx_reg_n_0_[1]\,
      I1 => \^ip_cur_tranx_reg\(1),
      I2 => \ip_max_parallel_tranx_reg_n_0_[0]\,
      I3 => \^ip_cur_tranx_reg\(0),
      O => ip_max_parallel_tranx1_carry_i_16_n_0
    );
ip_max_parallel_tranx1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(12),
      I1 => \ip_max_parallel_tranx_reg_n_0_[12]\,
      I2 => \ip_max_parallel_tranx_reg_n_0_[13]\,
      I3 => \^ip_cur_tranx_reg\(13),
      O => ip_max_parallel_tranx1_carry_i_2_n_0
    );
ip_max_parallel_tranx1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(10),
      I1 => \ip_max_parallel_tranx_reg_n_0_[10]\,
      I2 => \ip_max_parallel_tranx_reg_n_0_[11]\,
      I3 => \^ip_cur_tranx_reg\(11),
      O => ip_max_parallel_tranx1_carry_i_3_n_0
    );
ip_max_parallel_tranx1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(8),
      I1 => \ip_max_parallel_tranx_reg_n_0_[8]\,
      I2 => \ip_max_parallel_tranx_reg_n_0_[9]\,
      I3 => \^ip_cur_tranx_reg\(9),
      O => ip_max_parallel_tranx1_carry_i_4_n_0
    );
ip_max_parallel_tranx1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(6),
      I1 => \ip_max_parallel_tranx_reg_n_0_[6]\,
      I2 => \ip_max_parallel_tranx_reg_n_0_[7]\,
      I3 => \^ip_cur_tranx_reg\(7),
      O => ip_max_parallel_tranx1_carry_i_5_n_0
    );
ip_max_parallel_tranx1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(4),
      I1 => \ip_max_parallel_tranx_reg_n_0_[4]\,
      I2 => \ip_max_parallel_tranx_reg_n_0_[5]\,
      I3 => \^ip_cur_tranx_reg\(5),
      O => ip_max_parallel_tranx1_carry_i_6_n_0
    );
ip_max_parallel_tranx1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(2),
      I1 => \ip_max_parallel_tranx_reg_n_0_[2]\,
      I2 => \ip_max_parallel_tranx_reg_n_0_[3]\,
      I3 => \^ip_cur_tranx_reg\(3),
      O => ip_max_parallel_tranx1_carry_i_7_n_0
    );
ip_max_parallel_tranx1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^ip_cur_tranx_reg\(0),
      I1 => \ip_max_parallel_tranx_reg_n_0_[0]\,
      I2 => \ip_max_parallel_tranx_reg_n_0_[1]\,
      I3 => \^ip_cur_tranx_reg\(1),
      O => ip_max_parallel_tranx1_carry_i_8_n_0
    );
ip_max_parallel_tranx1_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ip_max_parallel_tranx_reg_n_0_[15]\,
      I1 => \^ip_cur_tranx_reg\(15),
      I2 => \ip_max_parallel_tranx_reg_n_0_[14]\,
      I3 => \^ip_cur_tranx_reg\(14),
      O => ip_max_parallel_tranx1_carry_i_9_n_0
    );
\ip_max_parallel_tranx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(0),
      Q => \ip_max_parallel_tranx_reg_n_0_[0]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(10),
      Q => \ip_max_parallel_tranx_reg_n_0_[10]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(11),
      Q => \ip_max_parallel_tranx_reg_n_0_[11]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(12),
      Q => \ip_max_parallel_tranx_reg_n_0_[12]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(13),
      Q => \ip_max_parallel_tranx_reg_n_0_[13]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(14),
      Q => \ip_max_parallel_tranx_reg_n_0_[14]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(15),
      Q => \ip_max_parallel_tranx_reg_n_0_[15]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(16),
      Q => \ip_max_parallel_tranx_reg_n_0_[16]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(17),
      Q => \ip_max_parallel_tranx_reg_n_0_[17]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(18),
      Q => \ip_max_parallel_tranx_reg_n_0_[18]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(19),
      Q => \ip_max_parallel_tranx_reg_n_0_[19]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(1),
      Q => \ip_max_parallel_tranx_reg_n_0_[1]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(20),
      Q => \ip_max_parallel_tranx_reg_n_0_[20]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(21),
      Q => \ip_max_parallel_tranx_reg_n_0_[21]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(22),
      Q => \ip_max_parallel_tranx_reg_n_0_[22]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(23),
      Q => \ip_max_parallel_tranx_reg_n_0_[23]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(24),
      Q => \ip_max_parallel_tranx_reg_n_0_[24]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(25),
      Q => \ip_max_parallel_tranx_reg_n_0_[25]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(26),
      Q => \ip_max_parallel_tranx_reg_n_0_[26]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(27),
      Q => \ip_max_parallel_tranx_reg_n_0_[27]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(28),
      Q => \ip_max_parallel_tranx_reg_n_0_[28]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(29),
      Q => \ip_max_parallel_tranx_reg_n_0_[29]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(2),
      Q => \ip_max_parallel_tranx_reg_n_0_[2]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(30),
      Q => \ip_max_parallel_tranx_reg_n_0_[30]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(31),
      Q => \ip_max_parallel_tranx_reg_n_0_[31]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(32),
      Q => data13(0),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(33),
      Q => data13(1),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(34),
      Q => data13(2),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(35),
      Q => data13(3),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(36),
      Q => data13(4),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(37),
      Q => data13(5),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(38),
      Q => data13(6),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(39),
      Q => data13(7),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(3),
      Q => \ip_max_parallel_tranx_reg_n_0_[3]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(40),
      Q => data13(8),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(41),
      Q => data13(9),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(42),
      Q => data13(10),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(43),
      Q => data13(11),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(44),
      Q => data13(12),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(45),
      Q => data13(13),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(46),
      Q => data13(14),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(47),
      Q => data13(15),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(48),
      Q => data13(16),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(49),
      Q => data13(17),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(4),
      Q => \ip_max_parallel_tranx_reg_n_0_[4]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(50),
      Q => data13(18),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(51),
      Q => data13(19),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(52),
      Q => data13(20),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(53),
      Q => data13(21),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(54),
      Q => data13(22),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(55),
      Q => data13(23),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(56),
      Q => data13(24),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(57),
      Q => data13(25),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(58),
      Q => data13(26),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(59),
      Q => data13(27),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(5),
      Q => \ip_max_parallel_tranx_reg_n_0_[5]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(60),
      Q => data13(28),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(61),
      Q => data13(29),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(62),
      Q => data13(30),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(63),
      Q => data13(31),
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(6),
      Q => \ip_max_parallel_tranx_reg_n_0_[6]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(7),
      Q => \ip_max_parallel_tranx_reg_n_0_[7]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(8),
      Q => \ip_max_parallel_tranx_reg_n_0_[8]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_max_parallel_tranx_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \ip_max_parallel_tranx1_carry__2_n_0\,
      D => \^ip_cur_tranx_reg\(9),
      Q => \ip_max_parallel_tranx_reg_n_0_[9]\,
      R => \ip_max_parallel_tranx_reg[0]_0\
    );
\ip_start_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ip_start_count_reg_n_0_[0]\,
      O => \ip_start_count[0]_i_3_n_0\
    );
\ip_start_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[0]_i_2_n_15\,
      Q => \ip_start_count_reg_n_0_[0]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ip_start_count_reg[0]_i_2_n_0\,
      CO(6) => \ip_start_count_reg[0]_i_2_n_1\,
      CO(5) => \ip_start_count_reg[0]_i_2_n_2\,
      CO(4) => \ip_start_count_reg[0]_i_2_n_3\,
      CO(3) => \ip_start_count_reg[0]_i_2_n_4\,
      CO(2) => \ip_start_count_reg[0]_i_2_n_5\,
      CO(1) => \ip_start_count_reg[0]_i_2_n_6\,
      CO(0) => \ip_start_count_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \ip_start_count_reg[0]_i_2_n_8\,
      O(6) => \ip_start_count_reg[0]_i_2_n_9\,
      O(5) => \ip_start_count_reg[0]_i_2_n_10\,
      O(4) => \ip_start_count_reg[0]_i_2_n_11\,
      O(3) => \ip_start_count_reg[0]_i_2_n_12\,
      O(2) => \ip_start_count_reg[0]_i_2_n_13\,
      O(1) => \ip_start_count_reg[0]_i_2_n_14\,
      O(0) => \ip_start_count_reg[0]_i_2_n_15\,
      S(7) => \ip_start_count_reg_n_0_[7]\,
      S(6) => \ip_start_count_reg_n_0_[6]\,
      S(5) => \ip_start_count_reg_n_0_[5]\,
      S(4) => \ip_start_count_reg_n_0_[4]\,
      S(3) => \ip_start_count_reg_n_0_[3]\,
      S(2) => \ip_start_count_reg_n_0_[2]\,
      S(1) => \ip_start_count_reg_n_0_[1]\,
      S(0) => \ip_start_count[0]_i_3_n_0\
    );
\ip_start_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[8]_i_1_n_13\,
      Q => \ip_start_count_reg_n_0_[10]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[8]_i_1_n_12\,
      Q => \ip_start_count_reg_n_0_[11]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[8]_i_1_n_11\,
      Q => \ip_start_count_reg_n_0_[12]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[8]_i_1_n_10\,
      Q => \ip_start_count_reg_n_0_[13]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[8]_i_1_n_9\,
      Q => \ip_start_count_reg_n_0_[14]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[8]_i_1_n_8\,
      Q => \ip_start_count_reg_n_0_[15]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[16]_i_1_n_15\,
      Q => \ip_start_count_reg_n_0_[16]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_start_count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_start_count_reg[16]_i_1_n_0\,
      CO(6) => \ip_start_count_reg[16]_i_1_n_1\,
      CO(5) => \ip_start_count_reg[16]_i_1_n_2\,
      CO(4) => \ip_start_count_reg[16]_i_1_n_3\,
      CO(3) => \ip_start_count_reg[16]_i_1_n_4\,
      CO(2) => \ip_start_count_reg[16]_i_1_n_5\,
      CO(1) => \ip_start_count_reg[16]_i_1_n_6\,
      CO(0) => \ip_start_count_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \ip_start_count_reg[16]_i_1_n_8\,
      O(6) => \ip_start_count_reg[16]_i_1_n_9\,
      O(5) => \ip_start_count_reg[16]_i_1_n_10\,
      O(4) => \ip_start_count_reg[16]_i_1_n_11\,
      O(3) => \ip_start_count_reg[16]_i_1_n_12\,
      O(2) => \ip_start_count_reg[16]_i_1_n_13\,
      O(1) => \ip_start_count_reg[16]_i_1_n_14\,
      O(0) => \ip_start_count_reg[16]_i_1_n_15\,
      S(7) => \ip_start_count_reg_n_0_[23]\,
      S(6) => \ip_start_count_reg_n_0_[22]\,
      S(5) => \ip_start_count_reg_n_0_[21]\,
      S(4) => \ip_start_count_reg_n_0_[20]\,
      S(3) => \ip_start_count_reg_n_0_[19]\,
      S(2) => \ip_start_count_reg_n_0_[18]\,
      S(1) => \ip_start_count_reg_n_0_[17]\,
      S(0) => \ip_start_count_reg_n_0_[16]\
    );
\ip_start_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[16]_i_1_n_14\,
      Q => \ip_start_count_reg_n_0_[17]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[16]_i_1_n_13\,
      Q => \ip_start_count_reg_n_0_[18]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[16]_i_1_n_12\,
      Q => \ip_start_count_reg_n_0_[19]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[0]_i_2_n_14\,
      Q => \ip_start_count_reg_n_0_[1]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[16]_i_1_n_11\,
      Q => \ip_start_count_reg_n_0_[20]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[16]_i_1_n_10\,
      Q => \ip_start_count_reg_n_0_[21]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[16]_i_1_n_9\,
      Q => \ip_start_count_reg_n_0_[22]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[16]_i_1_n_8\,
      Q => \ip_start_count_reg_n_0_[23]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[24]_i_1_n_15\,
      Q => \ip_start_count_reg_n_0_[24]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_start_count_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_start_count_reg[24]_i_1_n_0\,
      CO(6) => \ip_start_count_reg[24]_i_1_n_1\,
      CO(5) => \ip_start_count_reg[24]_i_1_n_2\,
      CO(4) => \ip_start_count_reg[24]_i_1_n_3\,
      CO(3) => \ip_start_count_reg[24]_i_1_n_4\,
      CO(2) => \ip_start_count_reg[24]_i_1_n_5\,
      CO(1) => \ip_start_count_reg[24]_i_1_n_6\,
      CO(0) => \ip_start_count_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \ip_start_count_reg[24]_i_1_n_8\,
      O(6) => \ip_start_count_reg[24]_i_1_n_9\,
      O(5) => \ip_start_count_reg[24]_i_1_n_10\,
      O(4) => \ip_start_count_reg[24]_i_1_n_11\,
      O(3) => \ip_start_count_reg[24]_i_1_n_12\,
      O(2) => \ip_start_count_reg[24]_i_1_n_13\,
      O(1) => \ip_start_count_reg[24]_i_1_n_14\,
      O(0) => \ip_start_count_reg[24]_i_1_n_15\,
      S(7) => \ip_start_count_reg_n_0_[31]\,
      S(6) => \ip_start_count_reg_n_0_[30]\,
      S(5) => \ip_start_count_reg_n_0_[29]\,
      S(4) => \ip_start_count_reg_n_0_[28]\,
      S(3) => \ip_start_count_reg_n_0_[27]\,
      S(2) => \ip_start_count_reg_n_0_[26]\,
      S(1) => \ip_start_count_reg_n_0_[25]\,
      S(0) => \ip_start_count_reg_n_0_[24]\
    );
\ip_start_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[24]_i_1_n_14\,
      Q => \ip_start_count_reg_n_0_[25]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[24]_i_1_n_13\,
      Q => \ip_start_count_reg_n_0_[26]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[24]_i_1_n_12\,
      Q => \ip_start_count_reg_n_0_[27]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[24]_i_1_n_11\,
      Q => \ip_start_count_reg_n_0_[28]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[24]_i_1_n_10\,
      Q => \ip_start_count_reg_n_0_[29]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[0]_i_2_n_13\,
      Q => \ip_start_count_reg_n_0_[2]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[24]_i_1_n_9\,
      Q => \ip_start_count_reg_n_0_[30]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[24]_i_1_n_8\,
      Q => \ip_start_count_reg_n_0_[31]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[32]_i_1_n_15\,
      Q => data9(0),
      R => RST_ACTIVE
    );
\ip_start_count_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_start_count_reg[24]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_start_count_reg[32]_i_1_n_0\,
      CO(6) => \ip_start_count_reg[32]_i_1_n_1\,
      CO(5) => \ip_start_count_reg[32]_i_1_n_2\,
      CO(4) => \ip_start_count_reg[32]_i_1_n_3\,
      CO(3) => \ip_start_count_reg[32]_i_1_n_4\,
      CO(2) => \ip_start_count_reg[32]_i_1_n_5\,
      CO(1) => \ip_start_count_reg[32]_i_1_n_6\,
      CO(0) => \ip_start_count_reg[32]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \ip_start_count_reg[32]_i_1_n_8\,
      O(6) => \ip_start_count_reg[32]_i_1_n_9\,
      O(5) => \ip_start_count_reg[32]_i_1_n_10\,
      O(4) => \ip_start_count_reg[32]_i_1_n_11\,
      O(3) => \ip_start_count_reg[32]_i_1_n_12\,
      O(2) => \ip_start_count_reg[32]_i_1_n_13\,
      O(1) => \ip_start_count_reg[32]_i_1_n_14\,
      O(0) => \ip_start_count_reg[32]_i_1_n_15\,
      S(7 downto 0) => data9(7 downto 0)
    );
\ip_start_count_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[32]_i_1_n_14\,
      Q => data9(1),
      R => RST_ACTIVE
    );
\ip_start_count_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[32]_i_1_n_13\,
      Q => data9(2),
      R => RST_ACTIVE
    );
\ip_start_count_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[32]_i_1_n_12\,
      Q => data9(3),
      R => RST_ACTIVE
    );
\ip_start_count_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[32]_i_1_n_11\,
      Q => data9(4),
      R => RST_ACTIVE
    );
\ip_start_count_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[32]_i_1_n_10\,
      Q => data9(5),
      R => RST_ACTIVE
    );
\ip_start_count_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[32]_i_1_n_9\,
      Q => data9(6),
      R => RST_ACTIVE
    );
\ip_start_count_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[32]_i_1_n_8\,
      Q => data9(7),
      R => RST_ACTIVE
    );
\ip_start_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[0]_i_2_n_12\,
      Q => \ip_start_count_reg_n_0_[3]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[40]_i_1_n_15\,
      Q => data9(8),
      R => RST_ACTIVE
    );
\ip_start_count_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_start_count_reg[32]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_start_count_reg[40]_i_1_n_0\,
      CO(6) => \ip_start_count_reg[40]_i_1_n_1\,
      CO(5) => \ip_start_count_reg[40]_i_1_n_2\,
      CO(4) => \ip_start_count_reg[40]_i_1_n_3\,
      CO(3) => \ip_start_count_reg[40]_i_1_n_4\,
      CO(2) => \ip_start_count_reg[40]_i_1_n_5\,
      CO(1) => \ip_start_count_reg[40]_i_1_n_6\,
      CO(0) => \ip_start_count_reg[40]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \ip_start_count_reg[40]_i_1_n_8\,
      O(6) => \ip_start_count_reg[40]_i_1_n_9\,
      O(5) => \ip_start_count_reg[40]_i_1_n_10\,
      O(4) => \ip_start_count_reg[40]_i_1_n_11\,
      O(3) => \ip_start_count_reg[40]_i_1_n_12\,
      O(2) => \ip_start_count_reg[40]_i_1_n_13\,
      O(1) => \ip_start_count_reg[40]_i_1_n_14\,
      O(0) => \ip_start_count_reg[40]_i_1_n_15\,
      S(7 downto 0) => data9(15 downto 8)
    );
\ip_start_count_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[40]_i_1_n_14\,
      Q => data9(9),
      R => RST_ACTIVE
    );
\ip_start_count_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[40]_i_1_n_13\,
      Q => data9(10),
      R => RST_ACTIVE
    );
\ip_start_count_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[40]_i_1_n_12\,
      Q => data9(11),
      R => RST_ACTIVE
    );
\ip_start_count_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[40]_i_1_n_11\,
      Q => data9(12),
      R => RST_ACTIVE
    );
\ip_start_count_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[40]_i_1_n_10\,
      Q => data9(13),
      R => RST_ACTIVE
    );
\ip_start_count_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[40]_i_1_n_9\,
      Q => data9(14),
      R => RST_ACTIVE
    );
\ip_start_count_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[40]_i_1_n_8\,
      Q => data9(15),
      R => RST_ACTIVE
    );
\ip_start_count_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[48]_i_1_n_15\,
      Q => data9(16),
      R => RST_ACTIVE
    );
\ip_start_count_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_start_count_reg[40]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_start_count_reg[48]_i_1_n_0\,
      CO(6) => \ip_start_count_reg[48]_i_1_n_1\,
      CO(5) => \ip_start_count_reg[48]_i_1_n_2\,
      CO(4) => \ip_start_count_reg[48]_i_1_n_3\,
      CO(3) => \ip_start_count_reg[48]_i_1_n_4\,
      CO(2) => \ip_start_count_reg[48]_i_1_n_5\,
      CO(1) => \ip_start_count_reg[48]_i_1_n_6\,
      CO(0) => \ip_start_count_reg[48]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \ip_start_count_reg[48]_i_1_n_8\,
      O(6) => \ip_start_count_reg[48]_i_1_n_9\,
      O(5) => \ip_start_count_reg[48]_i_1_n_10\,
      O(4) => \ip_start_count_reg[48]_i_1_n_11\,
      O(3) => \ip_start_count_reg[48]_i_1_n_12\,
      O(2) => \ip_start_count_reg[48]_i_1_n_13\,
      O(1) => \ip_start_count_reg[48]_i_1_n_14\,
      O(0) => \ip_start_count_reg[48]_i_1_n_15\,
      S(7 downto 0) => data9(23 downto 16)
    );
\ip_start_count_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[48]_i_1_n_14\,
      Q => data9(17),
      R => RST_ACTIVE
    );
\ip_start_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[0]_i_2_n_11\,
      Q => \ip_start_count_reg_n_0_[4]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[48]_i_1_n_13\,
      Q => data9(18),
      R => RST_ACTIVE
    );
\ip_start_count_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[48]_i_1_n_12\,
      Q => data9(19),
      R => RST_ACTIVE
    );
\ip_start_count_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[48]_i_1_n_11\,
      Q => data9(20),
      R => RST_ACTIVE
    );
\ip_start_count_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[48]_i_1_n_10\,
      Q => data9(21),
      R => RST_ACTIVE
    );
\ip_start_count_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[48]_i_1_n_9\,
      Q => data9(22),
      R => RST_ACTIVE
    );
\ip_start_count_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[48]_i_1_n_8\,
      Q => data9(23),
      R => RST_ACTIVE
    );
\ip_start_count_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[56]_i_1_n_15\,
      Q => data9(24),
      R => RST_ACTIVE
    );
\ip_start_count_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_start_count_reg[48]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_ip_start_count_reg[56]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \ip_start_count_reg[56]_i_1_n_1\,
      CO(5) => \ip_start_count_reg[56]_i_1_n_2\,
      CO(4) => \ip_start_count_reg[56]_i_1_n_3\,
      CO(3) => \ip_start_count_reg[56]_i_1_n_4\,
      CO(2) => \ip_start_count_reg[56]_i_1_n_5\,
      CO(1) => \ip_start_count_reg[56]_i_1_n_6\,
      CO(0) => \ip_start_count_reg[56]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \ip_start_count_reg[56]_i_1_n_8\,
      O(6) => \ip_start_count_reg[56]_i_1_n_9\,
      O(5) => \ip_start_count_reg[56]_i_1_n_10\,
      O(4) => \ip_start_count_reg[56]_i_1_n_11\,
      O(3) => \ip_start_count_reg[56]_i_1_n_12\,
      O(2) => \ip_start_count_reg[56]_i_1_n_13\,
      O(1) => \ip_start_count_reg[56]_i_1_n_14\,
      O(0) => \ip_start_count_reg[56]_i_1_n_15\,
      S(7 downto 0) => data9(31 downto 24)
    );
\ip_start_count_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[56]_i_1_n_14\,
      Q => data9(25),
      R => RST_ACTIVE
    );
\ip_start_count_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[56]_i_1_n_13\,
      Q => data9(26),
      R => RST_ACTIVE
    );
\ip_start_count_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[56]_i_1_n_12\,
      Q => data9(27),
      R => RST_ACTIVE
    );
\ip_start_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[0]_i_2_n_10\,
      Q => \ip_start_count_reg_n_0_[5]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[56]_i_1_n_11\,
      Q => data9(28),
      R => RST_ACTIVE
    );
\ip_start_count_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[56]_i_1_n_10\,
      Q => data9(29),
      R => RST_ACTIVE
    );
\ip_start_count_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[56]_i_1_n_9\,
      Q => data9(30),
      R => RST_ACTIVE
    );
\ip_start_count_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[56]_i_1_n_8\,
      Q => data9(31),
      R => RST_ACTIVE
    );
\ip_start_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[0]_i_2_n_9\,
      Q => \ip_start_count_reg_n_0_[6]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[0]_i_2_n_8\,
      Q => \ip_start_count_reg_n_0_[7]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[8]_i_1_n_15\,
      Q => \ip_start_count_reg_n_0_[8]\,
      R => RST_ACTIVE
    );
\ip_start_count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ip_start_count_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \ip_start_count_reg[8]_i_1_n_0\,
      CO(6) => \ip_start_count_reg[8]_i_1_n_1\,
      CO(5) => \ip_start_count_reg[8]_i_1_n_2\,
      CO(4) => \ip_start_count_reg[8]_i_1_n_3\,
      CO(3) => \ip_start_count_reg[8]_i_1_n_4\,
      CO(2) => \ip_start_count_reg[8]_i_1_n_5\,
      CO(1) => \ip_start_count_reg[8]_i_1_n_6\,
      CO(0) => \ip_start_count_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \ip_start_count_reg[8]_i_1_n_8\,
      O(6) => \ip_start_count_reg[8]_i_1_n_9\,
      O(5) => \ip_start_count_reg[8]_i_1_n_10\,
      O(4) => \ip_start_count_reg[8]_i_1_n_11\,
      O(3) => \ip_start_count_reg[8]_i_1_n_12\,
      O(2) => \ip_start_count_reg[8]_i_1_n_13\,
      O(1) => \ip_start_count_reg[8]_i_1_n_14\,
      O(0) => \ip_start_count_reg[8]_i_1_n_15\,
      S(7) => \ip_start_count_reg_n_0_[15]\,
      S(6) => \ip_start_count_reg_n_0_[14]\,
      S(5) => \ip_start_count_reg_n_0_[13]\,
      S(4) => \ip_start_count_reg_n_0_[12]\,
      S(3) => \ip_start_count_reg_n_0_[11]\,
      S(2) => \ip_start_count_reg_n_0_[10]\,
      S(1) => \ip_start_count_reg_n_0_[9]\,
      S(0) => \ip_start_count_reg_n_0_[8]\
    );
\ip_start_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => ip_start_count0,
      D => \ip_start_count_reg[8]_i_1_n_14\,
      Q => \ip_start_count_reg_n_0_[9]\,
      R => RST_ACTIVE
    );
min_max_ctr_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_max_ctr
     port map (
      Q(63 downto 0) => Q(63 downto 0),
      RST_ACTIVE => RST_ACTIVE,
      ap_continue_reg => ap_continue_reg,
      ap_done_reg => ap_done_reg,
      dataflow_en => dataflow_en,
      empty => empty,
      \max_ctr_reg[63]_0\(63 downto 0) => \max_ctr_reg[63]\(63 downto 0),
      mon_clk => mon_clk,
      rd_en => rd_en,
      start_pulse => start_pulse
    );
\sample_data[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[0]\,
      I1 => \ip_cycles_avg_reg_n_0_[0]\,
      I2 => \ip_start_count_reg_n_0_[0]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[0]_0\
    );
\sample_data[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(0),
      I1 => data6(0),
      I2 => data9(0),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[32]_0\
    );
\sample_data[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[10]\,
      I1 => \ip_cycles_avg_reg_n_0_[10]\,
      I2 => \ip_start_count_reg_n_0_[10]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[10]_0\
    );
\sample_data[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(10),
      I1 => data6(10),
      I2 => data9(10),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[42]_0\
    );
\sample_data[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[11]\,
      I1 => \ip_cycles_avg_reg_n_0_[11]\,
      I2 => \ip_start_count_reg_n_0_[11]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[11]_0\
    );
\sample_data[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(11),
      I1 => data6(11),
      I2 => data9(11),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[43]_0\
    );
\sample_data[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[12]\,
      I1 => \ip_cycles_avg_reg_n_0_[12]\,
      I2 => \ip_start_count_reg_n_0_[12]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[12]_0\
    );
\sample_data[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(12),
      I1 => data6(12),
      I2 => data9(12),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[44]_0\
    );
\sample_data[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[13]\,
      I1 => \ip_cycles_avg_reg_n_0_[13]\,
      I2 => \ip_start_count_reg_n_0_[13]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[13]_0\
    );
\sample_data[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(13),
      I1 => data6(13),
      I2 => data9(13),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[45]_0\
    );
\sample_data[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[14]\,
      I1 => \ip_cycles_avg_reg_n_0_[14]\,
      I2 => \ip_start_count_reg_n_0_[14]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[14]_0\
    );
\sample_data[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(14),
      I1 => data6(14),
      I2 => data9(14),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[46]_0\
    );
\sample_data[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[15]\,
      I1 => \ip_cycles_avg_reg_n_0_[15]\,
      I2 => \ip_start_count_reg_n_0_[15]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[15]_0\
    );
\sample_data[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(15),
      I1 => data6(15),
      I2 => data9(15),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[47]_0\
    );
\sample_data[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[16]\,
      I1 => \ip_cycles_avg_reg_n_0_[16]\,
      I2 => \ip_start_count_reg_n_0_[16]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[16]_0\
    );
\sample_data[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(16),
      I1 => data6(16),
      I2 => data9(16),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[48]_0\
    );
\sample_data[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[17]\,
      I1 => \ip_cycles_avg_reg_n_0_[17]\,
      I2 => \ip_start_count_reg_n_0_[17]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[17]_0\
    );
\sample_data[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(17),
      I1 => data6(17),
      I2 => data9(17),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[49]_0\
    );
\sample_data[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[18]\,
      I1 => \ip_cycles_avg_reg_n_0_[18]\,
      I2 => \ip_start_count_reg_n_0_[18]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[18]_0\
    );
\sample_data[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(18),
      I1 => data6(18),
      I2 => data9(18),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[50]_0\
    );
\sample_data[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[19]\,
      I1 => \ip_cycles_avg_reg_n_0_[19]\,
      I2 => \ip_start_count_reg_n_0_[19]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[19]_0\
    );
\sample_data[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(19),
      I1 => data6(19),
      I2 => data9(19),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[51]_0\
    );
\sample_data[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[1]\,
      I1 => \ip_cycles_avg_reg_n_0_[1]\,
      I2 => \ip_start_count_reg_n_0_[1]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[1]_0\
    );
\sample_data[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(1),
      I1 => data6(1),
      I2 => data9(1),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[33]_0\
    );
\sample_data[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[20]\,
      I1 => \ip_cycles_avg_reg_n_0_[20]\,
      I2 => \ip_start_count_reg_n_0_[20]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[20]_0\
    );
\sample_data[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(20),
      I1 => data6(20),
      I2 => data9(20),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[52]_0\
    );
\sample_data[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[21]\,
      I1 => \ip_cycles_avg_reg_n_0_[21]\,
      I2 => \ip_start_count_reg_n_0_[21]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[21]_0\
    );
\sample_data[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(21),
      I1 => data6(21),
      I2 => data9(21),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[53]_0\
    );
\sample_data[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[22]\,
      I1 => \ip_cycles_avg_reg_n_0_[22]\,
      I2 => \ip_start_count_reg_n_0_[22]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[22]_0\
    );
\sample_data[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(22),
      I1 => data6(22),
      I2 => data9(22),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[54]_0\
    );
\sample_data[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[23]\,
      I1 => \ip_cycles_avg_reg_n_0_[23]\,
      I2 => \ip_start_count_reg_n_0_[23]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[23]_0\
    );
\sample_data[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(23),
      I1 => data6(23),
      I2 => data9(23),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[55]_0\
    );
\sample_data[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[24]\,
      I1 => \ip_cycles_avg_reg_n_0_[24]\,
      I2 => \ip_start_count_reg_n_0_[24]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[24]_0\
    );
\sample_data[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(24),
      I1 => data6(24),
      I2 => data9(24),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[56]_0\
    );
\sample_data[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[25]\,
      I1 => \ip_cycles_avg_reg_n_0_[25]\,
      I2 => \ip_start_count_reg_n_0_[25]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[25]_0\
    );
\sample_data[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(25),
      I1 => data6(25),
      I2 => data9(25),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[57]_0\
    );
\sample_data[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[26]\,
      I1 => \ip_cycles_avg_reg_n_0_[26]\,
      I2 => \ip_start_count_reg_n_0_[26]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[26]_0\
    );
\sample_data[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(26),
      I1 => data6(26),
      I2 => data9(26),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[58]_0\
    );
\sample_data[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[27]\,
      I1 => \ip_cycles_avg_reg_n_0_[27]\,
      I2 => \ip_start_count_reg_n_0_[27]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[27]_0\
    );
\sample_data[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(27),
      I1 => data6(27),
      I2 => data9(27),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[59]_0\
    );
\sample_data[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[28]\,
      I1 => \ip_cycles_avg_reg_n_0_[28]\,
      I2 => \ip_start_count_reg_n_0_[28]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[28]_0\
    );
\sample_data[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(28),
      I1 => data6(28),
      I2 => data9(28),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[60]_0\
    );
\sample_data[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[29]\,
      I1 => \ip_cycles_avg_reg_n_0_[29]\,
      I2 => \ip_start_count_reg_n_0_[29]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[29]_0\
    );
\sample_data[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(29),
      I1 => data6(29),
      I2 => data9(29),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[61]_0\
    );
\sample_data[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[2]\,
      I1 => \ip_cycles_avg_reg_n_0_[2]\,
      I2 => \ip_start_count_reg_n_0_[2]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[2]_0\
    );
\sample_data[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(2),
      I1 => data6(2),
      I2 => data9(2),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[34]_0\
    );
\sample_data[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[30]\,
      I1 => \ip_cycles_avg_reg_n_0_[30]\,
      I2 => \ip_start_count_reg_n_0_[30]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[30]_0\
    );
\sample_data[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(30),
      I1 => data6(30),
      I2 => data9(30),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[62]_0\
    );
\sample_data[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[31]\,
      I1 => \ip_cycles_avg_reg_n_0_[31]\,
      I2 => \ip_start_count_reg_n_0_[31]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[31]_0\
    );
\sample_data[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(31),
      I1 => data6(31),
      I2 => data9(31),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[63]_0\
    );
\sample_data[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[3]\,
      I1 => \ip_cycles_avg_reg_n_0_[3]\,
      I2 => \ip_start_count_reg_n_0_[3]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[3]_0\
    );
\sample_data[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(3),
      I1 => data6(3),
      I2 => data9(3),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[35]_0\
    );
\sample_data[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[4]\,
      I1 => \ip_cycles_avg_reg_n_0_[4]\,
      I2 => \ip_start_count_reg_n_0_[4]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[4]_0\
    );
\sample_data[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(4),
      I1 => data6(4),
      I2 => data9(4),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[36]_0\
    );
\sample_data[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[5]\,
      I1 => \ip_cycles_avg_reg_n_0_[5]\,
      I2 => \ip_start_count_reg_n_0_[5]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[5]_0\
    );
\sample_data[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(5),
      I1 => data6(5),
      I2 => data9(5),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[37]_0\
    );
\sample_data[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[6]\,
      I1 => \ip_cycles_avg_reg_n_0_[6]\,
      I2 => \ip_start_count_reg_n_0_[6]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[6]_0\
    );
\sample_data[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(6),
      I1 => data6(6),
      I2 => data9(6),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[38]_0\
    );
\sample_data[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[7]\,
      I1 => \ip_cycles_avg_reg_n_0_[7]\,
      I2 => \ip_start_count_reg_n_0_[7]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[7]_0\
    );
\sample_data[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(7),
      I1 => data6(7),
      I2 => data9(7),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[39]_0\
    );
\sample_data[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[8]\,
      I1 => \ip_cycles_avg_reg_n_0_[8]\,
      I2 => \ip_start_count_reg_n_0_[8]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[8]_0\
    );
\sample_data[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(8),
      I1 => data6(8),
      I2 => data9(8),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[40]_0\
    );
\sample_data[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => \ip_exec_count_reg_n_0_[9]\,
      I1 => \ip_cycles_avg_reg_n_0_[9]\,
      I2 => \ip_start_count_reg_n_0_[9]\,
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[9]_0\
    );
\sample_data[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000CC000000AA"
    )
        port map (
      I0 => data5(9),
      I1 => data6(9),
      I2 => data9(9),
      I3 => slv_reg_addr(1),
      I4 => slv_reg_addr(2),
      I5 => slv_reg_addr(0),
      O => \ip_exec_count_reg[41]_0\
    );
\sample_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(0),
      Q => \sample_data_reg[31]_0\(0),
      R => RST_ACTIVE
    );
\sample_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(10),
      Q => \sample_data_reg[31]_0\(10),
      R => RST_ACTIVE
    );
\sample_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(11),
      Q => \sample_data_reg[31]_0\(11),
      R => RST_ACTIVE
    );
\sample_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(12),
      Q => \sample_data_reg[31]_0\(12),
      R => RST_ACTIVE
    );
\sample_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(13),
      Q => \sample_data_reg[31]_0\(13),
      R => RST_ACTIVE
    );
\sample_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(14),
      Q => \sample_data_reg[31]_0\(14),
      R => RST_ACTIVE
    );
\sample_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(15),
      Q => \sample_data_reg[31]_0\(15),
      R => RST_ACTIVE
    );
\sample_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(16),
      Q => \sample_data_reg[31]_0\(16),
      R => RST_ACTIVE
    );
\sample_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(17),
      Q => \sample_data_reg[31]_0\(17),
      R => RST_ACTIVE
    );
\sample_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(18),
      Q => \sample_data_reg[31]_0\(18),
      R => RST_ACTIVE
    );
\sample_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(19),
      Q => \sample_data_reg[31]_0\(19),
      R => RST_ACTIVE
    );
\sample_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(1),
      Q => \sample_data_reg[31]_0\(1),
      R => RST_ACTIVE
    );
\sample_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(20),
      Q => \sample_data_reg[31]_0\(20),
      R => RST_ACTIVE
    );
\sample_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(21),
      Q => \sample_data_reg[31]_0\(21),
      R => RST_ACTIVE
    );
\sample_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(22),
      Q => \sample_data_reg[31]_0\(22),
      R => RST_ACTIVE
    );
\sample_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(23),
      Q => \sample_data_reg[31]_0\(23),
      R => RST_ACTIVE
    );
\sample_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(24),
      Q => \sample_data_reg[31]_0\(24),
      R => RST_ACTIVE
    );
\sample_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(25),
      Q => \sample_data_reg[31]_0\(25),
      R => RST_ACTIVE
    );
\sample_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(26),
      Q => \sample_data_reg[31]_0\(26),
      R => RST_ACTIVE
    );
\sample_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(27),
      Q => \sample_data_reg[31]_0\(27),
      R => RST_ACTIVE
    );
\sample_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(28),
      Q => \sample_data_reg[31]_0\(28),
      R => RST_ACTIVE
    );
\sample_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(29),
      Q => \sample_data_reg[31]_0\(29),
      R => RST_ACTIVE
    );
\sample_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(2),
      Q => \sample_data_reg[31]_0\(2),
      R => RST_ACTIVE
    );
\sample_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(30),
      Q => \sample_data_reg[31]_0\(30),
      R => RST_ACTIVE
    );
\sample_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(31),
      Q => \sample_data_reg[31]_0\(31),
      R => RST_ACTIVE
    );
\sample_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(3),
      Q => \sample_data_reg[31]_0\(3),
      R => RST_ACTIVE
    );
\sample_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(4),
      Q => \sample_data_reg[31]_0\(4),
      R => RST_ACTIVE
    );
\sample_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(5),
      Q => \sample_data_reg[31]_0\(5),
      R => RST_ACTIVE
    );
\sample_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(6),
      Q => \sample_data_reg[31]_0\(6),
      R => RST_ACTIVE
    );
\sample_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(7),
      Q => \sample_data_reg[31]_0\(7),
      R => RST_ACTIVE
    );
\sample_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(8),
      Q => \sample_data_reg[31]_0\(8),
      R => RST_ACTIVE
    );
\sample_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(9),
      Q => \sample_data_reg[31]_0\(9),
      R => RST_ACTIVE
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_monitor is
  port (
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    trace_data : out STD_LOGIC_VECTOR ( 55 downto 0 );
    trace_valid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    mon_resetn : in STD_LOGIC;
    s_axi_awaddr_mon : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mon_clk : in STD_LOGIC;
    s_axi_araddr_mon : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wvalid_mon : in STD_LOGIC;
    s_axi_wready_mon : in STD_LOGIC;
    s_axi_wstrb_mon : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata_mon : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid_mon : in STD_LOGIC;
    s_axi_rdata_mon : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready_mon : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trace_clk : in STD_LOGIC;
    trace_read : in STD_LOGIC;
    trace_counter_overflow : in STD_LOGIC;
    trace_counter : in STD_LOGIC_VECTOR ( 44 downto 0 );
    trace_rst : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid_mon : in STD_LOGIC;
    s_axi_awready_mon : in STD_LOGIC;
    s_axi_arvalid_mon : in STD_LOGIC;
    s_axi_arready_mon : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_monitor;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_monitor is
  signal Metrics_Cnt_En : STD_LOGIC;
  signal RST_ACTIVE : STD_LOGIC;
  signal \_start_events\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_stop_events\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal acc_ctr_i_n_100 : STD_LOGIC;
  signal acc_ctr_i_n_101 : STD_LOGIC;
  signal acc_ctr_i_n_102 : STD_LOGIC;
  signal acc_ctr_i_n_103 : STD_LOGIC;
  signal acc_ctr_i_n_104 : STD_LOGIC;
  signal acc_ctr_i_n_105 : STD_LOGIC;
  signal acc_ctr_i_n_106 : STD_LOGIC;
  signal acc_ctr_i_n_107 : STD_LOGIC;
  signal acc_ctr_i_n_108 : STD_LOGIC;
  signal acc_ctr_i_n_109 : STD_LOGIC;
  signal acc_ctr_i_n_110 : STD_LOGIC;
  signal acc_ctr_i_n_111 : STD_LOGIC;
  signal acc_ctr_i_n_112 : STD_LOGIC;
  signal acc_ctr_i_n_113 : STD_LOGIC;
  signal acc_ctr_i_n_114 : STD_LOGIC;
  signal acc_ctr_i_n_115 : STD_LOGIC;
  signal acc_ctr_i_n_116 : STD_LOGIC;
  signal acc_ctr_i_n_117 : STD_LOGIC;
  signal acc_ctr_i_n_118 : STD_LOGIC;
  signal acc_ctr_i_n_119 : STD_LOGIC;
  signal acc_ctr_i_n_120 : STD_LOGIC;
  signal acc_ctr_i_n_121 : STD_LOGIC;
  signal acc_ctr_i_n_122 : STD_LOGIC;
  signal acc_ctr_i_n_123 : STD_LOGIC;
  signal acc_ctr_i_n_124 : STD_LOGIC;
  signal acc_ctr_i_n_125 : STD_LOGIC;
  signal acc_ctr_i_n_126 : STD_LOGIC;
  signal acc_ctr_i_n_127 : STD_LOGIC;
  signal acc_ctr_i_n_128 : STD_LOGIC;
  signal acc_ctr_i_n_129 : STD_LOGIC;
  signal acc_ctr_i_n_162 : STD_LOGIC;
  signal acc_ctr_i_n_163 : STD_LOGIC;
  signal acc_ctr_i_n_164 : STD_LOGIC;
  signal acc_ctr_i_n_165 : STD_LOGIC;
  signal acc_ctr_i_n_166 : STD_LOGIC;
  signal acc_ctr_i_n_167 : STD_LOGIC;
  signal acc_ctr_i_n_168 : STD_LOGIC;
  signal acc_ctr_i_n_169 : STD_LOGIC;
  signal acc_ctr_i_n_170 : STD_LOGIC;
  signal acc_ctr_i_n_171 : STD_LOGIC;
  signal acc_ctr_i_n_172 : STD_LOGIC;
  signal acc_ctr_i_n_173 : STD_LOGIC;
  signal acc_ctr_i_n_174 : STD_LOGIC;
  signal acc_ctr_i_n_175 : STD_LOGIC;
  signal acc_ctr_i_n_176 : STD_LOGIC;
  signal acc_ctr_i_n_177 : STD_LOGIC;
  signal acc_ctr_i_n_178 : STD_LOGIC;
  signal acc_ctr_i_n_179 : STD_LOGIC;
  signal acc_ctr_i_n_180 : STD_LOGIC;
  signal acc_ctr_i_n_181 : STD_LOGIC;
  signal acc_ctr_i_n_182 : STD_LOGIC;
  signal acc_ctr_i_n_183 : STD_LOGIC;
  signal acc_ctr_i_n_184 : STD_LOGIC;
  signal acc_ctr_i_n_185 : STD_LOGIC;
  signal acc_ctr_i_n_186 : STD_LOGIC;
  signal acc_ctr_i_n_187 : STD_LOGIC;
  signal acc_ctr_i_n_188 : STD_LOGIC;
  signal acc_ctr_i_n_189 : STD_LOGIC;
  signal acc_ctr_i_n_190 : STD_LOGIC;
  signal acc_ctr_i_n_191 : STD_LOGIC;
  signal acc_ctr_i_n_192 : STD_LOGIC;
  signal acc_ctr_i_n_193 : STD_LOGIC;
  signal acc_ctr_i_n_194 : STD_LOGIC;
  signal acc_ctr_i_n_195 : STD_LOGIC;
  signal acc_ctr_i_n_196 : STD_LOGIC;
  signal acc_ctr_i_n_197 : STD_LOGIC;
  signal acc_ctr_i_n_198 : STD_LOGIC;
  signal acc_ctr_i_n_199 : STD_LOGIC;
  signal acc_ctr_i_n_200 : STD_LOGIC;
  signal acc_ctr_i_n_201 : STD_LOGIC;
  signal acc_ctr_i_n_202 : STD_LOGIC;
  signal acc_ctr_i_n_203 : STD_LOGIC;
  signal acc_ctr_i_n_204 : STD_LOGIC;
  signal acc_ctr_i_n_205 : STD_LOGIC;
  signal acc_ctr_i_n_206 : STD_LOGIC;
  signal acc_ctr_i_n_207 : STD_LOGIC;
  signal acc_ctr_i_n_208 : STD_LOGIC;
  signal acc_ctr_i_n_209 : STD_LOGIC;
  signal acc_ctr_i_n_210 : STD_LOGIC;
  signal acc_ctr_i_n_211 : STD_LOGIC;
  signal acc_ctr_i_n_212 : STD_LOGIC;
  signal acc_ctr_i_n_213 : STD_LOGIC;
  signal acc_ctr_i_n_214 : STD_LOGIC;
  signal acc_ctr_i_n_215 : STD_LOGIC;
  signal acc_ctr_i_n_216 : STD_LOGIC;
  signal acc_ctr_i_n_217 : STD_LOGIC;
  signal acc_ctr_i_n_218 : STD_LOGIC;
  signal acc_ctr_i_n_219 : STD_LOGIC;
  signal acc_ctr_i_n_220 : STD_LOGIC;
  signal acc_ctr_i_n_221 : STD_LOGIC;
  signal acc_ctr_i_n_222 : STD_LOGIC;
  signal acc_ctr_i_n_223 : STD_LOGIC;
  signal acc_ctr_i_n_224 : STD_LOGIC;
  signal acc_ctr_i_n_225 : STD_LOGIC;
  signal acc_ctr_i_n_226 : STD_LOGIC;
  signal acc_ctr_i_n_227 : STD_LOGIC;
  signal acc_ctr_i_n_228 : STD_LOGIC;
  signal acc_ctr_i_n_229 : STD_LOGIC;
  signal acc_ctr_i_n_230 : STD_LOGIC;
  signal acc_ctr_i_n_231 : STD_LOGIC;
  signal acc_ctr_i_n_232 : STD_LOGIC;
  signal acc_ctr_i_n_233 : STD_LOGIC;
  signal acc_ctr_i_n_234 : STD_LOGIC;
  signal acc_ctr_i_n_235 : STD_LOGIC;
  signal acc_ctr_i_n_236 : STD_LOGIC;
  signal acc_ctr_i_n_237 : STD_LOGIC;
  signal acc_ctr_i_n_238 : STD_LOGIC;
  signal acc_ctr_i_n_239 : STD_LOGIC;
  signal acc_ctr_i_n_240 : STD_LOGIC;
  signal acc_ctr_i_n_241 : STD_LOGIC;
  signal acc_ctr_i_n_242 : STD_LOGIC;
  signal acc_ctr_i_n_243 : STD_LOGIC;
  signal acc_ctr_i_n_244 : STD_LOGIC;
  signal acc_ctr_i_n_245 : STD_LOGIC;
  signal acc_ctr_i_n_246 : STD_LOGIC;
  signal acc_ctr_i_n_247 : STD_LOGIC;
  signal acc_ctr_i_n_248 : STD_LOGIC;
  signal acc_ctr_i_n_249 : STD_LOGIC;
  signal acc_ctr_i_n_250 : STD_LOGIC;
  signal acc_ctr_i_n_251 : STD_LOGIC;
  signal acc_ctr_i_n_252 : STD_LOGIC;
  signal acc_ctr_i_n_253 : STD_LOGIC;
  signal acc_ctr_i_n_254 : STD_LOGIC;
  signal acc_ctr_i_n_255 : STD_LOGIC;
  signal acc_ctr_i_n_256 : STD_LOGIC;
  signal acc_ctr_i_n_257 : STD_LOGIC;
  signal acc_ctr_i_n_258 : STD_LOGIC;
  signal acc_ctr_i_n_259 : STD_LOGIC;
  signal acc_ctr_i_n_260 : STD_LOGIC;
  signal acc_ctr_i_n_261 : STD_LOGIC;
  signal acc_ctr_i_n_262 : STD_LOGIC;
  signal acc_ctr_i_n_263 : STD_LOGIC;
  signal acc_ctr_i_n_264 : STD_LOGIC;
  signal acc_ctr_i_n_265 : STD_LOGIC;
  signal acc_ctr_i_n_266 : STD_LOGIC;
  signal acc_ctr_i_n_267 : STD_LOGIC;
  signal acc_ctr_i_n_268 : STD_LOGIC;
  signal acc_ctr_i_n_269 : STD_LOGIC;
  signal acc_ctr_i_n_270 : STD_LOGIC;
  signal acc_ctr_i_n_271 : STD_LOGIC;
  signal acc_ctr_i_n_272 : STD_LOGIC;
  signal acc_ctr_i_n_273 : STD_LOGIC;
  signal acc_ctr_i_n_274 : STD_LOGIC;
  signal acc_ctr_i_n_275 : STD_LOGIC;
  signal acc_ctr_i_n_276 : STD_LOGIC;
  signal acc_ctr_i_n_277 : STD_LOGIC;
  signal acc_ctr_i_n_278 : STD_LOGIC;
  signal acc_ctr_i_n_279 : STD_LOGIC;
  signal acc_ctr_i_n_280 : STD_LOGIC;
  signal acc_ctr_i_n_281 : STD_LOGIC;
  signal acc_ctr_i_n_282 : STD_LOGIC;
  signal acc_ctr_i_n_283 : STD_LOGIC;
  signal acc_ctr_i_n_284 : STD_LOGIC;
  signal acc_ctr_i_n_285 : STD_LOGIC;
  signal acc_ctr_i_n_286 : STD_LOGIC;
  signal acc_ctr_i_n_287 : STD_LOGIC;
  signal acc_ctr_i_n_288 : STD_LOGIC;
  signal acc_ctr_i_n_289 : STD_LOGIC;
  signal acc_ctr_i_n_98 : STD_LOGIC;
  signal acc_ctr_i_n_99 : STD_LOGIC;
  signal ap_continue_reg : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal axi_lite_if_i_n_10 : STD_LOGIC;
  signal axi_lite_if_i_n_11 : STD_LOGIC;
  signal axi_lite_if_i_n_12 : STD_LOGIC;
  signal axi_lite_if_i_n_13 : STD_LOGIC;
  signal axi_lite_if_i_n_14 : STD_LOGIC;
  signal axi_lite_if_i_n_15 : STD_LOGIC;
  signal axi_lite_if_i_n_16 : STD_LOGIC;
  signal axi_lite_if_i_n_17 : STD_LOGIC;
  signal axi_lite_if_i_n_18 : STD_LOGIC;
  signal axi_lite_if_i_n_19 : STD_LOGIC;
  signal axi_lite_if_i_n_20 : STD_LOGIC;
  signal axi_lite_if_i_n_21 : STD_LOGIC;
  signal axi_lite_if_i_n_22 : STD_LOGIC;
  signal axi_lite_if_i_n_23 : STD_LOGIC;
  signal axi_lite_if_i_n_24 : STD_LOGIC;
  signal axi_lite_if_i_n_25 : STD_LOGIC;
  signal axi_lite_if_i_n_26 : STD_LOGIC;
  signal axi_lite_if_i_n_27 : STD_LOGIC;
  signal axi_lite_if_i_n_28 : STD_LOGIC;
  signal axi_lite_if_i_n_29 : STD_LOGIC;
  signal axi_lite_if_i_n_30 : STD_LOGIC;
  signal axi_lite_if_i_n_31 : STD_LOGIC;
  signal axi_lite_if_i_n_32 : STD_LOGIC;
  signal axi_lite_if_i_n_33 : STD_LOGIC;
  signal axi_lite_if_i_n_34 : STD_LOGIC;
  signal axi_lite_if_i_n_35 : STD_LOGIC;
  signal axi_lite_if_i_n_36 : STD_LOGIC;
  signal axi_lite_if_i_n_44 : STD_LOGIC;
  signal axi_lite_if_i_n_46 : STD_LOGIC;
  signal axi_lite_if_i_n_5 : STD_LOGIC;
  signal axi_lite_if_i_n_54 : STD_LOGIC;
  signal axi_lite_if_i_n_6 : STD_LOGIC;
  signal axi_lite_if_i_n_7 : STD_LOGIC;
  signal axi_lite_if_i_n_8 : STD_LOGIC;
  signal axi_lite_if_i_n_9 : STD_LOGIC;
  signal control_wr_en : STD_LOGIC;
  signal data7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dataflow_en : STD_LOGIC;
  signal ip_cur_tranx_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ip_exec_count0 : STD_LOGIC;
  signal ip_idle : STD_LOGIC;
  signal ip_start_count0 : STD_LOGIC;
  signal \min_max_ctr_i/empty\ : STD_LOGIC;
  signal \min_max_ctr_i/read\ : STD_LOGIC;
  signal mon_axilite_i_n_10 : STD_LOGIC;
  signal mon_axilite_i_n_11 : STD_LOGIC;
  signal mon_axilite_i_n_12 : STD_LOGIC;
  signal mon_axilite_i_n_13 : STD_LOGIC;
  signal mon_axilite_i_n_14 : STD_LOGIC;
  signal mon_axilite_i_n_15 : STD_LOGIC;
  signal mon_axilite_i_n_16 : STD_LOGIC;
  signal mon_axilite_i_n_17 : STD_LOGIC;
  signal mon_axilite_i_n_18 : STD_LOGIC;
  signal mon_axilite_i_n_19 : STD_LOGIC;
  signal mon_axilite_i_n_20 : STD_LOGIC;
  signal mon_axilite_i_n_21 : STD_LOGIC;
  signal mon_axilite_i_n_22 : STD_LOGIC;
  signal mon_axilite_i_n_23 : STD_LOGIC;
  signal mon_axilite_i_n_24 : STD_LOGIC;
  signal mon_axilite_i_n_25 : STD_LOGIC;
  signal mon_axilite_i_n_26 : STD_LOGIC;
  signal mon_axilite_i_n_27 : STD_LOGIC;
  signal mon_axilite_i_n_28 : STD_LOGIC;
  signal mon_axilite_i_n_29 : STD_LOGIC;
  signal mon_axilite_i_n_30 : STD_LOGIC;
  signal mon_axilite_i_n_31 : STD_LOGIC;
  signal mon_axilite_i_n_32 : STD_LOGIC;
  signal mon_axilite_i_n_33 : STD_LOGIC;
  signal mon_axilite_i_n_34 : STD_LOGIC;
  signal mon_axilite_i_n_35 : STD_LOGIC;
  signal mon_axilite_i_n_36 : STD_LOGIC;
  signal mon_axilite_i_n_37 : STD_LOGIC;
  signal mon_axilite_i_n_38 : STD_LOGIC;
  signal mon_axilite_i_n_39 : STD_LOGIC;
  signal mon_axilite_i_n_40 : STD_LOGIC;
  signal mon_axilite_i_n_41 : STD_LOGIC;
  signal mon_axilite_i_n_42 : STD_LOGIC;
  signal mon_axilite_i_n_43 : STD_LOGIC;
  signal mon_axilite_i_n_44 : STD_LOGIC;
  signal mon_axilite_i_n_45 : STD_LOGIC;
  signal mon_axilite_i_n_46 : STD_LOGIC;
  signal mon_axilite_i_n_47 : STD_LOGIC;
  signal mon_axilite_i_n_48 : STD_LOGIC;
  signal mon_axilite_i_n_49 : STD_LOGIC;
  signal mon_axilite_i_n_50 : STD_LOGIC;
  signal mon_axilite_i_n_51 : STD_LOGIC;
  signal mon_axilite_i_n_52 : STD_LOGIC;
  signal mon_axilite_i_n_53 : STD_LOGIC;
  signal mon_axilite_i_n_54 : STD_LOGIC;
  signal mon_axilite_i_n_55 : STD_LOGIC;
  signal mon_axilite_i_n_56 : STD_LOGIC;
  signal mon_axilite_i_n_57 : STD_LOGIC;
  signal mon_axilite_i_n_58 : STD_LOGIC;
  signal mon_axilite_i_n_59 : STD_LOGIC;
  signal mon_axilite_i_n_60 : STD_LOGIC;
  signal mon_axilite_i_n_61 : STD_LOGIC;
  signal mon_axilite_i_n_62 : STD_LOGIC;
  signal mon_axilite_i_n_63 : STD_LOGIC;
  signal mon_axilite_i_n_64 : STD_LOGIC;
  signal mon_axilite_i_n_65 : STD_LOGIC;
  signal mon_axilite_i_n_66 : STD_LOGIC;
  signal mon_axilite_i_n_67 : STD_LOGIC;
  signal mon_axilite_i_n_68 : STD_LOGIC;
  signal mon_axilite_i_n_69 : STD_LOGIC;
  signal mon_axilite_i_n_7 : STD_LOGIC;
  signal mon_axilite_i_n_70 : STD_LOGIC;
  signal mon_axilite_i_n_8 : STD_LOGIC;
  signal mon_axilite_i_n_9 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal register_select : STD_LOGIC_VECTOR ( 1 to 1 );
  signal registers_i_n_0 : STD_LOGIC;
  signal registers_i_n_13 : STD_LOGIC;
  signal registers_i_n_2 : STD_LOGIC;
  signal registers_i_n_6 : STD_LOGIC;
  signal registers_i_n_8 : STD_LOGIC;
  signal registers_i_n_9 : STD_LOGIC;
  signal \reset_sample_reg__0\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal sample_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sample_en : STD_LOGIC;
  signal sample_reg_rd_first : STD_LOGIC;
  signal sample_time_diff_reg : STD_LOGIC;
  signal slv_reg_addr : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal slv_reg_addr_vld : STD_LOGIC;
  signal slv_reg_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg_in_vld : STD_LOGIC;
  signal slv_reg_out_vld : STD_LOGIC;
  signal start_pulse : STD_LOGIC;
  signal trace_control : STD_LOGIC_VECTOR ( 0 to 0 );
  signal trace_control_wr_en : STD_LOGIC;
  signal trace_start_events : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trace_stop_events : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of tr_cdc_start_0 : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of tr_cdc_start_0 : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of tr_cdc_start_0 : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of tr_cdc_start_0 : label is 1;
  attribute VERSION : integer;
  attribute VERSION of tr_cdc_start_0 : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of tr_cdc_start_0 : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of tr_cdc_start_0 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of tr_cdc_start_0 : label is "TRUE";
  attribute DEST_SYNC_FF of tr_cdc_stop_0 : label is 4;
  attribute INIT_SYNC_FF of tr_cdc_stop_0 : label is 0;
  attribute SIM_ASSERT_CHK of tr_cdc_stop_0 : label is 0;
  attribute SRC_INPUT_REG of tr_cdc_stop_0 : label is 1;
  attribute VERSION of tr_cdc_stop_0 : label is 0;
  attribute WIDTH of tr_cdc_stop_0 : label is 4;
  attribute XPM_CDC of tr_cdc_stop_0 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of tr_cdc_stop_0 : label is "TRUE";
begin
  s_axi_rvalid <= \^s_axi_rvalid\;
acc_ctr_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accel_counters
     port map (
      CO(0) => ip_idle,
      D(31) => axi_lite_if_i_n_5,
      D(30) => axi_lite_if_i_n_6,
      D(29) => axi_lite_if_i_n_7,
      D(28) => axi_lite_if_i_n_8,
      D(27) => axi_lite_if_i_n_9,
      D(26) => axi_lite_if_i_n_10,
      D(25) => axi_lite_if_i_n_11,
      D(24) => axi_lite_if_i_n_12,
      D(23) => axi_lite_if_i_n_13,
      D(22) => axi_lite_if_i_n_14,
      D(21) => axi_lite_if_i_n_15,
      D(20) => axi_lite_if_i_n_16,
      D(19) => axi_lite_if_i_n_17,
      D(18) => axi_lite_if_i_n_18,
      D(17) => axi_lite_if_i_n_19,
      D(16) => axi_lite_if_i_n_20,
      D(15) => axi_lite_if_i_n_21,
      D(14) => axi_lite_if_i_n_22,
      D(13) => axi_lite_if_i_n_23,
      D(12) => axi_lite_if_i_n_24,
      D(11) => axi_lite_if_i_n_25,
      D(10) => axi_lite_if_i_n_26,
      D(9) => axi_lite_if_i_n_27,
      D(8) => axi_lite_if_i_n_28,
      D(7) => axi_lite_if_i_n_29,
      D(6) => axi_lite_if_i_n_30,
      D(5) => axi_lite_if_i_n_31,
      D(4) => axi_lite_if_i_n_32,
      D(3) => axi_lite_if_i_n_33,
      D(2) => axi_lite_if_i_n_34,
      D(1) => axi_lite_if_i_n_35,
      D(0) => axi_lite_if_i_n_36,
      E(0) => sample_en,
      Metrics_Cnt_En => Metrics_Cnt_En,
      O(7) => mon_axilite_i_n_7,
      O(6) => mon_axilite_i_n_8,
      O(5) => mon_axilite_i_n_9,
      O(4) => mon_axilite_i_n_10,
      O(3) => mon_axilite_i_n_11,
      O(2) => mon_axilite_i_n_12,
      O(1) => mon_axilite_i_n_13,
      O(0) => mon_axilite_i_n_14,
      Q(63 downto 32) => data7(31 downto 0),
      Q(31) => acc_ctr_i_n_98,
      Q(30) => acc_ctr_i_n_99,
      Q(29) => acc_ctr_i_n_100,
      Q(28) => acc_ctr_i_n_101,
      Q(27) => acc_ctr_i_n_102,
      Q(26) => acc_ctr_i_n_103,
      Q(25) => acc_ctr_i_n_104,
      Q(24) => acc_ctr_i_n_105,
      Q(23) => acc_ctr_i_n_106,
      Q(22) => acc_ctr_i_n_107,
      Q(21) => acc_ctr_i_n_108,
      Q(20) => acc_ctr_i_n_109,
      Q(19) => acc_ctr_i_n_110,
      Q(18) => acc_ctr_i_n_111,
      Q(17) => acc_ctr_i_n_112,
      Q(16) => acc_ctr_i_n_113,
      Q(15) => acc_ctr_i_n_114,
      Q(14) => acc_ctr_i_n_115,
      Q(13) => acc_ctr_i_n_116,
      Q(12) => acc_ctr_i_n_117,
      Q(11) => acc_ctr_i_n_118,
      Q(10) => acc_ctr_i_n_119,
      Q(9) => acc_ctr_i_n_120,
      Q(8) => acc_ctr_i_n_121,
      Q(7) => acc_ctr_i_n_122,
      Q(6) => acc_ctr_i_n_123,
      Q(5) => acc_ctr_i_n_124,
      Q(4) => acc_ctr_i_n_125,
      Q(3) => acc_ctr_i_n_126,
      Q(2) => acc_ctr_i_n_127,
      Q(1) => acc_ctr_i_n_128,
      Q(0) => acc_ctr_i_n_129,
      RST_ACTIVE => RST_ACTIVE,
      ap_continue_reg => ap_continue_reg,
      ap_done_reg => ap_done_reg,
      cnt_enabled_reg => registers_i_n_9,
      dataflow_en => dataflow_en,
      empty => \min_max_ctr_i/empty\,
      ip_cur_tranx_reg(63 downto 0) => ip_cur_tranx_reg(63 downto 0),
      \ip_cur_tranx_reg[15]_0\(7) => mon_axilite_i_n_15,
      \ip_cur_tranx_reg[15]_0\(6) => mon_axilite_i_n_16,
      \ip_cur_tranx_reg[15]_0\(5) => mon_axilite_i_n_17,
      \ip_cur_tranx_reg[15]_0\(4) => mon_axilite_i_n_18,
      \ip_cur_tranx_reg[15]_0\(3) => mon_axilite_i_n_19,
      \ip_cur_tranx_reg[15]_0\(2) => mon_axilite_i_n_20,
      \ip_cur_tranx_reg[15]_0\(1) => mon_axilite_i_n_21,
      \ip_cur_tranx_reg[15]_0\(0) => mon_axilite_i_n_22,
      \ip_cur_tranx_reg[23]_0\(7) => mon_axilite_i_n_23,
      \ip_cur_tranx_reg[23]_0\(6) => mon_axilite_i_n_24,
      \ip_cur_tranx_reg[23]_0\(5) => mon_axilite_i_n_25,
      \ip_cur_tranx_reg[23]_0\(4) => mon_axilite_i_n_26,
      \ip_cur_tranx_reg[23]_0\(3) => mon_axilite_i_n_27,
      \ip_cur_tranx_reg[23]_0\(2) => mon_axilite_i_n_28,
      \ip_cur_tranx_reg[23]_0\(1) => mon_axilite_i_n_29,
      \ip_cur_tranx_reg[23]_0\(0) => mon_axilite_i_n_30,
      \ip_cur_tranx_reg[31]_0\(7) => mon_axilite_i_n_31,
      \ip_cur_tranx_reg[31]_0\(6) => mon_axilite_i_n_32,
      \ip_cur_tranx_reg[31]_0\(5) => mon_axilite_i_n_33,
      \ip_cur_tranx_reg[31]_0\(4) => mon_axilite_i_n_34,
      \ip_cur_tranx_reg[31]_0\(3) => mon_axilite_i_n_35,
      \ip_cur_tranx_reg[31]_0\(2) => mon_axilite_i_n_36,
      \ip_cur_tranx_reg[31]_0\(1) => mon_axilite_i_n_37,
      \ip_cur_tranx_reg[31]_0\(0) => mon_axilite_i_n_38,
      \ip_cur_tranx_reg[39]_0\(7) => mon_axilite_i_n_39,
      \ip_cur_tranx_reg[39]_0\(6) => mon_axilite_i_n_40,
      \ip_cur_tranx_reg[39]_0\(5) => mon_axilite_i_n_41,
      \ip_cur_tranx_reg[39]_0\(4) => mon_axilite_i_n_42,
      \ip_cur_tranx_reg[39]_0\(3) => mon_axilite_i_n_43,
      \ip_cur_tranx_reg[39]_0\(2) => mon_axilite_i_n_44,
      \ip_cur_tranx_reg[39]_0\(1) => mon_axilite_i_n_45,
      \ip_cur_tranx_reg[39]_0\(0) => mon_axilite_i_n_46,
      \ip_cur_tranx_reg[47]_0\(7) => mon_axilite_i_n_47,
      \ip_cur_tranx_reg[47]_0\(6) => mon_axilite_i_n_48,
      \ip_cur_tranx_reg[47]_0\(5) => mon_axilite_i_n_49,
      \ip_cur_tranx_reg[47]_0\(4) => mon_axilite_i_n_50,
      \ip_cur_tranx_reg[47]_0\(3) => mon_axilite_i_n_51,
      \ip_cur_tranx_reg[47]_0\(2) => mon_axilite_i_n_52,
      \ip_cur_tranx_reg[47]_0\(1) => mon_axilite_i_n_53,
      \ip_cur_tranx_reg[47]_0\(0) => mon_axilite_i_n_54,
      \ip_cur_tranx_reg[55]_0\(7) => mon_axilite_i_n_55,
      \ip_cur_tranx_reg[55]_0\(6) => mon_axilite_i_n_56,
      \ip_cur_tranx_reg[55]_0\(5) => mon_axilite_i_n_57,
      \ip_cur_tranx_reg[55]_0\(4) => mon_axilite_i_n_58,
      \ip_cur_tranx_reg[55]_0\(3) => mon_axilite_i_n_59,
      \ip_cur_tranx_reg[55]_0\(2) => mon_axilite_i_n_60,
      \ip_cur_tranx_reg[55]_0\(1) => mon_axilite_i_n_61,
      \ip_cur_tranx_reg[55]_0\(0) => mon_axilite_i_n_62,
      \ip_cur_tranx_reg[63]_0\(7) => mon_axilite_i_n_63,
      \ip_cur_tranx_reg[63]_0\(6) => mon_axilite_i_n_64,
      \ip_cur_tranx_reg[63]_0\(5) => mon_axilite_i_n_65,
      \ip_cur_tranx_reg[63]_0\(4) => mon_axilite_i_n_66,
      \ip_cur_tranx_reg[63]_0\(3) => mon_axilite_i_n_67,
      \ip_cur_tranx_reg[63]_0\(2) => mon_axilite_i_n_68,
      \ip_cur_tranx_reg[63]_0\(1) => mon_axilite_i_n_69,
      \ip_cur_tranx_reg[63]_0\(0) => mon_axilite_i_n_70,
      ip_exec_count0 => ip_exec_count0,
      \ip_exec_count_reg[0]_0\ => acc_ctr_i_n_226,
      \ip_exec_count_reg[10]_0\ => acc_ctr_i_n_246,
      \ip_exec_count_reg[11]_0\ => acc_ctr_i_n_248,
      \ip_exec_count_reg[12]_0\ => acc_ctr_i_n_250,
      \ip_exec_count_reg[13]_0\ => acc_ctr_i_n_252,
      \ip_exec_count_reg[14]_0\ => acc_ctr_i_n_254,
      \ip_exec_count_reg[15]_0\ => acc_ctr_i_n_256,
      \ip_exec_count_reg[16]_0\ => acc_ctr_i_n_258,
      \ip_exec_count_reg[17]_0\ => acc_ctr_i_n_260,
      \ip_exec_count_reg[18]_0\ => acc_ctr_i_n_262,
      \ip_exec_count_reg[19]_0\ => acc_ctr_i_n_264,
      \ip_exec_count_reg[1]_0\ => acc_ctr_i_n_228,
      \ip_exec_count_reg[20]_0\ => acc_ctr_i_n_266,
      \ip_exec_count_reg[21]_0\ => acc_ctr_i_n_268,
      \ip_exec_count_reg[22]_0\ => acc_ctr_i_n_270,
      \ip_exec_count_reg[23]_0\ => acc_ctr_i_n_272,
      \ip_exec_count_reg[24]_0\ => acc_ctr_i_n_274,
      \ip_exec_count_reg[25]_0\ => acc_ctr_i_n_276,
      \ip_exec_count_reg[26]_0\ => acc_ctr_i_n_278,
      \ip_exec_count_reg[27]_0\ => acc_ctr_i_n_280,
      \ip_exec_count_reg[28]_0\ => acc_ctr_i_n_282,
      \ip_exec_count_reg[29]_0\ => acc_ctr_i_n_284,
      \ip_exec_count_reg[2]_0\ => acc_ctr_i_n_230,
      \ip_exec_count_reg[30]_0\ => acc_ctr_i_n_286,
      \ip_exec_count_reg[31]_0\ => acc_ctr_i_n_288,
      \ip_exec_count_reg[32]_0\ => acc_ctr_i_n_227,
      \ip_exec_count_reg[33]_0\ => acc_ctr_i_n_229,
      \ip_exec_count_reg[34]_0\ => acc_ctr_i_n_231,
      \ip_exec_count_reg[35]_0\ => acc_ctr_i_n_233,
      \ip_exec_count_reg[36]_0\ => acc_ctr_i_n_235,
      \ip_exec_count_reg[37]_0\ => acc_ctr_i_n_237,
      \ip_exec_count_reg[38]_0\ => acc_ctr_i_n_239,
      \ip_exec_count_reg[39]_0\ => acc_ctr_i_n_241,
      \ip_exec_count_reg[3]_0\ => acc_ctr_i_n_232,
      \ip_exec_count_reg[40]_0\ => acc_ctr_i_n_243,
      \ip_exec_count_reg[41]_0\ => acc_ctr_i_n_245,
      \ip_exec_count_reg[42]_0\ => acc_ctr_i_n_247,
      \ip_exec_count_reg[43]_0\ => acc_ctr_i_n_249,
      \ip_exec_count_reg[44]_0\ => acc_ctr_i_n_251,
      \ip_exec_count_reg[45]_0\ => acc_ctr_i_n_253,
      \ip_exec_count_reg[46]_0\ => acc_ctr_i_n_255,
      \ip_exec_count_reg[47]_0\ => acc_ctr_i_n_257,
      \ip_exec_count_reg[48]_0\ => acc_ctr_i_n_259,
      \ip_exec_count_reg[49]_0\ => acc_ctr_i_n_261,
      \ip_exec_count_reg[4]_0\ => acc_ctr_i_n_234,
      \ip_exec_count_reg[50]_0\ => acc_ctr_i_n_263,
      \ip_exec_count_reg[51]_0\ => acc_ctr_i_n_265,
      \ip_exec_count_reg[52]_0\ => acc_ctr_i_n_267,
      \ip_exec_count_reg[53]_0\ => acc_ctr_i_n_269,
      \ip_exec_count_reg[54]_0\ => acc_ctr_i_n_271,
      \ip_exec_count_reg[55]_0\ => acc_ctr_i_n_273,
      \ip_exec_count_reg[56]_0\ => acc_ctr_i_n_275,
      \ip_exec_count_reg[57]_0\ => acc_ctr_i_n_277,
      \ip_exec_count_reg[58]_0\ => acc_ctr_i_n_279,
      \ip_exec_count_reg[59]_0\ => acc_ctr_i_n_281,
      \ip_exec_count_reg[5]_0\ => acc_ctr_i_n_236,
      \ip_exec_count_reg[60]_0\ => acc_ctr_i_n_283,
      \ip_exec_count_reg[61]_0\ => acc_ctr_i_n_285,
      \ip_exec_count_reg[62]_0\ => acc_ctr_i_n_287,
      \ip_exec_count_reg[63]_0\ => acc_ctr_i_n_289,
      \ip_exec_count_reg[6]_0\ => acc_ctr_i_n_238,
      \ip_exec_count_reg[7]_0\ => acc_ctr_i_n_240,
      \ip_exec_count_reg[8]_0\ => acc_ctr_i_n_242,
      \ip_exec_count_reg[9]_0\ => acc_ctr_i_n_244,
      \ip_max_parallel_tranx_reg[0]_0\ => registers_i_n_8,
      ip_start_count0 => ip_start_count0,
      \max_ctr_reg[63]\(63 downto 32) => data8(31 downto 0),
      \max_ctr_reg[63]\(31) => acc_ctr_i_n_162,
      \max_ctr_reg[63]\(30) => acc_ctr_i_n_163,
      \max_ctr_reg[63]\(29) => acc_ctr_i_n_164,
      \max_ctr_reg[63]\(28) => acc_ctr_i_n_165,
      \max_ctr_reg[63]\(27) => acc_ctr_i_n_166,
      \max_ctr_reg[63]\(26) => acc_ctr_i_n_167,
      \max_ctr_reg[63]\(25) => acc_ctr_i_n_168,
      \max_ctr_reg[63]\(24) => acc_ctr_i_n_169,
      \max_ctr_reg[63]\(23) => acc_ctr_i_n_170,
      \max_ctr_reg[63]\(22) => acc_ctr_i_n_171,
      \max_ctr_reg[63]\(21) => acc_ctr_i_n_172,
      \max_ctr_reg[63]\(20) => acc_ctr_i_n_173,
      \max_ctr_reg[63]\(19) => acc_ctr_i_n_174,
      \max_ctr_reg[63]\(18) => acc_ctr_i_n_175,
      \max_ctr_reg[63]\(17) => acc_ctr_i_n_176,
      \max_ctr_reg[63]\(16) => acc_ctr_i_n_177,
      \max_ctr_reg[63]\(15) => acc_ctr_i_n_178,
      \max_ctr_reg[63]\(14) => acc_ctr_i_n_179,
      \max_ctr_reg[63]\(13) => acc_ctr_i_n_180,
      \max_ctr_reg[63]\(12) => acc_ctr_i_n_181,
      \max_ctr_reg[63]\(11) => acc_ctr_i_n_182,
      \max_ctr_reg[63]\(10) => acc_ctr_i_n_183,
      \max_ctr_reg[63]\(9) => acc_ctr_i_n_184,
      \max_ctr_reg[63]\(8) => acc_ctr_i_n_185,
      \max_ctr_reg[63]\(7) => acc_ctr_i_n_186,
      \max_ctr_reg[63]\(6) => acc_ctr_i_n_187,
      \max_ctr_reg[63]\(5) => acc_ctr_i_n_188,
      \max_ctr_reg[63]\(4) => acc_ctr_i_n_189,
      \max_ctr_reg[63]\(3) => acc_ctr_i_n_190,
      \max_ctr_reg[63]\(2) => acc_ctr_i_n_191,
      \max_ctr_reg[63]\(1) => acc_ctr_i_n_192,
      \max_ctr_reg[63]\(0) => acc_ctr_i_n_193,
      mon_clk => mon_clk,
      rd_en => \min_max_ctr_i/read\,
      \sample_ctr_val_reg[32]\ => acc_ctr_i_n_194,
      \sample_ctr_val_reg[33]\ => acc_ctr_i_n_195,
      \sample_ctr_val_reg[34]\ => acc_ctr_i_n_196,
      \sample_ctr_val_reg[35]\ => acc_ctr_i_n_197,
      \sample_ctr_val_reg[36]\ => acc_ctr_i_n_198,
      \sample_ctr_val_reg[37]\ => acc_ctr_i_n_199,
      \sample_ctr_val_reg[38]\ => acc_ctr_i_n_200,
      \sample_ctr_val_reg[39]\ => acc_ctr_i_n_201,
      \sample_ctr_val_reg[40]\ => acc_ctr_i_n_202,
      \sample_ctr_val_reg[41]\ => acc_ctr_i_n_203,
      \sample_ctr_val_reg[42]\ => acc_ctr_i_n_204,
      \sample_ctr_val_reg[43]\ => acc_ctr_i_n_205,
      \sample_ctr_val_reg[44]\ => acc_ctr_i_n_206,
      \sample_ctr_val_reg[45]\ => acc_ctr_i_n_207,
      \sample_ctr_val_reg[46]\ => acc_ctr_i_n_208,
      \sample_ctr_val_reg[47]\ => acc_ctr_i_n_209,
      \sample_ctr_val_reg[48]\ => acc_ctr_i_n_210,
      \sample_ctr_val_reg[49]\ => acc_ctr_i_n_211,
      \sample_ctr_val_reg[50]\ => acc_ctr_i_n_212,
      \sample_ctr_val_reg[51]\ => acc_ctr_i_n_213,
      \sample_ctr_val_reg[52]\ => acc_ctr_i_n_214,
      \sample_ctr_val_reg[53]\ => acc_ctr_i_n_215,
      \sample_ctr_val_reg[54]\ => acc_ctr_i_n_216,
      \sample_ctr_val_reg[55]\ => acc_ctr_i_n_217,
      \sample_ctr_val_reg[56]\ => acc_ctr_i_n_218,
      \sample_ctr_val_reg[57]\ => acc_ctr_i_n_219,
      \sample_ctr_val_reg[58]\ => acc_ctr_i_n_220,
      \sample_ctr_val_reg[59]\ => acc_ctr_i_n_221,
      \sample_ctr_val_reg[60]\ => acc_ctr_i_n_222,
      \sample_ctr_val_reg[61]\ => acc_ctr_i_n_223,
      \sample_ctr_val_reg[62]\ => acc_ctr_i_n_224,
      \sample_ctr_val_reg[63]\ => acc_ctr_i_n_225,
      \sample_data_reg[31]_0\(31 downto 0) => sample_data(31 downto 0),
      slv_reg_addr(2 downto 0) => slv_reg_addr(4 downto 2),
      start_pulse => start_pulse
    );
axi_lite_if_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF
     port map (
      \Count_Out_i_reg[0]\(0) => axi_lite_if_i_n_44,
      \Count_Out_i_reg[0]_0\ => registers_i_n_2,
      D(31) => axi_lite_if_i_n_5,
      D(30) => axi_lite_if_i_n_6,
      D(29) => axi_lite_if_i_n_7,
      D(28) => axi_lite_if_i_n_8,
      D(27) => axi_lite_if_i_n_9,
      D(26) => axi_lite_if_i_n_10,
      D(25) => axi_lite_if_i_n_11,
      D(24) => axi_lite_if_i_n_12,
      D(23) => axi_lite_if_i_n_13,
      D(22) => axi_lite_if_i_n_14,
      D(21) => axi_lite_if_i_n_15,
      D(20) => axi_lite_if_i_n_16,
      D(19) => axi_lite_if_i_n_17,
      D(18) => axi_lite_if_i_n_18,
      D(17) => axi_lite_if_i_n_19,
      D(16) => axi_lite_if_i_n_20,
      D(15) => axi_lite_if_i_n_21,
      D(14) => axi_lite_if_i_n_22,
      D(13) => axi_lite_if_i_n_23,
      D(12) => axi_lite_if_i_n_24,
      D(11) => axi_lite_if_i_n_25,
      D(10) => axi_lite_if_i_n_26,
      D(9) => axi_lite_if_i_n_27,
      D(8) => axi_lite_if_i_n_28,
      D(7) => axi_lite_if_i_n_29,
      D(6) => axi_lite_if_i_n_30,
      D(5) => axi_lite_if_i_n_31,
      D(4) => axi_lite_if_i_n_32,
      D(3) => axi_lite_if_i_n_33,
      D(2) => axi_lite_if_i_n_34,
      D(1) => axi_lite_if_i_n_35,
      D(0) => axi_lite_if_i_n_36,
      E(0) => axi_lite_if_i_n_46,
      Q(0) => registers_i_n_6,
      axi_arready_reg_0 => s_axi_arready,
      axi_awready_reg_0 => s_axi_awready,
      \axi_rdata_reg[0]_0\ => registers_i_n_0,
      \axi_rdata_reg[31]_0\(0) => slv_reg_in_vld,
      \axi_rdata_reg[31]_1\(31 downto 0) => slv_reg_in(31 downto 0),
      axi_rvalid_reg_0 => registers_i_n_13,
      axi_wready_reg_0 => s_axi_wready,
      control_wr_en => control_wr_en,
      mon_clk => mon_clk,
      mon_resetn => mon_resetn,
      mon_resetn_0(0) => sample_time_diff_reg,
      p_1_in => p_1_in,
      register_select(0) => register_select(1),
      \register_select_reg[1]\(0) => sample_en,
      \reset_sample_reg__0\ => \reset_sample_reg__0\,
      s_axi_araddr(7 downto 0) => s_axi_araddr(7 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(7 downto 0) => s_axi_awaddr(7 downto 0),
      \s_axi_awaddr[3]\(0) => trace_control_wr_en,
      \s_axi_awaddr[4]\(2 downto 0) => slv_reg_addr(4 downto 2),
      \s_axi_awaddr[7]\(3 downto 1) => p_0_out(5 downto 3),
      \s_axi_awaddr[7]\(0) => p_0_out(0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rvalid => \^s_axi_rvalid\,
      s_axi_wvalid => s_axi_wvalid,
      \sample_data_reg[0]\ => acc_ctr_i_n_194,
      \sample_data_reg[0]_0\ => acc_ctr_i_n_226,
      \sample_data_reg[0]_1\ => acc_ctr_i_n_227,
      \sample_data_reg[10]\ => acc_ctr_i_n_204,
      \sample_data_reg[10]_0\ => acc_ctr_i_n_246,
      \sample_data_reg[10]_1\ => acc_ctr_i_n_247,
      \sample_data_reg[11]\ => acc_ctr_i_n_205,
      \sample_data_reg[11]_0\ => acc_ctr_i_n_248,
      \sample_data_reg[11]_1\ => acc_ctr_i_n_249,
      \sample_data_reg[12]\ => acc_ctr_i_n_206,
      \sample_data_reg[12]_0\ => acc_ctr_i_n_250,
      \sample_data_reg[12]_1\ => acc_ctr_i_n_251,
      \sample_data_reg[13]\ => acc_ctr_i_n_207,
      \sample_data_reg[13]_0\ => acc_ctr_i_n_252,
      \sample_data_reg[13]_1\ => acc_ctr_i_n_253,
      \sample_data_reg[14]\ => acc_ctr_i_n_208,
      \sample_data_reg[14]_0\ => acc_ctr_i_n_254,
      \sample_data_reg[14]_1\ => acc_ctr_i_n_255,
      \sample_data_reg[15]\ => acc_ctr_i_n_209,
      \sample_data_reg[15]_0\ => acc_ctr_i_n_256,
      \sample_data_reg[15]_1\ => acc_ctr_i_n_257,
      \sample_data_reg[16]\ => acc_ctr_i_n_210,
      \sample_data_reg[16]_0\ => acc_ctr_i_n_258,
      \sample_data_reg[16]_1\ => acc_ctr_i_n_259,
      \sample_data_reg[17]\ => acc_ctr_i_n_211,
      \sample_data_reg[17]_0\ => acc_ctr_i_n_260,
      \sample_data_reg[17]_1\ => acc_ctr_i_n_261,
      \sample_data_reg[18]\ => acc_ctr_i_n_212,
      \sample_data_reg[18]_0\ => acc_ctr_i_n_262,
      \sample_data_reg[18]_1\ => acc_ctr_i_n_263,
      \sample_data_reg[19]\ => acc_ctr_i_n_213,
      \sample_data_reg[19]_0\ => acc_ctr_i_n_264,
      \sample_data_reg[19]_1\ => acc_ctr_i_n_265,
      \sample_data_reg[1]\ => acc_ctr_i_n_195,
      \sample_data_reg[1]_0\ => acc_ctr_i_n_228,
      \sample_data_reg[1]_1\ => acc_ctr_i_n_229,
      \sample_data_reg[20]\ => acc_ctr_i_n_214,
      \sample_data_reg[20]_0\ => acc_ctr_i_n_266,
      \sample_data_reg[20]_1\ => acc_ctr_i_n_267,
      \sample_data_reg[21]\ => acc_ctr_i_n_215,
      \sample_data_reg[21]_0\ => acc_ctr_i_n_268,
      \sample_data_reg[21]_1\ => acc_ctr_i_n_269,
      \sample_data_reg[22]\ => acc_ctr_i_n_216,
      \sample_data_reg[22]_0\ => acc_ctr_i_n_270,
      \sample_data_reg[22]_1\ => acc_ctr_i_n_271,
      \sample_data_reg[23]\ => acc_ctr_i_n_217,
      \sample_data_reg[23]_0\ => acc_ctr_i_n_272,
      \sample_data_reg[23]_1\ => acc_ctr_i_n_273,
      \sample_data_reg[24]\ => acc_ctr_i_n_218,
      \sample_data_reg[24]_0\ => acc_ctr_i_n_274,
      \sample_data_reg[24]_1\ => acc_ctr_i_n_275,
      \sample_data_reg[25]\ => acc_ctr_i_n_219,
      \sample_data_reg[25]_0\ => acc_ctr_i_n_276,
      \sample_data_reg[25]_1\ => acc_ctr_i_n_277,
      \sample_data_reg[26]\ => acc_ctr_i_n_220,
      \sample_data_reg[26]_0\ => acc_ctr_i_n_278,
      \sample_data_reg[26]_1\ => acc_ctr_i_n_279,
      \sample_data_reg[27]\ => acc_ctr_i_n_221,
      \sample_data_reg[27]_0\ => acc_ctr_i_n_280,
      \sample_data_reg[27]_1\ => acc_ctr_i_n_281,
      \sample_data_reg[28]\ => acc_ctr_i_n_222,
      \sample_data_reg[28]_0\ => acc_ctr_i_n_282,
      \sample_data_reg[28]_1\ => acc_ctr_i_n_283,
      \sample_data_reg[29]\ => acc_ctr_i_n_223,
      \sample_data_reg[29]_0\ => acc_ctr_i_n_284,
      \sample_data_reg[29]_1\ => acc_ctr_i_n_285,
      \sample_data_reg[2]\ => acc_ctr_i_n_196,
      \sample_data_reg[2]_0\ => acc_ctr_i_n_230,
      \sample_data_reg[2]_1\ => acc_ctr_i_n_231,
      \sample_data_reg[30]\ => acc_ctr_i_n_224,
      \sample_data_reg[30]_0\ => acc_ctr_i_n_286,
      \sample_data_reg[30]_1\ => acc_ctr_i_n_287,
      \sample_data_reg[31]\ => acc_ctr_i_n_225,
      \sample_data_reg[31]_0\(63 downto 32) => data7(31 downto 0),
      \sample_data_reg[31]_0\(31) => acc_ctr_i_n_98,
      \sample_data_reg[31]_0\(30) => acc_ctr_i_n_99,
      \sample_data_reg[31]_0\(29) => acc_ctr_i_n_100,
      \sample_data_reg[31]_0\(28) => acc_ctr_i_n_101,
      \sample_data_reg[31]_0\(27) => acc_ctr_i_n_102,
      \sample_data_reg[31]_0\(26) => acc_ctr_i_n_103,
      \sample_data_reg[31]_0\(25) => acc_ctr_i_n_104,
      \sample_data_reg[31]_0\(24) => acc_ctr_i_n_105,
      \sample_data_reg[31]_0\(23) => acc_ctr_i_n_106,
      \sample_data_reg[31]_0\(22) => acc_ctr_i_n_107,
      \sample_data_reg[31]_0\(21) => acc_ctr_i_n_108,
      \sample_data_reg[31]_0\(20) => acc_ctr_i_n_109,
      \sample_data_reg[31]_0\(19) => acc_ctr_i_n_110,
      \sample_data_reg[31]_0\(18) => acc_ctr_i_n_111,
      \sample_data_reg[31]_0\(17) => acc_ctr_i_n_112,
      \sample_data_reg[31]_0\(16) => acc_ctr_i_n_113,
      \sample_data_reg[31]_0\(15) => acc_ctr_i_n_114,
      \sample_data_reg[31]_0\(14) => acc_ctr_i_n_115,
      \sample_data_reg[31]_0\(13) => acc_ctr_i_n_116,
      \sample_data_reg[31]_0\(12) => acc_ctr_i_n_117,
      \sample_data_reg[31]_0\(11) => acc_ctr_i_n_118,
      \sample_data_reg[31]_0\(10) => acc_ctr_i_n_119,
      \sample_data_reg[31]_0\(9) => acc_ctr_i_n_120,
      \sample_data_reg[31]_0\(8) => acc_ctr_i_n_121,
      \sample_data_reg[31]_0\(7) => acc_ctr_i_n_122,
      \sample_data_reg[31]_0\(6) => acc_ctr_i_n_123,
      \sample_data_reg[31]_0\(5) => acc_ctr_i_n_124,
      \sample_data_reg[31]_0\(4) => acc_ctr_i_n_125,
      \sample_data_reg[31]_0\(3) => acc_ctr_i_n_126,
      \sample_data_reg[31]_0\(2) => acc_ctr_i_n_127,
      \sample_data_reg[31]_0\(1) => acc_ctr_i_n_128,
      \sample_data_reg[31]_0\(0) => acc_ctr_i_n_129,
      \sample_data_reg[31]_1\(63 downto 32) => data8(31 downto 0),
      \sample_data_reg[31]_1\(31) => acc_ctr_i_n_162,
      \sample_data_reg[31]_1\(30) => acc_ctr_i_n_163,
      \sample_data_reg[31]_1\(29) => acc_ctr_i_n_164,
      \sample_data_reg[31]_1\(28) => acc_ctr_i_n_165,
      \sample_data_reg[31]_1\(27) => acc_ctr_i_n_166,
      \sample_data_reg[31]_1\(26) => acc_ctr_i_n_167,
      \sample_data_reg[31]_1\(25) => acc_ctr_i_n_168,
      \sample_data_reg[31]_1\(24) => acc_ctr_i_n_169,
      \sample_data_reg[31]_1\(23) => acc_ctr_i_n_170,
      \sample_data_reg[31]_1\(22) => acc_ctr_i_n_171,
      \sample_data_reg[31]_1\(21) => acc_ctr_i_n_172,
      \sample_data_reg[31]_1\(20) => acc_ctr_i_n_173,
      \sample_data_reg[31]_1\(19) => acc_ctr_i_n_174,
      \sample_data_reg[31]_1\(18) => acc_ctr_i_n_175,
      \sample_data_reg[31]_1\(17) => acc_ctr_i_n_176,
      \sample_data_reg[31]_1\(16) => acc_ctr_i_n_177,
      \sample_data_reg[31]_1\(15) => acc_ctr_i_n_178,
      \sample_data_reg[31]_1\(14) => acc_ctr_i_n_179,
      \sample_data_reg[31]_1\(13) => acc_ctr_i_n_180,
      \sample_data_reg[31]_1\(12) => acc_ctr_i_n_181,
      \sample_data_reg[31]_1\(11) => acc_ctr_i_n_182,
      \sample_data_reg[31]_1\(10) => acc_ctr_i_n_183,
      \sample_data_reg[31]_1\(9) => acc_ctr_i_n_184,
      \sample_data_reg[31]_1\(8) => acc_ctr_i_n_185,
      \sample_data_reg[31]_1\(7) => acc_ctr_i_n_186,
      \sample_data_reg[31]_1\(6) => acc_ctr_i_n_187,
      \sample_data_reg[31]_1\(5) => acc_ctr_i_n_188,
      \sample_data_reg[31]_1\(4) => acc_ctr_i_n_189,
      \sample_data_reg[31]_1\(3) => acc_ctr_i_n_190,
      \sample_data_reg[31]_1\(2) => acc_ctr_i_n_191,
      \sample_data_reg[31]_1\(1) => acc_ctr_i_n_192,
      \sample_data_reg[31]_1\(0) => acc_ctr_i_n_193,
      \sample_data_reg[31]_2\ => acc_ctr_i_n_288,
      \sample_data_reg[31]_3\ => acc_ctr_i_n_289,
      \sample_data_reg[3]\ => acc_ctr_i_n_197,
      \sample_data_reg[3]_0\ => acc_ctr_i_n_232,
      \sample_data_reg[3]_1\ => acc_ctr_i_n_233,
      \sample_data_reg[4]\ => acc_ctr_i_n_198,
      \sample_data_reg[4]_0\ => acc_ctr_i_n_234,
      \sample_data_reg[4]_1\ => acc_ctr_i_n_235,
      \sample_data_reg[5]\ => acc_ctr_i_n_199,
      \sample_data_reg[5]_0\ => acc_ctr_i_n_236,
      \sample_data_reg[5]_1\ => acc_ctr_i_n_237,
      \sample_data_reg[6]\ => acc_ctr_i_n_200,
      \sample_data_reg[6]_0\ => acc_ctr_i_n_238,
      \sample_data_reg[6]_1\ => acc_ctr_i_n_239,
      \sample_data_reg[7]\ => acc_ctr_i_n_201,
      \sample_data_reg[7]_0\ => acc_ctr_i_n_240,
      \sample_data_reg[7]_1\ => acc_ctr_i_n_241,
      \sample_data_reg[8]\ => acc_ctr_i_n_202,
      \sample_data_reg[8]_0\ => acc_ctr_i_n_242,
      \sample_data_reg[8]_1\ => acc_ctr_i_n_243,
      \sample_data_reg[9]\ => acc_ctr_i_n_203,
      \sample_data_reg[9]_0\ => acc_ctr_i_n_244,
      \sample_data_reg[9]_1\ => acc_ctr_i_n_245,
      sample_reg_rd_first => sample_reg_rd_first,
      sample_reg_rd_first_reg => axi_lite_if_i_n_54,
      slv_reg_addr_vld => slv_reg_addr_vld,
      slv_reg_out_vld => slv_reg_out_vld
    );
mon_axilite_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_monitor_axilite
     port map (
      Metrics_Cnt_En => Metrics_Cnt_En,
      O(7) => mon_axilite_i_n_7,
      O(6) => mon_axilite_i_n_8,
      O(5) => mon_axilite_i_n_9,
      O(4) => mon_axilite_i_n_10,
      O(3) => mon_axilite_i_n_11,
      O(2) => mon_axilite_i_n_12,
      O(1) => mon_axilite_i_n_13,
      O(0) => mon_axilite_i_n_14,
      Q(0) => trace_control(0),
      SS(0) => registers_i_n_0,
      ap_continue_reg => ap_continue_reg,
      ap_done_reg => ap_done_reg,
      ap_start_reg_reg_0(0) => \_start_events\(0),
      ap_start_reg_reg_1(7) => mon_axilite_i_n_23,
      ap_start_reg_reg_1(6) => mon_axilite_i_n_24,
      ap_start_reg_reg_1(5) => mon_axilite_i_n_25,
      ap_start_reg_reg_1(4) => mon_axilite_i_n_26,
      ap_start_reg_reg_1(3) => mon_axilite_i_n_27,
      ap_start_reg_reg_1(2) => mon_axilite_i_n_28,
      ap_start_reg_reg_1(1) => mon_axilite_i_n_29,
      ap_start_reg_reg_1(0) => mon_axilite_i_n_30,
      ap_start_reg_reg_2(7) => mon_axilite_i_n_31,
      ap_start_reg_reg_2(6) => mon_axilite_i_n_32,
      ap_start_reg_reg_2(5) => mon_axilite_i_n_33,
      ap_start_reg_reg_2(4) => mon_axilite_i_n_34,
      ap_start_reg_reg_2(3) => mon_axilite_i_n_35,
      ap_start_reg_reg_2(2) => mon_axilite_i_n_36,
      ap_start_reg_reg_2(1) => mon_axilite_i_n_37,
      ap_start_reg_reg_2(0) => mon_axilite_i_n_38,
      ap_start_reg_reg_3(7) => mon_axilite_i_n_39,
      ap_start_reg_reg_3(6) => mon_axilite_i_n_40,
      ap_start_reg_reg_3(5) => mon_axilite_i_n_41,
      ap_start_reg_reg_3(4) => mon_axilite_i_n_42,
      ap_start_reg_reg_3(3) => mon_axilite_i_n_43,
      ap_start_reg_reg_3(2) => mon_axilite_i_n_44,
      ap_start_reg_reg_3(1) => mon_axilite_i_n_45,
      ap_start_reg_reg_3(0) => mon_axilite_i_n_46,
      ap_start_reg_reg_4(7) => mon_axilite_i_n_47,
      ap_start_reg_reg_4(6) => mon_axilite_i_n_48,
      ap_start_reg_reg_4(5) => mon_axilite_i_n_49,
      ap_start_reg_reg_4(4) => mon_axilite_i_n_50,
      ap_start_reg_reg_4(3) => mon_axilite_i_n_51,
      ap_start_reg_reg_4(2) => mon_axilite_i_n_52,
      ap_start_reg_reg_4(1) => mon_axilite_i_n_53,
      ap_start_reg_reg_4(0) => mon_axilite_i_n_54,
      ap_start_reg_reg_5(7) => mon_axilite_i_n_55,
      ap_start_reg_reg_5(6) => mon_axilite_i_n_56,
      ap_start_reg_reg_5(5) => mon_axilite_i_n_57,
      ap_start_reg_reg_5(4) => mon_axilite_i_n_58,
      ap_start_reg_reg_5(3) => mon_axilite_i_n_59,
      ap_start_reg_reg_5(2) => mon_axilite_i_n_60,
      ap_start_reg_reg_5(1) => mon_axilite_i_n_61,
      ap_start_reg_reg_5(0) => mon_axilite_i_n_62,
      ap_start_reg_reg_6(7) => mon_axilite_i_n_63,
      ap_start_reg_reg_6(6) => mon_axilite_i_n_64,
      ap_start_reg_reg_6(5) => mon_axilite_i_n_65,
      ap_start_reg_reg_6(4) => mon_axilite_i_n_66,
      ap_start_reg_reg_6(3) => mon_axilite_i_n_67,
      ap_start_reg_reg_6(2) => mon_axilite_i_n_68,
      ap_start_reg_reg_6(1) => mon_axilite_i_n_69,
      ap_start_reg_reg_6(0) => mon_axilite_i_n_70,
      dataflow_en => dataflow_en,
      empty => \min_max_ctr_i/empty\,
      ip_cur_tranx_reg(63 downto 0) => ip_cur_tranx_reg(63 downto 0),
      \ip_cur_tranx_reg[0]\(7) => mon_axilite_i_n_15,
      \ip_cur_tranx_reg[0]\(6) => mon_axilite_i_n_16,
      \ip_cur_tranx_reg[0]\(5) => mon_axilite_i_n_17,
      \ip_cur_tranx_reg[0]\(4) => mon_axilite_i_n_18,
      \ip_cur_tranx_reg[0]\(3) => mon_axilite_i_n_19,
      \ip_cur_tranx_reg[0]\(2) => mon_axilite_i_n_20,
      \ip_cur_tranx_reg[0]\(1) => mon_axilite_i_n_21,
      \ip_cur_tranx_reg[0]\(0) => mon_axilite_i_n_22,
      ip_exec_count0 => ip_exec_count0,
      mon_clk => mon_clk,
      rd_en => \min_max_ctr_i/read\,
      s_axi_araddr_mon(7 downto 0) => s_axi_araddr_mon(7 downto 0),
      s_axi_arready_mon => s_axi_arready_mon,
      s_axi_arvalid_mon => s_axi_arvalid_mon,
      s_axi_awaddr_mon(7 downto 0) => s_axi_awaddr_mon(7 downto 0),
      s_axi_awready_mon => s_axi_awready_mon,
      s_axi_awvalid_mon => s_axi_awvalid_mon,
      s_axi_rdata_mon(0) => s_axi_rdata_mon(0),
      s_axi_rready_mon => s_axi_rready_mon,
      s_axi_rvalid_mon => s_axi_rvalid_mon,
      s_axi_wdata_mon(1 downto 0) => s_axi_wdata_mon(1 downto 0),
      s_axi_wready_mon => s_axi_wready_mon,
      s_axi_wstrb_mon(0) => s_axi_wstrb_mon(0),
      s_axi_wvalid_mon => s_axi_wvalid_mon,
      src_in(0) => \_stop_events\(0),
      start_pulse => start_pulse
    );
registers_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_register_module
     port map (
      CO(0) => ip_idle,
      D(0) => axi_lite_if_i_n_44,
      E(0) => axi_lite_if_i_n_46,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(0) => registers_i_n_6,
      RST_ACTIVE => RST_ACTIVE,
      SS(0) => registers_i_n_0,
      control_wr_en => control_wr_en,
      dataflow_en => dataflow_en,
      ip_start_count0 => ip_start_count0,
      metrics_cnt_reset_reg_0 => registers_i_n_8,
      metrics_cnt_reset_reg_1 => registers_i_n_9,
      mon_clk => mon_clk,
      mon_resetn => mon_resetn,
      p_1_in => p_1_in,
      \register_select_reg[1]_0\(0) => register_select(1),
      \register_select_reg[5]_0\(3 downto 1) => p_0_out(5 downto 3),
      \register_select_reg[5]_0\(0) => p_0_out(0),
      reset_on_sample_read_reg_0 => registers_i_n_2,
      \reset_sample_reg__0\ => \reset_sample_reg__0\,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => \^s_axi_rvalid\,
      s_axi_wdata(5 downto 0) => s_axi_wdata(5 downto 0),
      sample_reg_rd_first => sample_reg_rd_first,
      sample_reg_rd_first_reg_0 => axi_lite_if_i_n_54,
      \sample_time_diff_reg_reg[31]_0\(0) => sample_time_diff_reg,
      slv_reg_addr_vld => slv_reg_addr_vld,
      \slv_reg_in_reg[31]_0\(31 downto 0) => slv_reg_in(31 downto 0),
      \slv_reg_in_reg[31]_1\(31 downto 0) => sample_data(31 downto 0),
      slv_reg_in_vld_reg_0(0) => slv_reg_in_vld,
      slv_reg_in_vld_reg_1 => registers_i_n_13,
      slv_reg_out_vld => slv_reg_out_vld,
      start_pulse => start_pulse,
      \trace_control_reg[0]_0\(0) => trace_control(0),
      \trace_control_reg[5]_0\(0) => trace_control_wr_en
    );
tr_cdc_start_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__2\
     port map (
      dest_clk => trace_clk,
      dest_out(3 downto 0) => trace_start_events(3 downto 0),
      src_clk => mon_clk,
      src_in(3 downto 1) => B"000",
      src_in(0) => \_start_events\(0)
    );
tr_cdc_stop_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single
     port map (
      dest_clk => trace_clk,
      dest_out(3 downto 0) => trace_stop_events(3 downto 0),
      src_clk => mon_clk,
      src_in(3 downto 1) => B"000",
      src_in(0) => \_stop_events\(0)
    );
trace_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timestamper
     port map (
      dest_out(3 downto 0) => trace_start_events(3 downto 0),
      \event_i_buf_reg[52]_0\(3 downto 0) => trace_stop_events(3 downto 0),
      trace_clk => trace_clk,
      trace_counter(44 downto 0) => trace_counter(44 downto 0),
      trace_counter_overflow => trace_counter_overflow,
      trace_data(55 downto 0) => trace_data(55 downto 0),
      trace_read => trace_read,
      trace_rst => trace_rst,
      trace_valid => trace_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    mon_clk : in STD_LOGIC;
    mon_resetn : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    trace_rst : in STD_LOGIC;
    trace_counter_overflow : in STD_LOGIC;
    trace_counter : in STD_LOGIC_VECTOR ( 44 downto 0 );
    trace_event : out STD_LOGIC;
    trace_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    trace_valid : out STD_LOGIC;
    trace_read : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_awaddr_mon : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awprot_mon : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid_mon : in STD_LOGIC;
    s_axi_awready_mon : in STD_LOGIC;
    s_axi_wdata_mon : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb_mon : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid_mon : in STD_LOGIC;
    s_axi_wready_mon : in STD_LOGIC;
    s_axi_bresp_mon : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid_mon : in STD_LOGIC;
    s_axi_bready_mon : in STD_LOGIC;
    s_axi_araddr_mon : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arprot_mon : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid_mon : in STD_LOGIC;
    s_axi_arready_mon : in STD_LOGIC;
    s_axi_rdata_mon : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp_mon : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid_mon : in STD_LOGIC;
    s_axi_rready_mon : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "pfm_dynamic_dpa_mon28_0,accelerator_monitor,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "accelerator_monitor,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^trace_data\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of mon_clk : signal is "xilinx.com:signal:clock:1.0 mon_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of mon_clk : signal is "XIL_INTERFACENAME mon_clk, ASSOCIATED_RESET mon_resetn, ASSOCIATED_BUSIF S_AXI:MON_AP_CTRL:S_AXI_MON, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clkwiz_kernel_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of mon_resetn : signal is "xilinx.com:signal:reset:1.0 mon_resetn RST";
  attribute X_INTERFACE_PARAMETER of mon_resetn : signal is "XIL_INTERFACENAME mon_resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arready_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_arvalid_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awready_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_awvalid_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bready_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_bvalid_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 300000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clkwiz_kernel_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rready_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready_mon : signal is "XIL_INTERFACENAME S_AXI_MON, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 300000000, ID_WIDTH 0, ADDR_WIDTH 8, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clkwiz_kernel_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_rvalid_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wready_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_wvalid_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON WVALID";
  attribute X_INTERFACE_INFO of trace_clk : signal is "xilinx.com:signal:clock:1.0 trace_clk CLK";
  attribute X_INTERFACE_PARAMETER of trace_clk : signal is "XIL_INTERFACENAME trace_clk, ASSOCIATED_RESET trace_rst, ASSOCIATED_BUSIF TRACE_OUT, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clkwiz_kernel_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of trace_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT counter_overflow";
  attribute X_INTERFACE_INFO of trace_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT event";
  attribute X_INTERFACE_INFO of trace_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT read";
  attribute X_INTERFACE_INFO of trace_rst : signal is "xilinx.com:signal:reset:1.0 trace_rst RST";
  attribute X_INTERFACE_PARAMETER of trace_rst : signal is "XIL_INTERFACENAME trace_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of trace_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT valid";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_araddr_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_arprot_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_awprot_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_bresp_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rdata_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_rresp_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wdata_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_wstrb_mon : signal is "xilinx.com:interface:aximm:1.0 S_AXI_MON WSTRB";
  attribute X_INTERFACE_INFO of trace_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT counter";
  attribute X_INTERFACE_INFO of trace_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT data";
begin
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  trace_data(63 downto 61) <= \^trace_data\(63 downto 61);
  trace_data(60) <= \<const0>\;
  trace_data(59) <= \<const0>\;
  trace_data(58) <= \<const0>\;
  trace_data(57) <= \<const0>\;
  trace_data(56) <= \<const1>\;
  trace_data(55) <= \<const0>\;
  trace_data(54) <= \<const1>\;
  trace_data(53) <= \<const1>\;
  trace_data(52 downto 0) <= \^trace_data\(52 downto 0);
  trace_event <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_monitor
     port map (
      mon_clk => mon_clk,
      mon_resetn => mon_resetn,
      s_axi_araddr(7 downto 0) => s_axi_araddr(7 downto 0),
      s_axi_araddr_mon(7 downto 0) => s_axi_araddr_mon(7 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arready_mon => s_axi_arready_mon,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_arvalid_mon => s_axi_arvalid_mon,
      s_axi_awaddr(7 downto 0) => s_axi_awaddr(7 downto 0),
      s_axi_awaddr_mon(7 downto 0) => s_axi_awaddr_mon(7 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awready_mon => s_axi_awready_mon,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_awvalid_mon => s_axi_awvalid_mon,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rdata_mon(0) => s_axi_rdata_mon(1),
      s_axi_rready => s_axi_rready,
      s_axi_rready_mon => s_axi_rready_mon,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_rvalid_mon => s_axi_rvalid_mon,
      s_axi_wdata(5 downto 0) => s_axi_wdata(5 downto 0),
      s_axi_wdata_mon(1) => s_axi_wdata_mon(4),
      s_axi_wdata_mon(0) => s_axi_wdata_mon(0),
      s_axi_wready => s_axi_wready,
      s_axi_wready_mon => s_axi_wready_mon,
      s_axi_wstrb_mon(0) => s_axi_wstrb_mon(0),
      s_axi_wvalid => s_axi_wvalid,
      s_axi_wvalid_mon => s_axi_wvalid_mon,
      trace_clk => trace_clk,
      trace_counter(44 downto 0) => trace_counter(44 downto 0),
      trace_counter_overflow => trace_counter_overflow,
      trace_data(55 downto 53) => \^trace_data\(63 downto 61),
      trace_data(52 downto 0) => \^trace_data\(52 downto 0),
      trace_read => trace_read,
      trace_rst => trace_rst,
      trace_valid => trace_valid
    );
end STRUCTURE;
