Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Dec  5 16:16:43 2022
| Host         : Connor-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    61 |
|    Minimum number of control sets                        |    61 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   380 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    61 |
| >= 0 to < 4        |    51 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           16 |
| No           | No                    | Yes                    |             115 |           51 |
| No           | Yes                   | No                     |              30 |           13 |
| Yes          | No                    | No                     |              23 |            9 |
| Yes          | No                    | Yes                    |              21 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------------------------------+--------------------------+------------------+----------------+--------------+
|          Clock Signal         |                   Enable Signal                  |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+--------------------------------------------------+--------------------------+------------------+----------------+--------------+
|  thermo/CD1/sclk              |                                                  | temp_get/Reset_6         |                1 |              1 |         1.00 |
|  thermo/CD1/sclk              |                                                  | temp_get/Reset_8         |                1 |              1 |         1.00 |
|  thermo/CD1/sclk              |                                                  | temp_get/Reset_0         |                1 |              1 |         1.00 |
|  thermo/CD1/sclk              |                                                  | temp_get/Reset_1         |                1 |              1 |         1.00 |
|  thermo/CD1/sclk              |                                                  | temp_get/Reset_10        |                1 |              1 |         1.00 |
|  thermo/CD1/sclk              |                                                  | temp_get/Reset_3         |                1 |              1 |         1.00 |
|  thermo/CD1/sclk              |                                                  | temp_get/Reset_9         |                1 |              1 |         1.00 |
|  thermo/CD1/sclk              |                                                  | temp_get/Reset_7         |                1 |              1 |         1.00 |
|  thermo/CD1/sclk              |                                                  | temp_get/Reset_2         |                1 |              1 |         1.00 |
|  thermo/CD1/sclk              |                                                  | temp_get/Reset_4         |                1 |              1 |         1.00 |
|  thermo/CD1/sclk              |                                                  | temp_get/Reset_12        |                1 |              1 |         1.00 |
|  thermo/CD1/sclk              |                                                  | temp_get/Reset_11        |                1 |              1 |         1.00 |
|  thermo/CD1/sclk              |                                                  | temp_get/Reset_5         |                1 |              1 |         1.00 |
|  thermo/CD1/sclk              |                                                  | temp_get/Reset           |                1 |              1 |         1.00 |
|  thermo/CD1/sclk              |                                                  | Reset_IBUF               |                1 |              1 |         1.00 |
|  temp_get/Reset_11            |                                                  | temp_get/Reset_12        |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   |                                                  | temp_get/Reset_8         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   |                                                  | temp_get/Reset_0         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   |                                                  | temp_get/Reset_1         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   |                                                  | temp_get/Reset_10        |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   |                                                  | temp_get/Reset_3         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   |                                                  | temp_get/Reset_9         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   |                                                  | temp_get/Reset_7         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   |                                                  | temp_get/Reset_2         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   |                                                  | temp_get/Reset_4         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   |                                                  | temp_get/Reset_12        |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   |                                                  | temp_get/Reset_11        |                1 |              1 |         1.00 |
|  temp_get/Reset_5             |                                                  | temp_get/Reset_6         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   |                                                  | temp_get/Reset           |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   |                                                  | Reset_IBUF               |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   | thermo/tmp2_0                                    | temp_get/Reset_8         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   | thermo/tmp2_0                                    | temp_get/Reset_0         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   | thermo/tmp2_0                                    | temp_get/Reset_1         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   | thermo/tmp2_0                                    | temp_get/Reset_10        |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   | thermo/tmp2_0                                    | temp_get/Reset_3         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   | thermo/tmp2_0                                    | temp_get/Reset_9         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   | thermo/tmp2_0                                    | temp_get/Reset_7         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   | thermo/tmp2_0                                    | temp_get/Reset_2         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   | thermo/tmp2_0                                    | temp_get/Reset_4         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   | thermo/tmp2_0                                    | temp_get/Reset_12        |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   | thermo/tmp2_0                                    | temp_get/Reset_11        |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   | thermo/tmp2_0                                    | temp_get/Reset           |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   | thermo/tmp2_0                                    | Reset_IBUF               |                1 |              1 |         1.00 |
|  temp_get/Reset_0             |                                                  | temp_get/Reset           |                1 |              1 |         1.00 |
|  temp_get/Reset_1             |                                                  | temp_get/Reset_2         |                1 |              1 |         1.00 |
|  temp_get/Reset_3             |                                                  | temp_get/Reset_4         |                1 |              1 |         1.00 |
|  temp_get/Reset_9             |                                                  | temp_get/Reset_10        |                1 |              1 |         1.00 |
|  temp_get/Reset_7             |                                                  | temp_get/Reset_8         |                1 |              1 |         1.00 |
|  thermo/CD2/sclk_reg_0_BUFG   |                                                  | temp_get/Reset_6         |                1 |              2 |         2.00 |
|  thermo/CD2/sclk_reg_0_BUFG   |                                                  | temp_get/Reset_5         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                | rgb/rgb[2]_i_1_n_0                               | Reset_IBUF               |                2 |              3 |         1.50 |
|  clk_200kHz_BUFG              | temp_get/FSM_sequential_state_reg_reg[4]_i_1_n_0 | BTNC_IBUF                |                2 |              5 |         2.50 |
|  sseg/sseg_out_reg[6]_i_2_n_0 |                                                  |                          |                6 |              7 |         1.17 |
|  clk_IBUF_BUFG                |                                                  |                          |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG                |                                                  | clk_200kHz1/clk_reg      |                2 |              7 |         3.50 |
|  clk_200kHz_BUFG              | temp_get/temp_data_reg                           |                          |                5 |              8 |         1.60 |
|  clk_200kHz_BUFG              |                                                  |                          |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG                | rgb/tmp200_in[7]                                 |                          |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG                |                                                  | sseg/counter[16]_i_1_n_0 |                4 |             16 |         4.00 |
|  clk_200kHz_BUFG              |                                                  | BTNC_IBUF                |                6 |             17 |         2.83 |
|  clk_IBUF_BUFG                |                                                  | Reset_IBUF               |               15 |             66 |         4.40 |
+-------------------------------+--------------------------------------------------+--------------------------+------------------+----------------+--------------+


