Return-Path: <SRS0=oHH8=SG=vger.kernel.org=linux-kernel-owner@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.8 required=3.0 tests=DKIM_SIGNED,DKIM_VALID,
	DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM,
	HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,
	SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id 2CF86C4360F
	for <linux-kernel@archiver.kernel.org>; Thu,  4 Apr 2019 16:43:47 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id E38B72082E
	for <linux-kernel@archiver.kernel.org>; Thu,  4 Apr 2019 16:43:46 +0000 (UTC)
Authentication-Results: mail.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Jx4EHWjI"
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729219AbfDDQnp (ORCPT
        <rfc822;linux-kernel@archiver.kernel.org>);
        Thu, 4 Apr 2019 12:43:45 -0400
Received: from mail-wr1-f67.google.com ([209.85.221.67]:33159 "EHLO
        mail-wr1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727212AbfDDQnp (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 4 Apr 2019 12:43:45 -0400
Received: by mail-wr1-f67.google.com with SMTP id q1so4679017wrp.0
        for <linux-kernel@vger.kernel.org>; Thu, 04 Apr 2019 09:43:43 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20161025;
        h=mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc;
        bh=2Puk8ygpZTkh3N5Vz1gIqs6zEfLw0KYa6DIW9HT9+MA=;
        b=Jx4EHWjIYBlIOL3wtLtHPu+uajjKfS1ahh0DV5VvdXiOBwflTxWI2P/KzN4KSGxMCC
         JC4+1oEJv8p6FbZ2CUjOffkWVUH+f6yk8PVCpiY8GWfNvppyONvxe4fMqFCXLbNSSOa8
         CGR7TFux9Lv4zG5TULVYLlFBi5Bt0EzgN0YEn91qw7PdhCNk7mnwG1LiN/IyGi7cGIFu
         Ov2Kx42T0OSdHBhuNyXDcD7tXs2M6Sg//vPByQ3r5nwEhucCtWNxioc0CaZF5sWGUHfQ
         U+oQivxBd8TQJEobmeGhzYCVy8ZUTqh6dDnIss6s6y9gyngLKE6ECPE1Ov2x/ulBKzHg
         RAEw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:mime-version:references:in-reply-to:from:date
         :message-id:subject:to:cc;
        bh=2Puk8ygpZTkh3N5Vz1gIqs6zEfLw0KYa6DIW9HT9+MA=;
        b=cQ1nNwnS4xlT5rhqv6WZfEU2Ah+7aELuI6/o8iHFhCQCXzl/ws1pSB+emKFd5/FNNL
         s27cNY6zAqngZyYwi2YRiVoaKNNKbeLw3DGpLSSE60tCVk29xeB8dpHrfVAk8nmx2IQX
         MvS7aPt1e9gKpucSzeo4CQYzp0IAgaxclIJJCn98jy3DVOFF4755HRPiEvFEAJeg76Cc
         Uq+jtbOBntTGh8sp7fS4guyBcj5dxWUIOcS8dudm34H3zb9tl5ZoaJCGYq4f3u8SzXWa
         x0WXj/axDQxNhR+x90zxMSH4Jhs3frvUpNl3HEfsgqMAmtRMIfIxzJbCDLsRLG6rybU7
         jWRg==
X-Gm-Message-State: APjAAAXcxwSxlwoYsaiPXdDpdk9v6J1KF6e93PUkoq3vqtZVErFLX+rW
        k0eBGVCeymo3yeuElK6utMckHOGr6F7H5tU7w7k=
X-Google-Smtp-Source: APXvYqxOfmVXsO63LR9l3vlR4bZ7riDqpR9bOAdsbnqPy/021jlE8u08dQy7i3FaFl4cwDUE3NBZqNEt+RUT5C2/Jfw=
X-Received: by 2002:a5d:6a8a:: with SMTP id s10mr5114136wru.66.1554396222832;
 Thu, 04 Apr 2019 09:43:42 -0700 (PDT)
MIME-Version: 1.0
References: <1554381015-13056-1-git-send-email-yuzenghui@huawei.com> <20190404141642.385daf5b@donnerap.cambridge.arm.com>
In-Reply-To: <20190404141642.385daf5b@donnerap.cambridge.arm.com>
From:   Zenghui Yu <zenghuiyu96@gmail.com>
Date:   Fri, 5 Apr 2019 00:43:29 +0800
Message-ID: <CAKcZhuVz4jXiAAJGg3DJqYCshEcoA_54Ai9=XBtu-k9cZSj2eQ@mail.gmail.com>
Subject: Re: [PATCH] KVM: arm/arm64: vgic: Restrict setting irq->targets only
 in GICv2
To:     Andre Przywara <andre.przywara@arm.com>
Cc:     Zenghui Yu <yuzenghui@huawei.com>, suzuki.poulose@arm.com,
        Marc Zyngier <marc.zyngier@arm.com>, julien.thierry@arm.com,
        christoffer.dall@arm.com, LKML <linux-kernel@vger.kernel.org>,
        eric.auger@redhat.com, james.morse@arm.com,
        wanghaibin.wang@huawei.com, kvmarm@lists.cs.columbia.edu,
        linux-arm-kernel@lists.infradead.org
Content-Type: text/plain; charset="UTF-8"
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Andre,

Thanks for looking into this.

On Thu, Apr 4, 2019 at 9:17 PM Andre Przywara <andre.przywara@arm.com> wrote:
>
> On Thu, 4 Apr 2019 12:30:15 +0000
> Zenghui Yu <yuzenghui@huawei.com> wrote:
>
> Hi,
>
> > Commit ad275b8bb1e6 ("KVM: arm/arm64: vgic-new: vgic_init: implement
> > vgic_init") had set irq->targets in kvm_vgic_vcpu_init(), regardless of
> > the GIC architecture (v2 or v3). When the number of vcpu reaches 32
> > (in v3), UBSAN will complain about it.
>
> The first part looks similar to this one:
> http://lists.infradead.org/pipermail/linux-arm-kernel/2019-March/637209.html

Yes. I have not noticed this, sorry.

>
> >  ================================================================================
> >  UBSAN: Undefined behaviour in arch/arm64/kvm/../../../virt/kvm/arm/vgic/vgic-init.c:223:21
> >  shift exponent 32 is too large for 32-bit type 'unsigned int'
> >  CPU: 13 PID: 833 Comm: CPU 32/KVM Kdump: loaded Not tainted 5.1.0-rc1+ #16
> >  Hardware name: Huawei TaiShan 2280 /BC11SPCD, BIOS 1.58 10/24/2018
> >  Call trace:
> >   dump_backtrace+0x0/0x190
> >   show_stack+0x24/0x30
> >   dump_stack+0xc8/0x114
> >   ubsan_epilogue+0x14/0x50
> >   __ubsan_handle_shift_out_of_bounds+0x118/0x188
> >   kvm_vgic_vcpu_init+0x1d4/0x200
> >   kvm_arch_vcpu_init+0x3c/0x48
> >   kvm_vcpu_init+0xa8/0x100
> >   kvm_arch_vcpu_create+0x94/0x120
> >   kvm_vm_ioctl+0x57c/0xe58
> >   do_vfs_ioctl+0xc4/0x7f0
> >   ksys_ioctl+0x8c/0xa0
> >   __arm64_sys_ioctl+0x28/0x38
> >   el0_svc_common+0xa0/0x190
> >   el0_svc_handler+0x38/0x78
> >   el0_svc+0x8/0xc
> >  ================================================================================
> >
> > This patch Restricts setting irq->targets in GICv2, which only supports
> > a maximum of eight PEs, to keep UBSAN quiet. And since irq->mpidr will
> > only be used by SPI in GICv3, we decided to set mpidr to 0 for SGI and
> > PPI.
> >
> > Like commit ab2d5eb03dbb ("KVM: arm/arm64: vgic: Always initialize the
> > group of private IRQs"), we should also take the creating order of the
> > VGIC and VCPUs into consideration.
> >
> > Cc: Eric Auger <eric.auger@redhat.com>
> > Cc: Marc Zyngier <marc.zyngier@arm.com>
> > Cc: Andre Przywara <andre.przywara@arm.com>
> > Cc: Christoffer Dall <christoffer.dall@arm.com>
> > Signed-off-by: Zenghui Yu <yuzenghui@huawei.com>
> > ---
> >  virt/kvm/arm/vgic/vgic-init.c | 16 +++++++++++-----
> >  1 file changed, 11 insertions(+), 5 deletions(-)
> >
> > diff --git a/virt/kvm/arm/vgic/vgic-init.c b/virt/kvm/arm/vgic/vgic-init.c
> > index 3bdb31e..0cba92e 100644
> > --- a/virt/kvm/arm/vgic/vgic-init.c
> > +++ b/virt/kvm/arm/vgic/vgic-init.c
> > @@ -220,7 +220,6 @@ int kvm_vgic_vcpu_init(struct kvm_vcpu *vcpu)
> >               irq->intid = i;
> >               irq->vcpu = NULL;
> >               irq->target_vcpu = vcpu;
> > -             irq->targets = 1U << vcpu->vcpu_id;
> >               kref_init(&irq->refcount);
> >               if (vgic_irq_is_sgi(i)) {
> >                       /* SGIs */
> > @@ -231,10 +230,14 @@ int kvm_vgic_vcpu_init(struct kvm_vcpu *vcpu)
> >                       irq->config = VGIC_CONFIG_LEVEL;
> >               }
> >
> > -             if (dist->vgic_model == KVM_DEV_TYPE_ARM_VGIC_V3)
> > +             if (dist->vgic_model == KVM_DEV_TYPE_ARM_VGIC_V3) {
> >                       irq->group = 1;
> > -             else
> > +                     irq->mpidr = 0;
> > +             } else {
> >                       irq->group = 0;
> > +                     if (vcpu->vcpu_id < VGIC_V2_MAX_CPUS)
> > +                             irq->targets = 1U << vcpu->vcpu_id;
> > +             }
> >       }
> >
> >       if (!irqchip_in_kernel(vcpu->kvm))
> > @@ -297,10 +300,13 @@ int vgic_init(struct kvm *kvm)
> >
> >               for (i = 0; i < VGIC_NR_PRIVATE_IRQS; i++) {
> >                       struct vgic_irq *irq = &vgic_cpu->private_irqs[i];
> > -                     if (dist->vgic_model == KVM_DEV_TYPE_ARM_VGIC_V3)
> > +                     if (dist->vgic_model == KVM_DEV_TYPE_ARM_VGIC_V3) {
> >                               irq->group = 1;
> > -                     else
> > +                             irq->mpidr = 0;
> > +                     } else {
> >                               irq->group = 0;
> > +                             irq->targets = 1U << vcpu->vcpu_id;
> > +                     }
>
> So why would you need this part? That does the same as above, doesn't it?

This idea comes from commit ab2d5eb03dbb. As Christoffer said, "we have no
enforced ordering of creating the VGIC and creating VCPUs". Without this
part, the VCPUs created before VGIC might still end up with the wrong
"mpidr (target)" set, since they don't know the actual vGIC model.

If we're using QEMU to boot a vGIC-v3 guest, we'll still find the incorrect
TARGET value from debugfs. That's QEMU will create and intialize all of the
VCPUs before VGIC.

A detailed explanation can be found at:

https://marc.info/?l=android-virt&m=154713085226516&w=2


thanks,

zenghui

>
> Cheers,
> Andre.
>
>
> >               }
> >       }
> >
>
>
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
