// Mem file initialization records.
//
// SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
// Vivado v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// Created on Tuesday March 16, 2021 - 04:00:46 pm, from:
//
//     Map file     - d:\Xilinx\local_PR_test_01\local_PR_test_01.gen\sources_1\bd\mb_pr_01\mb_pr_01.bmm
//     Data file(s) - d:/Xilinx/local_PR_test_01/local_PR_test_01.gen/sources_1/bd/mb_pr_01/ip/mb_pr_01_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'MB_01_mb_pr_01_i_microblaze_0.MB_01_mb_pr_01_i_microblaze_0_local_memory_lmb_bram_128K_1_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
