# octarine-core
Implementation of the basic RISC-V CPU architecture in Verilog