v 20110619 2
P 3100 16300 3100 16000 1 0 0
{
T 3050 16100 5 8 1 1 90 0 1
pinnumber=11
T 3150 16100 5 8 0 1 90 2 1
pinseq=74
T 3100 15950 9 8 1 1 90 6 1
pinlabel=Ind
T 3100 15950 5 8 0 1 90 8 1
pintype=pwr
}
P 3500 16300 3500 16000 1 0 0
{
T 3450 16100 5 8 1 1 90 0 1
pinnumber=13
T 3550 16100 5 8 0 1 90 2 1
pinseq=75
T 3500 15950 9 8 1 1 90 6 1
pinlabel=Vbat
T 3500 15950 5 8 0 1 90 8 1
pintype=pwr
}
P 3900 16300 3900 16000 1 0 0
{
T 3850 16100 5 8 1 1 90 0 1
pinnumber=12
T 3950 16100 5 8 0 1 90 2 1
pinseq=76
T 3900 15950 9 8 1 1 90 6 1
pinlabel=Vboost
T 3900 15950 5 8 0 1 90 8 1
pintype=pwr
}
P 4300 16300 4300 16000 1 0 0
{
T 4250 16100 5 8 1 1 90 0 1
pinnumber=63
T 4350 16100 5 8 0 1 90 2 1
pinseq=77
T 4300 15950 9 8 1 1 90 6 1
pinlabel=Vcca
T 4300 15950 5 8 0 1 90 8 1
pintype=pwr
}
P 4700 16300 4700 16000 1 0 0
{
T 4650 16100 5 8 1 1 90 0 1
pinnumber=41
T 4750 16100 5 8 0 1 90 2 1
pinseq=78
T 4700 15950 9 8 1 1 90 6 1
pinlabel=Vccd
T 4700 15950 5 8 0 1 90 8 1
pintype=pwr
}
P 5100 16300 5100 16000 1 0 0
{
T 5050 16100 5 8 1 1 90 0 1
pinnumber=86
T 5150 16100 5 8 0 1 90 2 1
pinseq=79
T 5100 15950 9 8 1 1 90 6 1
pinlabel=Vccd
T 5100 15950 5 8 0 1 90 8 1
pintype=pwr
}
P 5600 16300 5600 16000 1 0 0
{
T 5550 16100 5 8 1 1 90 0 1
pinnumber=65
T 5650 16100 5 8 0 1 90 2 1
pinseq=80
T 5600 15950 9 8 1 1 90 6 1
pinlabel=Vdda
T 5600 15950 5 8 0 1 90 8 1
pintype=pwr
}
P 6000 16300 6000 16000 1 0 0
{
T 5950 16100 5 8 1 1 90 0 1
pinnumber=39
T 6050 16100 5 8 0 1 90 2 1
pinseq=81
T 6000 15950 9 8 1 1 90 6 1
pinlabel=Vddd
T 6000 15950 5 8 0 1 90 8 1
pintype=pwr
}
P 6400 16300 6400 16000 1 0 0
{
T 6350 16100 5 8 1 1 90 0 1
pinnumber=88
T 6450 16100 5 8 0 1 90 2 1
pinseq=82
T 6400 15950 9 8 1 1 90 6 1
pinlabel=Vddd
T 6400 15950 5 8 0 1 90 8 1
pintype=pwr
}
P 6800 16300 6800 16000 1 0 0
{
T 6750 16100 5 8 1 1 90 0 1
pinnumber=15
T 6850 16100 5 8 0 1 90 2 1
pinseq=73
T 6800 15950 9 8 1 1 90 6 1
pinlabel=\XRES
T 6800 15950 5 8 0 1 90 8 1
pintype=in
}
P 10400 15500 10100 15500 1 0 0
{
T 10200 15550 5 8 1 1 0 0 1
pinnumber=30
T 10200 15450 5 8 0 1 0 2 1
pinseq=15
T 10050 15500 9 8 1 1 0 6 1
pinlabel=GPIO P1[6]
T 10050 15500 5 8 0 1 0 8 1
pintype=io
}
P 10400 15100 10100 15100 1 0 0
{
T 10200 15150 5 8 1 1 0 0 1
pinnumber=31
T 10200 15050 5 8 0 1 0 2 1
pinseq=16
T 10050 15100 9 8 1 1 0 6 1
pinlabel=GPIO P1[7]
T 10050 15100 5 8 0 1 0 8 1
pintype=io
}
P 10400 14700 10100 14700 1 0 0
{
T 10200 14750 5 8 1 1 0 0 1
pinnumber=95
T 10200 14650 5 8 0 1 0 2 1
pinseq=33
T 10050 14700 9 8 1 1 0 6 1
pinlabel=GPIO P2[0]
T 10050 14700 5 8 0 1 0 8 1
pintype=io
}
P 10400 14300 10100 14300 1 0 0
{
T 10200 14350 5 8 1 1 0 0 1
pinnumber=96
T 10200 14250 5 8 0 1 0 2 1
pinseq=34
T 10050 14300 9 8 1 1 0 6 1
pinlabel=GPIO P2[1]
T 10050 14300 5 8 0 1 0 8 1
pintype=io
}
P 10400 13900 10100 13900 1 0 0
{
T 10200 13950 5 8 1 1 0 0 1
pinnumber=97
T 10200 13850 5 8 0 1 0 2 1
pinseq=35
T 10050 13900 9 8 1 1 0 6 1
pinlabel=GPIO P2[2]
T 10050 13900 5 8 0 1 0 8 1
pintype=io
}
P 10400 13500 10100 13500 1 0 0
{
T 10200 13550 5 8 1 1 0 0 1
pinnumber=98
T 10200 13450 5 8 0 1 0 2 1
pinseq=36
T 10050 13500 9 8 1 1 0 6 1
pinlabel=TRACECLK GPIO, P2[3]
T 10050 13500 5 8 0 1 0 8 1
pintype=io
}
P 10400 13100 10100 13100 1 0 0
{
T 10200 13150 5 8 1 1 0 0 1
pinnumber=99
T 10200 13050 5 8 0 1 0 2 1
pinseq=37
T 10050 13100 9 8 1 1 0 6 1
pinlabel=TRACEDATA[0] GPIO, P2[4]
T 10050 13100 5 8 0 1 0 8 1
pintype=io
}
P 10400 12700 10100 12700 1 0 0
{
T 10200 12750 5 8 1 1 0 0 1
pinnumber=1
T 10200 12650 5 8 0 1 0 2 1
pinseq=38
T 10050 12700 9 8 1 1 0 6 1
pinlabel=GPIO TRACEDATA[1], P2[5]
T 10050 12700 5 8 0 1 0 8 1
pintype=io
}
P 10400 12300 10100 12300 1 0 0
{
T 10200 12350 5 8 1 1 0 0 1
pinnumber=2
T 10200 12250 5 8 0 1 0 2 1
pinseq=39
T 10050 12300 9 8 1 1 0 6 1
pinlabel=GPIO TRACEDATA[2], P2[6]
T 10050 12300 5 8 0 1 0 8 1
pintype=io
}
P 10400 11900 10100 11900 1 0 0
{
T 10200 11950 5 8 1 1 0 0 1
pinnumber=3
T 10200 11850 5 8 0 1 0 2 1
pinseq=40
T 10050 11900 9 8 1 1 0 6 1
pinlabel=GPIO TRACEDATA[3], P2[7]
T 10050 11900 5 8 0 1 0 8 1
pintype=io
}
P 10400 11500 10100 11500 1 0 0
{
T 10200 11550 5 8 1 1 0 0 1
pinnumber=16
T 10200 11450 5 8 0 1 0 2 1
pinseq=57
T 10050 11500 9 8 1 1 0 6 1
pinlabel=GPIO P5[0]
T 10050 11500 5 8 0 1 0 8 1
pintype=io
}
P 10400 11100 10100 11100 1 0 0
{
T 10200 11150 5 8 1 1 0 0 1
pinnumber=17
T 10200 11050 5 8 0 1 0 2 1
pinseq=58
T 10050 11100 9 8 1 1 0 6 1
pinlabel=GPIO P5[1]
T 10050 11100 5 8 0 1 0 8 1
pintype=io
}
P 10400 10700 10100 10700 1 0 0
{
T 10200 10750 5 8 1 1 0 0 1
pinnumber=18
T 10200 10650 5 8 0 1 0 2 1
pinseq=59
T 10050 10700 9 8 1 1 0 6 1
pinlabel=GPIO P5[2]
T 10050 10700 5 8 0 1 0 8 1
pintype=io
}
P 10400 10300 10100 10300 1 0 0
{
T 10200 10350 5 8 1 1 0 0 1
pinnumber=19
T 10200 10250 5 8 0 1 0 2 1
pinseq=60
T 10050 10300 9 8 1 1 0 6 1
pinlabel=GPIO P5[3]
T 10050 10300 5 8 0 1 0 8 1
pintype=io
}
P 10400 9900 10100 9900 1 0 0
{
T 10200 9950 5 8 1 1 0 0 1
pinnumber=34
T 10200 9850 5 8 0 1 0 2 1
pinseq=61
T 10050 9900 9 8 1 1 0 6 1
pinlabel=GPIO P5[4]
T 10050 9900 5 8 0 1 0 8 1
pintype=io
}
P 10400 9500 10100 9500 1 0 0
{
T 10200 9550 5 8 1 1 0 0 1
pinnumber=35
T 10200 9450 5 8 0 1 0 2 1
pinseq=62
T 10050 9500 9 8 1 1 0 6 1
pinlabel=GPIO P5[5]
T 10050 9500 5 8 0 1 0 8 1
pintype=io
}
P 10400 9100 10100 9100 1 0 0
{
T 10200 9150 5 8 1 1 0 0 1
pinnumber=36
T 10200 9050 5 8 0 1 0 2 1
pinseq=63
T 10050 9100 9 8 1 1 0 6 1
pinlabel=GPIO P5[6]
T 10050 9100 5 8 0 1 0 8 1
pintype=io
}
P 10400 8700 10100 8700 1 0 0
{
T 10200 8750 5 8 1 1 0 0 1
pinnumber=27
T 10200 8650 5 8 0 1 0 2 1
pinseq=64
T 10050 8700 9 8 1 1 0 6 1
pinlabel=GPIO P5[7]
T 10050 8700 5 8 0 1 0 8 1
pintype=io
}
P 10400 8300 10100 8300 1 0 0
{
T 10200 8350 5 8 1 1 0 0 1
pinnumber=89
T 10200 8250 5 8 0 1 0 2 1
pinseq=65
T 10050 8300 9 8 1 1 0 6 1
pinlabel=GPIO P6[0]
T 10050 8300 5 8 0 1 0 8 1
pintype=io
}
P 10400 7900 10100 7900 1 0 0
{
T 10200 7950 5 8 1 1 0 0 1
pinnumber=90
T 10200 7850 5 8 0 1 0 2 1
pinseq=66
T 10050 7900 9 8 1 1 0 6 1
pinlabel=GPIO P6[1]
T 10050 7900 5 8 0 1 0 8 1
pintype=io
}
P 10400 7500 10100 7500 1 0 0
{
T 10200 7550 5 8 1 1 0 0 1
pinnumber=91
T 10200 7450 5 8 0 1 0 2 1
pinseq=67
T 10050 7500 9 8 1 1 0 6 1
pinlabel=GPIO P6[2]
T 10050 7500 5 8 0 1 0 8 1
pintype=io
}
P 10400 7100 10100 7100 1 0 0
{
T 10200 7150 5 8 1 1 0 0 1
pinnumber=92
T 10200 7050 5 8 0 1 0 2 1
pinseq=68
T 10050 7100 9 8 1 1 0 6 1
pinlabel=GPIO P6[3]
T 10050 7100 5 8 0 1 0 8 1
pintype=io
}
P 10400 6700 10100 6700 1 0 0
{
T 10200 6750 5 8 1 1 0 0 1
pinnumber=6
T 10200 6650 5 8 0 1 0 2 1
pinseq=69
T 10050 6700 9 8 1 1 0 6 1
pinlabel=GPIO P6[4]
T 10050 6700 5 8 0 1 0 8 1
pintype=io
}
P 10400 6300 10100 6300 1 0 0
{
T 10200 6350 5 8 1 1 0 0 1
pinnumber=7
T 10200 6250 5 8 0 1 0 2 1
pinseq=70
T 10050 6300 9 8 1 1 0 6 1
pinlabel=GPIO P6[5]
T 10050 6300 5 8 0 1 0 8 1
pintype=io
}
P 10400 5900 10100 5900 1 0 0
{
T 10200 5950 5 8 1 1 0 0 1
pinnumber=8
T 10200 5850 5 8 0 1 0 2 1
pinseq=71
T 10050 5900 9 8 1 1 0 6 1
pinlabel=GPIO P6[6]
T 10050 5900 5 8 0 1 0 8 1
pintype=io
}
P 10400 5500 10100 5500 1 0 0
{
T 10200 5550 5 8 1 1 0 0 1
pinnumber=9
T 10200 5450 5 8 0 1 0 2 1
pinseq=72
T 10050 5500 9 8 1 1 0 6 1
pinlabel=GPIO P6[7]
T 10050 5500 5 8 0 1 0 8 1
pintype=io
}
P 10400 5100 10100 5100 1 0 0
{
T 10200 5150 5 8 1 1 0 0 1
pinnumber=53
T 10200 5050 5 8 0 1 0 2 1
pinseq=17
T 10050 5100 9 8 1 1 0 6 1
pinlabel=SCL I2C1: SIO, P12[0]
T 10050 5100 5 8 0 1 0 8 1
pintype=io
}
P 10400 4700 10100 4700 1 0 0
{
T 10200 4750 5 8 1 1 0 0 1
pinnumber=54
T 10200 4650 5 8 0 1 0 2 1
pinseq=18
T 10050 4700 9 8 1 1 0 6 1
pinlabel=SDA I2C1: SIO, P12[1]
T 10050 4700 5 8 0 1 0 8 1
pintype=io
}
P 10400 4300 10100 4300 1 0 0
{
T 10200 4350 5 8 1 1 0 0 1
pinnumber=67
T 10200 4250 5 8 0 1 0 2 1
pinseq=19
T 10050 4300 9 8 1 1 0 6 1
pinlabel=SIO P12[2]
T 10050 4300 5 8 0 1 0 8 1
pintype=io
}
P 10400 3900 10100 3900 1 0 0
{
T 10200 3950 5 8 1 1 0 0 1
pinnumber=68
T 10200 3850 5 8 0 1 0 2 1
pinseq=20
T 10050 3900 9 8 1 1 0 6 1
pinlabel=SIO P12[3]
T 10050 3900 5 8 0 1 0 8 1
pintype=io
}
P 10400 3500 10100 3500 1 0 0
{
T 10200 3550 5 8 1 1 0 0 1
pinnumber=4
T 10200 3450 5 8 0 1 0 2 1
pinseq=21
T 10050 3500 9 8 1 1 0 6 1
pinlabel=SIO SCL, I2C0: P12[4]
T 10050 3500 5 8 0 1 0 8 1
pintype=io
}
P 10400 3100 10100 3100 1 0 0
{
T 10200 3150 5 8 1 1 0 0 1
pinnumber=5
T 10200 3050 5 8 0 1 0 2 1
pinseq=22
T 10050 3100 9 8 1 1 0 6 1
pinlabel=SIO SDA, I2C0: P12[5]
T 10050 3100 5 8 0 1 0 8 1
pintype=io
}
P 10400 2700 10100 2700 1 0 0
{
T 10200 2750 5 8 1 1 0 0 1
pinnumber=32
T 10200 2650 5 8 0 1 0 2 1
pinseq=23
T 10050 2700 9 8 1 1 0 6 1
pinlabel=SIO P12[6]
T 10050 2700 5 8 0 1 0 8 1
pintype=io
}
P 10400 2300 10100 2300 1 0 0
{
T 10200 2350 5 8 1 1 0 0 1
pinnumber=33
T 10200 2250 5 8 0 1 0 2 1
pinseq=24
T 10050 2300 9 8 1 1 0 6 1
pinlabel=SIO P12[7]
T 10050 2300 5 8 0 1 0 8 1
pintype=io
}
P 0 1300 300 1300 1 0 0
{
T 205 1345 5 8 1 1 0 6 1
pinnumber=43
T 200 1350 5 8 0 1 180 2 1
pinseq=25
T 355 1295 9 8 1 1 0 0 1
pinlabel=GPIO Xo, XTAL: MHz P15[0]
T 350 1300 5 8 0 1 180 8 1
pintype=io
}
P 0 1700 300 1700 1 0 0
{
T 205 1745 5 8 1 1 0 6 1
pinnumber=44
T 200 1750 5 8 0 1 180 2 1
pinseq=26
T 355 1695 9 8 1 1 0 0 1
pinlabel=GPIO Xi, XTAL: MHz P15[1]
T 350 1700 5 8 0 1 180 8 1
pintype=io
}
P 0 2100 300 2100 1 0 0
{
T 205 2145 5 8 1 1 0 6 1
pinnumber=55
T 200 2150 5 8 0 1 180 2 1
pinseq=27
T 355 2095 9 8 1 1 0 0 1
pinlabel=Xo XTAL: kHz GPIO, P15[2]
T 350 2100 5 8 0 1 180 8 1
pintype=io
}
P 0 2500 300 2500 1 0 0
{
T 205 2545 5 8 1 1 0 6 1
pinnumber=56
T 200 2550 5 8 0 1 180 2 1
pinseq=28
T 355 2495 9 8 1 1 0 0 1
pinlabel=Xi XTAL: kHz GPIO, P15[3]
T 350 2500 5 8 0 1 180 8 1
pintype=io
}
P 10400 1900 10100 1900 1 0 0
{
T 10200 1950 5 8 1 1 0 0 1
pinnumber=93
T 10200 1850 5 8 0 1 0 2 1
pinseq=29
T 10050 1900 9 8 1 1 0 6 1
pinlabel=GPIO P15[4]
T 10050 1900 5 8 0 1 0 8 1
pintype=io
}
P 10400 1500 10100 1500 1 0 0
{
T 10200 1550 5 8 1 1 0 0 1
pinnumber=94
T 10200 1450 5 8 0 1 0 2 1
pinseq=30
T 10050 1500 9 8 1 1 0 6 1
pinlabel=GPIO P15[5]
T 10050 1500 5 8 0 1 0 8 1
pintype=io
}
P 10400 1100 10100 1100 1 0 0
{
T 10200 1150 5 8 1 1 0 0 1
pinnumber=37
T 10200 1050 5 8 0 1 0 2 1
pinseq=31
T 10050 1100 9 8 1 1 0 6 1
pinlabel=SWDIO D+, USBIO, P15[6]
T 10050 1100 5 8 0 1 0 8 1
pintype=io
}
P 10400 700 10100 700 1 0 0
{
T 10200 750 5 8 1 1 0 0 1
pinnumber=38
T 10200 650 5 8 0 1 0 2 1
pinseq=32
T 10050 700 9 8 1 1 0 6 1
pinlabel=SWDCK D-, USBIO, P15[7]
T 10050 700 5 8 0 1 0 8 1
pintype=io
}
P 0 15600 300 15600 1 0 0
{
T 200 15650 5 8 1 1 0 6 1
pinnumber=20
T 200 15550 5 8 0 1 0 8 1
pinseq=9
T 350 15600 9 8 1 1 0 0 1
pinlabel=JTAG P1[0] TMS, SWDIO, GPIO
T 350 15600 5 8 0 1 0 2 1
pintype=io
}
P 0 15200 300 15200 1 0 0
{
T 200 15250 5 8 1 1 0 6 1
pinnumber=21
T 200 15150 5 8 0 1 0 8 1
pinseq=10
T 350 15200 9 8 1 1 0 0 1
pinlabel=JTAG P1[1] TCK, SWDCK, GPIO
T 350 15200 5 8 0 1 0 2 1
pintype=io
}
P 0 14800 300 14800 1 0 0
{
T 200 14850 5 8 1 1 0 6 1
pinnumber=23
T 200 14750 5 8 0 1 0 8 1
pinseq=12
T 350 14800 9 8 1 1 0 0 1
pinlabel=JTAG P1[3] TDO, SWV, GPIO
T 350 14800 5 8 0 1 0 2 1
pintype=io
}
P 0 14400 300 14400 1 0 0
{
T 200 14450 5 8 1 1 0 6 1
pinnumber=24
T 200 14350 5 8 0 1 0 8 1
pinseq=13
T 350 14400 9 8 1 1 0 0 1
pinlabel=JTAG P1[4] TDI, GPIO
T 350 14400 5 8 0 1 0 2 1
pintype=io
}
P 0 14000 300 14000 1 0 0
{
T 200 14050 5 8 1 1 0 6 1
pinnumber=25
T 200 13950 5 8 0 1 0 8 1
pinseq=14
T 350 14000 9 8 1 1 0 0 1
pinlabel=JTAG P1[5] nTRST, GPIO
T 350 14000 5 8 0 1 0 2 1
pintype=io
}
P 0 13600 300 13600 1 0 0
{
T 200 13650 5 8 1 1 0 6 1
pinnumber=71
T 200 13550 5 8 0 1 0 8 1
pinseq=1
T 350 13600 9 8 1 1 0 0 1
pinlabel=P0[0] GPIO, OpAmp2out
T 350 13600 5 8 0 1 0 2 1
pintype=io
}
P 0 13200 300 13200 1 0 0
{
T 200 13250 5 8 1 1 0 6 1
pinnumber=72
T 200 13150 5 8 0 1 0 8 1
pinseq=2
T 350 13200 9 8 1 1 0 0 1
pinlabel=P0[1] GPIO, OpAmp0out
T 350 13200 5 8 0 1 0 2 1
pintype=io
}
P 0 12800 300 12800 1 0 0
{
T 200 12850 5 8 1 1 0 6 1
pinnumber=73
T 200 12750 5 8 0 1 0 8 1
pinseq=3
T 350 12800 9 8 1 1 0 0 1
pinlabel=P0[2] GPIO, OpAmp0+
T 350 12800 5 8 0 1 0 2 1
pintype=io
}
P 0 12400 300 12400 1 0 0
{
T 200 12450 5 8 1 1 0 6 1
pinnumber=74
T 200 12350 5 8 0 1 0 8 1
pinseq=4
T 350 12400 9 8 1 1 0 0 1
pinlabel=P0[3] GPIO, OpAmp0-/Extref0
T 350 12400 5 8 0 1 0 2 1
pintype=io
}
P 0 12000 300 12000 1 0 0
{
T 200 12050 5 8 1 1 0 6 1
pinnumber=76
T 200 11950 5 8 0 1 0 8 1
pinseq=5
T 350 12000 9 8 1 1 0 0 1
pinlabel=P0[4] GPIO, OpAmp2+
T 350 12000 5 8 0 1 0 2 1
pintype=io
}
P 0 11600 300 11600 1 0 0
{
T 200 11650 5 8 1 1 0 6 1
pinnumber=77
T 200 11550 5 8 0 1 0 8 1
pinseq=6
T 350 11600 9 8 1 1 0 0 1
pinlabel=P0[5] GPIO, OpAmp2-
T 350 11600 5 8 0 1 0 2 1
pintype=io
}
P 0 11200 300 11200 1 0 0
{
T 200 11250 5 8 1 1 0 6 1
pinnumber=78
T 200 11150 5 8 0 1 0 8 1
pinseq=7
T 350 11200 9 8 1 1 0 0 1
pinlabel=P0[6] GPIO, IDAC0
T 350 11200 5 8 0 1 0 2 1
pintype=io
}
P 0 10800 300 10800 1 0 0
{
T 200 10850 5 8 1 1 0 6 1
pinnumber=79
T 200 10750 5 8 0 1 0 8 1
pinseq=8
T 350 10800 9 8 1 1 0 0 1
pinlabel=P0[7] GPIO, IDAC2
T 350 10800 5 8 0 1 0 2 1
pintype=io
}
P 0 10400 300 10400 1 0 0
{
T 200 10450 5 8 1 1 0 6 1
pinnumber=22
T 200 10350 5 8 0 1 0 8 1
pinseq=11
T 350 10400 9 8 1 1 0 0 1
pinlabel=P1[2] conf_\XRES, GPIO
T 350 10400 5 8 0 1 0 2 1
pintype=io
}
P 0 10000 300 10000 1 0 0
{
T 200 10050 5 8 1 1 0 6 1
pinnumber=45
T 200 9950 5 8 0 1 0 8 1
pinseq=41
T 350 10000 9 8 1 1 0 0 1
pinlabel=P3[0] IDAC1, GPIO
T 350 10000 5 8 0 1 0 2 1
pintype=io
}
P 0 9600 300 9600 1 0 0
{
T 200 9650 5 8 1 1 0 6 1
pinnumber=46
T 200 9550 5 8 0 1 0 8 1
pinseq=42
T 350 9600 9 8 1 1 0 0 1
pinlabel=P3[1] IDAC3, GPIO
T 350 9600 5 8 0 1 0 2 1
pintype=io
}
P 0 9200 300 9200 1 0 0
{
T 200 9250 5 8 1 1 0 6 1
pinnumber=29
T 200 9150 5 8 0 1 0 8 1
pinseq=43
T 350 9200 9 8 1 1 0 0 1
pinlabel=P3[2] OpAmp3-/Extref1, GPIO
T 350 9200 5 8 0 1 0 2 1
pintype=io
}
P 0 8800 300 8800 1 0 0
{
T 200 8850 5 8 1 1 0 6 1
pinnumber=47
T 200 8750 5 8 0 1 0 8 1
pinseq=44
T 350 8800 9 8 1 1 0 0 1
pinlabel=P3[3] OpAmp3+, GPIO
T 350 8800 5 8 0 1 0 2 1
pintype=io
}
P 0 8400 300 8400 1 0 0
{
T 200 8450 5 8 1 1 0 6 1
pinnumber=48
T 200 8350 5 8 0 1 0 8 1
pinseq=45
T 350 8400 9 8 1 1 0 0 1
pinlabel=P3[4] OpAmp1-, GPIO
T 350 8400 5 8 0 1 0 2 1
pintype=io
}
P 0 8000 300 8000 1 0 0
{
T 200 8050 5 8 1 1 0 6 1
pinnumber=49
T 200 7950 5 8 0 1 0 8 1
pinseq=46
T 350 8000 9 8 1 1 0 0 1
pinlabel=P3[5] OpAmp1+, GPIO
T 350 8000 5 8 0 1 0 2 1
pintype=io
}
P 0 7600 300 7600 1 0 0
{
T 200 7650 5 8 1 1 0 6 1
pinnumber=51
T 200 7550 5 8 0 1 0 8 1
pinseq=47
T 350 7600 9 8 1 1 0 0 1
pinlabel=P3[6] GPIO, OpAmp1out
T 350 7600 5 8 0 1 0 2 1
pintype=io
}
P 0 7200 300 7200 1 0 0
{
T 200 7250 5 8 1 1 0 6 1
pinnumber=52
T 200 7150 5 8 0 1 0 8 1
pinseq=48
T 350 7200 9 8 1 1 0 0 1
pinlabel=P3[7] GPIO, OpAmp3out
T 350 7200 5 8 0 1 0 2 1
pintype=io
}
P 0 6800 300 6800 1 0 0
{
T 200 6850 5 8 1 1 0 6 1
pinnumber=69
T 200 6750 5 8 0 1 0 8 1
pinseq=49
T 350 6800 9 8 1 1 0 0 1
pinlabel=P4[0] GPIO
T 350 6800 5 8 0 1 0 2 1
pintype=io
}
P 0 6400 300 6400 1 0 0
{
T 200 6450 5 8 1 1 0 6 1
pinnumber=70
T 200 6350 5 8 0 1 0 8 1
pinseq=50
T 350 6400 9 8 1 1 0 0 1
pinlabel=P4[1] GPIO
T 350 6400 5 8 0 1 0 2 1
pintype=io
}
P 0 6000 300 6000 1 0 0
{
T 200 6050 5 8 1 1 0 6 1
pinnumber=80
T 200 5950 5 8 0 1 0 8 1
pinseq=51
T 350 6000 9 8 1 1 0 0 1
pinlabel=P4[2] GPIO
T 350 6000 5 8 0 1 0 2 1
pintype=io
}
P 0 5600 300 5600 1 0 0
{
T 200 5650 5 8 1 1 0 6 1
pinnumber=81
T 200 5550 5 8 0 1 0 8 1
pinseq=52
T 350 5600 9 8 1 1 0 0 1
pinlabel=P4[3] GPIO
T 350 5600 5 8 0 1 0 2 1
pintype=io
}
P 0 5200 300 5200 1 0 0
{
T 200 5250 5 8 1 1 0 6 1
pinnumber=82
T 200 5150 5 8 0 1 0 8 1
pinseq=53
T 350 5200 9 8 1 1 0 0 1
pinlabel=P4[4] GPIO
T 350 5200 5 8 0 1 0 2 1
pintype=io
}
P 0 4800 300 4800 1 0 0
{
T 200 4850 5 8 1 1 0 6 1
pinnumber=83
T 200 4750 5 8 0 1 0 8 1
pinseq=54
T 350 4800 9 8 1 1 0 0 1
pinlabel=P4[5] GPIO
T 350 4800 5 8 0 1 0 2 1
pintype=io
}
P 0 4400 300 4400 1 0 0
{
T 200 4450 5 8 1 1 0 6 1
pinnumber=84
T 200 4350 5 8 0 1 0 8 1
pinseq=55
T 350 4400 9 8 1 1 0 0 1
pinlabel=P4[6] GPIO
T 350 4400 5 8 0 1 0 2 1
pintype=io
}
P 0 4000 300 4000 1 0 0
{
T 200 4050 5 8 1 1 0 6 1
pinnumber=85
T 200 3950 5 8 0 1 0 8 1
pinseq=56
T 350 4000 9 8 1 1 0 0 1
pinlabel=P4[7] GPIO
T 350 4000 5 8 0 1 0 2 1
pintype=io
}
P 4100 0 4100 300 1 0 0
{
T 4050 200 5 8 1 1 90 6 1
pinnumber=64
T 4150 200 5 8 0 1 90 8 1
pinseq=87
T 4100 350 9 8 1 1 90 0 1
pinlabel=Vssa
T 4100 350 5 8 0 1 90 2 1
pintype=pwr
}
P 4500 0 4500 300 1 0 0
{
T 4450 200 5 8 1 1 90 6 1
pinnumber=10
T 4550 200 5 8 0 1 90 8 1
pinseq=88
T 4500 350 9 8 1 1 90 0 1
pinlabel=Vssb
T 4500 350 5 8 0 1 90 2 1
pintype=pwr
}
P 4900 0 4900 300 1 0 0
{
T 4850 200 5 8 1 1 90 6 1
pinnumber=14
T 4950 200 5 8 0 1 90 8 1
pinseq=89
T 4900 350 9 8 1 1 90 0 1
pinlabel=Vssd
T 4900 350 5 8 0 1 90 2 1
pintype=pwr
}
P 5300 0 5300 300 1 0 0
{
T 5250 200 5 8 1 1 90 6 1
pinnumber=40
T 5350 200 5 8 0 1 90 8 1
pinseq=90
T 5300 350 9 8 1 1 90 0 1
pinlabel=Vssd
T 5300 350 5 8 0 1 90 2 1
pintype=pwr
}
P 5700 0 5700 300 1 0 0
{
T 5650 200 5 8 1 1 90 6 1
pinnumber=66
T 5750 200 5 8 0 1 90 8 1
pinseq=91
T 5700 350 9 8 1 1 90 0 1
pinlabel=Vssd
T 5700 350 5 8 0 1 90 2 1
pintype=pwr
}
P 6100 0 6100 300 1 0 0
{
T 6050 200 5 8 1 1 90 6 1
pinnumber=87
T 6150 200 5 8 0 1 90 8 1
pinseq=92
T 6100 350 9 8 1 1 90 0 1
pinlabel=Vssd
T 6100 350 5 8 0 1 90 2 1
pintype=pwr
}
B 300 300 9800 15700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 5300 7400 8 10 1 1 0 6 1
refdes=U?
T 4700 7800 9 10 1 0 0 0 1
PsoC 5 100pin
T 2600 6800 5 10 0 0 0 0 1
device=PsoC
T 2600 7000 5 10 0 0 0 0 1
footprint=100TQFP-PSOC
T 2600 7200 5 10 0 0 0 0 1
author=PE-Group CEDT
T 2600 7400 5 10 0 0 0 0 1
documentation=http://www.cedt.iisc.ernet.in/people/students/kabhijit/
T 2600 7600 5 10 0 0 0 0 1
description=Symbol for the 100pin PsoC5 part
T 2600 7800 5 10 0 0 0 0 1
numslots=0
T 2600 8000 5 10 0 0 0 0 1
dist-license=GPL
T 2600 8200 5 10 0 0 0 0 1
use-license=GPL
T 2600 8400 5 10 0 0 0 0 1
net=:28,42,57,58,59,60,61,62
P 7200 16300 7200 16000 1 0 0
{
T 7150 16095 5 8 1 1 90 0 1
pinnumber=75
T 7250 16100 5 8 0 1 90 2 1
pinseq=83
T 7200 15945 9 8 1 1 90 6 1
pinlabel=Vddio0
T 7200 15950 5 8 0 1 90 8 1
pintype=pwr
}
P 7600 16300 7600 16000 1 0 0
{
T 7550 16095 5 8 1 1 90 0 1
pinnumber=26
T 7650 16100 5 8 0 1 90 2 1
pinseq=84
T 7600 15945 9 8 1 1 90 6 1
pinlabel=Vddio1
T 7600 15950 5 8 0 1 90 8 1
pintype=pwr
}
P 8000 16300 8000 16000 1 0 0
{
T 7950 16095 5 8 1 1 90 0 1
pinnumber=100
T 8050 16100 5 8 0 1 90 2 1
pinseq=85
T 8000 15945 9 8 1 1 90 6 1
pinlabel=Vddio2
T 8000 15950 5 8 0 1 90 8 1
pintype=pwr
}
P 8400 16300 8400 16000 1 0 0
{
T 8350 16095 5 8 1 1 90 0 1
pinnumber=50
T 8450 16100 5 8 0 1 90 2 1
pinseq=86
T 8400 15945 9 8 1 1 90 6 1
pinlabel=Vddio3
T 8400 15950 5 8 0 1 90 8 1
pintype=pwr
}
