--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml ripple_module.twx ripple_module.ncd -o ripple_module.twr
ripple_module.pcf -ucf ripple_module.ucf

Design file:              ripple_module.ncd
Physical constraint file: ripple_module.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1243 paths analyzed, 105 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.789ns.
--------------------------------------------------------------------------------

Paths for end point led_5 (SLICE_X42Y90.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_17 (FF)
  Destination:          led_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.789ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_17 to led_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y87.YQ      Tcko                  0.587   counter<16>
                                                       counter_17
    SLICE_X23Y85.F2      net (fanout=2)        1.221   counter<17>
    SLICE_X23Y85.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_lut<4>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X42Y90.CE      net (fanout=17)       2.860   counter_cmp_eq0000
    SLICE_X42Y90.CLK     Tceck                 0.555   led_5
                                                       led_5
    -------------------------------------------------  ---------------------------
    Total                                      6.789ns (2.708ns logic, 4.081ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_19 (FF)
  Destination:          led_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.590ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_19 to led_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y88.YQ      Tcko                  0.587   counter<18>
                                                       counter_19
    SLICE_X23Y85.F1      net (fanout=2)        1.022   counter<19>
    SLICE_X23Y85.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_lut<4>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X42Y90.CE      net (fanout=17)       2.860   counter_cmp_eq0000
    SLICE_X42Y90.CLK     Tceck                 0.555   led_5
                                                       led_5
    -------------------------------------------------  ---------------------------
    Total                                      6.590ns (2.708ns logic, 3.882ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          led_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.538ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_3 to led_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.YQ      Tcko                  0.587   counter<2>
                                                       counter_3
    SLICE_X23Y84.G2      net (fanout=2)        1.013   counter<3>
    SLICE_X23Y84.COUT    Topcyg                1.001   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_lut<3>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X42Y90.CE      net (fanout=17)       2.860   counter_cmp_eq0000
    SLICE_X42Y90.CLK     Tceck                 0.555   led_5
                                                       led_5
    -------------------------------------------------  ---------------------------
    Total                                      6.538ns (2.665ns logic, 3.873ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point led_4 (SLICE_X42Y90.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_17 (FF)
  Destination:          led_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.789ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_17 to led_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y87.YQ      Tcko                  0.587   counter<16>
                                                       counter_17
    SLICE_X23Y85.F2      net (fanout=2)        1.221   counter<17>
    SLICE_X23Y85.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_lut<4>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X42Y90.CE      net (fanout=17)       2.860   counter_cmp_eq0000
    SLICE_X42Y90.CLK     Tceck                 0.555   led_5
                                                       led_4
    -------------------------------------------------  ---------------------------
    Total                                      6.789ns (2.708ns logic, 4.081ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_19 (FF)
  Destination:          led_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.590ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_19 to led_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y88.YQ      Tcko                  0.587   counter<18>
                                                       counter_19
    SLICE_X23Y85.F1      net (fanout=2)        1.022   counter<19>
    SLICE_X23Y85.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_lut<4>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X42Y90.CE      net (fanout=17)       2.860   counter_cmp_eq0000
    SLICE_X42Y90.CLK     Tceck                 0.555   led_5
                                                       led_4
    -------------------------------------------------  ---------------------------
    Total                                      6.590ns (2.708ns logic, 3.882ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          led_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.538ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_3 to led_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.YQ      Tcko                  0.587   counter<2>
                                                       counter_3
    SLICE_X23Y84.G2      net (fanout=2)        1.013   counter<3>
    SLICE_X23Y84.COUT    Topcyg                1.001   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_lut<3>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X42Y90.CE      net (fanout=17)       2.860   counter_cmp_eq0000
    SLICE_X42Y90.CLK     Tceck                 0.555   led_5
                                                       led_4
    -------------------------------------------------  ---------------------------
    Total                                      6.538ns (2.665ns logic, 3.873ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point led_7 (SLICE_X42Y91.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_17 (FF)
  Destination:          led_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.789ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_17 to led_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y87.YQ      Tcko                  0.587   counter<16>
                                                       counter_17
    SLICE_X23Y85.F2      net (fanout=2)        1.221   counter<17>
    SLICE_X23Y85.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_lut<4>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X42Y91.CE      net (fanout=17)       2.860   counter_cmp_eq0000
    SLICE_X42Y91.CLK     Tceck                 0.555   led_7
                                                       led_7
    -------------------------------------------------  ---------------------------
    Total                                      6.789ns (2.708ns logic, 4.081ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_19 (FF)
  Destination:          led_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.590ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_19 to led_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y88.YQ      Tcko                  0.587   counter<18>
                                                       counter_19
    SLICE_X23Y85.F1      net (fanout=2)        1.022   counter<19>
    SLICE_X23Y85.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_lut<4>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X42Y91.CE      net (fanout=17)       2.860   counter_cmp_eq0000
    SLICE_X42Y91.CLK     Tceck                 0.555   led_7
                                                       led_7
    -------------------------------------------------  ---------------------------
    Total                                      6.590ns (2.708ns logic, 3.882ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          led_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.538ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_3 to led_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.YQ      Tcko                  0.587   counter<2>
                                                       counter_3
    SLICE_X23Y84.G2      net (fanout=2)        1.013   counter<3>
    SLICE_X23Y84.COUT    Topcyg                1.001   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_lut<3>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X42Y91.CE      net (fanout=17)       2.860   counter_cmp_eq0000
    SLICE_X42Y91.CLK     Tceck                 0.555   led_7
                                                       led_7
    -------------------------------------------------  ---------------------------
    Total                                      6.538ns (2.665ns logic, 3.873ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led_1 (SLICE_X47Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_0 (FF)
  Destination:          led_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led_0 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y90.YQ      Tcko                  0.470   led_1
                                                       led_0
    SLICE_X47Y90.BX      net (fanout=2)        0.405   led_0
    SLICE_X47Y90.CLK     Tckdi       (-Th)    -0.093   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.563ns logic, 0.405ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point led_2 (SLICE_X46Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_1 (FF)
  Destination:          led_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.053ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led_1 to led_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y90.XQ      Tcko                  0.473   led_1
                                                       led_1
    SLICE_X46Y90.BY      net (fanout=2)        0.428   led_1
    SLICE_X46Y90.CLK     Tckdi       (-Th)    -0.152   led_3
                                                       led_2
    -------------------------------------------------  ---------------------------
    Total                                      1.053ns (0.625ns logic, 0.428ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point led_3 (SLICE_X46Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_2 (FF)
  Destination:          led_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.071ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led_2 to led_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y90.YQ      Tcko                  0.522   led_3
                                                       led_2
    SLICE_X46Y90.BX      net (fanout=2)        0.415   led_2
    SLICE_X46Y90.CLK     Tckdi       (-Th)    -0.134   led_3
                                                       led_3
    -------------------------------------------------  ---------------------------
    Total                                      1.071ns (0.656ns logic, 0.415ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: led_3/CLK
  Logical resource: led_3/CK
  Location pin: SLICE_X46Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: led_3/CLK
  Logical resource: led_3/CK
  Location pin: SLICE_X46Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: led_3/CLK
  Logical resource: led_3/CK
  Location pin: SLICE_X46Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.789|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1243 paths, 0 nets, and 110 connections

Design statistics:
   Minimum period:   6.789ns{1}   (Maximum frequency: 147.297MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 28 16:53:28 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



