{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632312449503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632312449517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 22 19:07:29 2021 " "Processing started: Wed Sep 22 19:07:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632312449517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632312449517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quarter -c quarter " "Command: quartus_map --read_settings_files=on --write_settings_files=off quarter -c quarter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632312449518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632312450130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632312450130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q quarter.sv(9) " "Verilog HDL Declaration information at quarter.sv(9): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632312466003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quarter.sv 4 4 " "Found 4 design units, including 4 entities, in source file quarter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_32bits_cell " "Found entity 1: Register_32bits_cell" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632312466006 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_5bits " "Found entity 2: decoder_5bits" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632312466006 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX_32x32bits " "Found entity 3: MUX_32x32bits" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632312466006 ""} { "Info" "ISGN_ENTITY_NAME" "4 quarter " "Found entity 4: quarter" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632312466006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632312466006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quarter " "Elaborating entity \"quarter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632312466049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5bits decoder_5bits:decoder_v1 " "Elaborating entity \"decoder_5bits\" for hierarchy \"decoder_5bits:decoder_v1\"" {  } { { "quarter.sv" "decoder_v1" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632312466132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_32bits_cell Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_ " "Elaborating entity \"Register_32bits_cell\" for hierarchy \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\"" {  } { { "quarter.sv" "register_32bits_wide_cluster\[0\].cell_" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632312466144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_32x32bits MUX_32x32bits:width\[0\].mux1 " "Elaborating entity \"MUX_32x32bits\" for hierarchy \"MUX_32x32bits:width\[0\].mux1\"" {  } { { "quarter.sv" "width\[0\].mux1" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632312466172 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[31\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[30\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[29\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[28\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[27\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[26\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[25\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[24\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[23\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[22\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[21\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[20\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[19\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[18\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[17\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[16\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[15\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[14\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[13\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[12\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[11\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[10\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[9\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[8\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[7\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[6\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[5\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[4\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[3\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[2\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[1\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[0\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[0\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[1\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[1\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[2\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[2\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[3\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[3\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[4\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[4\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[5\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[5\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[6\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[6\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[7\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[7\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[8\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[8\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[9\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[9\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[10\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[10\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[11\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[11\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[12\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[12\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[13\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[13\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[14\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[14\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[15\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[15\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[16\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[16\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[17\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[17\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[18\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[18\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[19\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[19\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[20\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[20\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[21\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[21\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[22\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[22\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[23\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[23\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[24\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[24\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[25\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[25\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[26\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[26\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[27\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[27\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[28\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[28\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[29\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[29\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[30\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[30\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[31\].TB " "Converted tri-state buffer \"Register_32bits_cell:register_32bits_wide_cluster\[0\].cell_\|d_ff_block\[31\].TB\" feeding internal logic into a wire" {  } { { "quarter.sv" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/quarter.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1632312467109 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1632312467109 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632312471105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/output_files/quarter.map.smsg " "Generated suppressed messages file G:/VLSI_ASIC_IC_designs/quartus_project/Quartenary signed digits/output_files/quarter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632312474553 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632312474725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632312474725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2270 " "Implemented 2270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632312474931 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632312474931 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2158 " "Implemented 2158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632312474931 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632312474931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1026 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1026 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632312474979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 22 19:07:54 2021 " "Processing ended: Wed Sep 22 19:07:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632312474979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632312474979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632312474979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632312474979 ""}
