synthesis:  version Radiant Software (64-bit) 2024.2.0.3.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Tue Sep  2 22:05:36 2025


Command Line:  C:\lscc\radiant\2024.2\ispfpga\bin\nt64\synthesis.exe -f C:/Users/sojayaweera/E155/lab2/dual_sevenseg/top/dual_sevenseg_top_lattice.synproj -logfile dual_sevenseg_top_lattice.srp -gui -msgset C:/Users/sojayaweera/E155/lab2/dual_sevenseg/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine launched.

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.

###################### Device Information ######################
----------------------------------------------------------------
Lattice Family        | iCE40UP
----------------------------------------------------------------
Device                | iCE40UP5K
----------------------------------------------------------------
Package               | SG48
----------------------------------------------------------------
Performance Grade     | High-Performance_1.2V
----------------------------------------------------------------
################################################################

####################### Device Resources #######################
----------------------------------------------------------------
Logic Cells           | 5280
----------------------------------------------------------------
RAM Blocks            | 30
----------------------------------------------------------------
DSP Blocks            | 8
----------------------------------------------------------------
PLLs                  | 1
----------------------------------------------------------------
I/O Pins              | 56
----------------------------------------------------------------
################################################################

Resolving user-selected strategy settings...


###################### Strategy Settings #######################
----------------------------------------------------------------
Optimization Goal     | Area
----------------------------------------------------------------
Top-level Module Name | top
----------------------------------------------------------------
Target Frequency      | 200.000 MHz
----------------------------------------------------------------
Maximum Fanout        | 1000
----------------------------------------------------------------
Timing Path Count     | 3
----------------------------------------------------------------
RAM Read/Write Check  | False
----------------------------------------------------------------
BRAM Utilization      | 100.0%
----------------------------------------------------------------
DSP Usage             | True
----------------------------------------------------------------
DSP Utilization       | 100.0%
----------------------------------------------------------------
FSM Encoding Style    | Auto
----------------------------------------------------------------
Resolve Mixed Drivers | False
----------------------------------------------------------------
Fix Gated Clocks      | True
----------------------------------------------------------------
Mux Style             | Auto
----------------------------------------------------------------
Use Carry Chain       | True
----------------------------------------------------------------
Carry Chain Length    | Infinite
----------------------------------------------------------------
Loop Limit            | 1950
----------------------------------------------------------------
Use I/O Insertion     | True
----------------------------------------------------------------
Use I/O Registers     | True
----------------------------------------------------------------
Resource Sharing      | True
----------------------------------------------------------------
Propagate Constants   | True
----------------------------------------------------------------
Remove Duplicate Reg  | True
----------------------------------------------------------------
Force GSR             | False
----------------------------------------------------------------
ROM Style             | Auto
----------------------------------------------------------------
RAM Style             | Auto
----------------------------------------------------------------
Remove LOC Properties | False
----------------------------------------------------------------
Partition Flow        | False
----------------------------------------------------------------
################################################################


The -comp option is FALSE.
The -syn option is FALSE.

Output HDL filename: dual_sevenseg_top.vm
-path C:/Users/sojayaweera/E155/lab2/dual_sevenseg (searchpath added)
-path C:/Users/sojayaweera/E155/lab2/dual_sevenseg/top (searchpath added)
-path C:/lscc/radiant/2024.2/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file: C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v
Verilog design file: C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/top.sv
Verilog design file: C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/segLUT.sv
Verilog design file: C:/Users/sojayaweera/E155/lab2/dual_sevenseg/source/top/fourbitadder.sv
VHDL library: pmi
VHDL design file: C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.vhd
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050

Compiling design...

Analyzing Verilog file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv. VERI-1482
Analyzing Verilog file c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/seglut.sv. VERI-1482
Analyzing Verilog file c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/fourbitadder.sv. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO <35921504> - synthesis: The default VHDL library search path is now "C:/Users/sojayaweera/E155/lab2/dual_sevenseg/top". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): top
INFO <35901018> - synthesis: c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(1): compiling module top. VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC. VERI-1018
INFO <35901018> - synthesis: c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/seglut.sv(1): compiling module segLUT. VERI-1018
INFO <35901018> - synthesis: c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/fourbitadder.sv(1): compiling module fourbitadder. VERI-1018
WARNING <35901084> - synthesis: c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(25): no support for synthesis of mixed edge and level triggers. VERI-1084
WARNING <35901221> - synthesis: c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(33): i0 should be on the sensitivity list. VERI-1221
WARNING <35901221> - synthesis: c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(33): i1 should be on the sensitivity list. VERI-1221
WARNING <35901221> - synthesis: c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(34): segout should be on the sensitivity list. VERI-1221
WARNING <35901221> - synthesis: c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(34): seg0 should be on the sensitivity list. VERI-1221
WARNING <35901221> - synthesis: c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(35): seg1 should be on the sensitivity list. VERI-1221
WARNING <35901221> - synthesis: c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(35): segout should be on the sensitivity list. VERI-1221
WARNING <35901084> - synthesis: c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(40): no support for synthesis of mixed edge and level triggers. VERI-1084
WARNING <35901221> - synthesis: c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(45): counter should be on the sensitivity list. VERI-1221
WARNING <35901221> - synthesis: c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(47): counter should be on the sensitivity list. VERI-1221
WARNING <35901221> - synthesis: c:/users/sojayaweera/e155/lab2/dual_sevenseg/source/top/top.sv(48): sel should be on the sensitivity list. VERI-1221
[Parameter Setting Section Start]

	[Parameter Settings for Instance(s): hf_osc]
	(Module: HSOSC)
		CLKHF_DIV                 "0b00"

[Parameter Setting Section End]
WARNING <35001771> - synthesis: Initial value found on net segout[6] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net segout[5] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net segout[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net segout[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net segout[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net segout[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net segout[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net iActive[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net iActive[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net iActive[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net iActive[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[24] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[23] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[22] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[21] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[20] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[19] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[18] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[17] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[16] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[15] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[14] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[13] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[12] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[11] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[10] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[9] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[8] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[7] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[6] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[5] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[0] will be ignored due to unrecognized driver type
WARNING <35935047> - synthesis: Unused instance hf_osc is removed. VDB-5047



Combinational loop due to latch found: 1

	Instance segout_0__I_0_2 

	Net seg0_c_0 

Combinational loop due to latch found: 2

	Instance counter_5__I_0 

	Net sel 

Combinational loop due to latch found: 3

	Instance segout_0__I_0 

	Net seg1_c_0 

Combinational loop due to latch found: 4

	Instance segout_6__I_0 

	Net seg1_c_6 

Combinational loop due to latch found: 5

	Instance segout_5__I_0 

	Net seg1_c_5 

Combinational loop due to latch found: 6

	Instance segout_4__I_0 

	Net seg1_c_4 

Combinational loop due to latch found: 7

	Instance segout_3__I_0 

	Net seg1_c_3 

Combinational loop due to latch found: 8

	Instance segout_2__I_0 

	Net seg1_c_2 

Combinational loop due to latch found: 9

	Instance segout_1__I_0 

	Net seg1_c_1 

Combinational loop due to latch found: 10

	Instance segout_6__I_0_3 

	Net seg0_c_6 

Combinational loop due to latch found: 11

	Instance segout_5__I_0_3 

	Net seg0_c_5 

Combinational loop due to latch found: 12

	Instance segout_4__I_0_3 

	Net seg0_c_4 

Combinational loop due to latch found: 13

	Instance segout_3__I_0_3 

	Net seg0_c_3 

Combinational loop due to latch found: 14

	Instance segout_2__I_0_3 

	Net seg0_c_2 

Combinational loop due to latch found: 15

	Instance segout_1__I_0_3 

	Net seg0_c_1 

Combinational loop found : 1

 Net counter[24] 

 Instance counter_24__I_0 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

Combinational loop found : 2

 Net counter[23] 

 Instance counter_24__I_5 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

Combinational loop found : 3

 Net counter[22] 

 Instance counter_24__I_6 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

Combinational loop found : 4

 Net counter[21] 

 Instance counter_24__I_7 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

Combinational loop found : 5

 Net counter[20] 

 Instance counter_24__I_8 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

Combinational loop found : 6

 Net counter[19] 

 Instance counter_24__I_9 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

Combinational loop found : 7

 Net counter[18] 

 Instance counter_24__I_10 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

Combinational loop found : 8

 Net counter[17] 

 Instance counter_24__I_11 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

Combinational loop found : 9

 Net counter[16] 

 Instance counter_24__I_12 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

Combinational loop found : 10

 Net counter[15] 

 Instance counter_24__I_13 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

 Net counter_24__N_19[15] 

 Instance add_31_add_5 

Combinational loop found : 11

 Net counter[14] 

 Instance counter_24__I_14 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

 Net counter_24__N_19[15] 

 Instance add_31_add_5 

 Net counter_24__N_19[14] 

 Instance add_31_add_5 

Combinational loop found : 12

 Net counter[13] 

 Instance counter_24__I_15 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

 Net counter_24__N_19[15] 

 Instance add_31_add_5 

 Net counter_24__N_19[14] 

 Instance add_31_add_5 

 Net counter_24__N_19[13] 

 Instance add_31_add_5 

Combinational loop found : 13

 Net counter[12] 

 Instance counter_24__I_16 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

 Net counter_24__N_19[15] 

 Instance add_31_add_5 

 Net counter_24__N_19[14] 

 Instance add_31_add_5 

 Net counter_24__N_19[13] 

 Instance add_31_add_5 

 Net counter_24__N_19[12] 

 Instance add_31_add_5 

Combinational loop found : 14

 Net counter[11] 

 Instance counter_24__I_17 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

 Net counter_24__N_19[15] 

 Instance add_31_add_5 

 Net counter_24__N_19[14] 

 Instance add_31_add_5 

 Net counter_24__N_19[13] 

 Instance add_31_add_5 

 Net counter_24__N_19[12] 

 Instance add_31_add_5 

 Net counter_24__N_19[11] 

 Instance add_31_add_5 

Combinational loop found : 15

 Net counter[10] 

 Instance counter_24__I_18 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

 Net counter_24__N_19[15] 

 Instance add_31_add_5 

 Net counter_24__N_19[14] 

 Instance add_31_add_5 

 Net counter_24__N_19[13] 

 Instance add_31_add_5 

 Net counter_24__N_19[12] 

 Instance add_31_add_5 

 Net counter_24__N_19[11] 

 Instance add_31_add_5 

 Net counter_24__N_19[10] 

 Instance add_31_add_5 

Combinational loop found : 16

 Net counter[9] 

 Instance counter_24__I_19 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

 Net counter_24__N_19[15] 

 Instance add_31_add_5 

 Net counter_24__N_19[14] 

 Instance add_31_add_5 

 Net counter_24__N_19[13] 

 Instance add_31_add_5 

 Net counter_24__N_19[12] 

 Instance add_31_add_5 

 Net counter_24__N_19[11] 

 Instance add_31_add_5 

 Net counter_24__N_19[10] 

 Instance add_31_add_5 

 Net counter_24__N_19[9] 

 Instance add_31_add_5 

Combinational loop found : 17

 Net counter[8] 

 Instance counter_24__I_20 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

 Net counter_24__N_19[15] 

 Instance add_31_add_5 

 Net counter_24__N_19[14] 

 Instance add_31_add_5 

 Net counter_24__N_19[13] 

 Instance add_31_add_5 

 Net counter_24__N_19[12] 

 Instance add_31_add_5 

 Net counter_24__N_19[11] 

 Instance add_31_add_5 

 Net counter_24__N_19[10] 

 Instance add_31_add_5 

 Net counter_24__N_19[9] 

 Instance add_31_add_5 

 Net counter_24__N_19[8] 

 Instance add_31_add_5 

Combinational loop found : 18

 Net counter[7] 

 Instance counter_24__I_21 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

 Net counter_24__N_19[15] 

 Instance add_31_add_5 

 Net counter_24__N_19[14] 

 Instance add_31_add_5 

 Net counter_24__N_19[13] 

 Instance add_31_add_5 

 Net counter_24__N_19[12] 

 Instance add_31_add_5 

 Net counter_24__N_19[11] 

 Instance add_31_add_5 

 Net counter_24__N_19[10] 

 Instance add_31_add_5 

 Net counter_24__N_19[9] 

 Instance add_31_add_5 

 Net counter_24__N_19[8] 

 Instance add_31_add_5 

 Net counter_24__N_19[7] 

 Instance add_31_add_5 

Combinational loop found : 19

 Net counter[6] 

 Instance counter_24__I_22 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

 Net counter_24__N_19[15] 

 Instance add_31_add_5 

 Net counter_24__N_19[14] 

 Instance add_31_add_5 

 Net counter_24__N_19[13] 

 Instance add_31_add_5 

 Net counter_24__N_19[12] 

 Instance add_31_add_5 

 Net counter_24__N_19[11] 

 Instance add_31_add_5 

 Net counter_24__N_19[10] 

 Instance add_31_add_5 

 Net counter_24__N_19[9] 

 Instance add_31_add_5 

 Net counter_24__N_19[8] 

 Instance add_31_add_5 

 Net counter_24__N_19[7] 

 Instance add_31_add_5 

 Net counter_24__N_19[6] 

 Instance add_31_add_5 

Combinational loop found : 20

 Net counter[5] 

 Instance counter_24__I_23 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

 Net counter_24__N_19[15] 

 Instance add_31_add_5 

 Net counter_24__N_19[14] 

 Instance add_31_add_5 

 Net counter_24__N_19[13] 

 Instance add_31_add_5 

 Net counter_24__N_19[12] 

 Instance add_31_add_5 

 Net counter_24__N_19[11] 

 Instance add_31_add_5 

 Net counter_24__N_19[10] 

 Instance add_31_add_5 

 Net counter_24__N_19[9] 

 Instance add_31_add_5 

 Net counter_24__N_19[8] 

 Instance add_31_add_5 

 Net counter_24__N_19[7] 

 Instance add_31_add_5 

 Net counter_24__N_19[6] 

 Instance add_31_add_5 

 Net counter_24__N_19[5] 

 Instance add_31_add_5 

Combinational loop found : 21

 Net counter[4] 

 Instance counter_24__I_24 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

 Net counter_24__N_19[15] 

 Instance add_31_add_5 

 Net counter_24__N_19[14] 

 Instance add_31_add_5 

 Net counter_24__N_19[13] 

 Instance add_31_add_5 

 Net counter_24__N_19[12] 

 Instance add_31_add_5 

 Net counter_24__N_19[11] 

 Instance add_31_add_5 

 Net counter_24__N_19[10] 

 Instance add_31_add_5 

 Net counter_24__N_19[9] 

 Instance add_31_add_5 

 Net counter_24__N_19[8] 

 Instance add_31_add_5 

 Net counter_24__N_19[7] 

 Instance add_31_add_5 

 Net counter_24__N_19[6] 

 Instance add_31_add_5 

 Net counter_24__N_19[5] 

 Instance add_31_add_5 

 Net counter_24__N_19[4] 

 Instance add_31_add_5 

Combinational loop found : 22

 Net counter[3] 

 Instance counter_24__I_25 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

 Net counter_24__N_19[15] 

 Instance add_31_add_5 

 Net counter_24__N_19[14] 

 Instance add_31_add_5 

 Net counter_24__N_19[13] 

 Instance add_31_add_5 

 Net counter_24__N_19[12] 

 Instance add_31_add_5 

 Net counter_24__N_19[11] 

 Instance add_31_add_5 

 Net counter_24__N_19[10] 

 Instance add_31_add_5 

 Net counter_24__N_19[9] 

 Instance add_31_add_5 

 Net counter_24__N_19[8] 

 Instance add_31_add_5 

 Net counter_24__N_19[7] 

 Instance add_31_add_5 

 Net counter_24__N_19[6] 

 Instance add_31_add_5 

 Net counter_24__N_19[5] 

 Instance add_31_add_5 

 Net counter_24__N_19[4] 

 Instance add_31_add_5 

 Net counter_24__N_19[3] 

 Instance add_31_add_5 

Combinational loop found : 23

 Net counter[2] 

 Instance counter_24__I_26 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

 Net counter_24__N_19[15] 

 Instance add_31_add_5 

 Net counter_24__N_19[14] 

 Instance add_31_add_5 

 Net counter_24__N_19[13] 

 Instance add_31_add_5 

 Net counter_24__N_19[12] 

 Instance add_31_add_5 

 Net counter_24__N_19[11] 

 Instance add_31_add_5 

 Net counter_24__N_19[10] 

 Instance add_31_add_5 

 Net counter_24__N_19[9] 

 Instance add_31_add_5 

 Net counter_24__N_19[8] 

 Instance add_31_add_5 

 Net counter_24__N_19[7] 

 Instance add_31_add_5 

 Net counter_24__N_19[6] 

 Instance add_31_add_5 

 Net counter_24__N_19[5] 

 Instance add_31_add_5 

 Net counter_24__N_19[4] 

 Instance add_31_add_5 

 Net counter_24__N_19[3] 

 Instance add_31_add_5 

 Net counter_24__N_19[2] 

 Instance add_31_add_5 

Combinational loop found : 24

 Net counter[1] 

 Instance counter_24__I_27 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

 Net counter_24__N_19[15] 

 Instance add_31_add_5 

 Net counter_24__N_19[14] 

 Instance add_31_add_5 

 Net counter_24__N_19[13] 

 Instance add_31_add_5 

 Net counter_24__N_19[12] 

 Instance add_31_add_5 

 Net counter_24__N_19[11] 

 Instance add_31_add_5 

 Net counter_24__N_19[10] 

 Instance add_31_add_5 

 Net counter_24__N_19[9] 

 Instance add_31_add_5 

 Net counter_24__N_19[8] 

 Instance add_31_add_5 

 Net counter_24__N_19[7] 

 Instance add_31_add_5 

 Net counter_24__N_19[6] 

 Instance add_31_add_5 

 Net counter_24__N_19[5] 

 Instance add_31_add_5 

 Net counter_24__N_19[4] 

 Instance add_31_add_5 

 Net counter_24__N_19[3] 

 Instance add_31_add_5 

 Net counter_24__N_19[2] 

 Instance add_31_add_5 

 Net counter_24__N_19[1] 

 Instance add_31_add_5 

Combinational loop found : 25

 Net counter[0] 

 Instance counter_24__I_28 

 Net counter_24__N_19[24] 

 Instance add_31_add_5 

 Net counter_24__N_19[23] 

 Instance add_31_add_5 

 Net counter_24__N_19[22] 

 Instance add_31_add_5 

 Net counter_24__N_19[21] 

 Instance add_31_add_5 

 Net counter_24__N_19[20] 

 Instance add_31_add_5 

 Net counter_24__N_19[19] 

 Instance add_31_add_5 

 Net counter_24__N_19[18] 

 Instance add_31_add_5 

 Net counter_24__N_19[17] 

 Instance add_31_add_5 

 Net counter_24__N_19[16] 

 Instance add_31_add_5 

 Net counter_24__N_19[15] 

 Instance add_31_add_5 

 Net counter_24__N_19[14] 

 Instance add_31_add_5 

 Net counter_24__N_19[13] 

 Instance add_31_add_5 

 Net counter_24__N_19[12] 

 Instance add_31_add_5 

 Net counter_24__N_19[11] 

 Instance add_31_add_5 

 Net counter_24__N_19[10] 

 Instance add_31_add_5 

 Net counter_24__N_19[9] 

 Instance add_31_add_5 

 Net counter_24__N_19[8] 

 Instance add_31_add_5 

 Net counter_24__N_19[7] 

 Instance add_31_add_5 

 Net counter_24__N_19[6] 

 Instance add_31_add_5 

 Net counter_24__N_19[5] 

 Instance add_31_add_5 

 Net counter_24__N_19[4] 

 Instance add_31_add_5 

 Net counter_24__N_19[3] 

 Instance add_31_add_5 

 Net counter_24__N_19[2] 

 Instance add_31_add_5 

 Net counter_24__N_19[1] 

 Instance add_31_add_5 

 Net counter_24__N_19[0] 

 Instance add_31_add_5 

CRITICAL <35001783> - synthesis: Mapping latch segout_0__I_0_2 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch counter_5__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch segout_0__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch segout_6__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch segout_5__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch segout_4__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch segout_3__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch segout_2__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch segout_1__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch segout_6__I_0_3 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch segout_5__I_0_3 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch segout_4__I_0_3 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch segout_3__I_0_3 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch segout_2__I_0_3 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch segout_1__I_0_3 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements

################### Begin Area Report (top)######################
Number of register bits => 0 of 5280 (0 % )
CCU2 => 4
IB => 9
LUT4 => 59
OB => 19
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 0

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset_c, loads : 40
  Net : sel, loads : 19
  Net : iActive_3__N_15[0], loads : 13
  Net : iActive_3__N_15[1], loads : 12
  Net : iActive[3], loads : 9
  Net : iActive_3__N_15[2], loads : 9
  Net : n1941, loads : 9
  Net : adder/sum_c_3_N_54, loads : 9
  Net : iActive[2], loads : 8
  Net : n1929, loads : 8
################### End Clock Report ##################

################### Begin Constraint Report ######################
Constraint Summary:
  Total number of constraints: 0
  Total number of constraints dropped: 0
###################  End Constraint Report  ######################

Peak Memory Usage: 93 MB

--------------------------------------------------------------
Total CPU Time: 5 secs 
Total REAL Time: 12 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: 69774f2ca6110985afe5ad7b65bffbb373a3fb9e
