<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"/>
  <meta name="description" content="A business home page starter template for Bootstrap 4 featuring marketing boxes and a full width image header." />
  <meta name="author" content="" />

  <title>NetFPGA</title>
  <link rel="shortcut icon" type="image/png" href=/assets/images/thumbnail.png />

  <!-- Bootstrap core CSS -->
  <link href="/assets/css/main.css" rel="stylesheet" />
  <link rel="stylesheet" href="/assets/fontawesome/css/all.css" />

</head>


<body>
  <!-- Navigation -->
<nav class="navbar navbar-expand-lg navbar-dark bg-dark">
  <div class="container">
    <a class="navbar-brand js-scroll-trigger nav-link btn" href="/" >NetFPGA</a>
    <button class="navbar-toggler ml-auto" type="button" data-toggle="collapse" data-target="#navbarResponsive" aria-controls="navbarResponsive" aria-expanded="false" aria-label="Toggle navigation" >
      <span class="navbar-toggler-icon"></span>
    </button>
    <div class="collapse navbar-collapse" id="navbarResponsive">
      <ul class="navbar-nav ml-auto">
        <li class="nav-item">
          <div class="btn-group">
            <a class="nav-link btn text-left" href="/" >Home</a>
            <button type="button" class="nav-link btn dropdown-toggle dropdown-toggle-split" data-toggle="dropdown" aria-haspopup="true" aria-expanded="false"><span class="sr-only">Toggle Dropdown</span></button>
            <div class="dropdown-menu text-left">
              <a class="dropdown-item" href="/NetFPGA-PLUS.html">NetFPGA PLUS</a>
              <a class="dropdown-item" href="/NetFPGA-SUME.html">NetFPGA SUME</a>
              <div class="dropdown-divider"></div>
              <a class="dropdown-item" href="/NetFPGA-CML.html">NetFPGA CML</a>
              <a class="dropdown-item" href="/NetFPGA-10G.html">NetFPGA 10G</a>
              <a class="dropdown-item" href="/NetFPGA-1G.html">NetFPGA 1G</a>
            </div>
          </div>
        </li>
        <li class="nav-item">
          <div class="btn-group">
            <a class="nav-link btn text-left" href="/About.html" >About</a>
            <button type="button" class="nav-link btn dropdown-toggle dropdown-toggle-split" data-toggle="dropdown" aria-haspopup="true" aria-expanded="false"><span class="sr-only">Toggle Dropdown</span></button>
            <div class="dropdown-menu">
              <a class="dropdown-item" href="/why-NetFPGA.html">Why NetFPGA</a>
            <!--  <a class="dropdown-item" href="/ecosystem.html">Ecosystem</a> -->
              <a class="dropdown-item" href="/Publications.html">Publications</a>
              <div class="dropdown-divider"></div>
              <a class="dropdown-item" href="https://github.com/NetFPGA/NetFPGA-public">GitHub Repository</a>
            </div>
          </div>
        </li>
        <li class="nav-item ">
          <a class="nav-link btn text-left" href="/news-and-events.html" >News and Events</a>
        </li>
        <li class="nav-item">
          <a class="nav-link btn text-left" href="mailto:enquiries@netfpga.org" >Contact Us</a>
        </li>
      </ul>
    </div>
  </div>
</nav>
 <!-- Header -->
<header id="hero" class="bg-primary py-5 mb-5">
  <div class="container h-100">
    <div class="row h-100 align-items-center">
      <div class="col-lg-12">
        <h1 class="display-4 text-white mt-5 mb-2">NetFPGA</h1>
      </div>
    </div>
  </div>
</header>

  <!-- Page Content -->
  <div class="container mb-5">
    <div class="row">
  <div class="offset-2 col-md-8 col-lg-8 mb-5">
    <h1>NetFPGA 10G</h1>
<br>
<div id="accordion-10G1" class="accordion">
  <div class="" data-toggle="collapse" href="#collapse-10G1">
    <button class="card-title"><h2>Details &nbsp</h2></button>
  </div>
  <div id="collapse-10G1" class="collapse show" data-parent="#accordion-10G1">
    <p>The NetFPGA-10G is an FPGA-based PCI Express board with 10-Gigabit SFP+ interface, a x8 gen1 PCIe adapter card incorporating Xilinx’s Virtex-5 TX240TFPGA. It is ideal for the high bandwidth applications.</p>
    <p>Features list:</p>
    <ul>
      <li>Field Programmable Gate Array (FPGA) Logic <ul>
        <li><a href="http://www.xilinx.com/support.html#Virtex-II%20Pro" >Xilinx Virtex-5 TX240T</a></li>
        <li>240K logic cells</li>
        <li>11,664 Kbit block RAM</li>
        <li>Fully programmable by the user</li>
      </ul></li>
      <li>10-Gigabit Ethernet networking ports <ul>
        <li>4 SFP+ connectors</li>
        <li>Connected to the FPGA through four Broadcom’s AEL2005 PHY devices</li>
        <li>Supports both 10-Gigabit and 1-Gigabit modes</li>
      </ul></li>
      <li>Quad Data Rate Static Random Access Memory (QDRII SRAM) <ul>
        <li>Suitable for storing and forwarding table data</li>
        <li>300MHz Quad data rate (1.2 Giga transactions every second), synchronous with the logic</li>
        <li>Three parallel banks of 72 MBit QDRII+ memories</li>
        <li>Total capacity: 27 MBytes</li>
        <li><a href="http://www.cypress.com/?mpn=CY7C1515KV18-300BZI" >Cypress: CY7C1515KV18</a></li>
      </ul></li>
      <li>Reduced Latency Random Access Memory (RLDRAM II) <ul>
        <li>Suitable for packet buffering</li>
        <li>Four x36 RLDRAMII on-board device</li>
        <li>400MHz clock (800MT/s)</li>
        <li>115.2 Gbps peak memory throughput</li>
        <li>Total Capacity: 288MByte</li>
        <li>Micron: MT49H16M36HT-25</li>
      </ul></li>
      <li>PCI Express Gen. 1 <ul>
        <li>First generation PCI Express interface, 2.5Gbps/lane</li>
        <li>8 lanes (x8)</li>
        <li>Hard IP</li>
        <li>Provides CPU access to memory-mapped registers and memory on the NetFPGA hardware</li>
        <li>x4 Gen.2 PCI Express can be used as a soft core</li>
      </ul></li>
      <li>Storage <ul>
        <li>Two FLASH devices</li>
        <li>Total Capacity: 256Mb</li>
      </ul></li>
      <li>Expansion Interfaces <ul>
        <li>Two SAMTEC QTH connectors</li>
        <li>Allowing to connect additional 20 RocketIO GTX transceivers</li>
      </ul></li>
      <li>Additional Features<ul>
        <li>DB9 (RS232) Connector</li>
        <li>User LEDs & Push Buttons</li>
      </ul></li>
      <li>Standard PCIe Form Factor <ul>
        <li>Standard PCIe card</li>
        <li>3/4 length, full height</li>
      </ul></li>
      <li>Flexible, Open-source code</li>
    </ul>
  </div>
</div>
<br>
<hr>
<div id="accordion-10G2" class="accordion">
  <div class="collapsed" data-toggle="collapse" href="#collapse-10G2">
    <button class="card-title"><h2>Downloads &nbsp</h2></button>
  </div>
  <div id="collapse-10G2" class="collapse" data-parent="#accordion-10G2">
    <p>To see the NetFPGA-10G repository and Wiki you will need to <a href="/10G-reg-form.html" >register</a>.</p>
    <h3>Reference Projects</h3>
    <table class="downloads">
      <tr>
        <th>Title</th>
        <th>Organisation</th>
        <th>Documentation</th>
      </tr>
      <tr>
        <td>Production Test</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G-Production-Test" >Wiki</a></td>
      </tr>
      <tr>
        <td>RLDRAM Test</td>
        <td>Xilinx</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G%20RLDRAM%20Test" >Wiki</a></td>
      </tr>
      <tr>
        <td>10G Ethernet Interface Loopback Test</td>
        <td>Stanford University / University of Cambridge</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G-10G-Ethernet-Interface-Loopback-Test" >Wiki</a></td>
      </tr>
      <tr>
        <td>1G Ethernet Interface Loopback Test</td>
        <td>Stanford University / University of Cambridge</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G-1G-Ethernet-Interface-Loopback-Test" >Wiki</a></td>
      </tr>
      <tr>
        <td>Reference NIC 10G</td>
        <td>Stanford University / University of Cambridge</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G-Reference-NIC" >Wiki</a></td>
      </tr>
      <tr>
        <td>Reference NIC 1G</td>
        <td>Stanford University / University of Cambridge</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G-Reference-NIC-1G" >Wiki</a></td>
      </tr>
      <tr>
        <td>Flash Configuration</td>
        <td>University of Cambridge</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G%20Flash%20Configuration" >Wiki</a></td>
      </tr>
      <tr>
        <td>Learning CAM Switch</td>
        <td>University of Pisa / University of Cambridge</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G-Learning-CAM-Switch" >Wiki</a></td>
      </tr>
    </table>
    <h3>Contributed Projects</h3>
    <table class="downloads">
      <tr>
        <th>Title</th>
        <th>Organisation</th>
        <th>Documentation</th>
      </tr>
      <tr>
        <td>NetFPGA-1G Ported Switch 10G</td>
        <td>University of Pisa / University of Cambridge</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-1G-Ported-Switch-10G" >Wiki</a></td>
      </tr>
      <tr>
        <td>NetFPGA-1G Ported NIC 1G</td>
        <td>University of Pisa / University of Cambridge</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-1G-Ported-NIC-1G" >Wiki</a></td>
      </tr>
      <tr>
        <td>NIC</td>
        <td>Stanford University / University of Cambridge</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-public/wiki/Contributed-NIC-by-Mario-Flajslik" >Wiki</a></td>
      </tr>
      <tr>
        <td>OpenFlow Switch</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-10G-OpenFlow-Switch" >Wiki</a></td>
      </tr>
      <tr>
        <td>NIC (SRAM)</td>
        <td>Stanford University / University of Cambridge</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NIC-SRAM" >Wiki</a></td>
      </tr>
      <tr>
        <td>Simple 10G Switch</td>
        <td>Xilinx</td>
        <td>Wiki</td>
      </tr>
      <tr>
        <td>NetFlow simple 10G Bram</td>
        <td>Universidad Autónoma de Madrid</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-public/wiki/NetFlow-simple-10G-Bram" >Wiki</a></td>
      </tr>
      <tr>
        <td>Flash</td>
        <td>University of Cambridge</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-public/wiki/Contributed-Flash-by-Muhammad-Shahbaz" >Wiki</a></td>
      </tr>
    </table>
  </div>
</div>
<br>
<hr>
<div id="accordion-10G4" class="accordion">
  <div class="collapsed" data-toggle="collapse" href="#collapse-10G4">
    <button class="card-title"><h2>Resources &nbsp</h2></button>
  </div>
  <div id="collapse-10G4" class="collapse" data-parent="#accordion-10G4">
    <br>
    <p class="FAQ">Where can I buy a NetFPGA 10G Platform?</p>
    <ul>
      <li>Check <a href="http://www.hitechglobal.com/Boards/PCIExpress_SFP+.htm" >here</a>.</li>
    </ul>
    <p class="FAQ">It seems that my board is broken, what should I do?</p>
    <ul>
      <li>Contact you <a href="http://www.hitechglobal.com/contactus.htm" >suppliers</a>.</li>
    </ul>
    <p class="FAQ">What if I have Hardware problems with my board?</p>
    <ul>
      <li>Contact your supplier or <a href="http://www.hitechglobal.com/contactus.htm" >High Tech Global</a>.</li>
    </ul>
    <p class="FAQ">What if I have Software problems with my board?</p>
    <ul>
      <li>Ask the Beta community on the <a href="https://lists.cam.ac.uk/mailman/listinfo/cl-netfpga-nf10g-beta" >NetFPGA 10G Beta mailing list</a>.</li>
    </ul>
    <p class="FAQ">You can exchange your ideas and questions with the NetFPGA 10G community <a href="https://lists.cam.ac.uk/mailman/listinfo/cl-netfpga-nf10g-beta" >here</a>.</p>
    <p class="FAQ">How can I get involved with the NetFPGA project?</p>
    <ul>
      <li>Register with the <a href="https://lists.cam.ac.uk/mailman/listinfo/cl-netfpga-announce" >netfpga-announce mailing list</a> to receive NetFPGA project announcements</li>
      <li>Become a <a href="http://www.facebook.com/home.php#/pages/NetFPGA/29922917839" >fan on Facebook</a>.</li>
      <li>Become a <a href="https://twitter.com/netfpga" >fan on Twitter</a>.</li>
    </ul>
    <p class="FAQ">How can I obtain the gateware and software package?</p>
    <ul>
      <li><a href="/10G-reg-form.html" >Registration</a></li>
      <li><a href="https://github.com/NetFPGA/NetFPGA-public/wiki/Release-Notes" >Releases</a></li>
      <li><a href="/_pages/10G-License.html" >NetFPGA 10G license</a></li>
    </ul>
    <br>
    <p>Once you have used the NetFPGA, we hope that you will contribute to the project.</p>
    <br>
    <p>You can find our Wiki <a href="https://github.com/NetFPGA/netfpga/wiki" >here</a>.</p>
  </div>
</div>
<br>
<hr>

  </div>
</div>

  </div>
  <!-- /.container -->
  <!-- Footer -->
<footer class="py-5 bg-dark">
  <div class="container">
    <div class="mb-5 text-center text-white">
  <address>
    <strong>NetFPGA</strong>
    <br>c/- Andrew W. Moore
    <br>William Gates Building <br>JJ Thomson Avenue <br> Cambridge. <br> CB3 0FD
    <br>
  </address>
  <address>
    <abbr title="Phone">P:</abbr>
    +44 1223 763500
    <br />
    <abbr title="Email">E:</abbr>
    <a class="text-white" href="mailto:enquiries@netfpga.org">enquiries@netfpga.org</a>
  </address>
</div>

    <p class="m-0 text-center text-white">Copyright &copy; NetFPGA 2021</p>
  </div>
  <!-- /.container -->
</footer>


  <!-- Bootstrap core JavaScript -->
  <script src="/assets/vendor/jquery/jquery.min.js"></script>
  <script src="/assets/vendor/bootstrap/js/bootstrap.bundle.min.js"></script>
</body>

</html>
