INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sim_3/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
