// Seed: 1647817991
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    output id_5,
    input id_6,
    output logic id_7,
    output logic id_8,
    output logic id_9
);
  assign id_9 = 1'b0;
  assign id_8 = id_1[1];
  always #1 begin
    if (1) begin
      id_5 = id_6;
    end else begin
      id_0 <= id_2;
      SystemTFIdentifier(1'h0 - id_3, 1'b0);
    end
  end
endmodule
module module_1 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4,
    output id_5
);
  assign id_5 = 1;
  assign id_9 = id_1;
  logic id_10 = -(1 - 1'b0);
  logic id_11;
  type_0 id_12 (
      .id_0(),
      .id_1(),
      .id_2(id_4 - id_1),
      .id_3(1),
      .id_4(1'h0),
      .id_5(1),
      .id_6((id_1)),
      .id_7(1),
      .id_8(id_1),
      .id_9(id_8)
  );
  logic id_13;
  logic id_14;
  logic id_15;
  logic id_16;
  type_1 id_17 (
      .id_0(1),
      .id_1(id_15),
      .id_2(1'd0)
  );
  logic id_18 = 1;
  assign id_18   = 1;
  assign id_3[1] = 1;
endmodule
