

================================================================
== Vitis HLS Report for 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21'
================================================================
* Date:           Wed Sep 28 12:36:37 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        sysArray_complex
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.736 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  54.000 ns|  54.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1_VITIS_LOOP_42_2  |       16|       16|         1|          1|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      57|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|       13|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       13|     120|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln41_1_fu_278_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln41_fu_252_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln42_fu_311_p2       |         +|   0|  0|  10|           3|           1|
    |icmp_ln41_fu_246_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln42_fu_264_p2      |      icmp|   0|  0|   9|           3|           4|
    |select_ln41_1_fu_284_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln41_fu_270_p3    |    select|   0|  0|   3|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  57|          21|          17|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load                |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten7_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_r_load                |   9|          2|    3|          6|
    |c_fu_62                                |   9|          2|    3|          6|
    |indvar_flatten7_fu_70                  |   9|          2|    5|         10|
    |r_fu_66                                |   9|          2|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  63|         14|   23|         46|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  1|   0|    1|          0|
    |ap_done_reg            |  1|   0|    1|          0|
    |c_fu_62                |  3|   0|    3|          0|
    |indvar_flatten7_fu_70  |  5|   0|    5|          0|
    |r_fu_66                |  3|   0|    3|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 13|   0|   13|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21|  return value|
|pe_array_pe_a_pass_0_address0  |  out|    2|   ap_memory|                                    pe_array_pe_a_pass_0|         array|
|pe_array_pe_a_pass_0_ce0       |  out|    1|   ap_memory|                                    pe_array_pe_a_pass_0|         array|
|pe_array_pe_a_pass_0_we0       |  out|    1|   ap_memory|                                    pe_array_pe_a_pass_0|         array|
|pe_array_pe_a_pass_0_d0        |  out|   32|   ap_memory|                                    pe_array_pe_a_pass_0|         array|
|pe_array_pe_a_pass_1_address0  |  out|    2|   ap_memory|                                    pe_array_pe_a_pass_1|         array|
|pe_array_pe_a_pass_1_ce0       |  out|    1|   ap_memory|                                    pe_array_pe_a_pass_1|         array|
|pe_array_pe_a_pass_1_we0       |  out|    1|   ap_memory|                                    pe_array_pe_a_pass_1|         array|
|pe_array_pe_a_pass_1_d0        |  out|   32|   ap_memory|                                    pe_array_pe_a_pass_1|         array|
|pe_array_pe_a_pass_2_address0  |  out|    2|   ap_memory|                                    pe_array_pe_a_pass_2|         array|
|pe_array_pe_a_pass_2_ce0       |  out|    1|   ap_memory|                                    pe_array_pe_a_pass_2|         array|
|pe_array_pe_a_pass_2_we0       |  out|    1|   ap_memory|                                    pe_array_pe_a_pass_2|         array|
|pe_array_pe_a_pass_2_d0        |  out|   32|   ap_memory|                                    pe_array_pe_a_pass_2|         array|
|pe_array_pe_a_pass_3_address0  |  out|    2|   ap_memory|                                    pe_array_pe_a_pass_3|         array|
|pe_array_pe_a_pass_3_ce0       |  out|    1|   ap_memory|                                    pe_array_pe_a_pass_3|         array|
|pe_array_pe_a_pass_3_we0       |  out|    1|   ap_memory|                                    pe_array_pe_a_pass_3|         array|
|pe_array_pe_a_pass_3_d0        |  out|   32|   ap_memory|                                    pe_array_pe_a_pass_3|         array|
|pe_array_pe_b_pass_0_address0  |  out|    2|   ap_memory|                                    pe_array_pe_b_pass_0|         array|
|pe_array_pe_b_pass_0_ce0       |  out|    1|   ap_memory|                                    pe_array_pe_b_pass_0|         array|
|pe_array_pe_b_pass_0_we0       |  out|    1|   ap_memory|                                    pe_array_pe_b_pass_0|         array|
|pe_array_pe_b_pass_0_d0        |  out|   32|   ap_memory|                                    pe_array_pe_b_pass_0|         array|
|pe_array_pe_b_pass_1_address0  |  out|    2|   ap_memory|                                    pe_array_pe_b_pass_1|         array|
|pe_array_pe_b_pass_1_ce0       |  out|    1|   ap_memory|                                    pe_array_pe_b_pass_1|         array|
|pe_array_pe_b_pass_1_we0       |  out|    1|   ap_memory|                                    pe_array_pe_b_pass_1|         array|
|pe_array_pe_b_pass_1_d0        |  out|   32|   ap_memory|                                    pe_array_pe_b_pass_1|         array|
|pe_array_pe_b_pass_2_address0  |  out|    2|   ap_memory|                                    pe_array_pe_b_pass_2|         array|
|pe_array_pe_b_pass_2_ce0       |  out|    1|   ap_memory|                                    pe_array_pe_b_pass_2|         array|
|pe_array_pe_b_pass_2_we0       |  out|    1|   ap_memory|                                    pe_array_pe_b_pass_2|         array|
|pe_array_pe_b_pass_2_d0        |  out|   32|   ap_memory|                                    pe_array_pe_b_pass_2|         array|
|pe_array_pe_val_0_address0     |  out|    2|   ap_memory|                                       pe_array_pe_val_0|         array|
|pe_array_pe_val_0_ce0          |  out|    1|   ap_memory|                                       pe_array_pe_val_0|         array|
|pe_array_pe_val_0_we0          |  out|    1|   ap_memory|                                       pe_array_pe_val_0|         array|
|pe_array_pe_val_0_d0           |  out|   32|   ap_memory|                                       pe_array_pe_val_0|         array|
|pe_array_pe_val_1_address0     |  out|    2|   ap_memory|                                       pe_array_pe_val_1|         array|
|pe_array_pe_val_1_ce0          |  out|    1|   ap_memory|                                       pe_array_pe_val_1|         array|
|pe_array_pe_val_1_we0          |  out|    1|   ap_memory|                                       pe_array_pe_val_1|         array|
|pe_array_pe_val_1_d0           |  out|   32|   ap_memory|                                       pe_array_pe_val_1|         array|
|pe_array_pe_val_2_address0     |  out|    2|   ap_memory|                                       pe_array_pe_val_2|         array|
|pe_array_pe_val_2_ce0          |  out|    1|   ap_memory|                                       pe_array_pe_val_2|         array|
|pe_array_pe_val_2_we0          |  out|    1|   ap_memory|                                       pe_array_pe_val_2|         array|
|pe_array_pe_val_2_d0           |  out|   32|   ap_memory|                                       pe_array_pe_val_2|         array|
|pe_array_pe_val_3_address0     |  out|    2|   ap_memory|                                       pe_array_pe_val_3|         array|
|pe_array_pe_val_3_ce0          |  out|    1|   ap_memory|                                       pe_array_pe_val_3|         array|
|pe_array_pe_val_3_we0          |  out|    1|   ap_memory|                                       pe_array_pe_val_3|         array|
|pe_array_pe_val_3_d0           |  out|   32|   ap_memory|                                       pe_array_pe_val_3|         array|
+-------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 4 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 5 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten7"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %r"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %c"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i5 %indvar_flatten7" [sysArray_complex/sysArray.cpp:41]   --->   Operation 11 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.63ns)   --->   "%icmp_ln41 = icmp_eq  i5 %indvar_flatten7_load, i5 16" [sysArray_complex/sysArray.cpp:41]   --->   Operation 13 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln41 = add i5 %indvar_flatten7_load, i5 1" [sysArray_complex/sysArray.cpp:41]   --->   Operation 14 'add' 'add_ln41' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.preheader, void %_ZN8PE_ArrayIjLi4EE5resetEv.exit.exitStub" [sysArray_complex/sysArray.cpp:41]   --->   Operation 15 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_load = load i3 %c" [sysArray_complex/sysArray.cpp:42]   --->   Operation 16 'load' 'c_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_load = load i3 %r" [sysArray_complex/sysArray.cpp:41]   --->   Operation 17 'load' 'r_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_1_VITIS_LOOP_42_2_str"   --->   Operation 18 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.49ns)   --->   "%icmp_ln42 = icmp_eq  i3 %c_load, i3 4" [sysArray_complex/sysArray.cpp:42]   --->   Operation 20 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.27ns)   --->   "%select_ln41 = select i1 %icmp_ln42, i3 0, i3 %c_load" [sysArray_complex/sysArray.cpp:41]   --->   Operation 21 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.57ns)   --->   "%add_ln41_1 = add i3 %r_load, i3 1" [sysArray_complex/sysArray.cpp:41]   --->   Operation 22 'add' 'add_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.27ns)   --->   "%select_ln41_1 = select i1 %icmp_ln42, i3 %add_ln41_1, i3 %r_load" [sysArray_complex/sysArray.cpp:41]   --->   Operation 23 'select' 'select_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i3 %select_ln41_1" [sysArray_complex/sysArray.cpp:41]   --->   Operation 24 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%c_1_cast = zext i3 %select_ln41" [sysArray_complex/sysArray.cpp:41]   --->   Operation 26 'zext' 'c_1_cast' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [sysArray_complex/sysArray.cpp:42]   --->   Operation 27 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pe_array_pe_a_pass_0_addr = getelementptr i32 %pe_array_pe_a_pass_0, i64 0, i64 %c_1_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 28 'getelementptr' 'pe_array_pe_a_pass_0_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pe_array_pe_a_pass_1_addr = getelementptr i32 %pe_array_pe_a_pass_1, i64 0, i64 %c_1_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 29 'getelementptr' 'pe_array_pe_a_pass_1_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pe_array_pe_a_pass_2_addr = getelementptr i32 %pe_array_pe_a_pass_2, i64 0, i64 %c_1_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 30 'getelementptr' 'pe_array_pe_a_pass_2_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pe_array_pe_a_pass_3_addr = getelementptr i32 %pe_array_pe_a_pass_3, i64 0, i64 %c_1_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 31 'getelementptr' 'pe_array_pe_a_pass_3_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pe_array_pe_b_pass_0_addr = getelementptr i32 %pe_array_pe_b_pass_0, i64 0, i64 %c_1_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 32 'getelementptr' 'pe_array_pe_b_pass_0_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pe_array_pe_b_pass_1_addr = getelementptr i32 %pe_array_pe_b_pass_1, i64 0, i64 %c_1_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 33 'getelementptr' 'pe_array_pe_b_pass_1_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pe_array_pe_b_pass_2_addr = getelementptr i32 %pe_array_pe_b_pass_2, i64 0, i64 %c_1_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 34 'getelementptr' 'pe_array_pe_b_pass_2_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%pe_array_pe_val_0_addr = getelementptr i32 %pe_array_pe_val_0, i64 0, i64 %c_1_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 35 'getelementptr' 'pe_array_pe_val_0_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%pe_array_pe_val_1_addr = getelementptr i32 %pe_array_pe_val_1, i64 0, i64 %c_1_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 36 'getelementptr' 'pe_array_pe_val_1_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%pe_array_pe_val_2_addr = getelementptr i32 %pe_array_pe_val_2, i64 0, i64 %c_1_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 37 'getelementptr' 'pe_array_pe_val_2_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%pe_array_pe_val_3_addr = getelementptr i32 %pe_array_pe_val_3, i64 0, i64 %c_1_cast" [sysArray_complex/sysArray.cpp:43]   --->   Operation 38 'getelementptr' 'pe_array_pe_val_3_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.65ns)   --->   "%switch_ln12 = switch i2 %trunc_ln41, void %branch19, i2 0, void %branch16, i2 1, void %branch17, i2 2, void %branch18" [sysArray_complex/sysArray.cpp:12]   --->   Operation 39 'switch' 'switch_ln12' <Predicate = (!icmp_ln41)> <Delay = 0.65>
ST_1 : Operation 40 [1/1] (0.69ns)   --->   "%store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_2_addr" [sysArray_complex/sysArray.cpp:12]   --->   Operation 40 'store' 'store_ln12' <Predicate = (!icmp_ln41 & trunc_ln41 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split19152383" [sysArray_complex/sysArray.cpp:12]   --->   Operation 41 'br' 'br_ln12' <Predicate = (!icmp_ln41 & trunc_ln41 == 2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.69ns)   --->   "%store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_1_addr" [sysArray_complex/sysArray.cpp:12]   --->   Operation 42 'store' 'store_ln12' <Predicate = (!icmp_ln41 & trunc_ln41 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split19152383" [sysArray_complex/sysArray.cpp:12]   --->   Operation 43 'br' 'br_ln12' <Predicate = (!icmp_ln41 & trunc_ln41 == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.69ns)   --->   "%store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_0_addr" [sysArray_complex/sysArray.cpp:12]   --->   Operation 44 'store' 'store_ln12' <Predicate = (!icmp_ln41 & trunc_ln41 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split19152383" [sysArray_complex/sysArray.cpp:12]   --->   Operation 45 'br' 'br_ln12' <Predicate = (!icmp_ln41 & trunc_ln41 == 0)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.69ns)   --->   "%store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_3_addr" [sysArray_complex/sysArray.cpp:12]   --->   Operation 46 'store' 'store_ln12' <Predicate = (!icmp_ln41 & trunc_ln41 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split19152383" [sysArray_complex/sysArray.cpp:12]   --->   Operation 47 'br' 'br_ln12' <Predicate = (!icmp_ln41 & trunc_ln41 == 3)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.65ns)   --->   "%switch_ln13 = switch i2 %trunc_ln41, void %.split19152267499, i2 0, void %branch40, i2 1, void %branch41, i2 2, void %branch42" [sysArray_complex/sysArray.cpp:13]   --->   Operation 48 'switch' 'switch_ln13' <Predicate = (!icmp_ln41)> <Delay = 0.65>
ST_1 : Operation 49 [1/1] (0.69ns)   --->   "%store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_2_addr" [sysArray_complex/sysArray.cpp:13]   --->   Operation 49 'store' 'store_ln13' <Predicate = (!icmp_ln41 & trunc_ln41 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split19152267499" [sysArray_complex/sysArray.cpp:13]   --->   Operation 50 'br' 'br_ln13' <Predicate = (!icmp_ln41 & trunc_ln41 == 2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.69ns)   --->   "%store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_1_addr" [sysArray_complex/sysArray.cpp:13]   --->   Operation 51 'store' 'store_ln13' <Predicate = (!icmp_ln41 & trunc_ln41 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split19152267499" [sysArray_complex/sysArray.cpp:13]   --->   Operation 52 'br' 'br_ln13' <Predicate = (!icmp_ln41 & trunc_ln41 == 1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.69ns)   --->   "%store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_0_addr" [sysArray_complex/sysArray.cpp:13]   --->   Operation 53 'store' 'store_ln13' <Predicate = (!icmp_ln41 & trunc_ln41 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split19152267499" [sysArray_complex/sysArray.cpp:13]   --->   Operation 54 'br' 'br_ln13' <Predicate = (!icmp_ln41 & trunc_ln41 == 0)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.65ns)   --->   "%switch_ln14 = switch i2 %trunc_ln41, void %branch115, i2 0, void %branch112, i2 1, void %branch113, i2 2, void %branch114" [sysArray_complex/sysArray.cpp:14]   --->   Operation 55 'switch' 'switch_ln14' <Predicate = (!icmp_ln41)> <Delay = 0.65>
ST_1 : Operation 56 [1/1] (0.69ns)   --->   "%store_ln14 = store i32 0, i2 %pe_array_pe_val_2_addr" [sysArray_complex/sysArray.cpp:14]   --->   Operation 56 'store' 'store_ln14' <Predicate = (!icmp_ln41 & trunc_ln41 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19152267499634" [sysArray_complex/sysArray.cpp:14]   --->   Operation 57 'br' 'br_ln14' <Predicate = (!icmp_ln41 & trunc_ln41 == 2)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln14 = store i32 0, i2 %pe_array_pe_val_1_addr" [sysArray_complex/sysArray.cpp:14]   --->   Operation 58 'store' 'store_ln14' <Predicate = (!icmp_ln41 & trunc_ln41 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19152267499634" [sysArray_complex/sysArray.cpp:14]   --->   Operation 59 'br' 'br_ln14' <Predicate = (!icmp_ln41 & trunc_ln41 == 1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.69ns)   --->   "%store_ln14 = store i32 0, i2 %pe_array_pe_val_0_addr" [sysArray_complex/sysArray.cpp:14]   --->   Operation 60 'store' 'store_ln14' <Predicate = (!icmp_ln41 & trunc_ln41 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19152267499634" [sysArray_complex/sysArray.cpp:14]   --->   Operation 61 'br' 'br_ln14' <Predicate = (!icmp_ln41 & trunc_ln41 == 0)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.69ns)   --->   "%store_ln14 = store i32 0, i2 %pe_array_pe_val_3_addr" [sysArray_complex/sysArray.cpp:14]   --->   Operation 62 'store' 'store_ln14' <Predicate = (!icmp_ln41 & trunc_ln41 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19152267499634" [sysArray_complex/sysArray.cpp:14]   --->   Operation 63 'br' 'br_ln14' <Predicate = (!icmp_ln41 & trunc_ln41 == 3)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.57ns)   --->   "%add_ln42 = add i3 %select_ln41, i3 1" [sysArray_complex/sysArray.cpp:42]   --->   Operation 64 'add' 'add_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln41 = store i5 %add_ln41, i5 %indvar_flatten7" [sysArray_complex/sysArray.cpp:41]   --->   Operation 65 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln41 = store i3 %select_ln41_1, i3 %r" [sysArray_complex/sysArray.cpp:41]   --->   Operation 66 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln42 = store i3 %add_ln42, i3 %c" [sysArray_complex/sysArray.cpp:42]   --->   Operation 67 'store' 'store_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pe_array_pe_a_pass_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pe_array_pe_a_pass_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pe_array_pe_a_pass_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pe_array_pe_a_pass_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pe_array_pe_b_pass_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pe_array_pe_b_pass_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pe_array_pe_b_pass_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pe_array_pe_val_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pe_array_pe_val_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pe_array_pe_val_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pe_array_pe_val_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                         (alloca           ) [ 01]
r                         (alloca           ) [ 01]
indvar_flatten7           (alloca           ) [ 01]
store_ln0                 (store            ) [ 00]
store_ln0                 (store            ) [ 00]
store_ln0                 (store            ) [ 00]
br_ln0                    (br               ) [ 00]
indvar_flatten7_load      (load             ) [ 00]
specpipeline_ln0          (specpipeline     ) [ 00]
icmp_ln41                 (icmp             ) [ 01]
add_ln41                  (add              ) [ 00]
br_ln41                   (br               ) [ 00]
c_load                    (load             ) [ 00]
r_load                    (load             ) [ 00]
specloopname_ln0          (specloopname     ) [ 00]
empty                     (speclooptripcount) [ 00]
icmp_ln42                 (icmp             ) [ 00]
select_ln41               (select           ) [ 00]
add_ln41_1                (add              ) [ 00]
select_ln41_1             (select           ) [ 00]
trunc_ln41                (trunc            ) [ 01]
specpipeline_ln0          (specpipeline     ) [ 00]
c_1_cast                  (zext             ) [ 00]
specloopname_ln42         (specloopname     ) [ 00]
pe_array_pe_a_pass_0_addr (getelementptr    ) [ 00]
pe_array_pe_a_pass_1_addr (getelementptr    ) [ 00]
pe_array_pe_a_pass_2_addr (getelementptr    ) [ 00]
pe_array_pe_a_pass_3_addr (getelementptr    ) [ 00]
pe_array_pe_b_pass_0_addr (getelementptr    ) [ 00]
pe_array_pe_b_pass_1_addr (getelementptr    ) [ 00]
pe_array_pe_b_pass_2_addr (getelementptr    ) [ 00]
pe_array_pe_val_0_addr    (getelementptr    ) [ 00]
pe_array_pe_val_1_addr    (getelementptr    ) [ 00]
pe_array_pe_val_2_addr    (getelementptr    ) [ 00]
pe_array_pe_val_3_addr    (getelementptr    ) [ 00]
switch_ln12               (switch           ) [ 00]
store_ln12                (store            ) [ 00]
br_ln12                   (br               ) [ 00]
store_ln12                (store            ) [ 00]
br_ln12                   (br               ) [ 00]
store_ln12                (store            ) [ 00]
br_ln12                   (br               ) [ 00]
store_ln12                (store            ) [ 00]
br_ln12                   (br               ) [ 00]
switch_ln13               (switch           ) [ 00]
store_ln13                (store            ) [ 00]
br_ln13                   (br               ) [ 00]
store_ln13                (store            ) [ 00]
br_ln13                   (br               ) [ 00]
store_ln13                (store            ) [ 00]
br_ln13                   (br               ) [ 00]
switch_ln14               (switch           ) [ 00]
store_ln14                (store            ) [ 00]
br_ln14                   (br               ) [ 00]
store_ln14                (store            ) [ 00]
br_ln14                   (br               ) [ 00]
store_ln14                (store            ) [ 00]
br_ln14                   (br               ) [ 00]
store_ln14                (store            ) [ 00]
br_ln14                   (br               ) [ 00]
add_ln42                  (add              ) [ 00]
store_ln41                (store            ) [ 00]
store_ln41                (store            ) [ 00]
store_ln42                (store            ) [ 00]
br_ln0                    (br               ) [ 00]
ret_ln0                   (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pe_array_pe_a_pass_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_array_pe_a_pass_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pe_array_pe_a_pass_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_array_pe_a_pass_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pe_array_pe_a_pass_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_array_pe_a_pass_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pe_array_pe_a_pass_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_array_pe_a_pass_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pe_array_pe_b_pass_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_array_pe_b_pass_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pe_array_pe_b_pass_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_array_pe_b_pass_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pe_array_pe_b_pass_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_array_pe_b_pass_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pe_array_pe_val_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_array_pe_val_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pe_array_pe_val_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_array_pe_val_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pe_array_pe_val_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_array_pe_val_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pe_array_pe_val_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_array_pe_val_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_41_1_VITIS_LOOP_42_2_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="c_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="r_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten7_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="pe_array_pe_a_pass_0_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="3" slack="0"/>
<pin id="78" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pe_array_pe_a_pass_0_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="pe_array_pe_a_pass_1_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="3" slack="0"/>
<pin id="85" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pe_array_pe_a_pass_1_addr/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="pe_array_pe_a_pass_2_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="3" slack="0"/>
<pin id="92" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pe_array_pe_a_pass_2_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="pe_array_pe_a_pass_3_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="3" slack="0"/>
<pin id="99" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pe_array_pe_a_pass_3_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="pe_array_pe_b_pass_0_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="3" slack="0"/>
<pin id="106" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pe_array_pe_b_pass_0_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="pe_array_pe_b_pass_1_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="3" slack="0"/>
<pin id="113" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pe_array_pe_b_pass_1_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="pe_array_pe_b_pass_2_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pe_array_pe_b_pass_2_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="pe_array_pe_val_0_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pe_array_pe_val_0_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="pe_array_pe_val_1_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pe_array_pe_val_1_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="pe_array_pe_val_2_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pe_array_pe_val_2_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="pe_array_pe_val_3_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pe_array_pe_val_3_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln12_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln12_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln12_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln12_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln13_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln13_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln13_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln14_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln14_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln14_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln14_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln0_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="5" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln0_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="3" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="indvar_flatten7_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln41_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="5" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln41_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="c_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="r_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln42_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln41_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln41_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln41_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_1/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln41_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="c_1_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_1_cast/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln42_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln41_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln41_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln42_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="0" index="1" bw="3" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="332" class="1005" name="c_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="339" class="1005" name="r_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="346" class="1005" name="indvar_flatten7_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="54" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="54" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="54" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="54" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="54" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="54" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="54" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="54" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="54" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="54" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="88" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="81" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="74" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="95" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="116" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="109" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="102" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="137" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="130" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="123" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="144" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="243" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="243" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="48" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="258" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="261" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="264" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="261" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="270" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="307"><net_src comp="296" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="308"><net_src comp="296" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="309"><net_src comp="296" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="310"><net_src comp="296" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="315"><net_src comp="270" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="50" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="252" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="284" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="311" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="62" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="342"><net_src comp="66" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="349"><net_src comp="70" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="317" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pe_array_pe_a_pass_0 | {1 }
	Port: pe_array_pe_a_pass_1 | {1 }
	Port: pe_array_pe_a_pass_2 | {1 }
	Port: pe_array_pe_a_pass_3 | {1 }
	Port: pe_array_pe_b_pass_0 | {1 }
	Port: pe_array_pe_b_pass_1 | {1 }
	Port: pe_array_pe_b_pass_2 | {1 }
	Port: pe_array_pe_val_0 | {1 }
	Port: pe_array_pe_val_1 | {1 }
	Port: pe_array_pe_val_2 | {1 }
	Port: pe_array_pe_val_3 | {1 }
 - Input state : 
	Port: Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 : pe_array_pe_a_pass_0 | {}
	Port: Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 : pe_array_pe_a_pass_1 | {}
	Port: Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 : pe_array_pe_a_pass_2 | {}
	Port: Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 : pe_array_pe_a_pass_3 | {}
	Port: Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 : pe_array_pe_b_pass_0 | {}
	Port: Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 : pe_array_pe_b_pass_1 | {}
	Port: Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 : pe_array_pe_b_pass_2 | {}
	Port: Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 : pe_array_pe_val_0 | {}
	Port: Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 : pe_array_pe_val_1 | {}
	Port: Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 : pe_array_pe_val_2 | {}
	Port: Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 : pe_array_pe_val_3 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten7_load : 1
		icmp_ln41 : 2
		add_ln41 : 2
		br_ln41 : 3
		c_load : 1
		r_load : 1
		icmp_ln42 : 2
		select_ln41 : 3
		add_ln41_1 : 2
		select_ln41_1 : 3
		trunc_ln41 : 4
		c_1_cast : 4
		pe_array_pe_a_pass_0_addr : 5
		pe_array_pe_a_pass_1_addr : 5
		pe_array_pe_a_pass_2_addr : 5
		pe_array_pe_a_pass_3_addr : 5
		pe_array_pe_b_pass_0_addr : 5
		pe_array_pe_b_pass_1_addr : 5
		pe_array_pe_b_pass_2_addr : 5
		pe_array_pe_val_0_addr : 5
		pe_array_pe_val_1_addr : 5
		pe_array_pe_val_2_addr : 5
		pe_array_pe_val_3_addr : 5
		switch_ln12 : 5
		store_ln12 : 6
		store_ln12 : 6
		store_ln12 : 6
		store_ln12 : 6
		switch_ln13 : 5
		store_ln13 : 6
		store_ln13 : 6
		store_ln13 : 6
		switch_ln14 : 5
		store_ln14 : 6
		store_ln14 : 6
		store_ln14 : 6
		store_ln14 : 6
		add_ln42 : 4
		store_ln41 : 3
		store_ln41 : 4
		store_ln42 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    add_ln41_fu_252   |    0    |    12   |
|    add   |   add_ln41_1_fu_278  |    0    |    10   |
|          |    add_ln42_fu_311   |    0    |    10   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln41_fu_246   |    0    |    9    |
|          |   icmp_ln42_fu_264   |    0    |    8    |
|----------|----------------------|---------|---------|
|  select  |  select_ln41_fu_270  |    0    |    3    |
|          | select_ln41_1_fu_284 |    0    |    3    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln41_fu_292  |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |    c_1_cast_fu_296   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    55   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       c_reg_332       |    3   |
|indvar_flatten7_reg_346|    5   |
|       r_reg_339       |    3   |
+-----------------------+--------+
|         Total         |   11   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   55   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   11   |    -   |
+-----------+--------+--------+
|   Total   |   11   |   55   |
+-----------+--------+--------+
