
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tput_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010b0 <.init>:
  4010b0:	stp	x29, x30, [sp, #-16]!
  4010b4:	mov	x29, sp
  4010b8:	bl	401420 <tigetstr@plt+0x60>
  4010bc:	ldp	x29, x30, [sp], #16
  4010c0:	ret

Disassembly of section .plt:

00000000004010d0 <strlen@plt-0x20>:
  4010d0:	stp	x16, x30, [sp, #-16]!
  4010d4:	adrp	x16, 413000 <tigetstr@plt+0x11c40>
  4010d8:	ldr	x17, [x16, #4088]
  4010dc:	add	x16, x16, #0xff8
  4010e0:	br	x17
  4010e4:	nop
  4010e8:	nop
  4010ec:	nop

00000000004010f0 <strlen@plt>:
  4010f0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4010f4:	ldr	x17, [x16]
  4010f8:	add	x16, x16, #0x0
  4010fc:	br	x17

0000000000401100 <fputs@plt>:
  401100:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401104:	ldr	x17, [x16, #8]
  401108:	add	x16, x16, #0x8
  40110c:	br	x17

0000000000401110 <exit@plt>:
  401110:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401114:	ldr	x17, [x16, #16]
  401118:	add	x16, x16, #0x10
  40111c:	br	x17

0000000000401120 <setupterm@plt>:
  401120:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401124:	ldr	x17, [x16, #24]
  401128:	add	x16, x16, #0x18
  40112c:	br	x17

0000000000401130 <tputs@plt>:
  401130:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401134:	ldr	x17, [x16, #32]
  401138:	add	x16, x16, #0x20
  40113c:	br	x17

0000000000401140 <putp@plt>:
  401140:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401144:	ldr	x17, [x16, #40]
  401148:	add	x16, x16, #0x28
  40114c:	br	x17

0000000000401150 <putc@plt>:
  401150:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401154:	ldr	x17, [x16, #48]
  401158:	add	x16, x16, #0x30
  40115c:	br	x17

0000000000401160 <fputc@plt>:
  401160:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401164:	ldr	x17, [x16, #56]
  401168:	add	x16, x16, #0x38
  40116c:	br	x17

0000000000401170 <curses_version@plt>:
  401170:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401174:	ldr	x17, [x16, #64]
  401178:	add	x16, x16, #0x40
  40117c:	br	x17

0000000000401180 <tcgetattr@plt>:
  401180:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401184:	ldr	x17, [x16, #72]
  401188:	add	x16, x16, #0x48
  40118c:	br	x17

0000000000401190 <fileno@plt>:
  401190:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401194:	ldr	x17, [x16, #80]
  401198:	add	x16, x16, #0x50
  40119c:	br	x17

00000000004011a0 <fclose@plt>:
  4011a0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011a4:	ldr	x17, [x16, #88]
  4011a8:	add	x16, x16, #0x58
  4011ac:	br	x17

00000000004011b0 <fopen@plt>:
  4011b0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011b4:	ldr	x17, [x16, #96]
  4011b8:	add	x16, x16, #0x60
  4011bc:	br	x17

00000000004011c0 <open@plt>:
  4011c0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011c4:	ldr	x17, [x16, #104]
  4011c8:	add	x16, x16, #0x68
  4011cc:	br	x17

00000000004011d0 <tparm@plt>:
  4011d0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011d4:	ldr	x17, [x16, #112]
  4011d8:	add	x16, x16, #0x70
  4011dc:	br	x17

00000000004011e0 <strncmp@plt>:
  4011e0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011e4:	ldr	x17, [x16, #120]
  4011e8:	add	x16, x16, #0x78
  4011ec:	br	x17

00000000004011f0 <__libc_start_main@plt>:
  4011f0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011f4:	ldr	x17, [x16, #128]
  4011f8:	add	x16, x16, #0x80
  4011fc:	br	x17

0000000000401200 <tigetflag@plt>:
  401200:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401204:	ldr	x17, [x16, #136]
  401208:	add	x16, x16, #0x88
  40120c:	br	x17

0000000000401210 <_nc_tparm_analyze@plt>:
  401210:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401214:	ldr	x17, [x16, #144]
  401218:	add	x16, x16, #0x90
  40121c:	br	x17

0000000000401220 <getopt@plt>:
  401220:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401224:	ldr	x17, [x16, #152]
  401228:	add	x16, x16, #0x98
  40122c:	br	x17

0000000000401230 <use_tioctl@plt>:
  401230:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401234:	ldr	x17, [x16, #160]
  401238:	add	x16, x16, #0xa0
  40123c:	br	x17

0000000000401240 <system@plt>:
  401240:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401244:	ldr	x17, [x16, #168]
  401248:	add	x16, x16, #0xa8
  40124c:	br	x17

0000000000401250 <strerror@plt>:
  401250:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401254:	ldr	x17, [x16, #176]
  401258:	add	x16, x16, #0xb0
  40125c:	br	x17

0000000000401260 <__gmon_start__@plt>:
  401260:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401264:	ldr	x17, [x16, #184]
  401268:	add	x16, x16, #0xb8
  40126c:	br	x17

0000000000401270 <abort@plt>:
  401270:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401274:	ldr	x17, [x16, #192]
  401278:	add	x16, x16, #0xc0
  40127c:	br	x17

0000000000401280 <puts@plt>:
  401280:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401284:	ldr	x17, [x16, #200]
  401288:	add	x16, x16, #0xc8
  40128c:	br	x17

0000000000401290 <memcmp@plt>:
  401290:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401294:	ldr	x17, [x16, #208]
  401298:	add	x16, x16, #0xd0
  40129c:	br	x17

00000000004012a0 <strcmp@plt>:
  4012a0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012a4:	ldr	x17, [x16, #216]
  4012a8:	add	x16, x16, #0xd8
  4012ac:	br	x17

00000000004012b0 <__ctype_b_loc@plt>:
  4012b0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012b4:	ldr	x17, [x16, #224]
  4012b8:	add	x16, x16, #0xe0
  4012bc:	br	x17

00000000004012c0 <strtol@plt>:
  4012c0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012c4:	ldr	x17, [x16, #232]
  4012c8:	add	x16, x16, #0xe8
  4012cc:	br	x17

00000000004012d0 <fread@plt>:
  4012d0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012d4:	ldr	x17, [x16, #240]
  4012d8:	add	x16, x16, #0xf0
  4012dc:	br	x17

00000000004012e0 <longname@plt>:
  4012e0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012e4:	ldr	x17, [x16, #248]
  4012e8:	add	x16, x16, #0xf8
  4012ec:	br	x17

00000000004012f0 <_nc_rootname@plt>:
  4012f0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012f4:	ldr	x17, [x16, #256]
  4012f8:	add	x16, x16, #0x100
  4012fc:	br	x17

0000000000401300 <fwrite@plt>:
  401300:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401304:	ldr	x17, [x16, #264]
  401308:	add	x16, x16, #0x108
  40130c:	br	x17

0000000000401310 <fflush@plt>:
  401310:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401314:	ldr	x17, [x16, #272]
  401318:	add	x16, x16, #0x110
  40131c:	br	x17

0000000000401320 <tcsetattr@plt>:
  401320:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401324:	ldr	x17, [x16, #280]
  401328:	add	x16, x16, #0x118
  40132c:	br	x17

0000000000401330 <use_env@plt>:
  401330:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401334:	ldr	x17, [x16, #288]
  401338:	add	x16, x16, #0x120
  40133c:	br	x17

0000000000401340 <vfprintf@plt>:
  401340:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401344:	ldr	x17, [x16, #296]
  401348:	add	x16, x16, #0x128
  40134c:	br	x17

0000000000401350 <printf@plt>:
  401350:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401354:	ldr	x17, [x16, #304]
  401358:	add	x16, x16, #0x130
  40135c:	br	x17

0000000000401360 <__errno_location@plt>:
  401360:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401364:	ldr	x17, [x16, #312]
  401368:	add	x16, x16, #0x138
  40136c:	br	x17

0000000000401370 <getenv@plt>:
  401370:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401374:	ldr	x17, [x16, #320]
  401378:	add	x16, x16, #0x140
  40137c:	br	x17

0000000000401380 <tigetnum@plt>:
  401380:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401384:	ldr	x17, [x16, #328]
  401388:	add	x16, x16, #0x148
  40138c:	br	x17

0000000000401390 <fprintf@plt>:
  401390:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401394:	ldr	x17, [x16, #336]
  401398:	add	x16, x16, #0x150
  40139c:	br	x17

00000000004013a0 <fgets@plt>:
  4013a0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4013a4:	ldr	x17, [x16, #344]
  4013a8:	add	x16, x16, #0x158
  4013ac:	br	x17

00000000004013b0 <ioctl@plt>:
  4013b0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4013b4:	ldr	x17, [x16, #352]
  4013b8:	add	x16, x16, #0x160
  4013bc:	br	x17

00000000004013c0 <tigetstr@plt>:
  4013c0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4013c4:	ldr	x17, [x16, #360]
  4013c8:	add	x16, x16, #0x168
  4013cc:	br	x17

Disassembly of section .text:

00000000004013d0 <.text>:
  4013d0:	mov	x29, #0x0                   	// #0
  4013d4:	mov	x30, #0x0                   	// #0
  4013d8:	mov	x5, x0
  4013dc:	ldr	x1, [sp]
  4013e0:	add	x2, sp, #0x8
  4013e4:	mov	x6, sp
  4013e8:	movz	x0, #0x0, lsl #48
  4013ec:	movk	x0, #0x0, lsl #32
  4013f0:	movk	x0, #0x40, lsl #16
  4013f4:	movk	x0, #0x1b50
  4013f8:	movz	x3, #0x0, lsl #48
  4013fc:	movk	x3, #0x0, lsl #32
  401400:	movk	x3, #0x40, lsl #16
  401404:	movk	x3, #0x2ec0
  401408:	movz	x4, #0x0, lsl #48
  40140c:	movk	x4, #0x0, lsl #32
  401410:	movk	x4, #0x40, lsl #16
  401414:	movk	x4, #0x2f40
  401418:	bl	4011f0 <__libc_start_main@plt>
  40141c:	bl	401270 <abort@plt>
  401420:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  401424:	ldr	x0, [x0, #4048]
  401428:	cbz	x0, 401430 <tigetstr@plt+0x70>
  40142c:	b	401260 <__gmon_start__@plt>
  401430:	ret
  401434:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  401438:	add	x0, x0, #0x1a0
  40143c:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  401440:	add	x1, x1, #0x1a0
  401444:	cmp	x0, x1
  401448:	b.eq	40147c <tigetstr@plt+0xbc>  // b.none
  40144c:	stp	x29, x30, [sp, #-32]!
  401450:	mov	x29, sp
  401454:	adrp	x0, 402000 <tigetstr@plt+0xc40>
  401458:	ldr	x0, [x0, #3936]
  40145c:	str	x0, [sp, #24]
  401460:	mov	x1, x0
  401464:	cbz	x1, 401474 <tigetstr@plt+0xb4>
  401468:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  40146c:	add	x0, x0, #0x1a0
  401470:	blr	x1
  401474:	ldp	x29, x30, [sp], #32
  401478:	ret
  40147c:	ret
  401480:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  401484:	add	x0, x0, #0x1a0
  401488:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  40148c:	add	x1, x1, #0x1a0
  401490:	sub	x0, x0, x1
  401494:	lsr	x1, x0, #63
  401498:	add	x0, x1, x0, asr #3
  40149c:	cmp	xzr, x0, asr #1
  4014a0:	b.eq	4014d8 <tigetstr@plt+0x118>  // b.none
  4014a4:	stp	x29, x30, [sp, #-32]!
  4014a8:	mov	x29, sp
  4014ac:	asr	x1, x0, #1
  4014b0:	adrp	x0, 402000 <tigetstr@plt+0xc40>
  4014b4:	ldr	x0, [x0, #3944]
  4014b8:	str	x0, [sp, #24]
  4014bc:	mov	x2, x0
  4014c0:	cbz	x2, 4014d0 <tigetstr@plt+0x110>
  4014c4:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  4014c8:	add	x0, x0, #0x1a0
  4014cc:	blr	x2
  4014d0:	ldp	x29, x30, [sp], #32
  4014d4:	ret
  4014d8:	ret
  4014dc:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  4014e0:	ldrb	w0, [x0, #416]
  4014e4:	cbnz	w0, 401508 <tigetstr@plt+0x148>
  4014e8:	stp	x29, x30, [sp, #-16]!
  4014ec:	mov	x29, sp
  4014f0:	bl	401434 <tigetstr@plt+0x74>
  4014f4:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  4014f8:	mov	w1, #0x1                   	// #1
  4014fc:	strb	w1, [x0, #416]
  401500:	ldp	x29, x30, [sp], #16
  401504:	ret
  401508:	ret
  40150c:	stp	x29, x30, [sp, #-16]!
  401510:	mov	x29, sp
  401514:	bl	401480 <tigetstr@plt+0xc0>
  401518:	ldp	x29, x30, [sp], #16
  40151c:	ret
  401520:	stp	x29, x30, [sp, #-48]!
  401524:	mov	x29, sp
  401528:	stp	x19, x20, [sp, #16]
  40152c:	str	x21, [sp, #32]
  401530:	mov	x20, x0
  401534:	ands	w21, w1, #0xff
  401538:	b.ne	4015fc <tigetstr@plt+0x23c>  // b.any
  40153c:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  401540:	add	x1, x1, #0x180
  401544:	bl	402c70 <tigetstr@plt+0x18b0>
  401548:	and	w1, w0, #0xff
  40154c:	adrp	x2, 414000 <tigetstr@plt+0x12c40>
  401550:	strb	w0, [x2, #426]
  401554:	mov	x19, x20
  401558:	cbz	w1, 401568 <tigetstr@plt+0x1a8>
  40155c:	adrp	x19, 414000 <tigetstr@plt+0x12c40>
  401560:	add	x19, x19, #0x180
  401564:	cbnz	w21, 401624 <tigetstr@plt+0x264>
  401568:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  40156c:	add	x1, x1, #0x180
  401570:	add	x1, x1, #0x10
  401574:	mov	x0, x20
  401578:	bl	402c70 <tigetstr@plt+0x18b0>
  40157c:	and	w1, w0, #0xff
  401580:	adrp	x2, 414000 <tigetstr@plt+0x12c40>
  401584:	strb	w0, [x2, #425]
  401588:	cbnz	w1, 40159c <tigetstr@plt+0x1dc>
  40158c:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  401590:	add	x1, x1, #0x180
  401594:	add	x1, x1, #0x8
  401598:	b	4015ac <tigetstr@plt+0x1ec>
  40159c:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  4015a0:	add	x1, x1, #0x180
  4015a4:	add	x19, x1, #0x10
  4015a8:	add	x1, x1, #0x8
  4015ac:	mov	x0, x20
  4015b0:	bl	402c70 <tigetstr@plt+0x18b0>
  4015b4:	ands	w1, w0, #0xff
  4015b8:	adrp	x2, 414000 <tigetstr@plt+0x12c40>
  4015bc:	strb	w0, [x2, #424]
  4015c0:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  4015c4:	add	x0, x0, #0x180
  4015c8:	add	x0, x0, #0x8
  4015cc:	csel	x19, x0, x19, ne  // ne = any
  4015d0:	mov	x0, x19
  4015d4:	ldp	x19, x20, [sp, #16]
  4015d8:	ldr	x21, [sp, #32]
  4015dc:	ldp	x29, x30, [sp], #48
  4015e0:	ret
  4015e4:	adrp	x19, 414000 <tigetstr@plt+0x12c40>
  4015e8:	add	x19, x19, #0x180
  4015ec:	add	x19, x19, #0x10
  4015f0:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  4015f4:	add	x1, x1, #0xf70
  4015f8:	b	4015ac <tigetstr@plt+0x1ec>
  4015fc:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  401600:	add	x1, x1, #0xf80
  401604:	bl	402c70 <tigetstr@plt+0x18b0>
  401608:	and	w1, w0, #0xff
  40160c:	adrp	x2, 414000 <tigetstr@plt+0x12c40>
  401610:	strb	w0, [x2, #426]
  401614:	mov	x19, x20
  401618:	cbz	w1, 401564 <tigetstr@plt+0x1a4>
  40161c:	adrp	x19, 414000 <tigetstr@plt+0x12c40>
  401620:	add	x19, x19, #0x180
  401624:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  401628:	add	x1, x1, #0xf78
  40162c:	mov	x0, x20
  401630:	bl	402c70 <tigetstr@plt+0x18b0>
  401634:	and	w1, w0, #0xff
  401638:	adrp	x2, 414000 <tigetstr@plt+0x12c40>
  40163c:	strb	w0, [x2, #425]
  401640:	cbnz	w1, 4015e4 <tigetstr@plt+0x224>
  401644:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  401648:	add	x1, x1, #0xf70
  40164c:	b	4015ac <tigetstr@plt+0x1ec>
  401650:	stp	x29, x30, [sp, #-288]!
  401654:	mov	x29, sp
  401658:	stp	x19, x20, [sp, #16]
  40165c:	str	x21, [sp, #32]
  401660:	mov	w20, w0
  401664:	mov	x21, x1
  401668:	str	x2, [sp, #240]
  40166c:	str	x3, [sp, #248]
  401670:	str	x4, [sp, #256]
  401674:	str	x5, [sp, #264]
  401678:	str	x6, [sp, #272]
  40167c:	str	x7, [sp, #280]
  401680:	str	q0, [sp, #112]
  401684:	str	q1, [sp, #128]
  401688:	str	q2, [sp, #144]
  40168c:	str	q3, [sp, #160]
  401690:	str	q4, [sp, #176]
  401694:	str	q5, [sp, #192]
  401698:	str	q6, [sp, #208]
  40169c:	str	q7, [sp, #224]
  4016a0:	add	x0, sp, #0x120
  4016a4:	str	x0, [sp, #80]
  4016a8:	str	x0, [sp, #88]
  4016ac:	add	x0, sp, #0xf0
  4016b0:	str	x0, [sp, #96]
  4016b4:	mov	w0, #0xffffffd0            	// #-48
  4016b8:	str	w0, [sp, #104]
  4016bc:	mov	w0, #0xffffff80            	// #-128
  4016c0:	str	w0, [sp, #108]
  4016c4:	adrp	x19, 413000 <tigetstr@plt+0x11c40>
  4016c8:	ldr	x19, [x19, #4008]
  4016cc:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  4016d0:	ldr	x2, [x0, #432]
  4016d4:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  4016d8:	add	x1, x1, #0xf88
  4016dc:	ldr	x0, [x19]
  4016e0:	bl	401390 <fprintf@plt>
  4016e4:	ldp	x0, x1, [sp, #80]
  4016e8:	stp	x0, x1, [sp, #48]
  4016ec:	ldp	x0, x1, [sp, #96]
  4016f0:	stp	x0, x1, [sp, #64]
  4016f4:	add	x2, sp, #0x30
  4016f8:	mov	x1, x21
  4016fc:	ldr	x0, [x19]
  401700:	bl	401340 <vfprintf@plt>
  401704:	ldr	x1, [x19]
  401708:	mov	w0, #0xa                   	// #10
  40170c:	bl	401160 <fputc@plt>
  401710:	mov	w0, w20
  401714:	bl	401110 <exit@plt>
  401718:	stp	x29, x30, [sp, #-32]!
  40171c:	mov	x29, sp
  401720:	str	x19, [sp, #16]
  401724:	adrp	x19, 413000 <tigetstr@plt+0x11c40>
  401728:	ldr	x19, [x19, #4008]
  40172c:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  401730:	ldr	x2, [x0, #432]
  401734:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  401738:	add	x1, x1, #0xf90
  40173c:	ldr	x0, [x19]
  401740:	bl	401390 <fprintf@plt>
  401744:	ldr	x3, [x19]
  401748:	mov	x2, #0x176                 	// #374
  40174c:	mov	x1, #0x1                   	// #1
  401750:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  401754:	add	x0, x0, #0x48
  401758:	bl	401300 <fwrite@plt>
  40175c:	mov	w0, #0x2                   	// #2
  401760:	bl	401110 <exit@plt>
  401764:	sub	sp, sp, #0x150
  401768:	stp	x29, x30, [sp, #16]
  40176c:	add	x29, sp, #0x10
  401770:	stp	x19, x20, [sp, #32]
  401774:	stp	x21, x22, [sp, #48]
  401778:	stp	x23, x24, [sp, #64]
  40177c:	stp	x25, x26, [sp, #80]
  401780:	mov	w20, w0
  401784:	mov	x19, x1
  401788:	and	w24, w2, #0xff
  40178c:	mov	w23, w3
  401790:	mov	x26, x4
  401794:	mov	w1, #0x0                   	// #0
  401798:	ldr	x0, [x4]
  40179c:	bl	401520 <tigetstr@plt+0x160>
  4017a0:	mov	x21, x0
  4017a4:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  4017a8:	ldrb	w0, [x0, #425]
  4017ac:	cbnz	w0, 401808 <tigetstr@plt+0x448>
  4017b0:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  4017b4:	ldrb	w0, [x0, #426]
  4017b8:	cbnz	w0, 4018a8 <tigetstr@plt+0x4e8>
  4017bc:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  4017c0:	add	x1, x1, #0xfb0
  4017c4:	mov	x0, x21
  4017c8:	bl	4012a0 <strcmp@plt>
  4017cc:	mov	w19, w0
  4017d0:	cbz	w0, 4018cc <tigetstr@plt+0x50c>
  4017d4:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  4017d8:	add	x1, x1, #0xf70
  4017dc:	mov	x0, x21
  4017e0:	bl	4012a0 <strcmp@plt>
  4017e4:	mov	w19, w0
  4017e8:	cbz	w0, 4018e4 <tigetstr@plt+0x524>
  4017ec:	mov	x0, x21
  4017f0:	bl	401200 <tigetflag@plt>
  4017f4:	cmn	w0, #0x1
  4017f8:	b.eq	4018fc <tigetstr@plt+0x53c>  // b.none
  4017fc:	cmp	w0, #0x0
  401800:	cset	w19, eq  // eq = none
  401804:	b	401888 <tigetstr@plt+0x4c8>
  401808:	mov	w2, #0x0                   	// #0
  40180c:	mov	w1, #0x1                   	// #1
  401810:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  401814:	ldr	x0, [x0, #4032]
  401818:	ldr	x0, [x0]
  40181c:	bl	402ad0 <tigetstr@plt+0x1710>
  401820:	mov	x1, x19
  401824:	mov	w0, w20
  401828:	bl	4022ec <tigetstr@plt+0xf2c>
  40182c:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  401830:	ldr	x0, [x0, #4064]
  401834:	ldr	x0, [x0]
  401838:	ldr	x2, [x0, #24]
  40183c:	add	x1, x2, #0x4
  401840:	mov	w0, w20
  401844:	bl	402b78 <tigetstr@plt+0x17b8>
  401848:	mov	w3, #0xffffffff            	// #-1
  40184c:	mov	w2, w3
  401850:	mov	w1, w3
  401854:	mov	x0, x19
  401858:	bl	402470 <tigetstr@plt+0x10b0>
  40185c:	mov	x0, x19
  401860:	bl	40254c <tigetstr@plt+0x118c>
  401864:	add	x1, sp, #0x100
  401868:	mov	w0, w20
  40186c:	bl	4025c4 <tigetstr@plt+0x1204>
  401870:	and	w0, w0, #0xff
  401874:	cbnz	w0, 4018c4 <tigetstr@plt+0x504>
  401878:	mov	x1, x19
  40187c:	add	x0, sp, #0x100
  401880:	bl	402e78 <tigetstr@plt+0x1ab8>
  401884:	mov	w19, #0x0                   	// #0
  401888:	mov	w0, w19
  40188c:	ldp	x19, x20, [sp, #32]
  401890:	ldp	x21, x22, [sp, #48]
  401894:	ldp	x23, x24, [sp, #64]
  401898:	ldp	x25, x26, [sp, #80]
  40189c:	ldp	x29, x30, [sp, #16]
  4018a0:	add	sp, sp, #0x150
  4018a4:	ret
  4018a8:	mov	w2, #0x1                   	// #1
  4018ac:	mov	w1, #0x0                   	// #0
  4018b0:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  4018b4:	ldr	x0, [x0, #4032]
  4018b8:	ldr	x0, [x0]
  4018bc:	bl	402ad0 <tigetstr@plt+0x1710>
  4018c0:	b	40182c <tigetstr@plt+0x46c>
  4018c4:	bl	402ae8 <tigetstr@plt+0x1728>
  4018c8:	b	401878 <tigetstr@plt+0x4b8>
  4018cc:	bl	4012e0 <longname@plt>
  4018d0:	adrp	x1, 413000 <tigetstr@plt+0x11c40>
  4018d4:	ldr	x1, [x1, #4032]
  4018d8:	ldr	x1, [x1]
  4018dc:	bl	401100 <fputs@plt>
  4018e0:	b	401888 <tigetstr@plt+0x4c8>
  4018e4:	mov	w0, w24
  4018e8:	bl	401f04 <tigetstr@plt+0xb44>
  4018ec:	cmn	w0, #0x1
  4018f0:	mov	w0, #0x2                   	// #2
  4018f4:	csel	w19, w19, w0, ne  // ne = any
  4018f8:	b	401888 <tigetstr@plt+0x4c8>
  4018fc:	mov	x0, x21
  401900:	bl	401380 <tigetnum@plt>
  401904:	cmn	w0, #0x2
  401908:	b.eq	401924 <tigetstr@plt+0x564>  // b.none
  40190c:	mov	w1, w0
  401910:	adrp	x0, 402000 <tigetstr@plt+0xc40>
  401914:	add	x0, x0, #0xfc0
  401918:	bl	401350 <printf@plt>
  40191c:	mov	w19, #0x0                   	// #0
  401920:	b	401888 <tigetstr@plt+0x4c8>
  401924:	mov	x0, x21
  401928:	bl	4013c0 <tigetstr@plt>
  40192c:	mov	x20, x0
  401930:	cmn	x0, #0x1
  401934:	b.eq	401968 <tigetstr@plt+0x5a8>  // b.none
  401938:	sub	x0, x0, #0x1
  40193c:	mov	w19, #0x1                   	// #1
  401940:	cmn	x0, #0x3
  401944:	b.hi	401888 <tigetstr@plt+0x4c8>  // b.pmore
  401948:	cmp	w23, w19
  40194c:	b.le	401b24 <tigetstr@plt+0x764>
  401950:	add	x24, sp, #0xb0
  401954:	mov	x19, #0x2                   	// #2
  401958:	sub	x26, x26, #0x8
  40195c:	add	x25, sp, #0x100
  401960:	add	x22, sp, #0x68
  401964:	b	401998 <tigetstr@plt+0x5d8>
  401968:	mov	x2, x21
  40196c:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  401970:	add	x1, x1, #0xfc8
  401974:	mov	w0, #0x4                   	// #4
  401978:	bl	401650 <tigetstr@plt+0x290>
  40197c:	str	xzr, [x1, #8]
  401980:	mov	w1, w19
  401984:	add	x24, x24, #0x8
  401988:	cmp	w23, w19
  40198c:	add	x19, x19, #0x1
  401990:	ccmp	w1, #0x8, #0x0, gt
  401994:	b.gt	4019d0 <tigetstr@plt+0x610>
  401998:	str	xzr, [sp, #104]
  40199c:	ldr	x0, [x26, x19, lsl #3]
  4019a0:	add	x1, x25, x19, lsl #3
  4019a4:	stur	x0, [x1, #-8]
  4019a8:	mov	w2, #0x0                   	// #0
  4019ac:	mov	x1, x22
  4019b0:	bl	4012c0 <strtol@plt>
  4019b4:	mov	x1, x24
  4019b8:	str	x0, [x24, #8]
  4019bc:	ldr	x0, [sp, #104]
  4019c0:	cbz	x0, 40197c <tigetstr@plt+0x5bc>
  4019c4:	ldrb	w0, [x0]
  4019c8:	cbz	w0, 401980 <tigetstr@plt+0x5c0>
  4019cc:	b	40197c <tigetstr@plt+0x5bc>
  4019d0:	cmp	w23, #0x9
  4019d4:	b.gt	401a1c <tigetstr@plt+0x65c>
  4019d8:	add	w0, w23, #0x1
  4019dc:	sxtw	x0, w0
  4019e0:	sxtw	x3, w23
  4019e4:	add	x3, x3, #0x2
  4019e8:	mov	w1, #0x9                   	// #9
  4019ec:	sub	w23, w1, w23
  4019f0:	add	x3, x3, x23
  4019f4:	add	x5, sp, #0xb0
  4019f8:	add	x4, sp, #0x100
  4019fc:	lsl	x1, x0, #3
  401a00:	add	x2, x1, x5
  401a04:	stur	xzr, [x2, #-8]
  401a08:	add	x1, x1, x4
  401a0c:	stur	xzr, [x1, #-8]
  401a10:	add	x0, x0, #0x1
  401a14:	cmp	x3, x0
  401a18:	b.ne	4019fc <tigetstr@plt+0x63c>  // b.any
  401a1c:	mov	x0, x21
  401a20:	bl	402c04 <tigetstr@plt+0x1844>
  401a24:	cmp	w0, #0x1
  401a28:	b.eq	401b10 <tigetstr@plt+0x750>  // b.none
  401a2c:	cmp	w0, #0x2
  401a30:	b.eq	401b34 <tigetstr@plt+0x774>  // b.none
  401a34:	add	x2, sp, #0x64
  401a38:	add	x1, sp, #0x68
  401a3c:	mov	x0, x20
  401a40:	bl	401210 <_nc_tparm_analyze@plt>
  401a44:	ldr	x0, [sp, #104]
  401a48:	cmp	x0, #0x0
  401a4c:	ldr	x1, [sp, #264]
  401a50:	ldr	x0, [sp, #184]
  401a54:	csel	x1, x1, x0, ne  // ne = any
  401a58:	ldr	x0, [sp, #112]
  401a5c:	cmp	x0, #0x0
  401a60:	ldr	x2, [sp, #272]
  401a64:	ldr	x0, [sp, #192]
  401a68:	csel	x2, x2, x0, ne  // ne = any
  401a6c:	ldr	x0, [sp, #120]
  401a70:	cmp	x0, #0x0
  401a74:	ldr	x3, [sp, #280]
  401a78:	ldr	x0, [sp, #200]
  401a7c:	csel	x3, x3, x0, ne  // ne = any
  401a80:	ldr	x0, [sp, #128]
  401a84:	cmp	x0, #0x0
  401a88:	ldr	x4, [sp, #288]
  401a8c:	ldr	x0, [sp, #208]
  401a90:	csel	x4, x4, x0, ne  // ne = any
  401a94:	ldr	x0, [sp, #136]
  401a98:	cmp	x0, #0x0
  401a9c:	ldr	x5, [sp, #296]
  401aa0:	ldr	x0, [sp, #216]
  401aa4:	csel	x5, x5, x0, ne  // ne = any
  401aa8:	ldr	x0, [sp, #144]
  401aac:	cmp	x0, #0x0
  401ab0:	ldr	x6, [sp, #304]
  401ab4:	ldr	x0, [sp, #224]
  401ab8:	csel	x6, x6, x0, ne  // ne = any
  401abc:	ldr	x0, [sp, #152]
  401ac0:	cmp	x0, #0x0
  401ac4:	ldr	x7, [sp, #312]
  401ac8:	ldr	x0, [sp, #232]
  401acc:	csel	x7, x7, x0, ne  // ne = any
  401ad0:	ldr	x0, [sp, #160]
  401ad4:	cmp	x0, #0x0
  401ad8:	ldr	x0, [sp, #320]
  401adc:	ldr	x8, [sp, #240]
  401ae0:	csel	x0, x0, x8, ne  // ne = any
  401ae4:	ldr	x8, [sp, #168]
  401ae8:	cmp	x8, #0x0
  401aec:	ldr	x8, [sp, #328]
  401af0:	ldr	x9, [sp, #248]
  401af4:	csel	x8, x8, x9, ne  // ne = any
  401af8:	str	x8, [sp, #8]
  401afc:	str	x0, [sp]
  401b00:	mov	x0, x20
  401b04:	bl	4011d0 <tparm@plt>
  401b08:	mov	x20, x0
  401b0c:	b	401b24 <tigetstr@plt+0x764>
  401b10:	ldr	x2, [sp, #272]
  401b14:	ldr	x1, [sp, #184]
  401b18:	mov	x0, x20
  401b1c:	bl	4011d0 <tparm@plt>
  401b20:	mov	x20, x0
  401b24:	mov	x0, x20
  401b28:	bl	401140 <putp@plt>
  401b2c:	mov	w19, #0x0                   	// #0
  401b30:	b	401888 <tigetstr@plt+0x4c8>
  401b34:	ldr	x3, [sp, #280]
  401b38:	ldr	x2, [sp, #272]
  401b3c:	ldr	x1, [sp, #184]
  401b40:	mov	x0, x20
  401b44:	bl	4011d0 <tparm@plt>
  401b48:	mov	x20, x0
  401b4c:	b	401b24 <tigetstr@plt+0x764>
  401b50:	mov	x12, #0x2130                	// #8496
  401b54:	sub	sp, sp, x12
  401b58:	stp	x29, x30, [sp]
  401b5c:	mov	x29, sp
  401b60:	stp	x19, x20, [sp, #16]
  401b64:	stp	x21, x22, [sp, #32]
  401b68:	stp	x23, x24, [sp, #48]
  401b6c:	stp	x25, x26, [sp, #64]
  401b70:	str	x27, [sp, #80]
  401b74:	mov	w20, w0
  401b78:	mov	x19, x1
  401b7c:	ldr	x0, [x1]
  401b80:	bl	4012f0 <_nc_rootname@plt>
  401b84:	mov	w1, #0x1                   	// #1
  401b88:	bl	401520 <tigetstr@plt+0x160>
  401b8c:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  401b90:	str	x0, [x1, #432]
  401b94:	adrp	x0, 402000 <tigetstr@plt+0xc40>
  401b98:	add	x0, x0, #0xff0
  401b9c:	bl	401370 <getenv@plt>
  401ba0:	mov	x22, x0
  401ba4:	mov	w24, #0x0                   	// #0
  401ba8:	mov	w26, #0x1                   	// #1
  401bac:	adrp	x21, 402000 <tigetstr@plt+0xc40>
  401bb0:	add	x21, x21, #0xff8
  401bb4:	mov	w25, w26
  401bb8:	mov	w27, #0x0                   	// #0
  401bbc:	adrp	x23, 413000 <tigetstr@plt+0x11c40>
  401bc0:	ldr	x23, [x23, #4016]
  401bc4:	b	401bd4 <tigetstr@plt+0x814>
  401bc8:	cmp	w0, #0x78
  401bcc:	b.ne	401c30 <tigetstr@plt+0x870>  // b.any
  401bd0:	mov	w24, w25
  401bd4:	mov	x2, x21
  401bd8:	mov	x1, x19
  401bdc:	mov	w0, w20
  401be0:	bl	401220 <getopt@plt>
  401be4:	cmn	w0, #0x1
  401be8:	b.eq	401c3c <tigetstr@plt+0x87c>  // b.none
  401bec:	cmp	w0, #0x56
  401bf0:	b.eq	401c20 <tigetstr@plt+0x860>  // b.none
  401bf4:	b.gt	401bc8 <tigetstr@plt+0x808>
  401bf8:	cmp	w0, #0x53
  401bfc:	b.eq	401c34 <tigetstr@plt+0x874>  // b.none
  401c00:	cmp	w0, #0x54
  401c04:	b.ne	401c30 <tigetstr@plt+0x870>  // b.any
  401c08:	mov	w0, #0x0                   	// #0
  401c0c:	bl	401330 <use_env@plt>
  401c10:	mov	w0, #0x1                   	// #1
  401c14:	bl	401230 <use_tioctl@plt>
  401c18:	ldr	x22, [x23]
  401c1c:	b	401bd4 <tigetstr@plt+0x814>
  401c20:	bl	401170 <curses_version@plt>
  401c24:	bl	401280 <puts@plt>
  401c28:	mov	w0, #0x0                   	// #0
  401c2c:	bl	401110 <exit@plt>
  401c30:	bl	401718 <tigetstr@plt+0x358>
  401c34:	mov	w26, w27
  401c38:	b	401bd4 <tigetstr@plt+0x814>
  401c3c:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  401c40:	ldrb	w21, [x0, #424]
  401c44:	cbnz	w21, 401e28 <tigetstr@plt+0xa68>
  401c48:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  401c4c:	ldrb	w0, [x0, #425]
  401c50:	cbnz	w0, 401e34 <tigetstr@plt+0xa74>
  401c54:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  401c58:	ldrb	w21, [x0, #426]
  401c5c:	cbz	w21, 401e84 <tigetstr@plt+0xac4>
  401c60:	cbnz	w21, 401e34 <tigetstr@plt+0xa74>
  401c64:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  401c68:	ldr	x0, [x0, #4024]
  401c6c:	ldr	w0, [x0]
  401c70:	sub	w20, w20, w0
  401c74:	add	x19, x19, w0, sxtw #3
  401c78:	mov	w25, #0x0                   	// #0
  401c7c:	b	401c9c <tigetstr@plt+0x8dc>
  401c80:	mov	w21, #0x1                   	// #1
  401c84:	sub	w20, w20, w1
  401c88:	add	x19, x19, w1, sxtw #3
  401c8c:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  401c90:	ldr	x0, [x0, #432]
  401c94:	str	x0, [x19]
  401c98:	mov	w25, #0x1                   	// #1
  401c9c:	cbz	x22, 401ca8 <tigetstr@plt+0x8e8>
  401ca0:	ldrb	w0, [x22]
  401ca4:	cbnz	w0, 401cb8 <tigetstr@plt+0x8f8>
  401ca8:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  401cac:	add	x1, x1, #0x0
  401cb0:	mov	w0, #0x2                   	// #2
  401cb4:	bl	401650 <tigetstr@plt+0x290>
  401cb8:	mov	w1, w21
  401cbc:	add	x0, sp, #0xe8
  401cc0:	bl	402d38 <tigetstr@plt+0x1978>
  401cc4:	mov	w23, w0
  401cc8:	add	x2, sp, #0x2, lsl #12
  401ccc:	add	x2, x2, #0x12c
  401cd0:	mov	w1, w0
  401cd4:	mov	x0, x22
  401cd8:	bl	401120 <setupterm@plt>
  401cdc:	cbz	w0, 401cec <tigetstr@plt+0x92c>
  401ce0:	ldr	w0, [sp, #8492]
  401ce4:	cmp	w0, #0x0
  401ce8:	b.le	401d08 <tigetstr@plt+0x948>
  401cec:	cbz	w26, 401de0 <tigetstr@plt+0xa20>
  401cf0:	cmp	w20, #0x0
  401cf4:	cset	w0, le
  401cf8:	eor	w25, w25, #0x1
  401cfc:	tst	w0, w25
  401d00:	b.eq	401d1c <tigetstr@plt+0x95c>  // b.none
  401d04:	bl	401718 <tigetstr@plt+0x358>
  401d08:	mov	x2, x22
  401d0c:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  401d10:	add	x1, x1, #0x28
  401d14:	mov	w0, #0x3                   	// #3
  401d18:	bl	401650 <tigetstr@plt+0x290>
  401d1c:	mov	x4, x19
  401d20:	mov	w3, w20
  401d24:	mov	w2, w24
  401d28:	add	x1, sp, #0xe8
  401d2c:	mov	w0, w23
  401d30:	bl	401764 <tigetstr@plt+0x3a4>
  401d34:	bl	401110 <exit@plt>
  401d38:	cmp	x1, x20
  401d3c:	b.eq	401d48 <tigetstr@plt+0x988>  // b.none
  401d40:	ldurb	w0, [x1, #-1]
  401d44:	cbnz	w0, 401d5c <tigetstr@plt+0x99c>
  401d48:	add	w3, w2, #0x1
  401d4c:	str	x1, [x21, w2, sxtw #3]
  401d50:	cmp	w3, #0xe
  401d54:	b.gt	401d7c <tigetstr@plt+0x9bc>
  401d58:	mov	w2, w3
  401d5c:	ldrb	w19, [x1, #1]!
  401d60:	cbz	w19, 401d78 <tigetstr@plt+0x9b8>
  401d64:	and	x19, x19, #0xff
  401d68:	ldrh	w0, [x4, x19, lsl #1]
  401d6c:	tbz	w0, #13, 401d38 <tigetstr@plt+0x978>
  401d70:	strb	wzr, [x1]
  401d74:	b	401d5c <tigetstr@plt+0x99c>
  401d78:	mov	w3, w2
  401d7c:	str	xzr, [x21, w3, sxtw #3]
  401d80:	cbnz	w3, 401db4 <tigetstr@plt+0x9f4>
  401d84:	ldr	x2, [x22]
  401d88:	mov	w1, w25
  401d8c:	mov	x0, x20
  401d90:	bl	4013a0 <fgets@plt>
  401d94:	cbz	x0, 401e00 <tigetstr@plt+0xa40>
  401d98:	ldrb	w19, [sp, #296]
  401d9c:	cbz	w19, 401d84 <tigetstr@plt+0x9c4>
  401da0:	bl	4012b0 <__ctype_b_loc@plt>
  401da4:	ldr	x4, [x0]
  401da8:	add	x1, sp, #0x128
  401dac:	mov	w2, #0x0                   	// #0
  401db0:	b	401d64 <tigetstr@plt+0x9a4>
  401db4:	mov	x4, x21
  401db8:	mov	w2, w24
  401dbc:	mov	x1, x27
  401dc0:	mov	w0, w23
  401dc4:	bl	401764 <tigetstr@plt+0x3a4>
  401dc8:	cbz	w0, 401d84 <tigetstr@plt+0x9c4>
  401dcc:	cmp	w26, #0x0
  401dd0:	mov	w0, #0x4                   	// #4
  401dd4:	csel	w26, w26, w0, ne  // ne = any
  401dd8:	add	w26, w26, #0x1
  401ddc:	b	401d84 <tigetstr@plt+0x9c4>
  401de0:	mov	w26, #0x0                   	// #0
  401de4:	adrp	x22, 413000 <tigetstr@plt+0x11c40>
  401de8:	ldr	x22, [x22, #4040]
  401dec:	add	x20, sp, #0x128
  401df0:	mov	w25, #0x2000                	// #8192
  401df4:	add	x21, sp, #0x68
  401df8:	add	x27, sp, #0xe8
  401dfc:	b	401d84 <tigetstr@plt+0x9c4>
  401e00:	mov	w0, w26
  401e04:	bl	401110 <exit@plt>
  401e08:	cbz	w21, 401e20 <tigetstr@plt+0xa60>
  401e0c:	sub	w1, w23, #0x1
  401e10:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  401e14:	ldr	x0, [x0, #4024]
  401e18:	str	w1, [x0]
  401e1c:	b	401c84 <tigetstr@plt+0x8c4>
  401e20:	mov	w21, #0x1                   	// #1
  401e24:	b	401c64 <tigetstr@plt+0x8a4>
  401e28:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  401e2c:	ldrb	w0, [x0, #425]
  401e30:	cbz	w0, 401e78 <tigetstr@plt+0xab8>
  401e34:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  401e38:	ldr	x0, [x0, #4024]
  401e3c:	ldr	w2, [x0]
  401e40:	sub	w1, w2, #0x1
  401e44:	str	w1, [x0]
  401e48:	cmp	w2, w20
  401e4c:	b.lt	401c80 <tigetstr@plt+0x8c0>  // b.tstop
  401e50:	mov	w21, #0x1                   	// #1
  401e54:	b	401c8c <tigetstr@plt+0x8cc>
  401e58:	cbz	w21, 401c64 <tigetstr@plt+0x8a4>
  401e5c:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  401e60:	ldr	x0, [x0, #4024]
  401e64:	ldr	w1, [x0]
  401e68:	sub	w1, w1, #0x1
  401e6c:	str	w1, [x0]
  401e70:	mov	w21, #0x0                   	// #0
  401e74:	b	401c8c <tigetstr@plt+0x8cc>
  401e78:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  401e7c:	ldrb	w0, [x0, #426]
  401e80:	cbnz	w0, 401e34 <tigetstr@plt+0xa74>
  401e84:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  401e88:	ldr	x0, [x0, #4024]
  401e8c:	ldr	w23, [x0]
  401e90:	cmp	w23, w20
  401e94:	b.ge	401e58 <tigetstr@plt+0xa98>  // b.tcont
  401e98:	ldr	x25, [x19, w23, sxtw #3]
  401e9c:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  401ea0:	add	x1, x1, #0xf78
  401ea4:	mov	x0, x25
  401ea8:	bl	4012a0 <strcmp@plt>
  401eac:	cbz	w0, 401e08 <tigetstr@plt+0xa48>
  401eb0:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  401eb4:	add	x1, x1, #0xf80
  401eb8:	mov	x0, x25
  401ebc:	bl	4012a0 <strcmp@plt>
  401ec0:	cbz	w0, 401e08 <tigetstr@plt+0xa48>
  401ec4:	cbz	w21, 401c64 <tigetstr@plt+0x8a4>
  401ec8:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  401ecc:	ldr	x0, [x0, #4024]
  401ed0:	ldr	w1, [x0]
  401ed4:	sub	w1, w1, #0x1
  401ed8:	str	w1, [x0]
  401edc:	mov	w21, #0x0                   	// #0
  401ee0:	b	401c84 <tigetstr@plt+0x8c4>
  401ee4:	stp	x29, x30, [sp, #-16]!
  401ee8:	mov	x29, sp
  401eec:	adrp	x1, 413000 <tigetstr@plt+0x11c40>
  401ef0:	ldr	x1, [x1, #4032]
  401ef4:	ldr	x1, [x1]
  401ef8:	bl	401150 <putc@plt>
  401efc:	ldp	x29, x30, [sp], #16
  401f00:	ret
  401f04:	stp	x29, x30, [sp, #-32]!
  401f08:	mov	x29, sp
  401f0c:	stp	x19, x20, [sp, #16]
  401f10:	and	w20, w0, #0xff
  401f14:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  401f18:	ldr	x0, [x0, #4064]
  401f1c:	ldr	x0, [x0]
  401f20:	ldr	x1, [x0, #24]
  401f24:	ldrsh	w2, [x1, #4]
  401f28:	ldrh	w1, [x1, #4]
  401f2c:	cmp	w2, #0x0
  401f30:	csinc	w1, w1, wzr, gt
  401f34:	ldr	x0, [x0, #32]
  401f38:	adrp	x2, 401000 <strlen@plt-0xf0>
  401f3c:	add	x2, x2, #0xee4
  401f40:	sxth	w1, w1
  401f44:	ldr	x0, [x0, #40]
  401f48:	bl	401130 <tputs@plt>
  401f4c:	mov	w19, w0
  401f50:	cbz	w20, 401f64 <tigetstr@plt+0xba4>
  401f54:	mov	w0, w19
  401f58:	ldp	x19, x20, [sp, #16]
  401f5c:	ldp	x29, x30, [sp], #32
  401f60:	ret
  401f64:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  401f68:	add	x0, x0, #0x1c0
  401f6c:	bl	4013c0 <tigetstr@plt>
  401f70:	cbz	x0, 401f54 <tigetstr@plt+0xb94>
  401f74:	adrp	x1, 413000 <tigetstr@plt+0x11c40>
  401f78:	ldr	x1, [x1, #4064]
  401f7c:	ldr	x1, [x1]
  401f80:	ldr	x1, [x1, #24]
  401f84:	ldrsh	w2, [x1, #4]
  401f88:	ldrh	w1, [x1, #4]
  401f8c:	cmp	w2, #0x0
  401f90:	csinc	w1, w1, wzr, gt
  401f94:	adrp	x2, 401000 <strlen@plt-0xf0>
  401f98:	add	x2, x2, #0xee4
  401f9c:	sxth	w1, w1
  401fa0:	bl	401130 <tputs@plt>
  401fa4:	b	401f54 <tigetstr@plt+0xb94>
  401fa8:	stp	x29, x30, [sp, #-16]!
  401fac:	mov	x29, sp
  401fb0:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  401fb4:	ldr	x1, [x1, #440]
  401fb8:	bl	401150 <putc@plt>
  401fbc:	ldp	x29, x30, [sp], #16
  401fc0:	ret
  401fc4:	sub	x1, x0, #0x1
  401fc8:	cmn	x1, #0x3
  401fcc:	b.ls	401fd8 <tigetstr@plt+0xc18>  // b.plast
  401fd0:	mov	w0, #0x0                   	// #0
  401fd4:	ret
  401fd8:	stp	x29, x30, [sp, #-16]!
  401fdc:	mov	x29, sp
  401fe0:	adrp	x2, 401000 <strlen@plt-0xf0>
  401fe4:	add	x2, x2, #0xfa8
  401fe8:	mov	w1, #0x0                   	// #0
  401fec:	bl	401130 <tputs@plt>
  401ff0:	mov	w0, #0x1                   	// #1
  401ff4:	ldp	x29, x30, [sp], #16
  401ff8:	ret
  401ffc:	stp	x29, x30, [sp, #-16]!
  402000:	mov	x29, sp
  402004:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402008:	ldr	x0, [x0, #4064]
  40200c:	ldr	x0, [x0]
  402010:	ldr	x0, [x0, #32]
  402014:	ldr	x0, [x0, #16]
  402018:	sub	x1, x0, #0x1
  40201c:	cmn	x1, #0x3
  402020:	b.hi	402034 <tigetstr@plt+0xc74>  // b.pmore
  402024:	bl	401fc4 <tigetstr@plt+0xc04>
  402028:	mov	w0, #0x1                   	// #1
  40202c:	ldp	x29, x30, [sp], #16
  402030:	ret
  402034:	mov	w0, #0xd                   	// #13
  402038:	bl	401fa8 <tigetstr@plt+0xbe8>
  40203c:	b	402028 <tigetstr@plt+0xc68>
  402040:	stp	x29, x30, [sp, #-48]!
  402044:	mov	x29, sp
  402048:	stp	x19, x20, [sp, #16]
  40204c:	stp	x21, x22, [sp, #32]
  402050:	mov	x19, x0
  402054:	bl	401360 <__errno_location@plt>
  402058:	ldr	w20, [x0]
  40205c:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402060:	ldr	x0, [x0, #4008]
  402064:	ldr	x21, [x0]
  402068:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  40206c:	ldr	x0, [x0, #4056]
  402070:	ldr	x22, [x0]
  402074:	mov	w0, w20
  402078:	bl	401250 <strerror@plt>
  40207c:	mov	x4, x0
  402080:	mov	x3, x19
  402084:	mov	x2, x22
  402088:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  40208c:	add	x1, x1, #0x1c8
  402090:	mov	x0, x21
  402094:	bl	401390 <fprintf@plt>
  402098:	bl	402d00 <tigetstr@plt+0x1940>
  40209c:	adrp	x19, 414000 <tigetstr@plt+0x12c40>
  4020a0:	ldr	x1, [x19, #440]
  4020a4:	mov	w0, #0xa                   	// #10
  4020a8:	bl	401160 <fputc@plt>
  4020ac:	ldr	x0, [x19, #440]
  4020b0:	bl	401310 <fflush@plt>
  4020b4:	add	w0, w20, #0x4
  4020b8:	bl	401110 <exit@plt>
  4020bc:	mov	x12, #0x2060                	// #8288
  4020c0:	sub	sp, sp, x12
  4020c4:	stp	x29, x30, [sp]
  4020c8:	mov	x29, sp
  4020cc:	stp	x23, x24, [sp, #48]
  4020d0:	cbz	x0, 402190 <tigetstr@plt+0xdd0>
  4020d4:	stp	x19, x20, [sp, #16]
  4020d8:	stp	x21, x22, [sp, #32]
  4020dc:	stp	x25, x26, [sp, #64]
  4020e0:	str	x27, [sp, #80]
  4020e4:	mov	x27, x0
  4020e8:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  4020ec:	add	x1, x1, #0x1d8
  4020f0:	bl	4011b0 <fopen@plt>
  4020f4:	mov	x22, x0
  4020f8:	mov	w23, #0x0                   	// #0
  4020fc:	cbz	x0, 402158 <tigetstr@plt+0xd98>
  402100:	add	x21, sp, #0x60
  402104:	mov	x24, #0x2000                	// #8192
  402108:	mov	x20, #0x1                   	// #1
  40210c:	adrp	x26, 414000 <tigetstr@plt+0x12c40>
  402110:	mov	w25, #0x1                   	// #1
  402114:	mov	x3, x22
  402118:	mov	x2, x24
  40211c:	mov	x1, x20
  402120:	mov	x0, x21
  402124:	bl	4012d0 <fread@plt>
  402128:	mov	x19, x0
  40212c:	cbz	x0, 402160 <tigetstr@plt+0xda0>
  402130:	ldr	x3, [x26, #440]
  402134:	mov	x2, x19
  402138:	mov	x1, x20
  40213c:	mov	x0, x21
  402140:	bl	401300 <fwrite@plt>
  402144:	mov	w23, w25
  402148:	cmp	x0, x19
  40214c:	b.eq	402114 <tigetstr@plt+0xd54>  // b.none
  402150:	mov	x0, x27
  402154:	bl	402040 <tigetstr@plt+0xc80>
  402158:	mov	x0, x27
  40215c:	bl	402040 <tigetstr@plt+0xc80>
  402160:	mov	x0, x22
  402164:	bl	4011a0 <fclose@plt>
  402168:	ldp	x19, x20, [sp, #16]
  40216c:	ldp	x21, x22, [sp, #32]
  402170:	ldp	x25, x26, [sp, #64]
  402174:	ldr	x27, [sp, #80]
  402178:	mov	w0, w23
  40217c:	ldp	x23, x24, [sp, #48]
  402180:	ldp	x29, x30, [sp]
  402184:	mov	x12, #0x2060                	// #8288
  402188:	add	sp, sp, x12
  40218c:	ret
  402190:	mov	w23, #0x0                   	// #0
  402194:	b	402178 <tigetstr@plt+0xdb8>
  402198:	stp	x29, x30, [sp, #-32]!
  40219c:	mov	x29, sp
  4021a0:	str	x19, [sp, #16]
  4021a4:	sxtw	x3, w3
  4021a8:	add	x1, x1, x3
  4021ac:	ldrb	w19, [x1, #17]
  4021b0:	add	x3, x0, x3
  4021b4:	ldrb	w0, [x3, #17]
  4021b8:	cmp	w19, w0
  4021bc:	ccmp	w0, w4, #0x0, eq  // eq = none
  4021c0:	b.eq	402270 <tigetstr@plt+0xeb0>  // b.none
  4021c4:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  4021c8:	add	x1, x1, #0x1e8
  4021cc:	adrp	x3, 403000 <tigetstr@plt+0x1c40>
  4021d0:	add	x3, x3, #0x1e0
  4021d4:	cmp	w19, w0
  4021d8:	csel	x3, x3, x1, eq  // eq = none
  4021dc:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  4021e0:	add	x1, x1, #0x1f0
  4021e4:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  4021e8:	ldr	x0, [x0, #4008]
  4021ec:	ldr	x0, [x0]
  4021f0:	bl	401390 <fprintf@plt>
  4021f4:	cbz	w19, 402250 <tigetstr@plt+0xe90>
  4021f8:	cmp	w19, #0x7f
  4021fc:	b.eq	40227c <tigetstr@plt+0xebc>  // b.none
  402200:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402204:	ldr	x0, [x0, #4064]
  402208:	ldr	x0, [x0]
  40220c:	ldr	x0, [x0, #32]
  402210:	ldr	x0, [x0, #440]
  402214:	cbz	x0, 402224 <tigetstr@plt+0xe64>
  402218:	ldrb	w1, [x0]
  40221c:	cmp	w1, w19
  402220:	b.eq	4022a0 <tigetstr@plt+0xee0>  // b.none
  402224:	cmp	w19, #0x1f
  402228:	b.hi	4022cc <tigetstr@plt+0xf0c>  // b.pmore
  40222c:	eor	w2, w19, #0x40
  402230:	mov	w3, w2
  402234:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402238:	add	x1, x1, #0x220
  40223c:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402240:	ldr	x0, [x0, #4008]
  402244:	ldr	x0, [x0]
  402248:	bl	401390 <fprintf@plt>
  40224c:	b	402270 <tigetstr@plt+0xeb0>
  402250:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402254:	ldr	x0, [x0, #4008]
  402258:	ldr	x3, [x0]
  40225c:	mov	x2, #0x7                   	// #7
  402260:	mov	x1, #0x1                   	// #1
  402264:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  402268:	add	x0, x0, #0x1f8
  40226c:	bl	401300 <fwrite@plt>
  402270:	ldr	x19, [sp, #16]
  402274:	ldp	x29, x30, [sp], #32
  402278:	ret
  40227c:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402280:	ldr	x0, [x0, #4008]
  402284:	ldr	x3, [x0]
  402288:	mov	x2, #0x8                   	// #8
  40228c:	mov	x1, #0x1                   	// #1
  402290:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  402294:	add	x0, x0, #0x200
  402298:	bl	401300 <fwrite@plt>
  40229c:	b	402270 <tigetstr@plt+0xeb0>
  4022a0:	ldrb	w0, [x0, #1]
  4022a4:	cbnz	w0, 402224 <tigetstr@plt+0xe64>
  4022a8:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  4022ac:	ldr	x0, [x0, #4008]
  4022b0:	ldr	x3, [x0]
  4022b4:	mov	x2, #0xb                   	// #11
  4022b8:	mov	x1, #0x1                   	// #1
  4022bc:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  4022c0:	add	x0, x0, #0x210
  4022c4:	bl	401300 <fwrite@plt>
  4022c8:	b	402270 <tigetstr@plt+0xeb0>
  4022cc:	mov	w2, w19
  4022d0:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  4022d4:	add	x1, x1, #0x238
  4022d8:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  4022dc:	ldr	x0, [x0, #4008]
  4022e0:	ldr	x0, [x0]
  4022e4:	bl	401390 <fprintf@plt>
  4022e8:	b	402270 <tigetstr@plt+0xeb0>
  4022ec:	stp	x29, x30, [sp, #-32]!
  4022f0:	mov	x29, sp
  4022f4:	stp	x19, x20, [sp, #16]
  4022f8:	mov	w20, w0
  4022fc:	mov	x19, x1
  402300:	bl	401180 <tcgetattr@plt>
  402304:	ldrb	w0, [x19, #30]
  402308:	cmp	w0, #0x0
  40230c:	mov	w1, #0xf                   	// #15
  402310:	csel	w0, w0, w1, ne  // ne = any
  402314:	strb	w0, [x19, #30]
  402318:	ldrb	w0, [x19, #21]
  40231c:	cmp	w0, #0x0
  402320:	mov	w1, #0x4                   	// #4
  402324:	csel	w0, w0, w1, ne  // ne = any
  402328:	strb	w0, [x19, #21]
  40232c:	ldrb	w0, [x19, #19]
  402330:	cmp	w0, #0x0
  402334:	mov	w1, #0x7f                  	// #127
  402338:	csel	w0, w0, w1, ne  // ne = any
  40233c:	strb	w0, [x19, #19]
  402340:	ldrb	w0, [x19, #17]
  402344:	cmp	w0, #0x0
  402348:	mov	w1, #0x3                   	// #3
  40234c:	csel	w0, w0, w1, ne  // ne = any
  402350:	strb	w0, [x19, #17]
  402354:	ldrb	w0, [x19, #20]
  402358:	cmp	w0, #0x0
  40235c:	mov	w1, #0x15                  	// #21
  402360:	csel	w0, w0, w1, ne  // ne = any
  402364:	strb	w0, [x19, #20]
  402368:	ldrb	w0, [x19, #32]
  40236c:	cmp	w0, #0x0
  402370:	mov	w1, #0x16                  	// #22
  402374:	csel	w0, w0, w1, ne  // ne = any
  402378:	strb	w0, [x19, #32]
  40237c:	ldrb	w0, [x19, #18]
  402380:	cmp	w0, #0x0
  402384:	mov	w1, #0x1c                  	// #28
  402388:	csel	w0, w0, w1, ne  // ne = any
  40238c:	strb	w0, [x19, #18]
  402390:	ldrb	w0, [x19, #29]
  402394:	cmp	w0, #0x0
  402398:	mov	w1, #0x12                  	// #18
  40239c:	csel	w0, w0, w1, ne  // ne = any
  4023a0:	strb	w0, [x19, #29]
  4023a4:	ldrb	w0, [x19, #25]
  4023a8:	cmp	w0, #0x0
  4023ac:	mov	w1, #0x11                  	// #17
  4023b0:	csel	w0, w0, w1, ne  // ne = any
  4023b4:	strb	w0, [x19, #25]
  4023b8:	ldrb	w0, [x19, #26]
  4023bc:	cmp	w0, #0x0
  4023c0:	mov	w1, #0x13                  	// #19
  4023c4:	csel	w0, w0, w1, ne  // ne = any
  4023c8:	strb	w0, [x19, #26]
  4023cc:	ldrb	w0, [x19, #27]
  4023d0:	cmp	w0, #0x0
  4023d4:	mov	w1, #0x1a                  	// #26
  4023d8:	csel	w0, w0, w1, ne  // ne = any
  4023dc:	strb	w0, [x19, #27]
  4023e0:	ldrb	w0, [x19, #31]
  4023e4:	cmp	w0, #0x0
  4023e8:	mov	w1, #0x17                  	// #23
  4023ec:	csel	w0, w0, w1, ne  // ne = any
  4023f0:	strb	w0, [x19, #31]
  4023f4:	ldr	w0, [x19]
  4023f8:	mov	w1, #0xffffe506            	// #-6906
  4023fc:	and	w0, w0, w1
  402400:	mov	w1, #0x2506                	// #9478
  402404:	orr	w0, w0, w1
  402408:	str	w0, [x19]
  40240c:	ldr	w1, [x19, #4]
  402410:	mov	w0, #0xffff0005            	// #-65531
  402414:	and	w1, w1, w0
  402418:	mov	w0, #0x5                   	// #5
  40241c:	orr	w1, w1, w0
  402420:	str	w1, [x19, #4]
  402424:	ldr	w1, [x19, #8]
  402428:	mov	w0, #0xfffff48f            	// #-2929
  40242c:	and	w1, w1, w0
  402430:	mov	w0, #0xb0                  	// #176
  402434:	orr	w1, w1, w0
  402438:	str	w1, [x19, #8]
  40243c:	ldr	w1, [x19, #12]
  402440:	mov	w0, #0xfffffe3b            	// #-453
  402444:	and	w1, w1, w0
  402448:	mov	w0, #0xa3b                 	// #2619
  40244c:	orr	w1, w1, w0
  402450:	str	w1, [x19, #12]
  402454:	mov	x2, x19
  402458:	mov	w1, #0x1                   	// #1
  40245c:	mov	w0, w20
  402460:	bl	401320 <tcsetattr@plt>
  402464:	ldp	x19, x20, [sp, #16]
  402468:	ldp	x29, x30, [sp], #32
  40246c:	ret
  402470:	stp	x29, x30, [sp, #-48]!
  402474:	mov	x29, sp
  402478:	stp	x19, x20, [sp, #16]
  40247c:	stp	x21, x22, [sp, #32]
  402480:	mov	x19, x0
  402484:	mov	w21, w2
  402488:	mov	w20, w3
  40248c:	ldrb	w0, [x0, #19]
  402490:	cmp	w0, #0x0
  402494:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  402498:	b.lt	4024a8 <tigetstr@plt+0x10e8>  // b.tstop
  40249c:	tbnz	w1, #31, 4024f8 <tigetstr@plt+0x1138>
  4024a0:	and	w1, w1, #0xff
  4024a4:	strb	w1, [x19, #19]
  4024a8:	ldrb	w0, [x19, #17]
  4024ac:	cmp	w0, #0x0
  4024b0:	ccmp	w21, #0x0, #0x0, ne  // ne = any
  4024b4:	b.lt	4024c8 <tigetstr@plt+0x1108>  // b.tstop
  4024b8:	cmp	w21, #0x0
  4024bc:	mov	w0, #0x3                   	// #3
  4024c0:	csel	w21, w21, w0, ge  // ge = tcont
  4024c4:	strb	w21, [x19, #17]
  4024c8:	ldrb	w0, [x19, #20]
  4024cc:	cmp	w0, #0x0
  4024d0:	ccmp	w20, #0x0, #0x0, ne  // ne = any
  4024d4:	b.lt	4024e8 <tigetstr@plt+0x1128>  // b.tstop
  4024d8:	cmp	w20, #0x0
  4024dc:	mov	w0, #0x15                  	// #21
  4024e0:	csel	w20, w20, w0, ge  // ge = tcont
  4024e4:	strb	w20, [x19, #20]
  4024e8:	ldp	x19, x20, [sp, #16]
  4024ec:	ldp	x21, x22, [sp, #32]
  4024f0:	ldp	x29, x30, [sp], #48
  4024f4:	ret
  4024f8:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  4024fc:	ldr	x0, [x0, #4064]
  402500:	ldr	x0, [x0]
  402504:	ldr	x1, [x0, #16]
  402508:	ldrb	w2, [x1, #15]
  40250c:	mov	w1, #0x7f                  	// #127
  402510:	cbz	w2, 40253c <tigetstr@plt+0x117c>
  402514:	ldr	x0, [x0, #32]
  402518:	ldr	x22, [x0, #440]
  40251c:	sub	x0, x22, #0x1
  402520:	cmn	x0, #0x3
  402524:	b.hi	40253c <tigetstr@plt+0x117c>  // b.pmore
  402528:	mov	x0, x22
  40252c:	bl	4010f0 <strlen@plt>
  402530:	mov	w1, #0x7f                  	// #127
  402534:	cmp	x0, #0x1
  402538:	b.eq	402544 <tigetstr@plt+0x1184>  // b.none
  40253c:	and	w1, w1, #0xff
  402540:	b	4024a4 <tigetstr@plt+0x10e4>
  402544:	ldrb	w1, [x22]
  402548:	b	40253c <tigetstr@plt+0x117c>
  40254c:	ldr	w4, [x0, #4]
  402550:	orr	w1, w4, #0x4
  402554:	str	w1, [x0, #4]
  402558:	ldr	w3, [x0]
  40255c:	orr	w1, w3, #0x100
  402560:	str	w1, [x0]
  402564:	ldr	w1, [x0, #12]
  402568:	orr	w2, w1, #0x8
  40256c:	str	w2, [x0, #12]
  402570:	adrp	x2, 413000 <tigetstr@plt+0x11c40>
  402574:	ldr	x2, [x2, #4064]
  402578:	ldr	x2, [x2]
  40257c:	ldr	x2, [x2, #32]
  402580:	ldr	x2, [x2, #824]
  402584:	sub	x5, x2, #0x1
  402588:	cmn	x5, #0x3
  40258c:	b.hi	40259c <tigetstr@plt+0x11dc>  // b.pmore
  402590:	ldrb	w5, [x2]
  402594:	cmp	w5, #0xa
  402598:	b.eq	4025a8 <tigetstr@plt+0x11e8>  // b.none
  40259c:	orr	w1, w1, #0x38
  4025a0:	str	w1, [x0, #12]
  4025a4:	ret
  4025a8:	ldrb	w2, [x2, #1]
  4025ac:	cbnz	w2, 40259c <tigetstr@plt+0x11dc>
  4025b0:	and	w4, w4, #0xfffffffb
  4025b4:	str	w4, [x0, #4]
  4025b8:	and	w3, w3, #0xfffffeff
  4025bc:	str	w3, [x0]
  4025c0:	b	40259c <tigetstr@plt+0x11dc>
  4025c4:	stp	x29, x30, [sp, #-96]!
  4025c8:	mov	x29, sp
  4025cc:	cbz	x1, 4025e0 <tigetstr@plt+0x1220>
  4025d0:	ldr	w2, [x1, #4]
  4025d4:	mov	w3, #0x182c                	// #6188
  4025d8:	ands	w2, w2, w3
  4025dc:	b.ne	4027c8 <tigetstr@plt+0x1408>  // b.any
  4025e0:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  4025e4:	ldrb	w0, [x0, #448]
  4025e8:	cbnz	w0, 402a90 <tigetstr@plt+0x16d0>
  4025ec:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  4025f0:	ldrb	w0, [x0, #449]
  4025f4:	cbz	w0, 402a7c <tigetstr@plt+0x16bc>
  4025f8:	stp	x19, x20, [sp, #16]
  4025fc:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402600:	ldr	x0, [x0, #4064]
  402604:	ldr	x0, [x0]
  402608:	ldr	x0, [x0, #32]
  40260c:	ldr	x0, [x0, #1104]
  402610:	sub	x1, x0, #0x1
  402614:	cmn	x1, #0x3
  402618:	b.hi	40262c <tigetstr@plt+0x126c>  // b.pmore
  40261c:	bl	401240 <system@plt>
  402620:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  402624:	ldrb	w0, [x0, #448]
  402628:	cbnz	w0, 402ab4 <tigetstr@plt+0x16f4>
  40262c:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402630:	ldr	x0, [x0, #4064]
  402634:	ldr	x0, [x0]
  402638:	ldr	x0, [x0, #32]
  40263c:	ldr	x0, [x0, #384]
  402640:	bl	401fc4 <tigetstr@plt+0xc04>
  402644:	and	w20, w0, #0xff
  402648:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  40264c:	ldrb	w0, [x0, #448]
  402650:	cbz	w0, 40266c <tigetstr@plt+0x12ac>
  402654:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402658:	ldr	x0, [x0, #4064]
  40265c:	ldr	x0, [x0]
  402660:	ldr	x0, [x0, #32]
  402664:	ldr	x0, [x0, #984]
  402668:	cbnz	x0, 402680 <tigetstr@plt+0x12c0>
  40266c:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402670:	ldr	x0, [x0, #4064]
  402674:	ldr	x0, [x0]
  402678:	ldr	x0, [x0, #32]
  40267c:	ldr	x0, [x0, #392]
  402680:	bl	401fc4 <tigetstr@plt+0xc04>
  402684:	and	w0, w0, #0xff
  402688:	orr	w20, w20, w0
  40268c:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402690:	ldr	x0, [x0, #4064]
  402694:	ldr	x2, [x0]
  402698:	ldr	x1, [x2, #32]
  40269c:	ldr	x0, [x1, #2160]
  4026a0:	sub	x3, x0, #0x1
  4026a4:	cmn	x3, #0x3
  4026a8:	b.ls	4027dc <tigetstr@plt+0x141c>  // b.plast
  4026ac:	ldr	x0, [x1, #2944]
  4026b0:	sub	x3, x0, #0x1
  4026b4:	cmn	x3, #0x3
  4026b8:	b.ls	40283c <tigetstr@plt+0x147c>  // b.plast
  4026bc:	ldr	x0, [x1, #2736]
  4026c0:	sub	x2, x0, #0x1
  4026c4:	cmn	x2, #0x3
  4026c8:	b.hi	4026dc <tigetstr@plt+0x131c>  // b.pmore
  4026cc:	ldr	x2, [x1, #2744]
  4026d0:	sub	x2, x2, #0x1
  4026d4:	cmn	x2, #0x3
  4026d8:	b.ls	402864 <tigetstr@plt+0x14a4>  // b.plast
  4026dc:	ldr	x0, [x1, #2168]
  4026e0:	sub	x0, x0, #0x1
  4026e4:	cmn	x0, #0x3
  4026e8:	b.hi	4027e8 <tigetstr@plt+0x1428>  // b.pmore
  4026ec:	ldr	x0, [x1, #2176]
  4026f0:	sub	x0, x0, #0x1
  4026f4:	cmn	x0, #0x3
  4026f8:	b.hi	4027e8 <tigetstr@plt+0x1428>  // b.pmore
  4026fc:	stp	x21, x22, [sp, #32]
  402700:	bl	401ffc <tigetstr@plt+0xc3c>
  402704:	and	w19, w0, #0xff
  402708:	adrp	x21, 413000 <tigetstr@plt+0x11c40>
  40270c:	ldr	x21, [x21, #4064]
  402710:	ldr	x0, [x21]
  402714:	ldr	x0, [x0, #32]
  402718:	ldr	x0, [x0, #2168]
  40271c:	bl	401fc4 <tigetstr@plt+0xc04>
  402720:	and	w0, w0, #0xff
  402724:	cmp	w19, #0x0
  402728:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  40272c:	cset	w19, ne  // ne = any
  402730:	orr	w20, w20, w19
  402734:	ldr	x1, [x21]
  402738:	ldr	x0, [x1, #32]
  40273c:	ldr	x0, [x0, #896]
  402740:	sub	x2, x0, #0x1
  402744:	cmn	x2, #0x3
  402748:	b.ls	4028b8 <tigetstr@plt+0x14f8>  // b.plast
  40274c:	ldr	x0, [x1, #24]
  402750:	ldrsh	w0, [x0]
  402754:	mov	w19, #0x0                   	// #0
  402758:	mov	w22, #0x20                  	// #32
  40275c:	adrp	x21, 413000 <tigetstr@plt+0x11c40>
  402760:	ldr	x21, [x21, #4064]
  402764:	cmp	w0, #0x1
  402768:	b.le	402794 <tigetstr@plt+0x13d4>
  40276c:	mov	w0, w22
  402770:	bl	401fa8 <tigetstr@plt+0xbe8>
  402774:	add	w19, w19, #0x1
  402778:	ldr	x0, [x21]
  40277c:	ldr	x0, [x0, #24]
  402780:	ldrsh	w0, [x0]
  402784:	sub	w0, w0, #0x1
  402788:	cmp	w0, w19
  40278c:	b.gt	40276c <tigetstr@plt+0x13ac>
  402790:	mov	w20, #0x1                   	// #1
  402794:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402798:	ldr	x0, [x0, #4064]
  40279c:	ldr	x0, [x0]
  4027a0:	ldr	x0, [x0, #32]
  4027a4:	ldr	x0, [x0, #2176]
  4027a8:	bl	401fc4 <tigetstr@plt+0xc04>
  4027ac:	and	w0, w0, #0xff
  4027b0:	orr	w20, w20, w0
  4027b4:	bl	401ffc <tigetstr@plt+0xc3c>
  4027b8:	and	w19, w0, #0xff
  4027bc:	orr	w20, w20, w19
  4027c0:	ldp	x21, x22, [sp, #32]
  4027c4:	b	4027e8 <tigetstr@plt+0x1428>
  4027c8:	str	w2, [x1, #4]
  4027cc:	mov	x2, x1
  4027d0:	mov	w1, #0x1                   	// #1
  4027d4:	bl	401320 <tcsetattr@plt>
  4027d8:	b	4025e0 <tigetstr@plt+0x1220>
  4027dc:	bl	401fc4 <tigetstr@plt+0xc04>
  4027e0:	and	w0, w0, #0xff
  4027e4:	orr	w20, w20, w0
  4027e8:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  4027ec:	ldr	x0, [x0, #4064]
  4027f0:	ldr	x0, [x0]
  4027f4:	ldr	x2, [x0, #24]
  4027f8:	ldrsh	w1, [x2, #2]
  4027fc:	cmp	w1, #0x8
  402800:	mvn	w19, w1
  402804:	lsr	w19, w19, #31
  402808:	csel	w19, w19, wzr, ne  // ne = any
  40280c:	cbz	w19, 4029e4 <tigetstr@plt+0x1624>
  402810:	ldr	x1, [x0, #32]
  402814:	ldr	x0, [x1, #1056]
  402818:	sub	x0, x0, #0x1
  40281c:	cmn	x0, #0x3
  402820:	b.hi	4029e0 <tigetstr@plt+0x1620>  // b.pmore
  402824:	ldr	x0, [x1, #32]
  402828:	sub	x0, x0, #0x1
  40282c:	cmn	x0, #0x3
  402830:	b.ls	4028dc <tigetstr@plt+0x151c>  // b.plast
  402834:	mov	w19, #0x0                   	// #0
  402838:	b	4029e4 <tigetstr@plt+0x1624>
  40283c:	ldr	x1, [x2, #24]
  402840:	ldrsh	w2, [x1]
  402844:	sub	w2, w2, #0x1
  402848:	sxtw	x2, w2
  40284c:	mov	x1, #0x0                   	// #0
  402850:	bl	4011d0 <tparm@plt>
  402854:	bl	401fc4 <tigetstr@plt+0xc04>
  402858:	and	w0, w0, #0xff
  40285c:	orr	w20, w20, w0
  402860:	b	4027e8 <tigetstr@plt+0x1428>
  402864:	mov	x1, #0x0                   	// #0
  402868:	bl	4011d0 <tparm@plt>
  40286c:	bl	401fc4 <tigetstr@plt+0xc04>
  402870:	and	w19, w0, #0xff
  402874:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402878:	ldr	x0, [x0, #4064]
  40287c:	ldr	x0, [x0]
  402880:	ldr	x1, [x0, #24]
  402884:	ldrsh	w1, [x1]
  402888:	sub	w1, w1, #0x1
  40288c:	ldr	x0, [x0, #32]
  402890:	sxtw	x1, w1
  402894:	ldr	x0, [x0, #2744]
  402898:	bl	4011d0 <tparm@plt>
  40289c:	bl	401fc4 <tigetstr@plt+0xc04>
  4028a0:	and	w0, w0, #0xff
  4028a4:	cmp	w19, #0x0
  4028a8:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4028ac:	cset	w0, ne  // ne = any
  4028b0:	orr	w20, w20, w0
  4028b4:	b	4027e8 <tigetstr@plt+0x1428>
  4028b8:	ldr	x1, [x1, #24]
  4028bc:	ldrsh	w1, [x1]
  4028c0:	sub	w1, w1, #0x1
  4028c4:	sxtw	x1, w1
  4028c8:	bl	4011d0 <tparm@plt>
  4028cc:	bl	401fc4 <tigetstr@plt+0xc04>
  4028d0:	and	w0, w0, #0xff
  4028d4:	orr	w20, w20, w0
  4028d8:	b	402794 <tigetstr@plt+0x13d4>
  4028dc:	stp	x21, x22, [sp, #32]
  4028e0:	stp	x23, x24, [sp, #48]
  4028e4:	ldrsh	w23, [x2]
  4028e8:	bl	401ffc <tigetstr@plt+0xc3c>
  4028ec:	adrp	x21, 413000 <tigetstr@plt+0x11c40>
  4028f0:	ldr	x21, [x21, #4064]
  4028f4:	ldr	x0, [x21]
  4028f8:	ldr	x0, [x0, #32]
  4028fc:	adrp	x2, 401000 <strlen@plt-0xf0>
  402900:	add	x2, x2, #0xfa8
  402904:	mov	w1, #0x0                   	// #0
  402908:	ldr	x0, [x0, #32]
  40290c:	bl	401130 <tputs@plt>
  402910:	ldr	x0, [x21]
  402914:	ldr	x1, [x0, #24]
  402918:	ldrsh	w0, [x1, #2]
  40291c:	cmp	w0, #0x1
  402920:	b.le	402a84 <tigetstr@plt+0x16c4>
  402924:	stp	x25, x26, [sp, #64]
  402928:	mov	w26, w23
  40292c:	cmp	w23, w0
  402930:	b.ge	402938 <tigetstr@plt+0x1578>  // b.tcont
  402934:	strh	w23, [x1, #2]
  402938:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  40293c:	ldr	x0, [x0, #4064]
  402940:	ldr	x0, [x0]
  402944:	ldr	x0, [x0, #24]
  402948:	ldrsh	w22, [x0, #2]
  40294c:	cmp	w23, w22
  402950:	b.le	4029cc <tigetstr@plt+0x160c>
  402954:	str	x27, [sp, #80]
  402958:	adrp	x25, 403000 <tigetstr@plt+0x1c40>
  40295c:	add	x25, x25, #0x240
  402960:	adrp	x21, 413000 <tigetstr@plt+0x11c40>
  402964:	ldr	x21, [x21, #4064]
  402968:	adrp	x24, 403000 <tigetstr@plt+0x1c40>
  40296c:	add	x24, x24, #0x248
  402970:	adrp	x27, 414000 <tigetstr@plt+0x12c40>
  402974:	adrp	x23, 401000 <strlen@plt-0xf0>
  402978:	add	x23, x23, #0xfa8
  40297c:	ldr	x0, [x21]
  402980:	ldr	x0, [x0, #24]
  402984:	mov	x3, x25
  402988:	ldrsh	w2, [x0, #2]
  40298c:	mov	x1, x24
  402990:	ldr	x0, [x27, #440]
  402994:	bl	401390 <fprintf@plt>
  402998:	ldr	x0, [x21]
  40299c:	ldr	x0, [x0, #32]
  4029a0:	mov	x2, x23
  4029a4:	mov	w1, #0x0                   	// #0
  4029a8:	ldr	x0, [x0, #1056]
  4029ac:	bl	401130 <tputs@plt>
  4029b0:	ldr	x0, [x21]
  4029b4:	ldr	x0, [x0, #24]
  4029b8:	ldrsh	w0, [x0, #2]
  4029bc:	add	w22, w22, w0
  4029c0:	cmp	w26, w22
  4029c4:	b.gt	40297c <tigetstr@plt+0x15bc>
  4029c8:	ldr	x27, [sp, #80]
  4029cc:	bl	401ffc <tigetstr@plt+0xc3c>
  4029d0:	ldp	x21, x22, [sp, #32]
  4029d4:	ldp	x23, x24, [sp, #48]
  4029d8:	ldp	x25, x26, [sp, #64]
  4029dc:	b	4029e4 <tigetstr@plt+0x1624>
  4029e0:	mov	w19, #0x0                   	// #0
  4029e4:	orr	w19, w20, w19
  4029e8:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  4029ec:	ldrb	w0, [x0, #448]
  4029f0:	cbz	w0, 402a0c <tigetstr@plt+0x164c>
  4029f4:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  4029f8:	ldr	x0, [x0, #4064]
  4029fc:	ldr	x0, [x0]
  402a00:	ldr	x0, [x0, #32]
  402a04:	ldr	x0, [x0, #1000]
  402a08:	cbnz	x0, 402a20 <tigetstr@plt+0x1660>
  402a0c:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402a10:	ldr	x0, [x0, #4064]
  402a14:	ldr	x0, [x0]
  402a18:	ldr	x0, [x0, #32]
  402a1c:	ldr	x0, [x0, #408]
  402a20:	bl	4020bc <tigetstr@plt+0xcfc>
  402a24:	and	w20, w0, #0xff
  402a28:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  402a2c:	ldrb	w0, [x0, #448]
  402a30:	cbz	w0, 402a4c <tigetstr@plt+0x168c>
  402a34:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402a38:	ldr	x0, [x0, #4064]
  402a3c:	ldr	x0, [x0]
  402a40:	ldr	x0, [x0, #32]
  402a44:	ldr	x0, [x0, #992]
  402a48:	cbnz	x0, 402a60 <tigetstr@plt+0x16a0>
  402a4c:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402a50:	ldr	x0, [x0, #4064]
  402a54:	ldr	x0, [x0]
  402a58:	ldr	x0, [x0, #32]
  402a5c:	ldr	x0, [x0, #400]
  402a60:	bl	401fc4 <tigetstr@plt+0xc04>
  402a64:	and	w0, w0, #0xff
  402a68:	cmp	w20, #0x0
  402a6c:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  402a70:	cset	w0, ne  // ne = any
  402a74:	orr	w0, w19, w0
  402a78:	ldp	x19, x20, [sp, #16]
  402a7c:	ldp	x29, x30, [sp], #96
  402a80:	ret
  402a84:	ldp	x21, x22, [sp, #32]
  402a88:	ldp	x23, x24, [sp, #48]
  402a8c:	b	4029e4 <tigetstr@plt+0x1624>
  402a90:	stp	x19, x20, [sp, #16]
  402a94:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402a98:	ldr	x0, [x0, #4064]
  402a9c:	ldr	x0, [x0]
  402aa0:	ldr	x0, [x0, #32]
  402aa4:	ldr	x0, [x0, #1104]
  402aa8:	sub	x1, x0, #0x1
  402aac:	cmn	x1, #0x3
  402ab0:	b.ls	40261c <tigetstr@plt+0x125c>  // b.plast
  402ab4:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402ab8:	ldr	x0, [x0, #4064]
  402abc:	ldr	x0, [x0]
  402ac0:	ldr	x0, [x0, #32]
  402ac4:	ldr	x0, [x0, #976]
  402ac8:	cbnz	x0, 402640 <tigetstr@plt+0x1280>
  402acc:	b	40262c <tigetstr@plt+0x126c>
  402ad0:	adrp	x4, 414000 <tigetstr@plt+0x12c40>
  402ad4:	add	x3, x4, #0x1b8
  402ad8:	str	x0, [x4, #440]
  402adc:	strb	w1, [x3, #8]
  402ae0:	strb	w2, [x3, #9]
  402ae4:	ret
  402ae8:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  402aec:	ldr	x0, [x0, #440]
  402af0:	cbz	x0, 402b08 <tigetstr@plt+0x1748>
  402af4:	stp	x29, x30, [sp, #-16]!
  402af8:	mov	x29, sp
  402afc:	bl	401310 <fflush@plt>
  402b00:	ldp	x29, x30, [sp], #16
  402b04:	ret
  402b08:	ret
  402b0c:	stp	x29, x30, [sp, #-32]!
  402b10:	mov	x29, sp
  402b14:	stp	x19, x20, [sp, #16]
  402b18:	mov	x19, x0
  402b1c:	mov	x20, x1
  402b20:	mov	w4, #0x7f                  	// #127
  402b24:	mov	w3, #0x2                   	// #2
  402b28:	adrp	x2, 403000 <tigetstr@plt+0x1c40>
  402b2c:	add	x2, x2, #0x250
  402b30:	bl	402198 <tigetstr@plt+0xdd8>
  402b34:	mov	w4, #0x15                  	// #21
  402b38:	mov	w3, #0x3                   	// #3
  402b3c:	adrp	x2, 403000 <tigetstr@plt+0x1c40>
  402b40:	add	x2, x2, #0x258
  402b44:	mov	x1, x20
  402b48:	mov	x0, x19
  402b4c:	bl	402198 <tigetstr@plt+0xdd8>
  402b50:	mov	w4, #0x3                   	// #3
  402b54:	mov	w3, #0x0                   	// #0
  402b58:	adrp	x2, 403000 <tigetstr@plt+0x1c40>
  402b5c:	add	x2, x2, #0x260
  402b60:	mov	x1, x20
  402b64:	mov	x0, x19
  402b68:	bl	402198 <tigetstr@plt+0xdd8>
  402b6c:	ldp	x19, x20, [sp, #16]
  402b70:	ldp	x29, x30, [sp], #32
  402b74:	ret
  402b78:	stp	x29, x30, [sp, #-64]!
  402b7c:	mov	x29, sp
  402b80:	stp	x19, x20, [sp, #16]
  402b84:	str	x21, [sp, #32]
  402b88:	mov	w21, w0
  402b8c:	mov	x19, x1
  402b90:	mov	x20, x2
  402b94:	add	x2, sp, #0x38
  402b98:	mov	x1, #0x5413                	// #21523
  402b9c:	bl	4013b0 <ioctl@plt>
  402ba0:	ldrh	w0, [sp, #56]
  402ba4:	cbnz	w0, 402be4 <tigetstr@plt+0x1824>
  402ba8:	ldrh	w0, [sp, #58]
  402bac:	cbnz	w0, 402bf4 <tigetstr@plt+0x1834>
  402bb0:	ldrsh	w0, [x19]
  402bb4:	cmp	w0, #0x0
  402bb8:	b.le	402bf4 <tigetstr@plt+0x1834>
  402bbc:	ldrsh	w1, [x20]
  402bc0:	cmp	w1, #0x0
  402bc4:	b.le	402bf4 <tigetstr@plt+0x1834>
  402bc8:	strh	w0, [sp, #56]
  402bcc:	strh	w1, [sp, #58]
  402bd0:	add	x2, sp, #0x38
  402bd4:	mov	x1, #0x5414                	// #21524
  402bd8:	mov	w0, w21
  402bdc:	bl	4013b0 <ioctl@plt>
  402be0:	b	402bf4 <tigetstr@plt+0x1834>
  402be4:	ldrh	w1, [sp, #58]
  402be8:	cbz	w1, 402bf4 <tigetstr@plt+0x1834>
  402bec:	strh	w0, [x19]
  402bf0:	strh	w1, [x20]
  402bf4:	ldp	x19, x20, [sp, #16]
  402bf8:	ldr	x21, [sp, #32]
  402bfc:	ldp	x29, x30, [sp], #64
  402c00:	ret
  402c04:	stp	x29, x30, [sp, #-48]!
  402c08:	mov	x29, sp
  402c0c:	stp	x19, x20, [sp, #16]
  402c10:	str	x21, [sp, #32]
  402c14:	mov	x21, x0
  402c18:	adrp	x19, 403000 <tigetstr@plt+0x1c40>
  402c1c:	add	x19, x19, #0x270
  402c20:	add	x19, x19, #0x4
  402c24:	mov	w20, #0x0                   	// #0
  402c28:	mov	x1, x19
  402c2c:	mov	x0, x21
  402c30:	bl	4012a0 <strcmp@plt>
  402c34:	cbz	w0, 402c5c <tigetstr@plt+0x189c>
  402c38:	add	w20, w20, #0x1
  402c3c:	add	x19, x19, #0x10
  402c40:	cmp	w20, #0xf
  402c44:	b.ne	402c28 <tigetstr@plt+0x1868>  // b.any
  402c48:	mov	w0, #0x0                   	// #0
  402c4c:	ldp	x19, x20, [sp, #16]
  402c50:	ldr	x21, [sp, #32]
  402c54:	ldp	x29, x30, [sp], #48
  402c58:	ret
  402c5c:	ubfiz	x20, x20, #4, #32
  402c60:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  402c64:	add	x0, x0, #0x270
  402c68:	ldr	w0, [x0, x20]
  402c6c:	b	402c4c <tigetstr@plt+0x188c>
  402c70:	stp	x29, x30, [sp, #-48]!
  402c74:	mov	x29, sp
  402c78:	stp	x19, x20, [sp, #16]
  402c7c:	str	x21, [sp, #32]
  402c80:	mov	x21, x0
  402c84:	mov	x19, x1
  402c88:	bl	4010f0 <strlen@plt>
  402c8c:	mov	x20, x0
  402c90:	mov	x0, x19
  402c94:	bl	4010f0 <strlen@plt>
  402c98:	cmp	x20, x0
  402c9c:	b.eq	402cb4 <tigetstr@plt+0x18f4>  // b.none
  402ca0:	mov	w0, #0x0                   	// #0
  402ca4:	ldp	x19, x20, [sp, #16]
  402ca8:	ldr	x21, [sp, #32]
  402cac:	ldp	x29, x30, [sp], #48
  402cb0:	ret
  402cb4:	mov	x2, x20
  402cb8:	mov	x1, x19
  402cbc:	mov	x0, x21
  402cc0:	bl	4011e0 <strncmp@plt>
  402cc4:	cmp	w0, #0x0
  402cc8:	cset	w0, eq  // eq = none
  402ccc:	b	402ca4 <tigetstr@plt+0x18e4>
  402cd0:	adrp	x2, 414000 <tigetstr@plt+0x12c40>
  402cd4:	str	w0, [x2, #456]
  402cd8:	tbz	w0, #31, 402ce4 <tigetstr@plt+0x1924>
  402cdc:	mov	w0, #0x0                   	// #0
  402ce0:	ret
  402ce4:	stp	x29, x30, [sp, #-16]!
  402ce8:	mov	x29, sp
  402cec:	bl	401180 <tcgetattr@plt>
  402cf0:	mvn	w0, w0
  402cf4:	lsr	w0, w0, #31
  402cf8:	ldp	x29, x30, [sp], #16
  402cfc:	ret
  402d00:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  402d04:	ldrb	w0, [x0, #460]
  402d08:	cbnz	w0, 402d10 <tigetstr@plt+0x1950>
  402d0c:	ret
  402d10:	stp	x29, x30, [sp, #-16]!
  402d14:	mov	x29, sp
  402d18:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  402d1c:	add	x2, x0, #0x1c8
  402d20:	add	x2, x2, #0x8
  402d24:	mov	w1, #0x1                   	// #1
  402d28:	ldr	w0, [x0, #456]
  402d2c:	bl	401320 <tcsetattr@plt>
  402d30:	ldp	x29, x30, [sp], #16
  402d34:	ret
  402d38:	stp	x29, x30, [sp, #-48]!
  402d3c:	mov	x29, sp
  402d40:	stp	x19, x20, [sp, #16]
  402d44:	mov	x19, x0
  402d48:	and	w20, w1, #0xff
  402d4c:	mov	x1, x0
  402d50:	mov	w0, #0x2                   	// #2
  402d54:	bl	402cd0 <tigetstr@plt+0x1910>
  402d58:	and	w0, w0, #0xff
  402d5c:	cbz	w0, 402db0 <tigetstr@plt+0x19f0>
  402d60:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  402d64:	add	x0, x0, #0x1c8
  402d68:	mov	w1, #0x1                   	// #1
  402d6c:	strb	w1, [x0, #4]
  402d70:	add	x1, x0, #0x8
  402d74:	ldp	x2, x3, [x19]
  402d78:	stp	x2, x3, [x0, #8]
  402d7c:	ldp	x2, x3, [x19, #16]
  402d80:	stp	x2, x3, [x0, #24]
  402d84:	ldp	x2, x3, [x19, #32]
  402d88:	stp	x2, x3, [x0, #40]
  402d8c:	ldr	x0, [x19, #48]
  402d90:	str	x0, [x1, #48]
  402d94:	ldr	w0, [x19, #56]
  402d98:	str	w0, [x1, #56]
  402d9c:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  402da0:	ldr	w0, [x0, #456]
  402da4:	ldp	x19, x20, [sp, #16]
  402da8:	ldp	x29, x30, [sp], #48
  402dac:	ret
  402db0:	mov	x1, x19
  402db4:	mov	w0, #0x1                   	// #1
  402db8:	bl	402cd0 <tigetstr@plt+0x1910>
  402dbc:	and	w0, w0, #0xff
  402dc0:	cbnz	w0, 402d60 <tigetstr@plt+0x19a0>
  402dc4:	mov	x1, x19
  402dc8:	bl	402cd0 <tigetstr@plt+0x1910>
  402dcc:	and	w0, w0, #0xff
  402dd0:	cbnz	w0, 402d60 <tigetstr@plt+0x19a0>
  402dd4:	mov	w1, #0x2                   	// #2
  402dd8:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  402ddc:	add	x0, x0, #0x360
  402de0:	bl	4011c0 <open@plt>
  402de4:	mov	x1, x19
  402de8:	bl	402cd0 <tigetstr@plt+0x1910>
  402dec:	and	w0, w0, #0xff
  402df0:	cbnz	w0, 402d60 <tigetstr@plt+0x19a0>
  402df4:	cbnz	w20, 402e14 <tigetstr@plt+0x1a54>
  402df8:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402dfc:	ldr	x0, [x0, #4032]
  402e00:	ldr	x0, [x0]
  402e04:	bl	401190 <fileno@plt>
  402e08:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  402e0c:	str	w0, [x1, #456]
  402e10:	b	402d9c <tigetstr@plt+0x19dc>
  402e14:	stp	x21, x22, [sp, #32]
  402e18:	bl	401360 <__errno_location@plt>
  402e1c:	ldr	w20, [x0]
  402e20:	adrp	x19, 413000 <tigetstr@plt+0x11c40>
  402e24:	ldr	x19, [x19, #4008]
  402e28:	ldr	x21, [x19]
  402e2c:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402e30:	ldr	x0, [x0, #4056]
  402e34:	ldr	x22, [x0]
  402e38:	mov	w0, w20
  402e3c:	bl	401250 <strerror@plt>
  402e40:	mov	x4, x0
  402e44:	adrp	x3, 403000 <tigetstr@plt+0x1c40>
  402e48:	add	x3, x3, #0x370
  402e4c:	mov	x2, x22
  402e50:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402e54:	add	x1, x1, #0x1c8
  402e58:	mov	x0, x21
  402e5c:	bl	401390 <fprintf@plt>
  402e60:	bl	402d00 <tigetstr@plt+0x1940>
  402e64:	ldr	x1, [x19]
  402e68:	mov	w0, #0xa                   	// #10
  402e6c:	bl	401160 <fputc@plt>
  402e70:	add	w0, w20, #0x4
  402e74:	bl	401110 <exit@plt>
  402e78:	stp	x29, x30, [sp, #-32]!
  402e7c:	mov	x29, sp
  402e80:	str	x19, [sp, #16]
  402e84:	mov	x19, x1
  402e88:	mov	x2, #0x3c                  	// #60
  402e8c:	mov	x1, x0
  402e90:	mov	x0, x19
  402e94:	bl	401290 <memcmp@plt>
  402e98:	cbnz	w0, 402ea8 <tigetstr@plt+0x1ae8>
  402e9c:	ldr	x19, [sp, #16]
  402ea0:	ldp	x29, x30, [sp], #32
  402ea4:	ret
  402ea8:	mov	x2, x19
  402eac:	mov	w1, #0x1                   	// #1
  402eb0:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  402eb4:	ldr	w0, [x0, #456]
  402eb8:	bl	401320 <tcsetattr@plt>
  402ebc:	b	402e9c <tigetstr@plt+0x1adc>
  402ec0:	stp	x29, x30, [sp, #-64]!
  402ec4:	mov	x29, sp
  402ec8:	stp	x19, x20, [sp, #16]
  402ecc:	adrp	x20, 413000 <tigetstr@plt+0x11c40>
  402ed0:	add	x20, x20, #0xda8
  402ed4:	stp	x21, x22, [sp, #32]
  402ed8:	adrp	x21, 413000 <tigetstr@plt+0x11c40>
  402edc:	add	x21, x21, #0xda0
  402ee0:	sub	x20, x20, x21
  402ee4:	mov	w22, w0
  402ee8:	stp	x23, x24, [sp, #48]
  402eec:	mov	x23, x1
  402ef0:	mov	x24, x2
  402ef4:	bl	4010b0 <strlen@plt-0x40>
  402ef8:	cmp	xzr, x20, asr #3
  402efc:	b.eq	402f28 <tigetstr@plt+0x1b68>  // b.none
  402f00:	asr	x20, x20, #3
  402f04:	mov	x19, #0x0                   	// #0
  402f08:	ldr	x3, [x21, x19, lsl #3]
  402f0c:	mov	x2, x24
  402f10:	add	x19, x19, #0x1
  402f14:	mov	x1, x23
  402f18:	mov	w0, w22
  402f1c:	blr	x3
  402f20:	cmp	x20, x19
  402f24:	b.ne	402f08 <tigetstr@plt+0x1b48>  // b.any
  402f28:	ldp	x19, x20, [sp, #16]
  402f2c:	ldp	x21, x22, [sp, #32]
  402f30:	ldp	x23, x24, [sp, #48]
  402f34:	ldp	x29, x30, [sp], #64
  402f38:	ret
  402f3c:	nop
  402f40:	ret

Disassembly of section .fini:

0000000000402f44 <.fini>:
  402f44:	stp	x29, x30, [sp, #-16]!
  402f48:	mov	x29, sp
  402f4c:	ldp	x29, x30, [sp], #16
  402f50:	ret
