# Makefile

TOPLEVEL_LANG = verilog
VERILOG_SOURCES = $(shell pwd)/latch.v
TOPLEVEL = latch
MODULE = tb

include $(shell cocotb-config --makefiles)/Makefile.sim
