0.6
2019.1
May 24 2019
15:06:07
D:/dsdlab-spring2021/Experiment1/mod11/mod11.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sim_1/new/bcdtest.v,1615309663,verilog,,,,bcdtest,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sim_1/new/testbench.v,1615308273,verilog,,,,testbench,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/bcdAdder/hdl/bcdAdder_wrapper.v,1615306257,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sim_1/new/bcdtest.v,,bcdAdder_wrapper,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/hdl/mod11_wrapper.v,1615307906,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sim_1/new/testbench.v,,mod11_wrapper,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/ipshared/e383/sim/Adder_4bit.v,1615307908,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/sim/bcdAdder_Adder_4bit_0_0.v,,Adder_4bit,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/sim/mod11_BCDAdder_0_0.v,1615307906,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_1/sim/mod11_BCDAdder_0_1.v,,mod11_BCDAdder_0_0,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/ipshared/fdfd/sim/FullAdder.v,1615307908,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_0/sim/Adder_4bit_FullAdder_0_0.v,,FullAdder,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/sim/bcdAdder_Adder_4bit_0_0.v,1615307908,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_1/sim/bcdAdder_Adder_4bit_0_1.v,,bcdAdder_Adder_4bit_0_0,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_0/sim/Adder_4bit_FullAdder_0_0.v,1615307909,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_1/sim/Adder_4bit_FullAdder_0_1.v,,Adder_4bit_FullAdder_0_0,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_0/src/FullAdder_util_vector_logic_0_0/sim/FullAdder_util_vector_logic_0_0.v,1615307909,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_0/src/FullAdder_util_vector_logic_0_1/sim/FullAdder_util_vector_logic_0_1.v,,FullAdder_util_vector_logic_0_0,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_0/src/FullAdder_util_vector_logic_0_1/sim/FullAdder_util_vector_logic_0_1.v,1615307909,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_0/src/FullAdder_util_vector_logic_0_2/sim/FullAdder_util_vector_logic_0_2.v,,FullAdder_util_vector_logic_0_1,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_0/src/FullAdder_util_vector_logic_0_2/sim/FullAdder_util_vector_logic_0_2.v,1615307909,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_0/src/FullAdder_util_vector_logic_0_3/sim/FullAdder_util_vector_logic_0_3.v,,FullAdder_util_vector_logic_0_2,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_0/src/FullAdder_util_vector_logic_0_3/sim/FullAdder_util_vector_logic_0_3.v,1615307909,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_0/src/FullAdder_util_vector_logic_0_4/sim/FullAdder_util_vector_logic_0_4.v,,FullAdder_util_vector_logic_0_3,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_0/src/FullAdder_util_vector_logic_0_4/sim/FullAdder_util_vector_logic_0_4.v,1615307909,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/ipshared/fdfd/sim/FullAdder.v,,FullAdder_util_vector_logic_0_4,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_1/sim/Adder_4bit_FullAdder_0_1.v,1615307909,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_2/sim/Adder_4bit_FullAdder_0_2.v,,Adder_4bit_FullAdder_0_1,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_2/sim/Adder_4bit_FullAdder_0_2.v,1615307909,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_3/sim/Adder_4bit_FullAdder_0_3.v,,Adder_4bit_FullAdder_0_2,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_3/sim/Adder_4bit_FullAdder_0_3.v,1615307910,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_util_vector_logic_0_0/sim/Adder_4bit_util_vector_logic_0_0.v,,Adder_4bit_FullAdder_0_3,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_util_vector_logic_0_0/sim/Adder_4bit_util_vector_logic_0_0.v,1615307910,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_util_vector_logic_0_1/sim/Adder_4bit_util_vector_logic_0_1.v,,Adder_4bit_util_vector_logic_0_0,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_util_vector_logic_0_1/sim/Adder_4bit_util_vector_logic_0_1.v,1615307910,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_util_vector_logic_0_2/sim/Adder_4bit_util_vector_logic_0_2.v,,Adder_4bit_util_vector_logic_0_1,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_util_vector_logic_0_2/sim/Adder_4bit_util_vector_logic_0_2.v,1615307910,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_util_vector_logic_0_3/sim/Adder_4bit_util_vector_logic_0_3.v,,Adder_4bit_util_vector_logic_0_2,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_util_vector_logic_0_3/sim/Adder_4bit_util_vector_logic_0_3.v,1615307910,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/ipshared/e383/sim/Adder_4bit.v,,Adder_4bit_util_vector_logic_0_3,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_Adder_4bit_0_1/sim/bcdAdder_Adder_4bit_0_1.v,1615307910,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_util_vector_logic_0_0/sim/bcdAdder_util_vector_logic_0_0.v,,bcdAdder_Adder_4bit_0_1,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_util_vector_logic_0_0/sim/bcdAdder_util_vector_logic_0_0.v,1615307913,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_util_vector_logic_0_1/sim/bcdAdder_util_vector_logic_0_1.v,,bcdAdder_util_vector_logic_0_0,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_util_vector_logic_0_1/sim/bcdAdder_util_vector_logic_0_1.v,1615307913,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_util_vector_logic_1_0/sim/bcdAdder_util_vector_logic_1_0.v,,bcdAdder_util_vector_logic_0_1,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_util_vector_logic_1_0/sim/bcdAdder_util_vector_logic_1_0.v,1615307913,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_util_vector_logic_2_0/sim/bcdAdder_util_vector_logic_2_0.v,,bcdAdder_util_vector_logic_1_0,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_util_vector_logic_2_0/sim/bcdAdder_util_vector_logic_2_0.v,1615307913,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_xlconstant_0_0/sim/bcdAdder_xlconstant_0_0.v,,bcdAdder_util_vector_logic_2_0,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/src/bcdAdder_xlconstant_0_0/sim/bcdAdder_xlconstant_0_0.v,1615307913,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ipshared/4cd9/sim/bcdAdder.v,,bcdAdder_xlconstant_0_0,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_1/sim/mod11_BCDAdder_0_1.v,1615307915,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_xlconstant_0_0/sim/mod11_xlconstant_0_0.v,,mod11_BCDAdder_0_1,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_0_0/sim/mod11_util_vector_logic_0_0.v,1615307922,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_0_1/sim/mod11_util_vector_logic_0_1.v,,mod11_util_vector_logic_0_0,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_0_1/sim/mod11_util_vector_logic_0_1.v,1615307922,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_0_2/sim/mod11_util_vector_logic_0_2.v,,mod11_util_vector_logic_0_1,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_0_2/sim/mod11_util_vector_logic_0_2.v,1615307922,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_0_3/sim/mod11_util_vector_logic_0_3.v,,mod11_util_vector_logic_0_2,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_0_3/sim/mod11_util_vector_logic_0_3.v,1615307922,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_0_4/sim/mod11_util_vector_logic_0_4.v,,mod11_util_vector_logic_0_3,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_0_4/sim/mod11_util_vector_logic_0_4.v,1615307922,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_5_0/sim/mod11_util_vector_logic_5_0.v,,mod11_util_vector_logic_0_4,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_5_0/sim/mod11_util_vector_logic_5_0.v,1615307922,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_5_1/sim/mod11_util_vector_logic_5_1.v,,mod11_util_vector_logic_5_0,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_5_1/sim/mod11_util_vector_logic_5_1.v,1615307922,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_5_2/sim/mod11_util_vector_logic_5_2.v,,mod11_util_vector_logic_5_1,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_5_2/sim/mod11_util_vector_logic_5_2.v,1615307922,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_7_0/sim/mod11_util_vector_logic_7_0.v,,mod11_util_vector_logic_5_2,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_7_0/sim/mod11_util_vector_logic_7_0.v,1615307922,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_8_0/sim/mod11_util_vector_logic_8_0.v,,mod11_util_vector_logic_7_0,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_8_0/sim/mod11_util_vector_logic_8_0.v,1615307922,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/sim/mod11.v,,mod11_util_vector_logic_8_0,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_xlconstant_0_0/sim/mod11_xlconstant_0_0.v,1615307922,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_0_0/sim/mod11_util_vector_logic_0_0.v,,mod11_xlconstant_0_0,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ipshared/4cd9/sim/bcdAdder.v,1615307906,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_BCDAdder_0_0/sim/mod11_BCDAdder_0_0.v,,bcdAdder,,,,,,,,
D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/sim/mod11.v,1615312666,verilog,,D:/dsdlab-spring2021/Experiment1/mod11/mod11.srcs/sources_1/bd/mod11/hdl/mod11_wrapper.v,,mod11,,,,,,,,
