Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat May 28 15:00:34 2016
| Host         : francis-Aspire-E1-570 running 64-bit Ubuntu 15.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPU_Multiplication_Function_timing_summary_routed.rpt -rpx FPU_Multiplication_Function_timing_summary_routed.rpx
| Design       : FPU_Multiplication_Function
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.300        0.000                      0                 1873        0.070        0.000                      0                 1873        4.500        0.000                       0                   537  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.300        0.000                      0                 1445        0.070        0.000                      0                 1445        4.500        0.000                       0                   537  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      2.925        0.000                      0                  428        0.084        0.000                      0                  428  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[56]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 3.163ns (41.487%)  route 4.460ns (58.513%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.625     5.042    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X14Y114        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDCE (Prop_fdce_C_Q)         0.518     5.560 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[56]/Q
                         net (fo=1, routed)           4.460    10.020    final_result_ieee_OBUF[56]
    D8                   OBUF (Prop_obuf_I_O)         2.645    12.665 r  final_result_ieee_OBUF[56]_inst/O
                         net (fo=0)                   0.000    12.665    final_result_ieee[56]
    D8                                                                r  final_result_ieee[56] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -12.665    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[62]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 3.087ns (40.513%)  route 4.533ns (59.487%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -5.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.623     5.040    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X13Y115        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDCE (Prop_fdce_C_Q)         0.456     5.496 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[62]/Q
                         net (fo=1, routed)           4.533    10.029    final_result_ieee_OBUF[62]
    C6                   OBUF (Prop_obuf_I_O)         2.631    12.660 r  final_result_ieee_OBUF[62]_inst/O
                         net (fo=0)                   0.000    12.660    final_result_ieee[62]
    C6                                                                r  final_result_ieee[62] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[54]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 3.135ns (41.269%)  route 4.462ns (58.731%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -5.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.626     5.043    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X14Y112        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDCE (Prop_fdce_C_Q)         0.518     5.561 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[54]/Q
                         net (fo=1, routed)           4.462    10.023    final_result_ieee_OBUF[54]
    E6                   OBUF (Prop_obuf_I_O)         2.617    12.640 r  final_result_ieee_OBUF[54]_inst/O
                         net (fo=0)                   0.000    12.640    final_result_ieee[54]
    E6                                                                r  final_result_ieee[54] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[58]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 3.157ns (41.569%)  route 4.438ns (58.431%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -5.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.626     5.043    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X14Y112        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDCE (Prop_fdce_C_Q)         0.518     5.561 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[58]/Q
                         net (fo=1, routed)           4.438     9.999    final_result_ieee_OBUF[58]
    A6                   OBUF (Prop_obuf_I_O)         2.639    12.638 r  final_result_ieee_OBUF[58]_inst/O
                         net (fo=0)                   0.000    12.638    final_result_ieee[58]
    A6                                                                r  final_result_ieee[58] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[47]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.590ns  (logic 3.241ns (42.700%)  route 4.349ns (57.300%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -5.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.627     5.044    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X15Y111        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDCE (Prop_fdce_C_Q)         0.419     5.463 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[47]/Q
                         net (fo=1, routed)           4.349     9.812    final_result_ieee_OBUF[47]
    A3                   OBUF (Prop_obuf_I_O)         2.822    12.633 r  final_result_ieee_OBUF[47]_inst/O
                         net (fo=0)                   0.000    12.633    final_result_ieee[47]
    A3                                                                r  final_result_ieee[47] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[49]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 3.235ns (42.659%)  route 4.349ns (57.341%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.625     5.042    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X15Y113        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDCE (Prop_fdce_C_Q)         0.419     5.461 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[49]/Q
                         net (fo=1, routed)           4.349     9.809    final_result_ieee_OBUF[49]
    B4                   OBUF (Prop_obuf_I_O)         2.816    12.626 r  final_result_ieee_OBUF[49]_inst/O
                         net (fo=0)                   0.000    12.626    final_result_ieee[49]
    B4                                                                r  final_result_ieee[49] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[43]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 3.235ns (42.661%)  route 4.348ns (57.340%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -5.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.626     5.043    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X15Y112        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.419     5.462 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[43]/Q
                         net (fo=1, routed)           4.348     9.809    final_result_ieee_OBUF[43]
    B2                   OBUF (Prop_obuf_I_O)         2.816    12.625 r  final_result_ieee_OBUF[43]_inst/O
                         net (fo=0)                   0.000    12.625    final_result_ieee[43]
    B2                                                                r  final_result_ieee[43] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -12.625    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[57]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 3.287ns (43.360%)  route 4.293ns (56.640%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.625     5.042    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X14Y114        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDCE (Prop_fdce_C_Q)         0.478     5.520 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[57]/Q
                         net (fo=1, routed)           4.293     9.813    final_result_ieee_OBUF[57]
    A5                   OBUF (Prop_obuf_I_O)         2.809    12.621 r  final_result_ieee_OBUF[57]_inst/O
                         net (fo=0)                   0.000    12.621    final_result_ieee[57]
    A5                                                                r  final_result_ieee[57] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -12.621    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[55]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 3.293ns (43.567%)  route 4.266ns (56.433%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -5.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.626     5.043    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X14Y112        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDCE (Prop_fdce_C_Q)         0.478     5.521 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[55]/Q
                         net (fo=1, routed)           4.266     9.786    final_result_ieee_OBUF[55]
    C7                   OBUF (Prop_obuf_I_O)         2.815    12.602 r  final_result_ieee_OBUF[55]_inst/O
                         net (fo=0)                   0.000    12.602    final_result_ieee[55]
    C7                                                                r  final_result_ieee[55] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -12.602    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[61]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.547ns  (logic 3.220ns (42.668%)  route 4.327ns (57.332%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -5.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.623     5.040    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X13Y115        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDCE (Prop_fdce_C_Q)         0.419     5.459 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[61]/Q
                         net (fo=1, routed)           4.327     9.785    final_result_ieee_OBUF[61]
    C5                   OBUF (Prop_obuf_I_O)         2.801    12.587 r  final_result_ieee_OBUF[61]_inst/O
                         net (fo=0)                   0.000    12.587    final_result_ieee[61]
    C5                                                                r  final_result_ieee[61] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  0.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Barrel_Shifter_module/Output_Reg/Q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adder_M/Add_Subt_Result/Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.348ns (74.164%)  route 0.121ns (25.836%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.576     1.641    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X15Y98         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  Barrel_Shifter_module/Output_Reg/Q_reg[16]/Q
                         net (fo=2, routed)           0.121     1.903    Barrel_Shifter_module/Output_Reg/Q[16]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.057 r  Barrel_Shifter_module/Output_Reg/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.057    Barrel_Shifter_module/Output_Reg/Q_reg[16]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.110 r  Barrel_Shifter_module/Output_Reg/Q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.110    Adder_M/Add_Subt_Result/Q_reg[52]_0[17]
    SLICE_X14Y100        FDCE                                         r  Adder_M/Add_Subt_Result/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.841     2.161    Adder_M/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  Adder_M/Add_Subt_Result/Q_reg[17]/C
                         clock pessimism             -0.255     1.906    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.134     2.040    Adder_M/Add_Subt_Result/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Data_MX[60]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/XMRegister/Q_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.831ns (24.900%)  route 2.507ns (75.100%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    G4                                                0.000     2.000 r  Data_MX[60] (IN)
                         net (fo=0)                   0.000     2.000    Data_MX[60]
    G4                   IBUF (Prop_ibuf_I_O)         0.831     2.831 r  Data_MX_IBUF[60]_inst/O
                         net (fo=1, routed)           2.507     5.339    Operands_load_reg/XMRegister/D[60]
    SLICE_X29Y109        FDCE                                         r  Operands_load_reg/XMRegister/Q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.624     5.041    Operands_load_reg/XMRegister/clk_IBUF_BUFG
    SLICE_X29Y109        FDCE                                         r  Operands_load_reg/XMRegister/Q_reg[60]/C
                         clock pessimism              0.000     5.041    
                         clock uncertainty            0.035     5.076    
    SLICE_X29Y109        FDCE (Hold_fdce_C_D)         0.192     5.268    Operands_load_reg/XMRegister/Q_reg[60]
  -------------------------------------------------------------------
                         required time                         -5.268    
                         arrival time                           5.339    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Data_MX[59]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/XMRegister/Q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.832ns (24.893%)  route 2.511ns (75.107%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    G3                                                0.000     2.000 r  Data_MX[59] (IN)
                         net (fo=0)                   0.000     2.000    Data_MX[59]
    G3                   IBUF (Prop_ibuf_I_O)         0.832     2.832 r  Data_MX_IBUF[59]_inst/O
                         net (fo=1, routed)           2.511     5.344    Operands_load_reg/XMRegister/D[59]
    SLICE_X28Y109        FDCE                                         r  Operands_load_reg/XMRegister/Q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.624     5.041    Operands_load_reg/XMRegister/clk_IBUF_BUFG
    SLICE_X28Y109        FDCE                                         r  Operands_load_reg/XMRegister/Q_reg[59]/C
                         clock pessimism              0.000     5.041    
                         clock uncertainty            0.035     5.076    
    SLICE_X28Y109        FDCE (Hold_fdce_C_D)         0.192     5.268    Operands_load_reg/XMRegister/Q_reg[59]
  -------------------------------------------------------------------
                         required time                         -5.268    
                         arrival time                           5.344    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Barrel_Shifter_module/Output_Reg/Q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adder_M/Add_Subt_Result/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.361ns (74.860%)  route 0.121ns (25.140%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.576     1.641    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X15Y98         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  Barrel_Shifter_module/Output_Reg/Q_reg[16]/Q
                         net (fo=2, routed)           0.121     1.903    Barrel_Shifter_module/Output_Reg/Q[16]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.057 r  Barrel_Shifter_module/Output_Reg/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.057    Barrel_Shifter_module/Output_Reg/Q_reg[16]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.123 r  Barrel_Shifter_module/Output_Reg/Q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.123    Adder_M/Add_Subt_Result/Q_reg[52]_0[19]
    SLICE_X14Y100        FDCE                                         r  Adder_M/Add_Subt_Result/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.841     2.161    Adder_M/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  Adder_M/Add_Subt_Result/Q_reg[19]/C
                         clock pessimism             -0.255     1.906    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.134     2.040    Adder_M/Add_Subt_Result/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Data_MX[57]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/XMRegister/Q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.812ns (24.197%)  route 2.545ns (75.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    H4                                                0.000     2.000 r  Data_MX[57] (IN)
                         net (fo=0)                   0.000     2.000    Data_MX[57]
    H4                   IBUF (Prop_ibuf_I_O)         0.812     2.812 r  Data_MX_IBUF[57]_inst/O
                         net (fo=1, routed)           2.545     5.357    Operands_load_reg/XMRegister/D[57]
    SLICE_X15Y108        FDCE                                         r  Operands_load_reg/XMRegister/Q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.629     5.046    Operands_load_reg/XMRegister/clk_IBUF_BUFG
    SLICE_X15Y108        FDCE                                         r  Operands_load_reg/XMRegister/Q_reg[57]/C
                         clock pessimism              0.000     5.046    
                         clock uncertainty            0.035     5.081    
    SLICE_X15Y108        FDCE (Hold_fdce_C_D)         0.192     5.273    Operands_load_reg/XMRegister/Q_reg[57]
  -------------------------------------------------------------------
                         required time                         -5.273    
                         arrival time                           5.357    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Barrel_Shifter_module/Output_Reg/Q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adder_M/Add_Subt_Result/Q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.291ns (57.697%)  route 0.213ns (42.303%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.576     1.641    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X15Y99         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  Barrel_Shifter_module/Output_Reg/Q_reg[17]/Q
                         net (fo=2, routed)           0.213     1.995    Barrel_Shifter_module/Output_Reg/Q[17]
    SLICE_X14Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.145 r  Barrel_Shifter_module/Output_Reg/Q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.145    Adder_M/Add_Subt_Result/Q_reg[52]_0[18]
    SLICE_X14Y100        FDCE                                         r  Adder_M/Add_Subt_Result/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.841     2.161    Adder_M/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  Adder_M/Add_Subt_Result/Q_reg[18]/C
                         clock pessimism             -0.255     1.906    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.134     2.040    Adder_M/Add_Subt_Result/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Barrel_Shifter_module/Output_Reg/Q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adder_M/Add_Subt_Result/Q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.386ns (76.099%)  route 0.121ns (23.901%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.576     1.641    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X15Y98         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  Barrel_Shifter_module/Output_Reg/Q_reg[16]/Q
                         net (fo=2, routed)           0.121     1.903    Barrel_Shifter_module/Output_Reg/Q[16]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.057 r  Barrel_Shifter_module/Output_Reg/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.057    Barrel_Shifter_module/Output_Reg/Q_reg[16]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.148 r  Barrel_Shifter_module/Output_Reg/Q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.148    Adder_M/Add_Subt_Result/Q_reg[52]_0[20]
    SLICE_X14Y100        FDCE                                         r  Adder_M/Add_Subt_Result/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.841     2.161    Adder_M/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  Adder_M/Add_Subt_Result/Q_reg[20]/C
                         clock pessimism             -0.255     1.906    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.134     2.040    Adder_M/Add_Subt_Result/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Barrel_Shifter_module/Output_Reg/Q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adder_M/Add_Subt_Result/Q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.388ns (76.193%)  route 0.121ns (23.807%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.576     1.641    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X15Y98         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  Barrel_Shifter_module/Output_Reg/Q_reg[16]/Q
                         net (fo=2, routed)           0.121     1.903    Barrel_Shifter_module/Output_Reg/Q[16]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.057 r  Barrel_Shifter_module/Output_Reg/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.057    Barrel_Shifter_module/Output_Reg/Q_reg[16]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.097 r  Barrel_Shifter_module/Output_Reg/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.097    Barrel_Shifter_module/Output_Reg/Q_reg[20]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.150 r  Barrel_Shifter_module/Output_Reg/Q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.150    Adder_M/Add_Subt_Result/Q_reg[52]_0[21]
    SLICE_X14Y101        FDCE                                         r  Adder_M/Add_Subt_Result/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.841     2.161    Adder_M/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X14Y101        FDCE                                         r  Adder_M/Add_Subt_Result/Q_reg[21]/C
                         clock pessimism             -0.255     1.906    
    SLICE_X14Y101        FDCE (Hold_fdce_C_D)         0.134     2.040    Adder_M/Add_Subt_Result/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Barrel_Shifter_module/Output_Reg/Q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adder_M/Add_Subt_Result/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.401ns (76.786%)  route 0.121ns (23.214%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.576     1.641    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X15Y98         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  Barrel_Shifter_module/Output_Reg/Q_reg[16]/Q
                         net (fo=2, routed)           0.121     1.903    Barrel_Shifter_module/Output_Reg/Q[16]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.057 r  Barrel_Shifter_module/Output_Reg/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.057    Barrel_Shifter_module/Output_Reg/Q_reg[16]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.097 r  Barrel_Shifter_module/Output_Reg/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.097    Barrel_Shifter_module/Output_Reg/Q_reg[20]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.163 r  Barrel_Shifter_module/Output_Reg/Q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.163    Adder_M/Add_Subt_Result/Q_reg[52]_0[23]
    SLICE_X14Y101        FDCE                                         r  Adder_M/Add_Subt_Result/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.841     2.161    Adder_M/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X14Y101        FDCE                                         r  Adder_M/Add_Subt_Result/Q_reg[23]/C
                         clock pessimism             -0.255     1.906    
    SLICE_X14Y101        FDCE (Hold_fdce_C_D)         0.134     2.040    Adder_M/Add_Subt_Result/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Adder_M/Add_Subt_Result/Q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.531%)  route 0.282ns (57.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.570     1.635    Adder_M/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  Adder_M/Add_Subt_Result/Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDCE (Prop_fdce_C_Q)         0.164     1.799 r  Adder_M/Add_Subt_Result/Q_reg[17]/Q
                         net (fo=2, routed)           0.282     2.082    Adder_M/Add_Subt_Result/Q_reg_n_0_[17]
    SLICE_X15Y99         LUT6 (Prop_lut6_I3_O)        0.045     2.127 r  Adder_M/Add_Subt_Result/Q[17]_i_1__0/O
                         net (fo=1, routed)           0.000     2.127    Barrel_Shifter_module/Output_Reg/D[17]
    SLICE_X15Y99         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.847     2.167    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X15Y99         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[17]/C
                         clock pessimism             -0.255     1.912    
    SLICE_X15Y99         FDCE (Hold_fdce_C_D)         0.091     2.003    Barrel_Shifter_module/Output_Reg/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y43     Sgf_operation/genblk1_0.left/pdt_int_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y37     Sgf_operation/genblk1_0.middle/pdt_int_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y35     Sgf_operation/genblk1_0.right/pdt_int_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y41     Sgf_operation/genblk1_0.left/pdt_int_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y39     Sgf_operation/genblk1_0.middle/pdt_int_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y33     Sgf_operation/genblk1_0.right/pdt_int_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y96    Sgf_operation/genblk1_0.left/pdt_int_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y94    Sgf_operation/genblk1_0.left/pdt_int_reg[0]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y100   Sgf_operation/genblk1_0.left/pdt_int_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y97    Sgf_operation/genblk1_0.left/pdt_int_reg[12]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y97    Sgf_operation/genblk1_0.left/pdt_int_reg[13]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y103   Sgf_operation/genblk1_0.left/pdt_int_reg[14]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y103   Sgf_operation/genblk1_0.left/pdt_int_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y97    Sgf_operation/genblk1_0.left/pdt_int_reg[15]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y103   Sgf_operation/genblk1_0.left/pdt_int_reg[16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y99    Sgf_operation/genblk1_0.left/pdt_int_reg[16]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y99    Sgf_operation/genblk1_0.left/pdt_int_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y88    Sgf_operation/genblk1_0.middle/pdt_int_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y88    Sgf_operation/genblk1_0.middle/pdt_int_reg[1]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y96    Sgf_operation/genblk1_0.left/pdt_int_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y94    Sgf_operation/genblk1_0.left/pdt_int_reg[0]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y96    Sgf_operation/genblk1_0.left/pdt_int_reg[10]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y96    Sgf_operation/genblk1_0.left/pdt_int_reg[11]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y96    Sgf_operation/genblk1_0.left/pdt_int_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y94    Sgf_operation/genblk1_0.left/pdt_int_reg[1]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y96    Sgf_operation/genblk1_0.left/pdt_int_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y94    Sgf_operation/genblk1_0.left/pdt_int_reg[2]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X9Y93     Sgf_operation/genblk1_0.middle/pdt_int_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X9Y95     Sgf_operation/genblk1_0.middle/pdt_int_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 0.642ns (9.716%)  route 5.966ns (90.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.631     5.048    FS_Module/clk_IBUF_BUFG
    SLICE_X10Y105        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.895     6.460    FS_Module/out[1]
    SLICE_X8Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.584 f  FS_Module/Q[63]_i_2__0/O
                         net (fo=127, routed)         5.071    11.655    Operands_load_reg/YMRegister/AR[1]
    SLICE_X10Y81         FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869    10.869 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.067    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.517    14.676    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X10Y81         FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[14]/C
                         clock pessimism              0.258    14.934    
                         clock uncertainty           -0.035    14.899    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319    14.580    Operands_load_reg/YMRegister/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 0.642ns (9.716%)  route 5.966ns (90.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.631     5.048    FS_Module/clk_IBUF_BUFG
    SLICE_X10Y105        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.895     6.460    FS_Module/out[1]
    SLICE_X8Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.584 f  FS_Module/Q[63]_i_2__0/O
                         net (fo=127, routed)         5.071    11.655    Operands_load_reg/YMRegister/AR[1]
    SLICE_X10Y81         FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869    10.869 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.067    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.517    14.676    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X10Y81         FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[15]/C
                         clock pessimism              0.258    14.934    
                         clock uncertainty           -0.035    14.899    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319    14.580    Operands_load_reg/YMRegister/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 0.642ns (9.716%)  route 5.966ns (90.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.631     5.048    FS_Module/clk_IBUF_BUFG
    SLICE_X10Y105        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.895     6.460    FS_Module/out[1]
    SLICE_X8Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.584 f  FS_Module/Q[63]_i_2__0/O
                         net (fo=127, routed)         5.071    11.655    Operands_load_reg/YMRegister/AR[1]
    SLICE_X10Y81         FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869    10.869 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.067    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.517    14.676    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X10Y81         FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[6]/C
                         clock pessimism              0.258    14.934    
                         clock uncertainty           -0.035    14.899    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319    14.580    Operands_load_reg/YMRegister/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 0.642ns (10.145%)  route 5.686ns (89.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 14.678 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.631     5.048    FS_Module/clk_IBUF_BUFG
    SLICE_X10Y105        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.895     6.460    FS_Module/out[1]
    SLICE_X8Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.584 f  FS_Module/Q[63]_i_2__0/O
                         net (fo=127, routed)         4.791    11.376    Operands_load_reg/YMRegister/AR[1]
    SLICE_X10Y82         FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869    10.869 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.067    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.519    14.678    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X10Y82         FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[10]/C
                         clock pessimism              0.258    14.936    
                         clock uncertainty           -0.035    14.901    
    SLICE_X10Y82         FDCE (Recov_fdce_C_CLR)     -0.319    14.582    Operands_load_reg/YMRegister/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 0.642ns (10.198%)  route 5.653ns (89.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 14.675 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.631     5.048    FS_Module/clk_IBUF_BUFG
    SLICE_X10Y105        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.895     6.460    FS_Module/out[1]
    SLICE_X8Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.584 f  FS_Module/Q[63]_i_2__0/O
                         net (fo=127, routed)         4.759    11.343    Operands_load_reg/YMRegister/AR[1]
    SLICE_X8Y82          FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869    10.869 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.067    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.516    14.675    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X8Y82          FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[16]/C
                         clock pessimism              0.258    14.933    
                         clock uncertainty           -0.035    14.898    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.319    14.579    Operands_load_reg/YMRegister/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 0.642ns (10.432%)  route 5.512ns (89.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.631     5.048    FS_Module/clk_IBUF_BUFG
    SLICE_X10Y105        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.895     6.460    FS_Module/out[1]
    SLICE_X8Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.584 f  FS_Module/Q[63]_i_2__0/O
                         net (fo=127, routed)         4.618    11.202    Operands_load_reg/YMRegister/AR[1]
    SLICE_X8Y83          FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869    10.869 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.067    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.517    14.676    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X8Y83          FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[12]/C
                         clock pessimism              0.258    14.934    
                         clock uncertainty           -0.035    14.899    
    SLICE_X8Y83          FDCE (Recov_fdce_C_CLR)     -0.319    14.580    Operands_load_reg/YMRegister/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[25]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.642ns (10.845%)  route 5.278ns (89.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 14.754 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.631     5.048    FS_Module/clk_IBUF_BUFG
    SLICE_X10Y105        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.895     6.460    FS_Module/out[1]
    SLICE_X8Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.584 f  FS_Module/Q[63]_i_2__0/O
                         net (fo=127, routed)         4.383    10.967    Operands_load_reg/YMRegister/AR[1]
    SLICE_X6Y82          FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869    10.869 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.067    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.595    14.754    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X6Y82          FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[25]/C
                         clock pessimism              0.258    15.012    
                         clock uncertainty           -0.035    14.977    
    SLICE_X6Y82          FDCE (Recov_fdce_C_CLR)     -0.319    14.658    Operands_load_reg/YMRegister/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[26]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.642ns (10.845%)  route 5.278ns (89.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 14.754 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.631     5.048    FS_Module/clk_IBUF_BUFG
    SLICE_X10Y105        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.895     6.460    FS_Module/out[1]
    SLICE_X8Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.584 f  FS_Module/Q[63]_i_2__0/O
                         net (fo=127, routed)         4.383    10.967    Operands_load_reg/YMRegister/AR[1]
    SLICE_X6Y82          FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869    10.869 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.067    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.595    14.754    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X6Y82          FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[26]/C
                         clock pessimism              0.258    15.012    
                         clock uncertainty           -0.035    14.977    
    SLICE_X6Y82          FDCE (Recov_fdce_C_CLR)     -0.319    14.658    Operands_load_reg/YMRegister/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 0.642ns (11.656%)  route 4.866ns (88.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 14.673 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.631     5.048    FS_Module/clk_IBUF_BUFG
    SLICE_X10Y105        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.895     6.460    FS_Module/out[1]
    SLICE_X8Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.584 f  FS_Module/Q[63]_i_2__0/O
                         net (fo=127, routed)         3.971    10.556    Operands_load_reg/YMRegister/AR[1]
    SLICE_X9Y81          FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869    10.869 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.067    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.514    14.673    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X9Y81          FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[11]/C
                         clock pessimism              0.258    14.931    
                         clock uncertainty           -0.035    14.896    
    SLICE_X9Y81          FDCE (Recov_fdce_C_CLR)     -0.405    14.491    Operands_load_reg/YMRegister/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 0.642ns (11.656%)  route 4.866ns (88.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 14.673 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.631     5.048    FS_Module/clk_IBUF_BUFG
    SLICE_X10Y105        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.895     6.460    FS_Module/out[1]
    SLICE_X8Y105         LUT4 (Prop_lut4_I3_O)        0.124     6.584 f  FS_Module/Q[63]_i_2__0/O
                         net (fo=127, routed)         3.971    10.556    Operands_load_reg/YMRegister/AR[1]
    SLICE_X9Y81          FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869    10.869 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.067    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.514    14.673    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X9Y81          FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[5]/C
                         clock pessimism              0.258    14.931    
                         clock uncertainty           -0.035    14.896    
    SLICE_X9Y81          FDCE (Recov_fdce_C_CLR)     -0.405    14.491    Operands_load_reg/YMRegister/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                  3.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/genblk1_0.finalreg/Q_reg[70]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.834ns (27.546%)  route 2.194ns (72.454%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    E17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    E17                  IBUF (Prop_ibuf_I_O)         0.834     2.834 f  rst_IBUF_inst/O
                         net (fo=110, routed)         2.194     5.028    Sgf_operation/genblk1_0.finalreg/AR[0]
    SLICE_X12Y98         FDCE                                         f  Sgf_operation/genblk1_0.finalreg/Q_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.647     5.064    Sgf_operation/genblk1_0.finalreg/clk_IBUF_BUFG
    SLICE_X12Y98         FDCE                                         r  Sgf_operation/genblk1_0.finalreg/Q_reg[70]/C
                         clock pessimism              0.000     5.064    
                         clock uncertainty            0.035     5.099    
    SLICE_X12Y98         FDCE (Remov_fdce_C_CLR)     -0.155     4.944    Sgf_operation/genblk1_0.finalreg/Q_reg[70]
  -------------------------------------------------------------------
                         required time                         -4.944    
                         arrival time                           5.028    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/genblk1_0.finalreg/Q_reg[71]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.834ns (27.546%)  route 2.194ns (72.454%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    E17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    E17                  IBUF (Prop_ibuf_I_O)         0.834     2.834 f  rst_IBUF_inst/O
                         net (fo=110, routed)         2.194     5.028    Sgf_operation/genblk1_0.finalreg/AR[0]
    SLICE_X12Y98         FDCE                                         f  Sgf_operation/genblk1_0.finalreg/Q_reg[71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.647     5.064    Sgf_operation/genblk1_0.finalreg/clk_IBUF_BUFG
    SLICE_X12Y98         FDCE                                         r  Sgf_operation/genblk1_0.finalreg/Q_reg[71]/C
                         clock pessimism              0.000     5.064    
                         clock uncertainty            0.035     5.099    
    SLICE_X12Y98         FDCE (Remov_fdce_C_CLR)     -0.155     4.944    Sgf_operation/genblk1_0.finalreg/Q_reg[71]
  -------------------------------------------------------------------
                         required time                         -4.944    
                         arrival time                           5.028    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/genblk1_0.finalreg/Q_reg[72]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.834ns (27.546%)  route 2.194ns (72.454%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    E17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    E17                  IBUF (Prop_ibuf_I_O)         0.834     2.834 f  rst_IBUF_inst/O
                         net (fo=110, routed)         2.194     5.028    Sgf_operation/genblk1_0.finalreg/AR[0]
    SLICE_X12Y98         FDCE                                         f  Sgf_operation/genblk1_0.finalreg/Q_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.647     5.064    Sgf_operation/genblk1_0.finalreg/clk_IBUF_BUFG
    SLICE_X12Y98         FDCE                                         r  Sgf_operation/genblk1_0.finalreg/Q_reg[72]/C
                         clock pessimism              0.000     5.064    
                         clock uncertainty            0.035     5.099    
    SLICE_X12Y98         FDCE (Remov_fdce_C_CLR)     -0.155     4.944    Sgf_operation/genblk1_0.finalreg/Q_reg[72]
  -------------------------------------------------------------------
                         required time                         -4.944    
                         arrival time                           5.028    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/genblk1_0.finalreg/Q_reg[73]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.834ns (27.546%)  route 2.194ns (72.454%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    E17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    E17                  IBUF (Prop_ibuf_I_O)         0.834     2.834 f  rst_IBUF_inst/O
                         net (fo=110, routed)         2.194     5.028    Sgf_operation/genblk1_0.finalreg/AR[0]
    SLICE_X12Y98         FDCE                                         f  Sgf_operation/genblk1_0.finalreg/Q_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.647     5.064    Sgf_operation/genblk1_0.finalreg/clk_IBUF_BUFG
    SLICE_X12Y98         FDCE                                         r  Sgf_operation/genblk1_0.finalreg/Q_reg[73]/C
                         clock pessimism              0.000     5.064    
                         clock uncertainty            0.035     5.099    
    SLICE_X12Y98         FDCE (Remov_fdce_C_CLR)     -0.155     4.944    Sgf_operation/genblk1_0.finalreg/Q_reg[73]
  -------------------------------------------------------------------
                         required time                         -4.944    
                         arrival time                           5.028    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/genblk1_0.finalreg/Q_reg[66]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.834ns (27.266%)  route 2.225ns (72.734%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    E17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    E17                  IBUF (Prop_ibuf_I_O)         0.834     2.834 f  rst_IBUF_inst/O
                         net (fo=110, routed)         2.225     5.060    Sgf_operation/genblk1_0.finalreg/AR[0]
    SLICE_X12Y97         FDCE                                         f  Sgf_operation/genblk1_0.finalreg/Q_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.647     5.064    Sgf_operation/genblk1_0.finalreg/clk_IBUF_BUFG
    SLICE_X12Y97         FDCE                                         r  Sgf_operation/genblk1_0.finalreg/Q_reg[66]/C
                         clock pessimism              0.000     5.064    
                         clock uncertainty            0.035     5.099    
    SLICE_X12Y97         FDCE (Remov_fdce_C_CLR)     -0.155     4.944    Sgf_operation/genblk1_0.finalreg/Q_reg[66]
  -------------------------------------------------------------------
                         required time                         -4.944    
                         arrival time                           5.060    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/genblk1_0.finalreg/Q_reg[67]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.834ns (27.266%)  route 2.225ns (72.734%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    E17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    E17                  IBUF (Prop_ibuf_I_O)         0.834     2.834 f  rst_IBUF_inst/O
                         net (fo=110, routed)         2.225     5.060    Sgf_operation/genblk1_0.finalreg/AR[0]
    SLICE_X12Y97         FDCE                                         f  Sgf_operation/genblk1_0.finalreg/Q_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.647     5.064    Sgf_operation/genblk1_0.finalreg/clk_IBUF_BUFG
    SLICE_X12Y97         FDCE                                         r  Sgf_operation/genblk1_0.finalreg/Q_reg[67]/C
                         clock pessimism              0.000     5.064    
                         clock uncertainty            0.035     5.099    
    SLICE_X12Y97         FDCE (Remov_fdce_C_CLR)     -0.155     4.944    Sgf_operation/genblk1_0.finalreg/Q_reg[67]
  -------------------------------------------------------------------
                         required time                         -4.944    
                         arrival time                           5.060    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/genblk1_0.finalreg/Q_reg[68]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.834ns (27.266%)  route 2.225ns (72.734%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    E17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    E17                  IBUF (Prop_ibuf_I_O)         0.834     2.834 f  rst_IBUF_inst/O
                         net (fo=110, routed)         2.225     5.060    Sgf_operation/genblk1_0.finalreg/AR[0]
    SLICE_X12Y97         FDCE                                         f  Sgf_operation/genblk1_0.finalreg/Q_reg[68]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.647     5.064    Sgf_operation/genblk1_0.finalreg/clk_IBUF_BUFG
    SLICE_X12Y97         FDCE                                         r  Sgf_operation/genblk1_0.finalreg/Q_reg[68]/C
                         clock pessimism              0.000     5.064    
                         clock uncertainty            0.035     5.099    
    SLICE_X12Y97         FDCE (Remov_fdce_C_CLR)     -0.155     4.944    Sgf_operation/genblk1_0.finalreg/Q_reg[68]
  -------------------------------------------------------------------
                         required time                         -4.944    
                         arrival time                           5.060    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/genblk1_0.finalreg/Q_reg[69]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.834ns (27.266%)  route 2.225ns (72.734%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    E17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    E17                  IBUF (Prop_ibuf_I_O)         0.834     2.834 f  rst_IBUF_inst/O
                         net (fo=110, routed)         2.225     5.060    Sgf_operation/genblk1_0.finalreg/AR[0]
    SLICE_X12Y97         FDCE                                         f  Sgf_operation/genblk1_0.finalreg/Q_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.647     5.064    Sgf_operation/genblk1_0.finalreg/clk_IBUF_BUFG
    SLICE_X12Y97         FDCE                                         r  Sgf_operation/genblk1_0.finalreg/Q_reg[69]/C
                         clock pessimism              0.000     5.064    
                         clock uncertainty            0.035     5.099    
    SLICE_X12Y97         FDCE (Remov_fdce_C_CLR)     -0.155     4.944    Sgf_operation/genblk1_0.finalreg/Q_reg[69]
  -------------------------------------------------------------------
                         required time                         -4.944    
                         arrival time                           5.060    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/genblk1_0.finalreg/Q_reg[78]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.834ns (26.921%)  route 2.265ns (73.079%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    E17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    E17                  IBUF (Prop_ibuf_I_O)         0.834     2.834 f  rst_IBUF_inst/O
                         net (fo=110, routed)         2.265     5.099    Sgf_operation/genblk1_0.finalreg/AR[0]
    SLICE_X12Y100        FDCE                                         f  Sgf_operation/genblk1_0.finalreg/Q_reg[78]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.631     5.048    Sgf_operation/genblk1_0.finalreg/clk_IBUF_BUFG
    SLICE_X12Y100        FDCE                                         r  Sgf_operation/genblk1_0.finalreg/Q_reg[78]/C
                         clock pessimism              0.000     5.048    
                         clock uncertainty            0.035     5.083    
    SLICE_X12Y100        FDCE (Remov_fdce_C_CLR)     -0.155     4.928    Sgf_operation/genblk1_0.finalreg/Q_reg[78]
  -------------------------------------------------------------------
                         required time                         -4.928    
                         arrival time                           5.099    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/genblk1_0.finalreg/Q_reg[79]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.834ns (26.921%)  route 2.265ns (73.079%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    E17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    E17                  IBUF (Prop_ibuf_I_O)         0.834     2.834 f  rst_IBUF_inst/O
                         net (fo=110, routed)         2.265     5.099    Sgf_operation/genblk1_0.finalreg/AR[0]
    SLICE_X12Y100        FDCE                                         f  Sgf_operation/genblk1_0.finalreg/Q_reg[79]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.631     5.048    Sgf_operation/genblk1_0.finalreg/clk_IBUF_BUFG
    SLICE_X12Y100        FDCE                                         r  Sgf_operation/genblk1_0.finalreg/Q_reg[79]/C
                         clock pessimism              0.000     5.048    
                         clock uncertainty            0.035     5.083    
    SLICE_X12Y100        FDCE (Remov_fdce_C_CLR)     -0.155     4.928    Sgf_operation/genblk1_0.finalreg/Q_reg[79]
  -------------------------------------------------------------------
                         required time                         -4.928    
                         arrival time                           5.099    
  -------------------------------------------------------------------
                         slack                                  0.171    





