## ArmÂ® Architecture Reference Manual for A-profile architecture

* [A1.1 About the Arm architecture](arm-A1.1.md)
* [A1.2 Architecture profiles](arm-A1.2.md)
* [A1.3 Arm architectural concepts](arm-A1.3.md)
* [A1.4 Supported data types](arm-A1.4.md)
* [A1.5 Floating-point support](arm-A1.5.md)
* [A1.6 The Arm memory model](arm-A1.6.md)
* [A1.7 Reliability, Availability, and Serviceability](arm-A1.7.md)
* [A2.1 About the A-profile architecture extensions](arm-A2.1.md)
* [A2.2 Armv8-A architecture extensions](arm-A2.2.md)
* [A2.3 Armv9-A architecture extensions](arm-A2.3.md)
* [B1.1 About the Application level programmers' model](arm-B1.1.md)
* [B1.2 Registers in AArch64 Execution state](arm-B1.2.md)
* [B1.3 Process state, PSTATE](arm-B1.3.md)
* [B1.4 The Scalable Vector and Scalable Matrix Extensions (SVE &amp; SME)](arm-B1.4.md)
* [B1.5 Software control features and EL0](arm-B1.5.md)
* [B2.1 About the Arm memory model](arm-B2.1.md)
* [B2.2 Atomicity in the Arm architecture](arm-B2.2.md)
* [B2.3 Ordering requirements defined by the formal concurrency model](arm-B2.3.md)
* [B2.4 Additional ordering requirements outside of the scope of the formal concurrency model](arm-B2.4.md)
* [B2.5 Restrictions on the effects of speculation](arm-B2.5.md)
* [B2.6 Memory barriers](arm-B2.6.md)
* [B2.7 Caches and memory hierarchy](arm-B2.7.md)
* [B2.8 Alignment support](arm-B2.8.md)
* [B2.9 Endian support](arm-B2.9.md)
* [B2.10 Memory types and attributes](arm-B2.10.md)
* [B2.11 Mismatched memory attributes](arm-B2.11.md)
* [B2.12 Synchronization and semaphores](arm-B2.12.md)
* [C1.1 About the A64 instruction set](arm-C1.1.md)
* [C1.2 Structure of the A64 assembler language](arm-C1.2.md)
* [C1.3 Address generation](arm-C1.3.md)
* [C1.4 Instruction aliases](arm-C1.4.md)
* [C2.1 Understanding the A64 instruction descriptions](arm-C2.1.md)
* [C2.2 General information about the A64 instruction descriptions](arm-C2.2.md)
* [C3.1 Branches, Exception generating, and System instructions](arm-C3.1.md)
* [C3.2 Loads and stores](arm-C3.2.md)
* [C3.3 Loads and stores - SVE, SVE2](arm-C3.3.md)
* [C3.4 Loads and stores - SME, SME2, SVE2p1](arm-C3.4.md)
* [C3.5 Data processing - immediate](arm-C3.5.md)
* [C3.6 Data Processing - MTE](arm-C3.6.md)
* [C3.7 Data processing - register](arm-C3.7.md)
* [C3.8 Data processing - SIMD and floating-point](arm-C3.8.md)
* [C3.9 Data processing - SVE](arm-C3.9.md)
* [C3.10 Data processing - SVE2](arm-C3.10.md)
* [C3.11 Data processing - SME, SME2](arm-C3.11.md)
* [C4.1 A64 instruction set encoding](arm-C4.1.md)
* [C5.1 The System instruction class encoding space](arm-C5.1.md)
* [C5.2 Special-purpose registers](arm-C5.2.md)
* [C5.3 A64 System instructions for cache maintenance](arm-C5.3.md)
* [C5.4 A64 System instructions for address translation](arm-C5.4.md)
* [C5.5 A64 System instructions for TLB maintenance](arm-C5.5.md)
* [C5.6 A64 System instructions for prediction restriction](arm-C5.6.md)
* [C5.7 A64 System instructions for the Branch Record Buffer Extension](arm-C5.7.md)
* [C5.8 A64 System instructions for the Trace Extension](arm-C5.8.md)
* [C5.9 A64 System instructions for the Guarded Control Stack](arm-C5.9.md)
* [C5.10 A64 IMPLEMENTATION DEFINED System instructions](arm-C5.10.md)
* [C6.1 About the A64 base instructions](arm-C6.1.md)
* [C6.2 Alphabetical list of A64 base instructions](arm-C6.2.md)
* [C7.1 About the A64 Advanced SIMD and floating-point instructions](arm-C7.1.md)
* [C7.2 Alphabetical list of A64 Advanced SIMD and floating-point instructions](arm-C7.2.md)
* [C8.1 About the SVE instructions](arm-C8.1.md)
* [C8.2 Alphabetical list of SVE instructions](arm-C8.2.md)
* [C9.1 About the SME instructions](arm-C9.1.md)
* [C9.2 Alphabetical list of SME instructions](arm-C9.2.md)
* [D1.1 Exception levels](arm-D1.1.md)
* [D1.2 Registers for instruction processing and exception handling](arm-D1.2.md)
* [D1.3 System register locking](arm-D1.3.md)
* [D1.4 Exceptions](arm-D1.4.md)
* [D1.5 Process state, PSTATE](arm-D1.5.md)
* [D1.6 Resets and power domains](arm-D1.6.md)
* [D1.7 Mechanisms for entering a low-power state](arm-D1.7.md)
* [D1.8 Self-hosted debug](arm-D1.8.md)
* [D1.9 Event monitors](arm-D1.9.md)
* [D1.10 Interprocessing](arm-D1.10.md)
* [D1.11 Check Feature](arm-D1.11.md)
* [D2.1 About self-hosted debug](arm-D2.1.md)
* [D2.2 Routing debug exceptions](arm-D2.2.md)
* [D2.3 The debug exception enable controls](arm-D2.3.md)
* [D2.4 The effect of powerdown on debug exceptions](arm-D2.4.md)
* [D2.5 Summary of the routing and enabling of debug exceptions](arm-D2.5.md)
* [D2.6 Pseudocode description of debug exceptions](arm-D2.6.md)
* [D2.7 Breakpoint Instruction exceptions](arm-D2.7.md)
* [D2.8 Breakpoint exceptions](arm-D2.8.md)
* [D2.9 Watchpoint exceptions](arm-D2.9.md)
* [D2.10 Vector Catch exceptions](arm-D2.10.md)
* [D2.11 Software Step exceptions](arm-D2.11.md)
* [D2.12 Synchronization and debug exceptions](arm-D2.12.md)
* [D3.1 About self-hosted trace](arm-D3.1.md)
* [D3.2 Prohibited regions in self-hosted trace](arm-D3.2.md)
* [D3.3 Self-hosted trace timestamps](arm-D3.3.md)
* [D3.4 Synchronization in self-hosted trace](arm-D3.4.md)
* [D4.1 About the Embedded Trace Extension](arm-D4.1.md)
* [D4.2 Programmers' model](arm-D4.2.md)
* [D4.3 Trace elements](arm-D4.3.md)
* [D4.4 Instruction and exception classification](arm-D4.4.md)
* [D4.5 About the ETE trace unit](arm-D4.5.md)
* [D4.6 Resource operation](arm-D4.6.md)
* [D5.1 About the ETE protocol](arm-D5.1.md)
* [D5.2 Summary list of ETE packets](arm-D5.2.md)
* [D5.3 Alphabetical list of ETE packets](arm-D5.3.md)
* [D6.1 About the Trace Buffer Extension](arm-D6.1.md)
* [D6.2 The trace buffer](arm-D6.2.md)
* [D6.3 Trace buffer Self-hosted mode](arm-D6.3.md)
* [D6.4 Trace buffer External mode](arm-D6.4.md)
* [D6.5 Trace buffer management](arm-D6.5.md)
* [D6.6 Synchronization and the Trace Buffer Unit](arm-D6.6.md)
* [D6.7 Trace synchronization and memory barriers](arm-D6.7.md)
* [D6.8 Trace of Speculative execution](arm-D6.8.md)
* [D6.9 Trace in Debug state](arm-D6.9.md)
* [D6.10 Synchronization litmus tests](arm-D6.10.md)
* [D6.11 UNPREDICTABLE behavior](arm-D6.11.md)
* [D7.1 About the memory system architecture](arm-D7.1.md)
* [D7.2 Address space](arm-D7.2.md)
* [D7.3 Mixed-endian support in AArch64](arm-D7.3.md)
* [D7.4 Memory Encryption Contexts](arm-D7.4.md)
* [D7.5 Cache support](arm-D7.5.md)
* [D7.6 External aborts](arm-D7.6.md)
* [D7.7 Memory barrier instructions](arm-D7.7.md)
* [D7.8 Pseudocode description of general memory System instructions](arm-D7.8.md)
* [D8.1 Address translation](arm-D8.1.md)
* [D8.2 Translation process](arm-D8.2.md)
* [D8.3 Translation table descriptor formats](arm-D8.3.md)
* [D8.4 Memory access control](arm-D8.4.md)
* [D8.5 Hardware updates to the translation tables](arm-D8.5.md)
* [D8.6 Memory region attributes](arm-D8.6.md)
* [D8.7 Other descriptor fields](arm-D8.7.md)
* [D8.8 Address tagging](arm-D8.8.md)
* [D8.9 Logical Address Tagging](arm-D8.9.md)
* [D8.10 Pointer authentication](arm-D8.10.md)
* [D8.11 Checked Pointer Arithmetic](arm-D8.11.md)
* [D8.12 Memory Encryption Contexts extension](arm-D8.12.md)
* [D8.13 Virtualization Host Extensions](arm-D8.13.md)
* [D8.14 Nested virtualization](arm-D8.14.md)
* [D8.15 Memory aborts](arm-D8.15.md)
* [D8.16 Translation Lookaside Buffers](arm-D8.16.md)
* [D8.17 TLB maintenance](arm-D8.17.md)
* [D8.18 Caches](arm-D8.18.md)
* [D8.19 Pseudocode description of VMSA address translation](arm-D8.19.md)
* [D9.1 GPC behavior overview](arm-D9.1.md)
* [D9.2 GPC bypass windows](arm-D9.2.md)
* [D9.3 Granular Data Isolation](arm-D9.3.md)
* [D9.4 GPC faults](arm-D9.4.md)
* [D9.5 GPT caching and invalidation](arm-D9.5.md)
* [D9.6 GPT formats](arm-D9.6.md)
* [D9.7 GPT lookup process](arm-D9.7.md)
* [D9.8 Explicit PAS control](arm-D9.8.md)
* [D10.1 Introduction](arm-D10.1.md)
* [D10.2 Allocation Tags](arm-D10.2.md)
* [D10.3 Memory region tagging types](arm-D10.3.md)
* [D10.4 Tag checking](arm-D10.4.md)
* [D10.5 Allocation Tag Access controls](arm-D10.5.md)
* [D10.6 Physical Tag locations](arm-D10.6.md)
* [D10.7 Tag Check Faults](arm-D10.7.md)
* [D11.1 Introduction](arm-D11.1.md)
* [D11.2 The Guarded Control Stack](arm-D11.2.md)
* [D11.3 Procedure returns](arm-D11.3.md)
* [D11.4 Exception returns](arm-D11.4.md)
* [D11.5 Stage 1 permission model](arm-D11.5.md)
* [D11.6 Stage 2 Permission model](arm-D11.6.md)
* [D11.7 Guarded Control Stack switching](arm-D11.7.md)
* [D11.8 Guarded Control Stack exceptions](arm-D11.8.md)
* [D11.9 Guarded Control Stack data accesses](arm-D11.9.md)
* [D11.10 Detecting when FEAT\_GCS is enabled](arm-D11.10.md)
* [D12.1 About the Generic Timer](arm-D12.1.md)
* [D12.2 The AArch64 view of the Generic Timer](arm-D12.2.md)
* [D13.1 About the Performance Monitors](arm-D13.1.md)
* [D13.2 Accuracy of the Performance Monitors](arm-D13.2.md)
* [D13.3 Behavior on overflow](arm-D13.3.md)
* [D13.4 Attributability](arm-D13.4.md)
* [D13.5 Controlling the PMU counters](arm-D13.5.md)
* [D13.6 Multithreaded implementations](arm-D13.6.md)
* [D13.7 Event filtering](arm-D13.7.md)
* [D13.8 Event threshold and edge counting](arm-D13.8.md)
* [D13.9 PMU snapshots](arm-D13.9.md)
* [D13.10 Performance Monitors and Debug state](arm-D13.10.md)
* [D13.11 Counter access](arm-D13.11.md)
* [D13.12 Performance Monitors Extension registers](arm-D13.12.md)
* [D14.1 Definitions](arm-D14.1.md)
* [D14.2 The PMU event number space and common events](arm-D14.2.md)
* [D14.3 Common event numbers](arm-D14.3.md)
* [D14.4 Cycle event counting](arm-D14.4.md)
* [D14.5 Meaningful combinations of common events](arm-D14.5.md)
* [D14.6 Required events](arm-D14.6.md)
* [D14.7 Synchronous events](arm-D14.7.md)
* [D14.8 IMPLEMENTATION DEFINED event numbers](arm-D14.8.md)
* [D15.1 About the System Performance Monitors](arm-D15.1.md)
* [D15.2 System PMU configuration](arm-D15.2.md)
* [D15.3 Accessing System PMUs](arm-D15.3.md)
* [D15.4 Generating System PMU overflow interrupt requests](arm-D15.4.md)
* [D16.1 About the Activity Monitors Extension](arm-D16.1.md)
* [D16.2 Properties and behavior of the activity monitors](arm-D16.2.md)
* [D16.3 AMU events and event numbers](arm-D16.3.md)
* [D17.1 About the Statistical Profiling Extension](arm-D17.1.md)
* [D17.2 Defining the sample population](arm-D17.2.md)
* [D17.3 Controlling when an operation is sampled](arm-D17.3.md)
* [D17.4 Enabling profiling](arm-D17.4.md)
* [D17.5 Filtering sample records](arm-D17.5.md)
* [D17.6 The profiling data](arm-D17.6.md)
* [D17.7 The Profiling Buffer](arm-D17.7.md)
* [D17.8 Profiling Buffer management](arm-D17.8.md)
* [D17.9 Synchronization and Statistical Profiling](arm-D17.9.md)
* [D18.1 About the Statistical Profiling Extension sample records](arm-D18.1.md)
* [D18.2 Alphabetical list of Statistical Profiling Extension packets](arm-D18.2.md)
* [D19.1 About the Branch Record Buffer Extension](arm-D19.1.md)
* [D19.2 Branch record filtering](arm-D19.2.md)
* [D19.3 Branch record buffer operation](arm-D19.3.md)
* [D19.4 Branch record buffer](arm-D19.4.md)
* [D19.5 Programmers' model](arm-D19.5.md)
* [D20.1 About the RAS Extension](arm-D20.1.md)
* [D20.2 PE error handling](arm-D20.2.md)
* [D20.3 Generating error exceptions](arm-D20.3.md)
* [D20.4 Taking error exceptions](arm-D20.4.md)
* [D20.5 Error synchronization event](arm-D20.5.md)
* [D20.6 Virtual SError exceptions and delegated SError exceptions](arm-D20.6.md)
* [D20.7 Error records in the PE](arm-D20.7.md)
* [D21.1 About MPAM](arm-D21.1.md)
* [D21.2 PARTID spaces](arm-D21.2.md)
* [D21.3 Partition Identifiers (PARTIDs)](arm-D21.3.md)
* [D21.4 Performance Monitoring Groups (PMGs)](arm-D21.4.md)
* [D21.5 Effect of the MPAM3\_EL3.{SDEFLT, FORCE\_NS} controls on PE Secure state execution](arm-D21.5.md)
* [D21.6 Effect of access type on MPAM information](arm-D21.6.md)
* [D21.7 Virtualization support](arm-D21.7.md)
* [D21.8 PE-side Maximum-bandwidth limit injection control](arm-D21.8.md)
* [D21.9 MPAM errors](arm-D21.9.md)
* [D21.10 Synchronization of MPAM System register changes](arm-D21.10.md)
* [D22.1 Overview](arm-D22.1.md)
* [D22.2 SME traps and exceptions](arm-D22.2.md)
* [D22.3 Validity of SME and SVE state](arm-D22.3.md)
* [D22.4 Streaming execution priority](arm-D22.4.md)
* [D22.5 Floating-point behaviors in Streaming SVE mode](arm-D22.5.md)
* [D22.6 Floating-point behaviors for instructions that target the SME ZA array](arm-D22.6.md)
* [D22.7 Security and power considerations](arm-D22.7.md)
* [D23.1 The System register encoding space](arm-D23.1.md)
* [D23.2 Moves to and from debug and trace System registers](arm-D23.2.md)
* [D23.3 Moves to and from non-debug System registers, Special-purpose registers](arm-D23.3.md)
* [D24.1 About the AArch64 System registers](arm-D24.1.md)
* [D24.2 General system control registers](arm-D24.2.md)
* [D24.3 Debug registers](arm-D24.3.md)
* [D24.4 Trace registers](arm-D24.4.md)
* [D24.5 Performance Monitors registers](arm-D24.5.md)
* [D24.6 Activity Monitors registers](arm-D24.6.md)
* [D24.7 Statistical Profiling Extension registers](arm-D24.7.md)
* [D24.8 Branch Record Buffer Extension registers](arm-D24.8.md)
* [D24.9 RAS registers](arm-D24.9.md)
* [D24.10 Generic Timer registers](arm-D24.10.md)
* [D24.11 Guarded Control Stack registers](arm-D24.11.md)
* [D24.12 MPAM registers](arm-D24.12.md)
* [E1.1 About the Application level programmers' model](arm-E1.1.md)
* [E1.2 The Application level programmers' model in AArch32 state](arm-E1.2.md)
* [E1.3 Advanced SIMD and floating-point instructions](arm-E1.3.md)
* [E1.4 About the AArch32 System register interface](arm-E1.4.md)
* [E1.5 Exceptions](arm-E1.5.md)
* [E2.1 About the Arm memory model](arm-E2.1.md)
* [E2.2 Atomicity in the Arm architecture](arm-E2.2.md)
* [E2.3 Definition of the memory model](arm-E2.3.md)
* [E2.4 Ordering of translation table walks](arm-E2.4.md)
* [E2.5 Caches and memory hierarchy](arm-E2.5.md)
* [E2.6 Alignment support](arm-E2.6.md)
* [E2.7 Endian support](arm-E2.7.md)
* [E2.8 Memory types and attributes](arm-E2.8.md)
* [E2.9 Mismatched memory attributes](arm-E2.9.md)
* [E2.10 Synchronization and semaphores](arm-E2.10.md)
* [F1.1 Format of instruction descriptions](arm-F1.1.md)
* [F1.2 Standard assembler syntax fields](arm-F1.2.md)
* [F1.3 Conditional execution](arm-F1.3.md)
* [F1.4 Shifts applied to a register](arm-F1.4.md)
* [F1.5 Memory accesses](arm-F1.5.md)
* [F1.6 Encoding of lists of general-purpose registers and the PC](arm-F1.6.md)
* [F1.7 General information about the T32 and A32 instruction descriptions](arm-F1.7.md)
* [F1.8 Additional pseudocode support for instruction descriptions](arm-F1.8.md)
* [F1.9 Additional information about Advanced SIMD and floating-point instructions](arm-F1.9.md)
* [F2.1 Support for instructions in different versions of the Arm architecture](arm-F2.1.md)
* [F2.2 Unified Assembler Language](arm-F2.2.md)
* [F2.3 Branch instructions](arm-F2.3.md)
* [F2.4 Data-processing instructions](arm-F2.4.md)
* [F2.5 PSTATE and banked register access instructions](arm-F2.5.md)
* [F2.6 Load/store instructions](arm-F2.6.md)
* [F2.7 Load/store multiple instructions](arm-F2.7.md)
* [F2.8 Miscellaneous instructions](arm-F2.8.md)
* [F2.9 Exception-generating and exception-handling instructions](arm-F2.9.md)
* [F2.10 System register access instructions](arm-F2.10.md)
* [F2.11 Advanced SIMD and floating-point load/store instructions](arm-F2.11.md)
* [F2.12 Advanced SIMD and floating-point register transfer instructions](arm-F2.12.md)
* [F2.13 Advanced SIMD data-processing instructions](arm-F2.13.md)
* [F2.14 Floating-point data-processing instructions](arm-F2.14.md)
* [F3.1 T32 instruction set encoding](arm-F3.1.md)
* [F3.2 About the T32 Advanced SIMD and floating-point instructions and their encoding](arm-F3.2.md)
* [F4.1 A32 instruction set encoding](arm-F4.1.md)
* [F4.2 About the A32 Advanced SIMD and floating-point instructions and their encoding](arm-F4.2.md)
* [F5.1 Alphabetical list of T32 and A32 base instruction set instructions](arm-F5.1.md)
* [F5.2 Encoding and use of banked register transfer instructions](arm-F5.2.md)
* [F6.1 Alphabetical list of Advanced SIMD and floating-point instructions](arm-F6.1.md)
* [G1.1 About the AArch32 System level programmers' model](arm-G1.1.md)
* [G1.2 Exception levels](arm-G1.2.md)
* [G1.3 Exception terminology](arm-G1.3.md)
* [G1.4 Execution state](arm-G1.4.md)
* [G1.5 Instruction Set state](arm-G1.5.md)
* [G1.6 Security state](arm-G1.6.md)
* [G1.7 Security state, Exception levels, and AArch32 execution privilege](arm-G1.7.md)
* [G1.8 Virtualization](arm-G1.8.md)
* [G1.9 AArch32 state PE modes](arm-G1.9.md)
* [G1.10 AArch32 general-purpose registers, the PC, and the Special-purpose registers](arm-G1.10.md)
* [G1.11 Process state, PSTATE](arm-G1.11.md)
* [G1.12 Instruction set states](arm-G1.12.md)
* [G1.13 Handling exceptions that are taken to an Exception level using AArch32](arm-G1.13.md)
* [G1.14 Routing of aborts taken to AArch32 state](arm-G1.14.md)
* [G1.15 Exception return to an Exception level using AArch32](arm-G1.15.md)
* [G1.16 Asynchronous exception behavior for exceptions taken from AArch32 state](arm-G1.16.md)
* [G1.17 AArch32 state exception descriptions](arm-G1.17.md)
* [G1.18 Reset into AArch32 state](arm-G1.18.md)
* [G1.19 Mechanisms for entering a low-power state](arm-G1.19.md)
* [G1.20 The AArch32 System register interface](arm-G1.20.md)
* [G1.21 Advanced SIMD and floating-point support](arm-G1.21.md)
* [G1.22 Configurable instruction controls](arm-G1.22.md)
* [G2.1 About self-hosted debug](arm-G2.1.md)
* [G2.2 Routing debug exceptions](arm-G2.2.md)
* [G2.3 The debug exception enable controls](arm-G2.3.md)
* [G2.4 The effect of powerdown on debug exceptions](arm-G2.4.md)
* [G2.5 Summary of permitted routing and enabling of debug exceptions](arm-G2.5.md)
* [G2.6 Pseudocode description of debug exceptions](arm-G2.6.md)
* [G2.7 Breakpoint Instruction exceptions](arm-G2.7.md)
* [G2.8 Breakpoint exceptions](arm-G2.8.md)
* [G2.9 Watchpoint exceptions](arm-G2.9.md)
* [G2.10 Vector Catch exceptions](arm-G2.10.md)
* [G2.11 Synchronization and debug exceptions](arm-G2.11.md)
* [G3.1 About self-hosted trace](arm-G3.1.md)
* [G3.2 Prohibited regions in self-hosted trace](arm-G3.2.md)
* [G3.3 Self-hosted trace timestamps](arm-G3.3.md)
* [G3.4 Synchronization in self-hosted trace](arm-G3.4.md)
* [G4.1 About the memory system architecture](arm-G4.1.md)
* [G4.2 Address space](arm-G4.2.md)
* [G4.3 Mixed-endian support in AArch32](arm-G4.3.md)
* [G4.4 AArch32 cache and branch predictor support](arm-G4.4.md)
* [G4.5 System register support for IMPLEMENTATION DEFINED memory features](arm-G4.5.md)
* [G4.6 External aborts](arm-G4.6.md)
* [G4.7 Memory barrier instructions](arm-G4.7.md)
* [G4.8 Pseudocode description of general memory System instructions](arm-G4.8.md)
* [G5.1 About VMSAv8-32](arm-G5.1.md)
* [G5.2 The effects of disabling address translation stages on VMSAv8-32 behavior](arm-G5.2.md)
* [G5.3 Translation tables](arm-G5.3.md)
* [G5.4 The VMSAv8-32 Short-descriptor translation table format](arm-G5.4.md)
* [G5.5 The VMSAv8-32 Long-descriptor translation table format](arm-G5.5.md)
* [G5.6 Memory access control](arm-G5.6.md)
* [G5.7 Memory region attributes](arm-G5.7.md)
* [G5.8 Translation Lookaside Buffers](arm-G5.8.md)
* [G5.9 TLB maintenance requirements](arm-G5.9.md)
* [G5.10 Caches in VMSAv8-32](arm-G5.10.md)
* [G5.11 VMSAv8-32 memory aborts](arm-G5.11.md)
* [G5.12 Exception reporting in a VMSAv8-32 implementation](arm-G5.12.md)
* [G5.13 Address translation instructions](arm-G5.13.md)
* [G5.14 Pseudocode description of VMSAv8-32 memory system operations](arm-G5.14.md)
* [G5.15 About the System registers for VMSAv8-32](arm-G5.15.md)
* [G5.16 Functional grouping of VMSAv8-32 System registers](arm-G5.16.md)
* [G6.1 About the Generic Timer in AArch32 state](arm-G6.1.md)
* [G6.2 The AArch32 view of the Generic Timer](arm-G6.2.md)
* [G7.1 The AArch32 System register encoding space](arm-G7.1.md)
* [G7.2 Organization of registers in the ( coproc == 0b1110 ) encoding space](arm-G7.2.md)
* [G7.3 Organization of registers in the ( coproc == 0b1111 ) encoding space](arm-G7.3.md)
* [G8.1 About the AArch32 System registers](arm-G8.1.md)
* [G8.2 General system control registers](arm-G8.2.md)
* [G8.3 Debug registers](arm-G8.3.md)
* [G8.4 Performance Monitors registers](arm-G8.4.md)
* [G8.5 Activity Monitors registers](arm-G8.5.md)
* [G8.6 RAS registers](arm-G8.6.md)
* [G8.7 Generic Timer registers](arm-G8.7.md)
* [H1.1 Introduction to external debug](arm-H1.1.md)
* [H1.2 External debug](arm-H1.2.md)
* [H1.3 Required debug authentication](arm-H1.3.md)
* [H2.1 About Debug state](arm-H2.1.md)
* [H2.2 Halting the PE on debug events](arm-H2.2.md)
* [H2.3 Entering Debug state](arm-H2.3.md)
* [H2.4 Behavior in Debug state](arm-H2.4.md)
* [H2.5 Exiting Debug state](arm-H2.5.md)
* [H3.1 Introduction to Halting debug events](arm-H3.1.md)
* [H3.2 Halting Step debug events](arm-H3.2.md)
* [H3.3 Halt Instruction debug event](arm-H3.3.md)
* [H3.4 Exception Catch debug event](arm-H3.4.md)
* [H3.5 External Debug Request debug event](arm-H3.5.md)
* [H3.6 OS Unlock Catch debug event](arm-H3.6.md)
* [H3.7 Reset Catch debug events](arm-H3.7.md)
* [H3.8 Software Access debug event](arm-H3.8.md)
* [H3.9 Synchronization and Halting debug events](arm-H3.9.md)
* [H4.1 Introduction](arm-H4.1.md)
* [H4.2 DCC and ITR registers](arm-H4.2.md)
* [H4.3 DCC and ITR access modes](arm-H4.3.md)
* [H4.4 Flow control of the DCC and ITR registers](arm-H4.4.md)
* [H4.5 Synchronization of DCC and ITR accesses](arm-H4.5.md)
* [H4.6 Interrupt-driven use of the DCC](arm-H4.6.md)
* [H4.7 Pseudocode description of the operation of the DCC and ITR registers](arm-H4.7.md)
* [H5.1 About the Embedded Cross-Trigger](arm-H5.1.md)
* [H5.2 Basic operation on the ECT](arm-H5.2.md)
* [H5.3 Cross-triggers on a PE in an Arm A-profile implementation](arm-H5.3.md)
* [H5.4 Description and allocation of CTI triggers](arm-H5.4.md)
* [H5.5 CTI registers programmers' model](arm-H5.5.md)
* [H5.6 Examples](arm-H5.6.md)
* [H6.1 About Debug over powerdown](arm-H6.1.md)
* [H6.2 Power domains and debug](arm-H6.2.md)
* [H6.3 Core power domain power states](arm-H6.3.md)
* [H6.4 Powerup request mechanism](arm-H6.4.md)
* [H6.5 Emulating low-power states](arm-H6.5.md)
* [H6.6 Debug OS Save and Restore sequences](arm-H6.6.md)
* [H6.7 Reset and debug](arm-H6.7.md)
* [H7.1 About the PC Sample-based Profiling Extension](arm-H7.1.md)
* [H8.1 Relationship between external debug and System registers](arm-H8.1.md)
* [H8.2 Endianness and supported access sizes](arm-H8.2.md)
* [H8.3 Synchronization of changes to the external debug registers](arm-H8.3.md)
* [H8.4 Memory-mapped accesses to the external debug interface](arm-H8.4.md)
* [H8.5 External debug interface register access permissions](arm-H8.5.md)
* [H8.6 External debug interface registers](arm-H8.6.md)
* [H8.7 Cross-trigger interface registers](arm-H8.7.md)
* [H8.8 External debug register resets](arm-H8.8.md)
* [H9.1 About the external debug registers](arm-H9.1.md)
* [H9.2 External debug registers](arm-H9.2.md)
* [H9.3 External trace registers](arm-H9.3.md)
* [H9.4 External Trace Buffer registers](arm-H9.4.md)
* [H9.5 Cross-Trigger Interface registers](arm-H9.5.md)
* [I1.1 Supported access sizes](arm-I1.1.md)
* [I1.2 Synchronization of memory-mapped registers](arm-I1.2.md)
* [I1.3 Access requirements for reserved and unallocated registers](arm-I1.3.md)
* [I2.1 About the Generic Timer specification](arm-I2.1.md)
* [I2.2 Memory-mapped counter module](arm-I2.2.md)
* [I2.3 Memory-mapped timer components](arm-I2.3.md)
* [I3.1 About the external interface to the Performance Monitors registers](arm-I3.1.md)
* [I4.1 About the external interface to the Activity Monitors Extension registers](arm-I4.1.md)
* [I5.1 About the external system control register descriptions](arm-I5.1.md)
* [I5.2 External Performance Monitors registers summary](arm-I5.2.md)
* [I5.3 Performance Monitors external register descriptions](arm-I5.3.md)
* [I5.4 External Activity Monitors Extension registers summary](arm-I5.4.md)
* [I5.5 Activity Monitors external register descriptions](arm-I5.5.md)
* [I5.6 Generic Timer memory-mapped registers overview](arm-I5.6.md)
* [I5.7 Generic Timer memory-mapped register descriptions](arm-I5.7.md)
* [J1.1 Pseudocode for AArch64 operation](arm-J1.1.md)
* [J1.2 Pseudocode for AArch32 operation](arm-J1.2.md)
* [J1.3 Shared pseudocode](arm-J1.3.md)
* [K1.1 AArch32 CONSTRAINED UNPREDICTABLE behaviors](arm-K1.1.md)
* [K1.2 AArch64 CONSTRAINED UNPREDICTABLE behaviors](arm-K1.2.md)
* [K2.1 Arm recommendations for reporting memory attributes on an interconnect](arm-K2.1.md)
* [K3.1 Configurations](arm-K3.1.md)
* [K4.1 Stages of execution](arm-K4.1.md)
* [K5.1 About the recommended external debug interface](arm-K5.1.md)
* [K5.2 PMUEVENT bus](arm-K5.2.md)
* [K5.3 Recommended authentication interface](arm-K5.3.md)
* [K5.4 Management registers and CoreSight compliance](arm-K5.4.md)
* [K6.1 Providing a complete set of features in a system level implementation](arm-K6.1.md)
* [K6.2 Gray count scheme for timer distribution scheme](arm-K6.2.md)
* [K7.1 Legacy Instruction Syntax](arm-K7.1.md)
* [K8.1 AArch64 Address translation examples](arm-K8.1.md)
* [K8.2 AArch32 Address translation examples](arm-K8.2.md)
* [K9.1 Using Memory access mode in AArch64 state](arm-K9.1.md)
* [K10.1 Use of the Advanced SIMD complex number instructions](arm-K10.1.md)
* [K10.2 Use of the Armv8.2 extensions to the Cryptographic Extension](arm-K10.2.md)
* [K10.3 SVE and SVE2 Programming Examples](arm-K10.3.md)
* [K10.4 Use of the FEAT\_PCDPHINT STSHH and PRFM IR (immediate) hint instructions](arm-K10.4.md)
* [K10.5 Use of the Embedded Trace and Trace Buffer Extensions](arm-K10.5.md)
* [K10.6 Use of the GCS Extension](arm-K10.6.md)
* [K10.7 Use of the RAS Extension](arm-K10.7.md)
* [K10.8 Example OS Save and Restore sequences](arm-K10.8.md)
* [K11.1 Introduction](arm-K11.1.md)
* [K11.2 Load-Acquire, Store-Release and barriers](arm-K11.2.md)
* [K11.3 Load-Acquire Exclusive, Store-Release Exclusive and barriers](arm-K11.3.md)
* [K11.4 Using a mailbox to send an interrupt](arm-K11.4.md)
* [K11.5 Cache and TLB maintenance instructions and barriers](arm-K11.5.md)
* [K12.1 Properties of the generated random number](arm-K12.1.md)
* [K13.1 About the Arm pseudocode](arm-K13.1.md)
* [K13.2 Pseudocode for instruction descriptions](arm-K13.2.md)
* [K13.3 Data types](arm-K13.3.md)
* [K13.4 Operators](arm-K13.4.md)
* [K13.5 Statements and control structures](arm-K13.5.md)
* [K13.6 Built-in functions](arm-K13.6.md)
* [K13.7 Miscellaneous helper procedures and functions](arm-K13.7.md)
* [K13.8 Arm pseudocode definition index](arm-K13.8.md)
* [K14.1 Introduction and register disambiguation](arm-K14.1.md)
* [K14.2 Alphabetical index of AArch64 registers and System instructions](arm-K14.2.md)
* [K14.3 Functional index of AArch64 registers and System instructions](arm-K14.3.md)
* [K14.4 Alphabetical index of AArch32 registers and System instructions](arm-K14.4.md)
* [K14.5 Functional index of AArch32 registers and System instructions](arm-K14.5.md)
* [K14.6 Alphabetical index of memory-mapped registers](arm-K14.6.md)
* [K14.7 Functional index of memory-mapped registers](arm-K14.7.md)
