Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Jul 31 21:42:10 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file soc_Javier_timing.rpt
| Design       : soc_Javier
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.224        0.000                      0                 4703        0.057        0.000                      0                 4703        2.750        0.000                       0                  1798  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk125  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125              0.224        0.000                      0                 4699        0.057        0.000                      0                 4699        2.750        0.000                       0                  1798  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk125             clk125                   5.193        0.000                      0                    4        0.535        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125
  To Clock:  clk125

Setup :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/decode_to_execute_RS2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 3.293ns (42.387%)  route 4.476ns (57.613%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 12.902 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.677     5.346    VexRiscv/clk125_IBUF_BUFG
    SLICE_X20Y2          FDRE                                         r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/Q
                         net (fo=37, routed)          0.936     6.800    VexRiscv/dataCache_1_/execute_to_memory_REGFILE_WRITE_DATA_reg[11]_0[0]
    SLICE_X17Y2          LUT5 (Prop_lut5_I2_O)        0.124     6.924 r  VexRiscv/dataCache_1_/execute_to_memory_SHIFT_RIGHT[30]_i_6/O
                         net (fo=27, routed)          0.617     7.541    VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[7]_0
    SLICE_X13Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.665 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43/O
                         net (fo=1, routed)           0.544     8.209    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.865 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.865    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.979 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.979    VexRiscv/dataCache_1_/ways_0_tags_reg_i_42_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.093    VexRiscv/dataCache_1__n_367
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.207 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.207    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.321 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.321    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.435    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.549    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_5_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.862 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[29]_i_5/O[3]
                         net (fo=2, routed)           0.843    10.705    VexRiscv/_zz_269_[31]
    SLICE_X16Y7          LUT2 (Prop_lut2_I1_O)        0.298    11.003 f  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_7/O
                         net (fo=1, routed)           0.452    11.456    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_7_n_0
    SLICE_X16Y7          LUT6 (Prop_lut6_I4_O)        0.328    11.784 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_2/O
                         net (fo=1, routed)           0.442    12.226    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_2_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.350 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_1/O
                         net (fo=3, routed)           0.641    12.991    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1_reg[31][31]
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.124    13.115 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS2[31]_i_1/O
                         net (fo=1, routed)           0.000    13.115    VexRiscv/decode_RS2[31]
    SLICE_X12Y8          FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.509    12.901    VexRiscv/clk125_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[31]/C
                         clock pessimism              0.391    13.293    
                         clock uncertainty           -0.035    13.257    
    SLICE_X12Y8          FDRE (Setup_fdre_C_D)        0.081    13.338    VexRiscv/decode_to_execute_RS2_reg[31]
  -------------------------------------------------------------------
                         required time                         13.338    
                         arrival time                         -13.115    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/decode_to_execute_RS2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 3.019ns (39.026%)  route 4.717ns (60.974%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.677     5.346    VexRiscv/clk125_IBUF_BUFG
    SLICE_X20Y2          FDRE                                         r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/Q
                         net (fo=37, routed)          0.936     6.800    VexRiscv/dataCache_1_/execute_to_memory_REGFILE_WRITE_DATA_reg[11]_0[0]
    SLICE_X17Y2          LUT5 (Prop_lut5_I2_O)        0.124     6.924 r  VexRiscv/dataCache_1_/execute_to_memory_SHIFT_RIGHT[30]_i_6/O
                         net (fo=27, routed)          0.617     7.541    VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[7]_0
    SLICE_X13Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.665 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43/O
                         net (fo=1, routed)           0.544     8.209    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.865 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.865    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.979 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.979    VexRiscv/dataCache_1_/ways_0_tags_reg_i_42_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.093    VexRiscv/dataCache_1__n_367
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.207 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.207    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.321 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.321    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.435    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.549    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_5_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.788 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[29]_i_5/O[2]
                         net (fo=1, routed)           0.689    10.477    VexRiscv/_zz_269_[30]
    SLICE_X14Y9          LUT5 (Prop_lut5_I3_O)        0.302    10.779 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[30]_i_4/O
                         net (fo=1, routed)           0.280    11.059    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[30]_i_4_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I3_O)        0.124    11.183 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[30]_i_1/O
                         net (fo=3, routed)           1.163    12.346    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1_reg[31][30]
    SLICE_X2Y11          LUT4 (Prop_lut4_I1_O)        0.124    12.470 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS2[30]_i_4/O
                         net (fo=1, routed)           0.488    12.958    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS2[30]_i_4_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.124    13.082 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS2[30]_i_1/O
                         net (fo=1, routed)           0.000    13.082    VexRiscv/decode_RS2[30]
    SLICE_X2Y11          FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.551    12.943    VexRiscv/clk125_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[30]/C
                         clock pessimism              0.391    13.335    
                         clock uncertainty           -0.035    13.299    
    SLICE_X2Y11          FDRE (Setup_fdre_C_D)        0.031    13.330    VexRiscv/decode_to_execute_RS2_reg[30]
  -------------------------------------------------------------------
                         required time                         13.330    
                         arrival time                         -13.082    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/decode_to_execute_RS1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 3.293ns (42.769%)  route 4.406ns (57.231%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 12.902 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.677     5.346    VexRiscv/clk125_IBUF_BUFG
    SLICE_X20Y2          FDRE                                         r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/Q
                         net (fo=37, routed)          0.936     6.800    VexRiscv/dataCache_1_/execute_to_memory_REGFILE_WRITE_DATA_reg[11]_0[0]
    SLICE_X17Y2          LUT5 (Prop_lut5_I2_O)        0.124     6.924 r  VexRiscv/dataCache_1_/execute_to_memory_SHIFT_RIGHT[30]_i_6/O
                         net (fo=27, routed)          0.617     7.541    VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[7]_0
    SLICE_X13Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.665 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43/O
                         net (fo=1, routed)           0.544     8.209    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.865 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.865    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.979 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.979    VexRiscv/dataCache_1_/ways_0_tags_reg_i_42_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.093    VexRiscv/dataCache_1__n_367
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.207 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.207    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.321 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.321    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.435    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.549    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_5_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.862 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[29]_i_5/O[3]
                         net (fo=2, routed)           0.843    10.705    VexRiscv/_zz_269_[31]
    SLICE_X16Y7          LUT2 (Prop_lut2_I1_O)        0.298    11.003 f  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_7/O
                         net (fo=1, routed)           0.452    11.456    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_7_n_0
    SLICE_X16Y7          LUT6 (Prop_lut6_I4_O)        0.328    11.784 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_2/O
                         net (fo=1, routed)           0.442    12.226    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_2_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.350 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_1/O
                         net (fo=3, routed)           0.571    12.921    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1_reg[31][31]
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.124    13.045 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1[31]_i_1/O
                         net (fo=1, routed)           0.000    13.045    VexRiscv/decode_RS1[31]
    SLICE_X12Y8          FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.509    12.901    VexRiscv/clk125_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[31]/C
                         clock pessimism              0.391    13.293    
                         clock uncertainty           -0.035    13.257    
    SLICE_X12Y8          FDRE (Setup_fdre_C_D)        0.079    13.336    VexRiscv/decode_to_execute_RS1_reg[31]
  -------------------------------------------------------------------
                         required time                         13.336    
                         arrival time                         -13.045    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 1.334ns (19.882%)  route 5.376ns (80.118%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 12.943 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.671     5.340    VexRiscv/clk125_IBUF_BUFG
    SLICE_X22Y7          FDRE                                         r  VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDRE (Prop_fdre_C_Q)         0.419     5.759 f  VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rValid_reg/Q
                         net (fo=77, routed)          0.959     6.718    VexRiscv/dataCache_1_/loader_valid_reg_2
    SLICE_X23Y2          LUT4 (Prop_lut4_I0_O)        0.299     7.017 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_28/O
                         net (fo=1, routed)           0.949     7.966    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_28_n_0
    SLICE_X21Y3          LUT6 (Prop_lut6_I4_O)        0.124     8.090 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.545     8.635    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X21Y3          LUT4 (Prop_lut4_I0_O)        0.124     8.759 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         0.360     9.119    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.243 r  VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=181, routed)         0.524     9.767    VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_writeEnable0
    SLICE_X23Y2          LUT6 (Prop_lut6_I4_O)        0.124     9.891 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2/O
                         net (fo=14, routed)          1.227    11.117    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0
    SLICE_X11Y3          LUT3 (Prop_lut3_I1_O)        0.120    11.237 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_4/O
                         net (fo=1, routed)           0.812    12.049    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[1]
    RAMB18_X0Y2          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.551    12.943    VexRiscv/clk125_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.291    13.234    
                         clock uncertainty           -0.035    13.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.769    12.429    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -12.049    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 1.338ns (19.522%)  route 5.516ns (80.478%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 12.943 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.671     5.340    VexRiscv/clk125_IBUF_BUFG
    SLICE_X22Y7          FDRE                                         r  VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDRE (Prop_fdre_C_Q)         0.419     5.759 f  VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rValid_reg/Q
                         net (fo=77, routed)          0.959     6.718    VexRiscv/dataCache_1_/loader_valid_reg_2
    SLICE_X23Y2          LUT4 (Prop_lut4_I0_O)        0.299     7.017 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_28/O
                         net (fo=1, routed)           0.949     7.966    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_28_n_0
    SLICE_X21Y3          LUT6 (Prop_lut6_I4_O)        0.124     8.090 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.545     8.635    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X21Y3          LUT4 (Prop_lut4_I0_O)        0.124     8.759 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         0.360     9.119    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.243 r  VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=181, routed)         0.524     9.767    VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_writeEnable0
    SLICE_X23Y2          LUT6 (Prop_lut6_I4_O)        0.124     9.891 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2/O
                         net (fo=14, routed)          1.227    11.117    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0
    SLICE_X11Y3          LUT3 (Prop_lut3_I1_O)        0.124    11.241 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_5/O
                         net (fo=1, routed)           0.952    12.194    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[0]
    RAMB18_X0Y2          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.551    12.943    VexRiscv/clk125_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.291    13.234    
                         clock uncertainty           -0.035    13.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.632    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                         -12.194    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/decode_to_execute_RS2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 3.131ns (41.600%)  route 4.395ns (58.400%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.677     5.346    VexRiscv/clk125_IBUF_BUFG
    SLICE_X20Y2          FDRE                                         r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/Q
                         net (fo=37, routed)          0.936     6.800    VexRiscv/dataCache_1_/execute_to_memory_REGFILE_WRITE_DATA_reg[11]_0[0]
    SLICE_X17Y2          LUT5 (Prop_lut5_I2_O)        0.124     6.924 r  VexRiscv/dataCache_1_/execute_to_memory_SHIFT_RIGHT[30]_i_6/O
                         net (fo=27, routed)          0.617     7.541    VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[7]_0
    SLICE_X13Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.665 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43/O
                         net (fo=1, routed)           0.544     8.209    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.865 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.865    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.979 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.979    VexRiscv/dataCache_1_/ways_0_tags_reg_i_42_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.093    VexRiscv/dataCache_1__n_367
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.207 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.207    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.321 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.321    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.435    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.549    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_5_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.771 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[29]_i_5/O[0]
                         net (fo=1, routed)           0.432    10.203    VexRiscv/_zz_269_[28]
    SLICE_X14Y9          LUT6 (Prop_lut6_I4_O)        0.299    10.502 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[28]_i_1/O
                         net (fo=3, routed)           1.131    11.633    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1_reg[31][28]
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.149    11.782 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS2[28]_i_2/O
                         net (fo=1, routed)           0.736    12.517    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS2[28]_i_2_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.355    12.872 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS2[28]_i_1/O
                         net (fo=1, routed)           0.000    12.872    VexRiscv/decode_RS2[28]
    SLICE_X2Y11          FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.551    12.943    VexRiscv/clk125_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[28]/C
                         clock pessimism              0.391    13.335    
                         clock uncertainty           -0.035    13.299    
    SLICE_X2Y11          FDRE (Setup_fdre_C_D)        0.029    13.328    VexRiscv/decode_to_execute_RS2_reg[28]
  -------------------------------------------------------------------
                         required time                         13.328    
                         arrival time                         -12.872    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/execute_to_memory_BRANCH_DO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 3.097ns (42.036%)  route 4.270ns (57.964%))
  Logic Levels:           14  (CARRY4=8 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.677     5.346    VexRiscv/clk125_IBUF_BUFG
    SLICE_X20Y2          FDRE                                         r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/Q
                         net (fo=37, routed)          0.936     6.800    VexRiscv/dataCache_1_/execute_to_memory_REGFILE_WRITE_DATA_reg[11]_0[0]
    SLICE_X17Y2          LUT5 (Prop_lut5_I2_O)        0.124     6.924 r  VexRiscv/dataCache_1_/execute_to_memory_SHIFT_RIGHT[30]_i_6/O
                         net (fo=27, routed)          0.617     7.541    VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[7]_0
    SLICE_X13Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.665 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43/O
                         net (fo=1, routed)           0.544     8.209    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.865 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.865    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.979 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.979    VexRiscv/dataCache_1_/ways_0_tags_reg_i_42_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.093    VexRiscv/dataCache_1__n_367
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.207 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.207    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.321 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.321    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.435    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.549    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_5_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.862 f  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[29]_i_5/O[3]
                         net (fo=2, routed)           0.843    10.705    VexRiscv/_zz_269_[31]
    SLICE_X16Y7          LUT5 (Prop_lut5_I2_O)        0.306    11.011 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[0]_i_2/O
                         net (fo=3, routed)           0.482    11.493    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[0]_i_2_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.617 f  VexRiscv/execute_to_memory_BRANCH_DO_i_4/O
                         net (fo=1, routed)           0.416    12.034    VexRiscv/execute_to_memory_BRANCH_DO_i_4_n_0
    SLICE_X20Y5          LUT5 (Prop_lut5_I4_O)        0.124    12.158 r  VexRiscv/execute_to_memory_BRANCH_DO_i_2/O
                         net (fo=1, routed)           0.431    12.589    VexRiscv/execute_to_memory_BRANCH_DO_i_2_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.713 r  VexRiscv/execute_to_memory_BRANCH_DO_i_1/O
                         net (fo=1, routed)           0.000    12.713    VexRiscv/execute_BRANCH_DO
    SLICE_X22Y5          FDRE                                         r  VexRiscv/execute_to_memory_BRANCH_DO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.498    12.890    VexRiscv/clk125_IBUF_BUFG
    SLICE_X22Y5          FDRE                                         r  VexRiscv/execute_to_memory_BRANCH_DO_reg/C
                         clock pessimism              0.291    13.181    
                         clock uncertainty           -0.035    13.146    
    SLICE_X22Y5          FDRE (Setup_fdre_C_D)        0.031    13.177    VexRiscv/execute_to_memory_BRANCH_DO_reg
  -------------------------------------------------------------------
                         required time                         13.177    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/decode_to_execute_RS1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 3.105ns (41.450%)  route 4.386ns (58.550%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.677     5.346    VexRiscv/clk125_IBUF_BUFG
    SLICE_X20Y2          FDRE                                         r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/Q
                         net (fo=37, routed)          0.936     6.800    VexRiscv/dataCache_1_/execute_to_memory_REGFILE_WRITE_DATA_reg[11]_0[0]
    SLICE_X17Y2          LUT5 (Prop_lut5_I2_O)        0.124     6.924 r  VexRiscv/dataCache_1_/execute_to_memory_SHIFT_RIGHT[30]_i_6/O
                         net (fo=27, routed)          0.617     7.541    VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[7]_0
    SLICE_X13Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.665 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43/O
                         net (fo=1, routed)           0.544     8.209    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.865 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.865    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.979 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.979    VexRiscv/dataCache_1_/ways_0_tags_reg_i_42_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.093    VexRiscv/dataCache_1__n_367
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.207 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.207    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.321 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.321    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.435    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.549    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_5_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.771 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[29]_i_5/O[0]
                         net (fo=1, routed)           0.432    10.203    VexRiscv/_zz_269_[28]
    SLICE_X14Y9          LUT6 (Prop_lut6_I4_O)        0.299    10.502 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[28]_i_1/O
                         net (fo=3, routed)           1.067    11.569    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1_reg[31][28]
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.150    11.719 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1[28]_i_2/O
                         net (fo=1, routed)           0.790    12.509    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1[28]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.328    12.837 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1[28]_i_1/O
                         net (fo=1, routed)           0.000    12.837    VexRiscv/decode_RS1[28]
    SLICE_X5Y9           FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.552    12.944    VexRiscv/clk125_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[28]/C
                         clock pessimism              0.391    13.336    
                         clock uncertainty           -0.035    13.300    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.029    13.329    VexRiscv/decode_to_execute_RS1_reg[28]
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 3.064ns (41.045%)  route 4.401ns (58.955%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.677     5.346    VexRiscv/clk125_IBUF_BUFG
    SLICE_X20Y2          FDRE                                         r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/Q
                         net (fo=37, routed)          0.936     6.800    VexRiscv/dataCache_1_/execute_to_memory_REGFILE_WRITE_DATA_reg[11]_0[0]
    SLICE_X17Y2          LUT5 (Prop_lut5_I2_O)        0.124     6.924 r  VexRiscv/dataCache_1_/execute_to_memory_SHIFT_RIGHT[30]_i_6/O
                         net (fo=27, routed)          0.617     7.541    VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[7]_0
    SLICE_X13Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.665 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43/O
                         net (fo=1, routed)           0.544     8.209    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.865 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.865    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.104 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_42/O[2]
                         net (fo=3, routed)           0.794     9.899    VexRiscv/dataCache_1_/_zz_269_[6]
    SLICE_X16Y6          LUT5 (Prop_lut5_I4_O)        0.294    10.193 r  VexRiscv/dataCache_1_/stage0_colisions_regNextWhen[0]_i_15/O
                         net (fo=1, routed)           0.452    10.645    VexRiscv/dataCache_1_/stage0_colisions_regNextWhen[0]_i_15_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.328    10.973 r  VexRiscv/dataCache_1_/stage0_colisions_regNextWhen[0]_i_11/O
                         net (fo=1, routed)           0.444    11.417    VexRiscv/dataCache_1_/stage0_colisions_regNextWhen[0]_i_11_n_0
    SLICE_X16Y4          LUT6 (Prop_lut6_I0_O)        0.124    11.541 r  VexRiscv/dataCache_1_/stage0_colisions_regNextWhen[0]_i_7/O
                         net (fo=1, routed)           0.000    11.541    VexRiscv/dataCache_1_/stage0_colisions_regNextWhen[0]_i_7_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.074 r  VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.613    12.687    VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_reg[0]_i_2_n_0
    SLICE_X16Y2          LUT4 (Prop_lut4_I0_O)        0.124    12.811 r  VexRiscv/dataCache_1_/stage0_colisions_regNextWhen[0]_i_1/O
                         net (fo=1, routed)           0.000    12.811    VexRiscv/dataCache_1_/stage0_colisions
    SLICE_X16Y2          FDRE                                         r  VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.504    12.896    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X16Y2          FDRE                                         r  VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_reg[0]/C
                         clock pessimism              0.391    13.288    
                         clock uncertainty           -0.035    13.252    
    SLICE_X16Y2          FDRE (Setup_fdre_C_D)        0.077    13.329    VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_reg[0]
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                         -12.811    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 1.364ns (20.780%)  route 5.200ns (79.220%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 12.943 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.671     5.340    VexRiscv/clk125_IBUF_BUFG
    SLICE_X22Y7          FDRE                                         r  VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDRE (Prop_fdre_C_Q)         0.419     5.759 f  VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rValid_reg/Q
                         net (fo=77, routed)          0.959     6.718    VexRiscv/dataCache_1_/loader_valid_reg_2
    SLICE_X23Y2          LUT4 (Prop_lut4_I0_O)        0.299     7.017 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_28/O
                         net (fo=1, routed)           0.949     7.966    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_28_n_0
    SLICE_X21Y3          LUT6 (Prop_lut6_I4_O)        0.124     8.090 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.545     8.635    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X21Y3          LUT4 (Prop_lut4_I0_O)        0.124     8.759 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         0.360     9.119    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.243 r  VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=181, routed)         0.524     9.767    VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_writeEnable0
    SLICE_X23Y2          LUT6 (Prop_lut6_I4_O)        0.124     9.891 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2/O
                         net (fo=14, routed)          0.911    10.802    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0
    SLICE_X14Y3          LUT3 (Prop_lut3_I1_O)        0.150    10.952 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_2/O
                         net (fo=1, routed)           0.952    11.904    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[3]
    RAMB18_X0Y2          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.551    12.943    VexRiscv/clk125_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.291    13.234    
                         clock uncertainty           -0.035    13.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.768    12.430    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  0.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageA_request_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/dataCache_1_/stageB_request_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.240%)  route 0.215ns (56.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.560     1.472    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X20Y10         FDRE                                         r  VexRiscv/dataCache_1_/stageA_request_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  VexRiscv/dataCache_1_/stageA_request_data_reg[1]/Q
                         net (fo=1, routed)           0.215     1.851    VexRiscv/dataCache_1_/stageA_request_data[1]
    SLICE_X24Y10         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.828     1.987    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X24Y10         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[1]/C
                         clock pessimism             -0.252     1.736    
    SLICE_X24Y10         FDRE (Hold_fdre_C_D)         0.059     1.795    VexRiscv/dataCache_1_/stageB_request_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.867%)  route 0.136ns (49.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.564     1.476    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    SLICE_X26Y7          FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]/Q
                         net (fo=4, routed)           0.136     1.753    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[14]
    RAMB18_X1Y2          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.875     2.035    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
                         clock pessimism             -0.499     1.536    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.155     1.691    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.158%)  route 0.260ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.590     1.502    clk125_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.260     1.903    storage_reg_0_15_0_5/ADDRD0
    SLICE_X38Y12         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.857     2.016    storage_reg_0_15_0_5/WCLK
    SLICE_X38Y12         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X38Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.158%)  route 0.260ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.590     1.502    clk125_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.260     1.903    storage_reg_0_15_0_5/ADDRD0
    SLICE_X38Y12         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.857     2.016    storage_reg_0_15_0_5/WCLK
    SLICE_X38Y12         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X38Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.158%)  route 0.260ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.590     1.502    clk125_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.260     1.903    storage_reg_0_15_0_5/ADDRD0
    SLICE_X38Y12         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.857     2.016    storage_reg_0_15_0_5/WCLK
    SLICE_X38Y12         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X38Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.158%)  route 0.260ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.590     1.502    clk125_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.260     1.903    storage_reg_0_15_0_5/ADDRD0
    SLICE_X38Y12         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.857     2.016    storage_reg_0_15_0_5/WCLK
    SLICE_X38Y12         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X38Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.158%)  route 0.260ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.590     1.502    clk125_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.260     1.903    storage_reg_0_15_0_5/ADDRD0
    SLICE_X38Y12         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.857     2.016    storage_reg_0_15_0_5/WCLK
    SLICE_X38Y12         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X38Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.158%)  route 0.260ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.590     1.502    clk125_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.260     1.903    storage_reg_0_15_0_5/ADDRD0
    SLICE_X38Y12         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.857     2.016    storage_reg_0_15_0_5/WCLK
    SLICE_X38Y12         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X38Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.158%)  route 0.260ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.590     1.502    clk125_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.260     1.903    storage_reg_0_15_0_5/ADDRD0
    SLICE_X38Y12         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.857     2.016    storage_reg_0_15_0_5/WCLK
    SLICE_X38Y12         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X38Y12         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.826    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.158%)  route 0.260ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.590     1.502    clk125_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.260     1.903    storage_reg_0_15_0_5/ADDRD0
    SLICE_X38Y12         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.857     2.016    storage_reg_0_15_0_5/WCLK
    SLICE_X38Y12         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X38Y12         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.826    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y0   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y2   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y2   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y1   VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y1   VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y2   VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y2   VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y3   VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y3   VexRiscv/dataCache_1_/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y6   VexRiscv/dataCache_1_/ways_0_data_symbol2_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y14  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y14  storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y14  storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y14  storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y14  storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y14  storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y14  storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y14  storage_1_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y13  storage_1_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y13  storage_1_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y14  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y14  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y14  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y14  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y14  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y14  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y14  storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y14  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y13  storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y13  storage_1_reg_0_15_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk125
  To Clock:  clk125

Setup :            0  Failing Endpoints,  Worst Slack        5.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio/led_reg[1]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.419ns (18.954%)  route 1.792ns (81.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.750     5.419    clk125_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.419     5.838 f  int_rst_reg/Q
                         net (fo=288, routed)         1.792     7.629    gpio/int_rst
    SLICE_X42Y19         FDCE                                         f  gpio/led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.568    12.960    gpio/clk125_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  gpio/led_reg[1]/C
                         clock pessimism              0.391    13.352    
                         clock uncertainty           -0.035    13.316    
    SLICE_X42Y19         FDCE (Recov_fdce_C_CLR)     -0.494    12.822    gpio/led_reg[1]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio/led_reg[2]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.419ns (18.954%)  route 1.792ns (81.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.750     5.419    clk125_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.419     5.838 f  int_rst_reg/Q
                         net (fo=288, routed)         1.792     7.629    gpio/int_rst
    SLICE_X42Y19         FDCE                                         f  gpio/led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.568    12.960    gpio/clk125_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  gpio/led_reg[2]/C
                         clock pessimism              0.391    13.352    
                         clock uncertainty           -0.035    13.316    
    SLICE_X42Y19         FDCE (Recov_fdce_C_CLR)     -0.494    12.822    gpio/led_reg[2]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio/led_reg[3]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.419ns (18.954%)  route 1.792ns (81.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.750     5.419    clk125_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.419     5.838 f  int_rst_reg/Q
                         net (fo=288, routed)         1.792     7.629    gpio/int_rst
    SLICE_X42Y19         FDCE                                         f  gpio/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.568    12.960    gpio/clk125_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  gpio/led_reg[3]/C
                         clock pessimism              0.391    13.352    
                         clock uncertainty           -0.035    13.316    
    SLICE_X42Y19         FDCE (Recov_fdce_C_CLR)     -0.494    12.822    gpio/led_reg[3]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio/led_reg[0]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.419ns (36.938%)  route 0.715ns (63.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.750     5.419    clk125_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.419     5.838 f  int_rst_reg/Q
                         net (fo=288, routed)         0.715     6.553    gpio/int_rst
    SLICE_X40Y14         FDCE                                         f  gpio/led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        1.574    12.966    gpio/clk125_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  gpio/led_reg[0]/C
                         clock pessimism              0.391    13.358    
                         clock uncertainty           -0.035    13.322    
    SLICE_X40Y14         FDCE (Recov_fdce_C_CLR)     -0.580    12.742    gpio/led_reg[0]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -6.553    
  -------------------------------------------------------------------
                         slack                                  6.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio/led_reg[0]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.025%)  route 0.298ns (69.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.588     1.500    clk125_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.128     1.628 f  int_rst_reg/Q
                         net (fo=288, routed)         0.298     1.927    gpio/int_rst
    SLICE_X40Y14         FDCE                                         f  gpio/led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.858     2.017    gpio/clk125_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  gpio/led_reg[0]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X40Y14         FDCE (Remov_fdce_C_CLR)     -0.146     1.391    gpio/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio/led_reg[1]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.128ns (14.166%)  route 0.776ns (85.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.588     1.500    clk125_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.128     1.628 f  int_rst_reg/Q
                         net (fo=288, routed)         0.776     2.404    gpio/int_rst
    SLICE_X42Y19         FDCE                                         f  gpio/led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.853     2.012    gpio/clk125_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  gpio/led_reg[1]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X42Y19         FDCE (Remov_fdce_C_CLR)     -0.121     1.411    gpio/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio/led_reg[2]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.128ns (14.166%)  route 0.776ns (85.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.588     1.500    clk125_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.128     1.628 f  int_rst_reg/Q
                         net (fo=288, routed)         0.776     2.404    gpio/int_rst
    SLICE_X42Y19         FDCE                                         f  gpio/led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.853     2.012    gpio/clk125_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  gpio/led_reg[2]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X42Y19         FDCE (Remov_fdce_C_CLR)     -0.121     1.411    gpio/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gpio/led_reg[3]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.128ns (14.166%)  route 0.776ns (85.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.588     1.500    clk125_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.128     1.628 f  int_rst_reg/Q
                         net (fo=288, routed)         0.776     2.404    gpio/int_rst
    SLICE_X42Y19         FDCE                                         f  gpio/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1797, routed)        0.853     2.012    gpio/clk125_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  gpio/led_reg[3]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X42Y19         FDCE (Remov_fdce_C_CLR)     -0.121     1.411    gpio/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.993    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
clk125    | cpu_reset | FDRE    | -     |    -0.125 (r) | FAST    |     2.612 (r) | SLOW    |          |
clk125    | serial_rx | FDRE    | -     |    -0.404 (r) | FAST    |     3.123 (r) | SLOW    |          |
clk125    | user_sw   | FDRE    | -     |     0.369 (r) | FAST    |     1.931 (r) | SLOW    |          |
clk125    | user_sw_1 | FDRE    | -     |    -0.356 (r) | FAST    |     2.902 (r) | SLOW    |          |
clk125    | user_sw_2 | FDRE    | -     |    -0.033 (r) | FAST    |     2.512 (r) | SLOW    |          |
clk125    | user_sw_3 | FDRE    | -     |     0.095 (r) | FAST    |     2.848 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output     | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port       | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------+--------+-------+----------------+---------+----------------+---------+----------+
clk125    | serial_tx  | FDRE   | -     |     11.827 (r) | SLOW    |      3.571 (r) | FAST    |          |
clk125    | user_led   | FDCE   | -     |     12.265 (r) | SLOW    |      3.660 (r) | FAST    |          |
clk125    | user_led_1 | FDCE   | -     |     12.367 (r) | SLOW    |      3.736 (r) | FAST    |          |
clk125    | user_led_2 | FDCE   | -     |     14.114 (r) | SLOW    |      4.468 (r) | FAST    |          |
clk125    | user_led_3 | FDCE   | -     |     13.793 (r) | SLOW    |      4.348 (r) | FAST    |          |
----------+------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125 | clk125      |         7.776 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



