// Seed: 3847679889
module module_0;
  wire id_2;
  module_3(
      id_2
  );
endmodule
module module_1;
  always if (1'h0) @(posedge id_1) id_1 <= 1;
  module_0();
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wire id_3,
    input wire id_4,
    input supply1 id_5,
    input tri id_6
);
  assign id_2 = id_1 - ~1 >= id_1;
  module_0();
endmodule
module module_3 (
    id_1
);
  output wire id_1;
  always id_1 = 1'h0;
endmodule
