Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Sep 29 09:58:06 2022
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_drc -file mtf7_core_top_drc_opted.rpt -pb mtf7_core_top_drc_opted.pb -rpx mtf7_core_top_drc_opted.rpx
| Design       : mtf7_core_top
| Device       : xc7vx690tffg1927-2
| Speed File   : -2
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1550
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 326        |
| DPOP-1 | Warning  | PREG Output pipelining | 527        |
| DPOP-2 | Warning  | MREG Output pipelining | 697        |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_10_fu_3945_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_10_fu_3945_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_11_fu_3956_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_11_fu_3956_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_12_fu_3967_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_12_fu_3967_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_13_fu_3982_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_13_fu_3982_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_14_fu_3997_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_14_fu_3997_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_15_fu_4012_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_15_fu_4012_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_16_fu_4027_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_16_fu_4027_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_17_fu_4042_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_17_fu_4042_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_18_fu_4057_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_18_fu_4057_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_19_fu_4072_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_19_fu_4072_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_20_fu_4083_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_20_fu_4083_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_21_fu_4098_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_21_fu_4098_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_22_fu_4113_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_22_fu_4113_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_23_fu_4128_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_23_fu_4128_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_24_fu_4143_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_24_fu_4143_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_26_fu_4180_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_26_fu_4180_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_27_fu_4195_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_27_fu_4195_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_28_fu_4210_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_28_fu_4210_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_29_fu_4221_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_29_fu_4221_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_30_fu_4236_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_30_fu_4236_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_6_fu_3897_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_6_fu_3897_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_7_fu_3908_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_7_fu_3908_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_8_fu_3923_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_8_fu_3923_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_9_fu_3934_p2 input my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_9_fu_3934_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_100_fu_986_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_100_fu_986_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_101_fu_914_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_101_fu_914_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_102_fu_1070_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_102_fu_1070_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_103_fu_920_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_103_fu_920_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_104_fu_1063_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_104_fu_1063_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_105_fu_1045_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_105_fu_1045_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_106_fu_1046_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_106_fu_1046_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_107_fu_884_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_107_fu_884_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_108_fu_998_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_108_fu_998_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_109_fu_905_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_109_fu_905_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_10_fu_898_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_10_fu_898_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_110_fu_1096_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_110_fu_1096_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_111_fu_952_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_111_fu_952_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_112_fu_868_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_112_fu_868_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_113_fu_1030_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_113_fu_1030_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_114_fu_1018_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_114_fu_1018_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_115_fu_826_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_115_fu_826_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_116_fu_987_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_116_fu_987_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_118_fu_850_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_118_fu_850_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_119_fu_838_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_119_fu_838_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_11_fu_918_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_11_fu_918_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_120_fu_858_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_120_fu_858_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_121_fu_1072_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_121_fu_1072_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_122_fu_860_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_122_fu_860_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_123_fu_1051_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_123_fu_1051_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_124_fu_1027_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_124_fu_1027_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_125_fu_871_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_125_fu_871_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_126_fu_991_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_126_fu_991_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_127_fu_961_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_127_fu_961_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_128_fu_1081_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_128_fu_1081_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_129_fu_948_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_129_fu_948_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_12_fu_856_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_12_fu_856_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_130_fu_1112_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_130_fu_1112_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_131_fu_1094_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_131_fu_1094_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_132_fu_951_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_132_fu_951_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_133_fu_1021_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_133_fu_1021_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_134_fu_1107_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_134_fu_1107_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_135_fu_981_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_135_fu_981_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_136_fu_837_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_136_fu_837_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_137_fu_1113_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_137_fu_1113_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_138_fu_909_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_138_fu_909_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_139_fu_1017_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_139_fu_1017_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_13_fu_901_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_13_fu_901_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_140_fu_1053_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_140_fu_1053_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_141_fu_1047_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_141_fu_1047_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_142_fu_1048_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_142_fu_1048_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_143_fu_1118_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_143_fu_1118_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_144_fu_1119_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_144_fu_1119_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_145_fu_976_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_145_fu_976_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_146_fu_820_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_146_fu_820_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_147_fu_900_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_147_fu_900_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_148_fu_906_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_148_fu_906_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_149_fu_864_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_149_fu_864_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_14_fu_877_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_14_fu_877_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_150_fu_960_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_150_fu_960_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_151_fu_840_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_151_fu_840_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_152_fu_1108_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_152_fu_1108_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_153_fu_965_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_153_fu_965_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_154_fu_978_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_154_fu_978_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_155_fu_835_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_155_fu_835_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_156_fu_1068_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_156_fu_1068_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_157_fu_956_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_157_fu_956_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_158_fu_1022_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_158_fu_1022_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_159_fu_866_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_159_fu_866_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_15_fu_1106_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_15_fu_1106_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_160_fu_1034_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_160_fu_1034_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_161_fu_992_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_161_fu_992_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_162_fu_980_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_162_fu_980_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_163_fu_962_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_163_fu_962_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_164_fu_1057_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_164_fu_1057_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_165_fu_863_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_165_fu_863_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_166_fu_1002_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_166_fu_1002_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_167_fu_928_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_167_fu_928_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_168_fu_855_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_168_fu_855_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_169_fu_842_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_169_fu_842_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_16_fu_938_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_16_fu_938_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_170_fu_861_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_170_fu_861_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_171_fu_1097_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_171_fu_1097_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_172_fu_899_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_172_fu_899_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_173_fu_1025_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_173_fu_1025_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_174_fu_845_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_174_fu_845_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_175_fu_1115_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_175_fu_1115_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_176_fu_1013_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_176_fu_1013_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_177_fu_862_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_177_fu_862_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_178_fu_1014_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_178_fu_1014_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_179_fu_984_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_179_fu_984_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_17_fu_1100_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_17_fu_1100_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_180_fu_1028_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_180_fu_1028_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_181_fu_885_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_181_fu_885_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_182_fu_913_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_182_fu_913_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_183_fu_1033_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_183_fu_1033_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_184_fu_919_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_184_fu_919_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_185_fu_847_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_185_fu_847_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_186_fu_967_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_186_fu_967_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_187_fu_937_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_187_fu_937_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_188_fu_1117_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_188_fu_1117_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_189_fu_955_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_189_fu_955_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_18_fu_968_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_18_fu_968_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_190_fu_1076_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_190_fu_1076_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_191_fu_1114_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_191_fu_1114_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_192_fu_958_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_192_fu_958_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_193_fu_1039_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_193_fu_1039_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_194_fu_1006_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_194_fu_1006_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_195_fu_1090_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_195_fu_1090_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_196_fu_970_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_196_fu_970_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_197_fu_910_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_197_fu_910_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_198_fu_880_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_198_fu_880_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_199_fu_1084_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_199_fu_1084_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#133 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_19_fu_836_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_19_fu_836_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#134 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_1_fu_990_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_1_fu_990_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#135 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_200_fu_1035_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_200_fu_1035_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#136 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_201_fu_935_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_201_fu_935_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#137 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_202_fu_1049_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_202_fu_1049_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#138 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_203_fu_1050_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_203_fu_1050_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#139 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_204_fu_844_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_204_fu_844_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#140 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_205_fu_1098_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_205_fu_1098_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#141 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_206_fu_936_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_206_fu_936_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#142 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_207_fu_1104_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_207_fu_1104_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#143 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_208_fu_888_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_208_fu_888_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#144 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_209_fu_870_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_209_fu_870_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#145 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_20_fu_1085_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_20_fu_1085_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#146 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_210_fu_1080_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_210_fu_1080_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#147 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_211_fu_1026_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_211_fu_1026_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#148 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_212_fu_977_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_212_fu_977_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#149 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_213_fu_1116_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_213_fu_1116_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#150 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_214_fu_1073_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_214_fu_1073_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#151 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_215_fu_1074_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_215_fu_1074_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#152 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_216_fu_912_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_216_fu_912_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#153 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_217_fu_924_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_217_fu_924_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#154 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_218_fu_843_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_218_fu_843_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#155 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_219_fu_969_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_219_fu_969_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#156 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_21_fu_1062_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_21_fu_1062_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#157 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_220_fu_1101_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_220_fu_1101_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#158 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_221_fu_1023_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_221_fu_1023_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#159 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_222_fu_1083_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_222_fu_1083_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#160 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_223_fu_1082_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_223_fu_1082_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#161 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_224_fu_907_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_224_fu_907_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#162 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_225_fu_933_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_225_fu_933_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#163 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_226_fu_934_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_226_fu_934_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#164 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_227_fu_1029_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_227_fu_1029_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#165 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_228_fu_867_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_228_fu_867_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#166 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_229_fu_873_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_229_fu_873_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#167 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_22_fu_878_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_22_fu_878_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#168 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_230_fu_827_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_230_fu_827_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#169 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_231_fu_989_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_231_fu_989_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#170 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_232_fu_911_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_232_fu_911_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#171 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_233_fu_1037_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_233_fu_1037_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#172 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_234_fu_857_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_234_fu_857_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#173 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_235_fu_1012_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_235_fu_1012_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#174 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_236_fu_875_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_236_fu_875_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#175 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_237_fu_1007_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_237_fu_1007_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#176 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_238_fu_889_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_238_fu_889_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#177 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_239_fu_959_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_239_fu_959_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#178 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_23_fu_854_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_23_fu_854_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#179 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_240_fu_1109_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_240_fu_1109_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#180 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_241_fu_829_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_241_fu_829_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#181 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_242_fu_1016_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_242_fu_1016_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#182 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_243_fu_1040_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_243_fu_1040_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#183 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_244_fu_1058_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_244_fu_1058_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#184 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_245_fu_944_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_245_fu_944_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#185 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_246_fu_1064_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_246_fu_1064_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#186 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_247_fu_979_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_247_fu_979_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#187 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_248_fu_1099_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_248_fu_1099_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#188 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_249_fu_950_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_249_fu_950_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#189 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_24_fu_949_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_24_fu_949_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#190 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_250_fu_982_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_250_fu_982_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#191 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_252_fu_890_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_252_fu_890_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#192 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_253_fu_1054_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_253_fu_1054_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#193 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_254_fu_1042_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_254_fu_1042_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#194 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_255_fu_1102_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_255_fu_1102_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#195 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_256_fu_946_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_256_fu_946_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#196 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_257_fu_922_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_257_fu_922_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#197 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_258_fu_886_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_258_fu_886_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#198 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_259_fu_897_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_259_fu_897_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#199 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_25_fu_1019_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_25_fu_1019_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#200 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_261_fu_1055_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_261_fu_1055_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#201 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_262_fu_1056_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_262_fu_1056_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#202 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_263_fu_988_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_263_fu_988_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#203 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_264_fu_994_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_264_fu_994_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#204 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_265_fu_841_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_265_fu_841_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#205 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_266_fu_1003_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_266_fu_1003_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#206 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_267_fu_925_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_267_fu_925_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#207 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_268_fu_1093_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_268_fu_1093_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#208 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_269_fu_1069_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_269_fu_1069_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#209 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_26_fu_1089_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_26_fu_1089_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#210 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_271_fu_908_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_271_fu_908_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#211 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_272_fu_865_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_272_fu_865_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#212 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_273_fu_985_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_273_fu_985_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#213 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_274_fu_1005_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_274_fu_1005_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#214 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_275_fu_1075_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_275_fu_1075_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#215 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_27_fu_892_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_27_fu_892_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#216 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_28_fu_947_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_28_fu_947_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#217 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_29_fu_887_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_29_fu_887_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#218 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_2_fu_828_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_2_fu_828_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#219 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_30_fu_851_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_30_fu_851_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#220 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_31_fu_839_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_31_fu_839_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#221 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_32_fu_821_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_32_fu_821_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#222 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_33_fu_1008_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_33_fu_1008_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#223 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_34_fu_971_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_34_fu_971_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#224 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_35_fu_1041_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_35_fu_1041_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#225 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_36_fu_973_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_36_fu_973_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#226 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_37_fu_1043_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_37_fu_1043_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#227 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_38_fu_881_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_38_fu_881_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#228 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_39_fu_1009_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_39_fu_1009_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#229 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_3_fu_904_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_3_fu_904_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#230 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_40_fu_1111_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_40_fu_1111_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#231 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_41_fu_931_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_41_fu_931_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#232 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_42_fu_1015_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_42_fu_1015_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#233 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_43_fu_943_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_43_fu_943_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#234 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_44_fu_917_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_44_fu_917_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#235 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_45_fu_1038_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_45_fu_1038_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#236 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_46_fu_926_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_46_fu_926_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#237 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_47_fu_902_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_47_fu_902_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#238 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_48_fu_997_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_48_fu_997_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#239 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_49_fu_929_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_49_fu_929_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#240 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_4_fu_882_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_4_fu_882_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#241 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_50_fu_1077_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_50_fu_1077_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#242 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_51_fu_849_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_51_fu_849_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#243 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_52_fu_1066_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_52_fu_1066_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#244 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_53_fu_1060_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_53_fu_1060_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#245 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_54_fu_1024_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_54_fu_1024_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#246 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_55_fu_1000_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_55_fu_1000_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#247 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_56_fu_964_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_56_fu_964_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#248 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_57_fu_993_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_57_fu_993_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#249 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_58_fu_963_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_58_fu_963_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#250 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_59_fu_995_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_59_fu_995_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#251 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_5_fu_996_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_5_fu_996_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#252 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_60_fu_927_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_60_fu_927_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#253 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_61_fu_1091_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_61_fu_1091_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#254 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_62_fu_1110_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_62_fu_1110_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#255 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_63_fu_876_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_63_fu_876_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#256 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_64_fu_893_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_64_fu_893_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#257 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_65_fu_834_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_65_fu_834_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#258 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_66_fu_822_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_66_fu_822_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#259 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_67_fu_846_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_67_fu_846_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#260 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_68_fu_1086_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_68_fu_1086_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#261 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_69_fu_923_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_69_fu_923_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#262 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_6_fu_966_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_6_fu_966_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#263 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_70_fu_1087_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_70_fu_1087_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#264 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_71_fu_1088_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_71_fu_1088_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#265 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_72_fu_945_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_72_fu_945_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#266 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_73_fu_883_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_73_fu_883_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#267 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_74_fu_859_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_74_fu_859_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#268 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_75_fu_831_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_75_fu_831_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#269 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_76_fu_957_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_76_fu_957_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#270 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_77_fu_1065_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_77_fu_1065_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#271 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_78_fu_921_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_78_fu_921_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#272 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_79_fu_891_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_79_fu_891_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#273 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_7_fu_1092_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_7_fu_1092_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#274 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_80_fu_1059_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_80_fu_1059_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#275 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_81_fu_853_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_81_fu_853_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#276 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_82_fu_879_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_82_fu_879_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#277 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_83_fu_999_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_83_fu_999_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#278 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_84_fu_1044_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_84_fu_1044_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#279 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_85_fu_1020_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_85_fu_1020_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#280 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_86_fu_852_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_86_fu_852_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#281 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_87_fu_1067_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_87_fu_1067_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#282 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_88_fu_869_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_88_fu_869_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#283 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_89_fu_1001_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_89_fu_1001_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#284 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_8_fu_972_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_8_fu_972_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#285 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_90_fu_1031_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_90_fu_1031_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#286 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_91_fu_941_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_91_fu_941_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#287 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_92_fu_983_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_92_fu_983_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#288 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_93_fu_833_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_93_fu_833_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#289 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_94_fu_903_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_94_fu_903_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#290 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_95_fu_954_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_95_fu_954_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#291 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_96_fu_974_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_96_fu_974_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#292 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_97_fu_975_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_97_fu_975_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#293 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_98_fu_932_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_98_fu_932_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#294 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_99_fu_1010_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_99_fu_1010_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#295 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_9_fu_894_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_9_fu_894_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#296 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_fu_825_p2 input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_fu_825_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#297 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/tmp_414_reg_339489_reg input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/tmp_414_reg_339489_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#298 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/trunc_ln708_239_reg_339394_reg input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/trunc_ln708_239_reg_339394_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#299 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/trunc_ln708_240_reg_339439_reg input my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/trunc_ln708_240_reg_339439_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#300 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_10_fu_259_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_10_fu_259_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#301 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_11_fu_253_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_11_fu_253_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#302 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_12_fu_258_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_12_fu_258_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#303 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_13_fu_238_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_13_fu_238_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#304 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_14_fu_247_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_14_fu_247_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#305 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_15_fu_257_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_15_fu_257_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#306 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_16_fu_256_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_16_fu_256_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#307 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_17_fu_242_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_17_fu_242_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#308 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_18_fu_245_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_18_fu_245_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#309 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_19_fu_244_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_19_fu_244_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#310 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_1_fu_264_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_1_fu_264_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#311 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_20_fu_243_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_20_fu_243_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#312 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_21_fu_255_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_21_fu_255_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#313 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_22_fu_260_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_22_fu_260_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#314 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_23_fu_254_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_23_fu_254_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#315 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_24_fu_241_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_24_fu_241_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#316 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_25_fu_250_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_25_fu_250_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#317 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_27_fu_249_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_27_fu_249_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#318 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_2_fu_252_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_2_fu_252_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#319 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_4_fu_263_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_4_fu_263_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#320 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_5_fu_265_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_5_fu_265_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#321 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_6_fu_262_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_6_fu_262_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#322 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_7_fu_251_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_7_fu_251_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#323 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_8_fu_239_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_8_fu_239_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#324 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_9_fu_240_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_9_fu_240_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#325 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_fu_246_p2 input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_fu_246_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#326 Warning
Input pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/trunc_ln708_27_reg_4519_reg input my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/trunc_ln708_27_reg_4519_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_100_fu_1430_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_100_fu_1430_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_101_fu_1358_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_101_fu_1358_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_102_fu_1432_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_102_fu_1432_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_103_fu_1433_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_103_fu_1433_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_104_fu_1434_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_104_fu_1434_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_105_fu_1266_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_105_fu_1266_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_106_fu_977_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_106_fu_977_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_107_fu_1578_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_107_fu_1578_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_108_fu_1346_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_108_fu_1346_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_109_fu_1502_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_109_fu_1502_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_111_fu_1038_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_111_fu_1038_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_112_fu_1388_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_112_fu_1388_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_114_fu_1118_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_114_fu_1118_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_115_fu_1548_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_115_fu_1548_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_117_fu_1133_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_117_fu_1133_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_118_fu_1408_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_118_fu_1408_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_119_fu_1409_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_119_fu_1409_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_120_fu_1421_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_120_fu_1421_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_121_fu_1411_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_121_fu_1411_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_122_fu_1065_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_122_fu_1065_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_123_fu_1413_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_123_fu_1413_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_124_fu_1140_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_124_fu_1140_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_125_fu_1068_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_125_fu_1068_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_126_fu_1471_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_126_fu_1471_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_129_fu_1389_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_129_fu_1389_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_130_fu_963_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_130_fu_963_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_131_fu_1507_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_131_fu_1507_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_132_fu_1081_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_132_fu_1081_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_133_fu_1237_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_133_fu_1237_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_134_fu_1393_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_134_fu_1393_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_135_fu_1355_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_135_fu_1355_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_137_fu_1473_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_137_fu_1473_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_139_fu_1203_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_139_fu_1203_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_140_fu_1043_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_140_fu_1043_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_141_fu_1391_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_141_fu_1391_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_142_fu_1392_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_142_fu_1392_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_143_fu_1046_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_143_fu_1046_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_144_fu_1047_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_144_fu_1047_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_145_fu_1395_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_145_fu_1395_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_146_fu_1396_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_146_fu_1396_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_148_fu_1398_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_148_fu_1398_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_152_fu_1493_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_152_fu_1493_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_154_fu_1280_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_154_fu_1280_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_156_fu_1010_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_156_fu_1010_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_157_fu_1166_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_157_fu_1166_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_159_fu_1478_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_159_fu_1478_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_161_fu_1325_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_161_fu_1325_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_163_fu_1026_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_163_fu_1026_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_164_fu_1027_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_164_fu_1027_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_165_fu_1375_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_165_fu_1375_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_167_fu_1377_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_167_fu_1377_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_169_fu_1379_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_169_fu_1379_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#53 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_170_fu_1106_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_170_fu_1106_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#54 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_173_fu_1383_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_173_fu_1383_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#55 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_174_fu_973_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_174_fu_973_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#56 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_176_fu_1285_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_176_fu_1285_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#57 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_178_fu_1152_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_178_fu_1152_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#58 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_179_fu_1559_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_179_fu_1559_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#59 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_180_fu_1213_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_180_fu_1213_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#60 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_181_fu_1095_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_181_fu_1095_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#61 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_182_fu_1057_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_182_fu_1057_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#62 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_183_fu_1019_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_183_fu_1019_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#63 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_184_fu_1506_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_184_fu_1506_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#64 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_185_fu_1228_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_185_fu_1228_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#65 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_186_fu_1009_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_186_fu_1009_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#66 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_188_fu_1084_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_188_fu_1084_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#67 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_189_fu_1085_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_189_fu_1085_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#68 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_192_fu_1088_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_192_fu_1088_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#69 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_193_fu_1363_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_193_fu_1363_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#70 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_194_fu_1017_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_194_fu_1017_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#71 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_195_fu_1365_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_195_fu_1365_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#72 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_196_fu_1560_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_196_fu_1560_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#73 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_197_fu_1522_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_197_fu_1522_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#74 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_199_fu_1058_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_199_fu_1058_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#75 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_202_fu_1526_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_202_fu_1526_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#76 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_203_fu_1294_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_203_fu_1294_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#77 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_204_fu_1256_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_204_fu_1256_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#78 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_206_fu_1374_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_206_fu_1374_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#79 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_207_fu_1530_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_207_fu_1530_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#80 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_208_fu_1539_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_208_fu_1539_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#81 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_209_fu_1339_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_209_fu_1339_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#82 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_210_fu_1340_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_210_fu_1340_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#83 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_215_fu_998_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_215_fu_998_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#84 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_216_fu_1273_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_216_fu_1273_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#85 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_218_fu_1001_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_218_fu_1001_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#86 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_219_fu_1527_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_219_fu_1527_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#87 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_223_fu_1318_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_223_fu_1318_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#88 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_224_fu_1531_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_224_fu_1531_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#89 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_225_fu_1299_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_225_fu_1299_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#90 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_226_fu_1067_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_226_fu_1067_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#91 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_227_fu_1223_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_227_fu_1223_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#92 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_230_fu_1303_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_230_fu_1303_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#93 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_231_fu_1577_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_231_fu_1577_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#94 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_232_fu_1249_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_232_fu_1249_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#95 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_233_fu_976_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_233_fu_976_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#96 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_234_fu_1056_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_234_fu_1056_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#97 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_237_fu_1053_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_237_fu_1053_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#98 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_238_fu_1328_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_238_fu_1328_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#99 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_239_fu_1183_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_239_fu_1183_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#100 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_240_fu_1330_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_240_fu_1330_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#101 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_241_fu_1331_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_241_fu_1331_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#102 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_242_fu_1542_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_242_fu_1542_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#103 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_243_fu_1262_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_243_fu_1262_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#104 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_244_fu_1418_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_244_fu_1418_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#105 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_247_fu_1498_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_247_fu_1498_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#106 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_249_fu_1422_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_249_fu_1422_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#107 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_250_fu_996_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_250_fu_996_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#108 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_251_fu_1540_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_251_fu_1540_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#109 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_252_fu_1251_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_252_fu_1251_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#110 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_253_fu_1270_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_253_fu_1270_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#111 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_254_fu_1304_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_254_fu_1304_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#112 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_255_fu_1305_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_255_fu_1305_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#113 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_256_fu_1580_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_256_fu_1580_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#114 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_258_fu_1308_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_258_fu_1308_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#115 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_259_fu_1309_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_259_fu_1309_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#116 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_260_fu_1310_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_260_fu_1310_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#117 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_261_fu_1311_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_261_fu_1311_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#118 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_262_fu_1312_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_262_fu_1312_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#119 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_263_fu_1313_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_263_fu_1313_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#120 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_264_fu_1040_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_264_fu_1040_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#121 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_265_fu_1267_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_265_fu_1267_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#122 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_266_fu_1035_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_266_fu_1035_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#123 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_267_fu_997_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_267_fu_997_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#124 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_269_fu_1469_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_269_fu_1469_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#125 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_270_fu_1465_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_270_fu_1465_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#126 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_272_fu_1195_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_272_fu_1195_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#127 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_274_fu_1450_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_274_fu_1450_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#128 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_275_fu_1275_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_275_fu_1275_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#129 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_276_fu_1431_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_276_fu_1431_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#130 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_278_fu_1288_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_278_fu_1288_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#131 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_279_fu_1563_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_279_fu_1563_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#132 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_280_fu_1564_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_280_fu_1564_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#133 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_281_fu_1565_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_281_fu_1565_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#134 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_282_fu_1292_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_282_fu_1292_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#135 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_283_fu_1567_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_283_fu_1567_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#136 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_284_fu_1568_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_284_fu_1568_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#137 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_285_fu_1496_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_285_fu_1496_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#138 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_286_fu_1296_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_286_fu_1296_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#139 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_287_fu_1297_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_287_fu_1297_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#140 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_289_fu_1139_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_289_fu_1139_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#141 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_28_fu_1204_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_28_fu_1204_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#142 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_290_fu_964_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_290_fu_964_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#143 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_291_fu_1257_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_291_fu_1257_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#144 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_292_fu_1470_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_292_fu_1470_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#145 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_293_fu_1238_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_293_fu_1238_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#146 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_295_fu_1162_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_295_fu_1162_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#147 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_296_fu_1124_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_296_fu_1124_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#148 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_297_fu_1474_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_297_fu_1474_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#149 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_298_fu_1436_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_298_fu_1436_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#150 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_299_fu_1543_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_299_fu_1543_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#151 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_29_fu_1406_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_29_fu_1406_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#152 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_300_fu_1403_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_300_fu_1403_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#153 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_301_fu_1198_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_301_fu_1198_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#154 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_302_fu_1272_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_302_fu_1272_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#155 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_303_fu_999_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_303_fu_999_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#156 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_304_fu_1274_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_304_fu_1274_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#157 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_305_fu_1549_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_305_fu_1549_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#158 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_306_fu_1276_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_306_fu_1276_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#159 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_307_fu_1551_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_307_fu_1551_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#160 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_308_fu_1278_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_308_fu_1278_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#161 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_309_fu_1279_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_309_fu_1279_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#162 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_30_fu_1480_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_30_fu_1480_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#163 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_310_fu_1554_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_310_fu_1554_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#164 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_311_fu_1201_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_311_fu_1201_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#165 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_312_fu_1300_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_312_fu_1300_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#166 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_313_fu_1125_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_313_fu_1125_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#167 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_314_fu_1281_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_314_fu_1281_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#168 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_315_fu_1243_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_315_fu_1243_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#169 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_316_fu_1205_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_316_fu_1205_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#170 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_318_fu_1323_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_318_fu_1323_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#171 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_31_fu_1481_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_31_fu_1481_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#172 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_321_fu_1015_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_321_fu_1015_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#173 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_323_fu_1253_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_323_fu_1253_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#174 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_324_fu_1254_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_324_fu_1254_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#175 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_325_fu_1255_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_325_fu_1255_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#176 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_326_fu_983_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_326_fu_983_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#177 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_327_fu_1458_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_327_fu_1458_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#178 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_328_fu_1258_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_328_fu_1258_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#179 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_329_fu_1259_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_329_fu_1259_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#180 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_330_fu_1074_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_330_fu_1074_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#181 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_331_fu_987_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_331_fu_987_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#182 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_332_fu_988_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_332_fu_988_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#183 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_334_fu_1556_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_334_fu_1556_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#184 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_335_fu_1324_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_335_fu_1324_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#185 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_336_fu_1286_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_336_fu_1286_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#186 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_337_fu_1248_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_337_fu_1248_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#187 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_338_fu_1404_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_338_fu_1404_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#188 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_33_fu_1136_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_33_fu_1136_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#189 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_341_fu_1484_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_341_fu_1484_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#190 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_343_fu_1545_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_343_fu_1545_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#191 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_344_fu_1119_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_344_fu_1119_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#192 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_345_fu_1509_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_345_fu_1509_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#193 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_346_fu_1510_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_346_fu_1510_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#194 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_348_fu_1512_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_348_fu_1512_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#195 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_34_fu_1137_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_34_fu_1137_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#196 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_351_fu_1515_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_351_fu_1515_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#197 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_354_fu_1244_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_354_fu_1244_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#198 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_355_fu_1245_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_355_fu_1245_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#199 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_357_fu_1329_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_357_fu_1329_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#200 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_358_fu_1485_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_358_fu_1485_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#201 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_35_fu_1138_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_35_fu_1138_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#202 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_360_fu_1215_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_360_fu_1215_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#203 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_361_fu_1177_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_361_fu_1177_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#204 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_362_fu_1333_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_362_fu_1333_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#205 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_366_fu_1569_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_366_fu_1569_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#206 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_367_fu_1143_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_367_fu_1143_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#207 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_368_fu_1492_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_368_fu_1492_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#208 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_36_fu_1212_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_36_fu_1212_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#209 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_370_fu_1220_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_370_fu_1220_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#210 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_371_fu_1221_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_371_fu_1221_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#211 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_372_fu_1222_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_372_fu_1222_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#212 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_374_fu_1224_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_374_fu_1224_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#213 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_375_fu_1572_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_375_fu_1572_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#214 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_376_fu_1500_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_376_fu_1500_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#215 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_377_fu_1227_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_377_fu_1227_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#216 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_378_fu_1575_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_378_fu_1575_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#217 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_380_fu_1490_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_380_fu_1490_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#218 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_381_fu_1452_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_381_fu_1452_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#219 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_382_fu_969_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_382_fu_969_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#220 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_383_fu_1376_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_383_fu_1376_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#221 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_384_fu_1087_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_384_fu_1087_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#222 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_386_fu_1456_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_386_fu_1456_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#223 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_388_fu_1380_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_388_fu_1380_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#224 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_38_fu_1289_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_38_fu_1289_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#225 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_390_fu_1110_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_390_fu_1110_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#226 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_391_fu_1475_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_391_fu_1475_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#227 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_392_fu_1476_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_392_fu_1476_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#228 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_394_fu_1131_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_394_fu_1131_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#229 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_395_fu_1202_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_395_fu_1202_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#230 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_396_fu_1206_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_396_fu_1206_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#231 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_397_fu_1207_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_397_fu_1207_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#232 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_39_fu_1445_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_39_fu_1445_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#233 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_401_fu_1211_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_401_fu_1211_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#234 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_402_fu_1301_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_402_fu_1301_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#235 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_403_fu_1069_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_403_fu_1069_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#236 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_405_fu_1381_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_405_fu_1381_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#237 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_406_fu_1149_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_406_fu_1149_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#238 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_412_fu_1503_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_412_fu_1503_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#239 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_413_fu_1271_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_413_fu_1271_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#240 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_41_fu_981_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_41_fu_981_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#241 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_42_fu_1525_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_42_fu_1525_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#242 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_43_fu_1293_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_43_fu_1293_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#243 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_44_fu_1449_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_44_fu_1449_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#244 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_45_fu_1217_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_45_fu_1217_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#245 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_46_fu_985_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_46_fu_985_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#246 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_47_fu_1335_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_47_fu_1335_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#247 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_48_fu_1348_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_48_fu_1348_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#248 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_49_fu_1185_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_49_fu_1185_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#249 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_50_fu_1460_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_50_fu_1460_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#250 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_51_fu_1114_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_51_fu_1114_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#251 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_52_fu_1188_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_52_fu_1188_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#252 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_53_fu_1189_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_53_fu_1189_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#253 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_54_fu_1117_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_54_fu_1117_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#254 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_55_fu_1191_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_55_fu_1191_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#255 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_58_fu_1468_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_58_fu_1468_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#256 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_60_fu_1488_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_60_fu_1488_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#257 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_61_fu_1062_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_61_fu_1062_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#258 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_62_fu_1412_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_62_fu_1412_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#259 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_63_fu_1123_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_63_fu_1123_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#260 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_65_fu_1241_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_65_fu_1241_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#261 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_66_fu_1260_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_66_fu_1260_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#262 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_68_fu_1184_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_68_fu_1184_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#263 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_70_fu_1108_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_70_fu_1108_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#264 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_71_fu_1041_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_71_fu_1041_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#265 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_73_fu_1443_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_73_fu_1443_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#266 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_74_fu_1097_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_74_fu_1097_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#267 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_75_fu_1098_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_75_fu_1098_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#268 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_76_fu_1446_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_76_fu_1446_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#269 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_77_fu_1100_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_77_fu_1100_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#270 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_79_fu_1175_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_79_fu_1175_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#271 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_82_fu_1105_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_82_fu_1105_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#272 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_83_fu_1535_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_83_fu_1535_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#273 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_84_fu_1417_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_84_fu_1417_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#274 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_85_fu_1573_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_85_fu_1573_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#275 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_86_fu_1341_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_86_fu_1341_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#276 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_87_fu_1109_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_87_fu_1109_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#277 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_88_fu_1265_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_88_fu_1265_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#278 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_89_fu_1501_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_89_fu_1501_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#279 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_90_fu_1132_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_90_fu_1132_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#280 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_91_fu_1345_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_91_fu_1345_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#281 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_92_fu_1250_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_92_fu_1250_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#282 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_93_fu_1269_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_93_fu_1269_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#283 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_94_fu_1424_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_94_fu_1424_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#284 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_95_fu_1078_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_95_fu_1078_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#285 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_96_fu_1426_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_96_fu_1426_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#286 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_97_fu_1080_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_97_fu_1080_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#287 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_98_fu_1428_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_98_fu_1428_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#288 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_99_fu_1082_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_99_fu_1082_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#289 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_fu_1477_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_fu_1477_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#290 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mult_366_V_reg_981279_reg output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mult_366_V_reg_981279_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#291 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_100_fu_986_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_100_fu_986_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#292 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_101_fu_914_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_101_fu_914_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#293 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_102_fu_1070_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_102_fu_1070_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#294 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_103_fu_920_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_103_fu_920_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#295 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_104_fu_1063_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_104_fu_1063_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#296 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_105_fu_1045_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_105_fu_1045_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#297 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_106_fu_1046_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_106_fu_1046_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#298 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_107_fu_884_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_107_fu_884_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#299 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_108_fu_998_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_108_fu_998_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#300 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_109_fu_905_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_109_fu_905_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#301 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_10_fu_898_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_10_fu_898_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#302 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_110_fu_1096_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_110_fu_1096_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#303 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_111_fu_952_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_111_fu_952_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#304 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_112_fu_868_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_112_fu_868_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#305 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_113_fu_1030_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_113_fu_1030_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#306 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_114_fu_1018_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_114_fu_1018_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#307 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_115_fu_826_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_115_fu_826_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#308 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_116_fu_987_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_116_fu_987_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#309 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_118_fu_850_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_118_fu_850_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#310 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_119_fu_838_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_119_fu_838_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#311 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_11_fu_918_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_11_fu_918_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#312 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_120_fu_858_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_120_fu_858_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#313 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_121_fu_1072_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_121_fu_1072_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#314 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_122_fu_860_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_122_fu_860_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#315 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_123_fu_1051_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_123_fu_1051_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#316 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_124_fu_1027_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_124_fu_1027_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#317 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_125_fu_871_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_125_fu_871_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#318 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_126_fu_991_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_126_fu_991_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#319 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_127_fu_961_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_127_fu_961_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#320 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_128_fu_1081_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_128_fu_1081_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#321 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_129_fu_948_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_129_fu_948_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#322 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_12_fu_856_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_12_fu_856_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#323 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_130_fu_1112_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_130_fu_1112_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#324 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_131_fu_1094_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_131_fu_1094_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#325 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_132_fu_951_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_132_fu_951_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#326 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_133_fu_1021_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_133_fu_1021_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#327 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_134_fu_1107_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_134_fu_1107_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#328 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_135_fu_981_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_135_fu_981_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#329 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_136_fu_837_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_136_fu_837_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#330 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_137_fu_1113_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_137_fu_1113_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#331 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_138_fu_909_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_138_fu_909_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#332 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_139_fu_1017_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_139_fu_1017_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#333 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_13_fu_901_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_13_fu_901_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#334 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_140_fu_1053_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_140_fu_1053_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#335 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_141_fu_1047_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_141_fu_1047_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#336 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_142_fu_1048_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_142_fu_1048_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#337 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_143_fu_1118_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_143_fu_1118_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#338 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_144_fu_1119_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_144_fu_1119_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#339 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_145_fu_976_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_145_fu_976_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#340 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_146_fu_820_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_146_fu_820_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#341 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_147_fu_900_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_147_fu_900_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#342 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_148_fu_906_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_148_fu_906_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#343 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_149_fu_864_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_149_fu_864_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#344 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_14_fu_877_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_14_fu_877_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#345 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_150_fu_960_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_150_fu_960_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#346 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_151_fu_840_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_151_fu_840_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#347 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_152_fu_1108_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_152_fu_1108_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#348 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_153_fu_965_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_153_fu_965_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#349 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_154_fu_978_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_154_fu_978_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#350 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_155_fu_835_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_155_fu_835_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#351 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_156_fu_1068_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_156_fu_1068_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#352 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_157_fu_956_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_157_fu_956_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#353 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_158_fu_1022_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_158_fu_1022_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#354 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_159_fu_866_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_159_fu_866_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#355 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_15_fu_1106_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_15_fu_1106_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#356 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_160_fu_1034_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_160_fu_1034_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#357 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_161_fu_992_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_161_fu_992_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#358 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_16_fu_938_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_16_fu_938_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#359 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_177_fu_862_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_177_fu_862_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#360 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_178_fu_1014_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_178_fu_1014_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#361 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_179_fu_984_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_179_fu_984_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#362 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_17_fu_1100_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_17_fu_1100_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#363 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_180_fu_1028_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_180_fu_1028_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#364 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_181_fu_885_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_181_fu_885_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#365 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_182_fu_913_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_182_fu_913_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#366 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_183_fu_1033_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_183_fu_1033_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#367 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_184_fu_919_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_184_fu_919_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#368 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_185_fu_847_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_185_fu_847_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#369 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_186_fu_967_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_186_fu_967_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#370 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_187_fu_937_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_187_fu_937_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#371 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_188_fu_1117_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_188_fu_1117_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#372 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_189_fu_955_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_189_fu_955_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#373 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_18_fu_968_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_18_fu_968_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#374 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_190_fu_1076_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_190_fu_1076_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#375 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_191_fu_1114_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_191_fu_1114_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#376 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_192_fu_958_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_192_fu_958_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#377 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_193_fu_1039_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_193_fu_1039_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#378 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_194_fu_1006_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_194_fu_1006_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#379 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_195_fu_1090_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_195_fu_1090_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#380 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_196_fu_970_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_196_fu_970_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#381 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_197_fu_910_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_197_fu_910_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#382 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_198_fu_880_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_198_fu_880_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#383 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_199_fu_1084_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_199_fu_1084_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#384 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_19_fu_836_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_19_fu_836_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#385 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_1_fu_990_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_1_fu_990_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#386 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_200_fu_1035_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_200_fu_1035_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#387 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_201_fu_935_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_201_fu_935_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#388 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_202_fu_1049_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_202_fu_1049_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#389 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_203_fu_1050_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_203_fu_1050_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#390 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_204_fu_844_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_204_fu_844_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#391 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_205_fu_1098_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_205_fu_1098_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#392 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_206_fu_936_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_206_fu_936_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#393 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_207_fu_1104_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_207_fu_1104_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#394 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_208_fu_888_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_208_fu_888_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#395 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_209_fu_870_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_209_fu_870_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#396 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_20_fu_1085_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_20_fu_1085_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#397 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_210_fu_1080_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_210_fu_1080_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#398 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_211_fu_1026_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_211_fu_1026_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#399 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_212_fu_977_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_212_fu_977_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#400 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_213_fu_1116_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_213_fu_1116_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#401 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_214_fu_1073_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_214_fu_1073_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#402 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_215_fu_1074_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_215_fu_1074_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#403 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_216_fu_912_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_216_fu_912_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#404 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_217_fu_924_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_217_fu_924_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#405 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_218_fu_843_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_218_fu_843_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#406 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_219_fu_969_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_219_fu_969_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#407 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_21_fu_1062_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_21_fu_1062_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#408 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_220_fu_1101_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_220_fu_1101_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#409 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_221_fu_1023_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_221_fu_1023_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#410 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_222_fu_1083_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_222_fu_1083_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#411 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_223_fu_1082_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_223_fu_1082_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#412 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_224_fu_907_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_224_fu_907_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#413 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_225_fu_933_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_225_fu_933_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#414 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_226_fu_934_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_226_fu_934_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#415 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_227_fu_1029_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_227_fu_1029_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#416 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_228_fu_867_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_228_fu_867_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#417 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_229_fu_873_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_229_fu_873_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#418 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_22_fu_878_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_22_fu_878_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#419 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_230_fu_827_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_230_fu_827_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#420 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_231_fu_989_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_231_fu_989_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#421 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_232_fu_911_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_232_fu_911_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#422 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_233_fu_1037_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_233_fu_1037_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#423 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_234_fu_857_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_234_fu_857_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#424 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_235_fu_1012_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_235_fu_1012_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#425 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_236_fu_875_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_236_fu_875_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#426 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_237_fu_1007_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_237_fu_1007_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#427 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_238_fu_889_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_238_fu_889_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#428 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_239_fu_959_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_239_fu_959_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#429 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_23_fu_854_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_23_fu_854_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#430 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_240_fu_1109_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_240_fu_1109_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#431 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_241_fu_829_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_241_fu_829_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#432 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_242_fu_1016_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_242_fu_1016_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#433 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_243_fu_1040_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_243_fu_1040_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#434 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_244_fu_1058_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_244_fu_1058_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#435 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_245_fu_944_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_245_fu_944_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#436 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_246_fu_1064_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_246_fu_1064_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#437 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_247_fu_979_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_247_fu_979_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#438 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_24_fu_949_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_24_fu_949_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#439 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_2_fu_828_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_2_fu_828_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#440 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_39_fu_1009_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_39_fu_1009_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#441 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_3_fu_904_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_3_fu_904_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#442 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_40_fu_1111_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_40_fu_1111_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#443 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_41_fu_931_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_41_fu_931_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#444 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_42_fu_1015_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_42_fu_1015_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#445 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_43_fu_943_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_43_fu_943_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#446 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_44_fu_917_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_44_fu_917_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#447 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_45_fu_1038_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_45_fu_1038_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#448 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_46_fu_926_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_46_fu_926_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#449 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_47_fu_902_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_47_fu_902_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#450 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_48_fu_997_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_48_fu_997_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#451 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_49_fu_929_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_49_fu_929_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#452 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_4_fu_882_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_4_fu_882_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#453 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_50_fu_1077_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_50_fu_1077_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#454 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_51_fu_849_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_51_fu_849_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#455 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_52_fu_1066_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_52_fu_1066_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#456 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_53_fu_1060_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_53_fu_1060_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#457 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_54_fu_1024_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_54_fu_1024_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#458 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_55_fu_1000_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_55_fu_1000_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#459 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_56_fu_964_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_56_fu_964_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#460 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_57_fu_993_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_57_fu_993_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#461 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_58_fu_963_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_58_fu_963_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#462 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_59_fu_995_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_59_fu_995_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#463 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_5_fu_996_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_5_fu_996_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#464 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_60_fu_927_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_60_fu_927_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#465 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_61_fu_1091_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_61_fu_1091_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#466 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_62_fu_1110_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_62_fu_1110_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#467 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_63_fu_876_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_63_fu_876_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#468 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_64_fu_893_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_64_fu_893_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#469 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_65_fu_834_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_65_fu_834_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#470 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_66_fu_822_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_66_fu_822_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#471 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_67_fu_846_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_67_fu_846_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#472 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_68_fu_1086_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_68_fu_1086_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#473 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_69_fu_923_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_69_fu_923_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#474 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_6_fu_966_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_6_fu_966_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#475 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_70_fu_1087_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_70_fu_1087_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#476 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_71_fu_1088_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_71_fu_1088_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#477 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_72_fu_945_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_72_fu_945_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#478 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_73_fu_883_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_73_fu_883_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#479 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_74_fu_859_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_74_fu_859_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#480 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_75_fu_831_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_75_fu_831_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#481 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_76_fu_957_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_76_fu_957_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#482 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_77_fu_1065_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_77_fu_1065_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#483 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_78_fu_921_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_78_fu_921_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#484 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_79_fu_891_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_79_fu_891_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#485 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_7_fu_1092_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_7_fu_1092_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#486 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_80_fu_1059_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_80_fu_1059_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#487 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_81_fu_853_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_81_fu_853_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#488 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_82_fu_879_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_82_fu_879_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#489 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_83_fu_999_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_83_fu_999_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#490 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_84_fu_1044_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_84_fu_1044_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#491 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_85_fu_1020_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_85_fu_1020_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#492 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_86_fu_852_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_86_fu_852_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#493 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_87_fu_1067_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_87_fu_1067_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#494 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_88_fu_869_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_88_fu_869_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#495 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_89_fu_1001_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_89_fu_1001_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#496 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_8_fu_972_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_8_fu_972_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#497 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_90_fu_1031_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_90_fu_1031_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#498 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_91_fu_941_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_91_fu_941_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#499 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_92_fu_983_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_92_fu_983_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#500 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_93_fu_833_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_93_fu_833_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#501 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_94_fu_903_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_94_fu_903_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#502 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_95_fu_954_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_95_fu_954_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#503 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_96_fu_974_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_96_fu_974_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#504 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_97_fu_975_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_97_fu_975_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#505 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_98_fu_932_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_98_fu_932_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#506 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_99_fu_1010_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_99_fu_1010_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#507 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_9_fu_894_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_9_fu_894_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#508 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_fu_825_p2 output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_fu_825_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#509 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/tmp_414_reg_339489_reg output my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/tmp_414_reg_339489_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#510 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_10_fu_259_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_10_fu_259_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#511 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_11_fu_253_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_11_fu_253_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#512 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_12_fu_258_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_12_fu_258_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#513 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_13_fu_238_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_13_fu_238_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#514 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_14_fu_247_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_14_fu_247_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#515 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_15_fu_257_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_15_fu_257_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#516 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_16_fu_256_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_16_fu_256_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#517 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_17_fu_242_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_17_fu_242_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#518 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_18_fu_245_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_18_fu_245_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#519 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_1_fu_264_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_1_fu_264_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#520 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_23_fu_254_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_23_fu_254_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#521 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_24_fu_241_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_24_fu_241_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#522 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_25_fu_250_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_25_fu_250_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#523 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_2_fu_252_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_2_fu_252_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#524 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_7_fu_251_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_7_fu_251_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#525 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_8_fu_239_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_8_fu_239_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#526 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_9_fu_240_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_9_fu_240_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#527 Warning
PREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_fu_246_p2 output my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_fu_246_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_10_fu_3945_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_10_fu_3945_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_11_fu_3956_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_11_fu_3956_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_12_fu_3967_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_12_fu_3967_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_13_fu_3982_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_13_fu_3982_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_14_fu_3997_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_14_fu_3997_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_15_fu_4012_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_15_fu_4012_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_16_fu_4027_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_16_fu_4027_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_17_fu_4042_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_17_fu_4042_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_18_fu_4057_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_18_fu_4057_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_19_fu_4072_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_19_fu_4072_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_20_fu_4083_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_20_fu_4083_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_21_fu_4098_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_21_fu_4098_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_22_fu_4113_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_22_fu_4113_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_23_fu_4128_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_23_fu_4128_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_24_fu_4143_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_24_fu_4143_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_26_fu_4180_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_26_fu_4180_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_27_fu_4195_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_27_fu_4195_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_28_fu_4210_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_28_fu_4210_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_29_fu_4221_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_29_fu_4221_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_30_fu_4236_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_30_fu_4236_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_6_fu_3897_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_6_fu_3897_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_7_fu_3908_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_7_fu_3908_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_8_fu_3923_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_8_fu_3923_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_9_fu_3934_p2 multiplier stage my_test_algo/my_hls_label/call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463/add_ln703_9_fu_3934_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_100_fu_1430_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_100_fu_1430_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_101_fu_1358_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_101_fu_1358_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_102_fu_1432_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_102_fu_1432_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_103_fu_1433_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_103_fu_1433_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_104_fu_1434_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_104_fu_1434_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_105_fu_1266_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_105_fu_1266_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_106_fu_977_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_106_fu_977_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_107_fu_1578_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_107_fu_1578_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_108_fu_1346_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_108_fu_1346_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_109_fu_1502_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_109_fu_1502_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_111_fu_1038_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_111_fu_1038_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_112_fu_1388_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_112_fu_1388_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_114_fu_1118_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_114_fu_1118_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_115_fu_1548_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_115_fu_1548_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_117_fu_1133_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_117_fu_1133_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_118_fu_1408_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_118_fu_1408_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_119_fu_1409_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_119_fu_1409_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_120_fu_1421_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_120_fu_1421_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_121_fu_1411_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_121_fu_1411_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_122_fu_1065_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_122_fu_1065_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_123_fu_1413_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_123_fu_1413_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_124_fu_1140_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_124_fu_1140_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_125_fu_1068_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_125_fu_1068_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_126_fu_1471_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_126_fu_1471_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_129_fu_1389_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_129_fu_1389_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_130_fu_963_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_130_fu_963_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_131_fu_1507_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_131_fu_1507_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_132_fu_1081_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_132_fu_1081_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_133_fu_1237_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_133_fu_1237_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_134_fu_1393_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_134_fu_1393_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#55 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_135_fu_1355_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_135_fu_1355_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#56 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_137_fu_1473_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_137_fu_1473_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#57 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_139_fu_1203_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_139_fu_1203_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#58 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_140_fu_1043_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_140_fu_1043_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#59 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_141_fu_1391_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_141_fu_1391_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#60 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_142_fu_1392_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_142_fu_1392_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#61 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_143_fu_1046_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_143_fu_1046_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#62 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_144_fu_1047_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_144_fu_1047_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#63 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_145_fu_1395_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_145_fu_1395_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#64 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_146_fu_1396_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_146_fu_1396_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#65 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_148_fu_1398_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_148_fu_1398_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#66 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_151_fu_1394_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_151_fu_1394_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#67 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_152_fu_1493_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_152_fu_1493_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#68 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_153_fu_1455_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_153_fu_1455_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#69 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_154_fu_1280_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_154_fu_1280_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#70 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_156_fu_1010_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_156_fu_1010_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#71 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_157_fu_1166_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_157_fu_1166_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#72 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_159_fu_1478_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_159_fu_1478_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#73 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_161_fu_1325_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_161_fu_1325_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#74 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_162_fu_1372_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_162_fu_1372_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#75 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_163_fu_1026_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_163_fu_1026_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#76 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_164_fu_1027_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_164_fu_1027_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#77 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_165_fu_1375_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_165_fu_1375_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#78 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_167_fu_1377_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_167_fu_1377_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#79 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_168_fu_1104_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_168_fu_1104_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#80 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_169_fu_1379_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_169_fu_1379_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#81 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_170_fu_1106_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_170_fu_1106_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#82 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_173_fu_1383_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_173_fu_1383_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#83 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_174_fu_973_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_174_fu_973_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#84 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_176_fu_1285_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_176_fu_1285_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#85 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_178_fu_1152_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_178_fu_1152_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#86 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_179_fu_1559_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_179_fu_1559_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#87 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_180_fu_1213_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_180_fu_1213_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#88 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_181_fu_1095_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_181_fu_1095_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#89 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_182_fu_1057_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_182_fu_1057_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#90 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_183_fu_1019_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_183_fu_1019_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#91 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_184_fu_1506_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_184_fu_1506_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#92 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_185_fu_1228_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_185_fu_1228_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#93 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_186_fu_1009_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_186_fu_1009_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#94 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_188_fu_1084_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_188_fu_1084_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#95 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_189_fu_1085_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_189_fu_1085_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#96 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_190_fu_1086_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_190_fu_1086_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#97 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_192_fu_1088_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_192_fu_1088_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#98 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_193_fu_1363_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_193_fu_1363_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#99 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_194_fu_1017_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_194_fu_1017_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#100 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_195_fu_1365_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_195_fu_1365_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#101 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_196_fu_1560_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_196_fu_1560_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#102 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_197_fu_1522_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_197_fu_1522_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#103 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_199_fu_1058_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_199_fu_1058_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#104 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_200_fu_1214_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_200_fu_1214_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#105 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_202_fu_1526_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_202_fu_1526_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#106 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_203_fu_1294_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_203_fu_1294_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#107 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_204_fu_1256_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_204_fu_1256_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#108 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_205_fu_1024_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_205_fu_1024_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#109 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_206_fu_1374_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_206_fu_1374_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#110 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_207_fu_1530_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_207_fu_1530_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#111 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_208_fu_1539_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_208_fu_1539_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#112 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_209_fu_1339_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_209_fu_1339_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#113 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_210_fu_1340_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_210_fu_1340_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#114 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_213_fu_1343_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_213_fu_1343_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#115 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_215_fu_998_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_215_fu_998_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#116 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_216_fu_1273_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_216_fu_1273_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#117 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_217_fu_1000_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_217_fu_1000_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#118 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_218_fu_1001_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_218_fu_1001_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#119 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_219_fu_1527_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_219_fu_1527_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#120 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_221_fu_1063_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_221_fu_1063_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#121 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_223_fu_1318_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_223_fu_1318_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#122 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_224_fu_1531_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_224_fu_1531_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#123 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_225_fu_1299_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_225_fu_1299_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#124 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_226_fu_1067_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_226_fu_1067_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#125 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_227_fu_1223_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_227_fu_1223_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#126 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_228_fu_991_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_228_fu_991_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#127 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_230_fu_1303_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_230_fu_1303_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#128 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_231_fu_1577_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_231_fu_1577_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#129 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_232_fu_1249_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_232_fu_1249_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#130 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_233_fu_976_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_233_fu_976_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#131 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_234_fu_1056_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_234_fu_1056_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#132 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_237_fu_1053_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_237_fu_1053_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#133 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_238_fu_1328_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_238_fu_1328_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#134 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_239_fu_1183_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_239_fu_1183_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#135 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_240_fu_1330_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_240_fu_1330_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#136 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_241_fu_1331_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_241_fu_1331_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#137 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_242_fu_1542_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_242_fu_1542_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#138 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_243_fu_1262_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_243_fu_1262_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#139 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_244_fu_1418_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_244_fu_1418_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#140 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_247_fu_1498_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_247_fu_1498_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#141 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_249_fu_1422_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_249_fu_1422_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#142 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_250_fu_996_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_250_fu_996_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#143 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_251_fu_1540_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_251_fu_1540_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#144 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_252_fu_1251_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_252_fu_1251_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#145 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_253_fu_1270_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_253_fu_1270_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#146 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_254_fu_1304_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_254_fu_1304_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#147 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_255_fu_1305_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_255_fu_1305_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#148 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_256_fu_1580_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_256_fu_1580_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#149 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_258_fu_1308_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_258_fu_1308_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#150 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_259_fu_1309_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_259_fu_1309_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#151 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_260_fu_1310_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_260_fu_1310_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#152 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_261_fu_1311_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_261_fu_1311_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#153 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_262_fu_1312_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_262_fu_1312_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#154 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_263_fu_1313_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_263_fu_1313_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#155 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_264_fu_1040_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_264_fu_1040_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#156 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_265_fu_1267_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_265_fu_1267_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#157 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_266_fu_1035_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_266_fu_1035_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#158 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_267_fu_997_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_267_fu_997_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#159 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_269_fu_1469_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_269_fu_1469_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#160 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_270_fu_1465_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_270_fu_1465_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#161 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_271_fu_1039_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_271_fu_1039_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#162 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_272_fu_1195_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_272_fu_1195_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#163 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_274_fu_1450_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_274_fu_1450_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#164 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_275_fu_1275_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_275_fu_1275_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#165 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_276_fu_1431_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_276_fu_1431_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#166 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_278_fu_1288_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_278_fu_1288_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#167 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_279_fu_1563_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_279_fu_1563_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#168 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_280_fu_1564_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_280_fu_1564_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#169 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_281_fu_1565_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_281_fu_1565_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#170 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_282_fu_1292_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_282_fu_1292_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#171 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_283_fu_1567_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_283_fu_1567_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#172 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_284_fu_1568_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_284_fu_1568_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#173 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_285_fu_1496_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_285_fu_1496_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#174 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_286_fu_1296_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_286_fu_1296_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#175 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_287_fu_1297_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_287_fu_1297_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#176 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_289_fu_1139_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_289_fu_1139_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#177 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_28_fu_1204_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_28_fu_1204_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#178 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_290_fu_964_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_290_fu_964_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#179 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_291_fu_1257_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_291_fu_1257_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#180 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_292_fu_1470_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_292_fu_1470_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#181 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_293_fu_1238_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_293_fu_1238_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#182 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_295_fu_1162_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_295_fu_1162_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#183 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_296_fu_1124_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_296_fu_1124_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#184 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_297_fu_1474_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_297_fu_1474_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#185 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_298_fu_1436_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_298_fu_1436_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#186 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_299_fu_1543_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_299_fu_1543_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#187 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_29_fu_1406_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_29_fu_1406_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#188 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_300_fu_1403_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_300_fu_1403_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#189 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_301_fu_1198_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_301_fu_1198_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#190 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_302_fu_1272_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_302_fu_1272_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#191 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_303_fu_999_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_303_fu_999_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#192 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_304_fu_1274_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_304_fu_1274_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#193 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_305_fu_1549_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_305_fu_1549_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#194 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_306_fu_1276_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_306_fu_1276_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#195 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_307_fu_1551_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_307_fu_1551_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#196 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_308_fu_1278_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_308_fu_1278_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#197 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_309_fu_1279_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_309_fu_1279_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#198 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_30_fu_1480_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_30_fu_1480_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#199 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_310_fu_1554_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_310_fu_1554_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#200 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_311_fu_1201_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_311_fu_1201_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#201 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_312_fu_1300_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_312_fu_1300_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#202 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_313_fu_1125_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_313_fu_1125_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#203 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_314_fu_1281_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_314_fu_1281_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#204 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_315_fu_1243_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_315_fu_1243_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#205 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_316_fu_1205_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_316_fu_1205_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#206 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_318_fu_1323_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_318_fu_1323_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#207 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_31_fu_1481_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_31_fu_1481_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#208 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_321_fu_1015_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_321_fu_1015_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#209 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_323_fu_1253_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_323_fu_1253_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#210 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_324_fu_1254_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_324_fu_1254_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#211 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_325_fu_1255_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_325_fu_1255_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#212 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_326_fu_983_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_326_fu_983_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#213 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_327_fu_1458_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_327_fu_1458_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#214 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_328_fu_1258_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_328_fu_1258_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#215 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_329_fu_1259_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_329_fu_1259_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#216 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_330_fu_1074_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_330_fu_1074_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#217 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_331_fu_987_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_331_fu_987_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#218 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_332_fu_988_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_332_fu_988_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#219 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_334_fu_1556_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_334_fu_1556_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#220 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_335_fu_1324_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_335_fu_1324_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#221 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_336_fu_1286_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_336_fu_1286_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#222 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_337_fu_1248_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_337_fu_1248_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#223 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_338_fu_1404_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_338_fu_1404_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#224 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_339_fu_1172_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_339_fu_1172_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#225 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_33_fu_1136_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_33_fu_1136_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#226 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_340_fu_1134_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_340_fu_1134_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#227 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_341_fu_1484_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_341_fu_1484_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#228 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_343_fu_1545_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_343_fu_1545_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#229 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_344_fu_1119_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_344_fu_1119_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#230 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_345_fu_1509_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_345_fu_1509_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#231 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_346_fu_1510_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_346_fu_1510_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#232 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_348_fu_1512_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_348_fu_1512_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#233 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_349_fu_1239_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_349_fu_1239_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#234 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_34_fu_1137_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_34_fu_1137_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#235 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_351_fu_1515_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_351_fu_1515_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#236 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_352_fu_968_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_352_fu_968_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#237 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_353_fu_1170_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_353_fu_1170_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#238 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_354_fu_1244_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_354_fu_1244_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#239 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_355_fu_1245_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_355_fu_1245_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#240 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_357_fu_1329_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_357_fu_1329_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#241 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_358_fu_1485_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_358_fu_1485_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#242 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_35_fu_1138_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_35_fu_1138_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#243 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_360_fu_1215_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_360_fu_1215_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#244 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_361_fu_1177_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_361_fu_1177_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#245 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_362_fu_1333_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_362_fu_1333_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#246 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_366_fu_1569_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_366_fu_1569_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#247 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_367_fu_1143_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_367_fu_1143_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#248 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_368_fu_1492_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_368_fu_1492_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#249 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_36_fu_1212_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_36_fu_1212_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#250 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_370_fu_1220_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_370_fu_1220_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#251 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_371_fu_1221_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_371_fu_1221_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#252 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_372_fu_1222_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_372_fu_1222_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#253 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_374_fu_1224_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_374_fu_1224_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#254 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_375_fu_1572_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_375_fu_1572_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#255 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_376_fu_1500_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_376_fu_1500_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#256 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_377_fu_1227_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_377_fu_1227_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#257 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_378_fu_1575_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_378_fu_1575_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#258 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_380_fu_1490_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_380_fu_1490_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#259 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_381_fu_1452_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_381_fu_1452_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#260 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_382_fu_969_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_382_fu_969_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#261 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_383_fu_1376_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_383_fu_1376_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#262 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_384_fu_1087_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_384_fu_1087_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#263 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_386_fu_1456_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_386_fu_1456_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#264 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_388_fu_1380_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_388_fu_1380_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#265 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_38_fu_1289_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_38_fu_1289_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#266 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_390_fu_1110_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_390_fu_1110_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#267 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_391_fu_1475_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_391_fu_1475_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#268 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_392_fu_1476_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_392_fu_1476_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#269 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_394_fu_1131_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_394_fu_1131_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#270 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_395_fu_1202_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_395_fu_1202_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#271 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_396_fu_1206_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_396_fu_1206_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#272 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_397_fu_1207_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_397_fu_1207_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#273 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_398_fu_1208_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_398_fu_1208_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#274 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_399_fu_1209_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_399_fu_1209_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#275 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_39_fu_1445_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_39_fu_1445_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#276 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_401_fu_1211_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_401_fu_1211_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#277 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_402_fu_1301_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_402_fu_1301_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#278 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_403_fu_1069_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_403_fu_1069_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#279 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_405_fu_1381_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_405_fu_1381_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#280 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_406_fu_1149_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_406_fu_1149_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#281 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_412_fu_1503_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_412_fu_1503_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#282 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_413_fu_1271_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_413_fu_1271_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#283 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_41_fu_981_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_41_fu_981_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#284 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_42_fu_1525_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_42_fu_1525_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#285 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_43_fu_1293_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_43_fu_1293_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#286 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_44_fu_1449_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_44_fu_1449_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#287 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_45_fu_1217_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_45_fu_1217_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#288 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_46_fu_985_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_46_fu_985_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#289 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_47_fu_1335_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_47_fu_1335_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#290 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_48_fu_1348_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_48_fu_1348_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#291 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_49_fu_1185_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_49_fu_1185_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#292 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_50_fu_1460_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_50_fu_1460_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#293 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_51_fu_1114_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_51_fu_1114_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#294 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_52_fu_1188_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_52_fu_1188_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#295 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_53_fu_1189_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_53_fu_1189_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#296 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_54_fu_1117_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_54_fu_1117_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#297 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_55_fu_1191_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_55_fu_1191_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#298 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_58_fu_1468_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_58_fu_1468_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#299 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_60_fu_1488_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_60_fu_1488_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#300 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_61_fu_1062_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_61_fu_1062_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#301 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_62_fu_1412_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_62_fu_1412_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#302 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_63_fu_1123_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_63_fu_1123_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#303 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_64_fu_1142_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_64_fu_1142_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#304 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_65_fu_1241_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_65_fu_1241_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#305 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_66_fu_1260_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_66_fu_1260_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#306 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_67_fu_1416_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_67_fu_1416_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#307 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_68_fu_1184_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_68_fu_1184_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#308 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_69_fu_1534_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_69_fu_1534_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#309 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_70_fu_1108_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_70_fu_1108_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#310 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_71_fu_1041_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_71_fu_1041_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#311 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_72_fu_1168_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_72_fu_1168_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#312 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_73_fu_1443_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_73_fu_1443_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#313 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_74_fu_1097_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_74_fu_1097_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#314 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_75_fu_1098_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_75_fu_1098_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#315 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_76_fu_1446_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_76_fu_1446_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#316 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_77_fu_1100_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_77_fu_1100_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#317 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_79_fu_1175_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_79_fu_1175_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#318 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_80_fu_1176_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_80_fu_1176_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#319 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_81_fu_1378_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_81_fu_1378_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#320 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_82_fu_1105_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_82_fu_1105_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#321 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_83_fu_1535_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_83_fu_1535_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#322 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_84_fu_1417_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_84_fu_1417_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#323 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_85_fu_1573_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_85_fu_1573_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#324 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_86_fu_1341_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_86_fu_1341_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#325 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_87_fu_1109_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_87_fu_1109_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#326 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_88_fu_1265_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_88_fu_1265_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#327 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_89_fu_1501_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_89_fu_1501_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#328 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_90_fu_1132_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_90_fu_1132_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#329 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_91_fu_1345_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_91_fu_1345_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#330 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_92_fu_1250_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_92_fu_1250_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#331 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_93_fu_1269_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_93_fu_1269_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#332 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_94_fu_1424_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_94_fu_1424_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#333 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_95_fu_1078_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_95_fu_1078_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#334 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_96_fu_1426_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_96_fu_1426_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#335 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_97_fu_1080_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_97_fu_1080_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#336 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_98_fu_1428_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_98_fu_1428_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#337 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_99_fu_1082_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_99_fu_1082_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#338 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_fu_1477_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/mul_ln1118_fu_1477_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#339 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_157_reg_981028_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_157_reg_981028_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#340 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_173_reg_981033_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_173_reg_981033_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#341 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_176_reg_981038_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_176_reg_981038_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#342 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_190_reg_981048_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_190_reg_981048_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#343 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_202_reg_981053_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_202_reg_981053_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#344 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_205_reg_981058_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_205_reg_981058_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#345 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_217_reg_981083_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_217_reg_981083_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#346 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_273_reg_981189_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_273_reg_981189_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#347 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_360_reg_981349_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_360_reg_981349_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#348 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_371_reg_981379_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_371_reg_981379_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#349 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_381_reg_981409_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_381_reg_981409_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#350 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_393_reg_981464_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_393_reg_981464_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#351 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_402_reg_981479_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_402_reg_981479_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#352 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_405_reg_981484_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_405_reg_981484_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#353 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_408_reg_981489_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_408_reg_981489_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#354 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_410_reg_981504_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_410_reg_981504_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#355 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_411_reg_981509_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/tmp_411_reg_981509_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#356 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_102_reg_981249_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_102_reg_981249_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#357 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_104_reg_981254_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_104_reg_981254_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#358 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_105_reg_981259_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_105_reg_981259_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#359 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_109_reg_981264_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_109_reg_981264_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#360 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_110_reg_981269_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_110_reg_981269_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#361 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_118_reg_981284_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_118_reg_981284_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#362 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_124_reg_981304_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_124_reg_981304_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#363 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_126_reg_981314_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_126_reg_981314_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#364 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_128_reg_981319_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_128_reg_981319_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#365 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_138_reg_981329_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_138_reg_981329_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#366 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_166_reg_981339_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_166_reg_981339_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#367 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_167_reg_981344_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_167_reg_981344_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#368 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_179_reg_981359_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_179_reg_981359_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#369 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_186_reg_981384_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_186_reg_981384_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#370 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_187_reg_981394_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_187_reg_981394_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#371 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_192_reg_981414_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_192_reg_981414_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#372 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_195_reg_981424_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_195_reg_981424_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#373 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_197_reg_981434_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_197_reg_981434_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#374 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_200_reg_981439_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_200_reg_981439_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#375 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_204_reg_981444_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_204_reg_981444_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#376 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_209_reg_981449_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_209_reg_981449_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#377 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_215_reg_981459_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_215_reg_981459_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#378 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_221_reg_981499_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_221_reg_981499_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#379 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_222_reg_981514_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_222_reg_981514_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#380 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_30_reg_980957_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_30_reg_980957_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#381 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_44_reg_980962_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_44_reg_980962_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#382 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_45_reg_980967_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_45_reg_980967_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#383 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_47_reg_980973_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_47_reg_980973_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#384 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_54_reg_981003_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_54_reg_981003_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#385 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_72_reg_981078_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_72_reg_981078_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#386 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_73_reg_981088_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_73_reg_981088_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#387 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_76_reg_981109_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_76_reg_981109_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#388 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_78_reg_981119_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_78_reg_981119_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#389 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_79_reg_981124_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_79_reg_981124_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#390 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_84_reg_981139_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_84_reg_981139_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#391 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_86_reg_981149_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_86_reg_981149_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#392 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_89_reg_981169_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_89_reg_981169_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#393 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_91_reg_981179_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_91_reg_981179_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#394 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_94_reg_981204_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_94_reg_981204_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#395 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_97_reg_981214_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_97_reg_981214_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#396 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_98_reg_981224_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/trunc_ln708_98_reg_981224_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#397 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_100_fu_986_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_100_fu_986_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#398 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_101_fu_914_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_101_fu_914_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#399 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_102_fu_1070_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_102_fu_1070_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#400 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_103_fu_920_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_103_fu_920_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#401 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_104_fu_1063_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_104_fu_1063_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#402 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_105_fu_1045_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_105_fu_1045_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#403 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_106_fu_1046_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_106_fu_1046_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#404 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_107_fu_884_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_107_fu_884_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#405 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_108_fu_998_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_108_fu_998_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#406 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_109_fu_905_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_109_fu_905_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#407 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_10_fu_898_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_10_fu_898_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#408 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_110_fu_1096_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_110_fu_1096_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#409 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_111_fu_952_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_111_fu_952_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#410 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_112_fu_868_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_112_fu_868_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#411 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_113_fu_1030_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_113_fu_1030_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#412 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_114_fu_1018_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_114_fu_1018_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#413 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_115_fu_826_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_115_fu_826_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#414 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_116_fu_987_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_116_fu_987_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#415 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_118_fu_850_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_118_fu_850_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#416 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_119_fu_838_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_119_fu_838_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#417 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_11_fu_918_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_11_fu_918_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#418 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_120_fu_858_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_120_fu_858_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#419 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_121_fu_1072_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_121_fu_1072_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#420 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_122_fu_860_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_122_fu_860_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#421 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_123_fu_1051_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_123_fu_1051_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#422 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_124_fu_1027_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_124_fu_1027_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#423 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_125_fu_871_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_125_fu_871_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#424 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_126_fu_991_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_126_fu_991_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#425 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_127_fu_961_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_127_fu_961_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#426 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_128_fu_1081_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_128_fu_1081_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#427 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_129_fu_948_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_129_fu_948_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#428 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_12_fu_856_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_12_fu_856_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#429 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_130_fu_1112_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_130_fu_1112_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#430 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_131_fu_1094_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_131_fu_1094_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#431 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_132_fu_951_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_132_fu_951_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#432 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_133_fu_1021_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_133_fu_1021_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#433 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_134_fu_1107_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_134_fu_1107_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#434 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_135_fu_981_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_135_fu_981_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#435 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_136_fu_837_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_136_fu_837_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#436 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_137_fu_1113_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_137_fu_1113_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#437 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_138_fu_909_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_138_fu_909_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#438 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_139_fu_1017_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_139_fu_1017_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#439 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_13_fu_901_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_13_fu_901_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#440 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_140_fu_1053_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_140_fu_1053_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#441 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_141_fu_1047_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_141_fu_1047_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#442 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_142_fu_1048_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_142_fu_1048_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#443 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_143_fu_1118_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_143_fu_1118_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#444 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_144_fu_1119_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_144_fu_1119_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#445 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_145_fu_976_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_145_fu_976_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#446 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_146_fu_820_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_146_fu_820_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#447 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_147_fu_900_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_147_fu_900_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#448 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_148_fu_906_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_148_fu_906_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#449 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_149_fu_864_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_149_fu_864_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#450 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_14_fu_877_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_14_fu_877_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#451 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_150_fu_960_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_150_fu_960_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#452 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_151_fu_840_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_151_fu_840_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#453 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_152_fu_1108_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_152_fu_1108_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#454 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_153_fu_965_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_153_fu_965_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#455 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_154_fu_978_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_154_fu_978_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#456 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_155_fu_835_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_155_fu_835_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#457 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_156_fu_1068_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_156_fu_1068_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#458 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_157_fu_956_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_157_fu_956_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#459 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_158_fu_1022_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_158_fu_1022_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#460 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_159_fu_866_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_159_fu_866_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#461 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_15_fu_1106_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_15_fu_1106_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#462 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_160_fu_1034_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_160_fu_1034_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#463 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_161_fu_992_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_161_fu_992_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#464 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_162_fu_980_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_162_fu_980_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#465 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_163_fu_962_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_163_fu_962_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#466 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_164_fu_1057_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_164_fu_1057_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#467 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_165_fu_863_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_165_fu_863_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#468 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_166_fu_1002_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_166_fu_1002_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#469 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_167_fu_928_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_167_fu_928_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#470 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_168_fu_855_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_168_fu_855_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#471 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_169_fu_842_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_169_fu_842_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#472 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_16_fu_938_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_16_fu_938_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#473 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_170_fu_861_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_170_fu_861_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#474 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_171_fu_1097_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_171_fu_1097_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#475 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_172_fu_899_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_172_fu_899_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#476 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_173_fu_1025_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_173_fu_1025_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#477 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_174_fu_845_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_174_fu_845_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#478 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_175_fu_1115_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_175_fu_1115_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#479 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_176_fu_1013_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_176_fu_1013_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#480 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_177_fu_862_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_177_fu_862_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#481 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_178_fu_1014_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_178_fu_1014_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#482 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_179_fu_984_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_179_fu_984_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#483 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_17_fu_1100_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_17_fu_1100_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#484 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_180_fu_1028_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_180_fu_1028_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#485 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_181_fu_885_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_181_fu_885_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#486 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_182_fu_913_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_182_fu_913_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#487 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_183_fu_1033_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_183_fu_1033_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#488 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_184_fu_919_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_184_fu_919_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#489 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_185_fu_847_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_185_fu_847_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#490 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_186_fu_967_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_186_fu_967_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#491 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_187_fu_937_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_187_fu_937_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#492 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_188_fu_1117_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_188_fu_1117_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#493 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_189_fu_955_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_189_fu_955_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#494 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_18_fu_968_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_18_fu_968_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#495 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_190_fu_1076_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_190_fu_1076_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#496 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_191_fu_1114_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_191_fu_1114_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#497 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_192_fu_958_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_192_fu_958_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#498 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_193_fu_1039_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_193_fu_1039_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#499 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_194_fu_1006_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_194_fu_1006_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#500 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_195_fu_1090_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_195_fu_1090_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#501 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_196_fu_970_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_196_fu_970_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#502 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_197_fu_910_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_197_fu_910_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#503 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_198_fu_880_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_198_fu_880_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#504 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_199_fu_1084_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_199_fu_1084_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#505 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_19_fu_836_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_19_fu_836_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#506 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_1_fu_990_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_1_fu_990_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#507 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_200_fu_1035_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_200_fu_1035_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#508 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_201_fu_935_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_201_fu_935_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#509 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_202_fu_1049_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_202_fu_1049_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#510 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_203_fu_1050_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_203_fu_1050_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#511 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_204_fu_844_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_204_fu_844_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#512 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_205_fu_1098_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_205_fu_1098_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#513 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_206_fu_936_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_206_fu_936_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#514 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_207_fu_1104_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_207_fu_1104_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#515 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_208_fu_888_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_208_fu_888_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#516 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_209_fu_870_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_209_fu_870_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#517 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_20_fu_1085_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_20_fu_1085_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#518 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_210_fu_1080_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_210_fu_1080_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#519 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_211_fu_1026_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_211_fu_1026_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#520 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_212_fu_977_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_212_fu_977_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#521 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_213_fu_1116_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_213_fu_1116_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#522 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_214_fu_1073_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_214_fu_1073_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#523 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_215_fu_1074_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_215_fu_1074_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#524 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_216_fu_912_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_216_fu_912_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#525 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_217_fu_924_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_217_fu_924_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#526 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_218_fu_843_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_218_fu_843_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#527 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_219_fu_969_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_219_fu_969_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#528 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_21_fu_1062_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_21_fu_1062_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#529 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_220_fu_1101_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_220_fu_1101_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#530 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_221_fu_1023_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_221_fu_1023_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#531 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_222_fu_1083_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_222_fu_1083_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#532 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_223_fu_1082_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_223_fu_1082_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#533 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_224_fu_907_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_224_fu_907_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#534 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_225_fu_933_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_225_fu_933_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#535 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_226_fu_934_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_226_fu_934_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#536 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_227_fu_1029_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_227_fu_1029_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#537 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_228_fu_867_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_228_fu_867_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#538 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_229_fu_873_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_229_fu_873_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#539 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_22_fu_878_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_22_fu_878_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#540 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_230_fu_827_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_230_fu_827_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#541 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_231_fu_989_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_231_fu_989_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#542 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_232_fu_911_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_232_fu_911_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#543 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_233_fu_1037_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_233_fu_1037_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#544 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_234_fu_857_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_234_fu_857_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#545 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_235_fu_1012_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_235_fu_1012_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#546 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_236_fu_875_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_236_fu_875_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#547 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_237_fu_1007_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_237_fu_1007_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#548 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_238_fu_889_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_238_fu_889_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#549 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_239_fu_959_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_239_fu_959_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#550 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_23_fu_854_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_23_fu_854_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#551 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_240_fu_1109_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_240_fu_1109_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#552 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_241_fu_829_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_241_fu_829_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#553 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_242_fu_1016_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_242_fu_1016_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#554 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_243_fu_1040_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_243_fu_1040_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#555 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_244_fu_1058_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_244_fu_1058_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#556 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_245_fu_944_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_245_fu_944_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#557 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_246_fu_1064_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_246_fu_1064_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#558 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_247_fu_979_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_247_fu_979_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#559 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_248_fu_1099_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_248_fu_1099_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#560 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_249_fu_950_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_249_fu_950_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#561 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_24_fu_949_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_24_fu_949_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#562 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_250_fu_982_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_250_fu_982_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#563 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_252_fu_890_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_252_fu_890_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#564 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_253_fu_1054_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_253_fu_1054_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#565 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_254_fu_1042_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_254_fu_1042_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#566 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_255_fu_1102_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_255_fu_1102_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#567 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_256_fu_946_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_256_fu_946_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#568 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_257_fu_922_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_257_fu_922_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#569 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_258_fu_886_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_258_fu_886_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#570 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_259_fu_897_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_259_fu_897_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#571 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_25_fu_1019_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_25_fu_1019_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#572 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_261_fu_1055_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_261_fu_1055_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#573 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_262_fu_1056_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_262_fu_1056_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#574 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_263_fu_988_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_263_fu_988_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#575 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_264_fu_994_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_264_fu_994_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#576 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_265_fu_841_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_265_fu_841_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#577 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_266_fu_1003_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_266_fu_1003_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#578 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_267_fu_925_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_267_fu_925_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#579 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_268_fu_1093_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_268_fu_1093_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#580 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_269_fu_1069_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_269_fu_1069_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#581 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_26_fu_1089_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_26_fu_1089_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#582 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_271_fu_908_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_271_fu_908_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#583 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_272_fu_865_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_272_fu_865_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#584 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_273_fu_985_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_273_fu_985_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#585 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_274_fu_1005_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_274_fu_1005_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#586 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_275_fu_1075_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_275_fu_1075_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#587 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_27_fu_892_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_27_fu_892_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#588 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_28_fu_947_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_28_fu_947_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#589 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_29_fu_887_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_29_fu_887_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#590 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_2_fu_828_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_2_fu_828_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#591 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_30_fu_851_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_30_fu_851_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#592 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_31_fu_839_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_31_fu_839_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#593 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_32_fu_821_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_32_fu_821_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#594 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_33_fu_1008_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_33_fu_1008_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#595 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_34_fu_971_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_34_fu_971_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#596 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_35_fu_1041_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_35_fu_1041_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#597 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_36_fu_973_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_36_fu_973_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#598 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_37_fu_1043_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_37_fu_1043_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#599 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_38_fu_881_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_38_fu_881_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#600 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_39_fu_1009_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_39_fu_1009_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#601 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_3_fu_904_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_3_fu_904_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#602 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_40_fu_1111_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_40_fu_1111_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#603 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_41_fu_931_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_41_fu_931_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#604 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_42_fu_1015_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_42_fu_1015_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#605 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_43_fu_943_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_43_fu_943_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#606 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_44_fu_917_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_44_fu_917_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#607 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_45_fu_1038_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_45_fu_1038_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#608 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_46_fu_926_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_46_fu_926_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#609 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_47_fu_902_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_47_fu_902_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#610 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_48_fu_997_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_48_fu_997_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#611 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_49_fu_929_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_49_fu_929_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#612 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_4_fu_882_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_4_fu_882_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#613 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_50_fu_1077_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_50_fu_1077_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#614 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_51_fu_849_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_51_fu_849_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#615 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_52_fu_1066_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_52_fu_1066_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#616 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_53_fu_1060_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_53_fu_1060_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#617 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_54_fu_1024_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_54_fu_1024_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#618 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_55_fu_1000_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_55_fu_1000_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#619 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_56_fu_964_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_56_fu_964_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#620 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_57_fu_993_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_57_fu_993_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#621 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_58_fu_963_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_58_fu_963_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#622 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_59_fu_995_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_59_fu_995_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#623 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_5_fu_996_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_5_fu_996_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#624 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_60_fu_927_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_60_fu_927_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#625 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_61_fu_1091_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_61_fu_1091_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#626 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_62_fu_1110_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_62_fu_1110_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#627 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_63_fu_876_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_63_fu_876_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#628 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_64_fu_893_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_64_fu_893_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#629 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_65_fu_834_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_65_fu_834_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#630 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_66_fu_822_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_66_fu_822_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#631 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_67_fu_846_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_67_fu_846_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#632 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_68_fu_1086_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_68_fu_1086_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#633 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_69_fu_923_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_69_fu_923_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#634 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_6_fu_966_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_6_fu_966_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#635 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_70_fu_1087_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_70_fu_1087_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#636 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_71_fu_1088_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_71_fu_1088_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#637 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_72_fu_945_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_72_fu_945_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#638 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_73_fu_883_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_73_fu_883_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#639 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_74_fu_859_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_74_fu_859_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#640 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_75_fu_831_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_75_fu_831_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#641 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_76_fu_957_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_76_fu_957_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#642 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_77_fu_1065_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_77_fu_1065_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#643 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_78_fu_921_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_78_fu_921_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#644 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_79_fu_891_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_79_fu_891_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#645 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_7_fu_1092_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_7_fu_1092_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#646 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_80_fu_1059_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_80_fu_1059_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#647 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_81_fu_853_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_81_fu_853_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#648 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_82_fu_879_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_82_fu_879_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#649 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_83_fu_999_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_83_fu_999_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#650 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_84_fu_1044_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_84_fu_1044_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#651 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_85_fu_1020_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_85_fu_1020_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#652 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_86_fu_852_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_86_fu_852_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#653 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_87_fu_1067_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_87_fu_1067_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#654 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_88_fu_869_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_88_fu_869_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#655 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_89_fu_1001_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_89_fu_1001_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#656 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_8_fu_972_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_8_fu_972_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#657 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_90_fu_1031_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_90_fu_1031_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#658 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_91_fu_941_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_91_fu_941_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#659 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_92_fu_983_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_92_fu_983_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#660 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_93_fu_833_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_93_fu_833_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#661 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_94_fu_903_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_94_fu_903_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#662 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_95_fu_954_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_95_fu_954_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#663 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_96_fu_974_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_96_fu_974_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#664 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_97_fu_975_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_97_fu_975_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#665 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_98_fu_932_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_98_fu_932_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#666 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_99_fu_1010_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_99_fu_1010_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#667 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_9_fu_894_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_9_fu_894_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#668 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_fu_825_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/mul_ln1118_fu_825_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#669 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/trunc_ln708_239_reg_339394_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/trunc_ln708_239_reg_339394_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#670 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/trunc_ln708_240_reg_339439_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373/trunc_ln708_240_reg_339439_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#671 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_10_fu_259_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_10_fu_259_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#672 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_11_fu_253_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_11_fu_253_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#673 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_12_fu_258_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_12_fu_258_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#674 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_13_fu_238_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_13_fu_238_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#675 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_14_fu_247_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_14_fu_247_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#676 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_15_fu_257_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_15_fu_257_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#677 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_16_fu_256_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_16_fu_256_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#678 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_17_fu_242_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_17_fu_242_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#679 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_18_fu_245_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_18_fu_245_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#680 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_19_fu_244_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_19_fu_244_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#681 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_1_fu_264_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_1_fu_264_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#682 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_20_fu_243_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_20_fu_243_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#683 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_21_fu_255_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_21_fu_255_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#684 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_22_fu_260_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_22_fu_260_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#685 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_23_fu_254_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_23_fu_254_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#686 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_24_fu_241_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_24_fu_241_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#687 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_25_fu_250_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_25_fu_250_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#688 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_27_fu_249_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_27_fu_249_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#689 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_2_fu_252_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_2_fu_252_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#690 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_4_fu_263_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_4_fu_263_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#691 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_5_fu_265_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_5_fu_265_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#692 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_6_fu_262_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_6_fu_262_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#693 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_7_fu_251_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_7_fu_251_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#694 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_8_fu_239_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_8_fu_239_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#695 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_9_fu_240_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_9_fu_240_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#696 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_fu_246_p2 multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/mul_ln1118_fu_246_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#697 Warning
MREG Output pipelining  
DSP my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/trunc_ln708_27_reg_4519_reg multiplier stage my_test_algo/my_hls_label/grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/trunc_ln708_27_reg_4519_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>


