
main.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <vector_table>:
   0:	0000abcd 	andeq	sl, r0, sp, asr #23
   4:	00000199 	muleq	r0, r9, r1
	...

00000198 <reset_handler>:

    .section .text
    .align 1
    .type reset_handler %function
reset_handler:
    b start
 198:	e005      	b.n	1a6 <start>

0000019a <ramya>:
void ramya () {
 19a:	b480      	push	{r7}
 19c:	af00      	add	r7, sp, #0
    return;
 19e:	bf00      	nop
}
 1a0:	46bd      	mov	sp, r7
 1a2:	bc80      	pop	{r7}
 1a4:	4770      	bx	lr

000001a6 <start>:
// To call this function from assembly program in reset_handler part branch this function and look the main.elf.lst file.
// E.x In boot.S file,
/* reset_handler:
   b start
*/
void start () {
 1a6:	b580      	push	{r7, lr}
 1a8:	af00      	add	r7, sp, #0
    ramya();
 1aa:	f7ff fff6 	bl	19a <ramya>
    return;
 1ae:	bf00      	nop
}
 1b0:	bd80      	pop	{r7, pc}

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	@ 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	@ 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	@ 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <start+0x45e96>
  2c:	Address 0x2c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <start+0x10d0b7e>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	@ 0xfffff7e0
   8:	2e33313a 	mrccs	1, 1, r3, cr3, cr10, {1}
   c:	65722e32 	ldrbvs	r2, [r2, #-3634]!	@ 0xfffff1ce
  10:	322d316c 	eorcc	r3, sp, #108, 2
  14:	33312029 	teqcc	r1, #41	@ 0x29
  18:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  1c:	32303220 	eorscc	r3, r0, #32, 4
  20:	30303133 	eorscc	r3, r0, r3, lsr r1
  24:	Address 0x24 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000002f 	andeq	r0, r0, pc, lsr #32
   4:	001a0002 	andseq	r0, sl, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000a0efb 	strdeq	r0, [sl], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6f6f6200 	svcvs	0x006f6200
  1c:	00532e74 	subseq	r2, r3, r4, ror lr
  20:	00000000 	andeq	r0, r0, r0
  24:	98020500 	stmdals	r2, {r8, sl}
  28:	03000001 	movweq	r0, #1
  2c:	0102010a 	tsteq	r2, sl, lsl #2
  30:	43010100 	movwmi	r0, #4352	@ 0x1100
  34:	03000000 	movweq	r0, #0
  38:	00001e00 	andeq	r1, r0, r0, lsl #28
  3c:	fb010200 	blx	40846 <start+0x406a0>
  40:	01000d0e 	tsteq	r0, lr, lsl #26
  44:	00010101 	andeq	r0, r1, r1, lsl #2
  48:	00010000 	andeq	r0, r1, r0
  4c:	73000100 	movwvc	r0, #256	@ 0x100
  50:	74726174 	ldrbtvc	r6, [r2], #-372	@ 0xfffffe8c
  54:	0000632e 	andeq	r6, r0, lr, lsr #6
  58:	05000000 	streq	r0, [r0, #-0]
  5c:	0205000f 	andeq	r0, r5, #15
  60:	0000019a 	muleq	r0, sl, r1
  64:	2f050501 	svccs	0x00050501
  68:	05210105 	streq	r0, [r1, #-261]!	@ 0xfffffefb
  6c:	0505440f 	streq	r4, [r5, #-1039]	@ 0xfffffbf1
  70:	01052f2f 	tsteq	r5, pc, lsr #30
  74:	00010221 	andeq	r0, r1, r1, lsr #4
  78:	Address 0x78 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	00000198 	muleq	r0, r8, r1
  14:	0000019a 	muleq	r0, sl, r1
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000007 	andeq	r0, r0, r7
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00478001 	subeq	r8, r7, r1
  28:	00050000 	andeq	r0, r5, r0
  2c:	00140401 	andseq	r0, r4, r1, lsl #8
  30:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  34:	1d000000 	stcne	0, cr0, [r0, #-0]
  38:	00000081 	andeq	r0, r0, r1, lsl #1
  3c:	00000007 	andeq	r0, r0, r7
  40:	0000019a 	muleq	r0, sl, r1
  44:	00000018 	andeq	r0, r0, r8, lsl r0
  48:	00000033 	andeq	r0, r0, r3, lsr r0
  4c:	00002802 	andeq	r2, r0, r2, lsl #16
  50:	060b0100 	streq	r0, [fp], -r0, lsl #2
  54:	000001a6 	andeq	r0, r0, r6, lsr #3
  58:	0000000c 	andeq	r0, r0, ip
  5c:	89039c01 	stmdbhi	r3, {r0, sl, fp, ip, pc}
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	019a0601 	orrseq	r0, sl, r1, lsl #12
  68:	000c0000 	andeq	r0, ip, r0
  6c:	9c010000 	stcls	0, cr0, [r1], {-0}
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	@ 0x80000001
   8:	1b0e0301 	blne	380c14 <start+0x380a6e>
   c:	130e250e 	movwne	r2, #58638	@ 0xe50e
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	@ 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	@ 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
  2c:	0b3a0e03 	bleq	e83840 <start+0xe8369a>
  30:	0b390b3b 	bleq	e42d24 <start+0xe42b7e>
  34:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  38:	197c1840 	ldmdbne	ip!, {r6, fp, ip}^
  3c:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
  40:	03193f00 	tsteq	r9, #0, 30
  44:	3b0b3a0e 	blcc	2ce884 <start+0x2ce6de>
  48:	110b390b 	tstne	fp, fp, lsl #18
  4c:	40061201 	andmi	r1, r6, r1, lsl #4
  50:	00197a18 	andseq	r7, r9, r8, lsl sl
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00000198 	muleq	r0, r8, r1
  14:	00000002 	andeq	r0, r0, r2
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00260002 	eoreq	r0, r6, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	0000019a 	muleq	r0, sl, r1
  34:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	746f6f62 	strbtvc	r6, [pc], #-3938	@ 8 <vector_table+0x8>
   4:	2f00532e 	svccs	0x0000532e
   8:	6b726f77 	blvs	1c9bdec <start+0x1c9bc46>
   c:	63617073 	cmnvs	r1, #115	@ 0x73
  10:	462f7365 	strtmi	r7, [pc], -r5, ror #6
  14:	52656572 	rsbpl	r6, r5, #478150656	@ 0x1c800000
  18:	00534f54 	subseq	r4, r3, r4, asr pc
  1c:	20554e47 	subscs	r4, r5, r7, asr #28
  20:	32205341 	eorcc	r5, r0, #67108865	@ 0x4000001
  24:	0032342e 	eorseq	r3, r2, lr, lsr #8
  28:	72617473 	rsbvc	r7, r1, #1929379840	@ 0x73000000
  2c:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  30:	31432055 	qdaddcc	r2, r5, r3
  34:	33312037 	teqcc	r1, #55	@ 0x37
  38:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	30303133 	eorscc	r3, r0, r3, lsr r1
  44:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	@ 0xffffff1c
  48:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	@ 0xfffffe30
  4c:	6d2d2062 	stcvs	0, cr2, [sp, #-392]!	@ 0xfffffe78
  50:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
  54:	74726f63 	ldrbtvc	r6, [r2], #-3939	@ 0xfffff09d
  58:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	@ 0xfffffe6c
  5c:	6d2d2033 	stcvs	0, cr2, [sp, #-204]!	@ 0xffffff34
  60:	616f6c66 	cmnvs	pc, r6, ror #24
  64:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
  68:	6f733d69 	svcvs	0x00733d69
  6c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	@ 0xfffffe68
  70:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
  74:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
  78:	2d37766d 	ldccs	6, cr7, [r7, #-436]!	@ 0xfffffe4c
  7c:	672d206d 	strvs	r2, [sp, -sp, rrx]!
  80:	61747300 	cmnvs	r4, r0, lsl #6
  84:	632e7472 			@ <UNDEFINED> instruction: 0x632e7472
  88:	6d617200 	sfmvs	f7, 2, [r1, #-0]
  8c:	Address 0x8c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	0000019a 	muleq	r0, sl, r1
  1c:	0000000c 	andeq	r0, r0, ip
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  28:	410d0d42 	tstmi	sp, r2, asr #26
  2c:	00000ec7 	andeq	r0, r0, r7, asr #29
  30:	00000018 	andeq	r0, r0, r8, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	000001a6 	andeq	r0, r0, r6, lsr #3
  3c:	0000000c 	andeq	r0, r0, ip
  40:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  44:	41018e02 	tstmi	r1, r2, lsl #28
  48:	0000070d 	andeq	r0, r0, sp, lsl #14
