Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id 30E4225EF56
	for <lists+linux-kernel@lfdr.de>; Sun,  6 Sep 2020 19:24:07 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729079AbgIFRX4 (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Sun, 6 Sep 2020 13:23:56 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47128 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726209AbgIFRXu (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Sun, 6 Sep 2020 13:23:50 -0400
Received: from mail-wm1-x343.google.com (mail-wm1-x343.google.com [IPv6:2a00:1450:4864:20::343])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D4A2DC061574
        for <linux-kernel@vger.kernel.org>; Sun,  6 Sep 2020 10:23:49 -0700 (PDT)
Received: by mail-wm1-x343.google.com with SMTP id w2so11309028wmi.1
        for <linux-kernel@vger.kernel.org>; Sun, 06 Sep 2020 10:23:49 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=baylibre-com.20150623.gappssmtp.com; s=20150623;
        h=from:to:cc:subject:date:message-id:mime-version
         :content-transfer-encoding;
        bh=24ZDJaQJlYP3s2jo1tr1kyqJxA9JzOYlONK3x6abO2U=;
        b=d6FbYoTX3LMhvmjG+jX+H6oSnX1Qndfcpvcxt5qQWX4Y78bPaBDa4xRRJkGGV3QlvM
         8YGb6Im8Mjept7h32sZJHxabk5VZWWfaUnye/cogIJqV0e4NpJvYMHNRsw76PExqbw0n
         V2LbQzQxx4zsAfESqEZmi2i19fQAtKzIAN/VDiajDzm1tAIzrS4jC8t9JP6Zp653HTc2
         oj14wcAknZHl8N1J8852WE4H7MWHqFQ+XFphCD1eANKYQ2zcT84/gySUtgVmkCV65WyZ
         +iAO629pmuiiuoIhcGiM4BDh9ehdIHjYeZp2XDbMe8GsPKenMVEpZCiQ2m+EiVE6BFtL
         sa3A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version
         :content-transfer-encoding;
        bh=24ZDJaQJlYP3s2jo1tr1kyqJxA9JzOYlONK3x6abO2U=;
        b=E0+5OY7Wgu9NcBQMo6UI9VLcBU2EKbEi/tSlTx5reiXy7cW8sTUP7Ews3PFtkNUl3K
         JlC5iTwukgVyZJ7D2f57hf3Am34DP+aP2J0SpUy7BzSM2o1wK+75/wn2Lw4JQCQyTZrC
         dZw8kipMGuYSAnFGSWAHJGkHCe4juHgZsfKglu9I+ZTlyWQN3rpB2ZBgv4phzD9Xm+3g
         LvH9oO137wFjmJaIPEIJtQcn68n+Yy7TGGIe837JxaqZArKYpDmvnhBEe+ET5DLMusF0
         J6MBm7VyQR4KujTenmfqiTOuoCWccb/V5WFCUbwF1vo6tduw6E/AcwF0Ztpf8/cwYJ5E
         y0SQ==
X-Gm-Message-State: AOAM531wBrbMYBi+4J1MRiR+Cn+TEGffuaWAldZ0X3VVW/0UYK/dsi7x
        dUNz/fY9qF6hkuzDcYuKYbDqUg==
X-Google-Smtp-Source: ABdhPJzaf8R4dDPqvdxcZZz/jT1v1MZKWYRXPj9+fLQGi86TF6O09EDkNB0DzeAay/sWNs2GuzJqnA==
X-Received: by 2002:a7b:c1d4:: with SMTP id a20mr17151926wmj.30.1599413027189;
        Sun, 06 Sep 2020 10:23:47 -0700 (PDT)
Received: from localhost.localdomain (208.19.23.93.rev.sfr.net. [93.23.19.208])
        by smtp.gmail.com with ESMTPSA id p18sm4490311wrx.47.2020.09.06.10.23.43
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Sun, 06 Sep 2020 10:23:46 -0700 (PDT)
From:   Fabien Parent <fparent@baylibre.com>
To:     devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org,
        linux-mediatek@lists.infradead.org
Cc:     krzk@kernel.org, mars.cheng@mediatek.com, owen.chen@mediatek.com,
        macpaul.lin@mediatek.com, ulf.hansson@linaro.org,
        matthias.bgg@gmail.com, robh+dt@kernel.org,
        Fabien Parent <fparent@baylibre.com>
Subject: [PATCH 1/2] dt-bindings: mediatek: add MT8167 power dt-bindings
Date:   Sun,  6 Sep 2020 19:23:36 +0200
Message-Id: <20200906172337.1052933-1-fparent@baylibre.com>
X-Mailer: git-send-email 2.28.0
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add the SCPSYS binding documentation for MediaTek MT8167 SoCs.

Signed-off-by: Fabien Parent <fparent@baylibre.com>
---
 .../devicetree/bindings/soc/mediatek/scpsys.txt    |  3 +++
 include/dt-bindings/power/mt8167-power.h           | 14 ++++++++++++++
 2 files changed, 17 insertions(+)
 create mode 100644 include/dt-bindings/power/mt8167-power.h

diff --git a/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt b/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt
index 2bc367793aec..08cb8438a35d 100644
--- a/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt
+++ b/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt
@@ -10,6 +10,7 @@ domain control.
 The driver implements the Generic PM domain bindings described in
 power/power-domain.yaml. It provides the power domains defined in
 - include/dt-bindings/power/mt8173-power.h
+- include/dt-bindings/power/mt8167-power.h
 - include/dt-bindings/power/mt6797-power.h
 - include/dt-bindings/power/mt6765-power.h
 - include/dt-bindings/power/mt2701-power.h
@@ -26,6 +27,7 @@ Required properties:
 	- "mediatek,mt7623-scpsys", "mediatek,mt2701-scpsys": For MT7623 SoC
 	- "mediatek,mt7623a-scpsys": For MT7623A SoC
 	- "mediatek,mt7629-scpsys", "mediatek,mt7622-scpsys": For MT7629 SoC
+	- "mediatek,mt8167-scpsys"
 	- "mediatek,mt8173-scpsys"
 - #power-domain-cells: Must be 1
 - reg: Address range of the SCPSYS unit
@@ -42,6 +44,7 @@ Required properties:
 	Required clocks for MT6797: "mm", "mfg", "vdec"
 	Required clocks for MT7622 or MT7629: "hif_sel"
 	Required clocks for MT7623A: "ethif"
+	Required clocks for MT8167: "mm", "mfg", "vdec", "axi_mfg"
 	Required clocks for MT8173: "mm", "mfg", "venc", "venc_lt"
 
 Optional properties:
diff --git a/include/dt-bindings/power/mt8167-power.h b/include/dt-bindings/power/mt8167-power.h
new file mode 100644
index 000000000000..8e7bcb4834dc
--- /dev/null
+++ b/include/dt-bindings/power/mt8167-power.h
@@ -0,0 +1,14 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+#ifndef _DT_BINDINGS_POWER_MT8167_POWER_H
+#define _DT_BINDINGS_POWER_MT8167_POWER_H
+
+#define MT8167_POWER_DOMAIN_MM		0
+#define MT8167_POWER_DOMAIN_DISP	0
+#define MT8167_POWER_DOMAIN_VDEC	1
+#define MT8167_POWER_DOMAIN_ISP		2
+#define MT8167_POWER_DOMAIN_CONN	3
+#define MT8167_POWER_DOMAIN_MFG_ASYNC	4
+#define MT8167_POWER_DOMAIN_MFG_2D	5
+#define MT8167_POWER_DOMAIN_MFG		6
+
+#endif /* _DT_BINDINGS_POWER_MT8167_POWER_H */
-- 
2.28.0

