

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Wed Apr 12 22:43:24 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        blur_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.44|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  549288|    1|  549288|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  549250|  549250|       130|        130|          1|  4225|    yes   |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1144|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     16|     576|     640|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    5565|
|Register         |        -|      -|    9307|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        4|     16|    9883|    7349|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |       1|       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |blur_kernel_mul_16ns_18ns_34_3_U11        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U12        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U13        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U14        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U15        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U16        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U17        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U18        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U19        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U20        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U21        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U22        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U23        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U24        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U25        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U26        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_sdiv_32ns_32ns_32_36_seq_U10  |blur_kernel_sdiv_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    |blur_kernel_srem_32ns_32ns_32_36_seq_U9   |blur_kernel_srem_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                      |        0|     16|  576|  640|
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |         Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |stencil_buf_0_U  |compute_stencil_buf_0  |        1|  0|   0|   130|   16|     1|         2080|
    |stencil_buf_1_U  |compute_stencil_buf_0  |        1|  0|   0|   130|   16|     1|         2080|
    |stencil_buf_2_U  |compute_stencil_buf_2  |        1|  0|   0|   129|   16|     1|         2064|
    |stencil_buf_3_U  |compute_stencil_buf_2  |        1|  0|   0|   129|   16|     1|         2064|
    +-----------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                       |        4|  0|   0|   518|   64|     4|         8288|
    +-----------------+-----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |assign_105_1_fu_5106_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_105_2_fu_5209_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_105_3_fu_5276_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_115_1_fu_5135_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_115_2_fu_4976_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_115_3_fu_5314_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_125_1_fu_5170_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_125_2_fu_5245_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_125_3_fu_5344_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_127_1_fu_5286_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_127_2_fu_5354_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_127_3_fu_5439_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_1_fu_5033_p2           |     +    |      0|  0|   8|          16|          16|
    |assign_4_fu_5061_p2           |     +    |      0|  0|   8|          16|          16|
    |assign_7_fu_5012_p2           |     +    |      0|  0|   8|          16|          16|
    |assign_s_fu_5179_p2           |     +    |      0|  0|   8|          16|          16|
    |input_index_1_fu_4380_p2      |     +    |      0|  0|  13|          13|           1|
    |output_index_1_cp_fu_5478_p2  |     +    |      0|  0|  15|          15|          11|
    |output_index_1_fu_4506_p2     |     +    |      0|  0|  15|          15|          11|
    |output_index_cp_fu_5444_p2    |     +    |      0|  0|  15|          15|          11|
    |p_1_fu_4823_p2                |     +    |      0|  0|  32|          32|          32|
    |p_2_fu_4592_p2                |     +    |      0|  0|  32|          32|          32|
    |p_3_fu_4629_p2                |     +    |      0|  0|  32|          32|          32|
    |p_fu_4719_p2                  |     +    |      0|  0|  32|          32|          32|
    |q_1_fu_4818_p2                |     +    |      0|  0|  32|          32|          32|
    |q_2_fu_4851_p2                |     +    |      0|  0|  32|          32|          32|
    |q_3_fu_4869_p2                |     +    |      0|  0|  32|          32|          32|
    |q_fu_4714_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp10_fu_5131_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp11_fu_5164_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp12_fu_5282_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp15_fu_5203_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp16_fu_4972_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp17_fu_5239_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp18_fu_5350_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp21_fu_5270_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp22_fu_5310_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp23_fu_5338_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp24_fu_5435_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp3_fu_5027_p2               |     +    |      0|  0|   8|          16|          16|
    |tmp4_fu_5057_p2               |     +    |      0|  0|   8|          16|          16|
    |tmp5_fu_5007_p2               |     +    |      0|  0|   8|          16|          16|
    |tmp6_fu_5175_p2               |     +    |      0|  0|   8|          16|          16|
    |tmp9_fu_5100_p2               |     +    |      0|  0|   8|          16|          16|
    |tmp_31_1_fu_4512_p2           |     +    |      0|  0|  15|          15|          10|
    |tmp_3_fu_4418_p2              |     +    |      0|  0|  15|          15|          11|
    |tmp_4_fu_4436_p2              |     +    |      0|  0|  15|          15|          11|
    |tmp_5_fu_4366_p2              |     +    |      0|  0|  32|          32|          32|
    |tmp_6_fu_4370_p2              |     +    |      0|  0|  32|          32|          32|
    |p_neg1_fu_4458_p2             |     -    |      0|  0|  15|          10|          15|
    |p_neg_1_fu_4564_p2            |     -    |      0|  0|  17|           1|          17|
    |p_neg_t1_fu_4552_p2           |     -    |      0|  0|  15|           1|          15|
    |p_neg_t2_fu_4476_p2           |     -    |      0|  0|  15|           1|          15|
    |p_neg_t_1_fu_4783_p2          |     -    |      0|  0|  10|           1|          10|
    |p_neg_t_fu_4500_p2            |     -    |      0|  0|  10|           1|          10|
    |tmp_40_fu_4538_p2             |     -    |      0|  0|   8|           1|           8|
    |tmp_fu_4344_p2                |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_4360_p2              |     -    |      0|  0|  32|          32|          32|
    |ap_condition_4546             |    and   |      0|  0|   1|           1|           1|
    |or_cond1_1_fu_4940_p2         |    and   |      0|  0|   1|           1|           1|
    |or_cond1_2_fu_4966_p2         |    and   |      0|  0|   1|           1|           1|
    |or_cond1_3_fu_5001_p2         |    and   |      0|  0|   1|           1|           1|
    |or_cond1_fu_4904_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp13_fu_4956_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp14_fu_4962_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp19_fu_4991_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_4894_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp20_fu_4997_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_4900_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp7_fu_4929_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp8_fu_4935_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond6_fu_4374_p2          |   icmp   |      0|  0|   5|          13|          13|
    |icmp1_fu_4452_p2              |   icmp   |      0|  0|   5|          14|           1|
    |icmp_fu_4412_p2               |   icmp   |      0|  0|   3|           6|           1|
    |slt1_fu_4729_p2               |   icmp   |      0|  0|  11|          32|          32|
    |slt2_fu_4828_p2               |   icmp   |      0|  0|  11|          32|          32|
    |slt3_fu_4915_p2               |   icmp   |      0|  0|  11|          32|          32|
    |slt4_fu_4597_p2               |   icmp   |      0|  0|  11|          32|          32|
    |slt5_fu_4856_p2               |   icmp   |      0|  0|  11|          32|          32|
    |slt6_fu_4634_p2               |   icmp   |      0|  0|  11|          32|          32|
    |slt7_fu_4874_p2               |   icmp   |      0|  0|  11|          32|          32|
    |slt_fu_4724_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_12_fu_4734_p2             |   icmp   |      0|  0|  11|          32|          32|
    |tmp_16_fu_4739_p2             |   icmp   |      0|  0|  11|          32|          32|
    |tmp_32_1_fu_4524_p2           |   icmp   |      0|  0|   6|          15|           1|
    |tmp_54_1_fu_4833_p2           |   icmp   |      0|  0|  11|          32|          32|
    |tmp_54_2_fu_4602_p2           |   icmp   |      0|  0|  11|          32|          32|
    |tmp_54_3_fu_4639_p2           |   icmp   |      0|  0|  11|          32|          32|
    |tmp_55_1_fu_4925_p2           |   icmp   |      0|  0|  11|          32|          32|
    |tmp_55_2_fu_4861_p2           |   icmp   |      0|  0|  11|          32|          32|
    |tmp_55_3_fu_4879_p2           |   icmp   |      0|  0|  11|          32|          32|
    |output_index_tr_s_fu_4558_p2  |    or    |      0|  0|  25|          17|           1|
    |tmp_31_1_cast_fu_4518_p2      |    or    |      0|  0|  12|           8|           1|
    |i_1_fu_4762_p3                |  select  |      0|  0|  15|           1|          15|
    |i_fu_4675_p3                  |  select  |      0|  0|  15|           1|          15|
    |tmp_11_fu_4703_p3             |  select  |      0|  0|  10|           1|          10|
    |tmp_17_fu_4806_p3             |  select  |      0|  0|  10|           1|          10|
    |rev1_fu_4889_p2               |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_4910_p2               |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_4919_p2               |    xor   |      0|  0|   2|           1|           2|
    |rev4_fu_4946_p2               |    xor   |      0|  0|   2|           1|           2|
    |rev5_fu_4951_p2               |    xor   |      0|  0|   2|           1|           2|
    |rev6_fu_4981_p2               |    xor   |      0|  0|   2|           1|           2|
    |rev7_fu_4986_p2               |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_4884_p2                |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|1144|        1625|        1661|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  432|        169|    1|        169|
    |gep2607_loc_reg_4249    |   16|          2|   16|         32|
    |gep2612_loc_reg_4238    |   16|          2|   16|         32|
    |gep2617_loc_reg_4227    |   16|          2|   16|         32|
    |gep32_loc_reg_4216      |   16|          2|   16|         32|
    |input_index_reg_4204    |   13|          2|   13|         26|
    |reg_4310                |   16|          2|   16|         32|
    |reg_4316                |   16|          2|   16|         32|
    |stencil_buf_0_address0  |  336|        129|    8|       1032|
    |stencil_buf_0_address1  |  336|        129|    8|       1032|
    |stencil_buf_0_d0        |  336|         66|   16|       1056|
    |stencil_buf_0_d1        |  336|         66|   16|       1056|
    |stencil_buf_1_address0  |  336|        129|    8|       1032|
    |stencil_buf_1_address1  |  336|        129|    8|       1032|
    |stencil_buf_1_d0        |  336|         66|   16|       1056|
    |stencil_buf_1_d1        |  336|         66|   16|       1056|
    |stencil_buf_2_address0  |  248|         97|    8|        776|
    |stencil_buf_2_address1  |  248|         97|    8|        776|
    |stencil_buf_2_d0        |  336|         65|   16|       1040|
    |stencil_buf_2_d1        |  336|         65|   16|       1040|
    |stencil_buf_3_address0  |  248|         97|    8|        776|
    |stencil_buf_3_address1  |  248|         97|    8|        776|
    |stencil_buf_3_d0        |  336|         65|   16|       1040|
    |stencil_buf_3_d1        |  336|         65|   16|       1040|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   | 5565|       1611|  302|      16003|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |  168|   0|  168|          0|
    |assign_105_1_reg_9011             |   16|   0|   16|          0|
    |assign_105_2_reg_9188             |   16|   0|   16|          0|
    |assign_105_3_reg_9299             |   16|   0|   16|          0|
    |assign_107_1_reg_9178             |   16|   0|   16|          0|
    |assign_107_2_reg_9344             |   16|   0|   16|          0|
    |assign_107_3_reg_9454             |   16|   0|   16|          0|
    |assign_115_1_reg_9067             |   16|   0|   16|          0|
    |assign_115_2_reg_8845             |   16|   0|   16|          0|
    |assign_115_3_reg_9354             |   16|   0|   16|          0|
    |assign_116_1_reg_9233             |   16|   0|   16|          0|
    |assign_116_2_reg_8951             |   16|   0|   16|          0|
    |assign_116_3_reg_9509             |   16|   0|   16|          0|
    |assign_125_1_reg_9127             |   16|   0|   16|          0|
    |assign_125_2_reg_9243             |   16|   0|   16|          0|
    |assign_125_3_reg_9404             |   16|   0|   16|          0|
    |assign_126_1_reg_9289             |   16|   0|   16|          0|
    |assign_126_2_reg_9394             |   16|   0|   16|          0|
    |assign_126_3_reg_9559             |   16|   0|   16|          0|
    |assign_127_1_reg_9339             |   16|   0|   16|          0|
    |assign_127_2_reg_9449             |   16|   0|   16|          0|
    |assign_127_3_reg_9614             |   16|   0|   16|          0|
    |assign_128_1_reg_9659             |   16|   0|   16|          0|
    |assign_128_2_reg_9714             |   16|   0|   16|          0|
    |assign_128_3_reg_9759             |   16|   0|   16|          0|
    |assign_1_reg_8896                 |   16|   0|   16|          0|
    |assign_2_reg_9057                 |   16|   0|   16|          0|
    |assign_3_reg_9604                 |   16|   0|   16|          0|
    |assign_4_reg_8946                 |   16|   0|   16|          0|
    |assign_5_reg_9117                 |   16|   0|   16|          0|
    |assign_7_reg_8866                 |   16|   0|   16|          0|
    |assign_8_reg_9006                 |   16|   0|   16|          0|
    |assign_s_reg_9173                 |   16|   0|   16|          0|
    |exitcond6_reg_8613                |    1|   0|    1|          0|
    |gep2607_loc_reg_4249              |   16|   0|   16|          0|
    |gep2612_loc_reg_4238              |   16|   0|   16|          0|
    |gep2617_loc_reg_4227              |   16|   0|   16|          0|
    |gep32_loc_reg_4216                |   16|   0|   16|          0|
    |icmp1_reg_8648                    |    1|   0|    1|          0|
    |icmp_reg_8628                     |    1|   0|    1|          0|
    |input_0_load_reg_8814             |   16|   0|   16|          0|
    |input_1_load_reg_9051             |   16|   0|   16|          0|
    |input_2_load_reg_9167             |   16|   0|   16|          0|
    |input_3_load_reg_9283             |   16|   0|   16|          0|
    |input_index_1_reg_8617            |   13|   0|   13|          0|
    |input_index_reg_4204              |   13|   0|   13|          0|
    |newIndex_reg_9764                 |   13|   0|   13|          0|
    |or_cond1_1_reg_8837               |    1|   0|    1|          0|
    |or_cond1_2_reg_8841               |    1|   0|    1|          0|
    |or_cond1_3_reg_8850               |    1|   0|    1|          0|
    |or_cond1_reg_8833                 |    1|   0|    1|          0|
    |output_index_1_reg_8662           |   13|   0|   15|          2|
    |p_lshr_f_3_cast_reg_8700          |    7|   0|    7|          0|
    |p_neg_t1_reg_8672                 |   13|   0|   15|          2|
    |p_neg_t2_reg_8652                 |   13|   0|   15|          2|
    |p_neg_t_reg_8657                  |   10|   0|   10|          0|
    |q_1_reg_8778                      |   32|   0|   32|          0|
    |reg_4260                          |   16|   0|   16|          0|
    |reg_4266                          |   16|   0|   16|          0|
    |reg_4272                          |   16|   0|   16|          0|
    |reg_4278                          |   16|   0|   16|          0|
    |reg_4284                          |   16|   0|   16|          0|
    |reg_4290                          |   16|   0|   16|          0|
    |reg_4295                          |   16|   0|   16|          0|
    |reg_4300                          |   16|   0|   16|          0|
    |reg_4305                          |   16|   0|   16|          0|
    |reg_4310                          |   16|   0|   16|          0|
    |reg_4316                          |   16|   0|   16|          0|
    |slt1_reg_8763                     |    1|   0|    1|          0|
    |slt2_reg_8784                     |    1|   0|    1|          0|
    |slt4_reg_8686                     |    1|   0|    1|          0|
    |slt5_reg_8794                     |    1|   0|    1|          0|
    |slt6_reg_8705                     |    1|   0|    1|          0|
    |slt7_reg_8804                     |    1|   0|    1|          0|
    |slt_reg_8758                      |    1|   0|    1|          0|
    |stencil_buf_0_load_100_reg_11009  |   16|   0|   16|          0|
    |stencil_buf_0_load_101_reg_11019  |   16|   0|   16|          0|
    |stencil_buf_0_load_102_reg_11049  |   16|   0|   16|          0|
    |stencil_buf_0_load_103_reg_11059  |   16|   0|   16|          0|
    |stencil_buf_0_load_104_reg_11089  |   16|   0|   16|          0|
    |stencil_buf_0_load_105_reg_11099  |   16|   0|   16|          0|
    |stencil_buf_0_load_106_reg_11129  |   16|   0|   16|          0|
    |stencil_buf_0_load_107_reg_11139  |   16|   0|   16|          0|
    |stencil_buf_0_load_108_reg_11169  |   16|   0|   16|          0|
    |stencil_buf_0_load_109_reg_11179  |   16|   0|   16|          0|
    |stencil_buf_0_load_10_reg_9016    |   16|   0|   16|          0|
    |stencil_buf_0_load_110_reg_11209  |   16|   0|   16|          0|
    |stencil_buf_0_load_111_reg_11219  |   16|   0|   16|          0|
    |stencil_buf_0_load_112_reg_11249  |   16|   0|   16|          0|
    |stencil_buf_0_load_113_reg_11259  |   16|   0|   16|          0|
    |stencil_buf_0_load_114_reg_11289  |   16|   0|   16|          0|
    |stencil_buf_0_load_115_reg_11299  |   16|   0|   16|          0|
    |stencil_buf_0_load_116_reg_11329  |   16|   0|   16|          0|
    |stencil_buf_0_load_117_reg_11339  |   16|   0|   16|          0|
    |stencil_buf_0_load_118_reg_11369  |   16|   0|   16|          0|
    |stencil_buf_0_load_119_reg_11379  |   16|   0|   16|          0|
    |stencil_buf_0_load_11_reg_9021    |   16|   0|   16|          0|
    |stencil_buf_0_load_120_reg_11409  |   16|   0|   16|          0|
    |stencil_buf_0_load_121_reg_11419  |   16|   0|   16|          0|
    |stencil_buf_0_load_122_reg_11449  |   16|   0|   16|          0|
    |stencil_buf_0_load_123_reg_11459  |   16|   0|   16|          0|
    |stencil_buf_0_load_124_reg_11489  |   16|   0|   16|          0|
    |stencil_buf_0_load_125_reg_11499  |   16|   0|   16|          0|
    |stencil_buf_0_load_126_reg_11529  |   16|   0|   16|          0|
    |stencil_buf_0_load_127_reg_11539  |   16|   0|   16|          0|
    |stencil_buf_0_load_129_reg_11569  |   16|   0|   16|          0|
    |stencil_buf_0_load_12_reg_9072    |   16|   0|   16|          0|
    |stencil_buf_0_load_13_reg_9082    |   16|   0|   16|          0|
    |stencil_buf_0_load_14_reg_9132    |   16|   0|   16|          0|
    |stencil_buf_0_load_15_reg_9142    |   16|   0|   16|          0|
    |stencil_buf_0_load_16_reg_9193    |   16|   0|   16|          0|
    |stencil_buf_0_load_17_reg_9203    |   16|   0|   16|          0|
    |stencil_buf_0_load_19_reg_9253    |   16|   0|   16|          0|
    |stencil_buf_0_load_1_reg_8729     |   16|   0|   16|          0|
    |stencil_buf_0_load_20_reg_9304    |   16|   0|   16|          0|
    |stencil_buf_0_load_21_reg_9314    |   16|   0|   16|          0|
    |stencil_buf_0_load_22_reg_9359    |   16|   0|   16|          0|
    |stencil_buf_0_load_23_reg_9364    |   16|   0|   16|          0|
    |stencil_buf_0_load_24_reg_9409    |   16|   0|   16|          0|
    |stencil_buf_0_load_25_reg_9419    |   16|   0|   16|          0|
    |stencil_buf_0_load_26_reg_9464    |   16|   0|   16|          0|
    |stencil_buf_0_load_27_reg_9474    |   16|   0|   16|          0|
    |stencil_buf_0_load_28_reg_9514    |   16|   0|   16|          0|
    |stencil_buf_0_load_29_reg_9524    |   16|   0|   16|          0|
    |stencil_buf_0_load_30_reg_9564    |   16|   0|   16|          0|
    |stencil_buf_0_load_31_reg_9574    |   16|   0|   16|          0|
    |stencil_buf_0_load_32_reg_9619    |   16|   0|   16|          0|
    |stencil_buf_0_load_33_reg_9629    |   16|   0|   16|          0|
    |stencil_buf_0_load_34_reg_9674    |   16|   0|   16|          0|
    |stencil_buf_0_load_35_reg_9684    |   16|   0|   16|          0|
    |stencil_buf_0_load_36_reg_9719    |   16|   0|   16|          0|
    |stencil_buf_0_load_37_reg_9729    |   16|   0|   16|          0|
    |stencil_buf_0_load_38_reg_9769    |   16|   0|   16|          0|
    |stencil_buf_0_load_39_reg_9779    |   16|   0|   16|          0|
    |stencil_buf_0_load_3_reg_8820     |   16|   0|   16|          0|
    |stencil_buf_0_load_40_reg_9809    |   16|   0|   16|          0|
    |stencil_buf_0_load_41_reg_9819    |   16|   0|   16|          0|
    |stencil_buf_0_load_42_reg_9849    |   16|   0|   16|          0|
    |stencil_buf_0_load_43_reg_9859    |   16|   0|   16|          0|
    |stencil_buf_0_load_44_reg_9889    |   16|   0|   16|          0|
    |stencil_buf_0_load_45_reg_9899    |   16|   0|   16|          0|
    |stencil_buf_0_load_46_reg_9929    |   16|   0|   16|          0|
    |stencil_buf_0_load_47_reg_9939    |   16|   0|   16|          0|
    |stencil_buf_0_load_48_reg_9969    |   16|   0|   16|          0|
    |stencil_buf_0_load_49_reg_9979    |   16|   0|   16|          0|
    |stencil_buf_0_load_4_reg_8854     |   16|   0|   16|          0|
    |stencil_buf_0_load_50_reg_10009   |   16|   0|   16|          0|
    |stencil_buf_0_load_51_reg_10019   |   16|   0|   16|          0|
    |stencil_buf_0_load_52_reg_10049   |   16|   0|   16|          0|
    |stencil_buf_0_load_53_reg_10059   |   16|   0|   16|          0|
    |stencil_buf_0_load_54_reg_10089   |   16|   0|   16|          0|
    |stencil_buf_0_load_55_reg_10099   |   16|   0|   16|          0|
    |stencil_buf_0_load_56_reg_10129   |   16|   0|   16|          0|
    |stencil_buf_0_load_57_reg_10139   |   16|   0|   16|          0|
    |stencil_buf_0_load_58_reg_10169   |   16|   0|   16|          0|
    |stencil_buf_0_load_59_reg_10179   |   16|   0|   16|          0|
    |stencil_buf_0_load_60_reg_10209   |   16|   0|   16|          0|
    |stencil_buf_0_load_61_reg_10219   |   16|   0|   16|          0|
    |stencil_buf_0_load_62_reg_10249   |   16|   0|   16|          0|
    |stencil_buf_0_load_63_reg_10259   |   16|   0|   16|          0|
    |stencil_buf_0_load_64_reg_10289   |   16|   0|   16|          0|
    |stencil_buf_0_load_65_reg_10299   |   16|   0|   16|          0|
    |stencil_buf_0_load_66_reg_10329   |   16|   0|   16|          0|
    |stencil_buf_0_load_67_reg_10339   |   16|   0|   16|          0|
    |stencil_buf_0_load_68_reg_10369   |   16|   0|   16|          0|
    |stencil_buf_0_load_69_reg_10379   |   16|   0|   16|          0|
    |stencil_buf_0_load_70_reg_10409   |   16|   0|   16|          0|
    |stencil_buf_0_load_71_reg_10419   |   16|   0|   16|          0|
    |stencil_buf_0_load_72_reg_10449   |   16|   0|   16|          0|
    |stencil_buf_0_load_73_reg_10459   |   16|   0|   16|          0|
    |stencil_buf_0_load_74_reg_10489   |   16|   0|   16|          0|
    |stencil_buf_0_load_75_reg_10499   |   16|   0|   16|          0|
    |stencil_buf_0_load_76_reg_10529   |   16|   0|   16|          0|
    |stencil_buf_0_load_77_reg_10539   |   16|   0|   16|          0|
    |stencil_buf_0_load_78_reg_10569   |   16|   0|   16|          0|
    |stencil_buf_0_load_79_reg_10579   |   16|   0|   16|          0|
    |stencil_buf_0_load_7_reg_8911     |   16|   0|   16|          0|
    |stencil_buf_0_load_80_reg_10609   |   16|   0|   16|          0|
    |stencil_buf_0_load_81_reg_10619   |   16|   0|   16|          0|
    |stencil_buf_0_load_82_reg_10649   |   16|   0|   16|          0|
    |stencil_buf_0_load_83_reg_10659   |   16|   0|   16|          0|
    |stencil_buf_0_load_84_reg_10689   |   16|   0|   16|          0|
    |stencil_buf_0_load_85_reg_10699   |   16|   0|   16|          0|
    |stencil_buf_0_load_86_reg_10729   |   16|   0|   16|          0|
    |stencil_buf_0_load_87_reg_10739   |   16|   0|   16|          0|
    |stencil_buf_0_load_88_reg_10769   |   16|   0|   16|          0|
    |stencil_buf_0_load_89_reg_10779   |   16|   0|   16|          0|
    |stencil_buf_0_load_8_reg_8956     |   16|   0|   16|          0|
    |stencil_buf_0_load_90_reg_10809   |   16|   0|   16|          0|
    |stencil_buf_0_load_91_reg_10819   |   16|   0|   16|          0|
    |stencil_buf_0_load_92_reg_10849   |   16|   0|   16|          0|
    |stencil_buf_0_load_93_reg_10859   |   16|   0|   16|          0|
    |stencil_buf_0_load_94_reg_10889   |   16|   0|   16|          0|
    |stencil_buf_0_load_95_reg_10899   |   16|   0|   16|          0|
    |stencil_buf_0_load_96_reg_10929   |   16|   0|   16|          0|
    |stencil_buf_0_load_97_reg_10939   |   16|   0|   16|          0|
    |stencil_buf_0_load_98_reg_10969   |   16|   0|   16|          0|
    |stencil_buf_0_load_99_reg_10979   |   16|   0|   16|          0|
    |stencil_buf_0_load_9_reg_8966     |   16|   0|   16|          0|
    |stencil_buf_1_load_100_reg_11014  |   16|   0|   16|          0|
    |stencil_buf_1_load_101_reg_11024  |   16|   0|   16|          0|
    |stencil_buf_1_load_102_reg_11054  |   16|   0|   16|          0|
    |stencil_buf_1_load_103_reg_11064  |   16|   0|   16|          0|
    |stencil_buf_1_load_104_reg_11094  |   16|   0|   16|          0|
    |stencil_buf_1_load_105_reg_11104  |   16|   0|   16|          0|
    |stencil_buf_1_load_106_reg_11134  |   16|   0|   16|          0|
    |stencil_buf_1_load_107_reg_11144  |   16|   0|   16|          0|
    |stencil_buf_1_load_108_reg_11174  |   16|   0|   16|          0|
    |stencil_buf_1_load_109_reg_11184  |   16|   0|   16|          0|
    |stencil_buf_1_load_110_reg_11214  |   16|   0|   16|          0|
    |stencil_buf_1_load_111_reg_11224  |   16|   0|   16|          0|
    |stencil_buf_1_load_112_reg_11254  |   16|   0|   16|          0|
    |stencil_buf_1_load_113_reg_11264  |   16|   0|   16|          0|
    |stencil_buf_1_load_114_reg_11294  |   16|   0|   16|          0|
    |stencil_buf_1_load_115_reg_11304  |   16|   0|   16|          0|
    |stencil_buf_1_load_116_reg_11334  |   16|   0|   16|          0|
    |stencil_buf_1_load_117_reg_11344  |   16|   0|   16|          0|
    |stencil_buf_1_load_118_reg_11374  |   16|   0|   16|          0|
    |stencil_buf_1_load_119_reg_11384  |   16|   0|   16|          0|
    |stencil_buf_1_load_11_reg_9026    |   16|   0|   16|          0|
    |stencil_buf_1_load_120_reg_11414  |   16|   0|   16|          0|
    |stencil_buf_1_load_121_reg_11424  |   16|   0|   16|          0|
    |stencil_buf_1_load_122_reg_11454  |   16|   0|   16|          0|
    |stencil_buf_1_load_123_reg_11464  |   16|   0|   16|          0|
    |stencil_buf_1_load_124_reg_11494  |   16|   0|   16|          0|
    |stencil_buf_1_load_125_reg_11504  |   16|   0|   16|          0|
    |stencil_buf_1_load_126_reg_11534  |   16|   0|   16|          0|
    |stencil_buf_1_load_127_reg_11544  |   16|   0|   16|          0|
    |stencil_buf_1_load_129_reg_11574  |   16|   0|   16|          0|
    |stencil_buf_1_load_12_reg_9077    |   16|   0|   16|          0|
    |stencil_buf_1_load_13_reg_9087    |   16|   0|   16|          0|
    |stencil_buf_1_load_14_reg_9137    |   16|   0|   16|          0|
    |stencil_buf_1_load_15_reg_9147    |   16|   0|   16|          0|
    |stencil_buf_1_load_16_reg_9198    |   16|   0|   16|          0|
    |stencil_buf_1_load_17_reg_9208    |   16|   0|   16|          0|
    |stencil_buf_1_load_18_reg_9248    |   16|   0|   16|          0|
    |stencil_buf_1_load_19_reg_9258    |   16|   0|   16|          0|
    |stencil_buf_1_load_1_reg_8736     |   16|   0|   16|          0|
    |stencil_buf_1_load_20_reg_9309    |   16|   0|   16|          0|
    |stencil_buf_1_load_21_reg_9319    |   16|   0|   16|          0|
    |stencil_buf_1_load_23_reg_9369    |   16|   0|   16|          0|
    |stencil_buf_1_load_24_reg_9414    |   16|   0|   16|          0|
    |stencil_buf_1_load_25_reg_9424    |   16|   0|   16|          0|
    |stencil_buf_1_load_26_reg_9469    |   16|   0|   16|          0|
    |stencil_buf_1_load_27_reg_9479    |   16|   0|   16|          0|
    |stencil_buf_1_load_28_reg_9519    |   16|   0|   16|          0|
    |stencil_buf_1_load_29_reg_9529    |   16|   0|   16|          0|
    |stencil_buf_1_load_30_reg_9569    |   16|   0|   16|          0|
    |stencil_buf_1_load_31_reg_9579    |   16|   0|   16|          0|
    |stencil_buf_1_load_32_reg_9624    |   16|   0|   16|          0|
    |stencil_buf_1_load_33_reg_9634    |   16|   0|   16|          0|
    |stencil_buf_1_load_34_reg_9679    |   16|   0|   16|          0|
    |stencil_buf_1_load_35_reg_9689    |   16|   0|   16|          0|
    |stencil_buf_1_load_36_reg_9724    |   16|   0|   16|          0|
    |stencil_buf_1_load_37_reg_9734    |   16|   0|   16|          0|
    |stencil_buf_1_load_38_reg_9774    |   16|   0|   16|          0|
    |stencil_buf_1_load_39_reg_9784    |   16|   0|   16|          0|
    |stencil_buf_1_load_3_reg_8860     |   16|   0|   16|          0|
    |stencil_buf_1_load_40_reg_9814    |   16|   0|   16|          0|
    |stencil_buf_1_load_41_reg_9824    |   16|   0|   16|          0|
    |stencil_buf_1_load_42_reg_9854    |   16|   0|   16|          0|
    |stencil_buf_1_load_43_reg_9864    |   16|   0|   16|          0|
    |stencil_buf_1_load_44_reg_9894    |   16|   0|   16|          0|
    |stencil_buf_1_load_45_reg_9904    |   16|   0|   16|          0|
    |stencil_buf_1_load_46_reg_9934    |   16|   0|   16|          0|
    |stencil_buf_1_load_47_reg_9944    |   16|   0|   16|          0|
    |stencil_buf_1_load_48_reg_9974    |   16|   0|   16|          0|
    |stencil_buf_1_load_49_reg_9984    |   16|   0|   16|          0|
    |stencil_buf_1_load_4_reg_8826     |   16|   0|   16|          0|
    |stencil_buf_1_load_50_reg_10014   |   16|   0|   16|          0|
    |stencil_buf_1_load_51_reg_10024   |   16|   0|   16|          0|
    |stencil_buf_1_load_52_reg_10054   |   16|   0|   16|          0|
    |stencil_buf_1_load_53_reg_10064   |   16|   0|   16|          0|
    |stencil_buf_1_load_54_reg_10094   |   16|   0|   16|          0|
    |stencil_buf_1_load_55_reg_10104   |   16|   0|   16|          0|
    |stencil_buf_1_load_56_reg_10134   |   16|   0|   16|          0|
    |stencil_buf_1_load_57_reg_10144   |   16|   0|   16|          0|
    |stencil_buf_1_load_58_reg_10174   |   16|   0|   16|          0|
    |stencil_buf_1_load_59_reg_10184   |   16|   0|   16|          0|
    |stencil_buf_1_load_60_reg_10214   |   16|   0|   16|          0|
    |stencil_buf_1_load_61_reg_10224   |   16|   0|   16|          0|
    |stencil_buf_1_load_62_reg_10254   |   16|   0|   16|          0|
    |stencil_buf_1_load_63_reg_10264   |   16|   0|   16|          0|
    |stencil_buf_1_load_64_reg_10294   |   16|   0|   16|          0|
    |stencil_buf_1_load_65_reg_10304   |   16|   0|   16|          0|
    |stencil_buf_1_load_66_reg_10334   |   16|   0|   16|          0|
    |stencil_buf_1_load_67_reg_10344   |   16|   0|   16|          0|
    |stencil_buf_1_load_68_reg_10374   |   16|   0|   16|          0|
    |stencil_buf_1_load_69_reg_10384   |   16|   0|   16|          0|
    |stencil_buf_1_load_6_reg_8906     |   16|   0|   16|          0|
    |stencil_buf_1_load_70_reg_10414   |   16|   0|   16|          0|
    |stencil_buf_1_load_71_reg_10424   |   16|   0|   16|          0|
    |stencil_buf_1_load_72_reg_10454   |   16|   0|   16|          0|
    |stencil_buf_1_load_73_reg_10464   |   16|   0|   16|          0|
    |stencil_buf_1_load_74_reg_10494   |   16|   0|   16|          0|
    |stencil_buf_1_load_75_reg_10504   |   16|   0|   16|          0|
    |stencil_buf_1_load_76_reg_10534   |   16|   0|   16|          0|
    |stencil_buf_1_load_77_reg_10544   |   16|   0|   16|          0|
    |stencil_buf_1_load_78_reg_10574   |   16|   0|   16|          0|
    |stencil_buf_1_load_79_reg_10584   |   16|   0|   16|          0|
    |stencil_buf_1_load_7_reg_8916     |   16|   0|   16|          0|
    |stencil_buf_1_load_80_reg_10614   |   16|   0|   16|          0|
    |stencil_buf_1_load_81_reg_10624   |   16|   0|   16|          0|
    |stencil_buf_1_load_82_reg_10654   |   16|   0|   16|          0|
    |stencil_buf_1_load_83_reg_10664   |   16|   0|   16|          0|
    |stencil_buf_1_load_84_reg_10694   |   16|   0|   16|          0|
    |stencil_buf_1_load_85_reg_10704   |   16|   0|   16|          0|
    |stencil_buf_1_load_86_reg_10734   |   16|   0|   16|          0|
    |stencil_buf_1_load_87_reg_10744   |   16|   0|   16|          0|
    |stencil_buf_1_load_88_reg_10774   |   16|   0|   16|          0|
    |stencil_buf_1_load_89_reg_10784   |   16|   0|   16|          0|
    |stencil_buf_1_load_8_reg_8961     |   16|   0|   16|          0|
    |stencil_buf_1_load_90_reg_10814   |   16|   0|   16|          0|
    |stencil_buf_1_load_91_reg_10824   |   16|   0|   16|          0|
    |stencil_buf_1_load_92_reg_10854   |   16|   0|   16|          0|
    |stencil_buf_1_load_93_reg_10864   |   16|   0|   16|          0|
    |stencil_buf_1_load_94_reg_10894   |   16|   0|   16|          0|
    |stencil_buf_1_load_95_reg_10904   |   16|   0|   16|          0|
    |stencil_buf_1_load_96_reg_10934   |   16|   0|   16|          0|
    |stencil_buf_1_load_97_reg_10944   |   16|   0|   16|          0|
    |stencil_buf_1_load_98_reg_10974   |   16|   0|   16|          0|
    |stencil_buf_1_load_99_reg_10984   |   16|   0|   16|          0|
    |stencil_buf_1_load_9_reg_8971     |   16|   0|   16|          0|
    |stencil_buf_2_load_100_reg_11029  |   16|   0|   16|          0|
    |stencil_buf_2_load_101_reg_11039  |   16|   0|   16|          0|
    |stencil_buf_2_load_102_reg_11069  |   16|   0|   16|          0|
    |stencil_buf_2_load_103_reg_11079  |   16|   0|   16|          0|
    |stencil_buf_2_load_104_reg_11109  |   16|   0|   16|          0|
    |stencil_buf_2_load_105_reg_11119  |   16|   0|   16|          0|
    |stencil_buf_2_load_106_reg_11149  |   16|   0|   16|          0|
    |stencil_buf_2_load_107_reg_11159  |   16|   0|   16|          0|
    |stencil_buf_2_load_108_reg_11189  |   16|   0|   16|          0|
    |stencil_buf_2_load_109_reg_11199  |   16|   0|   16|          0|
    |stencil_buf_2_load_10_reg_9031    |   16|   0|   16|          0|
    |stencil_buf_2_load_110_reg_11229  |   16|   0|   16|          0|
    |stencil_buf_2_load_111_reg_11239  |   16|   0|   16|          0|
    |stencil_buf_2_load_112_reg_11269  |   16|   0|   16|          0|
    |stencil_buf_2_load_113_reg_11279  |   16|   0|   16|          0|
    |stencil_buf_2_load_114_reg_11309  |   16|   0|   16|          0|
    |stencil_buf_2_load_115_reg_11319  |   16|   0|   16|          0|
    |stencil_buf_2_load_116_reg_11349  |   16|   0|   16|          0|
    |stencil_buf_2_load_117_reg_11359  |   16|   0|   16|          0|
    |stencil_buf_2_load_118_reg_11389  |   16|   0|   16|          0|
    |stencil_buf_2_load_119_reg_11399  |   16|   0|   16|          0|
    |stencil_buf_2_load_11_reg_9041    |   16|   0|   16|          0|
    |stencil_buf_2_load_120_reg_11429  |   16|   0|   16|          0|
    |stencil_buf_2_load_121_reg_11439  |   16|   0|   16|          0|
    |stencil_buf_2_load_122_reg_11469  |   16|   0|   16|          0|
    |stencil_buf_2_load_123_reg_11479  |   16|   0|   16|          0|
    |stencil_buf_2_load_124_reg_11509  |   16|   0|   16|          0|
    |stencil_buf_2_load_125_reg_11519  |   16|   0|   16|          0|
    |stencil_buf_2_load_126_reg_11549  |   16|   0|   16|          0|
    |stencil_buf_2_load_127_reg_11559  |   16|   0|   16|          0|
    |stencil_buf_2_load_12_reg_9092    |   16|   0|   16|          0|
    |stencil_buf_2_load_13_reg_9102    |   16|   0|   16|          0|
    |stencil_buf_2_load_14_reg_9152    |   16|   0|   16|          0|
    |stencil_buf_2_load_15_reg_9157    |   16|   0|   16|          0|
    |stencil_buf_2_load_17_reg_9218    |   16|   0|   16|          0|
    |stencil_buf_2_load_18_reg_9263    |   16|   0|   16|          0|
    |stencil_buf_2_load_19_reg_9273    |   16|   0|   16|          0|
    |stencil_buf_2_load_1_reg_8742     |   16|   0|   16|          0|
    |stencil_buf_2_load_20_reg_9324    |   16|   0|   16|          0|
    |stencil_buf_2_load_21_reg_9329    |   16|   0|   16|          0|
    |stencil_buf_2_load_22_reg_9374    |   16|   0|   16|          0|
    |stencil_buf_2_load_23_reg_9384    |   16|   0|   16|          0|
    |stencil_buf_2_load_24_reg_9429    |   16|   0|   16|          0|
    |stencil_buf_2_load_25_reg_9439    |   16|   0|   16|          0|
    |stencil_buf_2_load_26_reg_9484    |   16|   0|   16|          0|
    |stencil_buf_2_load_27_reg_9494    |   16|   0|   16|          0|
    |stencil_buf_2_load_28_reg_9534    |   16|   0|   16|          0|
    |stencil_buf_2_load_29_reg_9544    |   16|   0|   16|          0|
    |stencil_buf_2_load_30_reg_9584    |   16|   0|   16|          0|
    |stencil_buf_2_load_31_reg_9594    |   16|   0|   16|          0|
    |stencil_buf_2_load_32_reg_9639    |   16|   0|   16|          0|
    |stencil_buf_2_load_33_reg_9649    |   16|   0|   16|          0|
    |stencil_buf_2_load_34_reg_9694    |   16|   0|   16|          0|
    |stencil_buf_2_load_35_reg_9704    |   16|   0|   16|          0|
    |stencil_buf_2_load_36_reg_9739    |   16|   0|   16|          0|
    |stencil_buf_2_load_37_reg_9749    |   16|   0|   16|          0|
    |stencil_buf_2_load_38_reg_9789    |   16|   0|   16|          0|
    |stencil_buf_2_load_39_reg_9799    |   16|   0|   16|          0|
    |stencil_buf_2_load_40_reg_9829    |   16|   0|   16|          0|
    |stencil_buf_2_load_41_reg_9839    |   16|   0|   16|          0|
    |stencil_buf_2_load_42_reg_9869    |   16|   0|   16|          0|
    |stencil_buf_2_load_43_reg_9879    |   16|   0|   16|          0|
    |stencil_buf_2_load_44_reg_9909    |   16|   0|   16|          0|
    |stencil_buf_2_load_45_reg_9919    |   16|   0|   16|          0|
    |stencil_buf_2_load_46_reg_9949    |   16|   0|   16|          0|
    |stencil_buf_2_load_47_reg_9959    |   16|   0|   16|          0|
    |stencil_buf_2_load_48_reg_9989    |   16|   0|   16|          0|
    |stencil_buf_2_load_49_reg_9999    |   16|   0|   16|          0|
    |stencil_buf_2_load_4_reg_8876     |   16|   0|   16|          0|
    |stencil_buf_2_load_50_reg_10029   |   16|   0|   16|          0|
    |stencil_buf_2_load_51_reg_10039   |   16|   0|   16|          0|
    |stencil_buf_2_load_52_reg_10069   |   16|   0|   16|          0|
    |stencil_buf_2_load_53_reg_10079   |   16|   0|   16|          0|
    |stencil_buf_2_load_54_reg_10109   |   16|   0|   16|          0|
    |stencil_buf_2_load_55_reg_10119   |   16|   0|   16|          0|
    |stencil_buf_2_load_56_reg_10149   |   16|   0|   16|          0|
    |stencil_buf_2_load_57_reg_10159   |   16|   0|   16|          0|
    |stencil_buf_2_load_58_reg_10189   |   16|   0|   16|          0|
    |stencil_buf_2_load_59_reg_10199   |   16|   0|   16|          0|
    |stencil_buf_2_load_5_reg_8886     |   16|   0|   16|          0|
    |stencil_buf_2_load_60_reg_10229   |   16|   0|   16|          0|
    |stencil_buf_2_load_61_reg_10239   |   16|   0|   16|          0|
    |stencil_buf_2_load_62_reg_10269   |   16|   0|   16|          0|
    |stencil_buf_2_load_63_reg_10279   |   16|   0|   16|          0|
    |stencil_buf_2_load_64_reg_10309   |   16|   0|   16|          0|
    |stencil_buf_2_load_65_reg_10319   |   16|   0|   16|          0|
    |stencil_buf_2_load_66_reg_10349   |   16|   0|   16|          0|
    |stencil_buf_2_load_67_reg_10359   |   16|   0|   16|          0|
    |stencil_buf_2_load_68_reg_10389   |   16|   0|   16|          0|
    |stencil_buf_2_load_69_reg_10399   |   16|   0|   16|          0|
    |stencil_buf_2_load_6_reg_8921     |   16|   0|   16|          0|
    |stencil_buf_2_load_70_reg_10429   |   16|   0|   16|          0|
    |stencil_buf_2_load_71_reg_10439   |   16|   0|   16|          0|
    |stencil_buf_2_load_72_reg_10469   |   16|   0|   16|          0|
    |stencil_buf_2_load_73_reg_10479   |   16|   0|   16|          0|
    |stencil_buf_2_load_74_reg_10509   |   16|   0|   16|          0|
    |stencil_buf_2_load_75_reg_10519   |   16|   0|   16|          0|
    |stencil_buf_2_load_76_reg_10549   |   16|   0|   16|          0|
    |stencil_buf_2_load_77_reg_10559   |   16|   0|   16|          0|
    |stencil_buf_2_load_78_reg_10589   |   16|   0|   16|          0|
    |stencil_buf_2_load_79_reg_10599   |   16|   0|   16|          0|
    |stencil_buf_2_load_7_reg_8931     |   16|   0|   16|          0|
    |stencil_buf_2_load_80_reg_10629   |   16|   0|   16|          0|
    |stencil_buf_2_load_81_reg_10639   |   16|   0|   16|          0|
    |stencil_buf_2_load_82_reg_10669   |   16|   0|   16|          0|
    |stencil_buf_2_load_83_reg_10679   |   16|   0|   16|          0|
    |stencil_buf_2_load_84_reg_10709   |   16|   0|   16|          0|
    |stencil_buf_2_load_85_reg_10719   |   16|   0|   16|          0|
    |stencil_buf_2_load_86_reg_10749   |   16|   0|   16|          0|
    |stencil_buf_2_load_87_reg_10759   |   16|   0|   16|          0|
    |stencil_buf_2_load_88_reg_10789   |   16|   0|   16|          0|
    |stencil_buf_2_load_89_reg_10799   |   16|   0|   16|          0|
    |stencil_buf_2_load_8_reg_8976     |   16|   0|   16|          0|
    |stencil_buf_2_load_90_reg_10829   |   16|   0|   16|          0|
    |stencil_buf_2_load_91_reg_10839   |   16|   0|   16|          0|
    |stencil_buf_2_load_92_reg_10869   |   16|   0|   16|          0|
    |stencil_buf_2_load_93_reg_10879   |   16|   0|   16|          0|
    |stencil_buf_2_load_94_reg_10909   |   16|   0|   16|          0|
    |stencil_buf_2_load_95_reg_10919   |   16|   0|   16|          0|
    |stencil_buf_2_load_96_reg_10949   |   16|   0|   16|          0|
    |stencil_buf_2_load_97_reg_10959   |   16|   0|   16|          0|
    |stencil_buf_2_load_98_reg_10989   |   16|   0|   16|          0|
    |stencil_buf_2_load_99_reg_10999   |   16|   0|   16|          0|
    |stencil_buf_2_load_9_reg_8986     |   16|   0|   16|          0|
    |stencil_buf_3_load_100_reg_11034  |   16|   0|   16|          0|
    |stencil_buf_3_load_101_reg_11044  |   16|   0|   16|          0|
    |stencil_buf_3_load_102_reg_11074  |   16|   0|   16|          0|
    |stencil_buf_3_load_103_reg_11084  |   16|   0|   16|          0|
    |stencil_buf_3_load_104_reg_11114  |   16|   0|   16|          0|
    |stencil_buf_3_load_105_reg_11124  |   16|   0|   16|          0|
    |stencil_buf_3_load_106_reg_11154  |   16|   0|   16|          0|
    |stencil_buf_3_load_107_reg_11164  |   16|   0|   16|          0|
    |stencil_buf_3_load_108_reg_11194  |   16|   0|   16|          0|
    |stencil_buf_3_load_109_reg_11204  |   16|   0|   16|          0|
    |stencil_buf_3_load_10_reg_9036    |   16|   0|   16|          0|
    |stencil_buf_3_load_110_reg_11234  |   16|   0|   16|          0|
    |stencil_buf_3_load_111_reg_11244  |   16|   0|   16|          0|
    |stencil_buf_3_load_112_reg_11274  |   16|   0|   16|          0|
    |stencil_buf_3_load_113_reg_11284  |   16|   0|   16|          0|
    |stencil_buf_3_load_114_reg_11314  |   16|   0|   16|          0|
    |stencil_buf_3_load_115_reg_11324  |   16|   0|   16|          0|
    |stencil_buf_3_load_116_reg_11354  |   16|   0|   16|          0|
    |stencil_buf_3_load_117_reg_11364  |   16|   0|   16|          0|
    |stencil_buf_3_load_118_reg_11394  |   16|   0|   16|          0|
    |stencil_buf_3_load_119_reg_11404  |   16|   0|   16|          0|
    |stencil_buf_3_load_11_reg_9046    |   16|   0|   16|          0|
    |stencil_buf_3_load_120_reg_11434  |   16|   0|   16|          0|
    |stencil_buf_3_load_121_reg_11444  |   16|   0|   16|          0|
    |stencil_buf_3_load_122_reg_11474  |   16|   0|   16|          0|
    |stencil_buf_3_load_123_reg_11484  |   16|   0|   16|          0|
    |stencil_buf_3_load_124_reg_11514  |   16|   0|   16|          0|
    |stencil_buf_3_load_125_reg_11524  |   16|   0|   16|          0|
    |stencil_buf_3_load_126_reg_11554  |   16|   0|   16|          0|
    |stencil_buf_3_load_127_reg_11564  |   16|   0|   16|          0|
    |stencil_buf_3_load_12_reg_9097    |   16|   0|   16|          0|
    |stencil_buf_3_load_13_reg_9107    |   16|   0|   16|          0|
    |stencil_buf_3_load_15_reg_9162    |   16|   0|   16|          0|
    |stencil_buf_3_load_16_reg_9213    |   16|   0|   16|          0|
    |stencil_buf_3_load_17_reg_9223    |   16|   0|   16|          0|
    |stencil_buf_3_load_18_reg_9268    |   16|   0|   16|          0|
    |stencil_buf_3_load_19_reg_9278    |   16|   0|   16|          0|
    |stencil_buf_3_load_1_reg_8750     |   16|   0|   16|          0|
    |stencil_buf_3_load_21_reg_9334    |   16|   0|   16|          0|
    |stencil_buf_3_load_22_reg_9379    |   16|   0|   16|          0|
    |stencil_buf_3_load_23_reg_9389    |   16|   0|   16|          0|
    |stencil_buf_3_load_24_reg_9434    |   16|   0|   16|          0|
    |stencil_buf_3_load_25_reg_9444    |   16|   0|   16|          0|
    |stencil_buf_3_load_26_reg_9489    |   16|   0|   16|          0|
    |stencil_buf_3_load_27_reg_9499    |   16|   0|   16|          0|
    |stencil_buf_3_load_28_reg_9539    |   16|   0|   16|          0|
    |stencil_buf_3_load_29_reg_9549    |   16|   0|   16|          0|
    |stencil_buf_3_load_30_reg_9589    |   16|   0|   16|          0|
    |stencil_buf_3_load_31_reg_9599    |   16|   0|   16|          0|
    |stencil_buf_3_load_32_reg_9644    |   16|   0|   16|          0|
    |stencil_buf_3_load_33_reg_9654    |   16|   0|   16|          0|
    |stencil_buf_3_load_34_reg_9699    |   16|   0|   16|          0|
    |stencil_buf_3_load_35_reg_9709    |   16|   0|   16|          0|
    |stencil_buf_3_load_36_reg_9744    |   16|   0|   16|          0|
    |stencil_buf_3_load_37_reg_9754    |   16|   0|   16|          0|
    |stencil_buf_3_load_38_reg_9794    |   16|   0|   16|          0|
    |stencil_buf_3_load_39_reg_9804    |   16|   0|   16|          0|
    |stencil_buf_3_load_40_reg_9834    |   16|   0|   16|          0|
    |stencil_buf_3_load_41_reg_9844    |   16|   0|   16|          0|
    |stencil_buf_3_load_42_reg_9874    |   16|   0|   16|          0|
    |stencil_buf_3_load_43_reg_9884    |   16|   0|   16|          0|
    |stencil_buf_3_load_44_reg_9914    |   16|   0|   16|          0|
    |stencil_buf_3_load_45_reg_9924    |   16|   0|   16|          0|
    |stencil_buf_3_load_46_reg_9954    |   16|   0|   16|          0|
    |stencil_buf_3_load_47_reg_9964    |   16|   0|   16|          0|
    |stencil_buf_3_load_48_reg_9994    |   16|   0|   16|          0|
    |stencil_buf_3_load_49_reg_10004   |   16|   0|   16|          0|
    |stencil_buf_3_load_4_reg_8881     |   16|   0|   16|          0|
    |stencil_buf_3_load_50_reg_10034   |   16|   0|   16|          0|
    |stencil_buf_3_load_51_reg_10044   |   16|   0|   16|          0|
    |stencil_buf_3_load_52_reg_10074   |   16|   0|   16|          0|
    |stencil_buf_3_load_53_reg_10084   |   16|   0|   16|          0|
    |stencil_buf_3_load_54_reg_10114   |   16|   0|   16|          0|
    |stencil_buf_3_load_55_reg_10124   |   16|   0|   16|          0|
    |stencil_buf_3_load_56_reg_10154   |   16|   0|   16|          0|
    |stencil_buf_3_load_57_reg_10164   |   16|   0|   16|          0|
    |stencil_buf_3_load_58_reg_10194   |   16|   0|   16|          0|
    |stencil_buf_3_load_59_reg_10204   |   16|   0|   16|          0|
    |stencil_buf_3_load_5_reg_8891     |   16|   0|   16|          0|
    |stencil_buf_3_load_60_reg_10234   |   16|   0|   16|          0|
    |stencil_buf_3_load_61_reg_10244   |   16|   0|   16|          0|
    |stencil_buf_3_load_62_reg_10274   |   16|   0|   16|          0|
    |stencil_buf_3_load_63_reg_10284   |   16|   0|   16|          0|
    |stencil_buf_3_load_64_reg_10314   |   16|   0|   16|          0|
    |stencil_buf_3_load_65_reg_10324   |   16|   0|   16|          0|
    |stencil_buf_3_load_66_reg_10354   |   16|   0|   16|          0|
    |stencil_buf_3_load_67_reg_10364   |   16|   0|   16|          0|
    |stencil_buf_3_load_68_reg_10394   |   16|   0|   16|          0|
    |stencil_buf_3_load_69_reg_10404   |   16|   0|   16|          0|
    |stencil_buf_3_load_6_reg_8926     |   16|   0|   16|          0|
    |stencil_buf_3_load_70_reg_10434   |   16|   0|   16|          0|
    |stencil_buf_3_load_71_reg_10444   |   16|   0|   16|          0|
    |stencil_buf_3_load_72_reg_10474   |   16|   0|   16|          0|
    |stencil_buf_3_load_73_reg_10484   |   16|   0|   16|          0|
    |stencil_buf_3_load_74_reg_10514   |   16|   0|   16|          0|
    |stencil_buf_3_load_75_reg_10524   |   16|   0|   16|          0|
    |stencil_buf_3_load_76_reg_10554   |   16|   0|   16|          0|
    |stencil_buf_3_load_77_reg_10564   |   16|   0|   16|          0|
    |stencil_buf_3_load_78_reg_10594   |   16|   0|   16|          0|
    |stencil_buf_3_load_79_reg_10604   |   16|   0|   16|          0|
    |stencil_buf_3_load_7_reg_8936     |   16|   0|   16|          0|
    |stencil_buf_3_load_80_reg_10634   |   16|   0|   16|          0|
    |stencil_buf_3_load_81_reg_10644   |   16|   0|   16|          0|
    |stencil_buf_3_load_82_reg_10674   |   16|   0|   16|          0|
    |stencil_buf_3_load_83_reg_10684   |   16|   0|   16|          0|
    |stencil_buf_3_load_84_reg_10714   |   16|   0|   16|          0|
    |stencil_buf_3_load_85_reg_10724   |   16|   0|   16|          0|
    |stencil_buf_3_load_86_reg_10754   |   16|   0|   16|          0|
    |stencil_buf_3_load_87_reg_10764   |   16|   0|   16|          0|
    |stencil_buf_3_load_88_reg_10794   |   16|   0|   16|          0|
    |stencil_buf_3_load_89_reg_10804   |   16|   0|   16|          0|
    |stencil_buf_3_load_8_reg_8981     |   16|   0|   16|          0|
    |stencil_buf_3_load_90_reg_10834   |   16|   0|   16|          0|
    |stencil_buf_3_load_91_reg_10844   |   16|   0|   16|          0|
    |stencil_buf_3_load_92_reg_10874   |   16|   0|   16|          0|
    |stencil_buf_3_load_93_reg_10884   |   16|   0|   16|          0|
    |stencil_buf_3_load_94_reg_10914   |   16|   0|   16|          0|
    |stencil_buf_3_load_95_reg_10924   |   16|   0|   16|          0|
    |stencil_buf_3_load_96_reg_10954   |   16|   0|   16|          0|
    |stencil_buf_3_load_97_reg_10964   |   16|   0|   16|          0|
    |stencil_buf_3_load_98_reg_10994   |   16|   0|   16|          0|
    |stencil_buf_3_load_99_reg_11004   |   16|   0|   16|          0|
    |stencil_buf_3_load_9_reg_8991     |   16|   0|   16|          0|
    |tile_index_dim0_reg_5601          |   32|   0|   32|          0|
    |tile_index_dim1_reg_5607          |   32|   0|   32|          0|
    |tmp_12_reg_8768                   |    1|   0|    1|          0|
    |tmp_16_reg_8773                   |    1|   0|    1|          0|
    |tmp_20_reg_8715                   |    1|   0|    1|          0|
    |tmp_28_reg_8677                   |    9|   0|    9|          0|
    |tmp_32_1_reg_8668                 |    1|   0|    1|          0|
    |tmp_35_reg_9664                   |   13|   0|   13|          0|
    |tmp_3_reg_8632                    |   13|   0|   15|          2|
    |tmp_42_reg_8682                   |    1|   0|    1|          0|
    |tmp_43_reg_8696                   |    1|   0|    1|          0|
    |tmp_4_reg_8641                    |   13|   0|   15|          2|
    |tmp_54_1_reg_8789                 |    1|   0|    1|          0|
    |tmp_54_2_reg_8691                 |    1|   0|    1|          0|
    |tmp_54_3_reg_8710                 |    1|   0|    1|          0|
    |tmp_55_2_reg_8799                 |    1|   0|    1|          0|
    |tmp_55_3_reg_8809                 |    1|   0|    1|          0|
    |tmp_5_reg_5629                    |   32|   0|   32|          0|
    |tmp_6_reg_5637                    |   32|   0|   32|          0|
    |tmp_7_reg_8622                    |   13|   0|   15|          2|
    |tmp_reg_5613                      |   31|   0|   32|          1|
    |tmp_s_reg_5621                    |   31|   0|   32|          1|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 9307|   0| 9321|         14|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_start             |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_done              | out |    1| ap_ctrl_hs |       compute       | return value |
|ap_idle              | out |    1| ap_ctrl_hs |       compute       | return value |
|ap_ready             | out |    1| ap_ctrl_hs |       compute       | return value |
|compute_flag         |  in |    1|   ap_none  |     compute_flag    |    scalar    |
|output_0_address0    | out |   12|  ap_memory |       output_0      |     array    |
|output_0_ce0         | out |    1|  ap_memory |       output_0      |     array    |
|output_0_we0         | out |    1|  ap_memory |       output_0      |     array    |
|output_0_d0          | out |   16|  ap_memory |       output_0      |     array    |
|output_1_address0    | out |   12|  ap_memory |       output_1      |     array    |
|output_1_ce0         | out |    1|  ap_memory |       output_1      |     array    |
|output_1_we0         | out |    1|  ap_memory |       output_1      |     array    |
|output_1_d0          | out |   16|  ap_memory |       output_1      |     array    |
|output_2_address0    | out |   12|  ap_memory |       output_2      |     array    |
|output_2_ce0         | out |    1|  ap_memory |       output_2      |     array    |
|output_2_we0         | out |    1|  ap_memory |       output_2      |     array    |
|output_2_d0          | out |   16|  ap_memory |       output_2      |     array    |
|output_3_address0    | out |   12|  ap_memory |       output_3      |     array    |
|output_3_ce0         | out |    1|  ap_memory |       output_3      |     array    |
|output_3_we0         | out |    1|  ap_memory |       output_3      |     array    |
|output_3_d0          | out |   16|  ap_memory |       output_3      |     array    |
|input_0_address0     | out |   12|  ap_memory |       input_0       |     array    |
|input_0_ce0          | out |    1|  ap_memory |       input_0       |     array    |
|input_0_q0           |  in |   16|  ap_memory |       input_0       |     array    |
|input_1_address0     | out |   12|  ap_memory |       input_1       |     array    |
|input_1_ce0          | out |    1|  ap_memory |       input_1       |     array    |
|input_1_q0           |  in |   16|  ap_memory |       input_1       |     array    |
|input_2_address0     | out |   12|  ap_memory |       input_2       |     array    |
|input_2_ce0          | out |    1|  ap_memory |       input_2       |     array    |
|input_2_q0           |  in |   16|  ap_memory |       input_2       |     array    |
|input_3_address0     | out |   12|  ap_memory |       input_3       |     array    |
|input_3_ce0          | out |    1|  ap_memory |       input_3       |     array    |
|input_3_q0           |  in |   16|  ap_memory |       input_3       |     array    |
|tile_index           |  in |   32|   ap_none  |      tile_index     |    scalar    |
|tile_num_dim0        |  in |   32|   ap_none  |    tile_num_dim0    |    scalar    |
|var_blur_y_extent_0  |  in |   32|   ap_none  | var_blur_y_extent_0 |    scalar    |
|var_blur_y_extent_1  |  in |   32|   ap_none  | var_blur_y_extent_1 |    scalar    |
|var_blur_y_min_0     |  in |   32|   ap_none  |   var_blur_y_min_0  |    scalar    |
|var_blur_y_min_1     |  in |   32|   ap_none  |   var_blur_y_min_1  |    scalar    |
+---------------------+-----+-----+------------+---------------------+--------------+

