Successively bypass the existing write-through cache, by directly forwarding CPU requests to the main memory request port
