Release 14.7 Map P.20131013 (nt)
Xilinx Map Application Log File for Design 'CNC2_FC_RTEX_MARKING'

Design Information
------------------
Command Line   : map -filter iseconfig/filter.filter -intstyle ise -p
xc6slx25-ftg256-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication
off -r 4 -global_opt off -mt off -detail -ir off -pr off -lc off -power off -o
CNC2_FC_RTEX_MARKING_map.ncd CNC2_FC_RTEX_MARKING.ngd CNC2_FC_RTEX_MARKING.pcf 
Target Device  : xc6slx25
Target Package : ftg256
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu May 16 14:58:45 2019

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 25 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:15749302) REAL time: 27 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:15749302) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:15749302) REAL time: 28 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:7f30ef7a) REAL time: 40 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7f30ef7a) REAL time: 40 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:7f30ef7a) REAL time: 40 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:7f30ef7a) REAL time: 40 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7f30ef7a) REAL time: 40 secs 

Phase 9.8  Global Placement
................................
........................................................................................
........................................................................................................................................................
............................................................................................................................................................................................
................................................
Phase 9.8  Global Placement (Checksum:2e55227b) REAL time: 2 mins 28 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2e55227b) REAL time: 2 mins 29 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:4b2ba66) REAL time: 2 mins 45 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:4b2ba66) REAL time: 2 mins 45 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:9565949b) REAL time: 2 mins 46 secs 

Total REAL time to Placer completion: 2 mins 47 secs 
Total CPU  time to Placer completion: 2 mins 46 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFu
   ncManager_1/Modbus_ReadHoldingReg_1/m_State[1]_GND_607_o_Mux_62_o is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ProtocolReady_m_DataWrEN_OR_
   627_o is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFu
   ncManager_1/Modbus_WrMultiReg_1/m_State[1]_GND_617_o_Mux_63_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/iS
   ervoOn_GND_395_o_AND_292_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   LocalBusBridgeAleDec_inst/iLBALEDEC_ALE_iLBALEDEC_WRn_AND_7_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_1_5Tou
   tflag_G is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_CRCErr
   orFlag_G is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iEN_iTim
   eOut[31]_MUX_1840_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am12_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am15_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am14_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram18_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram22_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram19_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am4_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am13_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am11_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am10_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram10_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram11_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram12_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram23_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram17_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram20_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am24_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am19_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am27_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am32_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am31_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am8_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am21_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am24_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am18_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am16_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram15_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram14_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am20_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am19_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am23_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am21_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am18_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am29_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am26_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am34_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am20_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am4_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am17_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am22_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am35_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am32_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am27_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am9_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am23_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am20_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am17_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am28_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am25_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am30_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am40_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am39_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am36_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am28_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am31_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am30_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am26_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am25_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram16_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram13_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am19_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am17_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am6_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am37_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am29_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am38_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am15_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am12_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am40_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram6_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram8_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram9_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram38_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram37_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram21_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am14_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am16_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am22_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am39_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am38_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am33_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am22_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am23_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am6_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am29_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am31_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am30_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am32_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram39_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram40_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram24_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram27_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am10_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am13_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am37_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am35_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am13_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am21_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am18_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am8_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram36_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram30_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram25_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am9_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am11_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am36_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am9_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am16_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am37_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am24_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am40_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am28_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am34_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am33_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram40_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram35_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram37_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram34_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram38_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram31_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram29_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram32_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram26_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram4_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram21_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram17_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram18_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram36_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram35_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram39_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am14_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am39_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am34_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am26_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am27_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am25_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram33_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram4_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram28_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram27_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram23_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram20_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram22_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram33_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram34_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram11_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram14_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram9_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram12_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram15_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram10_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am8_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am6_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am4_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am12_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am15_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am10_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am11_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am36_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am35_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am38_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDAC
   mdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_r
   am33_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram8_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram6_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram19_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram24_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram13_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram16_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram28_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram30_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram32_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram25_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram26_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram29_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DD
   ACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram
   _ram31_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  211
Slice Logic Utilization:
  Number of Slice Registers:                 5,416 out of  30,064   18%
    Number used as Flip Flops:               5,245
    Number used as Latches:                    159
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               12
  Number of Slice LUTs:                      9,121 out of  15,032   60%
    Number used as logic:                    8,146 out of  15,032   54%
      Number using O6 output only:           6,067
      Number using O5 output only:             235
      Number using O5 and O6:                1,844
      Number used as ROM:                        0
    Number used as Memory:                     901 out of   3,664   24%
      Number used as Dual Port RAM:            880
        Number using O6 output only:           880
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            8
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                  8
      Number used as Shift Register:            13
        Number using O6 output only:             5
        Number using O5 output only:             0
        Number using O5 and O6:                  8
    Number used exclusively as route-thrus:     74
      Number with same-slice register load:     45
      Number with same-slice carry load:        29
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,969 out of   3,758   79%
  Number of MUXCYs used:                     1,532 out of   7,516   20%
  Number of LUT Flip Flop pairs used:        9,664
    Number with an unused Flip Flop:         4,881 out of   9,664   50%
    Number with an unused LUT:                 543 out of   9,664    5%
    Number of fully used LUT-FF pairs:       4,240 out of   9,664   43%
    Number of unique control sets:             299
    Number of slice register sites lost
      to control set restrictions:             895 out of  30,064    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        87 out of     186   46%
    Number of LOCed IOBs:                       87 out of      87  100%
    IOB Latches:                                22

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      52   11%
  Number of RAMB8BWERs:                          2 out of     104    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             2 out of      32    6%
    Number used as BUFIO2FBs:                    2
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       8 out of      16   50%
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       4   50%
    Number used as DCMs:                         2
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     272    2%
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                  16 out of     272    5%
    Number used as OLOGIC2s:                    16
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      38    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                5.00

Peak Memory Usage:  449 MB
Total REAL time to MAP completion:  2 mins 56 secs 
Total CPU time to MAP completion:   2 mins 55 secs 

Mapping completed.
See MAP report file "CNC2_FC_RTEX_MARKING_map.mrp" for details.
