{
   "ActiveEmotionalView":"No Loops",
   "Default View_Layers":"/xdma_0_axi_aresetn:true|/xdma_0_axi_aclk:true|/ext_reset_in_0_1:true|/system_reset_100mhz_peripheral_aresetn:true|/system_reset_100mhz_peripheral_reset:true|/ddr4_ram_c0_ddr4_ui_clk:true|/util_ds_buf_0_IBUF_OUT:true|/system_reset_100mhz_interconnect_aresetn:true|/xdma_clock_IBUF_DS_ODIV2:true|/ddr4_ram_c0_ddr4_ui_clk_sync_rst:true|/xdma_clock_IBUF_OUT:true|/ddr4_reset_peripheral_aresetn:true|",
   "Default View_ScaleFactor":"0.527769",
   "Default View_TopLeft":"-135,-138",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/xdma_0_axi_aclk:false|/xdma_clock_IBUF_OUT:false|/ddr4_reset_peripheral_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|/system_reset_100mhz_peripheral_aresetn:false|/ddr4_ram_c0_ddr4_ui_clk:false|/ddr4_ram_c0_ddr4_ui_clk_sync_rst:false|/xdma_0_axi_aresetn:false|/xdma_clock_IBUF_DS_ODIV2:false|/ext_reset_in_0_1:false|/system_reset_100mhz_peripheral_reset:false|/system_reset_100mhz_interconnect_aresetn:false|/S01_ARESETN_1:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4 -pg 1 -lvl 5 -x 1320 -y 760 -defaultsOSRD
preplace port ddr4_refclk -pg 1 -lvl 0 -x 0 -y 740 -defaultsOSRD
preplace port clk_100mhz -pg 1 -lvl 0 -x 0 -y 680 -defaultsOSRD
preplace port dma_refclk -pg 1 -lvl 0 -x 0 -y 800 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 5 -x 1320 -y 300 -defaultsOSRD
preplace port port-id_led_ddr_cal_done -pg 1 -lvl 5 -x 1320 -y 20 -defaultsOSRD
preplace port port-id_led_dma_link_up -pg 1 -lvl 5 -x 1320 -y 40 -defaultsOSRD
preplace inst ddr4_ram -pg 1 -lvl 4 -x 1140 -y 760 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 770 -y 490 -defaultsOSRD
preplace inst clock_buffer_100mhz -pg 1 -lvl 1 -x 150 -y 680 -defaultsOSRD
preplace inst bridge_input_clock -pg 1 -lvl 1 -x 150 -y 800 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 4 -x 1140 -y 290 -defaultsOSRD
preplace inst axi_adder -pg 1 -lvl 4 -x 1140 -y 400 -defaultsOSRD
preplace inst axi_revision -pg 1 -lvl 4 -x 1140 -y 500 -defaultsOSRD
preplace inst pcie_crossbar -pg 1 -lvl 3 -x 770 -y 150 -swap {78 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 0 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117} -defaultsOSRD
preplace inst dma_read_pcie_cc -pg 1 -lvl 2 -x 440 -y 160 -defaultsOSRD
preplace inst h2c_dma_engine -pg 1 -lvl 1 -x 150 -y 440 -defaultsOSRD
preplace inst measure_pci_rbw_250 -pg 1 -lvl 2 -x 440 -y 60 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 3 -x 770 -y 290 -swap {36 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 0 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57} -defaultsOSRD
preplace inst measure_ddr_rbw -pg 1 -lvl 2 -x 440 -y 510 -defaultsOSRD
preplace netloc C0_SYS_CLK_0_1 1 0 4 NJ 740 NJ 740 NJ 740 NJ
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 680
preplace netloc CLK_IN_D_0_2 1 0 1 NJ 800
preplace netloc axi_clock_converter_0_M_AXI 1 2 1 NJ 160
preplace netloc axi_crossbar_0_M00_AXI 1 3 1 980 150n
preplace netloc ddr4_0_C0_DDR4 1 4 1 NJ 760
preplace netloc ddr4_axi_interconnect_M00_AXI 1 3 1 960 420n
preplace netloc dma_engine_0_M01_AXI 1 1 2 NJ 450 600
preplace netloc h2c_dma_engine_M00_AXI 1 1 1 280 160n
preplace netloc measure_rbw_0_M_AXI 1 2 1 600 60n
preplace netloc pcie_bridge_M_AXI_B 1 2 3 610 220 NJ 220 1300
preplace netloc system_interconnect_M01_AXI 1 3 1 950 440n
preplace netloc system_interconnect_M02_AXI 1 3 1 980J 400n
preplace netloc system_interconnect_M03_AXI 1 3 1 970 300n
preplace netloc system_interconnect_M04_AXI 1 3 1 NJ 500
preplace netloc system_interconnect_M05_AXI 1 1 3 290 220 590 360 930
preplace netloc system_interconnect_M06_AXI 1 0 4 20 620 NJ 620 NJ 620 940
preplace netloc xdma_bridge_pcie_mgt 1 4 1 NJ 300
preplace netloc measure_ddr_rbw_M_AXI 1 2 1 NJ 510
preplace netloc system_interconnect_M07_AXI 1 1 3 290 630 NJ 630 930
levelinfo -pg 1 0 150 440 770 1140 1320
pagesize -pg 1 -db -bbox -sgen -140 0 1500 860
",
   "Interfaces View_ScaleFactor":"1.0",
   "Interfaces View_TopLeft":"-557,-231",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/xdma_0_axi_aclk:true|/xdma_clock_IBUF_OUT:true|/ddr4_reset_peripheral_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|/system_reset_100mhz_peripheral_aresetn:true|/ddr4_ram_c0_ddr4_ui_clk:true|/ddr4_ram_c0_ddr4_ui_clk_sync_rst:true|/xdma_0_axi_aresetn:true|/xdma_clock_IBUF_DS_ODIV2:true|/ext_reset_in_0_1:true|/system_reset_100mhz_peripheral_reset:true|/system_reset_100mhz_interconnect_aresetn:true|/S01_ARESETN_1:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port clk_100mhz -pg 1 -lvl 0 -x 0 -y 950 -defaultsOSRD
preplace port pci_refclk -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD -left
preplace port qsfp0_clk -pg 1 -lvl 9 -x 3130 -y 380 -defaultsOSRD -right
preplace port qsfp1_clk -pg 1 -lvl 9 -x 3130 -y 320 -defaultsOSRD -right
preplace port qsfp0_gt -pg 1 -lvl 9 -x 3130 -y 340 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 9 -x 3130 -y 360 -defaultsOSRD
preplace port port-id_pb_rst_n -pg 1 -lvl 0 -x 0 -y 1130 -defaultsOSRD
preplace port port-id_led_pci_link_up -pg 1 -lvl 9 -x 3130 -y 260 -defaultsOSRD
preplace port port-id_qsfp0_up -pg 1 -lvl 9 -x 3130 -y 400 -defaultsOSRD
preplace port port-id_qsfp1_up -pg 1 -lvl 9 -x 3130 -y 420 -defaultsOSRD
preplace inst system_reset_100mhz -pg 1 -lvl 1 -x 230 -y 1050 -swap {5 9 2 3 4 6 7 0 8 1} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 20R -pinDir ext_reset_in left -pinY ext_reset_in 80L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 0R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn left -pinBusY peripheral_aresetn 0L
preplace inst clock_buffer_100mhz -pg 1 -lvl 1 -x 230 -y 950 -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 0R
preplace inst pcie_axi_bridge -pg 1 -lvl 1 -x 230 -y 200 -swap {53 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 20 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 113 112 118 115 114 117 116} -defaultsOSRD -pinDir S_BRIDGE_CTRL_AXI right -pinY S_BRIDGE_CTRL_AXI 440R -pinDir S_AXI_B right -pinY S_AXI_B 0R -pinDir pcie_mgt left -pinY pcie_mgt 0L -pinDir M_AXI_B right -pinY M_AXI_B 420R -pinDir S_INT_MGR_AXI right -pinY S_INT_MGR_AXI 460R -pinDir pci_refclk left -pinY pci_refclk 20L -pinDir axi_aresetn right -pinY axi_aresetn 580R -pinDir axi_aclk right -pinY axi_aclk 480R -pinDir led_pci_link_up right -pinY led_pci_link_up 660R -pinDir sys_rst_n left -pinY sys_rst_n 660L -pinDir IRQ_EOB_IN right -pinY IRQ_EOB_IN 600R -pinDir IRQ_UNDERFLOW_IN right -pinY IRQ_UNDERFLOW_IN 640R -pinDir IRQ_JOBCOMPLETE_IN right -pinY IRQ_JOBCOMPLETE_IN 620R
preplace inst qsfp_data -pg 1 -lvl 8 -x 2940 -y 320 -swap {44 1 2 0 4 5 15 7 8 9 10 11 12 13 14 35 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 49 36 37 38 3 40 41 42 43 39 45 46 47 48 6 50 51 52 53 59 55 56 57 54 58} -defaultsOSRD -pinDir qsfp0_clk right -pinY qsfp0_clk 60R -pinDir qsfp1_clk right -pinY qsfp1_clk 0R -pinDir ROW_REQ_STREAM left -pinY ROW_REQ_STREAM 280L -pinDir QSFP_TX0_STREAM left -pinY QSFP_TX0_STREAM 100L -pinDir AXI_QSFP_STATUS left -pinY AXI_QSFP_STATUS 460L -pinDir EVENT_STREAM left -pinY EVENT_STREAM 480L -pinDir qsfp0_gt right -pinY qsfp0_gt 20R -pinDir qsfp1_gt right -pinY qsfp1_gt 40R -pinDir QSPF_TX1_STREAM left -pinY QSPF_TX1_STREAM 0L -pinDir init_clk left -pinY init_clk 630L -pinDir reset_in left -pinY reset_in 520L -pinDir qsfp0_channel_up right -pinY qsfp0_channel_up 80R -pinDir qsfp1_channel_up right -pinY qsfp1_channel_up 100R -pinDir data_clock left -pinY data_clock 500L -pinDir data_aresetn left -pinY data_aresetn 540L
preplace inst ch0_data_response_fifo -pg 1 -lvl 4 -x 1370 -y 200 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 40R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 20L -pinDir s_axis_aclk left -pinY s_axis_aclk 40L
preplace inst restart_manager -pg 1 -lvl 3 -x 1050 -y 460 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir restartn right -pinY restartn 0R
preplace inst ch0_request_manager -pg 1 -lvl 5 -x 1750 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 12 11 13 14} -defaultsOSRD -pinDir AXIS_RX left -pinY AXIS_RX 0L -pinDir AXIS_TX right -pinY AXIS_TX 10R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir READY_FOR_REQ right -pinY READY_FOR_REQ 50R -pinDir REQ_ID_VALID right -pinY REQ_ID_VALID 30R -pinBusDir REQ_ID_IN right -pinBusY REQ_ID_IN 70R -pinDir resetn1 left -pinY resetn1 70L
preplace inst system_interconnect -pg 1 -lvl 2 -x 610 -y 260 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 158 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 78 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 204 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 98 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 138 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 360L -pinDir M00_AXI left -pinY M00_AXI 380L -pinDir M01_AXI left -pinY M01_AXI 400L -pinDir M02_AXI right -pinY M02_AXI 400R -pinDir M03_AXI right -pinY M03_AXI 0R -pinDir M04_AXI right -pinY M04_AXI 100R -pinDir M05_AXI right -pinY M05_AXI 420R -pinDir M06_AXI right -pinY M06_AXI 20R -pinDir M07_AXI right -pinY M07_AXI 200R -pinDir aclk left -pinY aclk 420L
preplace inst axi_revision -pg 1 -lvl 3 -x 1050 -y 660 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir AXI_ACLK left -pinY AXI_ACLK 20L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 40L
preplace inst event_broker -pg 1 -lvl 5 -x 1750 -y 500 -swap {4 1 2 3 0 5 6 7 8 9 10 11} -defaultsOSRD -pinDir AXIS_IN right -pinY AXIS_IN 180R -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L -pinDir event_underflow left -pinY event_underflow 60L -pinDir event_jobcomplete left -pinY event_jobcomplete 80L
preplace inst request_presenter -pg 1 -lvl 7 -x 2590 -y 600 -swap {0 1 2 3 8 6 4 5 7} -defaultsOSRD -pinDir FIFO right -pinY FIFO 0R -pinDir clk left -pinY clk 80L -pinDir ch0_ready left -pinY ch0_ready 40L -pinDir ch1_ready left -pinY ch1_ready 0L -pinDir req_id_valid left -pinY req_id_valid 20L -pinBusDir req_id left -pinBusY req_id 60L
preplace inst ecd_master_ctrl -pg 1 -lvl 3 -x 1050 -y 60 -swap {4 1 2 3 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 67 66 68 65} -defaultsOSRD -pinDir AXIS_TX0 right -pinY AXIS_TX0 140R -pinDir AXIS_TX1 right -pinY AXIS_TX1 0R -pinDir M_AXI left -pinY M_AXI 140L -pinDir S_AXI left -pinY S_AXI 200L -pinDir clk left -pinY clk 220L -pinDir resetn right -pinY resetn 220R -pinDir IRQ_EOB left -pinY IRQ_EOB 240L -pinDir PRELOAD_COMPLETE right -pinY PRELOAD_COMPLETE 240R -pinDir DRAINING right -pinY DRAINING 160R
preplace inst ch1_data_response_fifo -pg 1 -lvl 4 -x 1370 -y 60 -swap {0 1 2 3 4 5 6 7 9 8} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 30R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 40L -pinDir s_axis_aclk left -pinY s_axis_aclk 20L
preplace inst ch1_request_manager -pg 1 -lvl 5 -x 1750 -y 90 -defaultsOSRD -pinDir AXIS_RX left -pinY AXIS_RX 0L -pinDir AXIS_TX right -pinY AXIS_TX 0R -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 60L -pinDir READY_FOR_REQ right -pinY READY_FOR_REQ 20R -pinDir REQ_ID_VALID right -pinY REQ_ID_VALID 40R -pinBusDir REQ_ID_IN right -pinBusY REQ_ID_IN 60R
preplace inst ch0_axis_switch -pg 1 -lvl 7 -x 2590 -y 420 -defaultsOSRD -pinDir AXIS_IN1 left -pinY AXIS_IN1 0L -pinDir AXIS_IN2 left -pinY AXIS_IN2 20L -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir clk left -pinY clk 40L
preplace inst ch1_axis_switch -pg 1 -lvl 7 -x 2590 -y 90 -defaultsOSRD -pinDir AXIS_IN1 left -pinY AXIS_IN1 0L -pinDir AXIS_IN2 left -pinY AXIS_IN2 210L -pinDir AXIS_OUT right -pinY AXIS_OUT 230R -pinDir clk left -pinY clk 230L
preplace inst axi4lite_proxy -pg 1 -lvl 6 -x 2170 -y 310 -swap {12 1 2 3 8 5 6 7 4 9 10 11 0 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 90L -pinDir AXIS_OUT0 right -pinY AXIS_OUT0 130R -pinDir AXIS_OUT1 right -pinY AXIS_OUT1 0R -pinDir S_AXI left -pinY S_AXI 50L -pinDir clk left -pinY clk 110L -pinDir resetn left -pinY resetn 130L -pinDir preload_complete left -pinY preload_complete 150L
preplace netloc REQ_ID_IN_1 1 5 2 2010 520 2330
preplace netloc REQ_ID_VALID_1 1 5 2 1910 210 2390
preplace netloc ch1_request_manager_READY_FOR_REQ 1 5 2 NJ 110 2430
preplace netloc ecd_master_ctrl_IRQ_PPB0 1 1 2 NJ 800 810J
preplace netloc ecd_master_ctrl_PRELOAD_COMPLETE 1 3 3 1210 340 1570J 440 1930J
preplace netloc event_broker_event_jobcomplete 1 1 4 NJ 820 850J 560 1210J 580 NJ
preplace netloc event_broker_event_underflow 1 1 4 NJ 840 870J 580 1250J 560 NJ
preplace netloc ext_reset_in_0_1 1 0 1 NJ 1130
preplace netloc ila_250mhz 1 1 7 470 760 770 400 1230 300 1510 380 1950 560 2410 520 2770J
preplace netloc pcie_axi_bridge_led_pci_link_up 1 1 8 NJ 860 890J 600 NJ 600 1510 740 NJ 740 NJ 740 2750J 260 NJ
preplace netloc qsfp_data_channel_up_0 1 8 1 NJ 400
preplace netloc qsfp_data_channel_up_1 1 8 1 NJ 420
preplace netloc request_manager_READY_FOR_REQ 1 5 2 1990J 230 2350
preplace netloc reset_in_1 1 1 7 450J 740 790J 380 NJ 380 1490J 420 1910J 540 NJ 540 2730J
preplace netloc restartn 1 3 3 1250 320 1530 400 1970
preplace netloc system_reset_100mhz_peripheral_aresetn 1 0 1 20 860n
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 7 430J 950 NJ 950 NJ 950 NJ 950 NJ 950 NJ 950 N
preplace netloc xdma_0_axi_aresetn 1 1 7 NJ 780 830 760 NJ 760 1550J 760 NJ 760 2370 860 NJ
preplace netloc AXIS_RX_1 1 4 1 N 90
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 950
preplace netloc GT_DIFF_REFCLK1_0_1 1 8 1 NJ 380
preplace netloc GT_DIFF_REFCLK1_0_3 1 8 1 NJ 320
preplace netloc axi4lite_proxy_AXIS_OUT1 1 6 1 2330 300n
preplace netloc axi_proxy_AXIS 1 6 1 N 440
preplace netloc axis_switch_0_AXIS_OUT 1 7 1 N 420
preplace netloc ch1_axis_switch_AXIS_OUT 1 7 1 N 320
preplace netloc ch1_request_manager_AXIS_TX 1 5 2 NJ 90 NJ
preplace netloc data_response_fifo_M_AXIS 1 4 1 N 240
preplace netloc ecd_master_ctrl_AXIS_TX0 1 3 1 N 200
preplace netloc ecd_master_ctrl_AXIS_TX1 1 3 1 N 60
preplace netloc ecd_master_ctrl_M_AXI 1 1 2 NJ 200 NJ
preplace netloc event_broker_0_AXIS_OUT 1 5 1 1990 400n
preplace netloc pci_refclk_1 1 0 1 NJ 220
preplace netloc pcie_axi_bridge_M_AXI_B 1 1 1 N 620
preplace netloc pcie_axi_bridge_pcie_mgt 1 0 1 NJ 200
preplace netloc qsfp_data_EVENT_STREAM 1 5 3 1950J 800 NJ 800 NJ
preplace netloc qsfp_data_ROW_REQ_STREAM 1 7 1 N 600
preplace netloc qsfp_data_gt_serial_port_0 1 8 1 NJ 340
preplace netloc qsfp_data_gt_serial_port_1 1 8 1 NJ 360
preplace netloc request_manager_AXIS_TX 1 5 2 NJ 250 2370
preplace netloc system_interconnect_M00_AXI 1 1 1 N 640
preplace netloc system_interconnect_M01_AXI 1 1 1 N 660
preplace netloc system_interconnect_M02_AXI 1 2 1 N 660
preplace netloc system_interconnect_M03_AXI 1 2 1 N 260
preplace netloc system_interconnect_M04_AXI 1 2 4 NJ 360 NJ 360 NJ 360 NJ
preplace netloc system_interconnect_M05_AXI 1 2 6 750 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ
preplace netloc system_interconnect_M07_AXI 1 2 1 N 460
levelinfo -pg 1 0 230 610 1050 1370 1750 2170 2590 2940 3130
pagesize -pg 1 -db -bbox -sgen -140 0 3290 1190
",
   "No Loops_ScaleFactor":"0.613927",
   "No Loops_TopLeft":"948,-173",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4 -pg 1 -lvl 8 -x 2780 -y 220 -defaultsOSRD
preplace port ddr4_refclk -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace port clk_100mhz -pg 1 -lvl 0 -x 0 -y 1080 -defaultsOSRD
preplace port dma_refclk -pg 1 -lvl 0 -x 0 -y 1500 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 8 -x 2780 -y 1320 -defaultsOSRD
preplace port port-id_pb_rst_n -pg 1 -lvl 0 -x 0 -y 1180 -defaultsOSRD
preplace port port-id_led_heartbeat -pg 1 -lvl 8 -x 2780 -y 1160 -defaultsOSRD
preplace port port-id_led_ddr_cal_done -pg 1 -lvl 8 -x 2780 -y 260 -defaultsOSRD
preplace port port-id_led_dma_link_up -pg 1 -lvl 8 -x 2780 -y 1460 -defaultsOSRD
preplace inst ddr4_ram -pg 1 -lvl 7 -x 2560 -y 220 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 74 75 76 79 73 78 77 80} -defaultsOSRD -pinY C0_SYS_CLK 140L -pinY C0_DDR4 0R -pinY C0_DDR4_S_AXI_CTRL 260L -pinY C0_DDR4_S_AXI 280L -pinY c0_init_calib_complete 40R -pinY dbg_clk 60R -pinBusY dbg_bus 80R -pinY c0_ddr4_ui_clk 320R -pinY c0_ddr4_ui_clk_sync_rst 20R -pinY c0_ddr4_aresetn 300L -pinY c0_ddr4_interrupt 100R -pinY sys_rst 320L
preplace inst reset_from_ddr4 -pg 1 -lvl 5 -x 1620 -y 220 -swap {1 0 2 3 4 5 6 7 8 9} -defaultsOSRD -pinY slowest_sync_clk 20L -pinY ext_reset_in 0L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 0R -pinBusY bus_struct_reset 20R -pinBusY peripheral_reset 40R -pinBusY interconnect_aresetn 60R -pinBusY peripheral_aresetn 80R
preplace inst system_interconnect -pg 1 -lvl 6 -x 2110 -y 460 -swap {74 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 116 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 0 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 156 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 176 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 36 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 136 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 232 228 233 229 216 218 224 220 217 219 234 230 235 231 225 221 226 222 227 223} -defaultsOSRD -pinY S00_AXI 20L -pinY M00_AXI 40R -pinY S01_AXI 0L -pinY M01_AXI 20R -pinY M02_AXI 380R -pinY M03_AXI 400R -pinY M04_AXI 0R -pinY M05_AXI 60R -pinY M06_AXI 420R -pinY ACLK 360L -pinY ARESETN 280L -pinY S00_ACLK 380L -pinY S00_ARESETN 300L -pinY M00_ACLK 40L -pinY M00_ARESETN 80L -pinY S01_ACLK 200L -pinY S01_ARESETN 120L -pinY M01_ACLK 60L -pinY M01_ARESETN 100L -pinY M02_ACLK 400L -pinY M02_ARESETN 320L -pinY M03_ACLK 420L -pinY M03_ARESETN 340L -pinY M04_ACLK 220L -pinY M04_ARESETN 140L -pinY M05_ACLK 240L -pinY M05_ARESETN 160L -pinY M06_ACLK 260L -pinY M06_ARESETN 180L
preplace inst system_reset_100mhz -pg 1 -lvl 2 -x 470 -y 1140 -swap {0 2 1 3 4 5 7 9 8 6} -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 40L -pinY aux_reset_in 20L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 0R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 240R -pinBusY interconnect_aresetn 60R -pinBusY peripheral_aresetn 20R
preplace inst clock_buffer_100mhz -pg 1 -lvl 1 -x 150 -y 1080 -defaultsOSRD -pinY CLK_IN_D 0L -pinBusY IBUF_OUT 0R
preplace inst bridge_input_clock -pg 1 -lvl 4 -x 1200 -y 1500 -swap {0 1 2 4 3} -defaultsOSRD -pinY CLK_IN_D 0L -pinBusY IBUF_OUT 20R -pinBusY IBUF_DS_ODIV2 0R
preplace inst pcie_bridge -pg 1 -lvl 5 -x 1620 -y 1300 -swap {68 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 0 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 94 95 93 98 103 96 97 105 101 99 100 102 104} -defaultsOSRD -pinY S_AXI_B 20L -pinY M_AXI_B 0R -pinY S_AXI_LITE 0L -pinY pcie_mgt 20R -pinY sys_clk 200L -pinY sys_clk_gt 220L -pinY sys_rst_n 140L -pinBusY cfg_ltssm_state 80R -pinY user_lnk_up 160R -pinY axi_aclk 40R -pinY axi_aresetn 60R -pinY axi_ctl_aresetn 200R -pinBusY usr_irq_req 240L -pinBusY usr_irq_ack 100R -pinY msi_enable 120R -pinBusY msi_vector_width 140R -pinY interrupt_out 180R
preplace inst blinker -pg 1 -lvl 7 -x 2560 -y 1160 -defaultsOSRD -pinY CLK 0L -pinY RESETN 20L -pinY LED 0R
preplace inst pci_busmaster_iconnect -pg 1 -lvl 4 -x 1200 -y 1140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 40 38 37 36 41 39} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 180R -pinY ACLK 160L -pinY ARESETN 120L -pinY S00_ACLK 40L -pinY S00_ARESETN 20L -pinY M00_ACLK 180L -pinY M00_ARESETN 140L
preplace inst axi_adder -pg 1 -lvl 7 -x 2560 -y 840 -defaultsOSRD -pinY S_AXI 0L -pinY AXI_ACLK 200L -pinY AXI_ARESETN 220L
preplace inst axi_revision -pg 1 -lvl 7 -x 2560 -y 60 -defaultsOSRD -pinY S_AXI 0L -pinY AXI_ACLK 20L -pinY AXI_ARESETN 40L
preplace inst system_ila_0 -pg 1 -lvl 6 -x 2110 -y 1000 -swap {36 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 72 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 0 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 93 92} -defaultsOSRD -pinY SLOT_0_AXI 20L -pinY SLOT_1_AXI 40L -pinY SLOT_2_AXI 0L -pinY clk 80L -pinY resetn 60L
preplace inst h2c_dma_engine -pg 1 -lvl 3 -x 830 -y 1040 -swap {17 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 0 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58} -defaultsOSRD -pinY M00_AXI 20R -pinY M01_AXI 0R -pinY S_AXI 0L -pinY AXI_ACLK 40L -pinY AXI_ARESETN 60L
preplace netloc blinker_0_LED 1 7 1 NJ 1160
preplace netloc ddr4_ram_c0_ddr4_ui_clk 1 4 4 1350 140 1940 400 2300J 600 2760
preplace netloc ddr4_ram_c0_ddr4_ui_clk_sync_rst 1 4 4 1430 160 NJ 160 NJ 160 2760
preplace netloc ddr4_ram_c0_init_calib_complete 1 7 1 NJ 260
preplace netloc ddr4_reset_peripheral_aresetn 1 5 2 1820 380 2320J
preplace netloc ext_reset_in_0_1 1 0 2 NJ 1180 NJ
preplace netloc system_reset_100mhz_interconnect_aresetn 1 2 1 N 1200
preplace netloc system_reset_100mhz_peripheral_aresetn 1 2 5 670 1160 990 1440 1370 1060 1860 100 NJ
preplace netloc system_reset_100mhz_peripheral_reset 1 2 5 NJ 1380 NJ 1380 1350J 1140 NJ 1140 2320
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 6 280 1080 650 1180 1010 1080 NJ 1080 1840 80 NJ
preplace netloc xdma_0_axi_aclk 1 3 4 1030 1400 1390J 1220 1920 1160 2340
preplace netloc xdma_0_axi_aresetn 1 3 4 1010 1420 1410J 1240 1900 1180 2360
preplace netloc xdma_bridge_user_lnk_up 1 5 3 NJ 1460 NJ 1460 NJ
preplace netloc xdma_clock_IBUF_DS_ODIV2 1 4 1 N 1500
preplace netloc xdma_clock_IBUF_OUT 1 4 1 N 1520
preplace netloc C0_SYS_CLK_0_1 1 0 7 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 1080
preplace netloc CLK_IN_D_0_2 1 0 4 NJ 1500 NJ 1500 NJ 1500 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 N 1320
preplace netloc ddr4_0_C0_DDR4 1 7 1 NJ 220
preplace netloc ddr4_axi_interconnect_M00_AXI 1 6 1 N 500
preplace netloc dma_engine_0_M00_AXI 1 3 3 1030 1020 NJ 1020 N
preplace netloc dma_engine_0_M01_AXI 1 3 3 NJ 1040 NJ 1040 1880
preplace netloc pcie_bridge_M_AXI_B 1 5 1 1800 480n
preplace netloc system_interconnect_M01_AXI 1 6 1 N 480
preplace netloc system_interconnect_M02_AXI 1 6 1 N 840
preplace netloc system_interconnect_M03_AXI 1 4 3 1430 1200 NJ 1200 2300
preplace netloc system_interconnect_M04_AXI 1 6 1 2280 60n
preplace netloc system_interconnect_M06_AXI 1 2 5 650 980 NJ 980 NJ 980 1940 940 2280
preplace netloc xdma_bridge_pcie_mgt 1 5 3 NJ 1320 NJ 1320 NJ
levelinfo -pg 1 0 150 470 830 1200 1620 2110 2560 2780
pagesize -pg 1 -db -bbox -sgen -140 0 2960 1600
",
   "Reduced Jogs_ScaleFactor":"0.514091",
   "Reduced Jogs_TopLeft":"-134,-10",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4 -pg 1 -lvl 8 -x 2570 -y 70 -defaultsOSRD
preplace port ddr4_refclk -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port clk_100mhz -pg 1 -lvl 0 -x 0 -y 790 -defaultsOSRD
preplace port dma_refclk -pg 1 -lvl 0 -x 0 -y 1230 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 8 -x 2570 -y 910 -defaultsOSRD
preplace port port-id_pb_rst_n -pg 1 -lvl 0 -x 0 -y 880 -defaultsOSRD
preplace port port-id_led_heartbeat -pg 1 -lvl 8 -x 2570 -y 1160 -defaultsOSRD
preplace port port-id_led_ddr_cal_done -pg 1 -lvl 8 -x 2570 -y 90 -defaultsOSRD
preplace port port-id_led_dma_link_up -pg 1 -lvl 8 -x 2570 -y 950 -defaultsOSRD
preplace inst ddr4_ram -pg 1 -lvl 7 -x 2340 -y 130 -defaultsOSRD
preplace inst reset_from_ddr4 -pg 1 -lvl 5 -x 1520 -y 190 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 6 -x 1940 -y 360 -defaultsOSRD
preplace inst system_reset_100mhz -pg 1 -lvl 2 -x 470 -y 900 -defaultsOSRD
preplace inst clock_buffer_100mhz -pg 1 -lvl 1 -x 150 -y 790 -defaultsOSRD
preplace inst bridge_input_clock -pg 1 -lvl 4 -x 1120 -y 1230 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 5 -x 1520 -y 990 -defaultsOSRD
preplace inst blinker -pg 1 -lvl 7 -x 2340 -y 1160 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -x 1940 -y 720 -swap {34 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 0 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69} -defaultsOSRD
preplace inst pci_busmaster_iconnect -pg 1 -lvl 4 -x 1120 -y 770 -defaultsOSRD
preplace inst axi_proxy -pg 1 -lvl 3 -x 800 -y 710 -defaultsOSRD
preplace inst axi_adder -pg 1 -lvl 7 -x 2340 -y 1030 -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 6 -x 1940 -y 1040 -defaultsOSRD
preplace inst axi_revision -pg 1 -lvl 7 -x 2340 -y 410 -defaultsOSRD
preplace netloc blinker_0_LED 1 7 1 NJ 1160
preplace netloc ddr4_ram_c0_ddr4_ui_clk 1 4 4 1300 290 1730 100 2140J 250 2540
preplace netloc ddr4_ram_c0_ddr4_ui_clk_sync_rst 1 4 4 1290 10 NJ 10 NJ 10 2550
preplace netloc ddr4_ram_c0_init_calib_complete 1 7 1 NJ 90
preplace netloc ddr4_reset_peripheral_aresetn 1 5 2 1740 110 2090
preplace netloc ext_reset_in_0_1 1 0 2 NJ 880 NJ
preplace netloc msi_enable 1 5 1 N 1050
preplace netloc system_reset_100mhz_interconnect_aresetn 1 2 1 N 920
preplace netloc system_reset_100mhz_peripheral_aresetn 1 2 5 660 800 950 890 1310 830 1770 620 2140J
preplace netloc system_reset_100mhz_peripheral_reset 1 2 5 NJ 900 NJ 900 1290J 810 NJ 810 2130
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 6 280 790 650 790 940 640 NJ 640 1720 610 2120J
preplace netloc xdma_0_axi_aclk 1 3 4 960 1160 NJ 1160 1750 960 2100
preplace netloc xdma_0_axi_aresetn 1 3 4 970 1150 NJ 1150 1760 970 2090
preplace netloc xdma_bridge_user_lnk_up 1 5 3 NJ 950 NJ 950 NJ
preplace netloc xdma_clock_IBUF_DS_ODIV2 1 4 1 1320 980n
preplace netloc xdma_clock_IBUF_OUT 1 4 1 1330 1000n
preplace netloc C0_SYS_CLK_0_1 1 0 7 NJ 90 NJ 90 NJ 90 NJ 90 NJ 90 NJ 90 NJ
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 790
preplace netloc CLK_IN_D_0_2 1 0 4 NJ 1230 NJ 1230 NJ 1230 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 4 2 1300 690 N
preplace netloc axi_proxy_0_M00_AXI 1 3 1 N 710
preplace netloc ddr4_0_C0_DDR4 1 7 1 NJ 70
preplace netloc ddr4_axi_interconnect_M00_AXI 1 6 1 2110 130n
preplace netloc pcie_bridge_M_AXI_B 1 5 1 1710 170n
preplace netloc system_interconnect_M01_AXI 1 6 1 2100 110n
preplace netloc system_interconnect_M02_AXI 1 6 1 2110 350n
preplace netloc system_interconnect_M03_AXI 1 4 3 1330 820 NJ 820 2100
preplace netloc system_interconnect_M04_AXI 1 6 1 N 390
preplace netloc system_interconnect_M05_AXI 1 2 5 650 630 NJ 630 NJ 630 NJ 630 2090
preplace netloc xdma_bridge_pcie_mgt 1 5 3 NJ 910 NJ 910 NJ
levelinfo -pg 1 0 150 470 800 1120 1520 1940 2340 2570
pagesize -pg 1 -db -bbox -sgen -140 0 2750 1300
"
}
{
   "da_axi4_cnt":"18",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"4"
}
