# PulseRain Rattlesnake 
## &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RISC-V RV32IMC Soft CPU, with a Security-Hardened Processor Core
------------------------------------------------
## Table of Contents
1. [Overview](#overview)
2. [Quick Start](#quickstart)
3. [Folder Structure of the Repository](#folder)
4. [Simulation with Verilator](#sim)
5. [Regenerate the Bitstream](#regen_bitstream)
6. [Zephyr](#zephyr)
7. [Security Measure Details](#security)


## 1. Overview <a name="overview"></a>
overview 

## 2. Quick Start <a name="quickstart"></a>
Quick start

### Program the Creative Board

## 3. Folder Structure of the Repository <a name="folder"></a>
folder

## 4. Simulation with [Verilator](https://www.veripool.org/wiki/verilator) <a name="sim"></a>
sim

## 5. Regenerate the Bitstream <a name="regen_bitstream"></a>
bistream

## 6. Zephyr <a name="zephyr"></a>
zephyr

## 7. Security Measure Details <a name="security"></a>
security
