--ME2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp1|portadataout[0]
ME2_portadataout[0] = INPUT();


--ME1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0]
ME1_portadataout[0] = INPUT();

--ME1_portadataout[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[1]
ME1_portadataout[1] = INPUT();

--ME1_portadataout[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[2]
ME1_portadataout[2] = INPUT();

--ME1_portadataout[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[3]
ME1_portadataout[3] = INPUT();

--ME1_portadataout[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[4]
ME1_portadataout[4] = INPUT();

--ME1_portadataout[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[5]
ME1_portadataout[5] = INPUT();

--ME1_portadataout[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[6]
ME1_portadataout[6] = INPUT();

--ME1_portadataout[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[7]
ME1_portadataout[7] = INPUT();

--ME1_portadataout[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[8]
ME1_portadataout[8] = INPUT();

--ME1_portadataout[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[9]
ME1_portadataout[9] = INPUT();

--ME1_portadataout[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[10]
ME1_portadataout[10] = INPUT();

--ME1_portadataout[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[11]
ME1_portadataout[11] = INPUT();

--ME1_portadataout[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[12]
ME1_portadataout[12] = INPUT();

--ME1_portadataout[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[13]
ME1_portadataout[13] = INPUT();

--ME1_portadataout[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[14]
ME1_portadataout[14] = INPUT();

--ME1_portadataout[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[15]
ME1_portadataout[15] = INPUT();

--ME1_portadataout[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[16]
ME1_portadataout[16] = INPUT();

--ME1_portadataout[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[17]
ME1_portadataout[17] = INPUT();

--ME1_portadataout[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[18]
ME1_portadataout[18] = INPUT();

--ME1_portadataout[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[19]
ME1_portadataout[19] = INPUT();

--ME1_portadataout[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[20]
ME1_portadataout[20] = INPUT();

--ME1_portadataout[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[21]
ME1_portadataout[21] = INPUT();

--ME1_portadataout[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[22]
ME1_portadataout[22] = INPUT();

--ME1_portadataout[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[23]
ME1_portadataout[23] = INPUT();

--ME1_portadataout[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[24]
ME1_portadataout[24] = INPUT();

--ME1_portadataout[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[25]
ME1_portadataout[25] = INPUT();

--ME1_portadataout[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[26]
ME1_portadataout[26] = INPUT();

--ME1_portadataout[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[27]
ME1_portadataout[27] = INPUT();

--ME1_portadataout[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[28]
ME1_portadataout[28] = INPUT();

--ME1_portadataout[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[29]
ME1_portadataout[29] = INPUT();

--ME1_portadataout[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[30]
ME1_portadataout[30] = INPUT();

--ME1_portadataout[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[31]
ME1_portadataout[31] = INPUT();


--LE1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core
LE1_core = INPUT();

--LE1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE
LE1_MASTERHWRITE = INPUT();

--LE1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO
LE1_SLAVEHREADYO = INPUT();

--LE1L901 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK
LE1L901 = INPUT();

--LE1L111 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN
LE1L111 = INPUT();

--LE1L011 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE
LE1L011 = INPUT();

--LE1L061 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN
LE1L061 = INPUT();

--LE1L801 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN
LE1L801 = INPUT();

--LE1L951 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN
LE1L951 = INPUT();

--LE1L451 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE
LE1L451 = INPUT();

--LE1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN
LE1L95 = INPUT();

--LE1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN
LE1L85 = INPUT();

--LE1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK
LE1L63 = INPUT();

--LE1L14 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE
LE1L14 = INPUT();

--LE1L812 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION
LE1L812 = INPUT();

--LE1L512 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON
LE1L512 = INPUT();

--LE1L612 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE
LE1L612 = INPUT();

--LE1L022 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD
LE1L022 = INPUT();

--LE1L912 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN
LE1L912 = INPUT();

--LE1L712 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN
LE1L712 = INPUT();

--LE1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2]
LE1_MASTERHADDR[2] = INPUT();

--LE1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3]
LE1_MASTERHADDR[3] = INPUT();

--LE1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4]
LE1_MASTERHADDR[4] = INPUT();

--LE1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5]
LE1_MASTERHADDR[5] = INPUT();

--LE1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6]
LE1_MASTERHADDR[6] = INPUT();

--LE1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7]
LE1_MASTERHADDR[7] = INPUT();

--LE1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8]
LE1_MASTERHADDR[8] = INPUT();

--LE1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9]
LE1_MASTERHADDR[9] = INPUT();

--LE1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10]
LE1_MASTERHADDR[10] = INPUT();

--LE1_MASTERHADDR[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[11]
LE1_MASTERHADDR[11] = INPUT();

--LE1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12]
LE1_MASTERHADDR[12] = INPUT();

--LE1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13]
LE1_MASTERHADDR[13] = INPUT();

--LE1_MASTERHADDR[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[14]
LE1_MASTERHADDR[14] = INPUT();

--LE1_MASTERHADDR[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[15]
LE1_MASTERHADDR[15] = INPUT();

--LE1_MASTERHADDR[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[18]
LE1_MASTERHADDR[18] = INPUT();

--LE1_MASTERHADDR[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[19]
LE1_MASTERHADDR[19] = INPUT();

--LE1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0]
LE1_MASTERHTRANS[0] = INPUT();

--LE1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1]
LE1_MASTERHTRANS[1] = INPUT();

--LE1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0]
LE1_MASTERHSIZE[0] = INPUT();

--LE1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1]
LE1_MASTERHSIZE[1] = INPUT();

--LE1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0]
LE1_MASTERHBURST[0] = INPUT();

--LE1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1]
LE1_MASTERHBURST[1] = INPUT();

--LE1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2]
LE1_MASTERHBURST[2] = INPUT();

--LE1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0]
LE1_MASTERHWDATA[0] = INPUT();

--LE1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1]
LE1_MASTERHWDATA[1] = INPUT();

--LE1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2]
LE1_MASTERHWDATA[2] = INPUT();

--LE1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3]
LE1_MASTERHWDATA[3] = INPUT();

--LE1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4]
LE1_MASTERHWDATA[4] = INPUT();

--LE1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5]
LE1_MASTERHWDATA[5] = INPUT();

--LE1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6]
LE1_MASTERHWDATA[6] = INPUT();

--LE1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7]
LE1_MASTERHWDATA[7] = INPUT();

--LE1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8]
LE1_MASTERHWDATA[8] = INPUT();

--LE1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9]
LE1_MASTERHWDATA[9] = INPUT();

--LE1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10]
LE1_MASTERHWDATA[10] = INPUT();

--LE1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11]
LE1_MASTERHWDATA[11] = INPUT();

--LE1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12]
LE1_MASTERHWDATA[12] = INPUT();

--LE1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13]
LE1_MASTERHWDATA[13] = INPUT();

--LE1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14]
LE1_MASTERHWDATA[14] = INPUT();

--LE1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15]
LE1_MASTERHWDATA[15] = INPUT();

--LE1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16]
LE1_MASTERHWDATA[16] = INPUT();

--LE1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17]
LE1_MASTERHWDATA[17] = INPUT();

--LE1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18]
LE1_MASTERHWDATA[18] = INPUT();

--LE1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19]
LE1_MASTERHWDATA[19] = INPUT();

--LE1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20]
LE1_MASTERHWDATA[20] = INPUT();

--LE1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21]
LE1_MASTERHWDATA[21] = INPUT();

--LE1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22]
LE1_MASTERHWDATA[22] = INPUT();

--LE1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23]
LE1_MASTERHWDATA[23] = INPUT();

--LE1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24]
LE1_MASTERHWDATA[24] = INPUT();

--LE1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25]
LE1_MASTERHWDATA[25] = INPUT();

--LE1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26]
LE1_MASTERHWDATA[26] = INPUT();

--LE1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27]
LE1_MASTERHWDATA[27] = INPUT();

--LE1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28]
LE1_MASTERHWDATA[28] = INPUT();

--LE1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29]
LE1_MASTERHWDATA[29] = INPUT();

--LE1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30]
LE1_MASTERHWDATA[30] = INPUT();

--LE1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31]
LE1_MASTERHWDATA[31] = INPUT();

--LE1L411 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0
LE1L411 = INPUT();

--LE1L511 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1
LE1L511 = INPUT();

--LE1L611 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2
LE1L611 = INPUT();

--LE1L711 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3
LE1L711 = INPUT();

--LE1L39 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0
LE1L39 = INPUT();

--LE1L49 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1
LE1L49 = INPUT();

--LE1L59 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2
LE1L59 = INPUT();

--LE1L69 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3
LE1L69 = INPUT();

--LE1L79 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4
LE1L79 = INPUT();

--LE1L89 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5
LE1L89 = INPUT();

--LE1L99 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6
LE1L99 = INPUT();

--LE1L001 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7
LE1L001 = INPUT();

--LE1L101 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8
LE1L101 = INPUT();

--LE1L201 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9
LE1L201 = INPUT();

--LE1L301 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10
LE1L301 = INPUT();

--LE1L401 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11
LE1L401 = INPUT();

--LE1L501 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12
LE1L501 = INPUT();

--LE1L601 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13
LE1L601 = INPUT();

--LE1L701 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14
LE1L701 = INPUT();

--LE1L211 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0
LE1L211 = INPUT();

--LE1L311 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1
LE1L311 = INPUT();

--LE1L221 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0
LE1L221 = INPUT();

--LE1L321 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1
LE1L321 = INPUT();

--LE1L421 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2
LE1L421 = INPUT();

--LE1L521 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3
LE1L521 = INPUT();

--LE1L621 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4
LE1L621 = INPUT();

--LE1L721 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5
LE1L721 = INPUT();

--LE1L821 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6
LE1L821 = INPUT();

--LE1L921 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7
LE1L921 = INPUT();

--LE1L031 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8
LE1L031 = INPUT();

--LE1L131 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9
LE1L131 = INPUT();

--LE1L231 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10
LE1L231 = INPUT();

--LE1L331 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11
LE1L331 = INPUT();

--LE1L431 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12
LE1L431 = INPUT();

--LE1L531 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13
LE1L531 = INPUT();

--LE1L631 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14
LE1L631 = INPUT();

--LE1L731 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15
LE1L731 = INPUT();

--LE1L831 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16
LE1L831 = INPUT();

--LE1L931 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17
LE1L931 = INPUT();

--LE1L041 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18
LE1L041 = INPUT();

--LE1L141 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19
LE1L141 = INPUT();

--LE1L241 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20
LE1L241 = INPUT();

--LE1L341 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21
LE1L341 = INPUT();

--LE1L441 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22
LE1L441 = INPUT();

--LE1L541 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23
LE1L541 = INPUT();

--LE1L641 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24
LE1L641 = INPUT();

--LE1L741 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25
LE1L741 = INPUT();

--LE1L841 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26
LE1L841 = INPUT();

--LE1L941 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27
LE1L941 = INPUT();

--LE1L051 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28
LE1L051 = INPUT();

--LE1L151 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29
LE1L151 = INPUT();

--LE1L251 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30
LE1L251 = INPUT();

--LE1L351 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31
LE1L351 = INPUT();

--LE1L551 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0
LE1L551 = INPUT();

--LE1L651 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1
LE1L651 = INPUT();

--LE1L751 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2
LE1L751 = INPUT();

--LE1L851 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3
LE1L851 = INPUT();

--LE1L811 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0
LE1L811 = INPUT();

--LE1L911 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1
LE1L911 = INPUT();

--LE1L021 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2
LE1L021 = INPUT();

--LE1L121 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3
LE1L121 = INPUT();

--LE1L24 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0
LE1L24 = INPUT();

--LE1L34 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1
LE1L34 = INPUT();

--LE1L44 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2
LE1L44 = INPUT();

--LE1L54 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3
LE1L54 = INPUT();

--LE1L64 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4
LE1L64 = INPUT();

--LE1L74 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5
LE1L74 = INPUT();

--LE1L84 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6
LE1L84 = INPUT();

--LE1L94 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7
LE1L94 = INPUT();

--LE1L05 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8
LE1L05 = INPUT();

--LE1L15 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9
LE1L15 = INPUT();

--LE1L25 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10
LE1L25 = INPUT();

--LE1L35 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11
LE1L35 = INPUT();

--LE1L45 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12
LE1L45 = INPUT();

--LE1L55 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13
LE1L55 = INPUT();

--LE1L65 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14
LE1L65 = INPUT();

--LE1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15
LE1L75 = INPUT();

--LE1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0
LE1L43 = INPUT();

--LE1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1
LE1L53 = INPUT();

--LE1L73 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0
LE1L73 = INPUT();

--LE1L83 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1
LE1L83 = INPUT();

--LE1L93 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2
LE1L93 = INPUT();

--LE1L04 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3
LE1L04 = INPUT();

--LE1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0
LE1L9 = INPUT();

--LE1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1
LE1L01 = INPUT();

--LE1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2
LE1L11 = INPUT();

--LE1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3
LE1L21 = INPUT();

--LE1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4
LE1L31 = INPUT();

--LE1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5
LE1L41 = INPUT();

--LE1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6
LE1L51 = INPUT();

--LE1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7
LE1L61 = INPUT();

--LE1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8
LE1L71 = INPUT();

--LE1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9
LE1L81 = INPUT();

--LE1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10
LE1L91 = INPUT();

--LE1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11
LE1L02 = INPUT();

--LE1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12
LE1L12 = INPUT();

--LE1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13
LE1L22 = INPUT();

--LE1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14
LE1L32 = INPUT();

--LE1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15
LE1L42 = INPUT();

--LE1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16
LE1L52 = INPUT();

--LE1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17
LE1L62 = INPUT();

--LE1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18
LE1L72 = INPUT();

--LE1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19
LE1L82 = INPUT();

--LE1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20
LE1L92 = INPUT();

--LE1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21
LE1L03 = INPUT();

--LE1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22
LE1L13 = INPUT();

--LE1L23 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23
LE1L23 = INPUT();

--LE1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24
LE1L33 = INPUT();


--KB1_SYS_RESET is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SYS_RESET
--operation mode is normal

KB1_SYS_RESET_lut_out = !NB1_RES & (KB1_SYS_RESET # TB1_sysres_rcvd & KB1_CMD_WAIT);
KB1_SYS_RESET = DFFE(KB1_SYS_RESET_lut_out, GLOBAL(FE1_outclock0), , , );


--BB41_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

BB41_sload_path[1]_lut_out = BB41_sload_path[1] $ BB41L3;
BB41_sload_path[1]_reg_input = !BB41_pre_sclr & BB41_sload_path[1]_lut_out;
BB41_sload_path[1] = DFFE(BB41_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), , , !XD1_ct_clk_en);

--BB41L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

BB41L5 = CARRY(!BB41L3 # !BB41_sload_path[1]);


--BB41_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

BB41_sload_path[2]_lut_out = BB41_sload_path[2] $ !BB41L5;
BB41_sload_path[2]_reg_input = !BB41_pre_sclr & BB41_sload_path[2]_lut_out;
BB41_sload_path[2] = DFFE(BB41_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), , , !XD1_ct_clk_en);

--BB41L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

BB41L7 = CARRY(BB41_sload_path[2] & !BB41L5);


--BB41_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

BB41_sload_path[3]_lut_out = BB41_sload_path[3] $ BB41L7;
BB41_sload_path[3]_reg_input = !BB41_pre_sclr & BB41_sload_path[3]_lut_out;
BB41_sload_path[3] = DFFE(BB41_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), , , !XD1_ct_clk_en);

--BB41L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

BB41L9 = CARRY(!BB41L7 # !BB41_sload_path[3]);


--GD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_4~36
--operation mode is normal

GD1L22 = !BB41_sload_path[1] & !BB41_sload_path[2] # !BB41_sload_path[3];


--BB41_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

BB41_sload_path[4]_lut_out = BB41_sload_path[4] $ !BB41L9;
BB41_sload_path[4]_reg_input = !BB41_pre_sclr & BB41_sload_path[4]_lut_out;
BB41_sload_path[4] = DFFE(BB41_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), , , !XD1_ct_clk_en);

--BB41L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

BB41L11 = CARRY(BB41_sload_path[4] & !BB41L9);


--BB31_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is normal

BB31_pre_out[7]_lut_out = BB31_pre_out[7] $ BB31_the_carries[7];
BB31_pre_out[7]_sload_eqn = (GD1L4 & VCC) # (!GD1L4 & BB31_pre_out[7]_lut_out);
BB31_pre_out[7] = DFFE(BB31_pre_out[7]_sload_eqn, GLOBAL(FE1_outclock0), , , GD1L3);


--JC4_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

JC4_dffs[0]_lut_out = JC4_dffs[1] # XD1_shr_load;
JC4_dffs[0] = DFFE(JC4_dffs[0]_lut_out, GLOBAL(FE1_outclock0), XD1_ct_sclr, , XD1_shr_ena);


--GD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[7]~2222
--operation mode is normal

GD1L41 = BB31_pre_out[7] $ (BB41_sload_path[4] # !GD1L22) # !JC4_dffs[0];


--NB1_h_pulse is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|h_pulse
--operation mode is normal

NB1_h_pulse_lut_out = NB1L5 # NB1_h_pulse & (!NB1L1 # !NB1L11);
NB1_h_pulse = DFFE(NB1_h_pulse_lut_out, GLOBAL(FE1_outclock0), !KB1L15, , );


--NB1_l_pulse is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|l_pulse
--operation mode is normal

NB1_l_pulse_lut_out = KB1_SND_PULSE & (NB1L2 # NB1_l_pulse & !NB1L6) # !KB1_SND_PULSE & NB1_l_pulse & !NB1L6;
NB1_l_pulse = DFFE(NB1_l_pulse_lut_out, GLOBAL(FE1_outclock0), !KB1L15, , );


--GD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[7]~2223
--operation mode is normal

GD1L51 = NB1_h_pulse & BB31_pre_out[7] & !NB1_l_pulse # !NB1_h_pulse & (NB1_l_pulse & !BB31_pre_out[7] # !NB1_l_pulse & GD1L41);


--GD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_4~37
--operation mode is normal

GD1L32 = !BB41_sload_path[4] & (!BB41_sload_path[1] & !BB41_sload_path[2] # !BB41_sload_path[3]);


--GD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[5]~2224
--operation mode is normal

GD1L01 = !NB1_l_pulse & (NB1_h_pulse # JC4_dffs[0] & GD1L32);


--GD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[5]~2225
--operation mode is normal

GD1L11 = !NB1_h_pulse & (NB1_l_pulse # JC4_dffs[0] & !GD1L32);


--BB31_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is counter

BB31_pre_out[6]_lut_out = BB31_pre_out[6] $ !BB31_the_carries[6];
BB31_pre_out[6]_sload_eqn = (GD1L4 & PB1L63) # (!GD1L4 & BB31_pre_out[6]_lut_out);
BB31_pre_out[6] = DFFE(BB31_pre_out[6]_sload_eqn, GLOBAL(FE1_outclock0), , , GD1L3);

--BB31_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is counter

BB31_the_carries[7] = CARRY(!BB31_the_carries[6] & (BB31_pre_out[6] $ !GD1L61));


--GD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[6]~2226
--operation mode is normal

GD1L31 = GD1L01 & (GD1L11 # BB31_pre_out[6]) # !GD1L01 & GD1L11 & !BB31_pre_out[6];


--BB31_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is counter

BB31_pre_out[5]_lut_out = BB31_pre_out[5] $ BB31_the_carries[5];
BB31_pre_out[5]_sload_eqn = (GD1L4 & PB1L43) # (!GD1L4 & BB31_pre_out[5]_lut_out);
BB31_pre_out[5] = DFFE(BB31_pre_out[5]_sload_eqn, GLOBAL(FE1_outclock0), , , GD1L3);

--BB31_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is counter

BB31_the_carries[6] = CARRY(BB31_pre_out[5] $ GD1L61 # !BB31_the_carries[5]);


--GD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[5]~2227
--operation mode is normal

GD1L21 = GD1L01 & (GD1L11 # BB31_pre_out[5]) # !GD1L01 & GD1L11 & !BB31_pre_out[5];


--BB31_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

BB31_pre_out[4]_lut_out = BB31_pre_out[4] $ !BB31_the_carries[4];
BB31_pre_out[4]_sload_eqn = (GD1L4 & VCC) # (!GD1L4 & BB31_pre_out[4]_lut_out);
BB31_pre_out[4] = DFFE(BB31_pre_out[4]_sload_eqn, GLOBAL(FE1_outclock0), , , GD1L3);

--BB31_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

BB31_the_carries[5] = CARRY(!BB31_the_carries[4] & (BB31_pre_out[4] $ !GD1L61));


--GD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[4]~2228
--operation mode is normal

GD1L9 = GD1L01 & (GD1L11 # BB31_pre_out[4]) # !GD1L01 & GD1L11 & !BB31_pre_out[4];


--BB31_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

BB31_pre_out[3]_lut_out = BB31_pre_out[3] $ BB31_the_carries[3];
BB31_pre_out[3]_sload_eqn = (GD1L4 & VCC) # (!GD1L4 & BB31_pre_out[3]_lut_out);
BB31_pre_out[3] = DFFE(BB31_pre_out[3]_sload_eqn, GLOBAL(FE1_outclock0), , , GD1L3);

--BB31_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

BB31_the_carries[4] = CARRY(BB31_pre_out[3] $ GD1L61 # !BB31_the_carries[3]);


--GD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[3]~2229
--operation mode is normal

GD1L8 = GD1L01 & (GD1L11 # BB31_pre_out[3]) # !GD1L01 & GD1L11 & !BB31_pre_out[3];


--BB31_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

BB31_pre_out[2]_lut_out = BB31_pre_out[2] $ !BB31_the_carries[2];
BB31_pre_out[2]_sload_eqn = (GD1L4 & VCC) # (!GD1L4 & BB31_pre_out[2]_lut_out);
BB31_pre_out[2] = DFFE(BB31_pre_out[2]_sload_eqn, GLOBAL(FE1_outclock0), , , GD1L3);

--BB31_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

BB31_the_carries[3] = CARRY(!BB31_the_carries[2] & (BB31_pre_out[2] $ !GD1L61));


--GD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[2]~2230
--operation mode is normal

GD1L7 = GD1L01 & (GD1L11 # BB31_pre_out[2]) # !GD1L01 & GD1L11 & !BB31_pre_out[2];


--BB31_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

BB31_pre_out[1]_lut_out = BB31_pre_out[1] $ BB31_the_carries[1];
BB31_pre_out[1]_sload_eqn = (GD1L4 & VCC) # (!GD1L4 & BB31_pre_out[1]_lut_out);
BB31_pre_out[1] = DFFE(BB31_pre_out[1]_sload_eqn, GLOBAL(FE1_outclock0), , , GD1L3);

--BB31_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

BB31_the_carries[2] = CARRY(BB31_pre_out[1] $ GD1L61 # !BB31_the_carries[1]);


--GD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[1]~2231
--operation mode is normal

GD1L6 = GD1L01 & (GD1L11 # BB31_pre_out[1]) # !GD1L01 & GD1L11 & !BB31_pre_out[1];


--BB31_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

BB31_q[0]_lut_out = !BB31_q[0];
BB31_q[0]_sload_eqn = (GD1L4 & VCC) # (!GD1L4 & BB31_q[0]_lut_out);
BB31_q[0] = DFFE(BB31_q[0]_sload_eqn, GLOBAL(FE1_outclock0), , , GD1L3);

--BB31_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

BB31_the_carries[1] = CARRY(GD1L61 $ !BB31_q[0]);


--GD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[0]~2232
--operation mode is normal

GD1L5 = GD1L01 & (GD1L11 # BB31_q[0]) # !GD1L01 & GD1L11 & !BB31_q[0];


--EB1_ATWDTrigger_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig
--operation mode is normal

EB1_ATWDTrigger_sig_lut_out = EB1_launch_mode[0] # EB1_discFF & EB1_launch_mode[1];
EB1_ATWDTrigger_sig = DFFE(EB1_ATWDTrigger_sig_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB1_OutputEnable is atwd:atwd0|atwd_control:inst_atwd_control|OutputEnable
--operation mode is normal

CB1_OutputEnable_lut_out = CB1L652Q # CB1_OutputEnable & (CB1L352Q # !CB1L891);
CB1_OutputEnable = DFFE(CB1_OutputEnable_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_CounterClock is atwd:atwd0|atwd_control:inst_atwd_control|CounterClock
--operation mode is normal

CB1_CounterClock_lut_out = CB1_counterclk_high # !CB1_counterclk_low & !CB1_cclk;
CB1_CounterClock = DFFE(CB1_CounterClock_lut_out, GLOBAL(FE2_outclock1), !V1_RST, , );


--DB1_ShiftClock is atwd:atwd0|atwd_readout:inst_atwd_readout|ShiftClock
--operation mode is normal

DB1_ShiftClock_lut_out = DB1L871Q # DB1_ShiftClock & (DB1L971Q # !DB1L251);
DB1_ShiftClock = DFFE(DB1_ShiftClock_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_RampSet is atwd:atwd0|atwd_control:inst_atwd_control|RampSet
--operation mode is normal

CB1_RampSet_lut_out = CB1L012 # CB1_RampSet & (CB1L112 # !CB1L791);
CB1_RampSet = DFFE(CB1_RampSet_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_channel[1] is atwd:atwd0|atwd_control:inst_atwd_control|channel[1]
--operation mode is normal

CB1_channel[1]_lut_out = CB1_channel[1] & (CB1L352Q & !CB1_channel[0] # !CB1L002) # !CB1_channel[1] & CB1L352Q & CB1_channel[0];
CB1_channel[1] = DFFE(CB1_channel[1]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_channel[0] is atwd:atwd0|atwd_control:inst_atwd_control|channel[0]
--operation mode is normal

CB1_channel[0]_lut_out = CB1L352Q & (!CB1L002 # !CB1_channel[0]) # !CB1L352Q & CB1_channel[0] & !CB1L002;
CB1_channel[0] = DFFE(CB1_channel[0]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_ReadWrite is atwd:atwd0|atwd_control:inst_atwd_control|ReadWrite
--operation mode is normal

CB1_ReadWrite_lut_out = CB1L952Q # CB1_ReadWrite & (!CB1L202 # !CB1L102);
CB1_ReadWrite = DFFE(CB1_ReadWrite_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_AnalogReset is atwd:atwd0|atwd_control:inst_atwd_control|AnalogReset
--operation mode is normal

CB1_AnalogReset_lut_out = CB1L212 # CB1_AnalogReset & (CB1L152Q # !CB1L312);
CB1_AnalogReset = DFFE(CB1_AnalogReset_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_DigitalReset is atwd:atwd0|atwd_control:inst_atwd_control|DigitalReset
--operation mode is normal

CB1_DigitalReset_lut_out = CB1_DigitalReset & (CB1L412 # !CB1L991) # !CB1L402;
CB1_DigitalReset = DFFE(CB1_DigitalReset_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_DigitalSet is atwd:atwd0|atwd_control:inst_atwd_control|DigitalSet
--operation mode is normal

CB1_DigitalSet_lut_out = CB1_DigitalSet & (CB1L252Q # !CB1L312) # !CB1L991;
CB1_DigitalSet = DFFE(CB1_DigitalSet_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--EB2_ATWDTrigger_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig
--operation mode is normal

EB2_ATWDTrigger_sig_lut_out = EB2_launch_mode[0] # EB2_discFF & EB2_launch_mode[1];
EB2_ATWDTrigger_sig = DFFE(EB2_ATWDTrigger_sig_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2_OutputEnable is atwd:atwd1|atwd_control:inst_atwd_control|OutputEnable
--operation mode is normal

CB2_OutputEnable_lut_out = CB2L952Q # CB2_OutputEnable & (!CB2L002 # !CB2L991);
CB2_OutputEnable = DFFE(CB2_OutputEnable_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_CounterClock is atwd:atwd1|atwd_control:inst_atwd_control|CounterClock
--operation mode is normal

CB2_CounterClock_lut_out = CB2_counterclk_high # !CB2_counterclk_low & !CB2_cclk;
CB2_CounterClock = DFFE(CB2_CounterClock_lut_out, GLOBAL(FE2_outclock1), !V1_RST, , );


--DB2_ShiftClock is atwd:atwd1|atwd_readout:inst_atwd_readout|ShiftClock
--operation mode is normal

DB2_ShiftClock_lut_out = DB2L871Q # DB2_ShiftClock & (DB2L971Q # !DB2L251);
DB2_ShiftClock = DFFE(DB2_ShiftClock_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_RampSet is atwd:atwd1|atwd_control:inst_atwd_control|RampSet
--operation mode is normal

CB2_RampSet_lut_out = CB2_RampSet & (CB2L552Q # !CB2L102) # !CB2L202;
CB2_RampSet = DFFE(CB2_RampSet_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_channel[1] is atwd:atwd1|atwd_control:inst_atwd_control|channel[1]
--operation mode is normal

CB2_channel[1]_lut_out = CB2_channel[1] & (CB2L652Q & !CB2_channel[0] # !CB2L402) # !CB2_channel[1] & CB2L652Q & CB2_channel[0];
CB2_channel[1] = DFFE(CB2_channel[1]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_channel[0] is atwd:atwd1|atwd_control:inst_atwd_control|channel[0]
--operation mode is normal

CB2_channel[0]_lut_out = CB2_channel[0] & (!CB2L302 # !CB2L991) # !CB2_channel[0] & CB2L652Q;
CB2_channel[0] = DFFE(CB2_channel[0]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_ReadWrite is atwd:atwd1|atwd_control:inst_atwd_control|ReadWrite
--operation mode is normal

CB2_ReadWrite_lut_out = CB2L262Q # CB2L591 & CB2_ReadWrite;
CB2_ReadWrite = DFFE(CB2_ReadWrite_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_AnalogReset is atwd:atwd1|atwd_control:inst_atwd_control|AnalogReset
--operation mode is normal

CB2_AnalogReset_lut_out = CB2L652Q # CB2L412 & CB2_AnalogReset # !CB2L202;
CB2_AnalogReset = DFFE(CB2_AnalogReset_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_DigitalReset is atwd:atwd1|atwd_control:inst_atwd_control|DigitalReset
--operation mode is normal

CB2_DigitalReset_lut_out = CB2L512 # CB2_DigitalReset & (CB2L612 # !CB2L302);
CB2_DigitalReset = DFFE(CB2_DigitalReset_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_DigitalSet is atwd:atwd1|atwd_control:inst_atwd_control|DigitalSet
--operation mode is normal

CB2_DigitalSet_lut_out = CB2L062Q # CB2L952Q # CB2_DigitalSet & !CB2L991;
CB2_DigitalSet = DFFE(CB2_DigitalSet_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--P1_MultiSPE_nl is hit_counter:inst_hit_counter|MultiSPE_nl
--operation mode is normal

P1_MultiSPE_nl_lut_out = !P1_MultiSPE1;
P1_MultiSPE_nl = DFFE(P1_MultiSPE_nl_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_OneSPE_nl is hit_counter:inst_hit_counter|OneSPE_nl
--operation mode is normal

P1_OneSPE_nl_lut_out = !P1_OneSPE1;
P1_OneSPE_nl = DFFE(P1_OneSPE_nl_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--M1_FE_TEST_PULSE is fe_testpulse:inst_fe_testpulse|FE_TEST_PULSE
--operation mode is normal

M1_FE_TEST_PULSE_lut_out = M1_tick_old0 # M1_tick_old1 # M1L61 # M1_tick_old;
M1_FE_TEST_PULSE = DFFE(M1_FE_TEST_PULSE_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--U1_R2BUS[6] is r2r:inst_r2r|R2BUS[6]
--operation mode is normal

U1_R2BUS[6]_lut_out = !U1_cnt[6];
U1_R2BUS[6] = DFFE(U1_R2BUS[6]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--U1_R2BUS[5] is r2r:inst_r2r|R2BUS[5]
--operation mode is normal

U1_R2BUS[5]_lut_out = U1_cnt[5];
U1_R2BUS[5] = DFFE(U1_R2BUS[5]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--U1_R2BUS[4] is r2r:inst_r2r|R2BUS[4]
--operation mode is normal

U1_R2BUS[4]_lut_out = U1_cnt[4];
U1_R2BUS[4] = DFFE(U1_R2BUS[4]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--U1_R2BUS[3] is r2r:inst_r2r|R2BUS[3]
--operation mode is normal

U1_R2BUS[3]_lut_out = U1_cnt[3];
U1_R2BUS[3] = DFFE(U1_R2BUS[3]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--U1_R2BUS[2] is r2r:inst_r2r|R2BUS[2]
--operation mode is normal

U1_R2BUS[2]_lut_out = U1_cnt[2];
U1_R2BUS[2] = DFFE(U1_R2BUS[2]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--U1_R2BUS[1] is r2r:inst_r2r|R2BUS[1]
--operation mode is normal

U1_R2BUS[1]_lut_out = U1_cnt[1];
U1_R2BUS[1] = DFFE(U1_R2BUS[1]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--U1_R2BUS[0] is r2r:inst_r2r|R2BUS[0]
--operation mode is normal

U1_R2BUS[0]_lut_out = U1_cnt[0];
U1_R2BUS[0] = DFFE(U1_R2BUS[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--W1_SingleLED_TRIGGER is single_led:inst_single_led|SingleLED_TRIGGER
--operation mode is normal

W1_SingleLED_TRIGGER_lut_out = W1_LEDdelay[3];
W1_SingleLED_TRIGGER = DFFE(W1_SingleLED_TRIGGER_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1_FL_Trigger is flasher_board:flasher_board_inst|FL_Trigger
--operation mode is normal

F1_FL_Trigger_lut_out = F1_LEDdelay[3];
F1_FL_Trigger = DFFE(F1_FL_Trigger_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_command_2_local[26] is slaveregister:slaveregister_inst|command_2_local[26]
--operation mode is normal

Y1_command_2_local[26]_lut_out = LE1_MASTERHWDATA[26];
Y1_command_2_local[26] = DFFE(Y1_command_2_local[26]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--BB1_sload_path[0] is lpm_counter:\process4:CNT[0]_rtl_0|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB1_sload_path[0]_lut_out = !BB1_sload_path[0];
BB1_sload_path[0] = DFFE(BB1_sload_path[0]_lut_out, GLOBAL(FE2_outclock1), , , );

--BB1L4 is lpm_counter:\process4:CNT[0]_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~lut2
--operation mode is qfbk_counter

BB1L4 = CARRY(BB1_sload_path[0]);


--K1_atwd1_trigger_old is coinc:inst_coinc|atwd1_trigger_old
--operation mode is normal

K1_atwd1_trigger_old_lut_out = EB2_ATWDTrigger_sig;
K1_atwd1_trigger_old = DFFE(K1_atwd1_trigger_old_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1_ATWD_B_launch is coinc:inst_coinc|ATWD_B_launch
--operation mode is normal

K1_ATWD_B_launch = EB2_ATWDTrigger_sig & !K1_atwd1_trigger_old;


--K1_atwd0_trigger_old is coinc:inst_coinc|atwd0_trigger_old
--operation mode is normal

K1_atwd0_trigger_old_lut_out = EB1_ATWDTrigger_sig;
K1_atwd0_trigger_old = DFFE(K1_atwd0_trigger_old_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1_ATWD_A_launch is coinc:inst_coinc|ATWD_A_launch
--operation mode is normal

K1_ATWD_A_launch = EB1_ATWDTrigger_sig & !K1_atwd0_trigger_old;


--K1_LC_down_b is coinc:inst_coinc|LC_down_b
--operation mode is normal

K1_LC_down_b_lut_out = VCC;
K1_LC_down_b = DFFE(K1_LC_down_b_lut_out, COINC_DOWN_B, !K1_LC_down_b_rst[0], , );


--K1_LC_down_a is coinc:inst_coinc|LC_down_a
--operation mode is normal

K1_LC_down_a_lut_out = VCC;
K1_LC_down_a = DFFE(K1_LC_down_a_lut_out, COINC_DOWN_A, !K1_LC_down_a_rst[0], , );


--K1_LC_RX_down_old is coinc:inst_coinc|LC_RX_down_old
--operation mode is normal

K1_LC_RX_down_old_lut_out = K1_LC_down_b & K1_LC_down_a & !K1_LC_RX_down_old;
K1_LC_RX_down_old = DFFE(K1_LC_RX_down_old_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L493 is coinc:inst_coinc|LC_RX_down~36
--operation mode is normal

K1L493 = K1_LC_down_b & K1_LC_down_a & !K1_LC_RX_down_old;


--K1_LC_up_b is coinc:inst_coinc|LC_up_b
--operation mode is normal

K1_LC_up_b_lut_out = VCC;
K1_LC_up_b = DFFE(K1_LC_up_b_lut_out, COINC_UP_B, !K1_LC_up_b_rst[0], , );


--K1_LC_up_a is coinc:inst_coinc|LC_up_a
--operation mode is normal

K1_LC_up_a_lut_out = VCC;
K1_LC_up_a = DFFE(K1_LC_up_a_lut_out, COINC_UP_A, !K1_LC_up_a_rst[0], , );


--K1_LC_RX_up_old is coinc:inst_coinc|LC_RX_up_old
--operation mode is normal

K1_LC_RX_up_old_lut_out = K1_LC_up_b & K1_LC_up_a & !K1_LC_RX_up_old;
K1_LC_RX_up_old = DFFE(K1_LC_RX_up_old_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L693 is coinc:inst_coinc|LC_RX_up~36
--operation mode is normal

K1L693 = K1_LC_up_b & K1_LC_up_a & !K1_LC_RX_up_old;


--VB1_DPR_DAT_WR is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DPR_DAT_WR
--operation mode is normal

VB1_DPR_DAT_WR_lut_out = EC1_data_stb & VB1_DAT_MSG & VB1_BYTE0 & !EC1_stf_stb;
VB1_DPR_DAT_WR = DFFE(VB1_DPR_DAT_WR_lut_out, GLOBAL(FE1_outclock0), , , );


--LB1_inst46[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[0]
--operation mode is normal

LB1_inst46[0]_lut_out = LB1_inst45[0];
LB1_inst46[0] = DFFE(LB1_inst46[0]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena0b);


--LB1_inst46[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[1]
--operation mode is normal

LB1_inst46[1]_lut_out = LB1_inst45[1];
LB1_inst46[1] = DFFE(LB1_inst46[1]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena0b);


--LB1_inst46[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[2]
--operation mode is normal

LB1_inst46[2]_lut_out = LB1_inst45[2];
LB1_inst46[2] = DFFE(LB1_inst46[2]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena0b);


--LB1_inst46[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[3]
--operation mode is normal

LB1_inst46[3]_lut_out = LB1_inst45[3];
LB1_inst46[3] = DFFE(LB1_inst46[3]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena0b);


--LB1_inst46[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[4]
--operation mode is normal

LB1_inst46[4]_lut_out = LB1_inst45[4];
LB1_inst46[4] = DFFE(LB1_inst46[4]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena0b);


--LB1_inst46[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[5]
--operation mode is normal

LB1_inst46[5]_lut_out = LB1_inst45[5];
LB1_inst46[5] = DFFE(LB1_inst46[5]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena0b);


--LB1_inst46[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[6]
--operation mode is normal

LB1_inst46[6]_lut_out = LB1_inst45[6];
LB1_inst46[6] = DFFE(LB1_inst46[6]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena0b);


--LB1_inst46[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[7]
--operation mode is normal

LB1_inst46[7]_lut_out = LB1_inst45[7];
LB1_inst46[7] = DFFE(LB1_inst46[7]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena0b);


--LB1_inst43[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[0]
--operation mode is normal

LB1_inst43[0]_lut_out = JC1_dffs[0];
LB1_inst43[0] = DFFE(LB1_inst43[0]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena0b);


--LB1_inst43[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[1]
--operation mode is normal

LB1_inst43[1]_lut_out = JC1_dffs[1];
LB1_inst43[1] = DFFE(LB1_inst43[1]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena0b);


--LB1_inst43[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[2]
--operation mode is normal

LB1_inst43[2]_lut_out = JC1_dffs[2];
LB1_inst43[2] = DFFE(LB1_inst43[2]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena0b);


--LB1_inst43[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[3]
--operation mode is normal

LB1_inst43[3]_lut_out = JC1_dffs[3];
LB1_inst43[3] = DFFE(LB1_inst43[3]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena0b);


--LB1_inst43[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[4]
--operation mode is normal

LB1_inst43[4]_lut_out = JC1_dffs[4];
LB1_inst43[4] = DFFE(LB1_inst43[4]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena0b);


--LB1_inst43[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[5]
--operation mode is normal

LB1_inst43[5]_lut_out = JC1_dffs[5];
LB1_inst43[5] = DFFE(LB1_inst43[5]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena0b);


--LB1_inst43[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[6]
--operation mode is normal

LB1_inst43[6]_lut_out = JC1_dffs[6];
LB1_inst43[6] = DFFE(LB1_inst43[6]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena0b);


--LB1_inst43[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[7]
--operation mode is normal

LB1_inst43[7]_lut_out = JC1_dffs[7];
LB1_inst43[7] = DFFE(LB1_inst43[7]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena0b);


--LB1_inst41[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[0]
--operation mode is normal

LB1_inst41[0]_lut_out = JC1_dffs[0];
LB1_inst41[0] = DFFE(LB1_inst41[0]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena2);


--LB1_inst41[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[1]
--operation mode is normal

LB1_inst41[1]_lut_out = JC1_dffs[1];
LB1_inst41[1] = DFFE(LB1_inst41[1]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena2);


--LB1_inst41[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[2]
--operation mode is normal

LB1_inst41[2]_lut_out = JC1_dffs[2];
LB1_inst41[2] = DFFE(LB1_inst41[2]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena2);


--LB1_inst41[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[3]
--operation mode is normal

LB1_inst41[3]_lut_out = JC1_dffs[3];
LB1_inst41[3] = DFFE(LB1_inst41[3]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena2);


--LB1_inst41[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[4]
--operation mode is normal

LB1_inst41[4]_lut_out = JC1_dffs[4];
LB1_inst41[4] = DFFE(LB1_inst41[4]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena2);


--LB1_inst41[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[5]
--operation mode is normal

LB1_inst41[5]_lut_out = JC1_dffs[5];
LB1_inst41[5] = DFFE(LB1_inst41[5]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena2);


--LB1_inst41[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[6]
--operation mode is normal

LB1_inst41[6]_lut_out = JC1_dffs[6];
LB1_inst41[6] = DFFE(LB1_inst41[6]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena2);


--LB1_inst41[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[7]
--operation mode is normal

LB1_inst41[7]_lut_out = JC1_dffs[7];
LB1_inst41[7] = DFFE(LB1_inst41[7]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena2);


--LB1_inst38[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[0]
--operation mode is normal

LB1_inst38[0]_lut_out = JC1_dffs[0];
LB1_inst38[0] = DFFE(LB1_inst38[0]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena3);


--LB1_inst38[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[1]
--operation mode is normal

LB1_inst38[1]_lut_out = JC1_dffs[1];
LB1_inst38[1] = DFFE(LB1_inst38[1]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena3);


--LB1_inst38[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[2]
--operation mode is normal

LB1_inst38[2]_lut_out = JC1_dffs[2];
LB1_inst38[2] = DFFE(LB1_inst38[2]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena3);


--LB1_inst38[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[3]
--operation mode is normal

LB1_inst38[3]_lut_out = JC1_dffs[3];
LB1_inst38[3] = DFFE(LB1_inst38[3]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena3);


--LB1_inst38[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[4]
--operation mode is normal

LB1_inst38[4]_lut_out = JC1_dffs[4];
LB1_inst38[4] = DFFE(LB1_inst38[4]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena3);


--LB1_inst38[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[5]
--operation mode is normal

LB1_inst38[5]_lut_out = JC1_dffs[5];
LB1_inst38[5] = DFFE(LB1_inst38[5]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena3);


--LB1_inst38[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[6]
--operation mode is normal

LB1_inst38[6]_lut_out = JC1_dffs[6];
LB1_inst38[6] = DFFE(LB1_inst38[6]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena3);


--LB1_inst38[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[7]
--operation mode is normal

LB1_inst38[7]_lut_out = JC1_dffs[7];
LB1_inst38[7] = DFFE(LB1_inst38[7]_lut_out, GLOBAL(FE1_outclock0), , , VB1_byte_ena3);


--BB7_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

BB7_q[0]_lut_out = !BB7_q[0];
BB7_q[0]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[0]) # (!VB1_CRC_ERR & BB7_q[0]_lut_out);
BB7_q[0] = DFFE(BB7_q[0]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--BB7L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB7L3 = CARRY(BB7_q[0]);


--BB7_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

BB7_q[1]_lut_out = BB7_q[1] $ BB7L3;
BB7_q[1]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[1]) # (!VB1_CRC_ERR & BB7_q[1]_lut_out);
BB7_q[1] = DFFE(BB7_q[1]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--BB7L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

BB7L5 = CARRY(!BB7L3 # !BB7_q[1]);


--BB7_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

BB7_q[2]_lut_out = BB7_q[2] $ !BB7L5;
BB7_q[2]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[2]) # (!VB1_CRC_ERR & BB7_q[2]_lut_out);
BB7_q[2] = DFFE(BB7_q[2]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--BB7L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

BB7L7 = CARRY(BB7_q[2] & !BB7L5);


--BB7_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

BB7_q[3]_lut_out = BB7_q[3] $ BB7L7;
BB7_q[3]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[3]) # (!VB1_CRC_ERR & BB7_q[3]_lut_out);
BB7_q[3] = DFFE(BB7_q[3]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--BB7L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

BB7L9 = CARRY(!BB7L7 # !BB7_q[3]);


--BB7_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

BB7_q[4]_lut_out = BB7_q[4] $ !BB7L9;
BB7_q[4]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[4]) # (!VB1_CRC_ERR & BB7_q[4]_lut_out);
BB7_q[4] = DFFE(BB7_q[4]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--BB7L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

BB7L11 = CARRY(BB7_q[4] & !BB7L9);


--BB7_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

BB7_q[5]_lut_out = BB7_q[5] $ BB7L11;
BB7_q[5]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[5]) # (!VB1_CRC_ERR & BB7_q[5]_lut_out);
BB7_q[5] = DFFE(BB7_q[5]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--BB7L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

BB7L31 = CARRY(!BB7L11 # !BB7_q[5]);


--BB7_q[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

BB7_q[6]_lut_out = BB7_q[6] $ !BB7L31;
BB7_q[6]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[6]) # (!VB1_CRC_ERR & BB7_q[6]_lut_out);
BB7_q[6] = DFFE(BB7_q[6]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--BB7L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

BB7L51 = CARRY(BB7_q[6] & !BB7L31);


--BB7_q[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

BB7_q[7]_lut_out = BB7_q[7] $ BB7L51;
BB7_q[7]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[7]) # (!VB1_CRC_ERR & BB7_q[7]_lut_out);
BB7_q[7] = DFFE(BB7_q[7]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--BB7L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

BB7L71 = CARRY(!BB7L51 # !BB7_q[7]);


--BB7_q[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8]
--operation mode is counter

BB7_q[8]_lut_out = BB7_q[8] $ !BB7L71;
BB7_q[8]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[8]) # (!VB1_CRC_ERR & BB7_q[8]_lut_out);
BB7_q[8] = DFFE(BB7_q[8]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--BB7L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

BB7L91 = CARRY(BB7_q[8] & !BB7L71);


--BB7_q[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9]
--operation mode is counter

BB7_q[9]_lut_out = BB7_q[9] $ BB7L91;
BB7_q[9]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[9]) # (!VB1_CRC_ERR & BB7_q[9]_lut_out);
BB7_q[9] = DFFE(BB7_q[9]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--BB7L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

BB7L12 = CARRY(!BB7L91 # !BB7_q[9]);


--BB7_q[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10]
--operation mode is counter

BB7_q[10]_lut_out = BB7_q[10] $ !BB7L12;
BB7_q[10]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[10]) # (!VB1_CRC_ERR & BB7_q[10]_lut_out);
BB7_q[10] = DFFE(BB7_q[10]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--BB7L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

BB7L32 = CARRY(BB7_q[10] & !BB7L12);


--BB7_q[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11]
--operation mode is counter

BB7_q[11]_lut_out = BB7_q[11] $ BB7L32;
BB7_q[11]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[11]) # (!VB1_CRC_ERR & BB7_q[11]_lut_out);
BB7_q[11] = DFFE(BB7_q[11]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--BB7L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

BB7L52 = CARRY(!BB7L32 # !BB7_q[11]);


--BB7_q[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12]
--operation mode is counter

BB7_q[12]_lut_out = BB7_q[12] $ !BB7L52;
BB7_q[12]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[12]) # (!VB1_CRC_ERR & BB7_q[12]_lut_out);
BB7_q[12] = DFFE(BB7_q[12]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--BB7L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

BB7L72 = CARRY(BB7_q[12] & !BB7L52);


--BB71_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

BB71_q[0]_lut_out = !BB71_q[0];
BB71_q[0] = DFFE(BB71_q[0]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , ND1_dpr_ren);

--BB71L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB71L3 = CARRY(BB71_q[0]);


--BB71_q[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is arithmetic

BB71_q[1]_lut_out = BB71_q[1] $ BB71L3;
BB71_q[1] = DFFE(BB71_q[1]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , ND1_dpr_ren);

--BB71L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

BB71L5 = CARRY(!BB71L3 # !BB71_q[1]);


--BB71_q[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is arithmetic

BB71_q[2]_lut_out = BB71_q[2] $ !BB71L5;
BB71_q[2] = DFFE(BB71_q[2]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , ND1_dpr_ren);

--BB71L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

BB71L7 = CARRY(BB71_q[2] & !BB71L5);


--BB71_q[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is arithmetic

BB71_q[3]_lut_out = BB71_q[3] $ BB71L7;
BB71_q[3] = DFFE(BB71_q[3]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , ND1_dpr_ren);

--BB71L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

BB71L9 = CARRY(!BB71L7 # !BB71_q[3]);


--BB71_q[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is arithmetic

BB71_q[4]_lut_out = BB71_q[4] $ !BB71L9;
BB71_q[4] = DFFE(BB71_q[4]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , ND1_dpr_ren);

--BB71L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

BB71L11 = CARRY(BB71_q[4] & !BB71L9);


--BB71_q[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is arithmetic

BB71_q[5]_lut_out = BB71_q[5] $ BB71L11;
BB71_q[5] = DFFE(BB71_q[5]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , ND1_dpr_ren);

--BB71L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

BB71L31 = CARRY(!BB71L11 # !BB71_q[5]);


--BB71_q[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is arithmetic

BB71_q[6]_lut_out = BB71_q[6] $ !BB71L31;
BB71_q[6] = DFFE(BB71_q[6]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , ND1_dpr_ren);

--BB71L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

BB71L51 = CARRY(BB71_q[6] & !BB71L31);


--BB71_q[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is arithmetic

BB71_q[7]_lut_out = BB71_q[7] $ BB71L51;
BB71_q[7] = DFFE(BB71_q[7]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , ND1_dpr_ren);

--BB71L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

BB71L71 = CARRY(!BB71L51 # !BB71_q[7]);


--BB71_q[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8]
--operation mode is arithmetic

BB71_q[8]_lut_out = BB71_q[8] $ !BB71L71;
BB71_q[8] = DFFE(BB71_q[8]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , ND1_dpr_ren);

--BB71L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

BB71L91 = CARRY(BB71_q[8] & !BB71L71);


--BB71_q[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9]
--operation mode is arithmetic

BB71_q[9]_lut_out = BB71_q[9] $ BB71L91;
BB71_q[9] = DFFE(BB71_q[9]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , ND1_dpr_ren);

--BB71L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

BB71L12 = CARRY(!BB71L91 # !BB71_q[9]);


--BB71_q[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10]
--operation mode is arithmetic

BB71_q[10]_lut_out = BB71_q[10] $ !BB71L12;
BB71_q[10] = DFFE(BB71_q[10]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , ND1_dpr_ren);

--BB71L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

BB71L32 = CARRY(BB71_q[10] & !BB71L12);


--BB71_q[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11]
--operation mode is arithmetic

BB71_q[11]_lut_out = BB71_q[11] $ BB71L32;
BB71_q[11] = DFFE(BB71_q[11]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , ND1_dpr_ren);

--BB71L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

BB71L52 = CARRY(!BB71L32 # !BB71_q[11]);


--BB71_q[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12]
--operation mode is arithmetic

BB71_q[12]_lut_out = BB71_q[12] $ !BB71L52;
BB71_q[12] = DFFE(BB71_q[12]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , ND1_dpr_ren);

--BB71L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

BB71L72 = CARRY(BB71_q[12] & !BB71L52);


--C1_masterhready is ahb_slave:ahb_slave_inst|masterhready
--operation mode is normal

C1_masterhready_lut_out = !C1L92 & !C1L13 & (C1L6 # !C1L65Q);
C1_masterhready = DFFE(C1_masterhready_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--KE1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant
--operation mode is normal

KE1_lcell_hgrant = GND;


--KE1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|_~0
--operation mode is normal

KE1L1 = ME2_portadataout[0] & ME1_portadataout[0];


--G1_slavehwdata[0] is ahb_master:inst_ahb_master|slavehwdata[0]
--operation mode is normal

G1_slavehwdata[0]_lut_out = R1_wdata[0];
G1_slavehwdata[0] = DFFE(G1_slavehwdata[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[1] is ahb_master:inst_ahb_master|slavehwdata[1]
--operation mode is normal

G1_slavehwdata[1]_lut_out = R1_wdata[1];
G1_slavehwdata[1] = DFFE(G1_slavehwdata[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[2] is ahb_master:inst_ahb_master|slavehwdata[2]
--operation mode is normal

G1_slavehwdata[2]_lut_out = R1_wdata[2];
G1_slavehwdata[2] = DFFE(G1_slavehwdata[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[3] is ahb_master:inst_ahb_master|slavehwdata[3]
--operation mode is normal

G1_slavehwdata[3]_lut_out = R1_wdata[3];
G1_slavehwdata[3] = DFFE(G1_slavehwdata[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[4] is ahb_master:inst_ahb_master|slavehwdata[4]
--operation mode is normal

G1_slavehwdata[4]_lut_out = R1_wdata[4];
G1_slavehwdata[4] = DFFE(G1_slavehwdata[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[5] is ahb_master:inst_ahb_master|slavehwdata[5]
--operation mode is normal

G1_slavehwdata[5]_lut_out = R1_wdata[5];
G1_slavehwdata[5] = DFFE(G1_slavehwdata[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[6] is ahb_master:inst_ahb_master|slavehwdata[6]
--operation mode is normal

G1_slavehwdata[6]_lut_out = R1_wdata[6];
G1_slavehwdata[6] = DFFE(G1_slavehwdata[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[7] is ahb_master:inst_ahb_master|slavehwdata[7]
--operation mode is normal

G1_slavehwdata[7]_lut_out = R1_wdata[7];
G1_slavehwdata[7] = DFFE(G1_slavehwdata[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[8] is ahb_master:inst_ahb_master|slavehwdata[8]
--operation mode is normal

G1_slavehwdata[8]_lut_out = R1_wdata[8];
G1_slavehwdata[8] = DFFE(G1_slavehwdata[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[9] is ahb_master:inst_ahb_master|slavehwdata[9]
--operation mode is normal

G1_slavehwdata[9]_lut_out = R1_wdata[9];
G1_slavehwdata[9] = DFFE(G1_slavehwdata[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[10] is ahb_master:inst_ahb_master|slavehwdata[10]
--operation mode is normal

G1_slavehwdata[10]_lut_out = R1_wdata[10];
G1_slavehwdata[10] = DFFE(G1_slavehwdata[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[11] is ahb_master:inst_ahb_master|slavehwdata[11]
--operation mode is normal

G1_slavehwdata[11]_lut_out = R1_wdata[11];
G1_slavehwdata[11] = DFFE(G1_slavehwdata[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[12] is ahb_master:inst_ahb_master|slavehwdata[12]
--operation mode is normal

G1_slavehwdata[12]_lut_out = R1_wdata[12];
G1_slavehwdata[12] = DFFE(G1_slavehwdata[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[13] is ahb_master:inst_ahb_master|slavehwdata[13]
--operation mode is normal

G1_slavehwdata[13]_lut_out = R1_wdata[13];
G1_slavehwdata[13] = DFFE(G1_slavehwdata[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[14] is ahb_master:inst_ahb_master|slavehwdata[14]
--operation mode is normal

G1_slavehwdata[14]_lut_out = R1_wdata[14];
G1_slavehwdata[14] = DFFE(G1_slavehwdata[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[15] is ahb_master:inst_ahb_master|slavehwdata[15]
--operation mode is normal

G1_slavehwdata[15]_lut_out = R1_wdata[15];
G1_slavehwdata[15] = DFFE(G1_slavehwdata[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[16] is ahb_master:inst_ahb_master|slavehwdata[16]
--operation mode is normal

G1_slavehwdata[16]_lut_out = R1_wdata[16];
G1_slavehwdata[16] = DFFE(G1_slavehwdata[16]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[17] is ahb_master:inst_ahb_master|slavehwdata[17]
--operation mode is normal

G1_slavehwdata[17]_lut_out = R1_wdata[17];
G1_slavehwdata[17] = DFFE(G1_slavehwdata[17]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[18] is ahb_master:inst_ahb_master|slavehwdata[18]
--operation mode is normal

G1_slavehwdata[18]_lut_out = R1_wdata[18];
G1_slavehwdata[18] = DFFE(G1_slavehwdata[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[19] is ahb_master:inst_ahb_master|slavehwdata[19]
--operation mode is normal

G1_slavehwdata[19]_lut_out = R1_wdata[19];
G1_slavehwdata[19] = DFFE(G1_slavehwdata[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[20] is ahb_master:inst_ahb_master|slavehwdata[20]
--operation mode is normal

G1_slavehwdata[20]_lut_out = R1_wdata[20];
G1_slavehwdata[20] = DFFE(G1_slavehwdata[20]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[21] is ahb_master:inst_ahb_master|slavehwdata[21]
--operation mode is normal

G1_slavehwdata[21]_lut_out = R1_wdata[21];
G1_slavehwdata[21] = DFFE(G1_slavehwdata[21]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[22] is ahb_master:inst_ahb_master|slavehwdata[22]
--operation mode is normal

G1_slavehwdata[22]_lut_out = R1_wdata[22];
G1_slavehwdata[22] = DFFE(G1_slavehwdata[22]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[23] is ahb_master:inst_ahb_master|slavehwdata[23]
--operation mode is normal

G1_slavehwdata[23]_lut_out = R1_wdata[23];
G1_slavehwdata[23] = DFFE(G1_slavehwdata[23]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[24] is ahb_master:inst_ahb_master|slavehwdata[24]
--operation mode is normal

G1_slavehwdata[24]_lut_out = R1_wdata[24];
G1_slavehwdata[24] = DFFE(G1_slavehwdata[24]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[25] is ahb_master:inst_ahb_master|slavehwdata[25]
--operation mode is normal

G1_slavehwdata[25]_lut_out = R1_wdata[25];
G1_slavehwdata[25] = DFFE(G1_slavehwdata[25]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[26] is ahb_master:inst_ahb_master|slavehwdata[26]
--operation mode is normal

G1_slavehwdata[26]_lut_out = R1_wdata[26];
G1_slavehwdata[26] = DFFE(G1_slavehwdata[26]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[27] is ahb_master:inst_ahb_master|slavehwdata[27]
--operation mode is normal

G1_slavehwdata[27]_lut_out = R1_wdata[27];
G1_slavehwdata[27] = DFFE(G1_slavehwdata[27]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[28] is ahb_master:inst_ahb_master|slavehwdata[28]
--operation mode is normal

G1_slavehwdata[28]_lut_out = R1_wdata[28];
G1_slavehwdata[28] = DFFE(G1_slavehwdata[28]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[29] is ahb_master:inst_ahb_master|slavehwdata[29]
--operation mode is normal

G1_slavehwdata[29]_lut_out = R1_wdata[29];
G1_slavehwdata[29] = DFFE(G1_slavehwdata[29]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[30] is ahb_master:inst_ahb_master|slavehwdata[30]
--operation mode is normal

G1_slavehwdata[30]_lut_out = R1_wdata[30];
G1_slavehwdata[30] = DFFE(G1_slavehwdata[30]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--G1_slavehwdata[31] is ahb_master:inst_ahb_master|slavehwdata[31]
--operation mode is normal

G1_slavehwdata[31]_lut_out = R1_wdata[31];
G1_slavehwdata[31] = DFFE(G1_slavehwdata[31]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[0] is slaveregister:slaveregister_inst|reg_rdata[0]
--operation mode is normal

Y1_reg_rdata[0]_lut_out = Y1L149 # Y1L349 # Y1L449 & Y1L226;
Y1_reg_rdata[0] = DFFE(Y1_reg_rdata[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[1] is slaveregister:slaveregister_inst|reg_rdata[1]
--operation mode is normal

Y1_reg_rdata[1]_lut_out = Y1L749 # Y1L849 # Y1L449 & Y1L426;
Y1_reg_rdata[1] = DFFE(Y1_reg_rdata[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[2] is slaveregister:slaveregister_inst|reg_rdata[2]
--operation mode is normal

Y1_reg_rdata[2]_lut_out = Y1L059 # Y1L159 # Y1L449 & Y1L626;
Y1_reg_rdata[2] = DFFE(Y1_reg_rdata[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[3] is slaveregister:slaveregister_inst|reg_rdata[3]
--operation mode is normal

Y1_reg_rdata[3]_lut_out = Y1L359 # Y1L459 # Y1L449 & Y1L826;
Y1_reg_rdata[3] = DFFE(Y1_reg_rdata[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[4] is slaveregister:slaveregister_inst|reg_rdata[4]
--operation mode is normal

Y1_reg_rdata[4]_lut_out = Y1L759 # Y1L859 # Y1L449 & Y1L036;
Y1_reg_rdata[4] = DFFE(Y1_reg_rdata[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[5] is slaveregister:slaveregister_inst|reg_rdata[5]
--operation mode is normal

Y1_reg_rdata[5]_lut_out = Y1L169 # Y1L269 # Y1L449 & Y1L236;
Y1_reg_rdata[5] = DFFE(Y1_reg_rdata[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[6] is slaveregister:slaveregister_inst|reg_rdata[6]
--operation mode is normal

Y1_reg_rdata[6]_lut_out = Y1L0201 # Y1L369 # Y1L449 & Y1L436;
Y1_reg_rdata[6] = DFFE(Y1_reg_rdata[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[7] is slaveregister:slaveregister_inst|reg_rdata[7]
--operation mode is normal

Y1_reg_rdata[7]_lut_out = Y1L469 # Y1L569 # Y1L449 & Y1L636;
Y1_reg_rdata[7] = DFFE(Y1_reg_rdata[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[8] is slaveregister:slaveregister_inst|reg_rdata[8]
--operation mode is normal

Y1_reg_rdata[8]_lut_out = Y1L669 # Y1L769 # Y1L449 & Y1L836;
Y1_reg_rdata[8] = DFFE(Y1_reg_rdata[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[9] is slaveregister:slaveregister_inst|reg_rdata[9]
--operation mode is normal

Y1_reg_rdata[9]_lut_out = Y1L869 # Y1L969 # Y1L449 & Y1L046;
Y1_reg_rdata[9] = DFFE(Y1_reg_rdata[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[10] is slaveregister:slaveregister_inst|reg_rdata[10]
--operation mode is normal

Y1_reg_rdata[10]_lut_out = Y1L079 # Y1L179 # Y1L449 & Y1L246;
Y1_reg_rdata[10] = DFFE(Y1_reg_rdata[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[11] is slaveregister:slaveregister_inst|reg_rdata[11]
--operation mode is normal

Y1_reg_rdata[11]_lut_out = Y1L279 # Y1L379 # Y1L449 & Y1L446;
Y1_reg_rdata[11] = DFFE(Y1_reg_rdata[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[12] is slaveregister:slaveregister_inst|reg_rdata[12]
--operation mode is normal

Y1_reg_rdata[12]_lut_out = Y1L479 # Y1L579 # Y1L449 & Y1L646;
Y1_reg_rdata[12] = DFFE(Y1_reg_rdata[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[13] is slaveregister:slaveregister_inst|reg_rdata[13]
--operation mode is normal

Y1_reg_rdata[13]_lut_out = Y1L679 # Y1L779 # Y1L449 & Y1L846;
Y1_reg_rdata[13] = DFFE(Y1_reg_rdata[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[14] is slaveregister:slaveregister_inst|reg_rdata[14]
--operation mode is normal

Y1_reg_rdata[14]_lut_out = Y1L879 # Y1L979 # Y1L449 & Y1L056;
Y1_reg_rdata[14] = DFFE(Y1_reg_rdata[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[15] is slaveregister:slaveregister_inst|reg_rdata[15]
--operation mode is normal

Y1_reg_rdata[15]_lut_out = Y1L089 # Y1L189 # Y1L449 & Y1L256;
Y1_reg_rdata[15] = DFFE(Y1_reg_rdata[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[16] is slaveregister:slaveregister_inst|reg_rdata[16]
--operation mode is normal

Y1_reg_rdata[16]_lut_out = Y1L289 & (Y1L489 # Y1L589 & !Y1L898);
Y1_reg_rdata[16] = DFFE(Y1_reg_rdata[16]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[17] is slaveregister:slaveregister_inst|reg_rdata[17]
--operation mode is normal

Y1_reg_rdata[17]_lut_out = Y1L289 & (Y1L789 # Y1L63 & Y1L483);
Y1_reg_rdata[17] = DFFE(Y1_reg_rdata[17]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[18] is slaveregister:slaveregister_inst|reg_rdata[18]
--operation mode is normal

Y1_reg_rdata[18]_lut_out = Y1L289 & (Y1L989 # Y1L63 & Y1L883);
Y1_reg_rdata[18] = DFFE(Y1_reg_rdata[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[19] is slaveregister:slaveregister_inst|reg_rdata[19]
--operation mode is normal

Y1_reg_rdata[19]_lut_out = Y1L289 & (Y1L199 # Y1L63 & Y1L293);
Y1_reg_rdata[19] = DFFE(Y1_reg_rdata[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[20] is slaveregister:slaveregister_inst|reg_rdata[20]
--operation mode is normal

Y1_reg_rdata[20]_lut_out = Y1L289 & (Y1L399 # Y1L63 & Y1L693);
Y1_reg_rdata[20] = DFFE(Y1_reg_rdata[20]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[21] is slaveregister:slaveregister_inst|reg_rdata[21]
--operation mode is normal

Y1_reg_rdata[21]_lut_out = Y1L289 & (Y1L599 # Y1L63 & Y1L004);
Y1_reg_rdata[21] = DFFE(Y1_reg_rdata[21]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[22] is slaveregister:slaveregister_inst|reg_rdata[22]
--operation mode is normal

Y1_reg_rdata[22]_lut_out = Y1L289 & (Y1L799 # Y1L63 & Y1L404);
Y1_reg_rdata[22] = DFFE(Y1_reg_rdata[22]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[23] is slaveregister:slaveregister_inst|reg_rdata[23]
--operation mode is normal

Y1_reg_rdata[23]_lut_out = Y1L289 & (Y1L999 # Y1L63 & Y1L804);
Y1_reg_rdata[23] = DFFE(Y1_reg_rdata[23]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[24] is slaveregister:slaveregister_inst|reg_rdata[24]
--operation mode is normal

Y1_reg_rdata[24]_lut_out = Y1L289 & (Y1L1001 # Y1L2001 & !Y1L898);
Y1_reg_rdata[24] = DFFE(Y1_reg_rdata[24]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[25] is slaveregister:slaveregister_inst|reg_rdata[25]
--operation mode is normal

Y1_reg_rdata[25]_lut_out = Y1L289 & (Y1L4001 # Y1L63 & Y1L614);
Y1_reg_rdata[25] = DFFE(Y1_reg_rdata[25]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[26] is slaveregister:slaveregister_inst|reg_rdata[26]
--operation mode is normal

Y1_reg_rdata[26]_lut_out = Y1L289 & (Y1L6001 # Y1L63 & Y1L024);
Y1_reg_rdata[26] = DFFE(Y1_reg_rdata[26]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[27] is slaveregister:slaveregister_inst|reg_rdata[27]
--operation mode is normal

Y1_reg_rdata[27]_lut_out = Y1L289 & (Y1L8001 # Y1L63 & Y1L424);
Y1_reg_rdata[27] = DFFE(Y1_reg_rdata[27]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[28] is slaveregister:slaveregister_inst|reg_rdata[28]
--operation mode is normal

Y1_reg_rdata[28]_lut_out = Y1L289 & (Y1L0101 # Y1L1101 & !Y1L898);
Y1_reg_rdata[28] = DFFE(Y1_reg_rdata[28]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[29] is slaveregister:slaveregister_inst|reg_rdata[29]
--operation mode is normal

Y1_reg_rdata[29]_lut_out = Y1L289 & (Y1L3101 # Y1L63 & Y1L234);
Y1_reg_rdata[29] = DFFE(Y1_reg_rdata[29]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[30] is slaveregister:slaveregister_inst|reg_rdata[30]
--operation mode is normal

Y1_reg_rdata[30]_lut_out = Y1L289 & (Y1L5101 # Y1L63 & Y1L634);
Y1_reg_rdata[30] = DFFE(Y1_reg_rdata[30]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_reg_rdata[31] is slaveregister:slaveregister_inst|reg_rdata[31]
--operation mode is normal

Y1_reg_rdata[31]_lut_out = Y1L289 & (Y1L7101 # Y1L63 & Y1L044);
Y1_reg_rdata[31] = DFFE(Y1_reg_rdata[31]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--KE1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0
--operation mode is normal

KE1_lcell_hresp0 = !C1_masterhresp[0];


--KE1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1
--operation mode is normal

KE1_lcell_hresp1 = VCC;


--FE1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0
FE1_outclock0 = PLL(CLK2p, , );

--FE1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1
FE1_outclock1 = PLL(CLK2p, , );


--TB1_sysres_rcvd is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd
--operation mode is normal

TB1_sysres_rcvd_lut_out = TB1L2Q & TB1L6Q & TB1L71 & !TB1L3Q;
TB1_sysres_rcvd = DFFE(TB1_sysres_rcvd_lut_out, GLOBAL(FE1_outclock0), !EC1_stf_stb, , );


--KB1_CMD_WAIT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT
--operation mode is normal

KB1_CMD_WAIT_lut_out = !NB1_RES & (KB1L31 # KB1L51);
KB1_CMD_WAIT = DFFE(KB1_CMD_WAIT_lut_out, GLOBAL(FE1_outclock0), , , );


--NB1_RES is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|RES
--operation mode is normal

NB1_RES_lut_out = (BB22_sload_path[1] & BB22_sload_path[2] & BB22_sload_path[3] & !BB22_sload_path[0]) & CASCADE(NB1L81);
NB1_RES = DFFE(NB1_RES_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--BB41_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB41_sload_path[0]_lut_out = !BB41_sload_path[0];
BB41_sload_path[0]_reg_input = !BB41_pre_sclr & BB41_sload_path[0]_lut_out;
BB41_sload_path[0] = DFFE(BB41_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), , , !XD1_ct_clk_en);

--BB41L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB41L3 = CARRY(BB41_sload_path[0]);


--XD1_ct_clk_en is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en
--operation mode is normal

XD1_ct_clk_en_lut_out = !XD1L4 & (!XD1_TXSHFT & XD1_ct_sclr # !XD1L6);
XD1_ct_clk_en = DFFE(XD1_ct_clk_en_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--XD1_ct_sclr is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr
--operation mode is normal

XD1_ct_sclr_lut_out = XD1_ct_sclr & (!XD1_TXSHFT # !BB51L11) # !XD1L6;
XD1_ct_sclr = DFFE(XD1_ct_sclr_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--BB41_pre_sclr is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr
--operation mode is normal

BB41_pre_sclr = PC11_aeb_out # !XD1_ct_sclr;


--VB1_CTRL_OK is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTRL_OK
--operation mode is normal

VB1_CTRL_OK_lut_out = EC1_eof_stb & VB1_EOF_WAIT & !ZB1L01 & !EC1_stf_stb;
VB1_CTRL_OK = DFFE(VB1_CTRL_OK_lut_out, GLOBAL(FE1_outclock0), , , );


--TB1_domlev_up_rq_ is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_up_rq_
--operation mode is normal

TB1_domlev_up_rq__lut_out = JC1_dffs[7];
TB1_domlev_up_rq_ = DFFE(TB1_domlev_up_rq__lut_out, GLOBAL(FE1_outclock0), !EC1_stf_stb, , VB1L1);


--GD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|daclev_up~150
--operation mode is normal

GD1L71 = VB1_CTRL_OK & TB1_domlev_up_rq_;


--PB1_dac_max[6] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|dac_max[6]
--operation mode is normal

PB1_dac_max[6]_lut_out = !Y1_com_thr_del[9];
PB1_dac_max[6] = DFFE(PB1_dac_max[6]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_thr_del_wr);


--GD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_1~378
--operation mode is normal

GD1L91 = !PB1_dac_max[6] & !BB31_pre_out[6] # !BB31_pre_out[7];


--GD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_1~379
--operation mode is normal

GD1L02 = !BB31_pre_out[4] # !BB31_pre_out[3] # !BB31_pre_out[2] # !BB31_pre_out[1];


--PB1_dac_max[5] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|dac_max[5]
--operation mode is normal

PB1_dac_max[5]_lut_out = !Y1_com_thr_del[8];
PB1_dac_max[5] = DFFE(PB1_dac_max[5]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_thr_del_wr);


--GD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_1~380
--operation mode is normal

GD1L12 = PB1_dac_max[5] & !BB31_pre_out[5] & (GD1L02 # !BB31_q[0]) # !PB1_dac_max[5] & (GD1L02 # !BB31_pre_out[5] # !BB31_q[0]);


--GD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_1~34
--operation mode is normal

GD1L81 = PB1_dac_max[6] $ !BB31_pre_out[6];


--GD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|daclev_up~0
--operation mode is normal

GD1L61 = GD1L71 & (GD1L91 # GD1L12 & !GD1L81);


--Y1_com_thr_del_wr is slaveregister:slaveregister_inst|com_thr_del_wr
--operation mode is normal

Y1_com_thr_del_wr_lut_out = Y1L99 & C1_reg_address[2];
Y1_com_thr_del_wr = DFFE(Y1_com_thr_del_wr_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--KB1_CLR_BUF is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CLR_BUF
--operation mode is normal

KB1_CLR_BUF_lut_out = TB1_comres_rcvd & !NB1_RES & (KB1_CRES_WAIT # KB1_CMD_WAIT);
KB1_CLR_BUF = DFFE(KB1_CLR_BUF_lut_out, GLOBAL(FE1_outclock0), , , );


--TB1_domlev_dn_rq_ is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_dn_rq_
--operation mode is normal

TB1_domlev_dn_rq__lut_out = JC1_dffs[6];
TB1_domlev_dn_rq_ = DFFE(TB1_domlev_dn_rq__lut_out, GLOBAL(FE1_outclock0), !EC1_stf_stb, , VB1L1);


--GD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|_~185
--operation mode is normal

GD1L1 = BB31_pre_out[5] # BB31_pre_out[6];


--GD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|_~186
--operation mode is normal

GD1L2 = TB1_domlev_dn_rq_ & VB1_CTRL_OK & GD1L1 & BB31_pre_out[7];


--GD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|_~187
--operation mode is normal

GD1L3 = Y1_com_thr_del_wr # KB1_CLR_BUF # GD1L61 # GD1L2;


--GD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|_~188
--operation mode is normal

GD1L4 = Y1_com_thr_del_wr # KB1_CLR_BUF;


--JC4_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

JC4_dffs[1]_lut_out = HD1L62 & (JC4_dffs[2] # XD1_shr_load) # !HD1L62 & JC4_dffs[2] & !XD1_shr_load;
JC4_dffs[1] = DFFE(JC4_dffs[1]_lut_out, GLOBAL(FE1_outclock0), XD1_ct_sclr, , XD1_shr_ena);


--XD1_shr_load is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_load
--operation mode is normal

XD1_shr_load_lut_out = !XD1L6 & (BB51L11 & XD1_TXSHFT # !XD1_ct_sclr);
XD1_shr_load = DFFE(XD1_shr_load_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--XD1_shr_ena is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_ena
--operation mode is normal

XD1_shr_ena_lut_out = XD1L1 # XD1L7 & (ND1_ctrl_val # ND1_data_val);
XD1_shr_ena = DFFE(XD1_shr_ena_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--BB32_sload_path[11] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

BB32_sload_path[11]_lut_out = BB32_sload_path[11] $ BB32L32;
BB32_sload_path[11]_reg_input = !PC91_aeb_out & BB32_sload_path[11]_lut_out;
BB32_sload_path[11] = DFFE(BB32_sload_path[11]_reg_input, GLOBAL(FE1_outclock0), !KB1L15, , );

--BB32L52 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

BB32L52 = CARRY(!BB32L32 # !BB32_sload_path[11]);


--BB32_sload_path[14] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is normal

BB32_sload_path[14]_lut_out = BB32_sload_path[14] $ !BB32L92;
BB32_sload_path[14]_reg_input = !PC91_aeb_out & BB32_sload_path[14]_lut_out;
BB32_sload_path[14] = DFFE(BB32_sload_path[14]_reg_input, GLOBAL(FE1_outclock0), !KB1L15, , );


--BB32_sload_path[12] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

BB32_sload_path[12]_lut_out = BB32_sload_path[12] $ !BB32L52;
BB32_sload_path[12]_reg_input = !PC91_aeb_out & BB32_sload_path[12]_lut_out;
BB32_sload_path[12] = DFFE(BB32_sload_path[12]_reg_input, GLOBAL(FE1_outclock0), !KB1L15, , );

--BB32L72 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

BB32L72 = CARRY(BB32_sload_path[12] & !BB32L52);


--BB32_sload_path[13] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

BB32_sload_path[13]_lut_out = BB32_sload_path[13] $ BB32L72;
BB32_sload_path[13]_reg_input = !PC91_aeb_out & BB32_sload_path[13]_lut_out;
BB32_sload_path[13] = DFFE(BB32_sload_path[13]_reg_input, GLOBAL(FE1_outclock0), !KB1L15, , );

--BB32L92 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

BB32L92 = CARRY(!BB32L72 # !BB32_sload_path[13]);


--NB1L8 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~87
--operation mode is normal

NB1L8 = !BB32_sload_path[11] & !BB32_sload_path[14] & !BB32_sload_path[12] & !BB32_sload_path[13];


--BB32_sload_path[8] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

BB32_sload_path[8]_lut_out = BB32_sload_path[8] $ !BB32L71;
BB32_sload_path[8]_reg_input = !PC91_aeb_out & BB32_sload_path[8]_lut_out;
BB32_sload_path[8] = DFFE(BB32_sload_path[8]_reg_input, GLOBAL(FE1_outclock0), !KB1L15, , );

--BB32L91 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

BB32L91 = CARRY(BB32_sload_path[8] & !BB32L71);


--BB32_sload_path[7] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

BB32_sload_path[7]_lut_out = BB32_sload_path[7] $ BB32L51;
BB32_sload_path[7]_reg_input = !PC91_aeb_out & BB32_sload_path[7]_lut_out;
BB32_sload_path[7] = DFFE(BB32_sload_path[7]_reg_input, GLOBAL(FE1_outclock0), !KB1L15, , );

--BB32L71 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

BB32L71 = CARRY(!BB32L51 # !BB32_sload_path[7]);


--BB32_sload_path[9] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

BB32_sload_path[9]_lut_out = BB32_sload_path[9] $ BB32L91;
BB32_sload_path[9]_reg_input = !PC91_aeb_out & BB32_sload_path[9]_lut_out;
BB32_sload_path[9] = DFFE(BB32_sload_path[9]_reg_input, GLOBAL(FE1_outclock0), !KB1L15, , );

--BB32L12 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

BB32L12 = CARRY(!BB32L91 # !BB32_sload_path[9]);


--BB32_sload_path[10] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

BB32_sload_path[10]_lut_out = BB32_sload_path[10] $ !BB32L12;
BB32_sload_path[10]_reg_input = !PC91_aeb_out & BB32_sload_path[10]_lut_out;
BB32_sload_path[10] = DFFE(BB32_sload_path[10]_reg_input, GLOBAL(FE1_outclock0), !KB1L15, , );

--BB32L32 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

BB32L32 = CARRY(BB32_sload_path[10] & !BB32L12);


--NB1L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~88
--operation mode is normal

NB1L9 = BB32_sload_path[8] & !BB32_sload_path[7] & !BB32_sload_path[9] & !BB32_sload_path[10];


--BB32_sload_path[3] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

BB32_sload_path[3]_lut_out = BB32_sload_path[3] $ BB32L7;
BB32_sload_path[3]_reg_input = !PC91_aeb_out & BB32_sload_path[3]_lut_out;
BB32_sload_path[3] = DFFE(BB32_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), !KB1L15, , );

--BB32L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

BB32L9 = CARRY(!BB32L7 # !BB32_sload_path[3]);


--BB32_sload_path[5] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

BB32_sload_path[5]_lut_out = BB32_sload_path[5] $ BB32L11;
BB32_sload_path[5]_reg_input = !PC91_aeb_out & BB32_sload_path[5]_lut_out;
BB32_sload_path[5] = DFFE(BB32_sload_path[5]_reg_input, GLOBAL(FE1_outclock0), !KB1L15, , );

--BB32L31 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

BB32L31 = CARRY(!BB32L11 # !BB32_sload_path[5]);


--BB32_sload_path[6] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

BB32_sload_path[6]_lut_out = BB32_sload_path[6] $ !BB32L31;
BB32_sload_path[6]_reg_input = !PC91_aeb_out & BB32_sload_path[6]_lut_out;
BB32_sload_path[6] = DFFE(BB32_sload_path[6]_reg_input, GLOBAL(FE1_outclock0), !KB1L15, , );

--BB32L51 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

BB32L51 = CARRY(BB32_sload_path[6] & !BB32L31);


--NB1L01 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~89
--operation mode is normal

NB1L01 = BB32_sload_path[3] & BB32_sload_path[5] & !BB32_sload_path[6];


--BB32_sload_path[0] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB32_sload_path[0]_lut_out = !BB32_sload_path[0];
BB32_sload_path[0]_reg_input = !PC91_aeb_out & BB32_sload_path[0]_lut_out;
BB32_sload_path[0] = DFFE(BB32_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), !KB1L15, , );

--BB32L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB32L3 = CARRY(BB32_sload_path[0]);


--NB1L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~90
--operation mode is normal

NB1L11 = NB1L8 & NB1L9 & NB1L01 & !BB32_sload_path[0];

--NB1L31 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~98
--operation mode is normal

NB1L31 = NB1L8 & NB1L9 & NB1L01 & !BB32_sload_path[0];


--BB32_sload_path[4] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

BB32_sload_path[4]_lut_out = BB32_sload_path[4] $ !BB32L9;
BB32_sload_path[4]_reg_input = !PC91_aeb_out & BB32_sload_path[4]_lut_out;
BB32_sload_path[4] = DFFE(BB32_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), !KB1L15, , );

--BB32L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

BB32L11 = CARRY(BB32_sload_path[4] & !BB32L9);


--BB32_sload_path[1] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

BB32_sload_path[1]_lut_out = BB32_sload_path[1] $ BB32L3;
BB32_sload_path[1]_reg_input = !PC91_aeb_out & BB32_sload_path[1]_lut_out;
BB32_sload_path[1] = DFFE(BB32_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), !KB1L15, , );

--BB32L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

BB32L5 = CARRY(!BB32L3 # !BB32_sload_path[1]);


--BB32_sload_path[2] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

BB32_sload_path[2]_lut_out = BB32_sload_path[2] $ !BB32L5;
BB32_sload_path[2]_reg_input = !PC91_aeb_out & BB32_sload_path[2]_lut_out;
BB32_sload_path[2] = DFFE(BB32_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), !KB1L15, , );

--BB32L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

BB32L7 = CARRY(BB32_sload_path[2] & !BB32L5);


--NB1L1 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~99
--operation mode is normal

NB1L1 = BB32_sload_path[4] & !BB32_sload_path[1] & !BB32_sload_path[2];


--KB1_SEND_WT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SEND_WT
--operation mode is normal

KB1_SEND_WT_lut_out = !NB1_RES & (KB1L83 # KB1_SEND_WT & !NB1_del_15us);
KB1_SEND_WT = DFFE(KB1_SEND_WT_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1_REC_WT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_WT
--operation mode is normal

KB1_REC_WT_lut_out = !NB1_RES & (KB1L33 # KB1_REC_WT & !NB1_del_15us);
KB1_REC_WT = DFFE(KB1_REC_WT_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1_SND_PULSE is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_PULSE
--operation mode is normal

KB1_SND_PULSE_lut_out = !NB1_RES & (KB1L84 # KB1_SND_PULSE & !NB1_pulse_sent);
KB1_SND_PULSE = DFFE(KB1_SND_PULSE_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1L15 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|timer_clrn~20
--operation mode is normal

KB1L15 = !KB1_SEND_WT & !KB1_REC_WT & !KB1_SND_PULSE;


--NB1L2 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~100
--operation mode is normal

NB1L2 = NB1L11 & BB32_sload_path[4] & !BB32_sload_path[1] & !BB32_sload_path[2];


--EB1_launch_mode[0] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[0]
--operation mode is normal

EB1_launch_mode[0]_lut_out = !CB1_reset_trig & (EB1L94 # Y1_command_0_local[0] & EB1L05);
EB1_launch_mode[0] = DFFE(EB1_launch_mode[0]_lut_out, !GLOBAL(FE1_outclock1), !V1_RST, , );


--EB1_discFF is atwd:atwd0|atwd_trigger:inst_atwd_trigger|discFF
--operation mode is normal

EB1_discFF_lut_out = VCC;
EB1_discFF = DFFE(EB1_discFF_lut_out, OneSPE, EB1_rst_trg, , );


--EB1_launch_mode[1] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[1]
--operation mode is normal

EB1_launch_mode[1]_lut_out = !CB1_reset_trig & (EB1L94 # EB1L15 # !EB1L63);
EB1_launch_mode[1] = DFFE(EB1_launch_mode[1]_lut_out, !GLOBAL(FE1_outclock1), !V1_RST, , );


--V1_RST is ROC:inst_ROC|RST
--operation mode is normal

V1_RST_lut_out = !V1L4Q;
V1_RST = DFFE(V1_RST_lut_out, GLOBAL(FE1_outclock0), , , );


--CB1L652Q is atwd:atwd0|atwd_control:inst_atwd_control|state~56
--operation mode is normal

CB1L652Q_lut_out = !A1L28 & (CB1L262 # CB1L652Q & !DB1_readout_done);
CB1L652Q = DFFE(CB1L652Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB1L352Q is atwd:atwd0|atwd_control:inst_atwd_control|state~53
--operation mode is normal

CB1L352Q_lut_out = CB1L752Q & !A1L28 & (!CB1_channel[1] # !CB1_channel[0]);
CB1L352Q = DFFE(CB1L352Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB1L062Q is atwd:atwd0|atwd_control:inst_atwd_control|state~60
--operation mode is normal

CB1L062Q_lut_out = CB1L362 & (!Y1_command_2_local[3] # !K1_atwd0_LC_abort);
CB1L062Q = DFFE(CB1L062Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB1L952Q is atwd:atwd0|atwd_control:inst_atwd_control|state~59
--operation mode is normal

CB1L952Q_lut_out = !A1L28 & (CB1L252Q # CB1L471 & CB1L952Q);
CB1L952Q = DFFE(CB1L952Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB1L452Q is atwd:atwd0|atwd_control:inst_atwd_control|state~54
--operation mode is normal

CB1L452Q_lut_out = CB1L852Q & !EB1_TriggerComplete_in_sync & (!Y1_command_2_local[3] # !K1_atwd0_LC_abort);
CB1L452Q = DFFE(CB1L452Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB1L552Q is atwd:atwd0|atwd_control:inst_atwd_control|state~55
--operation mode is normal

CB1L552Q_lut_out = !CB2L252Q & (!Y1_command_2_local[3] # !K1_atwd0_LC_abort);
CB1L552Q = DFFE(CB1L552Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB1L791 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or~88
--operation mode is normal

CB1L791 = !CB1L062Q & !CB1L952Q & !CB1L452Q & !CB1L552Q;


--CB1L052Q is atwd:atwd0|atwd_control:inst_atwd_control|state~50
--operation mode is normal

CB1L052Q_lut_out = !A1L28 & (CB1L462 # CB1L952Q & !CB1L471);
CB1L052Q = DFFE(CB1L052Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB1L252Q is atwd:atwd0|atwd_control:inst_atwd_control|state~52
--operation mode is normal

CB1L252Q_lut_out = !A1L28 & (CB1L352Q # EB1_TriggerComplete_in_sync & CB1L062Q);
CB1L252Q = DFFE(CB1L252Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB1L152Q is atwd:atwd0|atwd_control:inst_atwd_control|state~51
--operation mode is normal

CB1L152Q_lut_out = !A1L28 & (CB1L152Q & !EB1_ATWDTrigger_sig # !CB1L162);
CB1L152Q = DFFE(CB1L152Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB1L891 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or~89
--operation mode is normal

CB1L891 = CB1L791 & !CB1L052Q & !CB1L252Q & !CB1L152Q;


--CB1_counterclk_high is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_high
--operation mode is normal

CB1_counterclk_high_lut_out = CB1L652Q # CB1_counterclk_high & (!CB1L302 # !CB1L791);
CB1_counterclk_high = DFFE(CB1_counterclk_high_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_counterclk_low is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_low
--operation mode is normal

CB1_counterclk_low_lut_out = CB1L512 # CB1_counterclk_low & (!CB1L302 # !CB1L791);
CB1_counterclk_low = DFFE(CB1_counterclk_low_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_cclk is atwd:atwd0|atwd_control:inst_atwd_control|cclk
--operation mode is normal

CB1_cclk_lut_out = CB1_counterclk_high # !CB1_counterclk_low & !CB1_cclk;
CB1_cclk = DFFE(CB1_cclk_lut_out, GLOBAL(FE2_outclock1), , , !V1_RST);


--DB1L871Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~30
--operation mode is normal

DB1L871Q_lut_out = DB1L771Q & DB1_divide_cnt[1];
DB1L871Q = DFFE(DB1L871Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--DB1L971Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~31
--operation mode is normal

DB1L971Q_lut_out = DB1L871Q # DB1_divide_cnt[1] & DB1L971Q;
DB1L971Q = DFFE(DB1L971Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--DB1L281Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~34
--operation mode is normal

DB1L281Q_lut_out = DB1L181Q;
DB1L281Q = DFFE(DB1L281Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--DB1L181Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~33
--operation mode is normal

DB1L181Q_lut_out = DB1L081Q;
DB1L181Q = DFFE(DB1L181Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--DB1L251 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or~32
--operation mode is normal

DB1L251 = !DB1L281Q & !DB1L181Q;


--CB1L852Q is atwd:atwd0|atwd_control:inst_atwd_control|state~58
--operation mode is normal

CB1L852Q_lut_out = CB1L562 # CB1L752Q & CB1_channel[0] & CB1_channel[1];
CB1L852Q = DFFE(CB1L852Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB1L752Q is atwd:atwd0|atwd_control:inst_atwd_control|state~57
--operation mode is normal

CB1L752Q_lut_out = DB1_readout_done & CB1L652Q & (!Y1_command_2_local[3] # !K1_atwd0_LC_abort);
CB1L752Q = DFFE(CB1L752Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2L252Q is atwd:atwd1|atwd_control:inst_atwd_control|state~49
--operation mode is normal

CB2L252Q_lut_out = VCC;
CB2L252Q = DFFE(CB2L252Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB1L012 is atwd:atwd0|atwd_control:inst_atwd_control|Select~4826
--operation mode is normal

CB1L012 = CB1L852Q # CB1L752Q # CB1L652Q # !CB2L252Q;


--CB1L112 is atwd:atwd0|atwd_control:inst_atwd_control|Select~4827
--operation mode is normal

CB1L112 = CB1L252Q # CB1L152Q # CB1L352Q;


--CB1L991 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or~90
--operation mode is normal

CB1L991 = !CB1L752Q & !CB1L652Q;


--CB1L002 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or~91
--operation mode is normal

CB1L002 = CB1L791 & CB1L991 & !CB1L052Q & !CB1L252Q;


--CB1L162 is atwd:atwd0|atwd_control:inst_atwd_control|state~1199
--operation mode is normal

CB1L162 = !CB1L452Q & !CB1L552Q;


--CB1L102 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or~92
--operation mode is normal

CB1L102 = CB1L991 & CB1L162 & !CB1L062Q & !CB1L052Q;


--CB1L202 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or~93
--operation mode is normal

CB1L202 = !CB1L252Q & !CB1L152Q;


--CB1L302 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or~94
--operation mode is normal

CB1L302 = !CB1L852Q & !CB1L352Q;


--CB1L212 is atwd:atwd0|atwd_control:inst_atwd_control|Select~4830
--operation mode is normal

CB1L212 = CB1L752Q # CB1L652Q # !CB2L252Q # !CB1L302;


--CB1L312 is atwd:atwd0|atwd_control:inst_atwd_control|Select~4831
--operation mode is normal

CB1L312 = CB1L791 & !CB1L052Q;


--CB1L412 is atwd:atwd0|atwd_control:inst_atwd_control|Select~4833
--operation mode is normal

CB1L412 = CB1L062Q # CB1L952Q # CB1L452Q # CB1L252Q;


--CB1L402 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or~95
--operation mode is normal

CB1L402 = CB2L252Q & !CB1L852Q & !CB1L152Q & !CB1L352Q;


--EB2_launch_mode[0] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[0]
--operation mode is normal

EB2_launch_mode[0]_lut_out = EB2_set_sig & !CB2_reset_trig;
EB2_launch_mode[0] = DFFE(EB2_launch_mode[0]_lut_out, !GLOBAL(FE1_outclock1), !V1_RST, , );


--EB2_discFF is atwd:atwd1|atwd_trigger:inst_atwd_trigger|discFF
--operation mode is normal

EB2_discFF_lut_out = VCC;
EB2_discFF = DFFE(EB2_discFF_lut_out, OneSPE, EB2_rst_trg, , );


--EB2_launch_mode[1] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[1]
--operation mode is normal

EB2_launch_mode[1]_lut_out = !CB2_reset_trig & (EB2_set_sig # !CB2_busy & !EB2L63);
EB2_launch_mode[1] = DFFE(EB2_launch_mode[1]_lut_out, !GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2L952Q is atwd:atwd1|atwd_control:inst_atwd_control|state~56
--operation mode is normal

CB2L952Q_lut_out = !A1L38 & (CB2L562 # CB2L952Q & !DB2_readout_done);
CB2L952Q = DFFE(CB2L952Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2L362Q is atwd:atwd1|atwd_control:inst_atwd_control|state~60
--operation mode is normal

CB2L362Q_lut_out = !A1L38 & (CB2L662 # CB2L362Q & !EB2_TriggerComplete_in_sync);
CB2L362Q = DFFE(CB2L362Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2L262Q is atwd:atwd1|atwd_control:inst_atwd_control|state~59
--operation mode is normal

CB2L262Q_lut_out = !A1L38 & (CB2L552Q # CB2L471 & CB2L262Q);
CB2L262Q = DFFE(CB2L262Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2L752Q is atwd:atwd1|atwd_control:inst_atwd_control|state~54
--operation mode is normal

CB2L752Q_lut_out = CB2L162Q & !EB2_TriggerComplete_in_sync & (!Y1_command_2_local[3] # !K1_atwd1_LC_abort);
CB2L752Q = DFFE(CB2L752Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2L852Q is atwd:atwd1|atwd_control:inst_atwd_control|state~55
--operation mode is normal

CB2L852Q_lut_out = !CB2L252Q & (!Y1_command_2_local[3] # !K1_atwd1_LC_abort);
CB2L852Q = DFFE(CB2L852Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2L891 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~104
--operation mode is normal

CB2L891 = !CB2L362Q & !CB2L262Q & !CB2L752Q & !CB2L852Q;


--CB2L352Q is atwd:atwd1|atwd_control:inst_atwd_control|state~50
--operation mode is normal

CB2L352Q_lut_out = !A1L38 & (CB2L762 # CB2L262Q & !CB2L471);
CB2L352Q = DFFE(CB2L352Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2L552Q is atwd:atwd1|atwd_control:inst_atwd_control|state~52
--operation mode is normal

CB2L552Q_lut_out = !A1L38 & (CB2L652Q # EB2_TriggerComplete_in_sync & CB2L362Q);
CB2L552Q = DFFE(CB2L552Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2L991 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~105
--operation mode is normal

CB2L991 = CB2L891 & !CB2L352Q & !CB2L552Q;


--CB2L652Q is atwd:atwd1|atwd_control:inst_atwd_control|state~53
--operation mode is normal

CB2L652Q_lut_out = CB2L062Q & !A1L38 & (!CB2_channel[1] # !CB2_channel[0]);
CB2L652Q = DFFE(CB2L652Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2L452Q is atwd:atwd1|atwd_control:inst_atwd_control|state~51
--operation mode is normal

CB2L452Q_lut_out = !A1L38 & (CB2L452Q & !EB2_ATWDTrigger_sig # !CB2L462);
CB2L452Q = DFFE(CB2L452Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2L002 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~106
--operation mode is normal

CB2L002 = !CB2L652Q & !CB2L452Q;


--CB2_counterclk_high is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_high
--operation mode is normal

CB2_counterclk_high_lut_out = CB2L952Q # CB2_counterclk_high & (!CB2L602 # !CB2L891);
CB2_counterclk_high = DFFE(CB2_counterclk_high_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_counterclk_low is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_low
--operation mode is normal

CB2_counterclk_low_lut_out = CB2L712 # CB2_counterclk_low & (!CB2L602 # !CB2L891);
CB2_counterclk_low = DFFE(CB2_counterclk_low_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_cclk is atwd:atwd1|atwd_control:inst_atwd_control|cclk
--operation mode is normal

CB2_cclk_lut_out = CB2_counterclk_high # !CB2_counterclk_low & !CB2_cclk;
CB2_cclk = DFFE(CB2_cclk_lut_out, GLOBAL(FE2_outclock1), , , !V1_RST);


--DB2L871Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~30
--operation mode is normal

DB2L871Q_lut_out = DB2L771Q & DB2_divide_cnt[1];
DB2L871Q = DFFE(DB2L871Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--DB2L971Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~31
--operation mode is normal

DB2L971Q_lut_out = DB2L871Q # DB2_divide_cnt[1] & DB2L971Q;
DB2L971Q = DFFE(DB2L971Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--DB2L281Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~34
--operation mode is normal

DB2L281Q_lut_out = DB2L181Q;
DB2L281Q = DFFE(DB2L281Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--DB2L181Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~33
--operation mode is normal

DB2L181Q_lut_out = DB2L081Q;
DB2L181Q = DFFE(DB2L181Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--DB2L251 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or~32
--operation mode is normal

DB2L251 = !DB2L281Q & !DB2L181Q;


--CB2L102 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~107
--operation mode is normal

CB2L102 = CB2L891 & !CB2L652Q & !CB2L452Q;


--CB2L162Q is atwd:atwd1|atwd_control:inst_atwd_control|state~58
--operation mode is normal

CB2L162Q_lut_out = CB2L862 # CB2L062Q & CB2_channel[0] & CB2_channel[1];
CB2L162Q = DFFE(CB2L162Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2L062Q is atwd:atwd1|atwd_control:inst_atwd_control|state~57
--operation mode is normal

CB2L062Q_lut_out = DB2_readout_done & CB2L952Q & (!Y1_command_2_local[3] # !K1_atwd1_LC_abort);
CB2L062Q = DFFE(CB2L062Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2L202 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~108
--operation mode is normal

CB2L202 = CB2L252Q & !CB2L162Q & !CB2L062Q & !CB2L952Q;


--CB2L302 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~109
--operation mode is normal

CB2L302 = !CB2L062Q & !CB2L952Q;


--CB2L402 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~110
--operation mode is normal

CB2L402 = CB2L891 & CB2L302 & !CB2L352Q & !CB2L552Q;


--CB2L502 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~111
--operation mode is normal

CB2L502 = CB2L452Q # CB2L362Q # CB2L552Q;


--CB2L462 is atwd:atwd1|atwd_control:inst_atwd_control|state~1297
--operation mode is normal

CB2L462 = !CB2L752Q & !CB2L852Q;


--CB2L591 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~13
--operation mode is normal

CB2L591 = CB2L352Q # CB2L502 # !CB2L462 # !CB2L302;


--CB2L412 is atwd:atwd1|atwd_control:inst_atwd_control|Select~4801
--operation mode is normal

CB2L412 = CB2L452Q # CB2L352Q # !CB2L891;


--CB2L512 is atwd:atwd1|atwd_control:inst_atwd_control|Select~4803
--operation mode is normal

CB2L512 = CB2L162Q # CB2L652Q # CB2L452Q # !CB2L252Q;


--CB2L612 is atwd:atwd1|atwd_control:inst_atwd_control|Select~4804
--operation mode is normal

CB2L612 = CB2L362Q # CB2L262Q # CB2L752Q # CB2L552Q;


--P1_MultiSPE1 is hit_counter:inst_hit_counter|MultiSPE1
--operation mode is normal

P1_MultiSPE1_lut_out = P1_MultiSPE0;
P1_MultiSPE1 = DFFE(P1_MultiSPE1_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--P1_OneSPE1 is hit_counter:inst_hit_counter|OneSPE1
--operation mode is normal

P1_OneSPE1_lut_out = P1_OneSPE0;
P1_OneSPE1 = DFFE(P1_OneSPE1_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--M1_tick_old0 is fe_testpulse:inst_fe_testpulse|tick_old0
--operation mode is normal

M1_tick_old0_lut_out = M1_tick_old;
M1_tick_old0 = DFFE(M1_tick_old0_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--M1_tick_old1 is fe_testpulse:inst_fe_testpulse|tick_old1
--operation mode is normal

M1_tick_old1_lut_out = M1_tick_old0;
M1_tick_old1 = DFFE(M1_tick_old1_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--M1_cnt_oo is fe_testpulse:inst_fe_testpulse|cnt_oo
--operation mode is normal

M1_cnt_oo_lut_out = M1_cnt_o;
M1_cnt_oo = DFFE(M1_cnt_oo_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--M1_cnt_o is fe_testpulse:inst_fe_testpulse|cnt_o
--operation mode is normal

M1_cnt_o_lut_out = M1L4 & (M1L21 # !Y1_command_1_local[19]) # !M1L4 & M1L01 & Y1_command_1_local[19];
M1_cnt_o = DFFE(M1_cnt_o_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--M1L61 is fe_testpulse:inst_fe_testpulse|tick~0
--operation mode is normal

M1L61 = M1_cnt_oo $ M1_cnt_o;


--M1_tick_old is fe_testpulse:inst_fe_testpulse|tick_old
--operation mode is normal

M1_tick_old_lut_out = M1_cnt_oo $ M1_cnt_o;
M1_tick_old = DFFE(M1_tick_old_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--L1L25Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[3]~reg0
--operation mode is normal

L1L25Q_lut_out = L1_cntp[3];
L1L25Q = DFFE(L1L25Q_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--L1L35Q is fe_r2r:inst_fe_r2r|process0~0
--operation mode is normal

L1L35Q_lut_out = Y1_command_0_local[30];
L1L35Q = DFFE(L1L35Q_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--L1L15Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[2]~reg0
--operation mode is normal

L1L15Q_lut_out = L1_cntp[2];
L1L15Q = DFFE(L1L15Q_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--L1L05Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[1]~reg0
--operation mode is normal

L1L05Q_lut_out = L1_cntp[1];
L1L05Q = DFFE(L1L05Q_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--L1L94Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[0]~reg0
--operation mode is normal

L1L94Q_lut_out = L1_cntp[0];
L1L94Q = DFFE(L1L94Q_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--L1L84Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[3]~reg0
--operation mode is normal

L1L84Q_lut_out = L1_cntn[3];
L1L84Q = DFFE(L1L84Q_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--L1L74Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[2]~reg0
--operation mode is normal

L1L74Q_lut_out = L1_cntn[2];
L1L74Q = DFFE(L1L74Q_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--L1L64Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[1]~reg0
--operation mode is normal

L1L64Q_lut_out = L1_cntn[1];
L1L64Q = DFFE(L1L64Q_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--L1L54Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[0]~reg0
--operation mode is normal

L1L54Q_lut_out = L1_cntn[0];
L1L54Q = DFFE(L1L54Q_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--U1_cnt[6] is r2r:inst_r2r|cnt[6]
--operation mode is normal

U1_cnt[6]_lut_out = !U1L72 & Y1_command_0_local[28] & (!U1L62 # !U1_up);
U1_cnt[6] = DFFE(U1_cnt[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--U1_cnt[5] is r2r:inst_r2r|cnt[5]
--operation mode is normal

U1_cnt[5]_lut_out = Y1_command_0_local[28] & (U1L82 # U1_up & U1L42);
U1_cnt[5] = DFFE(U1_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--U1_cnt[4] is r2r:inst_r2r|cnt[4]
--operation mode is normal

U1_cnt[4]_lut_out = Y1_command_0_local[28] & (U1L92 # U1_up & U1L22);
U1_cnt[4] = DFFE(U1_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--U1_cnt[3] is r2r:inst_r2r|cnt[3]
--operation mode is normal

U1_cnt[3]_lut_out = Y1_command_0_local[28] & (U1L03 # U1_up & U1L02);
U1_cnt[3] = DFFE(U1_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--U1_cnt[2] is r2r:inst_r2r|cnt[2]
--operation mode is normal

U1_cnt[2]_lut_out = Y1_command_0_local[28] & (U1L13 # U1_up & U1L81);
U1_cnt[2] = DFFE(U1_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--U1_cnt[1] is r2r:inst_r2r|cnt[1]
--operation mode is normal

U1_cnt[1]_lut_out = Y1_command_0_local[28] & (U1L23 # U1_up & U1L61);
U1_cnt[1] = DFFE(U1_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--U1_cnt[0] is r2r:inst_r2r|cnt[0]
--operation mode is normal

U1_cnt[0]_lut_out = Y1_command_0_local[28] & (U1L33 # U1_up & U1L41);
U1_cnt[0] = DFFE(U1_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--W1_LEDdelay[3] is single_led:inst_single_led|LEDdelay[3]
--operation mode is normal

W1_LEDdelay[3]_lut_out = W1_LEDdelay[2];
W1_LEDdelay[3] = DFFE(W1_LEDdelay[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L743Q is coinc:inst_coinc|COINCIDENCE_OUT_DOWN~reg0
--operation mode is normal

K1L743Q_lut_out = K1L303Q & (K1L025 # Y1_command_2_local[3]) # !K1L303Q & K1L025 & !Y1_command_2_local[3];
K1L743Q = DFFE(K1L743Q_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L715Q is coinc:inst_coinc|process0~5
--operation mode is normal

K1L715Q_lut_out = Y1_command_2_local[3] & (K1L403Q # K1L303Q) # !Y1_command_2_local[3] & K1L325;
K1L715Q = DFFE(K1L715Q_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_command_2_local[12] is slaveregister:slaveregister_inst|command_2_local[12]
--operation mode is normal

Y1_command_2_local[12]_lut_out = LE1_MASTERHWDATA[12];
Y1_command_2_local[12] = DFFE(Y1_command_2_local[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1_command_2_local[13] is slaveregister:slaveregister_inst|command_2_local[13]
--operation mode is normal

Y1_command_2_local[13]_lut_out = LE1_MASTERHWDATA[13];
Y1_command_2_local[13] = DFFE(Y1_command_2_local[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--K1L843Q is coinc:inst_coinc|COINCIDENCE_OUT_UP~reg0
--operation mode is normal

K1L843Q_lut_out = Y1_command_2_local[3] & K1L303Q # !Y1_command_2_local[3] & (K1L425 # K1L725);
K1L843Q = DFFE(K1L843Q_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L815Q is coinc:inst_coinc|process0~12
--operation mode is normal

K1L815Q_lut_out = Y1_command_2_local[3] & (K1L403Q # K1L303Q) # !Y1_command_2_local[3] & K1L625;
K1L815Q = DFFE(K1L815Q_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_command_2_local[14] is slaveregister:slaveregister_inst|command_2_local[14]
--operation mode is normal

Y1_command_2_local[14]_lut_out = LE1_MASTERHWDATA[14];
Y1_command_2_local[14] = DFFE(Y1_command_2_local[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1_command_2_local[15] is slaveregister:slaveregister_inst|command_2_local[15]
--operation mode is normal

Y1_command_2_local[15]_lut_out = LE1_MASTERHWDATA[15];
Y1_command_2_local[15] = DFFE(Y1_command_2_local[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--F1_LEDdelay[3] is flasher_board:flasher_board_inst|LEDdelay[3]
--operation mode is normal

F1_LEDdelay[3]_lut_out = F1_LEDdelay[2];
F1_LEDdelay[3] = DFFE(F1_LEDdelay[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--C1_reg_address[19] is ahb_slave:ahb_slave_inst|reg_address[19]
--operation mode is normal

C1_reg_address[19]_lut_out = C1L33 & (LE1_MASTERHADDR[19] # C1_reg_address[19] & !C1L63) # !C1L33 & C1_reg_address[19] & !C1L63;
C1_reg_address[19] = DFFE(C1_reg_address[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--C1_reg_address[13] is ahb_slave:ahb_slave_inst|reg_address[13]
--operation mode is normal

C1_reg_address[13]_lut_out = C1L33 & (LE1_MASTERHADDR[13] # C1_reg_address[13] & !C1L63) # !C1L33 & C1_reg_address[13] & !C1L63;
C1_reg_address[13] = DFFE(C1_reg_address[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--C1_reg_address[14] is ahb_slave:ahb_slave_inst|reg_address[14]
--operation mode is normal

C1_reg_address[14]_lut_out = C1L33 & (LE1_MASTERHADDR[14] # C1_reg_address[14] & !C1L63) # !C1L33 & C1_reg_address[14] & !C1L63;
C1_reg_address[14] = DFFE(C1_reg_address[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--C1_reg_address[15] is ahb_slave:ahb_slave_inst|reg_address[15]
--operation mode is normal

C1_reg_address[15]_lut_out = C1L33 & (LE1_MASTERHADDR[15] # C1_reg_address[15] & !C1L63) # !C1L33 & C1_reg_address[15] & !C1L63;
C1_reg_address[15] = DFFE(C1_reg_address[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L7501 is slaveregister:slaveregister_inst|rx_dpr_radr_local~9931
--operation mode is normal

Y1L7501 = C1_reg_address[19] & !C1_reg_address[13] & !C1_reg_address[14] & !C1_reg_address[15];


--C1_reg_enable is ahb_slave:ahb_slave_inst|reg_enable
--operation mode is normal

C1_reg_enable_lut_out = C1L93 # C1L2 & C1L04 & !C1L55Q;
C1_reg_enable = DFFE(C1_reg_enable_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--C1_reg_write is ahb_slave:ahb_slave_inst|reg_write
--operation mode is normal

C1_reg_write_lut_out = C1L14 # C1_reg_write & (C1L95Q # !C1L63);
C1_reg_write = DFFE(C1_reg_write_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L463 is slaveregister:slaveregister_inst|flash_adc_write_en~23
--operation mode is normal

Y1L463 = C1_reg_enable & C1_reg_write;

--Y1L763 is slaveregister:slaveregister_inst|flash_adc_write_en~27
--operation mode is normal

Y1L763 = C1_reg_enable & C1_reg_write;


--C1_reg_address[12] is ahb_slave:ahb_slave_inst|reg_address[12]
--operation mode is normal

C1_reg_address[12]_lut_out = C1L33 & (LE1_MASTERHADDR[12] # C1_reg_address[12] & !C1L63) # !C1L33 & C1_reg_address[12] & !C1L63;
C1_reg_address[12] = DFFE(C1_reg_address[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--C1_reg_address[18] is ahb_slave:ahb_slave_inst|reg_address[18]
--operation mode is normal

C1_reg_address[18]_lut_out = C1L33 & (LE1_MASTERHADDR[18] # C1_reg_address[18] & !C1L63) # !C1L33 & C1_reg_address[18] & !C1L63;
C1_reg_address[18] = DFFE(C1_reg_address[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L991 is slaveregister:slaveregister_inst|command_2_local[26]~294
--operation mode is normal

Y1L991 = Y1L7501 & Y1L463 & C1_reg_address[12] & !C1_reg_address[18];

--Y1L002 is slaveregister:slaveregister_inst|command_2_local[26]~328
--operation mode is normal

Y1L002 = Y1L7501 & Y1L463 & C1_reg_address[12] & !C1_reg_address[18];


--C1_reg_address[2] is ahb_slave:ahb_slave_inst|reg_address[2]
--operation mode is normal

C1_reg_address[2]_lut_out = C1L33 & (LE1_MASTERHADDR[2] # C1_reg_address[2] & !C1L63) # !C1L33 & C1_reg_address[2] & !C1L63;
C1_reg_address[2] = DFFE(C1_reg_address[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--C1_reg_address[7] is ahb_slave:ahb_slave_inst|reg_address[7]
--operation mode is normal

C1_reg_address[7]_lut_out = C1L33 & (LE1_MASTERHADDR[7] # C1_reg_address[7] & !C1L63) # !C1L33 & C1_reg_address[7] & !C1L63;
C1_reg_address[7] = DFFE(C1_reg_address[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L466 is slaveregister:slaveregister_inst|Mux~24790
--operation mode is normal

Y1L466 = !C1_reg_address[2] & !C1_reg_address[7];


--C1_reg_address[3] is ahb_slave:ahb_slave_inst|reg_address[3]
--operation mode is normal

C1_reg_address[3]_lut_out = C1L33 & (LE1_MASTERHADDR[3] # C1_reg_address[3] & !C1L63) # !C1L33 & C1_reg_address[3] & !C1L63;
C1_reg_address[3] = DFFE(C1_reg_address[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--C1_reg_address[6] is ahb_slave:ahb_slave_inst|reg_address[6]
--operation mode is normal

C1_reg_address[6]_lut_out = C1L33 & (LE1_MASTERHADDR[6] # C1_reg_address[6] & !C1L63) # !C1L33 & C1_reg_address[6] & !C1L63;
C1_reg_address[6] = DFFE(C1_reg_address[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--C1_reg_address[5] is ahb_slave:ahb_slave_inst|reg_address[5]
--operation mode is normal

C1_reg_address[5]_lut_out = C1L33 & (LE1_MASTERHADDR[5] # C1_reg_address[5] & !C1L63) # !C1L33 & C1_reg_address[5] & !C1L63;
C1_reg_address[5] = DFFE(C1_reg_address[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L551 is slaveregister:slaveregister_inst|command_1_local[18]~244
--operation mode is normal

Y1L551 = C1_reg_address[3] & !C1_reg_address[6] & !C1_reg_address[5];


--C1_reg_address[4] is ahb_slave:ahb_slave_inst|reg_address[4]
--operation mode is normal

C1_reg_address[4]_lut_out = C1L33 & (LE1_MASTERHADDR[4] # C1_reg_address[4] & !C1L63) # !C1L33 & C1_reg_address[4] & !C1L63;
C1_reg_address[4] = DFFE(C1_reg_address[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L891 is slaveregister:slaveregister_inst|command_2_local[26]~192
--operation mode is normal

Y1L891 = Y1L991 & Y1L466 & Y1L551 & C1_reg_address[4];


--Y1_command_2_local[28] is slaveregister:slaveregister_inst|command_2_local[28]
--operation mode is normal

Y1_command_2_local[28]_lut_out = LE1_MASTERHWDATA[28];
Y1_command_2_local[28] = DFFE(Y1_command_2_local[28]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1_command_2_local[31] is slaveregister:slaveregister_inst|command_2_local[31]
--operation mode is normal

Y1_command_2_local[31]_lut_out = LE1_MASTERHWDATA[31];
Y1_command_2_local[31] = DFFE(Y1_command_2_local[31]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1_command_2_local[29] is slaveregister:slaveregister_inst|command_2_local[29]
--operation mode is normal

Y1_command_2_local[29]_lut_out = LE1_MASTERHWDATA[29];
Y1_command_2_local[29] = DFFE(Y1_command_2_local[29]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1_command_2_local[30] is slaveregister:slaveregister_inst|command_2_local[30]
--operation mode is normal

Y1_command_2_local[30]_lut_out = LE1_MASTERHWDATA[30];
Y1_command_2_local[30] = DFFE(Y1_command_2_local[30]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--K1_LC_down_b_rst[0] is coinc:inst_coinc|LC_down_b_rst[0]
--operation mode is normal

K1_LC_down_b_rst[0]_lut_out = K1_LC_down_b_rst[1] & !K1_LC_down_b_rst[0];
K1_LC_down_b_rst[0] = DFFE(K1_LC_down_b_rst[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--K1_LC_down_a_rst[0] is coinc:inst_coinc|LC_down_a_rst[0]
--operation mode is normal

K1_LC_down_a_rst[0]_lut_out = K1_LC_down_a_rst[1] & !K1_LC_down_a_rst[0];
K1_LC_down_a_rst[0] = DFFE(K1_LC_down_a_rst[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--K1_LC_up_b_rst[0] is coinc:inst_coinc|LC_up_b_rst[0]
--operation mode is normal

K1_LC_up_b_rst[0]_lut_out = K1_LC_up_b_rst[1] & !K1_LC_up_b_rst[0];
K1_LC_up_b_rst[0] = DFFE(K1_LC_up_b_rst[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--K1_LC_up_a_rst[0] is coinc:inst_coinc|LC_up_a_rst[0]
--operation mode is normal

K1_LC_up_a_rst[0]_lut_out = K1_LC_up_a_rst[1] & !K1_LC_up_a_rst[0];
K1_LC_up_a_rst[0] = DFFE(K1_LC_up_a_rst[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--EC1_data_stb is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|data_stb
--operation mode is normal

EC1_data_stb_lut_out = EC1_rxcteq5 & (EC1L42Q # SC1_rxd & EC1L82Q);
EC1_data_stb = DFFE(EC1_data_stb_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--VB1_DAT_MSG is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DAT_MSG
--operation mode is normal

VB1_DAT_MSG_lut_out = VB1L2 & (VB1_DAT_MSG # TB1L5 & VB1L3) # !VB1L2 & TB1L5 & VB1L3;
VB1_DAT_MSG = DFFE(VB1_DAT_MSG_lut_out, GLOBAL(FE1_outclock0), !NB1_RES, , );


--VB1_BYTE0 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0
--operation mode is normal

VB1_BYTE0_lut_out = !EC1_stf_stb & (VB1L5 # EC1_data_stb & VB1L6);
VB1_BYTE0 = DFFE(VB1_BYTE0_lut_out, GLOBAL(FE1_outclock0), , , );


--EC1_stf_stb is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|stf_stb
--operation mode is normal

EC1_stf_stb_lut_out = EC1L3 & EC1L4 & JC1_dffs[0] & EC1L6;
EC1_stf_stb = DFFE(EC1_stf_stb_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--LB1_inst45[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[0]
--operation mode is normal

LB1_inst45[0]_lut_out = JC1_dffs[0];
LB1_inst45[0] = DFFE(LB1_inst45[0]_lut_out, GLOBAL(FE1_outclock0), , , VB1L01);


--VB1_MTYPE_LEN1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|MTYPE_LEN1
--operation mode is normal

VB1_MTYPE_LEN1_lut_out = !EC1_stf_stb & (EC1_data_stb & VB1_LEN0 # !EC1_data_stb & VB1_MTYPE_LEN1);
VB1_MTYPE_LEN1 = DFFE(VB1_MTYPE_LEN1_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1_BYTE1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE1
--operation mode is normal

VB1_BYTE1_lut_out = !EC1_stf_stb & (VB1_DPR_DAT_WR # VB1_BYTE1 & !EC1_data_stb);
VB1_BYTE1 = DFFE(VB1_BYTE1_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1_byte_ena0b is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0b
--operation mode is normal

VB1_byte_ena0b = VB1_MTYPE_LEN1 # VB1_BYTE1;


--LB1_inst45[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[1]
--operation mode is normal

LB1_inst45[1]_lut_out = JC1_dffs[1];
LB1_inst45[1] = DFFE(LB1_inst45[1]_lut_out, GLOBAL(FE1_outclock0), , , VB1L01);


--LB1_inst45[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[2]
--operation mode is normal

LB1_inst45[2]_lut_out = JC1_dffs[2];
LB1_inst45[2] = DFFE(LB1_inst45[2]_lut_out, GLOBAL(FE1_outclock0), , , VB1L01);


--LB1_inst45[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[3]
--operation mode is normal

LB1_inst45[3]_lut_out = JC1_dffs[3];
LB1_inst45[3] = DFFE(LB1_inst45[3]_lut_out, GLOBAL(FE1_outclock0), , , VB1L01);


--LB1_inst45[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[4]
--operation mode is normal

LB1_inst45[4]_lut_out = JC1_dffs[4];
LB1_inst45[4] = DFFE(LB1_inst45[4]_lut_out, GLOBAL(FE1_outclock0), , , VB1L01);


--LB1_inst45[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[5]
--operation mode is normal

LB1_inst45[5]_lut_out = JC1_dffs[5];
LB1_inst45[5] = DFFE(LB1_inst45[5]_lut_out, GLOBAL(FE1_outclock0), , , VB1L01);


--LB1_inst45[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[6]
--operation mode is normal

LB1_inst45[6]_lut_out = JC1_dffs[6];
LB1_inst45[6] = DFFE(LB1_inst45[6]_lut_out, GLOBAL(FE1_outclock0), , , VB1L01);


--LB1_inst45[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[7]
--operation mode is normal

LB1_inst45[7]_lut_out = JC1_dffs[7];
LB1_inst45[7] = DFFE(LB1_inst45[7]_lut_out, GLOBAL(FE1_outclock0), , , VB1L01);


--JC1_dffs[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

JC1_dffs[0]_lut_out = JC1_dffs[1];
JC1_dffs[0] = DFFE(JC1_dffs[0]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , EC1_shen);


--JC1_dffs[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

JC1_dffs[1]_lut_out = JC1_dffs[2];
JC1_dffs[1] = DFFE(JC1_dffs[1]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , EC1_shen);


--JC1_dffs[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

JC1_dffs[2]_lut_out = JC1_dffs[3];
JC1_dffs[2] = DFFE(JC1_dffs[2]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , EC1_shen);


--JC1_dffs[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

JC1_dffs[3]_lut_out = JC1_dffs[4];
JC1_dffs[3] = DFFE(JC1_dffs[3]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , EC1_shen);


--JC1_dffs[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

JC1_dffs[4]_lut_out = JC1_dffs[5];
JC1_dffs[4] = DFFE(JC1_dffs[4]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , EC1_shen);


--JC1_dffs[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

JC1_dffs[5]_lut_out = JC1_dffs[6];
JC1_dffs[5] = DFFE(JC1_dffs[5]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , EC1_shen);


--JC1_dffs[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

JC1_dffs[6]_lut_out = JC1_dffs[7];
JC1_dffs[6] = DFFE(JC1_dffs[6]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , EC1_shen);


--JC1_dffs[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

JC1_dffs[7]_lut_out = EC1_shd;
JC1_dffs[7] = DFFE(JC1_dffs[7]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , EC1_shen);


--VB1_PTYPE_SEQ0 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|PTYPE_SEQ0
--operation mode is normal

VB1_PTYPE_SEQ0_lut_out = !EC1_stf_stb & (EC1_data_stb & VB1_MTYPE_LEN1 # !EC1_data_stb & VB1_PTYPE_SEQ0);
VB1_PTYPE_SEQ0 = DFFE(VB1_PTYPE_SEQ0_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1_BYTE2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE2
--operation mode is normal

VB1_BYTE2_lut_out = !EC1_stf_stb & (EC1_data_stb & VB1_BYTE1 # !EC1_data_stb & VB1_BYTE2);
VB1_BYTE2 = DFFE(VB1_BYTE2_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1_byte_ena2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena2
--operation mode is normal

VB1_byte_ena2 = VB1_PTYPE_SEQ0 # VB1_BYTE2;


--VB1_DCMD_SEQ1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DCMD_SEQ1
--operation mode is normal

VB1_DCMD_SEQ1_lut_out = !EC1_stf_stb & (EC1_data_stb & VB1_PTYPE_SEQ0 # !EC1_data_stb & VB1_DCMD_SEQ1);
VB1_DCMD_SEQ1 = DFFE(VB1_DCMD_SEQ1_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1_BYTE3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE3
--operation mode is normal

VB1_BYTE3_lut_out = !EC1_stf_stb & (EC1_data_stb & VB1_BYTE2 # !EC1_data_stb & VB1_BYTE3);
VB1_BYTE3 = DFFE(VB1_BYTE3_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1_byte_ena3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena3
--operation mode is normal

VB1_byte_ena3 = VB1_DCMD_SEQ1 # VB1_BYTE3;


--LB1_inst40[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[0]
--operation mode is normal

LB1_inst40[0]_lut_out = BB7_q[0];
LB1_inst40[0] = DFFE(LB1_inst40[0]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , VB1_DCMD_SEQ1);


--VB1_CRC_ERR is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR
--operation mode is normal

VB1_CRC_ERR_lut_out = VB1_DAT_MSG & (EC1_stf_stb # EC1_eof_stb & VB1L51);
VB1_CRC_ERR = DFFE(VB1_CRC_ERR_lut_out, GLOBAL(FE1_outclock0), !NB1_RES, , );


--LB1_inst5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst5
--operation mode is normal

LB1_inst5 = VB1_CRC_ERR # VB1_DPR_DAT_WR;


--LB1_inst40[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[1]
--operation mode is normal

LB1_inst40[1]_lut_out = BB7_q[1];
LB1_inst40[1] = DFFE(LB1_inst40[1]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , VB1_DCMD_SEQ1);


--LB1_inst40[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[2]
--operation mode is normal

LB1_inst40[2]_lut_out = BB7_q[2];
LB1_inst40[2] = DFFE(LB1_inst40[2]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , VB1_DCMD_SEQ1);


--LB1_inst40[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[3]
--operation mode is normal

LB1_inst40[3]_lut_out = BB7_q[3];
LB1_inst40[3] = DFFE(LB1_inst40[3]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , VB1_DCMD_SEQ1);


--LB1_inst40[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[4]
--operation mode is normal

LB1_inst40[4]_lut_out = BB7_q[4];
LB1_inst40[4] = DFFE(LB1_inst40[4]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , VB1_DCMD_SEQ1);


--LB1_inst40[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[5]
--operation mode is normal

LB1_inst40[5]_lut_out = BB7_q[5];
LB1_inst40[5] = DFFE(LB1_inst40[5]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , VB1_DCMD_SEQ1);


--LB1_inst40[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[6]
--operation mode is normal

LB1_inst40[6]_lut_out = BB7_q[6];
LB1_inst40[6] = DFFE(LB1_inst40[6]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , VB1_DCMD_SEQ1);


--LB1_inst40[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[7]
--operation mode is normal

LB1_inst40[7]_lut_out = BB7_q[7];
LB1_inst40[7] = DFFE(LB1_inst40[7]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , VB1_DCMD_SEQ1);


--LB1_inst40[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[8]
--operation mode is normal

LB1_inst40[8]_lut_out = BB7_q[8];
LB1_inst40[8] = DFFE(LB1_inst40[8]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , VB1_DCMD_SEQ1);


--LB1_inst40[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[9]
--operation mode is normal

LB1_inst40[9]_lut_out = BB7_q[9];
LB1_inst40[9] = DFFE(LB1_inst40[9]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , VB1_DCMD_SEQ1);


--LB1_inst40[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[10]
--operation mode is normal

LB1_inst40[10]_lut_out = BB7_q[10];
LB1_inst40[10] = DFFE(LB1_inst40[10]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , VB1_DCMD_SEQ1);


--LB1_inst40[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[11]
--operation mode is normal

LB1_inst40[11]_lut_out = BB7_q[11];
LB1_inst40[11] = DFFE(LB1_inst40[11]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , VB1_DCMD_SEQ1);


--LB1_inst40[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[12]
--operation mode is normal

LB1_inst40[12]_lut_out = BB7_q[12];
LB1_inst40[12] = DFFE(LB1_inst40[12]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , VB1_DCMD_SEQ1);


--ND1_dpr_ren is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren
--operation mode is normal

ND1_dpr_ren_lut_out = ND1_BYT3 & XD1_shr_load;
ND1_dpr_ren = DFFE(ND1_dpr_ren_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--C1L55Q is ahb_slave:ahb_slave_inst|slave_state~107
--operation mode is normal

C1L55Q_lut_out = !C1L34 & (!C1L44 & !C1L54 # !LE1_MASTERHTRANS[0]);
C1L55Q = DFFE(C1L55Q_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--C1L92 is ahb_slave:ahb_slave_inst|Select~7869
--operation mode is normal

C1L92 = !C1L55Q & (C1L35 # !LE1_MASTERHTRANS[0] & !LE1_MASTERHTRANS[1]);


--C1L95Q is ahb_slave:ahb_slave_inst|slave_state~111
--operation mode is normal

C1L95Q_lut_out = !LE1_MASTERHWRITE & (C1L7 & C1L44 # !C1L23);
C1L95Q = DFFE(C1L95Q_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--C1L85Q is ahb_slave:ahb_slave_inst|slave_state~110
--operation mode is normal

C1L85Q_lut_out = !C1L2 & !C1L55Q & (LE1_MASTERHTRANS[0] # LE1_MASTERHTRANS[1]);
C1L85Q = DFFE(C1L85Q_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--C1L75Q is ahb_slave:ahb_slave_inst|slave_state~109
--operation mode is normal

C1L75Q_lut_out = C1L95Q # C1L94;
C1L75Q = DFFE(C1L75Q_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--C1L65Q is ahb_slave:ahb_slave_inst|slave_state~108
--operation mode is normal

C1L65Q_lut_out = (C1L25 # C1L2 & LE1_MASTERHWRITE & !C1L55Q) & CASCADE(C1L8);
C1L65Q = DFFE(C1L65Q_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--C1L03 is ahb_slave:ahb_slave_inst|Select~7870
--operation mode is normal

C1L03 = LE1_MASTERHWRITE & (C1L75Q # C1L65Q) # !LE1_MASTERHWRITE & !LE1_MASTERHTRANS[1] & (C1L75Q # C1L65Q);


--C1L13 is ahb_slave:ahb_slave_inst|Select~7871
--operation mode is normal

C1L13 = C1L95Q # C1L85Q # C1L03;


--C1L6 is ahb_slave:ahb_slave_inst|reduce_nor~4
--operation mode is normal

C1L6 = LE1_MASTERHBURST[0] & !LE1_MASTERHBURST[1] & !LE1_MASTERHBURST[2];


--R1_wdata[0] is master_data_source:inst_master_data_source|wdata[0]
--operation mode is normal

R1_wdata[0]_lut_out = R1L1 & !R1L101 & !R1L401;
R1_wdata[0] = DFFE(R1_wdata[0]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[1] is master_data_source:inst_master_data_source|wdata[1]
--operation mode is normal

R1_wdata[1]_lut_out = R1L3 & !R1L101 & !R1L401;
R1_wdata[1] = DFFE(R1_wdata[1]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[2] is master_data_source:inst_master_data_source|wdata[2]
--operation mode is normal

R1_wdata[2]_lut_out = R1L5 & !R1L101 & !R1L401;
R1_wdata[2] = DFFE(R1_wdata[2]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[3] is master_data_source:inst_master_data_source|wdata[3]
--operation mode is normal

R1_wdata[3]_lut_out = R1L7 & !R1L101 & !R1L401;
R1_wdata[3] = DFFE(R1_wdata[3]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[4] is master_data_source:inst_master_data_source|wdata[4]
--operation mode is normal

R1_wdata[4]_lut_out = R1L9 & !R1L101 & !R1L401;
R1_wdata[4] = DFFE(R1_wdata[4]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[5] is master_data_source:inst_master_data_source|wdata[5]
--operation mode is normal

R1_wdata[5]_lut_out = R1L11 & !R1L101 & !R1L401;
R1_wdata[5] = DFFE(R1_wdata[5]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[6] is master_data_source:inst_master_data_source|wdata[6]
--operation mode is normal

R1_wdata[6]_lut_out = R1L31 & !R1L101 & !R1L401;
R1_wdata[6] = DFFE(R1_wdata[6]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[7] is master_data_source:inst_master_data_source|wdata[7]
--operation mode is normal

R1_wdata[7]_lut_out = R1L51 & !R1L101 & !R1L401;
R1_wdata[7] = DFFE(R1_wdata[7]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[8] is master_data_source:inst_master_data_source|wdata[8]
--operation mode is normal

R1_wdata[8]_lut_out = R1L71 & !R1L101 & !R1L401;
R1_wdata[8] = DFFE(R1_wdata[8]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[9] is master_data_source:inst_master_data_source|wdata[9]
--operation mode is normal

R1_wdata[9]_lut_out = R1L91 & !R1L101 & !R1L401;
R1_wdata[9] = DFFE(R1_wdata[9]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[10] is master_data_source:inst_master_data_source|wdata[10]
--operation mode is normal

R1_wdata[10]_lut_out = R1L12 & !R1L101 & !R1L401;
R1_wdata[10] = DFFE(R1_wdata[10]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[11] is master_data_source:inst_master_data_source|wdata[11]
--operation mode is normal

R1_wdata[11]_lut_out = R1L32 & !R1L101 & !R1L401;
R1_wdata[11] = DFFE(R1_wdata[11]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[12] is master_data_source:inst_master_data_source|wdata[12]
--operation mode is normal

R1_wdata[12]_lut_out = R1L52 & !R1L101 & !R1L401;
R1_wdata[12] = DFFE(R1_wdata[12]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[13] is master_data_source:inst_master_data_source|wdata[13]
--operation mode is normal

R1_wdata[13]_lut_out = R1L72 & !R1L101 & !R1L401;
R1_wdata[13] = DFFE(R1_wdata[13]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[14] is master_data_source:inst_master_data_source|wdata[14]
--operation mode is normal

R1_wdata[14]_lut_out = R1L92 & !R1L101 & !R1L401;
R1_wdata[14] = DFFE(R1_wdata[14]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[15] is master_data_source:inst_master_data_source|wdata[15]
--operation mode is normal

R1_wdata[15]_lut_out = R1L13 & !R1L101 & !R1L401;
R1_wdata[15] = DFFE(R1_wdata[15]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[16] is master_data_source:inst_master_data_source|wdata[16]
--operation mode is normal

R1_wdata[16]_lut_out = R1L33 & !R1L101 & !R1L401;
R1_wdata[16] = DFFE(R1_wdata[16]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[17] is master_data_source:inst_master_data_source|wdata[17]
--operation mode is normal

R1_wdata[17]_lut_out = R1L53 & !R1L101 & !R1L401;
R1_wdata[17] = DFFE(R1_wdata[17]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[18] is master_data_source:inst_master_data_source|wdata[18]
--operation mode is normal

R1_wdata[18]_lut_out = R1L73 & !R1L101 & !R1L401;
R1_wdata[18] = DFFE(R1_wdata[18]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[19] is master_data_source:inst_master_data_source|wdata[19]
--operation mode is normal

R1_wdata[19]_lut_out = R1L93 & !R1L101 & !R1L401;
R1_wdata[19] = DFFE(R1_wdata[19]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[20] is master_data_source:inst_master_data_source|wdata[20]
--operation mode is normal

R1_wdata[20]_lut_out = R1L14 & !R1L101 & !R1L401;
R1_wdata[20] = DFFE(R1_wdata[20]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[21] is master_data_source:inst_master_data_source|wdata[21]
--operation mode is normal

R1_wdata[21]_lut_out = R1L34 & !R1L101 & !R1L401;
R1_wdata[21] = DFFE(R1_wdata[21]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[22] is master_data_source:inst_master_data_source|wdata[22]
--operation mode is normal

R1_wdata[22]_lut_out = R1L54 & !R1L101 & !R1L401;
R1_wdata[22] = DFFE(R1_wdata[22]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[23] is master_data_source:inst_master_data_source|wdata[23]
--operation mode is normal

R1_wdata[23]_lut_out = R1L74 & !R1L101 & !R1L401;
R1_wdata[23] = DFFE(R1_wdata[23]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[24] is master_data_source:inst_master_data_source|wdata[24]
--operation mode is normal

R1_wdata[24]_lut_out = R1L94 & !R1L101 & !R1L401;
R1_wdata[24] = DFFE(R1_wdata[24]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[25] is master_data_source:inst_master_data_source|wdata[25]
--operation mode is normal

R1_wdata[25]_lut_out = R1L15 & !R1L101 & !R1L401;
R1_wdata[25] = DFFE(R1_wdata[25]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[26] is master_data_source:inst_master_data_source|wdata[26]
--operation mode is normal

R1_wdata[26]_lut_out = R1L35 & !R1L101 & !R1L401;
R1_wdata[26] = DFFE(R1_wdata[26]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[27] is master_data_source:inst_master_data_source|wdata[27]
--operation mode is normal

R1_wdata[27]_lut_out = R1L55 & !R1L101 & !R1L401;
R1_wdata[27] = DFFE(R1_wdata[27]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[28] is master_data_source:inst_master_data_source|wdata[28]
--operation mode is normal

R1_wdata[28]_lut_out = R1L75 & !R1L101 & !R1L401;
R1_wdata[28] = DFFE(R1_wdata[28]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[29] is master_data_source:inst_master_data_source|wdata[29]
--operation mode is normal

R1_wdata[29]_lut_out = R1L95 & !R1L101 & !R1L401;
R1_wdata[29] = DFFE(R1_wdata[29]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[30] is master_data_source:inst_master_data_source|wdata[30]
--operation mode is normal

R1_wdata[30]_lut_out = R1L16 & !R1L101 & !R1L401;
R1_wdata[30] = DFFE(R1_wdata[30]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--R1_wdata[31] is master_data_source:inst_master_data_source|wdata[31]
--operation mode is normal

R1_wdata[31]_lut_out = R1L36 & !R1L101 & !R1L401;
R1_wdata[31] = DFFE(R1_wdata[31]_lut_out, !GLOBAL(FE1_outclock0), , , !V1_RST);


--JE1_q[0] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0]
JE1_q[0]_write_address = WR_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[0]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[0] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[0]_write_address, JE1_q[0]_read_address);


--C1_reg_address[10] is ahb_slave:ahb_slave_inst|reg_address[10]
--operation mode is normal

C1_reg_address[10]_lut_out = C1L33 & (LE1_MASTERHADDR[10] # C1_reg_address[10] & !C1L63) # !C1L33 & C1_reg_address[10] & !C1L63;
C1_reg_address[10] = DFFE(C1_reg_address[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L739 is slaveregister:slaveregister_inst|reg_rdata~8995
--operation mode is normal

Y1L739 = JE1_q[0] & !C1_reg_address[10];


--C1_reg_address[8] is ahb_slave:ahb_slave_inst|reg_address[8]
--operation mode is normal

C1_reg_address[8]_lut_out = C1L33 & (LE1_MASTERHADDR[8] # C1_reg_address[8] & !C1L63) # !C1L33 & C1_reg_address[8] & !C1L63;
C1_reg_address[8] = DFFE(C1_reg_address[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L839 is slaveregister:slaveregister_inst|reg_rdata~8996
--operation mode is normal

Y1L839 = C1_reg_address[10] & C1_reg_address[8];

--Y1L3201 is slaveregister:slaveregister_inst|reg_rdata~9123
--operation mode is normal

Y1L3201 = C1_reg_address[10] & C1_reg_address[8];


--Y1L566 is slaveregister:slaveregister_inst|Mux~24791
--operation mode is normal

Y1L566 = !C1_reg_address[3] & !C1_reg_address[6] & !C1_reg_address[2] & !C1_reg_address[7];


--Y1_com_ctrl_local[0] is slaveregister:slaveregister_inst|com_ctrl_local[0]
--operation mode is normal

Y1_com_ctrl_local[0]_lut_out = C1_reg_address[19] & LE1_MASTERHWDATA[2] # !C1_reg_address[19] & (C1_reg_address[18] & LE1_MASTERHWDATA[2] # !C1_reg_address[18] & LE1_MASTERHWDATA[0]);
Y1_com_ctrl_local[0] = DFFE(Y1_com_ctrl_local[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L33);


--Y1L9601 is slaveregister:slaveregister_inst|Select~118
--operation mode is normal

Y1L9601 = Y1L566 & Y1_com_ctrl_local[0] & !C1_reg_address[5] & !C1_reg_address[4];


--Y1L939 is slaveregister:slaveregister_inst|reg_rdata~8997
--operation mode is normal

Y1L939 = C1_reg_address[2] & !C1_reg_address[6] & !C1_reg_address[5];


--Y1L666 is slaveregister:slaveregister_inst|Mux~24792
--operation mode is normal

Y1L666 = !C1_reg_address[3] & !C1_reg_address[7];


--Y1L6601 is slaveregister:slaveregister_inst|Select~113
--operation mode is normal

Y1L6601 = C1_reg_address[4] & Y1L939 & Y1L666 & BB7_q[0];


--Y1_rx_dpr_radr_local[0] is slaveregister:slaveregister_inst|rx_dpr_radr_local[0]
--operation mode is normal

Y1_rx_dpr_radr_local[0]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[0] # !Y1L1601 & Y1_rx_dpr_radr_local[0]);
Y1_rx_dpr_radr_local[0] = DFFE(Y1_rx_dpr_radr_local[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L7601 is slaveregister:slaveregister_inst|Select~114
--operation mode is normal

Y1L7601 = Y1L566 & Y1_rx_dpr_radr_local[0] & C1_reg_address[4] & !C1_reg_address[5];


--KB1_DOM_REBOOT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DOM_REBOOT
--operation mode is normal

KB1_DOM_REBOOT_lut_out = !NB1_RES & (KB1_DOM_REBOOT # KB1_SND_DRBT & ND1_msg_sent);
KB1_DOM_REBOOT = DFFE(KB1_DOM_REBOOT_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1L8601 is slaveregister:slaveregister_inst|Select~117
--operation mode is normal

Y1L8601 = KB1_DOM_REBOOT & Y1L939 & Y1L666 & !C1_reg_address[4];


--Y1L2901 is slaveregister:slaveregister_inst|Select~856
--operation mode is normal

Y1L2901 = Y1L9601 # Y1L6601 # Y1L7601 # Y1L8601;


--Y1_tx_dpr_wadr_local[0] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[0]
--operation mode is normal

Y1_tx_dpr_wadr_local[0]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[0] # !Y1L6311 & Y1_tx_dpr_wadr_local[0]);
Y1_tx_dpr_wadr_local[0] = DFFE(Y1_tx_dpr_wadr_local[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--MB1_inst16[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[0]
--operation mode is normal

MB1_inst16[0]_lut_out = BB71_q[0];
MB1_inst16[0] = DFFE(MB1_inst16[0]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L766 is slaveregister:slaveregister_inst|Mux~24793
--operation mode is normal

Y1L766 = C1_reg_address[3] & !C1_reg_address[6];

--Y1L798 is slaveregister:slaveregister_inst|Mux~25032
--operation mode is normal

Y1L798 = C1_reg_address[3] & !C1_reg_address[6];


--Y1L009 is slaveregister:slaveregister_inst|reduce_nor~4
--operation mode is normal

Y1L009 = C1_reg_address[5] # C1_reg_address[4] # !Y1L766 # !Y1L466;


--Y1L866 is slaveregister:slaveregister_inst|Mux~24794
--operation mode is normal

Y1L866 = C1_reg_address[2] & !C1_reg_address[7];


--Y1L109 is slaveregister:slaveregister_inst|reduce_nor~5
--operation mode is normal

Y1L109 = C1_reg_address[5] # C1_reg_address[4] # !Y1L866 # !Y1L766;


--Y1L3901 is slaveregister:slaveregister_inst|Select~857
--operation mode is normal

Y1L3901 = Y1_tx_dpr_wadr_local[0] & (MB1_inst16[0] & !Y1L109 # !Y1L009) # !Y1_tx_dpr_wadr_local[0] & MB1_inst16[0] & !Y1L109;


--Y1L049 is slaveregister:slaveregister_inst|reg_rdata~8998
--operation mode is normal

Y1L049 = Y1L739 # Y1L839 & (Y1L2901 # Y1L3901);


--Y1L898 is slaveregister:slaveregister_inst|reduce_nor~0
--operation mode is normal

Y1L898 = C1_reg_address[19] # C1_reg_address[18];


--C1_reg_address[9] is ahb_slave:ahb_slave_inst|reg_address[9]
--operation mode is normal

C1_reg_address[9]_lut_out = C1L33 & (LE1_MASTERHADDR[9] # C1_reg_address[9] & !C1L63) # !C1L33 & C1_reg_address[9] & !C1L63;
C1_reg_address[9] = DFFE(C1_reg_address[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--C1_reg_address[11] is ahb_slave:ahb_slave_inst|reg_address[11]
--operation mode is normal

C1_reg_address[11]_lut_out = C1L33 & (LE1_MASTERHADDR[11] # C1_reg_address[11] & !C1L63) # !C1L33 & C1_reg_address[11] & !C1L63;
C1_reg_address[11] = DFFE(C1_reg_address[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L149 is slaveregister:slaveregister_inst|reg_rdata~8999
--operation mode is normal

Y1L149 = Y1L049 & !Y1L898 & !C1_reg_address[9] & !C1_reg_address[11];


--Y1L249 is slaveregister:slaveregister_inst|reg_rdata~9000
--operation mode is normal

Y1L249 = C1_reg_address[12] & !C1_reg_address[14];


--JB4_q[0] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
JB4_q[0]_data_in = N1L1;
JB4_q[0]_write_enable = N1L34;
JB4_q[0]_clock_0 = GLOBAL(FE1_outclock1);
JB4_q[0]_clock_1 = GLOBAL(FE1_outclock1);
JB4_q[0]_write_address = WR_ADDR(N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04, N1L14);
JB4_q[0]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB4_q[0] = MEMORY_SEGMENT(JB4_q[0]_data_in, JB4_q[0]_write_enable, JB4_q[0]_clock_0, JB4_q[0]_clock_1, , , , , VCC, JB4_q[0]_write_address, JB4_q[0]_read_address);


--Y1L349 is slaveregister:slaveregister_inst|reg_rdata~9001
--operation mode is normal

Y1L349 = Y1L898 & C1_reg_address[13] & Y1L249 & JB4_q[0];


--Y1L449 is slaveregister:slaveregister_inst|reg_rdata~9002
--operation mode is normal

Y1L449 = !C1_reg_address[13] & (C1_reg_address[19] # C1_reg_address[18]);


--JB1_q[0] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
JB1_q[0]_data_in = D1L1;
JB1_q[0]_write_enable = D1L82;
JB1_q[0]_clock_0 = GLOBAL(FE1_outclock1);
JB1_q[0]_clock_1 = GLOBAL(FE1_outclock1);
JB1_q[0]_write_address = WR_ADDR(D1L91, D1L02, D1L12, D1L22, D1L32, D1L42, D1L52, D1L62, D1L72);
JB1_q[0]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB1_q[0] = MEMORY_SEGMENT(JB1_q[0]_data_in, JB1_q[0]_write_enable, JB1_q[0]_clock_0, JB1_q[0]_clock_1, , , , , VCC, JB1_q[0]_write_address, JB1_q[0]_read_address);


--J1_atwd0_timestamp[32] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[32]
--operation mode is normal

J1_atwd0_timestamp[32]_lut_out = BB33_sload_path[32];
J1_atwd0_timestamp[32] = DFFE(J1_atwd0_timestamp[32]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1L963 is slaveregister:slaveregister_inst|Mux~15051
--operation mode is normal

Y1L963 = J1_atwd0_timestamp[32] & C1_reg_address[6] & !C1_reg_address[5];


--Y1_command_2_local[0] is slaveregister:slaveregister_inst|command_2_local[0]
--operation mode is normal

Y1_command_2_local[0]_lut_out = LE1_MASTERHWDATA[0];
Y1_command_2_local[0] = DFFE(Y1_command_2_local[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L966 is slaveregister:slaveregister_inst|Mux~24795
--operation mode is normal

Y1L966 = C1_reg_address[6] & Y1_rx_dpr_radr_local[0] & C1_reg_address[5] # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_2_local[0];


--Y1_command_3_local[0] is slaveregister:slaveregister_inst|command_3_local[0]
--operation mode is normal

Y1_command_3_local[0]_lut_out = LE1_MASTERHWDATA[0];
Y1_command_3_local[0] = DFFE(Y1_command_3_local[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--J1_atwd0_timestamp[0] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[0]
--operation mode is normal

J1_atwd0_timestamp[0]_lut_out = BB33_sload_path[0];
J1_atwd0_timestamp[0] = DFFE(J1_atwd0_timestamp[0]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_1_local[0] is slaveregister:slaveregister_inst|command_1_local[0]
--operation mode is normal

Y1_command_1_local[0]_lut_out = LE1_MASTERHWDATA[0];
Y1_command_1_local[0] = DFFE(Y1_command_1_local[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1L354 is slaveregister:slaveregister_inst|Mux~15484
--operation mode is normal

Y1L354 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd0_timestamp[0]) # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_1_local[0];


--Y1_command_5_local[0] is slaveregister:slaveregister_inst|command_5_local[0]
--operation mode is normal

Y1_command_5_local[0]_lut_out = LE1_MASTERHWDATA[0];
Y1_command_5_local[0] = DFFE(Y1_command_5_local[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L454 is slaveregister:slaveregister_inst|Mux~15485
--operation mode is normal

Y1L454 = Y1L354 & (Y1_command_5_local[0] # !C1_reg_address[5]) # !Y1L354 & Y1_command_3_local[0] & C1_reg_address[5];


--Y1L154 is slaveregister:slaveregister_inst|Mux~15482
--operation mode is normal

Y1L154 = C1_reg_address[4] & (C1_reg_address[2] # Y1L966) # !C1_reg_address[4] & !C1_reg_address[2] & Y1L454;


--BB4_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB4_sload_path[0]_lut_out = !BB4_sload_path[0];
BB4_sload_path[0] = DFFE(BB4_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--BB4L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB4L3 = CARRY(BB4_sload_path[0]);


--Y1L076 is slaveregister:slaveregister_inst|Mux~24796
--operation mode is normal

Y1L076 = C1_reg_address[5] & (C1_reg_address[6] & BB7_q[0] # !C1_reg_address[6] & BB4_sload_path[0]);


--Y1L254 is slaveregister:slaveregister_inst|Mux~15483
--operation mode is normal

Y1L254 = Y1L154 & (Y1L076 # !C1_reg_address[2]) # !Y1L154 & Y1L963 & C1_reg_address[2];


--P1_multiSPEcnt[0] is hit_counter:inst_hit_counter|multiSPEcnt[0]
--operation mode is normal

P1_multiSPEcnt[0]_lut_out = BB82_sload_path[0];
P1_multiSPEcnt[0] = DFFE(P1_multiSPEcnt[0]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--J1_atwd1_timestamp[0] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[0]
--operation mode is normal

J1_atwd1_timestamp[0]_lut_out = BB33_sload_path[0];
J1_atwd1_timestamp[0] = DFFE(J1_atwd1_timestamp[0]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_oneSPEcnt[0] is hit_counter:inst_hit_counter|oneSPEcnt[0]
--operation mode is normal

P1_oneSPEcnt[0]_lut_out = BB92_sload_path[0];
P1_oneSPEcnt[0] = DFFE(P1_oneSPEcnt[0]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L744 is slaveregister:slaveregister_inst|Mux~15478
--operation mode is normal

Y1L744 = C1_reg_address[6] & (C1_reg_address[2] # J1_atwd1_timestamp[0]) # !C1_reg_address[6] & !C1_reg_address[2] & P1_oneSPEcnt[0];


--J1_atwd1_timestamp[32] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[32]
--operation mode is normal

J1_atwd1_timestamp[32]_lut_out = BB33_sload_path[32];
J1_atwd1_timestamp[32] = DFFE(J1_atwd1_timestamp[32]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L844 is slaveregister:slaveregister_inst|Mux~15479
--operation mode is normal

Y1L844 = Y1L744 & (J1_atwd1_timestamp[32] # !C1_reg_address[2]) # !Y1L744 & P1_multiSPEcnt[0] & C1_reg_address[2];


--Q1_multiSPEcnt[0] is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[0]
--operation mode is normal

Q1_multiSPEcnt[0]_lut_out = BB03_sload_path[0];
Q1_multiSPEcnt[0] = DFFE(Q1_multiSPEcnt[0]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Q1_oneSPEcnt[0] is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[0]
--operation mode is normal

Q1_oneSPEcnt[0]_lut_out = BB13_sload_path[0];
Q1_oneSPEcnt[0] = DFFE(Q1_oneSPEcnt[0]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1L176 is slaveregister:slaveregister_inst|Mux~24797
--operation mode is normal

Y1L176 = Q1_multiSPEcnt[0] & (Q1_oneSPEcnt[0] # C1_reg_address[2]) # !Q1_multiSPEcnt[0] & Q1_oneSPEcnt[0] & !C1_reg_address[2];


--Y1_command_4_local[0] is slaveregister:slaveregister_inst|command_4_local[0]
--operation mode is normal

Y1_command_4_local[0]_lut_out = LE1_MASTERHWDATA[0];
Y1_command_4_local[0] = DFFE(Y1_command_4_local[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--Y1L276 is slaveregister:slaveregister_inst|Mux~24798
--operation mode is normal

Y1L276 = C1_reg_address[6] & Y1_command_4_local[0] & !C1_reg_address[2] # !C1_reg_address[6] & Y1L176;


--EB1_done is atwd:atwd0|atwd_trigger:inst_atwd_trigger|done
--operation mode is normal

EB1_done_lut_out = !CB1_busy & (EB1L74 # D1L71 & !EB1_enable_disc_sig);
EB1_done = DFFE(EB1_done_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--BB33_sload_path[0] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB33_sload_path[0]_lut_out = !BB33_sload_path[0];
BB33_sload_path[0] = DFFE(BB33_sload_path[0]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L3 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB33L3 = CARRY(BB33_sload_path[0]);


--Y1_command_0_local[0] is slaveregister:slaveregister_inst|command_0_local[0]
--operation mode is normal

Y1_command_0_local[0]_lut_out = LE1_MASTERHWDATA[0];
Y1_command_0_local[0] = DFFE(Y1_command_0_local[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L544 is slaveregister:slaveregister_inst|Mux~15476
--operation mode is normal

Y1L544 = C1_reg_address[6] & (C1_reg_address[2] # BB33_sload_path[0]) # !C1_reg_address[6] & !C1_reg_address[2] & Y1_command_0_local[0];


--BB33_sload_path[32] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[32]
--operation mode is arithmetic

BB33_sload_path[32]_lut_out = BB33_sload_path[32] $ !BB33L56;
BB33_sload_path[32] = DFFE(BB33_sload_path[32]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L76 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[32]~COUT
--operation mode is arithmetic

BB33L76 = CARRY(BB33_sload_path[32] & !BB33L56);


--Y1L644 is slaveregister:slaveregister_inst|Mux~15477
--operation mode is normal

Y1L644 = Y1L544 & (BB33_sload_path[32] # !C1_reg_address[2]) # !Y1L544 & EB1_done & C1_reg_address[2];


--Y1L344 is slaveregister:slaveregister_inst|Mux~15474
--operation mode is normal

Y1L344 = C1_reg_address[5] & (C1_reg_address[4] # Y1L276) # !C1_reg_address[5] & !C1_reg_address[4] & Y1L644;


--Y1_com_ctrl_local[2] is slaveregister:slaveregister_inst|com_ctrl_local[2]
--operation mode is normal

Y1_com_ctrl_local[2]_lut_out = C1_reg_address[19] & LE1_MASTERHWDATA[0] # !C1_reg_address[19] & (C1_reg_address[18] & LE1_MASTERHWDATA[0] # !C1_reg_address[18] & LE1_MASTERHWDATA[2]);
Y1_com_ctrl_local[2] = DFFE(Y1_com_ctrl_local[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L33);


--Y1L944 is slaveregister:slaveregister_inst|Mux~15480
--operation mode is normal

Y1L944 = C1_reg_address[6] & (C1_reg_address[2] # Y1_tx_dpr_wadr_local[0]) # !C1_reg_address[6] & !C1_reg_address[2] & Y1_com_ctrl_local[2];


--Y1L054 is slaveregister:slaveregister_inst|Mux~15481
--operation mode is normal

Y1L054 = Y1L944 & (MB1_inst16[0] # !C1_reg_address[2]) # !Y1L944 & KB1_DOM_REBOOT & C1_reg_address[2];


--Y1L444 is slaveregister:slaveregister_inst|Mux~15475
--operation mode is normal

Y1L444 = Y1L344 & (Y1L054 # !C1_reg_address[4]) # !Y1L344 & Y1L844 & C1_reg_address[4];


--Y1L376 is slaveregister:slaveregister_inst|Mux~24799
--operation mode is normal

Y1L376 = !C1_reg_address[7] & (C1_reg_address[3] & Y1L254 # !C1_reg_address[3] & Y1L444);


--Y1L126 is slaveregister:slaveregister_inst|Mux~15652
--operation mode is normal

Y1L126 = C1_reg_address[12] & (C1_reg_address[14] # Y1L376) # !C1_reg_address[12] & !C1_reg_address[14] & JE1_q[0];


--JB2_q[0] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
JB2_q[0]_data_in = D2L1;
JB2_q[0]_write_enable = D2L82;
JB2_q[0]_clock_0 = GLOBAL(FE1_outclock1);
JB2_q[0]_clock_1 = GLOBAL(FE1_outclock1);
JB2_q[0]_write_address = WR_ADDR(D2L91, D2L02, D2L12, D2L22, D2L32, D2L42, D2L52, D2L62, D2L72);
JB2_q[0]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB2_q[0] = MEMORY_SEGMENT(JB2_q[0]_data_in, JB2_q[0]_write_enable, JB2_q[0]_clock_0, JB2_q[0]_clock_1, , , , , VCC, JB2_q[0]_write_address, JB2_q[0]_read_address);


--Y1L226 is slaveregister:slaveregister_inst|Mux~15653
--operation mode is normal

Y1L226 = Y1L126 & (JB2_q[0] # !C1_reg_address[14]) # !Y1L126 & JB1_q[0] & C1_reg_address[14];


--Y1L549 is slaveregister:slaveregister_inst|reg_rdata~9004
--operation mode is normal

Y1L549 = !C1_reg_address[9] & !C1_reg_address[11] & !C1_reg_address[19] & !C1_reg_address[18];

--Y1L2201 is slaveregister:slaveregister_inst|reg_rdata~9121
--operation mode is normal

Y1L2201 = !C1_reg_address[9] & !C1_reg_address[11] & !C1_reg_address[19] & !C1_reg_address[18];


--JE1_q[1] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1]
JE1_q[1]_write_address = WR_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[1]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[1] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[1]_write_address, JE1_q[1]_read_address);


--Y1L649 is slaveregister:slaveregister_inst|reg_rdata~9005
--operation mode is normal

Y1L649 = JE1_q[1] & !C1_reg_address[10];


--Y1_rx_dpr_radr_local[1] is slaveregister:slaveregister_inst|rx_dpr_radr_local[1]
--operation mode is normal

Y1_rx_dpr_radr_local[1]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[1] # !Y1L1601 & Y1_rx_dpr_radr_local[1]);
Y1_rx_dpr_radr_local[1] = DFFE(Y1_rx_dpr_radr_local[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L476 is slaveregister:slaveregister_inst|Mux~24800
--operation mode is normal

Y1L476 = !C1_reg_address[3] & !C1_reg_address[6];


--Y1L209 is slaveregister:slaveregister_inst|reduce_nor~6
--operation mode is normal

Y1L209 = C1_reg_address[5] # !C1_reg_address[4] # !Y1L466 # !Y1L476;


--Y1L309 is slaveregister:slaveregister_inst|reduce_nor~7
--operation mode is normal

Y1L309 = C1_reg_address[3] # C1_reg_address[7] # !Y1L939 # !C1_reg_address[4];


--Y1L4901 is slaveregister:slaveregister_inst|Select~858
--operation mode is normal

Y1L4901 = Y1_rx_dpr_radr_local[1] & (BB7_q[1] & !Y1L309 # !Y1L209) # !Y1_rx_dpr_radr_local[1] & BB7_q[1] & !Y1L309;


--Y1_tx_dpr_wadr_local[1] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[1]
--operation mode is normal

Y1_tx_dpr_wadr_local[1]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[1] # !Y1L6311 & Y1_tx_dpr_wadr_local[1]);
Y1_tx_dpr_wadr_local[1] = DFFE(Y1_tx_dpr_wadr_local[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--MB1_inst16[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[1]
--operation mode is normal

MB1_inst16[1]_lut_out = BB71_q[1];
MB1_inst16[1] = DFFE(MB1_inst16[1]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L5901 is slaveregister:slaveregister_inst|Select~859
--operation mode is normal

Y1L5901 = Y1_tx_dpr_wadr_local[1] & (MB1_inst16[1] & !Y1L109 # !Y1L009) # !Y1_tx_dpr_wadr_local[1] & MB1_inst16[1] & !Y1L109;


--ND1_msg_sent is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|msg_sent
--operation mode is normal

ND1_msg_sent_lut_out = ND1_EOF_WAIT & !XD1_ct_sclr;
ND1_msg_sent = DFFE(ND1_msg_sent_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--QD1_send_data_del is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_data_del
--operation mode is normal

QD1_send_data_del_lut_out = VCC;
QD1_send_data_del = DFFE(QD1_send_data_del_lut_out, GLOBAL(FE1_outclock0), KB1_SND_DAT, , QD1L8);


--QC2L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~134
--operation mode is arithmetic

QC2L71 = BB12_pre_out[13] # BB12_pre_out[12] # !QC2_or_node[0][5];

--QC2_or_node[0][6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]
--operation mode is arithmetic

QC2_or_node[0][6] = CARRY(BB12_pre_out[13] # BB12_pre_out[12] # !QC2_or_node[0][5]);


--BB12_pre_out[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15]
--operation mode is normal

BB12_pre_out[15]_lut_out = BB12_pre_out[15] $ BB12_the_carries[15];
BB12_pre_out[15] = DFFE(BB12_pre_out[15]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);


--BB12_pre_out[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14]
--operation mode is arithmetic

BB12_pre_out[14]_lut_out = BB12_pre_out[14] $ !BB12_the_carries[14];
BB12_pre_out[14] = DFFE(BB12_pre_out[14]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--BB12_the_carries[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15]
--operation mode is arithmetic

BB12_the_carries[15] = CARRY(!BB12_the_carries[14] & (BB12_pre_out[14] $ !MB1_inst46));


--QC2L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|last_node[0]~15
--operation mode is normal

QC2L1 = BB12_pre_out[15] # BB12_pre_out[14];


--MB1_inst50 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst50
--operation mode is normal

MB1_inst50 = ND1_msg_sent & QD1_send_data_del & (QC2L91 # QC2L1);


--Y1L998 is slaveregister:slaveregister_inst|reduce_nor~3
--operation mode is normal

Y1L998 = C1_reg_address[3] # C1_reg_address[7] # C1_reg_address[4] # !Y1L939;


--Y1L0701 is slaveregister:slaveregister_inst|Select~119
--operation mode is normal

Y1L0701 = Y1L4901 # Y1L5901 # MB1_inst50 & !Y1L998;


--Y1L749 is slaveregister:slaveregister_inst|reg_rdata~9006
--operation mode is normal

Y1L749 = Y1L549 & (Y1L649 # Y1L839 & Y1L0701);


--JB4_q[1] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
JB4_q[1]_data_in = N1L2;
JB4_q[1]_write_enable = N1L34;
JB4_q[1]_clock_0 = GLOBAL(FE1_outclock1);
JB4_q[1]_clock_1 = GLOBAL(FE1_outclock1);
JB4_q[1]_write_address = WR_ADDR(N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04, N1L14);
JB4_q[1]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB4_q[1] = MEMORY_SEGMENT(JB4_q[1]_data_in, JB4_q[1]_write_enable, JB4_q[1]_clock_0, JB4_q[1]_clock_1, , , , , VCC, JB4_q[1]_write_address, JB4_q[1]_read_address);


--Y1L849 is slaveregister:slaveregister_inst|reg_rdata~9007
--operation mode is normal

Y1L849 = Y1L898 & C1_reg_address[13] & Y1L249 & JB4_q[1];


--J1_atwd0_timestamp[33] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[33]
--operation mode is normal

J1_atwd0_timestamp[33]_lut_out = BB33_sload_path[33];
J1_atwd0_timestamp[33] = DFFE(J1_atwd0_timestamp[33]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1L073 is slaveregister:slaveregister_inst|Mux~15053
--operation mode is normal

Y1L073 = J1_atwd0_timestamp[33] & C1_reg_address[6] & !C1_reg_address[5];


--Y1_command_2_local[1] is slaveregister:slaveregister_inst|command_2_local[1]
--operation mode is normal

Y1_command_2_local[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_command_2_local[1] = DFFE(Y1_command_2_local[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L576 is slaveregister:slaveregister_inst|Mux~24801
--operation mode is normal

Y1L576 = C1_reg_address[6] & Y1_rx_dpr_radr_local[1] & C1_reg_address[5] # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_2_local[1];


--Y1_command_3_local[1] is slaveregister:slaveregister_inst|command_3_local[1]
--operation mode is normal

Y1_command_3_local[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_command_3_local[1] = DFFE(Y1_command_3_local[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--J1_atwd0_timestamp[1] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[1]
--operation mode is normal

J1_atwd0_timestamp[1]_lut_out = BB33_sload_path[1];
J1_atwd0_timestamp[1] = DFFE(J1_atwd0_timestamp[1]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_1_local[1] is slaveregister:slaveregister_inst|command_1_local[1]
--operation mode is normal

Y1_command_1_local[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_command_1_local[1] = DFFE(Y1_command_1_local[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1L564 is slaveregister:slaveregister_inst|Mux~15496
--operation mode is normal

Y1L564 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd0_timestamp[1]) # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_1_local[1];


--Y1_command_5_local[1] is slaveregister:slaveregister_inst|command_5_local[1]
--operation mode is normal

Y1_command_5_local[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_command_5_local[1] = DFFE(Y1_command_5_local[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L664 is slaveregister:slaveregister_inst|Mux~15497
--operation mode is normal

Y1L664 = Y1L564 & (Y1_command_5_local[1] # !C1_reg_address[5]) # !Y1L564 & Y1_command_3_local[1] & C1_reg_address[5];


--Y1L364 is slaveregister:slaveregister_inst|Mux~15494
--operation mode is normal

Y1L364 = C1_reg_address[4] & (C1_reg_address[2] # Y1L576) # !C1_reg_address[4] & !C1_reg_address[2] & Y1L664;


--BB4_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

BB4_sload_path[1]_lut_out = BB4_sload_path[1] $ BB4L3;
BB4_sload_path[1] = DFFE(BB4_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--BB4L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

BB4L5 = CARRY(!BB4L3 # !BB4_sload_path[1]);


--Y1L676 is slaveregister:slaveregister_inst|Mux~24802
--operation mode is normal

Y1L676 = C1_reg_address[5] & (C1_reg_address[6] & BB7_q[1] # !C1_reg_address[6] & BB4_sload_path[1]);


--Y1L464 is slaveregister:slaveregister_inst|Mux~15495
--operation mode is normal

Y1L464 = Y1L364 & (Y1L676 # !C1_reg_address[2]) # !Y1L364 & Y1L073 & C1_reg_address[2];


--P1_multiSPEcnt[1] is hit_counter:inst_hit_counter|multiSPEcnt[1]
--operation mode is normal

P1_multiSPEcnt[1]_lut_out = BB82_sload_path[1];
P1_multiSPEcnt[1] = DFFE(P1_multiSPEcnt[1]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--J1_atwd1_timestamp[1] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[1]
--operation mode is normal

J1_atwd1_timestamp[1]_lut_out = BB33_sload_path[1];
J1_atwd1_timestamp[1] = DFFE(J1_atwd1_timestamp[1]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_oneSPEcnt[1] is hit_counter:inst_hit_counter|oneSPEcnt[1]
--operation mode is normal

P1_oneSPEcnt[1]_lut_out = BB92_sload_path[1];
P1_oneSPEcnt[1] = DFFE(P1_oneSPEcnt[1]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L954 is slaveregister:slaveregister_inst|Mux~15490
--operation mode is normal

Y1L954 = C1_reg_address[6] & (C1_reg_address[2] # J1_atwd1_timestamp[1]) # !C1_reg_address[6] & !C1_reg_address[2] & P1_oneSPEcnt[1];


--J1_atwd1_timestamp[33] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[33]
--operation mode is normal

J1_atwd1_timestamp[33]_lut_out = BB33_sload_path[33];
J1_atwd1_timestamp[33] = DFFE(J1_atwd1_timestamp[33]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L064 is slaveregister:slaveregister_inst|Mux~15491
--operation mode is normal

Y1L064 = Y1L954 & (J1_atwd1_timestamp[33] # !C1_reg_address[2]) # !Y1L954 & P1_multiSPEcnt[1] & C1_reg_address[2];


--Q1_multiSPEcnt[1] is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[1]
--operation mode is normal

Q1_multiSPEcnt[1]_lut_out = BB03_sload_path[1];
Q1_multiSPEcnt[1] = DFFE(Q1_multiSPEcnt[1]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Q1_oneSPEcnt[1] is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[1]
--operation mode is normal

Q1_oneSPEcnt[1]_lut_out = BB13_sload_path[1];
Q1_oneSPEcnt[1] = DFFE(Q1_oneSPEcnt[1]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1L776 is slaveregister:slaveregister_inst|Mux~24803
--operation mode is normal

Y1L776 = Q1_multiSPEcnt[1] & (Q1_oneSPEcnt[1] # C1_reg_address[2]) # !Q1_multiSPEcnt[1] & Q1_oneSPEcnt[1] & !C1_reg_address[2];


--Y1_command_4_local[1] is slaveregister:slaveregister_inst|command_4_local[1]
--operation mode is normal

Y1_command_4_local[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_command_4_local[1] = DFFE(Y1_command_4_local[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--Y1L876 is slaveregister:slaveregister_inst|Mux~24804
--operation mode is normal

Y1L876 = C1_reg_address[6] & Y1_command_4_local[1] & !C1_reg_address[2] # !C1_reg_address[6] & Y1L776;


--K1_LC_atwd_a is coinc:inst_coinc|LC_atwd_a
--operation mode is normal

K1_LC_atwd_a_lut_out = K1L273 & (K1L473 # K1L673 # K1_LC_atwd_a);
K1_LC_atwd_a = DFFE(K1_LC_atwd_a_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--BB33_sload_path[1] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

BB33_sload_path[1]_lut_out = BB33_sload_path[1] $ BB33L3;
BB33_sload_path[1] = DFFE(BB33_sload_path[1]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L5 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

BB33L5 = CARRY(!BB33L3 # !BB33_sload_path[1]);


--Y1_command_0_local[1] is slaveregister:slaveregister_inst|command_0_local[1]
--operation mode is normal

Y1_command_0_local[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_command_0_local[1] = DFFE(Y1_command_0_local[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L754 is slaveregister:slaveregister_inst|Mux~15488
--operation mode is normal

Y1L754 = C1_reg_address[6] & (C1_reg_address[2] # BB33_sload_path[1]) # !C1_reg_address[6] & !C1_reg_address[2] & Y1_command_0_local[1];


--BB33_sload_path[33] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[33]
--operation mode is arithmetic

BB33_sload_path[33]_lut_out = BB33_sload_path[33] $ BB33L76;
BB33_sload_path[33] = DFFE(BB33_sload_path[33]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L96 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[33]~COUT
--operation mode is arithmetic

BB33L96 = CARRY(!BB33L76 # !BB33_sload_path[33]);


--Y1L854 is slaveregister:slaveregister_inst|Mux~15489
--operation mode is normal

Y1L854 = Y1L754 & (BB33_sload_path[33] # !C1_reg_address[2]) # !Y1L754 & K1_LC_atwd_a & C1_reg_address[2];


--Y1L554 is slaveregister:slaveregister_inst|Mux~15486
--operation mode is normal

Y1L554 = C1_reg_address[5] & (C1_reg_address[4] # Y1L876) # !C1_reg_address[5] & !C1_reg_address[4] & Y1L854;


--Y1_com_ctrl_local[1] is slaveregister:slaveregister_inst|com_ctrl_local[1]
--operation mode is normal

Y1_com_ctrl_local[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_com_ctrl_local[1] = DFFE(Y1_com_ctrl_local[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1L164 is slaveregister:slaveregister_inst|Mux~15492
--operation mode is normal

Y1L164 = C1_reg_address[6] & (C1_reg_address[2] # Y1_tx_dpr_wadr_local[1]) # !C1_reg_address[6] & !C1_reg_address[2] & Y1_com_ctrl_local[1];


--Y1L264 is slaveregister:slaveregister_inst|Mux~15493
--operation mode is normal

Y1L264 = Y1L164 & (MB1_inst16[1] # !C1_reg_address[2]) # !Y1L164 & MB1_inst50 & C1_reg_address[2];


--Y1L654 is slaveregister:slaveregister_inst|Mux~15487
--operation mode is normal

Y1L654 = Y1L554 & (Y1L264 # !C1_reg_address[4]) # !Y1L554 & Y1L064 & C1_reg_address[4];


--Y1L976 is slaveregister:slaveregister_inst|Mux~24805
--operation mode is normal

Y1L976 = !C1_reg_address[7] & (C1_reg_address[3] & Y1L464 # !C1_reg_address[3] & Y1L654);


--JB1_q[1] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
JB1_q[1]_data_in = D1L2;
JB1_q[1]_write_enable = D1L82;
JB1_q[1]_clock_0 = GLOBAL(FE1_outclock1);
JB1_q[1]_clock_1 = GLOBAL(FE1_outclock1);
JB1_q[1]_write_address = WR_ADDR(D1L91, D1L02, D1L12, D1L22, D1L32, D1L42, D1L52, D1L62, D1L72);
JB1_q[1]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB1_q[1] = MEMORY_SEGMENT(JB1_q[1]_data_in, JB1_q[1]_write_enable, JB1_q[1]_clock_0, JB1_q[1]_clock_1, , , , , VCC, JB1_q[1]_write_address, JB1_q[1]_read_address);


--Y1L326 is slaveregister:slaveregister_inst|Mux~15654
--operation mode is normal

Y1L326 = C1_reg_address[14] & (C1_reg_address[12] # JB1_q[1]) # !C1_reg_address[14] & !C1_reg_address[12] & JE1_q[1];


--JB2_q[1] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
JB2_q[1]_data_in = D2L2;
JB2_q[1]_write_enable = D2L82;
JB2_q[1]_clock_0 = GLOBAL(FE1_outclock1);
JB2_q[1]_clock_1 = GLOBAL(FE1_outclock1);
JB2_q[1]_write_address = WR_ADDR(D2L91, D2L02, D2L12, D2L22, D2L32, D2L42, D2L52, D2L62, D2L72);
JB2_q[1]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB2_q[1] = MEMORY_SEGMENT(JB2_q[1]_data_in, JB2_q[1]_write_enable, JB2_q[1]_clock_0, JB2_q[1]_clock_1, , , , , VCC, JB2_q[1]_write_address, JB2_q[1]_read_address);


--Y1L426 is slaveregister:slaveregister_inst|Mux~15655
--operation mode is normal

Y1L426 = Y1L326 & (JB2_q[1] # !C1_reg_address[12]) # !Y1L326 & Y1L976 & C1_reg_address[12];


--Y1_rx_dpr_radr_local[2] is slaveregister:slaveregister_inst|rx_dpr_radr_local[2]
--operation mode is normal

Y1_rx_dpr_radr_local[2]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[2] # !Y1L1601 & Y1_rx_dpr_radr_local[2]);
Y1_rx_dpr_radr_local[2] = DFFE(Y1_rx_dpr_radr_local[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L2701 is slaveregister:slaveregister_inst|Select~127
--operation mode is normal

Y1L2701 = Y1L566 & Y1_rx_dpr_radr_local[2] & C1_reg_address[4] & !C1_reg_address[5];


--Y1L1701 is slaveregister:slaveregister_inst|Select~126
--operation mode is normal

Y1L1701 = C1_reg_address[4] & Y1L939 & Y1L666 & BB7_q[2];


--Y1_tx_dpr_wadr_local[2] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[2]
--operation mode is normal

Y1_tx_dpr_wadr_local[2]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[2] # !Y1L6311 & Y1_tx_dpr_wadr_local[2]);
Y1_tx_dpr_wadr_local[2] = DFFE(Y1_tx_dpr_wadr_local[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L4701 is slaveregister:slaveregister_inst|Select~129
--operation mode is normal

Y1L4701 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[2] & !C1_reg_address[4];


--MB1_inst16[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[2]
--operation mode is normal

MB1_inst16[2]_lut_out = BB71_q[2];
MB1_inst16[2] = DFFE(MB1_inst16[2]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L3701 is slaveregister:slaveregister_inst|Select~128
--operation mode is normal

Y1L3701 = Y1L551 & MB1_inst16[2] & Y1L866 & !C1_reg_address[4];


--Y1L6901 is slaveregister:slaveregister_inst|Select~860
--operation mode is normal

Y1L6901 = Y1L2701 # Y1L1701 # Y1L4701 # Y1L3701;


--MD1L45 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13
--operation mode is arithmetic

MD1L45 = MD1L92 $ !MD1L35;

--MD1L55 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13COUT
--operation mode is arithmetic

MD1L55 = CARRY(MD1L92 # !MD1L35);


--MD1L65 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~14
--operation mode is normal

MD1L65 = MD1L13 $ !MD1L55;


--MD1L84 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10
--operation mode is arithmetic

MD1L84 = MD1L32 $ MD1L74;

--MD1L94 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10COUT
--operation mode is arithmetic

MD1L94 = CARRY(!MD1L32 & !MD1L74);


--MD1L05 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11
--operation mode is arithmetic

MD1L05 = MD1L52 $ !MD1L94;

--MD1L15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11COUT
--operation mode is arithmetic

MD1L15 = CARRY(MD1L52 # !MD1L94);


--MD1L25 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12
--operation mode is arithmetic

MD1L25 = MD1L72 $ MD1L15;

--MD1L35 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12COUT
--operation mode is arithmetic

MD1L35 = CARRY(!MD1L72 & !MD1L15);


--MD1L28 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~556
--operation mode is normal

MD1L28 = MD1L65 # MD1L84 # MD1L05 # MD1L25;


--MD1L64 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9
--operation mode is arithmetic

MD1L64 = MD1L12 $ !MD1L54;

--MD1L74 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9COUT
--operation mode is arithmetic

MD1L74 = CARRY(MD1L12 # !MD1L54);


--MD1L23 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2
--operation mode is arithmetic

MD1L23 = MD1L7 $ MD1L5;

--MD1L33 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2COUT
--operation mode is arithmetic

MD1L33 = CARRY(!MD1L7 & !MD1L5);


--MD1L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3
--operation mode is arithmetic

MD1L43 = MD1L9 $ !MD1L33;

--MD1L53 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3COUT
--operation mode is arithmetic

MD1L53 = CARRY(MD1L9 # !MD1L33);


--MD1L63 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4
--operation mode is arithmetic

MD1L63 = MD1L11 $ MD1L53;

--MD1L73 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4COUT
--operation mode is arithmetic

MD1L73 = CARRY(!MD1L11 & !MD1L53);


--MD1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5
--operation mode is arithmetic

MD1L83 = MD1L31 $ !MD1L73;

--MD1L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5COUT
--operation mode is arithmetic

MD1L93 = CARRY(MD1L31 # !MD1L73);


--MD1L38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~557
--operation mode is normal

MD1L38 = MD1L23 # MD1L43 # MD1L63 # MD1L83;


--MD1L04 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6
--operation mode is arithmetic

MD1L04 = MD1L51 $ MD1L93;

--MD1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6COUT
--operation mode is arithmetic

MD1L14 = CARRY(!MD1L51 & !MD1L93);


--MD1L24 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7
--operation mode is arithmetic

MD1L24 = MD1L71 $ !MD1L14;

--MD1L34 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7COUT
--operation mode is arithmetic

MD1L34 = CARRY(MD1L71 # !MD1L14);


--MD1L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8
--operation mode is arithmetic

MD1L44 = MD1L91 $ MD1L34;

--MD1L54 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8COUT
--operation mode is arithmetic

MD1L54 = CARRY(!MD1L91 & !MD1L34);


--MD1L48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~558
--operation mode is normal

MD1L48 = MD1L04 # MD1L24 # MD1L44;


--MD1L58 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~559
--operation mode is normal

MD1L58 = MD1L28 # MD1L64 & (MD1L38 # MD1L48);


--BB71_q[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15]
--operation mode is normal

BB71_q[15]_lut_out = BB71_q[15] $ BB71L13;
BB71_q[15] = DFFE(BB71_q[15]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , ND1_dpr_ren);


--BB71_q[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14]
--operation mode is arithmetic

BB71_q[14]_lut_out = BB71_q[14] $ !BB71L92;
BB71_q[14] = DFFE(BB71_q[14]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , ND1_dpr_ren);

--BB71L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

BB71L13 = CARRY(BB71_q[14] & !BB71L92);


--MD1_tx_dpr_waddr[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[14]
--operation mode is normal

MD1_tx_dpr_waddr[14]_lut_out = Y1_tx_dpr_wadr_local[14];
MD1_tx_dpr_waddr[14] = DFFE(MD1_tx_dpr_waddr[14]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--MD1_tx_dpr_waddr[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[15]
--operation mode is normal

MD1_tx_dpr_waddr[15]_lut_out = Y1_tx_dpr_wadr_local[15];
MD1_tx_dpr_waddr[15] = DFFE(MD1_tx_dpr_waddr[15]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--MD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~152
--operation mode is normal

MD1L2 = BB71_q[15] & (BB71_q[14] & !MD1_tx_dpr_waddr[14] # !MD1_tx_dpr_waddr[15]) # !BB71_q[15] & BB71_q[14] & !MD1_tx_dpr_waddr[14] & !MD1_tx_dpr_waddr[15];


--BB71_q[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13]
--operation mode is arithmetic

BB71_q[13]_lut_out = BB71_q[13] $ BB71L72;
BB71_q[13] = DFFE(BB71_q[13]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , ND1_dpr_ren);

--BB71L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

BB71L92 = CARRY(!BB71L72 # !BB71_q[13]);


--MD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~153
--operation mode is normal

MD1L3 = BB71_q[15] & MD1_tx_dpr_waddr[15] & (BB71_q[14] $ !MD1_tx_dpr_waddr[14]) # !BB71_q[15] & !MD1_tx_dpr_waddr[15] & (BB71_q[14] $ !MD1_tx_dpr_waddr[14]);


--MD1_tx_dpr_waddr[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[13]
--operation mode is normal

MD1_tx_dpr_waddr[13]_lut_out = Y1_tx_dpr_wadr_local[13];
MD1_tx_dpr_waddr[13] = DFFE(MD1_tx_dpr_waddr[13]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--MD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~9
--operation mode is normal

MD1L1 = MD1L2 # BB71_q[13] & MD1L3 & !MD1_tx_dpr_waddr[13];

--MD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~155
--operation mode is normal

MD1L4 = MD1L2 # BB71_q[13] & MD1L3 & !MD1_tx_dpr_waddr[13];


--MD1L68 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~560
--operation mode is normal

MD1L68 = MD1L09 # !MD1L1 & (MD1L45 # MD1L58);


--Y1L949 is slaveregister:slaveregister_inst|reg_rdata~9009
--operation mode is normal

Y1L949 = Y1L839 & (Y1L6901 # MD1L68 & !Y1L998);


--JE1_q[2] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2]
JE1_q[2]_write_address = WR_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[2]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[2] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[2]_write_address, JE1_q[2]_read_address);


--Y1L059 is slaveregister:slaveregister_inst|reg_rdata~9010
--operation mode is normal

Y1L059 = Y1L549 & (Y1L949 # JE1_q[2] & !C1_reg_address[10]);


--JB4_q[2] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
JB4_q[2]_data_in = N1L3;
JB4_q[2]_write_enable = N1L34;
JB4_q[2]_clock_0 = GLOBAL(FE1_outclock1);
JB4_q[2]_clock_1 = GLOBAL(FE1_outclock1);
JB4_q[2]_write_address = WR_ADDR(N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04, N1L14);
JB4_q[2]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB4_q[2] = MEMORY_SEGMENT(JB4_q[2]_data_in, JB4_q[2]_write_enable, JB4_q[2]_clock_0, JB4_q[2]_clock_1, , , , , VCC, JB4_q[2]_write_address, JB4_q[2]_read_address);


--Y1L159 is slaveregister:slaveregister_inst|reg_rdata~9011
--operation mode is normal

Y1L159 = Y1L898 & C1_reg_address[13] & Y1L249 & JB4_q[2];


--JB1_q[2] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
JB1_q[2]_data_in = D1L3;
JB1_q[2]_write_enable = D1L82;
JB1_q[2]_clock_0 = GLOBAL(FE1_outclock1);
JB1_q[2]_clock_1 = GLOBAL(FE1_outclock1);
JB1_q[2]_write_address = WR_ADDR(D1L91, D1L02, D1L12, D1L22, D1L32, D1L42, D1L52, D1L62, D1L72);
JB1_q[2]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB1_q[2] = MEMORY_SEGMENT(JB1_q[2]_data_in, JB1_q[2]_write_enable, JB1_q[2]_clock_0, JB1_q[2]_clock_1, , , , , VCC, JB1_q[2]_write_address, JB1_q[2]_read_address);


--J1_atwd0_timestamp[34] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[34]
--operation mode is normal

J1_atwd0_timestamp[34]_lut_out = BB33_sload_path[34];
J1_atwd0_timestamp[34] = DFFE(J1_atwd0_timestamp[34]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1L173 is slaveregister:slaveregister_inst|Mux~15056
--operation mode is normal

Y1L173 = J1_atwd0_timestamp[34] & C1_reg_address[6] & !C1_reg_address[5];


--Y1_command_2_local[2] is slaveregister:slaveregister_inst|command_2_local[2]
--operation mode is normal

Y1_command_2_local[2]_lut_out = LE1_MASTERHWDATA[2];
Y1_command_2_local[2] = DFFE(Y1_command_2_local[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L086 is slaveregister:slaveregister_inst|Mux~24806
--operation mode is normal

Y1L086 = C1_reg_address[6] & Y1_rx_dpr_radr_local[2] & C1_reg_address[5] # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_2_local[2];


--J1_atwd0_timestamp[2] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[2]
--operation mode is normal

J1_atwd0_timestamp[2]_lut_out = BB33_sload_path[2];
J1_atwd0_timestamp[2] = DFFE(J1_atwd0_timestamp[2]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_3_local[2] is slaveregister:slaveregister_inst|command_3_local[2]
--operation mode is normal

Y1_command_3_local[2]_lut_out = LE1_MASTERHWDATA[2];
Y1_command_3_local[2] = DFFE(Y1_command_3_local[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[2] is slaveregister:slaveregister_inst|command_1_local[2]
--operation mode is normal

Y1_command_1_local[2]_lut_out = LE1_MASTERHWDATA[2];
Y1_command_1_local[2] = DFFE(Y1_command_1_local[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1L774 is slaveregister:slaveregister_inst|Mux~15508
--operation mode is normal

Y1L774 = C1_reg_address[5] & (C1_reg_address[6] # Y1_command_3_local[2]) # !C1_reg_address[5] & !C1_reg_address[6] & Y1_command_1_local[2];


--Y1_command_5_local[2] is slaveregister:slaveregister_inst|command_5_local[2]
--operation mode is normal

Y1_command_5_local[2]_lut_out = LE1_MASTERHWDATA[2];
Y1_command_5_local[2] = DFFE(Y1_command_5_local[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L874 is slaveregister:slaveregister_inst|Mux~15509
--operation mode is normal

Y1L874 = Y1L774 & (Y1_command_5_local[2] # !C1_reg_address[6]) # !Y1L774 & J1_atwd0_timestamp[2] & C1_reg_address[6];


--Y1L574 is slaveregister:slaveregister_inst|Mux~15506
--operation mode is normal

Y1L574 = C1_reg_address[4] & (C1_reg_address[2] # Y1L086) # !C1_reg_address[4] & !C1_reg_address[2] & Y1L874;


--BB4_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

BB4_sload_path[2]_lut_out = BB4_sload_path[2] $ !BB4L5;
BB4_sload_path[2] = DFFE(BB4_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--BB4L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

BB4L7 = CARRY(BB4_sload_path[2] & !BB4L5);


--Y1L186 is slaveregister:slaveregister_inst|Mux~24807
--operation mode is normal

Y1L186 = C1_reg_address[5] & (C1_reg_address[6] & BB7_q[2] # !C1_reg_address[6] & BB4_sload_path[2]);


--Y1L674 is slaveregister:slaveregister_inst|Mux~15507
--operation mode is normal

Y1L674 = Y1L574 & (Y1L186 # !C1_reg_address[2]) # !Y1L574 & Y1L173 & C1_reg_address[2];


--Q1_multiSPEcnt[2] is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[2]
--operation mode is normal

Q1_multiSPEcnt[2]_lut_out = BB03_sload_path[2];
Q1_multiSPEcnt[2] = DFFE(Q1_multiSPEcnt[2]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--BB33_sload_path[34] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[34]
--operation mode is arithmetic

BB33_sload_path[34]_lut_out = BB33_sload_path[34] $ !BB33L96;
BB33_sload_path[34] = DFFE(BB33_sload_path[34]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L17 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[34]~COUT
--operation mode is arithmetic

BB33L17 = CARRY(BB33_sload_path[34] & !BB33L96);


--Y1L286 is slaveregister:slaveregister_inst|Mux~24808
--operation mode is normal

Y1L286 = C1_reg_address[6] & BB33_sload_path[34] & !C1_reg_address[5] # !C1_reg_address[6] & Q1_multiSPEcnt[2] & C1_reg_address[5];


--J1_atwd1_timestamp[2] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[2]
--operation mode is normal

J1_atwd1_timestamp[2]_lut_out = BB33_sload_path[2];
J1_atwd1_timestamp[2] = DFFE(J1_atwd1_timestamp[2]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_oneSPEcnt[2] is hit_counter:inst_hit_counter|oneSPEcnt[2]
--operation mode is normal

P1_oneSPEcnt[2]_lut_out = BB92_sload_path[2];
P1_oneSPEcnt[2] = DFFE(P1_oneSPEcnt[2]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L174 is slaveregister:slaveregister_inst|Mux~15502
--operation mode is normal

Y1L174 = C1_reg_address[5] & (C1_reg_address[6] # Y1_com_ctrl_local[0]) # !C1_reg_address[5] & !C1_reg_address[6] & P1_oneSPEcnt[2];


--Y1L274 is slaveregister:slaveregister_inst|Mux~15503
--operation mode is normal

Y1L274 = Y1L174 & (Y1_tx_dpr_wadr_local[2] # !C1_reg_address[6]) # !Y1L174 & J1_atwd1_timestamp[2] & C1_reg_address[6];


--Q1_oneSPEcnt[2] is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[2]
--operation mode is normal

Q1_oneSPEcnt[2]_lut_out = BB13_sload_path[2];
Q1_oneSPEcnt[2] = DFFE(Q1_oneSPEcnt[2]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--BB33_sload_path[2] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

BB33_sload_path[2]_lut_out = BB33_sload_path[2] $ !BB33L5;
BB33_sload_path[2] = DFFE(BB33_sload_path[2]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L7 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

BB33L7 = CARRY(BB33_sload_path[2] & !BB33L5);


--Y1_command_0_local[2] is slaveregister:slaveregister_inst|command_0_local[2]
--operation mode is normal

Y1_command_0_local[2]_lut_out = LE1_MASTERHWDATA[2];
Y1_command_0_local[2] = DFFE(Y1_command_0_local[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L964 is slaveregister:slaveregister_inst|Mux~15500
--operation mode is normal

Y1L964 = C1_reg_address[6] & (C1_reg_address[5] # BB33_sload_path[2]) # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_0_local[2];


--Y1_command_4_local[2] is slaveregister:slaveregister_inst|command_4_local[2]
--operation mode is normal

Y1_command_4_local[2]_lut_out = LE1_MASTERHWDATA[2];
Y1_command_4_local[2] = DFFE(Y1_command_4_local[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--Y1L074 is slaveregister:slaveregister_inst|Mux~15501
--operation mode is normal

Y1L074 = Y1L964 & (Y1_command_4_local[2] # !C1_reg_address[5]) # !Y1L964 & Q1_oneSPEcnt[2] & C1_reg_address[5];


--Y1L764 is slaveregister:slaveregister_inst|Mux~15498
--operation mode is normal

Y1L764 = C1_reg_address[4] & (C1_reg_address[2] # Y1L274) # !C1_reg_address[4] & !C1_reg_address[2] & Y1L074;


--J1_atwd1_timestamp[34] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[34]
--operation mode is normal

J1_atwd1_timestamp[34]_lut_out = BB33_sload_path[34];
J1_atwd1_timestamp[34] = DFFE(J1_atwd1_timestamp[34]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_multiSPEcnt[2] is hit_counter:inst_hit_counter|multiSPEcnt[2]
--operation mode is normal

P1_multiSPEcnt[2]_lut_out = BB82_sload_path[2];
P1_multiSPEcnt[2] = DFFE(P1_multiSPEcnt[2]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L374 is slaveregister:slaveregister_inst|Mux~15504
--operation mode is normal

Y1L374 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd1_timestamp[34]) # !C1_reg_address[6] & !C1_reg_address[5] & P1_multiSPEcnt[2];


--Y1L474 is slaveregister:slaveregister_inst|Mux~15505
--operation mode is normal

Y1L474 = Y1L374 & (MB1_inst16[2] # !C1_reg_address[5]) # !Y1L374 & MD1L68 & C1_reg_address[5];


--Y1L864 is slaveregister:slaveregister_inst|Mux~15499
--operation mode is normal

Y1L864 = Y1L764 & (Y1L474 # !C1_reg_address[2]) # !Y1L764 & Y1L286 & C1_reg_address[2];


--Y1L386 is slaveregister:slaveregister_inst|Mux~24809
--operation mode is normal

Y1L386 = !C1_reg_address[7] & (C1_reg_address[3] & Y1L674 # !C1_reg_address[3] & Y1L864);


--Y1L526 is slaveregister:slaveregister_inst|Mux~15656
--operation mode is normal

Y1L526 = C1_reg_address[12] & (C1_reg_address[14] # Y1L386) # !C1_reg_address[12] & !C1_reg_address[14] & JE1_q[2];


--JB2_q[2] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
JB2_q[2]_data_in = D2L3;
JB2_q[2]_write_enable = D2L82;
JB2_q[2]_clock_0 = GLOBAL(FE1_outclock1);
JB2_q[2]_clock_1 = GLOBAL(FE1_outclock1);
JB2_q[2]_write_address = WR_ADDR(D2L91, D2L02, D2L12, D2L22, D2L32, D2L42, D2L52, D2L62, D2L72);
JB2_q[2]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB2_q[2] = MEMORY_SEGMENT(JB2_q[2]_data_in, JB2_q[2]_write_enable, JB2_q[2]_clock_0, JB2_q[2]_clock_1, , , , , VCC, JB2_q[2]_write_address, JB2_q[2]_read_address);


--Y1L626 is slaveregister:slaveregister_inst|Mux~15657
--operation mode is normal

Y1L626 = Y1L526 & (JB2_q[2] # !C1_reg_address[14]) # !Y1L526 & JB1_q[2] & C1_reg_address[14];


--Y1L5701 is slaveregister:slaveregister_inst|Select~132
--operation mode is normal

Y1L5701 = C1_reg_address[4] & Y1L939 & Y1L666 & BB7_q[3];


--QC1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]~134
--operation mode is arithmetic

QC1L71 = BB6_pre_out[13] # BB6_pre_out[12] # !QC1_or_node[0][5];

--QC1_or_node[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]
--operation mode is arithmetic

QC1_or_node[0][6] = CARRY(BB6_pre_out[13] # BB6_pre_out[12] # !QC1_or_node[0][5]);


--BB6_pre_out[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15]
--operation mode is normal

BB6_pre_out[15]_lut_out = BB6_pre_out[15] $ BB6_the_carries[15];
BB6_pre_out[15] = DFFE(BB6_pre_out[15]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);


--BB6_pre_out[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14]
--operation mode is arithmetic

BB6_pre_out[14]_lut_out = BB6_pre_out[14] $ !BB6_the_carries[14];
BB6_pre_out[14] = DFFE(BB6_pre_out[14]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--BB6_the_carries[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15]
--operation mode is arithmetic

BB6_the_carries[15] = CARRY(!BB6_the_carries[14] & (BB6_pre_out[14] $ !LB1L3));


--QC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|last_node[0]~15
--operation mode is normal

QC1L1 = BB6_pre_out[15] # BB6_pre_out[14];


--Y1L7901 is slaveregister:slaveregister_inst|Select~861
--operation mode is normal

Y1L7901 = Y1L5701 # !Y1L998 & (QC1L91 # QC1L1);


--Y1_rx_dpr_radr_local[3] is slaveregister:slaveregister_inst|rx_dpr_radr_local[3]
--operation mode is normal

Y1_rx_dpr_radr_local[3]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[3] # !Y1L1601 & Y1_rx_dpr_radr_local[3]);
Y1_rx_dpr_radr_local[3] = DFFE(Y1_rx_dpr_radr_local[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--MB1_inst16[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[3]
--operation mode is normal

MB1_inst16[3]_lut_out = BB71_q[3];
MB1_inst16[3] = DFFE(MB1_inst16[3]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L8901 is slaveregister:slaveregister_inst|Select~862
--operation mode is normal

Y1L8901 = Y1_rx_dpr_radr_local[3] & (MB1_inst16[3] & !Y1L109 # !Y1L209) # !Y1_rx_dpr_radr_local[3] & MB1_inst16[3] & !Y1L109;


--Y1_tx_dpr_wadr_local[3] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[3]
--operation mode is normal

Y1_tx_dpr_wadr_local[3]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[3] # !Y1L6311 & Y1_tx_dpr_wadr_local[3]);
Y1_tx_dpr_wadr_local[3] = DFFE(Y1_tx_dpr_wadr_local[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L6701 is slaveregister:slaveregister_inst|Select~135
--operation mode is normal

Y1L6701 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[3] & !C1_reg_address[4];


--Y1L259 is slaveregister:slaveregister_inst|reg_rdata~9013
--operation mode is normal

Y1L259 = Y1L839 & (Y1L7901 # Y1L8901 # Y1L6701);


--JE1_q[3] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3]
JE1_q[3]_write_address = WR_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[3]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[3] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[3]_write_address, JE1_q[3]_read_address);


--Y1L359 is slaveregister:slaveregister_inst|reg_rdata~9014
--operation mode is normal

Y1L359 = Y1L549 & (Y1L259 # JE1_q[3] & !C1_reg_address[10]);


--JB4_q[3] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
JB4_q[3]_data_in = N1L4;
JB4_q[3]_write_enable = N1L34;
JB4_q[3]_clock_0 = GLOBAL(FE1_outclock1);
JB4_q[3]_clock_1 = GLOBAL(FE1_outclock1);
JB4_q[3]_write_address = WR_ADDR(N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04, N1L14);
JB4_q[3]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB4_q[3] = MEMORY_SEGMENT(JB4_q[3]_data_in, JB4_q[3]_write_enable, JB4_q[3]_clock_0, JB4_q[3]_clock_1, , , , , VCC, JB4_q[3]_write_address, JB4_q[3]_read_address);


--Y1L459 is slaveregister:slaveregister_inst|reg_rdata~9015
--operation mode is normal

Y1L459 = Y1L898 & C1_reg_address[13] & Y1L249 & JB4_q[3];


--J1_atwd0_timestamp[35] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[35]
--operation mode is normal

J1_atwd0_timestamp[35]_lut_out = BB33_sload_path[35];
J1_atwd0_timestamp[35] = DFFE(J1_atwd0_timestamp[35]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1L273 is slaveregister:slaveregister_inst|Mux~15059
--operation mode is normal

Y1L273 = J1_atwd0_timestamp[35] & C1_reg_address[6] & !C1_reg_address[5];


--Y1_command_2_local[3] is slaveregister:slaveregister_inst|command_2_local[3]
--operation mode is normal

Y1_command_2_local[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_command_2_local[3] = DFFE(Y1_command_2_local[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L486 is slaveregister:slaveregister_inst|Mux~24810
--operation mode is normal

Y1L486 = C1_reg_address[6] & Y1_rx_dpr_radr_local[3] & C1_reg_address[5] # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_2_local[3];


--J1_atwd0_timestamp[3] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[3]
--operation mode is normal

J1_atwd0_timestamp[3]_lut_out = BB33_sload_path[3];
J1_atwd0_timestamp[3] = DFFE(J1_atwd0_timestamp[3]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_3_local[3] is slaveregister:slaveregister_inst|command_3_local[3]
--operation mode is normal

Y1_command_3_local[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_command_3_local[3] = DFFE(Y1_command_3_local[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[3] is slaveregister:slaveregister_inst|command_1_local[3]
--operation mode is normal

Y1_command_1_local[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_command_1_local[3] = DFFE(Y1_command_1_local[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1L984 is slaveregister:slaveregister_inst|Mux~15520
--operation mode is normal

Y1L984 = C1_reg_address[5] & (C1_reg_address[6] # Y1_command_3_local[3]) # !C1_reg_address[5] & !C1_reg_address[6] & Y1_command_1_local[3];


--Y1_command_5_local[3] is slaveregister:slaveregister_inst|command_5_local[3]
--operation mode is normal

Y1_command_5_local[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_command_5_local[3] = DFFE(Y1_command_5_local[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L094 is slaveregister:slaveregister_inst|Mux~15521
--operation mode is normal

Y1L094 = Y1L984 & (Y1_command_5_local[3] # !C1_reg_address[6]) # !Y1L984 & J1_atwd0_timestamp[3] & C1_reg_address[6];


--Y1L784 is slaveregister:slaveregister_inst|Mux~15518
--operation mode is normal

Y1L784 = C1_reg_address[4] & (C1_reg_address[2] # Y1L486) # !C1_reg_address[4] & !C1_reg_address[2] & Y1L094;


--BB4_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

BB4_sload_path[3]_lut_out = BB4_sload_path[3] $ BB4L7;
BB4_sload_path[3] = DFFE(BB4_sload_path[3]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--BB4L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

BB4L9 = CARRY(!BB4L7 # !BB4_sload_path[3]);


--Y1L586 is slaveregister:slaveregister_inst|Mux~24811
--operation mode is normal

Y1L586 = C1_reg_address[5] & (C1_reg_address[6] & BB7_q[3] # !C1_reg_address[6] & BB4_sload_path[3]);


--Y1L884 is slaveregister:slaveregister_inst|Mux~15519
--operation mode is normal

Y1L884 = Y1L784 & (Y1L586 # !C1_reg_address[2]) # !Y1L784 & Y1L273 & C1_reg_address[2];


--Q1_multiSPEcnt[3] is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[3]
--operation mode is normal

Q1_multiSPEcnt[3]_lut_out = BB03_sload_path[3];
Q1_multiSPEcnt[3] = DFFE(Q1_multiSPEcnt[3]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--BB33_sload_path[35] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[35]
--operation mode is arithmetic

BB33_sload_path[35]_lut_out = BB33_sload_path[35] $ BB33L17;
BB33_sload_path[35] = DFFE(BB33_sload_path[35]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L37 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[35]~COUT
--operation mode is arithmetic

BB33L37 = CARRY(!BB33L17 # !BB33_sload_path[35]);


--Y1L686 is slaveregister:slaveregister_inst|Mux~24812
--operation mode is normal

Y1L686 = C1_reg_address[6] & BB33_sload_path[35] & !C1_reg_address[5] # !C1_reg_address[6] & Q1_multiSPEcnt[3] & C1_reg_address[5];


--J1_atwd1_timestamp[3] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[3]
--operation mode is normal

J1_atwd1_timestamp[3]_lut_out = BB33_sload_path[3];
J1_atwd1_timestamp[3] = DFFE(J1_atwd1_timestamp[3]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1_com_ctrl_local[3] is slaveregister:slaveregister_inst|com_ctrl_local[3]
--operation mode is normal

Y1_com_ctrl_local[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_com_ctrl_local[3] = DFFE(Y1_com_ctrl_local[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--P1_oneSPEcnt[3] is hit_counter:inst_hit_counter|oneSPEcnt[3]
--operation mode is normal

P1_oneSPEcnt[3]_lut_out = BB92_sload_path[3];
P1_oneSPEcnt[3] = DFFE(P1_oneSPEcnt[3]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L384 is slaveregister:slaveregister_inst|Mux~15514
--operation mode is normal

Y1L384 = C1_reg_address[5] & (C1_reg_address[6] # Y1_com_ctrl_local[3]) # !C1_reg_address[5] & !C1_reg_address[6] & P1_oneSPEcnt[3];


--Y1L484 is slaveregister:slaveregister_inst|Mux~15515
--operation mode is normal

Y1L484 = Y1L384 & (Y1_tx_dpr_wadr_local[3] # !C1_reg_address[6]) # !Y1L384 & J1_atwd1_timestamp[3] & C1_reg_address[6];


--Q1_oneSPEcnt[3] is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[3]
--operation mode is normal

Q1_oneSPEcnt[3]_lut_out = BB13_sload_path[3];
Q1_oneSPEcnt[3] = DFFE(Q1_oneSPEcnt[3]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--BB33_sload_path[3] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

BB33_sload_path[3]_lut_out = BB33_sload_path[3] $ BB33L7;
BB33_sload_path[3] = DFFE(BB33_sload_path[3]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L9 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

BB33L9 = CARRY(!BB33L7 # !BB33_sload_path[3]);


--Y1_command_0_local[3] is slaveregister:slaveregister_inst|command_0_local[3]
--operation mode is normal

Y1_command_0_local[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_command_0_local[3] = DFFE(Y1_command_0_local[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L184 is slaveregister:slaveregister_inst|Mux~15512
--operation mode is normal

Y1L184 = C1_reg_address[6] & (C1_reg_address[5] # BB33_sload_path[3]) # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_0_local[3];


--Y1_command_4_local[3] is slaveregister:slaveregister_inst|command_4_local[3]
--operation mode is normal

Y1_command_4_local[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_command_4_local[3] = DFFE(Y1_command_4_local[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--Y1L284 is slaveregister:slaveregister_inst|Mux~15513
--operation mode is normal

Y1L284 = Y1L184 & (Y1_command_4_local[3] # !C1_reg_address[5]) # !Y1L184 & Q1_oneSPEcnt[3] & C1_reg_address[5];


--Y1L974 is slaveregister:slaveregister_inst|Mux~15510
--operation mode is normal

Y1L974 = C1_reg_address[4] & (C1_reg_address[2] # Y1L484) # !C1_reg_address[4] & !C1_reg_address[2] & Y1L284;


--QC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|last_node[0]~16
--operation mode is normal

QC1L2 = QC1L91 # BB6_pre_out[15] # BB6_pre_out[14];


--J1_atwd1_timestamp[35] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[35]
--operation mode is normal

J1_atwd1_timestamp[35]_lut_out = BB33_sload_path[35];
J1_atwd1_timestamp[35] = DFFE(J1_atwd1_timestamp[35]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_multiSPEcnt[3] is hit_counter:inst_hit_counter|multiSPEcnt[3]
--operation mode is normal

P1_multiSPEcnt[3]_lut_out = BB82_sload_path[3];
P1_multiSPEcnt[3] = DFFE(P1_multiSPEcnt[3]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L584 is slaveregister:slaveregister_inst|Mux~15516
--operation mode is normal

Y1L584 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd1_timestamp[35]) # !C1_reg_address[6] & !C1_reg_address[5] & P1_multiSPEcnt[3];


--Y1L684 is slaveregister:slaveregister_inst|Mux~15517
--operation mode is normal

Y1L684 = Y1L584 & (MB1_inst16[3] # !C1_reg_address[5]) # !Y1L584 & QC1L2 & C1_reg_address[5];


--Y1L084 is slaveregister:slaveregister_inst|Mux~15511
--operation mode is normal

Y1L084 = Y1L974 & (Y1L684 # !C1_reg_address[2]) # !Y1L974 & Y1L686 & C1_reg_address[2];


--Y1L786 is slaveregister:slaveregister_inst|Mux~24813
--operation mode is normal

Y1L786 = !C1_reg_address[7] & (C1_reg_address[3] & Y1L884 # !C1_reg_address[3] & Y1L084);


--JB1_q[3] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
JB1_q[3]_data_in = D1L4;
JB1_q[3]_write_enable = D1L82;
JB1_q[3]_clock_0 = GLOBAL(FE1_outclock1);
JB1_q[3]_clock_1 = GLOBAL(FE1_outclock1);
JB1_q[3]_write_address = WR_ADDR(D1L91, D1L02, D1L12, D1L22, D1L32, D1L42, D1L52, D1L62, D1L72);
JB1_q[3]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB1_q[3] = MEMORY_SEGMENT(JB1_q[3]_data_in, JB1_q[3]_write_enable, JB1_q[3]_clock_0, JB1_q[3]_clock_1, , , , , VCC, JB1_q[3]_write_address, JB1_q[3]_read_address);


--Y1L726 is slaveregister:slaveregister_inst|Mux~15658
--operation mode is normal

Y1L726 = C1_reg_address[14] & (C1_reg_address[12] # JB1_q[3]) # !C1_reg_address[14] & !C1_reg_address[12] & JE1_q[3];


--JB2_q[3] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
JB2_q[3]_data_in = D2L4;
JB2_q[3]_write_enable = D2L82;
JB2_q[3]_clock_0 = GLOBAL(FE1_outclock1);
JB2_q[3]_clock_1 = GLOBAL(FE1_outclock1);
JB2_q[3]_write_address = WR_ADDR(D2L91, D2L02, D2L12, D2L22, D2L32, D2L42, D2L52, D2L62, D2L72);
JB2_q[3]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB2_q[3] = MEMORY_SEGMENT(JB2_q[3]_data_in, JB2_q[3]_write_enable, JB2_q[3]_clock_0, JB2_q[3]_clock_1, , , , , VCC, JB2_q[3]_write_address, JB2_q[3]_read_address);


--Y1L826 is slaveregister:slaveregister_inst|Mux~15659
--operation mode is normal

Y1L826 = Y1L726 & (JB2_q[3] # !C1_reg_address[12]) # !Y1L726 & Y1L786 & C1_reg_address[12];


--JE1_q[4] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4]
JE1_q[4]_write_address = WR_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[4]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[4] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[4]_write_address, JE1_q[4]_read_address);


--Y1L559 is slaveregister:slaveregister_inst|reg_rdata~9017
--operation mode is normal

Y1L559 = JE1_q[4] & !C1_reg_address[10];


--TB1_comres_rcvd is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|comres_rcvd
--operation mode is normal

TB1_comres_rcvd_lut_out = TB1L6Q & TB1L81 & TB1L02 & !TB1L4Q;
TB1_comres_rcvd = DFFE(TB1_comres_rcvd_lut_out, GLOBAL(FE1_outclock0), !EC1_stf_stb, , );


--Y1L1801 is slaveregister:slaveregister_inst|Select~142
--operation mode is normal

Y1L1801 = TB1_comres_rcvd & Y1L939 & Y1L666 & !C1_reg_address[4];


--Y1L7701 is slaveregister:slaveregister_inst|Select~138
--operation mode is normal

Y1L7701 = C1_reg_address[4] & Y1L939 & Y1L666 & BB7_q[4];


--Y1_rx_dpr_radr_local[4] is slaveregister:slaveregister_inst|rx_dpr_radr_local[4]
--operation mode is normal

Y1_rx_dpr_radr_local[4]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[4] # !Y1L1601 & Y1_rx_dpr_radr_local[4]);
Y1_rx_dpr_radr_local[4] = DFFE(Y1_rx_dpr_radr_local[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L8701 is slaveregister:slaveregister_inst|Select~139
--operation mode is normal

Y1L8701 = Y1L566 & Y1_rx_dpr_radr_local[4] & C1_reg_address[4] & !C1_reg_address[5];


--MB1_inst16[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[4]
--operation mode is normal

MB1_inst16[4]_lut_out = BB71_q[4];
MB1_inst16[4] = DFFE(MB1_inst16[4]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L9701 is slaveregister:slaveregister_inst|Select~140
--operation mode is normal

Y1L9701 = Y1L551 & MB1_inst16[4] & Y1L866 & !C1_reg_address[4];


--Y1L9901 is slaveregister:slaveregister_inst|Select~863
--operation mode is normal

Y1L9901 = Y1L1801 # Y1L7701 # Y1L8701 # Y1L9701;


--Y1_tx_dpr_wadr_local[4] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[4]
--operation mode is normal

Y1_tx_dpr_wadr_local[4]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[4] # !Y1L6311 & Y1_tx_dpr_wadr_local[4]);
Y1_tx_dpr_wadr_local[4] = DFFE(Y1_tx_dpr_wadr_local[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L0801 is slaveregister:slaveregister_inst|Select~141
--operation mode is normal

Y1L0801 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[4] & !C1_reg_address[4];


--Y1L659 is slaveregister:slaveregister_inst|reg_rdata~9018
--operation mode is normal

Y1L659 = Y1L559 # Y1L839 & (Y1L9901 # Y1L0801);


--Y1L759 is slaveregister:slaveregister_inst|reg_rdata~9019
--operation mode is normal

Y1L759 = Y1L659 & !Y1L898 & !C1_reg_address[9] & !C1_reg_address[11];


--JB4_q[4] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
JB4_q[4]_data_in = N1L5;
JB4_q[4]_write_enable = N1L34;
JB4_q[4]_clock_0 = GLOBAL(FE1_outclock1);
JB4_q[4]_clock_1 = GLOBAL(FE1_outclock1);
JB4_q[4]_write_address = WR_ADDR(N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04, N1L14);
JB4_q[4]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB4_q[4] = MEMORY_SEGMENT(JB4_q[4]_data_in, JB4_q[4]_write_enable, JB4_q[4]_clock_0, JB4_q[4]_clock_1, , , , , VCC, JB4_q[4]_write_address, JB4_q[4]_read_address);


--Y1L859 is slaveregister:slaveregister_inst|reg_rdata~9020
--operation mode is normal

Y1L859 = Y1L898 & C1_reg_address[13] & Y1L249 & JB4_q[4];


--JB1_q[4] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
JB1_q[4]_data_in = D1L5;
JB1_q[4]_write_enable = D1L82;
JB1_q[4]_clock_0 = GLOBAL(FE1_outclock1);
JB1_q[4]_clock_1 = GLOBAL(FE1_outclock1);
JB1_q[4]_write_address = WR_ADDR(D1L91, D1L02, D1L12, D1L22, D1L32, D1L42, D1L52, D1L62, D1L72);
JB1_q[4]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB1_q[4] = MEMORY_SEGMENT(JB1_q[4]_data_in, JB1_q[4]_write_enable, JB1_q[4]_clock_0, JB1_q[4]_clock_1, , , , , VCC, JB1_q[4]_write_address, JB1_q[4]_read_address);


--J1_atwd0_timestamp[36] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[36]
--operation mode is normal

J1_atwd0_timestamp[36]_lut_out = BB33_sload_path[36];
J1_atwd0_timestamp[36] = DFFE(J1_atwd0_timestamp[36]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1L373 is slaveregister:slaveregister_inst|Mux~15062
--operation mode is normal

Y1L373 = J1_atwd0_timestamp[36] & C1_reg_address[6] & !C1_reg_address[5];


--Y1_command_2_local[4] is slaveregister:slaveregister_inst|command_2_local[4]
--operation mode is normal

Y1_command_2_local[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_command_2_local[4] = DFFE(Y1_command_2_local[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L886 is slaveregister:slaveregister_inst|Mux~24814
--operation mode is normal

Y1L886 = C1_reg_address[6] & Y1_rx_dpr_radr_local[4] & C1_reg_address[5] # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_2_local[4];


--J1_atwd0_timestamp[4] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[4]
--operation mode is normal

J1_atwd0_timestamp[4]_lut_out = BB33_sload_path[4];
J1_atwd0_timestamp[4] = DFFE(J1_atwd0_timestamp[4]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_3_local[4] is slaveregister:slaveregister_inst|command_3_local[4]
--operation mode is normal

Y1_command_3_local[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_command_3_local[4] = DFFE(Y1_command_3_local[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[4] is slaveregister:slaveregister_inst|command_1_local[4]
--operation mode is normal

Y1_command_1_local[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_command_1_local[4] = DFFE(Y1_command_1_local[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1L105 is slaveregister:slaveregister_inst|Mux~15532
--operation mode is normal

Y1L105 = C1_reg_address[5] & (C1_reg_address[6] # Y1_command_3_local[4]) # !C1_reg_address[5] & !C1_reg_address[6] & Y1_command_1_local[4];


--Y1_command_5_local[4] is slaveregister:slaveregister_inst|command_5_local[4]
--operation mode is normal

Y1_command_5_local[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_command_5_local[4] = DFFE(Y1_command_5_local[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L205 is slaveregister:slaveregister_inst|Mux~15533
--operation mode is normal

Y1L205 = Y1L105 & (Y1_command_5_local[4] # !C1_reg_address[6]) # !Y1L105 & J1_atwd0_timestamp[4] & C1_reg_address[6];


--Y1L994 is slaveregister:slaveregister_inst|Mux~15530
--operation mode is normal

Y1L994 = C1_reg_address[4] & (C1_reg_address[2] # Y1L886) # !C1_reg_address[4] & !C1_reg_address[2] & Y1L205;


--BB4_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

BB4_sload_path[4]_lut_out = BB4_sload_path[4] $ !BB4L9;
BB4_sload_path[4] = DFFE(BB4_sload_path[4]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--BB4L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

BB4L11 = CARRY(BB4_sload_path[4] & !BB4L9);


--Y1L986 is slaveregister:slaveregister_inst|Mux~24815
--operation mode is normal

Y1L986 = C1_reg_address[5] & (C1_reg_address[6] & BB7_q[4] # !C1_reg_address[6] & BB4_sload_path[4]);


--Y1L005 is slaveregister:slaveregister_inst|Mux~15531
--operation mode is normal

Y1L005 = Y1L994 & (Y1L986 # !C1_reg_address[2]) # !Y1L994 & Y1L373 & C1_reg_address[2];


--Q1_multiSPEcnt[4] is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[4]
--operation mode is normal

Q1_multiSPEcnt[4]_lut_out = BB03_sload_path[4];
Q1_multiSPEcnt[4] = DFFE(Q1_multiSPEcnt[4]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--BB33_sload_path[36] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[36]
--operation mode is arithmetic

BB33_sload_path[36]_lut_out = BB33_sload_path[36] $ !BB33L37;
BB33_sload_path[36] = DFFE(BB33_sload_path[36]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L57 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[36]~COUT
--operation mode is arithmetic

BB33L57 = CARRY(BB33_sload_path[36] & !BB33L37);


--Y1L096 is slaveregister:slaveregister_inst|Mux~24816
--operation mode is normal

Y1L096 = C1_reg_address[6] & BB33_sload_path[36] & !C1_reg_address[5] # !C1_reg_address[6] & Q1_multiSPEcnt[4] & C1_reg_address[5];


--J1_atwd1_timestamp[4] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[4]
--operation mode is normal

J1_atwd1_timestamp[4]_lut_out = BB33_sload_path[4];
J1_atwd1_timestamp[4] = DFFE(J1_atwd1_timestamp[4]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1_com_ctrl_local[4] is slaveregister:slaveregister_inst|com_ctrl_local[4]
--operation mode is normal

Y1_com_ctrl_local[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_com_ctrl_local[4] = DFFE(Y1_com_ctrl_local[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--P1_oneSPEcnt[4] is hit_counter:inst_hit_counter|oneSPEcnt[4]
--operation mode is normal

P1_oneSPEcnt[4]_lut_out = BB92_sload_path[4];
P1_oneSPEcnt[4] = DFFE(P1_oneSPEcnt[4]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L594 is slaveregister:slaveregister_inst|Mux~15526
--operation mode is normal

Y1L594 = C1_reg_address[5] & (C1_reg_address[6] # Y1_com_ctrl_local[4]) # !C1_reg_address[5] & !C1_reg_address[6] & P1_oneSPEcnt[4];


--Y1L694 is slaveregister:slaveregister_inst|Mux~15527
--operation mode is normal

Y1L694 = Y1L594 & (Y1_tx_dpr_wadr_local[4] # !C1_reg_address[6]) # !Y1L594 & J1_atwd1_timestamp[4] & C1_reg_address[6];


--Q1_oneSPEcnt[4] is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[4]
--operation mode is normal

Q1_oneSPEcnt[4]_lut_out = BB13_sload_path[4];
Q1_oneSPEcnt[4] = DFFE(Q1_oneSPEcnt[4]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--BB33_sload_path[4] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

BB33_sload_path[4]_lut_out = BB33_sload_path[4] $ !BB33L9;
BB33_sload_path[4] = DFFE(BB33_sload_path[4]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L11 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

BB33L11 = CARRY(BB33_sload_path[4] & !BB33L9);


--Y1_command_0_local[4] is slaveregister:slaveregister_inst|command_0_local[4]
--operation mode is normal

Y1_command_0_local[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_command_0_local[4] = DFFE(Y1_command_0_local[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L394 is slaveregister:slaveregister_inst|Mux~15524
--operation mode is normal

Y1L394 = C1_reg_address[6] & (C1_reg_address[5] # BB33_sload_path[4]) # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_0_local[4];


--Y1_command_4_local[4] is slaveregister:slaveregister_inst|command_4_local[4]
--operation mode is normal

Y1_command_4_local[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_command_4_local[4] = DFFE(Y1_command_4_local[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--Y1L494 is slaveregister:slaveregister_inst|Mux~15525
--operation mode is normal

Y1L494 = Y1L394 & (Y1_command_4_local[4] # !C1_reg_address[5]) # !Y1L394 & Q1_oneSPEcnt[4] & C1_reg_address[5];


--Y1L194 is slaveregister:slaveregister_inst|Mux~15522
--operation mode is normal

Y1L194 = C1_reg_address[4] & (C1_reg_address[2] # Y1L694) # !C1_reg_address[4] & !C1_reg_address[2] & Y1L494;


--J1_atwd1_timestamp[36] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[36]
--operation mode is normal

J1_atwd1_timestamp[36]_lut_out = BB33_sload_path[36];
J1_atwd1_timestamp[36] = DFFE(J1_atwd1_timestamp[36]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_multiSPEcnt[4] is hit_counter:inst_hit_counter|multiSPEcnt[4]
--operation mode is normal

P1_multiSPEcnt[4]_lut_out = BB82_sload_path[4];
P1_multiSPEcnt[4] = DFFE(P1_multiSPEcnt[4]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L794 is slaveregister:slaveregister_inst|Mux~15528
--operation mode is normal

Y1L794 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd1_timestamp[36]) # !C1_reg_address[6] & !C1_reg_address[5] & P1_multiSPEcnt[4];


--Y1L894 is slaveregister:slaveregister_inst|Mux~15529
--operation mode is normal

Y1L894 = Y1L794 & (MB1_inst16[4] # !C1_reg_address[5]) # !Y1L794 & TB1_comres_rcvd & C1_reg_address[5];


--Y1L294 is slaveregister:slaveregister_inst|Mux~15523
--operation mode is normal

Y1L294 = Y1L194 & (Y1L894 # !C1_reg_address[2]) # !Y1L194 & Y1L096 & C1_reg_address[2];


--Y1L196 is slaveregister:slaveregister_inst|Mux~24817
--operation mode is normal

Y1L196 = !C1_reg_address[7] & (C1_reg_address[3] & Y1L005 # !C1_reg_address[3] & Y1L294);


--Y1L926 is slaveregister:slaveregister_inst|Mux~15660
--operation mode is normal

Y1L926 = C1_reg_address[12] & (C1_reg_address[14] # Y1L196) # !C1_reg_address[12] & !C1_reg_address[14] & JE1_q[4];


--JB2_q[4] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
JB2_q[4]_data_in = D2L5;
JB2_q[4]_write_enable = D2L82;
JB2_q[4]_clock_0 = GLOBAL(FE1_outclock1);
JB2_q[4]_clock_1 = GLOBAL(FE1_outclock1);
JB2_q[4]_write_address = WR_ADDR(D2L91, D2L02, D2L12, D2L22, D2L32, D2L42, D2L52, D2L62, D2L72);
JB2_q[4]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB2_q[4] = MEMORY_SEGMENT(JB2_q[4]_data_in, JB2_q[4]_write_enable, JB2_q[4]_clock_0, JB2_q[4]_clock_1, , , , , VCC, JB2_q[4]_write_address, JB2_q[4]_read_address);


--Y1L036 is slaveregister:slaveregister_inst|Mux~15661
--operation mode is normal

Y1L036 = Y1L926 & (JB2_q[4] # !C1_reg_address[14]) # !Y1L926 & JB1_q[4] & C1_reg_address[14];


--JE1_q[5] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5]
JE1_q[5]_write_address = WR_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[5]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[5] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[5]_write_address, JE1_q[5]_read_address);


--Y1L959 is slaveregister:slaveregister_inst|reg_rdata~9022
--operation mode is normal

Y1L959 = JE1_q[5] & !C1_reg_address[10];


--RB1L48 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10
--operation mode is arithmetic

RB1L48 = RB1L75 $ !RB1L38;

--RB1L58 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10COUT
--operation mode is arithmetic

RB1L58 = CARRY(RB1L75 # !RB1L38);


--RB1L68 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11
--operation mode is arithmetic

RB1L68 = RB1L95 $ RB1L58;

--RB1L78 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11COUT
--operation mode is arithmetic

RB1L78 = CARRY(!RB1L95 & !RB1L58);


--RB1L88 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12
--operation mode is arithmetic

RB1L88 = RB1L16 $ !RB1L78;

--RB1L98 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12COUT
--operation mode is arithmetic

RB1L98 = CARRY(RB1L16 # !RB1L78);


--RB1L09 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13
--operation mode is arithmetic

RB1L09 = RB1L36 $ RB1L98;

--RB1L19 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13COUT
--operation mode is arithmetic

RB1L19 = CARRY(!RB1L36 & !RB1L98);


--RB1L811 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~552
--operation mode is normal

RB1L811 = !RB1L48 & !RB1L68 & !RB1L88 & !RB1L09;


--RB1L28 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9
--operation mode is arithmetic

RB1L28 = RB1L55 $ RB1L18;

--RB1L38 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9COUT
--operation mode is arithmetic

RB1L38 = CARRY(!RB1L55 & !RB1L18);


--RB1_dpr_radr[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[15]
--operation mode is normal

RB1_dpr_radr[15]_lut_out = Y1_rx_dpr_radr_local[15];
RB1_dpr_radr[15] = DFFE(RB1_dpr_radr[15]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_rx_dpr_radr_stb);


--RB1_dpr_radr[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[14]
--operation mode is normal

RB1_dpr_radr[14]_lut_out = Y1_rx_dpr_radr_local[14];
RB1_dpr_radr[14] = DFFE(RB1_dpr_radr[14]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_rx_dpr_radr_stb);


--RB1_dpr_wadr[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[14]
--operation mode is normal

RB1_dpr_wadr[14]_lut_out = BB7_q[14];
RB1_dpr_wadr[14] = DFFE(RB1_dpr_wadr[14]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_wadr[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[15]
--operation mode is normal

RB1_dpr_wadr[15]_lut_out = BB7_q[15];
RB1_dpr_wadr[15] = DFFE(RB1_dpr_wadr[15]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--RB1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~152
--operation mode is normal

RB1L63 = RB1_dpr_radr[15] & (RB1_dpr_radr[14] & !RB1_dpr_wadr[14] # !RB1_dpr_wadr[15]) # !RB1_dpr_radr[15] & RB1_dpr_radr[14] & !RB1_dpr_wadr[14] & !RB1_dpr_wadr[15];


--RB1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~153
--operation mode is normal

RB1L73 = RB1_dpr_radr[15] & RB1_dpr_wadr[15] & (RB1_dpr_radr[14] $ !RB1_dpr_wadr[14]) # !RB1_dpr_radr[15] & !RB1_dpr_wadr[15] & (RB1_dpr_radr[14] $ !RB1_dpr_wadr[14]);


--RB1_dpr_radr[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[13]
--operation mode is normal

RB1_dpr_radr[13]_lut_out = Y1_rx_dpr_radr_local[13];
RB1_dpr_radr[13] = DFFE(RB1_dpr_radr[13]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_rx_dpr_radr_stb);


--RB1_dpr_wadr[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[13]
--operation mode is normal

RB1_dpr_wadr[13]_lut_out = BB7_q[13];
RB1_dpr_wadr[13] = DFFE(RB1_dpr_wadr[13]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--RB1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~9
--operation mode is normal

RB1L53 = RB1L63 # RB1L73 & RB1_dpr_radr[13] & !RB1_dpr_wadr[13];

--RB1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~155
--operation mode is normal

RB1L83 = RB1L63 # RB1L73 & RB1_dpr_radr[13] & !RB1_dpr_wadr[13];


--RB1L911 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~553
--operation mode is normal

RB1L911 = RB1L811 & !RB1L53 & (RB1L421 # !RB1L28);


--RB1L901 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9
--operation mode is arithmetic

RB1L901 = RB1_dpr_wadr[8] $ RB1_dpr_radr[8] $ RB1L801;

--RB1L011 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9COUT
--operation mode is arithmetic

RB1L011 = CARRY(RB1_dpr_wadr[8] & RB1_dpr_radr[8] & !RB1L801 # !RB1_dpr_wadr[8] & (RB1_dpr_radr[8] # !RB1L801));


--RB1L021 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~554
--operation mode is normal

RB1L021 = RB1L521 & (RB1L621 # !RB1L901);


--RB1L29 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~14
--operation mode is normal

RB1L29 = RB1L56 $ RB1L19;


--RB1L721 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|rx_dpr_avail[13]~41
--operation mode is normal

RB1L721 = RB1L29 & !RB1L53;


--Y1L6801 is slaveregister:slaveregister_inst|Select~148
--operation mode is normal

Y1L6801 = !RB1L721 & !Y1L998 & (RB1L911 # RB1L021);


--Y1_rx_dpr_radr_local[5] is slaveregister:slaveregister_inst|rx_dpr_radr_local[5]
--operation mode is normal

Y1_rx_dpr_radr_local[5]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[5] # !Y1L1601 & Y1_rx_dpr_radr_local[5]);
Y1_rx_dpr_radr_local[5] = DFFE(Y1_rx_dpr_radr_local[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L3801 is slaveregister:slaveregister_inst|Select~145
--operation mode is normal

Y1L3801 = Y1L566 & Y1_rx_dpr_radr_local[5] & C1_reg_address[4] & !C1_reg_address[5];


--Y1L2801 is slaveregister:slaveregister_inst|Select~144
--operation mode is normal

Y1L2801 = C1_reg_address[4] & Y1L939 & Y1L666 & BB7_q[5];


--Y1_tx_dpr_wadr_local[5] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[5]
--operation mode is normal

Y1_tx_dpr_wadr_local[5]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[5] # !Y1L6311 & Y1_tx_dpr_wadr_local[5]);
Y1_tx_dpr_wadr_local[5] = DFFE(Y1_tx_dpr_wadr_local[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L5801 is slaveregister:slaveregister_inst|Select~147
--operation mode is normal

Y1L5801 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[5] & !C1_reg_address[4];


--MB1_inst16[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[5]
--operation mode is normal

MB1_inst16[5]_lut_out = BB71_q[5];
MB1_inst16[5] = DFFE(MB1_inst16[5]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L4801 is slaveregister:slaveregister_inst|Select~146
--operation mode is normal

Y1L4801 = Y1L551 & MB1_inst16[5] & Y1L866 & !C1_reg_address[4];


--Y1L0011 is slaveregister:slaveregister_inst|Select~864
--operation mode is normal

Y1L0011 = Y1L3801 # Y1L2801 # Y1L5801 # Y1L4801;


--Y1L069 is slaveregister:slaveregister_inst|reg_rdata~9023
--operation mode is normal

Y1L069 = Y1L959 # Y1L839 & (Y1L6801 # Y1L0011);


--Y1L169 is slaveregister:slaveregister_inst|reg_rdata~9024
--operation mode is normal

Y1L169 = Y1L069 & !Y1L898 & !C1_reg_address[9] & !C1_reg_address[11];


--JB4_q[5] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
JB4_q[5]_data_in = N1L6;
JB4_q[5]_write_enable = N1L34;
JB4_q[5]_clock_0 = GLOBAL(FE1_outclock1);
JB4_q[5]_clock_1 = GLOBAL(FE1_outclock1);
JB4_q[5]_write_address = WR_ADDR(N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04, N1L14);
JB4_q[5]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB4_q[5] = MEMORY_SEGMENT(JB4_q[5]_data_in, JB4_q[5]_write_enable, JB4_q[5]_clock_0, JB4_q[5]_clock_1, , , , , VCC, JB4_q[5]_write_address, JB4_q[5]_read_address);


--Y1L269 is slaveregister:slaveregister_inst|reg_rdata~9025
--operation mode is normal

Y1L269 = Y1L898 & C1_reg_address[13] & Y1L249 & JB4_q[5];


--J1_atwd0_timestamp[37] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[37]
--operation mode is normal

J1_atwd0_timestamp[37]_lut_out = BB33_sload_path[37];
J1_atwd0_timestamp[37] = DFFE(J1_atwd0_timestamp[37]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1L473 is slaveregister:slaveregister_inst|Mux~15065
--operation mode is normal

Y1L473 = J1_atwd0_timestamp[37] & C1_reg_address[6] & !C1_reg_address[5];


--Y1_command_2_local[5] is slaveregister:slaveregister_inst|command_2_local[5]
--operation mode is normal

Y1_command_2_local[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_command_2_local[5] = DFFE(Y1_command_2_local[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L296 is slaveregister:slaveregister_inst|Mux~24818
--operation mode is normal

Y1L296 = C1_reg_address[6] & Y1_rx_dpr_radr_local[5] & C1_reg_address[5] # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_2_local[5];


--J1_atwd0_timestamp[5] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[5]
--operation mode is normal

J1_atwd0_timestamp[5]_lut_out = BB33_sload_path[5];
J1_atwd0_timestamp[5] = DFFE(J1_atwd0_timestamp[5]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_3_local[5] is slaveregister:slaveregister_inst|command_3_local[5]
--operation mode is normal

Y1_command_3_local[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_command_3_local[5] = DFFE(Y1_command_3_local[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[5] is slaveregister:slaveregister_inst|command_1_local[5]
--operation mode is normal

Y1_command_1_local[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_command_1_local[5] = DFFE(Y1_command_1_local[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1L315 is slaveregister:slaveregister_inst|Mux~15544
--operation mode is normal

Y1L315 = C1_reg_address[5] & (C1_reg_address[6] # Y1_command_3_local[5]) # !C1_reg_address[5] & !C1_reg_address[6] & Y1_command_1_local[5];


--Y1_command_5_local[5] is slaveregister:slaveregister_inst|command_5_local[5]
--operation mode is normal

Y1_command_5_local[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_command_5_local[5] = DFFE(Y1_command_5_local[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L415 is slaveregister:slaveregister_inst|Mux~15545
--operation mode is normal

Y1L415 = Y1L315 & (Y1_command_5_local[5] # !C1_reg_address[6]) # !Y1L315 & J1_atwd0_timestamp[5] & C1_reg_address[6];


--Y1L115 is slaveregister:slaveregister_inst|Mux~15542
--operation mode is normal

Y1L115 = C1_reg_address[4] & (C1_reg_address[2] # Y1L296) # !C1_reg_address[4] & !C1_reg_address[2] & Y1L415;


--BB4_sload_path[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

BB4_sload_path[5]_lut_out = BB4_sload_path[5] $ BB4L11;
BB4_sload_path[5] = DFFE(BB4_sload_path[5]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--BB4L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

BB4L31 = CARRY(!BB4L11 # !BB4_sload_path[5]);


--Y1L396 is slaveregister:slaveregister_inst|Mux~24819
--operation mode is normal

Y1L396 = C1_reg_address[5] & (C1_reg_address[6] & BB7_q[5] # !C1_reg_address[6] & BB4_sload_path[5]);


--Y1L215 is slaveregister:slaveregister_inst|Mux~15543
--operation mode is normal

Y1L215 = Y1L115 & (Y1L396 # !C1_reg_address[2]) # !Y1L115 & Y1L473 & C1_reg_address[2];


--Q1_multiSPEcnt[5] is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[5]
--operation mode is normal

Q1_multiSPEcnt[5]_lut_out = BB03_sload_path[5];
Q1_multiSPEcnt[5] = DFFE(Q1_multiSPEcnt[5]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--BB33_sload_path[37] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[37]
--operation mode is arithmetic

BB33_sload_path[37]_lut_out = BB33_sload_path[37] $ BB33L57;
BB33_sload_path[37] = DFFE(BB33_sload_path[37]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L77 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[37]~COUT
--operation mode is arithmetic

BB33L77 = CARRY(!BB33L57 # !BB33_sload_path[37]);


--Y1L496 is slaveregister:slaveregister_inst|Mux~24820
--operation mode is normal

Y1L496 = C1_reg_address[6] & BB33_sload_path[37] & !C1_reg_address[5] # !C1_reg_address[6] & Q1_multiSPEcnt[5] & C1_reg_address[5];


--J1_atwd1_timestamp[5] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[5]
--operation mode is normal

J1_atwd1_timestamp[5]_lut_out = BB33_sload_path[5];
J1_atwd1_timestamp[5] = DFFE(J1_atwd1_timestamp[5]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1_com_ctrl_local[5] is slaveregister:slaveregister_inst|com_ctrl_local[5]
--operation mode is normal

Y1_com_ctrl_local[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_com_ctrl_local[5] = DFFE(Y1_com_ctrl_local[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--P1_oneSPEcnt[5] is hit_counter:inst_hit_counter|oneSPEcnt[5]
--operation mode is normal

P1_oneSPEcnt[5]_lut_out = BB92_sload_path[5];
P1_oneSPEcnt[5] = DFFE(P1_oneSPEcnt[5]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L705 is slaveregister:slaveregister_inst|Mux~15538
--operation mode is normal

Y1L705 = C1_reg_address[5] & (C1_reg_address[6] # Y1_com_ctrl_local[5]) # !C1_reg_address[5] & !C1_reg_address[6] & P1_oneSPEcnt[5];


--Y1L805 is slaveregister:slaveregister_inst|Mux~15539
--operation mode is normal

Y1L805 = Y1L705 & (Y1_tx_dpr_wadr_local[5] # !C1_reg_address[6]) # !Y1L705 & J1_atwd1_timestamp[5] & C1_reg_address[6];


--Q1_oneSPEcnt[5] is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[5]
--operation mode is normal

Q1_oneSPEcnt[5]_lut_out = BB13_sload_path[5];
Q1_oneSPEcnt[5] = DFFE(Q1_oneSPEcnt[5]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--BB33_sload_path[5] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

BB33_sload_path[5]_lut_out = BB33_sload_path[5] $ BB33L11;
BB33_sload_path[5] = DFFE(BB33_sload_path[5]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L31 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

BB33L31 = CARRY(!BB33L11 # !BB33_sload_path[5]);


--Y1_command_0_local[5] is slaveregister:slaveregister_inst|command_0_local[5]
--operation mode is normal

Y1_command_0_local[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_command_0_local[5] = DFFE(Y1_command_0_local[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L505 is slaveregister:slaveregister_inst|Mux~15536
--operation mode is normal

Y1L505 = C1_reg_address[6] & (C1_reg_address[5] # BB33_sload_path[5]) # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_0_local[5];


--Y1_command_4_local[5] is slaveregister:slaveregister_inst|command_4_local[5]
--operation mode is normal

Y1_command_4_local[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_command_4_local[5] = DFFE(Y1_command_4_local[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--Y1L605 is slaveregister:slaveregister_inst|Mux~15537
--operation mode is normal

Y1L605 = Y1L505 & (Y1_command_4_local[5] # !C1_reg_address[5]) # !Y1L505 & Q1_oneSPEcnt[5] & C1_reg_address[5];


--Y1L305 is slaveregister:slaveregister_inst|Mux~15534
--operation mode is normal

Y1L305 = C1_reg_address[4] & (C1_reg_address[2] # Y1L805) # !C1_reg_address[4] & !C1_reg_address[2] & Y1L605;


--RB1L121 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~555
--operation mode is normal

RB1L121 = RB1L53 & (RB1L911 # RB1L021) # !RB1L53 & !RB1L29 & (RB1L911 # RB1L021);


--J1_atwd1_timestamp[37] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[37]
--operation mode is normal

J1_atwd1_timestamp[37]_lut_out = BB33_sload_path[37];
J1_atwd1_timestamp[37] = DFFE(J1_atwd1_timestamp[37]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_multiSPEcnt[5] is hit_counter:inst_hit_counter|multiSPEcnt[5]
--operation mode is normal

P1_multiSPEcnt[5]_lut_out = BB82_sload_path[5];
P1_multiSPEcnt[5] = DFFE(P1_multiSPEcnt[5]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L905 is slaveregister:slaveregister_inst|Mux~15540
--operation mode is normal

Y1L905 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd1_timestamp[37]) # !C1_reg_address[6] & !C1_reg_address[5] & P1_multiSPEcnt[5];


--Y1L015 is slaveregister:slaveregister_inst|Mux~15541
--operation mode is normal

Y1L015 = Y1L905 & (MB1_inst16[5] # !C1_reg_address[5]) # !Y1L905 & RB1L121 & C1_reg_address[5];


--Y1L405 is slaveregister:slaveregister_inst|Mux~15535
--operation mode is normal

Y1L405 = Y1L305 & (Y1L015 # !C1_reg_address[2]) # !Y1L305 & Y1L496 & C1_reg_address[2];


--Y1L596 is slaveregister:slaveregister_inst|Mux~24821
--operation mode is normal

Y1L596 = !C1_reg_address[7] & (C1_reg_address[3] & Y1L215 # !C1_reg_address[3] & Y1L405);


--JB1_q[5] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
JB1_q[5]_data_in = D1L6;
JB1_q[5]_write_enable = D1L82;
JB1_q[5]_clock_0 = GLOBAL(FE1_outclock1);
JB1_q[5]_clock_1 = GLOBAL(FE1_outclock1);
JB1_q[5]_write_address = WR_ADDR(D1L91, D1L02, D1L12, D1L22, D1L32, D1L42, D1L52, D1L62, D1L72);
JB1_q[5]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB1_q[5] = MEMORY_SEGMENT(JB1_q[5]_data_in, JB1_q[5]_write_enable, JB1_q[5]_clock_0, JB1_q[5]_clock_1, , , , , VCC, JB1_q[5]_write_address, JB1_q[5]_read_address);


--Y1L136 is slaveregister:slaveregister_inst|Mux~15662
--operation mode is normal

Y1L136 = C1_reg_address[14] & (C1_reg_address[12] # JB1_q[5]) # !C1_reg_address[14] & !C1_reg_address[12] & JE1_q[5];


--JB2_q[5] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
JB2_q[5]_data_in = D2L6;
JB2_q[5]_write_enable = D2L82;
JB2_q[5]_clock_0 = GLOBAL(FE1_outclock1);
JB2_q[5]_clock_1 = GLOBAL(FE1_outclock1);
JB2_q[5]_write_address = WR_ADDR(D2L91, D2L02, D2L12, D2L22, D2L32, D2L42, D2L52, D2L62, D2L72);
JB2_q[5]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB2_q[5] = MEMORY_SEGMENT(JB2_q[5]_data_in, JB2_q[5]_write_enable, JB2_q[5]_clock_0, JB2_q[5]_clock_1, , , , , VCC, JB2_q[5]_write_address, JB2_q[5]_read_address);


--Y1L236 is slaveregister:slaveregister_inst|Mux~15663
--operation mode is normal

Y1L236 = Y1L136 & (JB2_q[5] # !C1_reg_address[12]) # !Y1L136 & Y1L596 & C1_reg_address[12];


--JB4_q[6] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
JB4_q[6]_data_in = N1L7;
JB4_q[6]_write_enable = N1L34;
JB4_q[6]_clock_0 = GLOBAL(FE1_outclock1);
JB4_q[6]_clock_1 = GLOBAL(FE1_outclock1);
JB4_q[6]_write_address = WR_ADDR(N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04, N1L14);
JB4_q[6]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB4_q[6] = MEMORY_SEGMENT(JB4_q[6]_data_in, JB4_q[6]_write_enable, JB4_q[6]_clock_0, JB4_q[6]_clock_1, , , , , VCC, JB4_q[6]_write_address, JB4_q[6]_read_address);


--Y1L369 is slaveregister:slaveregister_inst|reg_rdata~9027
--operation mode is normal

Y1L369 = Y1L898 & C1_reg_address[13] & Y1L249 & JB4_q[6];


--JB1_q[6] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
JB1_q[6]_data_in = D1L7;
JB1_q[6]_write_enable = D1L82;
JB1_q[6]_clock_0 = GLOBAL(FE1_outclock1);
JB1_q[6]_clock_1 = GLOBAL(FE1_outclock1);
JB1_q[6]_write_address = WR_ADDR(D1L91, D1L02, D1L12, D1L22, D1L32, D1L42, D1L52, D1L62, D1L72);
JB1_q[6]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB1_q[6] = MEMORY_SEGMENT(JB1_q[6]_data_in, JB1_q[6]_write_enable, JB1_q[6]_clock_0, JB1_q[6]_clock_1, , , , , VCC, JB1_q[6]_write_address, JB1_q[6]_read_address);


--J1_atwd0_timestamp[38] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[38]
--operation mode is normal

J1_atwd0_timestamp[38]_lut_out = BB33_sload_path[38];
J1_atwd0_timestamp[38] = DFFE(J1_atwd0_timestamp[38]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1L573 is slaveregister:slaveregister_inst|Mux~15068
--operation mode is normal

Y1L573 = J1_atwd0_timestamp[38] & C1_reg_address[6] & !C1_reg_address[5];


--Y1_rx_dpr_radr_local[6] is slaveregister:slaveregister_inst|rx_dpr_radr_local[6]
--operation mode is normal

Y1_rx_dpr_radr_local[6]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[6] # !Y1L1601 & Y1_rx_dpr_radr_local[6]);
Y1_rx_dpr_radr_local[6] = DFFE(Y1_rx_dpr_radr_local[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_command_2_local[6] is slaveregister:slaveregister_inst|command_2_local[6]
--operation mode is normal

Y1_command_2_local[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_command_2_local[6] = DFFE(Y1_command_2_local[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L696 is slaveregister:slaveregister_inst|Mux~24822
--operation mode is normal

Y1L696 = C1_reg_address[6] & Y1_rx_dpr_radr_local[6] & C1_reg_address[5] # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_2_local[6];


--J1_atwd0_timestamp[6] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[6]
--operation mode is normal

J1_atwd0_timestamp[6]_lut_out = BB33_sload_path[6];
J1_atwd0_timestamp[6] = DFFE(J1_atwd0_timestamp[6]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_3_local[6] is slaveregister:slaveregister_inst|command_3_local[6]
--operation mode is normal

Y1_command_3_local[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_command_3_local[6] = DFFE(Y1_command_3_local[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[6] is slaveregister:slaveregister_inst|command_1_local[6]
--operation mode is normal

Y1_command_1_local[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_command_1_local[6] = DFFE(Y1_command_1_local[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1L525 is slaveregister:slaveregister_inst|Mux~15556
--operation mode is normal

Y1L525 = C1_reg_address[5] & (C1_reg_address[6] # Y1_command_3_local[6]) # !C1_reg_address[5] & !C1_reg_address[6] & Y1_command_1_local[6];


--Y1_command_5_local[6] is slaveregister:slaveregister_inst|command_5_local[6]
--operation mode is normal

Y1_command_5_local[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_command_5_local[6] = DFFE(Y1_command_5_local[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L625 is slaveregister:slaveregister_inst|Mux~15557
--operation mode is normal

Y1L625 = Y1L525 & (Y1_command_5_local[6] # !C1_reg_address[6]) # !Y1L525 & J1_atwd0_timestamp[6] & C1_reg_address[6];


--Y1L325 is slaveregister:slaveregister_inst|Mux~15554
--operation mode is normal

Y1L325 = C1_reg_address[4] & (C1_reg_address[2] # Y1L696) # !C1_reg_address[4] & !C1_reg_address[2] & Y1L625;


--BB4_sload_path[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

BB4_sload_path[6]_lut_out = BB4_sload_path[6] $ !BB4L31;
BB4_sload_path[6] = DFFE(BB4_sload_path[6]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--BB4L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

BB4L51 = CARRY(BB4_sload_path[6] & !BB4L31);


--Y1L796 is slaveregister:slaveregister_inst|Mux~24823
--operation mode is normal

Y1L796 = C1_reg_address[5] & (C1_reg_address[6] & BB7_q[6] # !C1_reg_address[6] & BB4_sload_path[6]);


--Y1L425 is slaveregister:slaveregister_inst|Mux~15555
--operation mode is normal

Y1L425 = Y1L325 & (Y1L796 # !C1_reg_address[2]) # !Y1L325 & Y1L573 & C1_reg_address[2];


--Q1_multiSPEcnt[6] is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[6]
--operation mode is normal

Q1_multiSPEcnt[6]_lut_out = BB03_sload_path[6];
Q1_multiSPEcnt[6] = DFFE(Q1_multiSPEcnt[6]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--BB33_sload_path[38] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[38]
--operation mode is arithmetic

BB33_sload_path[38]_lut_out = BB33_sload_path[38] $ !BB33L77;
BB33_sload_path[38] = DFFE(BB33_sload_path[38]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L97 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[38]~COUT
--operation mode is arithmetic

BB33L97 = CARRY(BB33_sload_path[38] & !BB33L77);


--Y1L896 is slaveregister:slaveregister_inst|Mux~24824
--operation mode is normal

Y1L896 = C1_reg_address[6] & BB33_sload_path[38] & !C1_reg_address[5] # !C1_reg_address[6] & Q1_multiSPEcnt[6] & C1_reg_address[5];


--J1_atwd1_timestamp[6] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[6]
--operation mode is normal

J1_atwd1_timestamp[6]_lut_out = BB33_sload_path[6];
J1_atwd1_timestamp[6] = DFFE(J1_atwd1_timestamp[6]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1_com_ctrl_local[6] is slaveregister:slaveregister_inst|com_ctrl_local[6]
--operation mode is normal

Y1_com_ctrl_local[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_com_ctrl_local[6] = DFFE(Y1_com_ctrl_local[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--P1_oneSPEcnt[6] is hit_counter:inst_hit_counter|oneSPEcnt[6]
--operation mode is normal

P1_oneSPEcnt[6]_lut_out = BB92_sload_path[6];
P1_oneSPEcnt[6] = DFFE(P1_oneSPEcnt[6]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L915 is slaveregister:slaveregister_inst|Mux~15550
--operation mode is normal

Y1L915 = C1_reg_address[5] & (C1_reg_address[6] # Y1_com_ctrl_local[6]) # !C1_reg_address[5] & !C1_reg_address[6] & P1_oneSPEcnt[6];


--Y1_tx_dpr_wadr_local[6] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[6]
--operation mode is normal

Y1_tx_dpr_wadr_local[6]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[6] # !Y1L6311 & Y1_tx_dpr_wadr_local[6]);
Y1_tx_dpr_wadr_local[6] = DFFE(Y1_tx_dpr_wadr_local[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L025 is slaveregister:slaveregister_inst|Mux~15551
--operation mode is normal

Y1L025 = Y1L915 & (Y1_tx_dpr_wadr_local[6] # !C1_reg_address[6]) # !Y1L915 & J1_atwd1_timestamp[6] & C1_reg_address[6];


--Q1_oneSPEcnt[6] is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[6]
--operation mode is normal

Q1_oneSPEcnt[6]_lut_out = BB13_sload_path[6];
Q1_oneSPEcnt[6] = DFFE(Q1_oneSPEcnt[6]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--BB33_sload_path[6] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

BB33_sload_path[6]_lut_out = BB33_sload_path[6] $ !BB33L31;
BB33_sload_path[6] = DFFE(BB33_sload_path[6]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L51 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

BB33L51 = CARRY(BB33_sload_path[6] & !BB33L31);


--Y1_command_0_local[6] is slaveregister:slaveregister_inst|command_0_local[6]
--operation mode is normal

Y1_command_0_local[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_command_0_local[6] = DFFE(Y1_command_0_local[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L715 is slaveregister:slaveregister_inst|Mux~15548
--operation mode is normal

Y1L715 = C1_reg_address[6] & (C1_reg_address[5] # BB33_sload_path[6]) # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_0_local[6];


--Y1_command_4_local[6] is slaveregister:slaveregister_inst|command_4_local[6]
--operation mode is normal

Y1_command_4_local[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_command_4_local[6] = DFFE(Y1_command_4_local[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--Y1L815 is slaveregister:slaveregister_inst|Mux~15549
--operation mode is normal

Y1L815 = Y1L715 & (Y1_command_4_local[6] # !C1_reg_address[5]) # !Y1L715 & Q1_oneSPEcnt[6] & C1_reg_address[5];


--Y1L515 is slaveregister:slaveregister_inst|Mux~15546
--operation mode is normal

Y1L515 = C1_reg_address[4] & (C1_reg_address[2] # Y1L025) # !C1_reg_address[4] & !C1_reg_address[2] & Y1L815;


--KB1_COM_ON is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON
--operation mode is normal

KB1_COM_ON_lut_out = !NB1_RES & (KB1L02 # KB1L12 & KB1_COM_OFF);
KB1_COM_ON = DFFE(KB1_COM_ON_lut_out, GLOBAL(FE1_outclock0), , , );


--J1_atwd1_timestamp[38] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[38]
--operation mode is normal

J1_atwd1_timestamp[38]_lut_out = BB33_sload_path[38];
J1_atwd1_timestamp[38] = DFFE(J1_atwd1_timestamp[38]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_multiSPEcnt[6] is hit_counter:inst_hit_counter|multiSPEcnt[6]
--operation mode is normal

P1_multiSPEcnt[6]_lut_out = BB82_sload_path[6];
P1_multiSPEcnt[6] = DFFE(P1_multiSPEcnt[6]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L125 is slaveregister:slaveregister_inst|Mux~15552
--operation mode is normal

Y1L125 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd1_timestamp[38]) # !C1_reg_address[6] & !C1_reg_address[5] & P1_multiSPEcnt[6];


--MB1_inst16[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[6]
--operation mode is normal

MB1_inst16[6]_lut_out = BB71_q[6];
MB1_inst16[6] = DFFE(MB1_inst16[6]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L225 is slaveregister:slaveregister_inst|Mux~15553
--operation mode is normal

Y1L225 = Y1L125 & (MB1_inst16[6] # !C1_reg_address[5]) # !Y1L125 & KB1_COM_ON & C1_reg_address[5];


--Y1L615 is slaveregister:slaveregister_inst|Mux~15547
--operation mode is normal

Y1L615 = Y1L515 & (Y1L225 # !C1_reg_address[2]) # !Y1L515 & Y1L896 & C1_reg_address[2];


--Y1L996 is slaveregister:slaveregister_inst|Mux~24825
--operation mode is normal

Y1L996 = !C1_reg_address[7] & (C1_reg_address[3] & Y1L425 # !C1_reg_address[3] & Y1L615);


--JE1_q[6] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6]
JE1_q[6]_write_address = WR_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[6]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[6] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[6]_write_address, JE1_q[6]_read_address);


--Y1L336 is slaveregister:slaveregister_inst|Mux~15664
--operation mode is normal

Y1L336 = C1_reg_address[12] & (C1_reg_address[14] # Y1L996) # !C1_reg_address[12] & !C1_reg_address[14] & JE1_q[6];


--JB2_q[6] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
JB2_q[6]_data_in = D2L7;
JB2_q[6]_write_enable = D2L82;
JB2_q[6]_clock_0 = GLOBAL(FE1_outclock1);
JB2_q[6]_clock_1 = GLOBAL(FE1_outclock1);
JB2_q[6]_write_address = WR_ADDR(D2L91, D2L02, D2L12, D2L22, D2L32, D2L42, D2L52, D2L62, D2L72);
JB2_q[6]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB2_q[6] = MEMORY_SEGMENT(JB2_q[6]_data_in, JB2_q[6]_write_enable, JB2_q[6]_clock_0, JB2_q[6]_clock_1, , , , , VCC, JB2_q[6]_write_address, JB2_q[6]_read_address);


--Y1L436 is slaveregister:slaveregister_inst|Mux~15665
--operation mode is normal

Y1L436 = Y1L336 & (JB2_q[6] # !C1_reg_address[14]) # !Y1L336 & JB1_q[6] & C1_reg_address[14];


--JE1_q[7] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7]
JE1_q[7]_write_address = WR_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[7]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[7] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[7]_write_address, JE1_q[7]_read_address);


--Y1L007 is slaveregister:slaveregister_inst|Mux~24826
--operation mode is normal

Y1L007 = JE1_q[7] & !C1_reg_address[10];


--Y1_rx_dpr_radr_local[7] is slaveregister:slaveregister_inst|rx_dpr_radr_local[7]
--operation mode is normal

Y1_rx_dpr_radr_local[7]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[7] # !Y1L1601 & Y1_rx_dpr_radr_local[7]);
Y1_rx_dpr_radr_local[7] = DFFE(Y1_rx_dpr_radr_local[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L107 is slaveregister:slaveregister_inst|Mux~24827
--operation mode is normal

Y1L107 = Y1L566 & Y1_rx_dpr_radr_local[7] & C1_reg_address[4] & !C1_reg_address[5];


--Y1L207 is slaveregister:slaveregister_inst|Mux~24828
--operation mode is normal

Y1L207 = C1_reg_address[4] & Y1L939 & Y1L666 & BB7_q[7];


--Y1_tx_dpr_wadr_local[7] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[7]
--operation mode is normal

Y1_tx_dpr_wadr_local[7]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[7] # !Y1L6311 & Y1_tx_dpr_wadr_local[7]);
Y1_tx_dpr_wadr_local[7] = DFFE(Y1_tx_dpr_wadr_local[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L307 is slaveregister:slaveregister_inst|Mux~24829
--operation mode is normal

Y1L307 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[7] & !C1_reg_address[4];


--MB1_inst16[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[7]
--operation mode is normal

MB1_inst16[7]_lut_out = BB71_q[7];
MB1_inst16[7] = DFFE(MB1_inst16[7]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L407 is slaveregister:slaveregister_inst|Mux~24830
--operation mode is normal

Y1L407 = Y1L551 & MB1_inst16[7] & Y1L866 & !C1_reg_address[4];


--Y1L507 is slaveregister:slaveregister_inst|Mux~24831
--operation mode is normal

Y1L507 = Y1L107 # Y1L207 # Y1L307 # Y1L407;


--Y1L469 is slaveregister:slaveregister_inst|reg_rdata~9029
--operation mode is normal

Y1L469 = Y1L549 & (Y1L007 # Y1L839 & Y1L507);


--JB4_q[7] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
JB4_q[7]_data_in = N1L8;
JB4_q[7]_write_enable = N1L34;
JB4_q[7]_clock_0 = GLOBAL(FE1_outclock1);
JB4_q[7]_clock_1 = GLOBAL(FE1_outclock1);
JB4_q[7]_write_address = WR_ADDR(N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04, N1L14);
JB4_q[7]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB4_q[7] = MEMORY_SEGMENT(JB4_q[7]_data_in, JB4_q[7]_write_enable, JB4_q[7]_clock_0, JB4_q[7]_clock_1, , , , , VCC, JB4_q[7]_write_address, JB4_q[7]_read_address);


--Y1L569 is slaveregister:slaveregister_inst|reg_rdata~9030
--operation mode is normal

Y1L569 = Y1L898 & C1_reg_address[13] & Y1L249 & JB4_q[7];


--J1_atwd1_timestamp[39] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[39]
--operation mode is normal

J1_atwd1_timestamp[39]_lut_out = BB33_sload_path[39];
J1_atwd1_timestamp[39] = DFFE(J1_atwd1_timestamp[39]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_multiSPEcnt[7] is hit_counter:inst_hit_counter|multiSPEcnt[7]
--operation mode is normal

P1_multiSPEcnt[7]_lut_out = BB82_sload_path[7];
P1_multiSPEcnt[7] = DFFE(P1_multiSPEcnt[7]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L607 is slaveregister:slaveregister_inst|Mux~24832
--operation mode is normal

Y1L607 = J1_atwd1_timestamp[39] & (P1_multiSPEcnt[7] # C1_reg_address[6]) # !J1_atwd1_timestamp[39] & P1_multiSPEcnt[7] & !C1_reg_address[6];


--Y1L707 is slaveregister:slaveregister_inst|Mux~24833
--operation mode is normal

Y1L707 = C1_reg_address[5] & MB1_inst16[7] & C1_reg_address[6] # !C1_reg_address[5] & Y1L607;


--J1_atwd0_timestamp[39] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[39]
--operation mode is normal

J1_atwd0_timestamp[39]_lut_out = BB33_sload_path[39];
J1_atwd0_timestamp[39] = DFFE(J1_atwd0_timestamp[39]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1L673 is slaveregister:slaveregister_inst|Mux~15071
--operation mode is normal

Y1L673 = J1_atwd0_timestamp[39] & C1_reg_address[6] & !C1_reg_address[5];


--BB33_sload_path[39] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[39]
--operation mode is arithmetic

BB33_sload_path[39]_lut_out = BB33_sload_path[39] $ BB33L97;
BB33_sload_path[39] = DFFE(BB33_sload_path[39]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L18 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[39]~COUT
--operation mode is arithmetic

BB33L18 = CARRY(!BB33L97 # !BB33_sload_path[39]);


--Q1_multiSPEcnt[7] is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[7]
--operation mode is normal

Q1_multiSPEcnt[7]_lut_out = BB03_sload_path[7];
Q1_multiSPEcnt[7] = DFFE(Q1_multiSPEcnt[7]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1L807 is slaveregister:slaveregister_inst|Mux~24834
--operation mode is normal

Y1L807 = C1_reg_address[5] & Q1_multiSPEcnt[7] & !C1_reg_address[6] # !C1_reg_address[5] & BB33_sload_path[39] & C1_reg_address[6];


--Y1L535 is slaveregister:slaveregister_inst|Mux~15566
--operation mode is normal

Y1L535 = C1_reg_address[3] & (C1_reg_address[4] # Y1L673) # !C1_reg_address[3] & !C1_reg_address[4] & Y1L807;


--BB4_sload_path[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

BB4_sload_path[7]_lut_out = BB4_sload_path[7] $ BB4L51;
BB4_sload_path[7] = DFFE(BB4_sload_path[7]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--BB4L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

BB4L71 = CARRY(!BB4L51 # !BB4_sload_path[7]);


--Y1L907 is slaveregister:slaveregister_inst|Mux~24835
--operation mode is normal

Y1L907 = C1_reg_address[5] & (C1_reg_address[6] & BB7_q[7] # !C1_reg_address[6] & BB4_sload_path[7]);


--Y1L635 is slaveregister:slaveregister_inst|Mux~15567
--operation mode is normal

Y1L635 = Y1L535 & (Y1L907 # !C1_reg_address[4]) # !Y1L535 & Y1L707 & C1_reg_address[4];


--J1_atwd1_timestamp[7] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[7]
--operation mode is normal

J1_atwd1_timestamp[7]_lut_out = BB33_sload_path[7];
J1_atwd1_timestamp[7] = DFFE(J1_atwd1_timestamp[7]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1_com_ctrl_local[7] is slaveregister:slaveregister_inst|com_ctrl_local[7]
--operation mode is normal

Y1_com_ctrl_local[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_com_ctrl_local[7] = DFFE(Y1_com_ctrl_local[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--P1_oneSPEcnt[7] is hit_counter:inst_hit_counter|oneSPEcnt[7]
--operation mode is normal

P1_oneSPEcnt[7]_lut_out = BB92_sload_path[7];
P1_oneSPEcnt[7] = DFFE(P1_oneSPEcnt[7]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L335 is slaveregister:slaveregister_inst|Mux~15564
--operation mode is normal

Y1L335 = C1_reg_address[5] & (C1_reg_address[6] # Y1_com_ctrl_local[7]) # !C1_reg_address[5] & !C1_reg_address[6] & P1_oneSPEcnt[7];


--Y1L435 is slaveregister:slaveregister_inst|Mux~15565
--operation mode is normal

Y1L435 = Y1L335 & (Y1_tx_dpr_wadr_local[7] # !C1_reg_address[6]) # !Y1L335 & J1_atwd1_timestamp[7] & C1_reg_address[6];


--Y1_command_3_local[7] is slaveregister:slaveregister_inst|command_3_local[7]
--operation mode is normal

Y1_command_3_local[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_command_3_local[7] = DFFE(Y1_command_3_local[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--J1_atwd0_timestamp[7] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[7]
--operation mode is normal

J1_atwd0_timestamp[7]_lut_out = BB33_sload_path[7];
J1_atwd0_timestamp[7] = DFFE(J1_atwd0_timestamp[7]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_1_local[7] is slaveregister:slaveregister_inst|command_1_local[7]
--operation mode is normal

Y1_command_1_local[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_command_1_local[7] = DFFE(Y1_command_1_local[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1L135 is slaveregister:slaveregister_inst|Mux~15562
--operation mode is normal

Y1L135 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd0_timestamp[7]) # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_1_local[7];


--Y1_command_5_local[7] is slaveregister:slaveregister_inst|command_5_local[7]
--operation mode is normal

Y1_command_5_local[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_command_5_local[7] = DFFE(Y1_command_5_local[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L235 is slaveregister:slaveregister_inst|Mux~15563
--operation mode is normal

Y1L235 = Y1L135 & (Y1_command_5_local[7] # !C1_reg_address[5]) # !Y1L135 & Y1_command_3_local[7] & C1_reg_address[5];


--Q1_oneSPEcnt[7] is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[7]
--operation mode is normal

Q1_oneSPEcnt[7]_lut_out = BB13_sload_path[7];
Q1_oneSPEcnt[7] = DFFE(Q1_oneSPEcnt[7]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--BB33_sload_path[7] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

BB33_sload_path[7]_lut_out = BB33_sload_path[7] $ BB33L51;
BB33_sload_path[7] = DFFE(BB33_sload_path[7]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L71 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

BB33L71 = CARRY(!BB33L51 # !BB33_sload_path[7]);


--Y1_command_0_local[7] is slaveregister:slaveregister_inst|command_0_local[7]
--operation mode is normal

Y1_command_0_local[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_command_0_local[7] = DFFE(Y1_command_0_local[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L925 is slaveregister:slaveregister_inst|Mux~15560
--operation mode is normal

Y1L925 = C1_reg_address[6] & (C1_reg_address[5] # BB33_sload_path[7]) # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_0_local[7];


--Y1_command_4_local[7] is slaveregister:slaveregister_inst|command_4_local[7]
--operation mode is normal

Y1_command_4_local[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_command_4_local[7] = DFFE(Y1_command_4_local[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--Y1L035 is slaveregister:slaveregister_inst|Mux~15561
--operation mode is normal

Y1L035 = Y1L925 & (Y1_command_4_local[7] # !C1_reg_address[5]) # !Y1L925 & Q1_oneSPEcnt[7] & C1_reg_address[5];


--Y1L725 is slaveregister:slaveregister_inst|Mux~15558
--operation mode is normal

Y1L725 = C1_reg_address[3] & (C1_reg_address[4] # Y1L235) # !C1_reg_address[3] & !C1_reg_address[4] & Y1L035;


--Y1_command_2_local[7] is slaveregister:slaveregister_inst|command_2_local[7]
--operation mode is normal

Y1_command_2_local[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_command_2_local[7] = DFFE(Y1_command_2_local[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L017 is slaveregister:slaveregister_inst|Mux~24836
--operation mode is normal

Y1L017 = C1_reg_address[6] & Y1_rx_dpr_radr_local[7] & C1_reg_address[5] # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_2_local[7];


--Y1L825 is slaveregister:slaveregister_inst|Mux~15559
--operation mode is normal

Y1L825 = Y1L725 & (Y1L017 # !C1_reg_address[4]) # !Y1L725 & Y1L435 & C1_reg_address[4];


--Y1L117 is slaveregister:slaveregister_inst|Mux~24837
--operation mode is normal

Y1L117 = !C1_reg_address[7] & (C1_reg_address[2] & Y1L635 # !C1_reg_address[2] & Y1L825);


--JB1_q[7] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
JB1_q[7]_data_in = D1L8;
JB1_q[7]_write_enable = D1L82;
JB1_q[7]_clock_0 = GLOBAL(FE1_outclock1);
JB1_q[7]_clock_1 = GLOBAL(FE1_outclock1);
JB1_q[7]_write_address = WR_ADDR(D1L91, D1L02, D1L12, D1L22, D1L32, D1L42, D1L52, D1L62, D1L72);
JB1_q[7]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB1_q[7] = MEMORY_SEGMENT(JB1_q[7]_data_in, JB1_q[7]_write_enable, JB1_q[7]_clock_0, JB1_q[7]_clock_1, , , , , VCC, JB1_q[7]_write_address, JB1_q[7]_read_address);


--Y1L536 is slaveregister:slaveregister_inst|Mux~15666
--operation mode is normal

Y1L536 = C1_reg_address[14] & (C1_reg_address[12] # JB1_q[7]) # !C1_reg_address[14] & !C1_reg_address[12] & JE1_q[7];


--JB2_q[7] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
JB2_q[7]_data_in = D2L8;
JB2_q[7]_write_enable = D2L82;
JB2_q[7]_clock_0 = GLOBAL(FE1_outclock1);
JB2_q[7]_clock_1 = GLOBAL(FE1_outclock1);
JB2_q[7]_write_address = WR_ADDR(D2L91, D2L02, D2L12, D2L22, D2L32, D2L42, D2L52, D2L62, D2L72);
JB2_q[7]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB2_q[7] = MEMORY_SEGMENT(JB2_q[7]_data_in, JB2_q[7]_write_enable, JB2_q[7]_clock_0, JB2_q[7]_clock_1, , , , , VCC, JB2_q[7]_write_address, JB2_q[7]_read_address);


--Y1L636 is slaveregister:slaveregister_inst|Mux~15667
--operation mode is normal

Y1L636 = Y1L536 & (JB2_q[7] # !C1_reg_address[12]) # !Y1L536 & Y1L117 & C1_reg_address[12];


--JE1_q[8] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8]
JE1_q[8]_write_address = WR_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[8]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[8] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[8]_write_address, JE1_q[8]_read_address);


--Y1L217 is slaveregister:slaveregister_inst|Mux~24838
--operation mode is normal

Y1L217 = JE1_q[8] & !C1_reg_address[10];


--Y1_rx_dpr_radr_local[8] is slaveregister:slaveregister_inst|rx_dpr_radr_local[8]
--operation mode is normal

Y1_rx_dpr_radr_local[8]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[8] # !Y1L1601 & Y1_rx_dpr_radr_local[8]);
Y1_rx_dpr_radr_local[8] = DFFE(Y1_rx_dpr_radr_local[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L317 is slaveregister:slaveregister_inst|Mux~24839
--operation mode is normal

Y1L317 = Y1L566 & Y1_rx_dpr_radr_local[8] & C1_reg_address[4] & !C1_reg_address[5];


--Y1L417 is slaveregister:slaveregister_inst|Mux~24840
--operation mode is normal

Y1L417 = C1_reg_address[4] & Y1L939 & Y1L666 & BB7_q[8];


--Y1_tx_dpr_wadr_local[8] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[8]
--operation mode is normal

Y1_tx_dpr_wadr_local[8]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[8] # !Y1L6311 & Y1_tx_dpr_wadr_local[8]);
Y1_tx_dpr_wadr_local[8] = DFFE(Y1_tx_dpr_wadr_local[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L517 is slaveregister:slaveregister_inst|Mux~24841
--operation mode is normal

Y1L517 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[8] & !C1_reg_address[4];


--MB1_inst16[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[8]
--operation mode is normal

MB1_inst16[8]_lut_out = BB71_q[8];
MB1_inst16[8] = DFFE(MB1_inst16[8]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L617 is slaveregister:slaveregister_inst|Mux~24842
--operation mode is normal

Y1L617 = Y1L551 & MB1_inst16[8] & Y1L866 & !C1_reg_address[4];


--Y1L717 is slaveregister:slaveregister_inst|Mux~24843
--operation mode is normal

Y1L717 = Y1L317 # Y1L417 # Y1L517 # Y1L617;


--Y1L669 is slaveregister:slaveregister_inst|reg_rdata~9032
--operation mode is normal

Y1L669 = Y1L549 & (Y1L217 # Y1L839 & Y1L717);


--JB4_q[8] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
JB4_q[8]_data_in = N1L9;
JB4_q[8]_write_enable = N1L34;
JB4_q[8]_clock_0 = GLOBAL(FE1_outclock1);
JB4_q[8]_clock_1 = GLOBAL(FE1_outclock1);
JB4_q[8]_write_address = WR_ADDR(N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04, N1L14);
JB4_q[8]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB4_q[8] = MEMORY_SEGMENT(JB4_q[8]_data_in, JB4_q[8]_write_enable, JB4_q[8]_clock_0, JB4_q[8]_clock_1, , , , , VCC, JB4_q[8]_write_address, JB4_q[8]_read_address);


--Y1L769 is slaveregister:slaveregister_inst|reg_rdata~9033
--operation mode is normal

Y1L769 = Y1L898 & C1_reg_address[13] & Y1L249 & JB4_q[8];


--JB1_q[8] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
JB1_q[8]_data_in = D1L9;
JB1_q[8]_write_enable = D1L82;
JB1_q[8]_clock_0 = GLOBAL(FE1_outclock1);
JB1_q[8]_clock_1 = GLOBAL(FE1_outclock1);
JB1_q[8]_write_address = WR_ADDR(D1L91, D1L02, D1L12, D1L22, D1L32, D1L42, D1L52, D1L62, D1L72);
JB1_q[8]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB1_q[8] = MEMORY_SEGMENT(JB1_q[8]_data_in, JB1_q[8]_write_enable, JB1_q[8]_clock_0, JB1_q[8]_clock_1, , , , , VCC, JB1_q[8]_write_address, JB1_q[8]_read_address);


--J1_atwd0_timestamp[40] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[40]
--operation mode is normal

J1_atwd0_timestamp[40]_lut_out = BB33_sload_path[40];
J1_atwd0_timestamp[40] = DFFE(J1_atwd0_timestamp[40]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1L773 is slaveregister:slaveregister_inst|Mux~15074
--operation mode is normal

Y1L773 = J1_atwd0_timestamp[40] & C1_reg_address[6] & !C1_reg_address[5];


--Y1_command_2_local[8] is slaveregister:slaveregister_inst|command_2_local[8]
--operation mode is normal

Y1_command_2_local[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_command_2_local[8] = DFFE(Y1_command_2_local[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L817 is slaveregister:slaveregister_inst|Mux~24844
--operation mode is normal

Y1L817 = C1_reg_address[6] & Y1_rx_dpr_radr_local[8] & C1_reg_address[5] # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_2_local[8];


--Y1_command_3_local[8] is slaveregister:slaveregister_inst|command_3_local[8]
--operation mode is normal

Y1_command_3_local[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_command_3_local[8] = DFFE(Y1_command_3_local[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--J1_atwd0_timestamp[8] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[8]
--operation mode is normal

J1_atwd0_timestamp[8]_lut_out = BB33_sload_path[8];
J1_atwd0_timestamp[8] = DFFE(J1_atwd0_timestamp[8]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_1_local[8] is slaveregister:slaveregister_inst|command_1_local[8]
--operation mode is normal

Y1_command_1_local[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_command_1_local[8] = DFFE(Y1_command_1_local[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1L745 is slaveregister:slaveregister_inst|Mux~15578
--operation mode is normal

Y1L745 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd0_timestamp[8]) # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_1_local[8];


--Y1_command_5_local[8] is slaveregister:slaveregister_inst|command_5_local[8]
--operation mode is normal

Y1_command_5_local[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_command_5_local[8] = DFFE(Y1_command_5_local[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L845 is slaveregister:slaveregister_inst|Mux~15579
--operation mode is normal

Y1L845 = Y1L745 & (Y1_command_5_local[8] # !C1_reg_address[5]) # !Y1L745 & Y1_command_3_local[8] & C1_reg_address[5];


--Y1L545 is slaveregister:slaveregister_inst|Mux~15576
--operation mode is normal

Y1L545 = C1_reg_address[4] & (C1_reg_address[2] # Y1L817) # !C1_reg_address[4] & !C1_reg_address[2] & Y1L845;


--BB4_sload_path[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

BB4_sload_path[8]_lut_out = BB4_sload_path[8] $ !BB4L71;
BB4_sload_path[8] = DFFE(BB4_sload_path[8]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--BB4L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

BB4L91 = CARRY(BB4_sload_path[8] & !BB4L71);


--Y1L917 is slaveregister:slaveregister_inst|Mux~24845
--operation mode is normal

Y1L917 = BB7_q[8] & (BB4_sload_path[8] # C1_reg_address[6]) # !BB7_q[8] & BB4_sload_path[8] & !C1_reg_address[6];


--K1_FF_down_a is coinc:inst_coinc|FF_down_a
--operation mode is normal

K1_FF_down_a_lut_out = VCC;
K1_FF_down_a = DFFE(K1_FF_down_a_lut_out, COINC_DOWN_A, Y1_command_2_local[12], , );


--Y1L027 is slaveregister:slaveregister_inst|Mux~24846
--operation mode is normal

Y1L027 = K1_FF_down_a & (COINC_DOWN_A # Y1_command_2_local[2]) # !K1_FF_down_a & COINC_DOWN_A & !Y1_command_2_local[2];


--Y1L127 is slaveregister:slaveregister_inst|Mux~24847
--operation mode is normal

Y1L127 = C1_reg_address[5] & Y1L917 # !C1_reg_address[5] & Y1L027 & !C1_reg_address[6];


--Y1L645 is slaveregister:slaveregister_inst|Mux~15577
--operation mode is normal

Y1L645 = Y1L545 & (Y1L127 # !C1_reg_address[2]) # !Y1L545 & Y1L773 & C1_reg_address[2];


--P1_multiSPEcnt[8] is hit_counter:inst_hit_counter|multiSPEcnt[8]
--operation mode is normal

P1_multiSPEcnt[8]_lut_out = BB82_sload_path[8];
P1_multiSPEcnt[8] = DFFE(P1_multiSPEcnt[8]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--BB33_sload_path[40] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[40]
--operation mode is arithmetic

BB33_sload_path[40]_lut_out = BB33_sload_path[40] $ !BB33L18;
BB33_sload_path[40] = DFFE(BB33_sload_path[40]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L38 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[40]~COUT
--operation mode is arithmetic

BB33L38 = CARRY(BB33_sload_path[40] & !BB33L18);


--EB2_done is atwd:atwd1|atwd_trigger:inst_atwd_trigger|done
--operation mode is normal

EB2_done_lut_out = !CB2_busy & (EB2L74 # D2L71 & !EB2_enable_disc_sig);
EB2_done = DFFE(EB2_done_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--Y1L145 is slaveregister:slaveregister_inst|Mux~15572
--operation mode is normal

Y1L145 = C1_reg_address[6] & (C1_reg_address[4] # BB33_sload_path[40]) # !C1_reg_address[6] & !C1_reg_address[4] & EB2_done;


--J1_atwd1_timestamp[40] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[40]
--operation mode is normal

J1_atwd1_timestamp[40]_lut_out = BB33_sload_path[40];
J1_atwd1_timestamp[40] = DFFE(J1_atwd1_timestamp[40]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L245 is slaveregister:slaveregister_inst|Mux~15573
--operation mode is normal

Y1L245 = Y1L145 & (J1_atwd1_timestamp[40] # !C1_reg_address[4]) # !Y1L145 & P1_multiSPEcnt[8] & C1_reg_address[4];


--Y1_com_ctrl_local[8] is slaveregister:slaveregister_inst|com_ctrl_local[8]
--operation mode is normal

Y1_com_ctrl_local[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_com_ctrl_local[8] = DFFE(Y1_com_ctrl_local[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1_command_4_local[8] is slaveregister:slaveregister_inst|command_4_local[8]
--operation mode is normal

Y1_command_4_local[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_command_4_local[8] = DFFE(Y1_command_4_local[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--Q1_oneSPEcnt[8] is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[8]
--operation mode is normal

Q1_oneSPEcnt[8]_lut_out = BB13_sload_path[8];
Q1_oneSPEcnt[8] = DFFE(Q1_oneSPEcnt[8]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1L345 is slaveregister:slaveregister_inst|Mux~15574
--operation mode is normal

Y1L345 = C1_reg_address[6] & (C1_reg_address[4] # Y1_command_4_local[8]) # !C1_reg_address[6] & !C1_reg_address[4] & Q1_oneSPEcnt[8];


--Y1L445 is slaveregister:slaveregister_inst|Mux~15575
--operation mode is normal

Y1L445 = Y1L345 & (Y1_tx_dpr_wadr_local[8] # !C1_reg_address[4]) # !Y1L345 & Y1_com_ctrl_local[8] & C1_reg_address[4];


--P1_oneSPEcnt[8] is hit_counter:inst_hit_counter|oneSPEcnt[8]
--operation mode is normal

P1_oneSPEcnt[8]_lut_out = BB92_sload_path[8];
P1_oneSPEcnt[8] = DFFE(P1_oneSPEcnt[8]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--BB33_sload_path[8] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

BB33_sload_path[8]_lut_out = BB33_sload_path[8] $ !BB33L71;
BB33_sload_path[8] = DFFE(BB33_sload_path[8]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L91 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

BB33L91 = CARRY(BB33_sload_path[8] & !BB33L71);


--Y1_command_0_local[8] is slaveregister:slaveregister_inst|command_0_local[8]
--operation mode is normal

Y1_command_0_local[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_command_0_local[8] = DFFE(Y1_command_0_local[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L935 is slaveregister:slaveregister_inst|Mux~15570
--operation mode is normal

Y1L935 = C1_reg_address[6] & (C1_reg_address[4] # BB33_sload_path[8]) # !C1_reg_address[6] & !C1_reg_address[4] & Y1_command_0_local[8];


--J1_atwd1_timestamp[8] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[8]
--operation mode is normal

J1_atwd1_timestamp[8]_lut_out = BB33_sload_path[8];
J1_atwd1_timestamp[8] = DFFE(J1_atwd1_timestamp[8]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L045 is slaveregister:slaveregister_inst|Mux~15571
--operation mode is normal

Y1L045 = Y1L935 & (J1_atwd1_timestamp[8] # !C1_reg_address[4]) # !Y1L935 & P1_oneSPEcnt[8] & C1_reg_address[4];


--Y1L735 is slaveregister:slaveregister_inst|Mux~15568
--operation mode is normal

Y1L735 = C1_reg_address[5] & (C1_reg_address[2] # Y1L445) # !C1_reg_address[5] & !C1_reg_address[2] & Y1L045;


--Q1_multiSPEcnt[8] is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[8]
--operation mode is normal

Q1_multiSPEcnt[8]_lut_out = BB03_sload_path[8];
Q1_multiSPEcnt[8] = DFFE(Q1_multiSPEcnt[8]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1L227 is slaveregister:slaveregister_inst|Mux~24848
--operation mode is normal

Y1L227 = C1_reg_address[6] & MB1_inst16[8] & C1_reg_address[4] # !C1_reg_address[6] & !C1_reg_address[4] & Q1_multiSPEcnt[8];


--Y1L835 is slaveregister:slaveregister_inst|Mux~15569
--operation mode is normal

Y1L835 = Y1L735 & (Y1L227 # !C1_reg_address[2]) # !Y1L735 & Y1L245 & C1_reg_address[2];


--Y1L327 is slaveregister:slaveregister_inst|Mux~24849
--operation mode is normal

Y1L327 = !C1_reg_address[7] & (C1_reg_address[3] & Y1L645 # !C1_reg_address[3] & Y1L835);


--Y1L736 is slaveregister:slaveregister_inst|Mux~15668
--operation mode is normal

Y1L736 = C1_reg_address[12] & (C1_reg_address[14] # Y1L327) # !C1_reg_address[12] & !C1_reg_address[14] & JE1_q[8];


--JB2_q[8] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
JB2_q[8]_data_in = D2L9;
JB2_q[8]_write_enable = D2L82;
JB2_q[8]_clock_0 = GLOBAL(FE1_outclock1);
JB2_q[8]_clock_1 = GLOBAL(FE1_outclock1);
JB2_q[8]_write_address = WR_ADDR(D2L91, D2L02, D2L12, D2L22, D2L32, D2L42, D2L52, D2L62, D2L72);
JB2_q[8]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB2_q[8] = MEMORY_SEGMENT(JB2_q[8]_data_in, JB2_q[8]_write_enable, JB2_q[8]_clock_0, JB2_q[8]_clock_1, , , , , VCC, JB2_q[8]_write_address, JB2_q[8]_read_address);


--Y1L836 is slaveregister:slaveregister_inst|Mux~15669
--operation mode is normal

Y1L836 = Y1L736 & (JB2_q[8] # !C1_reg_address[14]) # !Y1L736 & JB1_q[8] & C1_reg_address[14];


--JE1_q[9] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9]
JE1_q[9]_write_address = WR_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[9]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[9] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[9]_write_address, JE1_q[9]_read_address);


--Y1L427 is slaveregister:slaveregister_inst|Mux~24850
--operation mode is normal

Y1L427 = JE1_q[9] & !C1_reg_address[10];


--Y1_rx_dpr_radr_local[9] is slaveregister:slaveregister_inst|rx_dpr_radr_local[9]
--operation mode is normal

Y1_rx_dpr_radr_local[9]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[9] # !Y1L1601 & Y1_rx_dpr_radr_local[9]);
Y1_rx_dpr_radr_local[9] = DFFE(Y1_rx_dpr_radr_local[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L527 is slaveregister:slaveregister_inst|Mux~24851
--operation mode is normal

Y1L527 = Y1L566 & Y1_rx_dpr_radr_local[9] & C1_reg_address[4] & !C1_reg_address[5];


--Y1L627 is slaveregister:slaveregister_inst|Mux~24852
--operation mode is normal

Y1L627 = C1_reg_address[4] & Y1L939 & Y1L666 & BB7_q[9];


--Y1_tx_dpr_wadr_local[9] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[9]
--operation mode is normal

Y1_tx_dpr_wadr_local[9]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[9] # !Y1L6311 & Y1_tx_dpr_wadr_local[9]);
Y1_tx_dpr_wadr_local[9] = DFFE(Y1_tx_dpr_wadr_local[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L727 is slaveregister:slaveregister_inst|Mux~24853
--operation mode is normal

Y1L727 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[9] & !C1_reg_address[4];


--MB1_inst16[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[9]
--operation mode is normal

MB1_inst16[9]_lut_out = BB71_q[9];
MB1_inst16[9] = DFFE(MB1_inst16[9]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L827 is slaveregister:slaveregister_inst|Mux~24854
--operation mode is normal

Y1L827 = Y1L551 & MB1_inst16[9] & Y1L866 & !C1_reg_address[4];


--Y1L927 is slaveregister:slaveregister_inst|Mux~24855
--operation mode is normal

Y1L927 = Y1L527 # Y1L627 # Y1L727 # Y1L827;


--Y1L869 is slaveregister:slaveregister_inst|reg_rdata~9035
--operation mode is normal

Y1L869 = Y1L549 & (Y1L427 # Y1L839 & Y1L927);


--JB4_q[9] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
JB4_q[9]_data_in = N1L01;
JB4_q[9]_write_enable = N1L34;
JB4_q[9]_clock_0 = GLOBAL(FE1_outclock1);
JB4_q[9]_clock_1 = GLOBAL(FE1_outclock1);
JB4_q[9]_write_address = WR_ADDR(N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04, N1L14);
JB4_q[9]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB4_q[9] = MEMORY_SEGMENT(JB4_q[9]_data_in, JB4_q[9]_write_enable, JB4_q[9]_clock_0, JB4_q[9]_clock_1, , , , , VCC, JB4_q[9]_write_address, JB4_q[9]_read_address);


--Y1L969 is slaveregister:slaveregister_inst|reg_rdata~9036
--operation mode is normal

Y1L969 = Y1L898 & C1_reg_address[13] & Y1L249 & JB4_q[9];


--J1_atwd0_timestamp[41] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[41]
--operation mode is normal

J1_atwd0_timestamp[41]_lut_out = BB33_sload_path[41];
J1_atwd0_timestamp[41] = DFFE(J1_atwd0_timestamp[41]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1L873 is slaveregister:slaveregister_inst|Mux~15077
--operation mode is normal

Y1L873 = J1_atwd0_timestamp[41] & C1_reg_address[6] & !C1_reg_address[5];


--Y1_command_2_local[9] is slaveregister:slaveregister_inst|command_2_local[9]
--operation mode is normal

Y1_command_2_local[9]_lut_out = LE1_MASTERHWDATA[9];
Y1_command_2_local[9] = DFFE(Y1_command_2_local[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L037 is slaveregister:slaveregister_inst|Mux~24856
--operation mode is normal

Y1L037 = C1_reg_address[6] & Y1_rx_dpr_radr_local[9] & C1_reg_address[5] # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_2_local[9];


--Y1_command_3_local[9] is slaveregister:slaveregister_inst|command_3_local[9]
--operation mode is normal

Y1_command_3_local[9]_lut_out = LE1_MASTERHWDATA[9];
Y1_command_3_local[9] = DFFE(Y1_command_3_local[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--J1_atwd0_timestamp[9] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[9]
--operation mode is normal

J1_atwd0_timestamp[9]_lut_out = BB33_sload_path[9];
J1_atwd0_timestamp[9] = DFFE(J1_atwd0_timestamp[9]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_1_local[9] is slaveregister:slaveregister_inst|command_1_local[9]
--operation mode is normal

Y1_command_1_local[9]_lut_out = LE1_MASTERHWDATA[9];
Y1_command_1_local[9] = DFFE(Y1_command_1_local[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1L955 is slaveregister:slaveregister_inst|Mux~15590
--operation mode is normal

Y1L955 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd0_timestamp[9]) # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_1_local[9];


--Y1_command_5_local[9] is slaveregister:slaveregister_inst|command_5_local[9]
--operation mode is normal

Y1_command_5_local[9]_lut_out = LE1_MASTERHWDATA[9];
Y1_command_5_local[9] = DFFE(Y1_command_5_local[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L065 is slaveregister:slaveregister_inst|Mux~15591
--operation mode is normal

Y1L065 = Y1L955 & (Y1_command_5_local[9] # !C1_reg_address[5]) # !Y1L955 & Y1_command_3_local[9] & C1_reg_address[5];


--Y1L755 is slaveregister:slaveregister_inst|Mux~15588
--operation mode is normal

Y1L755 = C1_reg_address[4] & (C1_reg_address[2] # Y1L037) # !C1_reg_address[4] & !C1_reg_address[2] & Y1L065;


--BB4_sload_path[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

BB4_sload_path[9]_lut_out = BB4_sload_path[9] $ BB4L91;
BB4_sload_path[9] = DFFE(BB4_sload_path[9]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--BB4L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

BB4L12 = CARRY(!BB4L91 # !BB4_sload_path[9]);


--Y1L137 is slaveregister:slaveregister_inst|Mux~24857
--operation mode is normal

Y1L137 = BB7_q[9] & (BB4_sload_path[9] # C1_reg_address[6]) # !BB7_q[9] & BB4_sload_path[9] & !C1_reg_address[6];


--Y1L237 is slaveregister:slaveregister_inst|Mux~24858
--operation mode is normal

Y1L237 = Y1L598 # C1_reg_address[5] & Y1L137;


--Y1L855 is slaveregister:slaveregister_inst|Mux~15589
--operation mode is normal

Y1L855 = Y1L755 & (Y1L237 # !C1_reg_address[2]) # !Y1L755 & Y1L873 & C1_reg_address[2];


--P1_multiSPEcnt[9] is hit_counter:inst_hit_counter|multiSPEcnt[9]
--operation mode is normal

P1_multiSPEcnt[9]_lut_out = BB82_sload_path[9];
P1_multiSPEcnt[9] = DFFE(P1_multiSPEcnt[9]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--BB33_sload_path[41] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[41]
--operation mode is arithmetic

BB33_sload_path[41]_lut_out = BB33_sload_path[41] $ BB33L38;
BB33_sload_path[41] = DFFE(BB33_sload_path[41]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L58 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[41]~COUT
--operation mode is arithmetic

BB33L58 = CARRY(!BB33L38 # !BB33_sload_path[41]);


--K1_LC_atwd_b is coinc:inst_coinc|LC_atwd_b
--operation mode is normal

K1_LC_atwd_b_lut_out = K1L873 & (K1L083 # K1L283 # K1_LC_atwd_b);
K1_LC_atwd_b = DFFE(K1_LC_atwd_b_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L355 is slaveregister:slaveregister_inst|Mux~15584
--operation mode is normal

Y1L355 = C1_reg_address[6] & (C1_reg_address[4] # BB33_sload_path[41]) # !C1_reg_address[6] & !C1_reg_address[4] & K1_LC_atwd_b;


--J1_atwd1_timestamp[41] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[41]
--operation mode is normal

J1_atwd1_timestamp[41]_lut_out = BB33_sload_path[41];
J1_atwd1_timestamp[41] = DFFE(J1_atwd1_timestamp[41]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L455 is slaveregister:slaveregister_inst|Mux~15585
--operation mode is normal

Y1L455 = Y1L355 & (J1_atwd1_timestamp[41] # !C1_reg_address[4]) # !Y1L355 & P1_multiSPEcnt[9] & C1_reg_address[4];


--Y1_com_ctrl_local[9] is slaveregister:slaveregister_inst|com_ctrl_local[9]
--operation mode is normal

Y1_com_ctrl_local[9]_lut_out = !LE1_MASTERHWDATA[9];
Y1_com_ctrl_local[9] = DFFE(Y1_com_ctrl_local[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1_command_4_local[9] is slaveregister:slaveregister_inst|command_4_local[9]
--operation mode is normal

Y1_command_4_local[9]_lut_out = LE1_MASTERHWDATA[9];
Y1_command_4_local[9] = DFFE(Y1_command_4_local[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--Q1_oneSPEcnt[9] is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[9]
--operation mode is normal

Q1_oneSPEcnt[9]_lut_out = BB13_sload_path[9];
Q1_oneSPEcnt[9] = DFFE(Q1_oneSPEcnt[9]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1L555 is slaveregister:slaveregister_inst|Mux~15586
--operation mode is normal

Y1L555 = C1_reg_address[6] & (C1_reg_address[4] # Y1_command_4_local[9]) # !C1_reg_address[6] & !C1_reg_address[4] & Q1_oneSPEcnt[9];


--Y1L655 is slaveregister:slaveregister_inst|Mux~15587
--operation mode is normal

Y1L655 = Y1L555 & (Y1_tx_dpr_wadr_local[9] # !C1_reg_address[4]) # !Y1L555 & !Y1_com_ctrl_local[9] & C1_reg_address[4];


--P1_oneSPEcnt[9] is hit_counter:inst_hit_counter|oneSPEcnt[9]
--operation mode is normal

P1_oneSPEcnt[9]_lut_out = BB92_sload_path[9];
P1_oneSPEcnt[9] = DFFE(P1_oneSPEcnt[9]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--BB33_sload_path[9] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

BB33_sload_path[9]_lut_out = BB33_sload_path[9] $ BB33L91;
BB33_sload_path[9] = DFFE(BB33_sload_path[9]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L12 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

BB33L12 = CARRY(!BB33L91 # !BB33_sload_path[9]);


--Y1_command_0_local[9] is slaveregister:slaveregister_inst|command_0_local[9]
--operation mode is normal

Y1_command_0_local[9]_lut_out = LE1_MASTERHWDATA[9];
Y1_command_0_local[9] = DFFE(Y1_command_0_local[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L155 is slaveregister:slaveregister_inst|Mux~15582
--operation mode is normal

Y1L155 = C1_reg_address[6] & (C1_reg_address[4] # BB33_sload_path[9]) # !C1_reg_address[6] & !C1_reg_address[4] & Y1_command_0_local[9];


--J1_atwd1_timestamp[9] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[9]
--operation mode is normal

J1_atwd1_timestamp[9]_lut_out = BB33_sload_path[9];
J1_atwd1_timestamp[9] = DFFE(J1_atwd1_timestamp[9]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L255 is slaveregister:slaveregister_inst|Mux~15583
--operation mode is normal

Y1L255 = Y1L155 & (J1_atwd1_timestamp[9] # !C1_reg_address[4]) # !Y1L155 & P1_oneSPEcnt[9] & C1_reg_address[4];


--Y1L945 is slaveregister:slaveregister_inst|Mux~15580
--operation mode is normal

Y1L945 = C1_reg_address[5] & (C1_reg_address[2] # Y1L655) # !C1_reg_address[5] & !C1_reg_address[2] & Y1L255;


--Q1_multiSPEcnt[9] is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[9]
--operation mode is normal

Q1_multiSPEcnt[9]_lut_out = BB03_sload_path[9];
Q1_multiSPEcnt[9] = DFFE(Q1_multiSPEcnt[9]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1L337 is slaveregister:slaveregister_inst|Mux~24859
--operation mode is normal

Y1L337 = C1_reg_address[6] & MB1_inst16[9] & C1_reg_address[4] # !C1_reg_address[6] & !C1_reg_address[4] & Q1_multiSPEcnt[9];


--Y1L055 is slaveregister:slaveregister_inst|Mux~15581
--operation mode is normal

Y1L055 = Y1L945 & (Y1L337 # !C1_reg_address[2]) # !Y1L945 & Y1L455 & C1_reg_address[2];


--Y1L437 is slaveregister:slaveregister_inst|Mux~24860
--operation mode is normal

Y1L437 = !C1_reg_address[7] & (C1_reg_address[3] & Y1L855 # !C1_reg_address[3] & Y1L055);


--JB1_q[9] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
JB1_q[9]_data_in = D1L01;
JB1_q[9]_write_enable = D1L82;
JB1_q[9]_clock_0 = GLOBAL(FE1_outclock1);
JB1_q[9]_clock_1 = GLOBAL(FE1_outclock1);
JB1_q[9]_write_address = WR_ADDR(D1L91, D1L02, D1L12, D1L22, D1L32, D1L42, D1L52, D1L62, D1L72);
JB1_q[9]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB1_q[9] = MEMORY_SEGMENT(JB1_q[9]_data_in, JB1_q[9]_write_enable, JB1_q[9]_clock_0, JB1_q[9]_clock_1, , , , , VCC, JB1_q[9]_write_address, JB1_q[9]_read_address);


--Y1L936 is slaveregister:slaveregister_inst|Mux~15670
--operation mode is normal

Y1L936 = C1_reg_address[14] & (C1_reg_address[12] # JB1_q[9]) # !C1_reg_address[14] & !C1_reg_address[12] & JE1_q[9];


--JB2_q[9] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
JB2_q[9]_data_in = D2L01;
JB2_q[9]_write_enable = D2L82;
JB2_q[9]_clock_0 = GLOBAL(FE1_outclock1);
JB2_q[9]_clock_1 = GLOBAL(FE1_outclock1);
JB2_q[9]_write_address = WR_ADDR(D2L91, D2L02, D2L12, D2L22, D2L32, D2L42, D2L52, D2L62, D2L72);
JB2_q[9]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB2_q[9] = MEMORY_SEGMENT(JB2_q[9]_data_in, JB2_q[9]_write_enable, JB2_q[9]_clock_0, JB2_q[9]_clock_1, , , , , VCC, JB2_q[9]_write_address, JB2_q[9]_read_address);


--Y1L046 is slaveregister:slaveregister_inst|Mux~15671
--operation mode is normal

Y1L046 = Y1L936 & (JB2_q[9] # !C1_reg_address[12]) # !Y1L936 & Y1L437 & C1_reg_address[12];


--JE1_q[10] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10]
JE1_q[10]_write_address = WR_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[10]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[10] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[10]_write_address, JE1_q[10]_read_address);


--Y1L537 is slaveregister:slaveregister_inst|Mux~24861
--operation mode is normal

Y1L537 = JE1_q[10] & !C1_reg_address[10];


--Y1_rx_dpr_radr_local[10] is slaveregister:slaveregister_inst|rx_dpr_radr_local[10]
--operation mode is normal

Y1_rx_dpr_radr_local[10]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[10] # !Y1L1601 & Y1_rx_dpr_radr_local[10]);
Y1_rx_dpr_radr_local[10] = DFFE(Y1_rx_dpr_radr_local[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L637 is slaveregister:slaveregister_inst|Mux~24862
--operation mode is normal

Y1L637 = Y1L566 & Y1_rx_dpr_radr_local[10] & C1_reg_address[4] & !C1_reg_address[5];


--Y1L737 is slaveregister:slaveregister_inst|Mux~24863
--operation mode is normal

Y1L737 = C1_reg_address[4] & Y1L939 & Y1L666 & BB7_q[10];


--Y1_tx_dpr_wadr_local[10] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[10]
--operation mode is normal

Y1_tx_dpr_wadr_local[10]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[10] # !Y1L6311 & Y1_tx_dpr_wadr_local[10]);
Y1_tx_dpr_wadr_local[10] = DFFE(Y1_tx_dpr_wadr_local[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L837 is slaveregister:slaveregister_inst|Mux~24864
--operation mode is normal

Y1L837 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[10] & !C1_reg_address[4];


--MB1_inst16[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[10]
--operation mode is normal

MB1_inst16[10]_lut_out = BB71_q[10];
MB1_inst16[10] = DFFE(MB1_inst16[10]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L937 is slaveregister:slaveregister_inst|Mux~24865
--operation mode is normal

Y1L937 = Y1L551 & MB1_inst16[10] & Y1L866 & !C1_reg_address[4];


--Y1L047 is slaveregister:slaveregister_inst|Mux~24866
--operation mode is normal

Y1L047 = Y1L637 # Y1L737 # Y1L837 # Y1L937;


--Y1L079 is slaveregister:slaveregister_inst|reg_rdata~9038
--operation mode is normal

Y1L079 = Y1L549 & (Y1L537 # Y1L839 & Y1L047);


--JB4_q[10] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
JB4_q[10]_data_in = N1L11;
JB4_q[10]_write_enable = N1L34;
JB4_q[10]_clock_0 = GLOBAL(FE1_outclock1);
JB4_q[10]_clock_1 = GLOBAL(FE1_outclock1);
JB4_q[10]_write_address = WR_ADDR(N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04, N1L14);
JB4_q[10]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB4_q[10] = MEMORY_SEGMENT(JB4_q[10]_data_in, JB4_q[10]_write_enable, JB4_q[10]_clock_0, JB4_q[10]_clock_1, , , , , VCC, JB4_q[10]_write_address, JB4_q[10]_read_address);


--Y1L179 is slaveregister:slaveregister_inst|reg_rdata~9039
--operation mode is normal

Y1L179 = Y1L898 & C1_reg_address[13] & Y1L249 & JB4_q[10];


--JB1_q[10] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
JB1_q[10]_data_in = D1L11;
JB1_q[10]_write_enable = D1L82;
JB1_q[10]_clock_0 = GLOBAL(FE1_outclock1);
JB1_q[10]_clock_1 = GLOBAL(FE1_outclock1);
JB1_q[10]_write_address = WR_ADDR(D1L91, D1L02, D1L12, D1L22, D1L32, D1L42, D1L52, D1L62, D1L72);
JB1_q[10]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB1_q[10] = MEMORY_SEGMENT(JB1_q[10]_data_in, JB1_q[10]_write_enable, JB1_q[10]_clock_0, JB1_q[10]_clock_1, , , , , VCC, JB1_q[10]_write_address, JB1_q[10]_read_address);


--K1_FF_down_b is coinc:inst_coinc|FF_down_b
--operation mode is normal

K1_FF_down_b_lut_out = VCC;
K1_FF_down_b = DFFE(K1_FF_down_b_lut_out, COINC_DOWN_B, Y1_command_2_local[13], , );


--Y1L147 is slaveregister:slaveregister_inst|Mux~24867
--operation mode is normal

Y1L147 = K1_FF_down_b & (COINC_DOWN_B # Y1_command_2_local[2]) # !K1_FF_down_b & COINC_DOWN_B & !Y1_command_2_local[2];


--J1_atwd1_timestamp[42] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[42]
--operation mode is normal

J1_atwd1_timestamp[42]_lut_out = BB33_sload_path[42];
J1_atwd1_timestamp[42] = DFFE(J1_atwd1_timestamp[42]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_multiSPEcnt[10] is hit_counter:inst_hit_counter|multiSPEcnt[10]
--operation mode is normal

P1_multiSPEcnt[10]_lut_out = BB82_sload_path[10];
P1_multiSPEcnt[10] = DFFE(P1_multiSPEcnt[10]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L247 is slaveregister:slaveregister_inst|Mux~24868
--operation mode is normal

Y1L247 = J1_atwd1_timestamp[42] & (P1_multiSPEcnt[10] # C1_reg_address[6]) # !J1_atwd1_timestamp[42] & P1_multiSPEcnt[10] & !C1_reg_address[6];


--Q1_multiSPEcnt[10] is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[10]
--operation mode is normal

Q1_multiSPEcnt[10]_lut_out = BB03_sload_path[10];
Q1_multiSPEcnt[10] = DFFE(Q1_multiSPEcnt[10]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1L347 is slaveregister:slaveregister_inst|Mux~24869
--operation mode is normal

Y1L347 = Q1_multiSPEcnt[10] & !C1_reg_address[3] & !C1_reg_address[6];


--J1_atwd0_timestamp[42] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[42]
--operation mode is normal

J1_atwd0_timestamp[42]_lut_out = BB33_sload_path[42];
J1_atwd0_timestamp[42] = DFFE(J1_atwd0_timestamp[42]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--BB33_sload_path[42] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[42]
--operation mode is arithmetic

BB33_sload_path[42]_lut_out = BB33_sload_path[42] $ !BB33L58;
BB33_sload_path[42] = DFFE(BB33_sload_path[42]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L78 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[42]~COUT
--operation mode is arithmetic

BB33L78 = CARRY(BB33_sload_path[42] & !BB33L58);


--Y1L447 is slaveregister:slaveregister_inst|Mux~24870
--operation mode is normal

Y1L447 = C1_reg_address[6] & (C1_reg_address[3] & J1_atwd0_timestamp[42] # !C1_reg_address[3] & BB33_sload_path[42]);


--Y1L965 is slaveregister:slaveregister_inst|Mux~15600
--operation mode is normal

Y1L965 = C1_reg_address[5] & (C1_reg_address[4] # Y1L347) # !C1_reg_address[5] & !C1_reg_address[4] & Y1L447;


--Y1L547 is slaveregister:slaveregister_inst|Mux~24871
--operation mode is normal

Y1L547 = BB7_q[10] & (MB1_inst16[10] # C1_reg_address[3]) # !BB7_q[10] & MB1_inst16[10] & !C1_reg_address[3];


--BB4_sload_path[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

BB4_sload_path[10]_lut_out = BB4_sload_path[10] $ !BB4L12;
BB4_sload_path[10] = DFFE(BB4_sload_path[10]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--BB4L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

BB4L32 = CARRY(BB4_sload_path[10] & !BB4L12);


--Y1L075 is slaveregister:slaveregister_inst|Mux~15601
--operation mode is normal

Y1L075 = Y1L965 & (Y1L456 # !C1_reg_address[4]) # !Y1L965 & Y1L356 & C1_reg_address[4];


--Y1_com_ctrl_local[10] is slaveregister:slaveregister_inst|com_ctrl_local[10]
--operation mode is normal

Y1_com_ctrl_local[10]_lut_out = !LE1_MASTERHWDATA[10];
Y1_com_ctrl_local[10] = DFFE(Y1_com_ctrl_local[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--J1_atwd1_timestamp[10] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[10]
--operation mode is normal

J1_atwd1_timestamp[10]_lut_out = BB33_sload_path[10];
J1_atwd1_timestamp[10] = DFFE(J1_atwd1_timestamp[10]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_oneSPEcnt[10] is hit_counter:inst_hit_counter|oneSPEcnt[10]
--operation mode is normal

P1_oneSPEcnt[10]_lut_out = BB92_sload_path[10];
P1_oneSPEcnt[10] = DFFE(P1_oneSPEcnt[10]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L765 is slaveregister:slaveregister_inst|Mux~15598
--operation mode is normal

Y1L765 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd1_timestamp[10]) # !C1_reg_address[6] & !C1_reg_address[5] & P1_oneSPEcnt[10];


--Y1L865 is slaveregister:slaveregister_inst|Mux~15599
--operation mode is normal

Y1L865 = Y1L765 & (Y1_tx_dpr_wadr_local[10] # !C1_reg_address[5]) # !Y1L765 & !Y1_com_ctrl_local[10] & C1_reg_address[5];


--Y1_command_3_local[10] is slaveregister:slaveregister_inst|command_3_local[10]
--operation mode is normal

Y1_command_3_local[10]_lut_out = LE1_MASTERHWDATA[10];
Y1_command_3_local[10] = DFFE(Y1_command_3_local[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--J1_atwd0_timestamp[10] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[10]
--operation mode is normal

J1_atwd0_timestamp[10]_lut_out = BB33_sload_path[10];
J1_atwd0_timestamp[10] = DFFE(J1_atwd0_timestamp[10]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_1_local[10] is slaveregister:slaveregister_inst|command_1_local[10]
--operation mode is normal

Y1_command_1_local[10]_lut_out = LE1_MASTERHWDATA[10];
Y1_command_1_local[10] = DFFE(Y1_command_1_local[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1L565 is slaveregister:slaveregister_inst|Mux~15596
--operation mode is normal

Y1L565 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd0_timestamp[10]) # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_1_local[10];


--Y1_command_5_local[10] is slaveregister:slaveregister_inst|command_5_local[10]
--operation mode is normal

Y1_command_5_local[10]_lut_out = LE1_MASTERHWDATA[10];
Y1_command_5_local[10] = DFFE(Y1_command_5_local[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L665 is slaveregister:slaveregister_inst|Mux~15597
--operation mode is normal

Y1L665 = Y1L565 & (Y1_command_5_local[10] # !C1_reg_address[5]) # !Y1L565 & Y1_command_3_local[10] & C1_reg_address[5];


--Q1_oneSPEcnt[10] is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[10]
--operation mode is normal

Q1_oneSPEcnt[10]_lut_out = BB13_sload_path[10];
Q1_oneSPEcnt[10] = DFFE(Q1_oneSPEcnt[10]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--BB33_sload_path[10] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

BB33_sload_path[10]_lut_out = BB33_sload_path[10] $ !BB33L12;
BB33_sload_path[10] = DFFE(BB33_sload_path[10]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L32 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

BB33L32 = CARRY(BB33_sload_path[10] & !BB33L12);


--Y1_command_0_local[10] is slaveregister:slaveregister_inst|command_0_local[10]
--operation mode is normal

Y1_command_0_local[10]_lut_out = LE1_MASTERHWDATA[10];
Y1_command_0_local[10] = DFFE(Y1_command_0_local[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L365 is slaveregister:slaveregister_inst|Mux~15594
--operation mode is normal

Y1L365 = C1_reg_address[6] & (C1_reg_address[5] # BB33_sload_path[10]) # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_0_local[10];


--Y1_command_4_local[10] is slaveregister:slaveregister_inst|command_4_local[10]
--operation mode is normal

Y1_command_4_local[10]_lut_out = LE1_MASTERHWDATA[10];
Y1_command_4_local[10] = DFFE(Y1_command_4_local[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--Y1L465 is slaveregister:slaveregister_inst|Mux~15595
--operation mode is normal

Y1L465 = Y1L365 & (Y1_command_4_local[10] # !C1_reg_address[5]) # !Y1L365 & Q1_oneSPEcnt[10] & C1_reg_address[5];


--Y1L165 is slaveregister:slaveregister_inst|Mux~15592
--operation mode is normal

Y1L165 = C1_reg_address[3] & (C1_reg_address[4] # Y1L665) # !C1_reg_address[3] & !C1_reg_address[4] & Y1L465;


--Y1_command_2_local[10] is slaveregister:slaveregister_inst|command_2_local[10]
--operation mode is normal

Y1_command_2_local[10]_lut_out = LE1_MASTERHWDATA[10];
Y1_command_2_local[10] = DFFE(Y1_command_2_local[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L647 is slaveregister:slaveregister_inst|Mux~24872
--operation mode is normal

Y1L647 = C1_reg_address[6] & Y1_rx_dpr_radr_local[10] & C1_reg_address[5] # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_2_local[10];


--Y1L265 is slaveregister:slaveregister_inst|Mux~15593
--operation mode is normal

Y1L265 = Y1L165 & (Y1L647 # !C1_reg_address[4]) # !Y1L165 & Y1L865 & C1_reg_address[4];


--Y1L747 is slaveregister:slaveregister_inst|Mux~24873
--operation mode is normal

Y1L747 = !C1_reg_address[7] & (C1_reg_address[2] & Y1L075 # !C1_reg_address[2] & Y1L265);


--Y1L146 is slaveregister:slaveregister_inst|Mux~15672
--operation mode is normal

Y1L146 = C1_reg_address[12] & (C1_reg_address[14] # Y1L747) # !C1_reg_address[12] & !C1_reg_address[14] & JE1_q[10];


--JB2_q[10] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
JB2_q[10]_data_in = D2L11;
JB2_q[10]_write_enable = D2L82;
JB2_q[10]_clock_0 = GLOBAL(FE1_outclock1);
JB2_q[10]_clock_1 = GLOBAL(FE1_outclock1);
JB2_q[10]_write_address = WR_ADDR(D2L91, D2L02, D2L12, D2L22, D2L32, D2L42, D2L52, D2L62, D2L72);
JB2_q[10]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB2_q[10] = MEMORY_SEGMENT(JB2_q[10]_data_in, JB2_q[10]_write_enable, JB2_q[10]_clock_0, JB2_q[10]_clock_1, , , , , VCC, JB2_q[10]_write_address, JB2_q[10]_read_address);


--Y1L246 is slaveregister:slaveregister_inst|Mux~15673
--operation mode is normal

Y1L246 = Y1L146 & (JB2_q[10] # !C1_reg_address[14]) # !Y1L146 & JB1_q[10] & C1_reg_address[14];


--JE1_q[11] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11]
JE1_q[11]_write_address = WR_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[11]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[11] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[11]_write_address, JE1_q[11]_read_address);


--Y1L847 is slaveregister:slaveregister_inst|Mux~24874
--operation mode is normal

Y1L847 = JE1_q[11] & !C1_reg_address[10];


--Y1_rx_dpr_radr_local[11] is slaveregister:slaveregister_inst|rx_dpr_radr_local[11]
--operation mode is normal

Y1_rx_dpr_radr_local[11]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[11] # !Y1L1601 & Y1_rx_dpr_radr_local[11]);
Y1_rx_dpr_radr_local[11] = DFFE(Y1_rx_dpr_radr_local[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L947 is slaveregister:slaveregister_inst|Mux~24875
--operation mode is normal

Y1L947 = Y1L566 & Y1_rx_dpr_radr_local[11] & C1_reg_address[4] & !C1_reg_address[5];


--Y1L057 is slaveregister:slaveregister_inst|Mux~24876
--operation mode is normal

Y1L057 = C1_reg_address[4] & Y1L939 & Y1L666 & BB7_q[11];


--Y1_tx_dpr_wadr_local[11] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[11]
--operation mode is normal

Y1_tx_dpr_wadr_local[11]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[11] # !Y1L6311 & Y1_tx_dpr_wadr_local[11]);
Y1_tx_dpr_wadr_local[11] = DFFE(Y1_tx_dpr_wadr_local[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L157 is slaveregister:slaveregister_inst|Mux~24877
--operation mode is normal

Y1L157 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[11] & !C1_reg_address[4];


--MB1_inst16[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[11]
--operation mode is normal

MB1_inst16[11]_lut_out = BB71_q[11];
MB1_inst16[11] = DFFE(MB1_inst16[11]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L257 is slaveregister:slaveregister_inst|Mux~24878
--operation mode is normal

Y1L257 = Y1L551 & MB1_inst16[11] & Y1L866 & !C1_reg_address[4];


--Y1L357 is slaveregister:slaveregister_inst|Mux~24879
--operation mode is normal

Y1L357 = Y1L947 # Y1L057 # Y1L157 # Y1L257;


--Y1L279 is slaveregister:slaveregister_inst|reg_rdata~9041
--operation mode is normal

Y1L279 = Y1L549 & (Y1L847 # Y1L839 & Y1L357);


--JB4_q[11] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
JB4_q[11]_data_in = N1L21;
JB4_q[11]_write_enable = N1L34;
JB4_q[11]_clock_0 = GLOBAL(FE1_outclock1);
JB4_q[11]_clock_1 = GLOBAL(FE1_outclock1);
JB4_q[11]_write_address = WR_ADDR(N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04, N1L14);
JB4_q[11]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB4_q[11] = MEMORY_SEGMENT(JB4_q[11]_data_in, JB4_q[11]_write_enable, JB4_q[11]_clock_0, JB4_q[11]_clock_1, , , , , VCC, JB4_q[11]_write_address, JB4_q[11]_read_address);


--Y1L379 is slaveregister:slaveregister_inst|reg_rdata~9042
--operation mode is normal

Y1L379 = Y1L898 & C1_reg_address[13] & Y1L249 & JB4_q[11];


--K1_FF_down_bbar is coinc:inst_coinc|FF_down_bbar
--operation mode is normal

K1_FF_down_bbar_lut_out = VCC;
K1_FF_down_bbar = DFFE(K1_FF_down_bbar_lut_out, !COINC_DOWN_BBAR, Y1_command_2_local[13], , );


--Y1L457 is slaveregister:slaveregister_inst|Mux~24880
--operation mode is normal

Y1L457 = COINC_DOWN_BBAR & (!K1_FF_down_bbar # !Y1_command_2_local[2]) # !COINC_DOWN_BBAR & Y1_command_2_local[2] & !K1_FF_down_bbar;


--J1_atwd1_timestamp[43] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[43]
--operation mode is normal

J1_atwd1_timestamp[43]_lut_out = BB33_sload_path[43];
J1_atwd1_timestamp[43] = DFFE(J1_atwd1_timestamp[43]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_multiSPEcnt[11] is hit_counter:inst_hit_counter|multiSPEcnt[11]
--operation mode is normal

P1_multiSPEcnt[11]_lut_out = BB82_sload_path[11];
P1_multiSPEcnt[11] = DFFE(P1_multiSPEcnt[11]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L557 is slaveregister:slaveregister_inst|Mux~24881
--operation mode is normal

Y1L557 = J1_atwd1_timestamp[43] & (P1_multiSPEcnt[11] # C1_reg_address[6]) # !J1_atwd1_timestamp[43] & P1_multiSPEcnt[11] & !C1_reg_address[6];


--Q1_multiSPEcnt[11] is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[11]
--operation mode is normal

Q1_multiSPEcnt[11]_lut_out = BB03_sload_path[11];
Q1_multiSPEcnt[11] = DFFE(Q1_multiSPEcnt[11]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1L657 is slaveregister:slaveregister_inst|Mux~24882
--operation mode is normal

Y1L657 = Q1_multiSPEcnt[11] & !C1_reg_address[3] & !C1_reg_address[6];


--J1_atwd0_timestamp[43] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[43]
--operation mode is normal

J1_atwd0_timestamp[43]_lut_out = BB33_sload_path[43];
J1_atwd0_timestamp[43] = DFFE(J1_atwd0_timestamp[43]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--BB33_sload_path[43] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[43]
--operation mode is arithmetic

BB33_sload_path[43]_lut_out = BB33_sload_path[43] $ BB33L78;
BB33_sload_path[43] = DFFE(BB33_sload_path[43]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L98 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[43]~COUT
--operation mode is arithmetic

BB33L98 = CARRY(!BB33L78 # !BB33_sload_path[43]);


--Y1L757 is slaveregister:slaveregister_inst|Mux~24883
--operation mode is normal

Y1L757 = C1_reg_address[6] & (C1_reg_address[3] & J1_atwd0_timestamp[43] # !C1_reg_address[3] & BB33_sload_path[43]);


--Y1L975 is slaveregister:slaveregister_inst|Mux~15610
--operation mode is normal

Y1L975 = C1_reg_address[5] & (C1_reg_address[4] # Y1L657) # !C1_reg_address[5] & !C1_reg_address[4] & Y1L757;


--Y1L857 is slaveregister:slaveregister_inst|Mux~24884
--operation mode is normal

Y1L857 = BB7_q[11] & (MB1_inst16[11] # C1_reg_address[3]) # !BB7_q[11] & MB1_inst16[11] & !C1_reg_address[3];


--BB4_sload_path[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

BB4_sload_path[11]_lut_out = BB4_sload_path[11] $ BB4L32;
BB4_sload_path[11] = DFFE(BB4_sload_path[11]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--BB4L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

BB4L52 = CARRY(!BB4L32 # !BB4_sload_path[11]);


--Y1L085 is slaveregister:slaveregister_inst|Mux~15611
--operation mode is normal

Y1L085 = Y1L975 & (Y1L656 # !C1_reg_address[4]) # !Y1L975 & Y1L556 & C1_reg_address[4];


--Y1_com_ctrl_local[11] is slaveregister:slaveregister_inst|com_ctrl_local[11]
--operation mode is normal

Y1_com_ctrl_local[11]_lut_out = LE1_MASTERHWDATA[11];
Y1_com_ctrl_local[11] = DFFE(Y1_com_ctrl_local[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--J1_atwd1_timestamp[11] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[11]
--operation mode is normal

J1_atwd1_timestamp[11]_lut_out = BB33_sload_path[11];
J1_atwd1_timestamp[11] = DFFE(J1_atwd1_timestamp[11]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_oneSPEcnt[11] is hit_counter:inst_hit_counter|oneSPEcnt[11]
--operation mode is normal

P1_oneSPEcnt[11]_lut_out = BB92_sload_path[11];
P1_oneSPEcnt[11] = DFFE(P1_oneSPEcnt[11]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L775 is slaveregister:slaveregister_inst|Mux~15608
--operation mode is normal

Y1L775 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd1_timestamp[11]) # !C1_reg_address[6] & !C1_reg_address[5] & P1_oneSPEcnt[11];


--Y1L875 is slaveregister:slaveregister_inst|Mux~15609
--operation mode is normal

Y1L875 = Y1L775 & (Y1_tx_dpr_wadr_local[11] # !C1_reg_address[5]) # !Y1L775 & Y1_com_ctrl_local[11] & C1_reg_address[5];


--J1_atwd0_timestamp[11] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[11]
--operation mode is normal

J1_atwd0_timestamp[11]_lut_out = BB33_sload_path[11];
J1_atwd0_timestamp[11] = DFFE(J1_atwd0_timestamp[11]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_3_local[11] is slaveregister:slaveregister_inst|command_3_local[11]
--operation mode is normal

Y1_command_3_local[11]_lut_out = LE1_MASTERHWDATA[11];
Y1_command_3_local[11] = DFFE(Y1_command_3_local[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[11] is slaveregister:slaveregister_inst|command_1_local[11]
--operation mode is normal

Y1_command_1_local[11]_lut_out = LE1_MASTERHWDATA[11];
Y1_command_1_local[11] = DFFE(Y1_command_1_local[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1L575 is slaveregister:slaveregister_inst|Mux~15606
--operation mode is normal

Y1L575 = C1_reg_address[5] & (C1_reg_address[6] # Y1_command_3_local[11]) # !C1_reg_address[5] & !C1_reg_address[6] & Y1_command_1_local[11];


--Y1_command_5_local[11] is slaveregister:slaveregister_inst|command_5_local[11]
--operation mode is normal

Y1_command_5_local[11]_lut_out = LE1_MASTERHWDATA[11];
Y1_command_5_local[11] = DFFE(Y1_command_5_local[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L675 is slaveregister:slaveregister_inst|Mux~15607
--operation mode is normal

Y1L675 = Y1L575 & (Y1_command_5_local[11] # !C1_reg_address[6]) # !Y1L575 & J1_atwd0_timestamp[11] & C1_reg_address[6];


--BB33_sload_path[11] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

BB33_sload_path[11]_lut_out = BB33_sload_path[11] $ BB33L32;
BB33_sload_path[11] = DFFE(BB33_sload_path[11]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L52 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

BB33L52 = CARRY(!BB33L32 # !BB33_sload_path[11]);


--Q1_oneSPEcnt[11] is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[11]
--operation mode is normal

Q1_oneSPEcnt[11]_lut_out = BB13_sload_path[11];
Q1_oneSPEcnt[11] = DFFE(Q1_oneSPEcnt[11]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1_command_0_local[11] is slaveregister:slaveregister_inst|command_0_local[11]
--operation mode is normal

Y1_command_0_local[11]_lut_out = LE1_MASTERHWDATA[11];
Y1_command_0_local[11] = DFFE(Y1_command_0_local[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L375 is slaveregister:slaveregister_inst|Mux~15604
--operation mode is normal

Y1L375 = C1_reg_address[5] & (C1_reg_address[6] # Q1_oneSPEcnt[11]) # !C1_reg_address[5] & !C1_reg_address[6] & Y1_command_0_local[11];


--Y1_command_4_local[11] is slaveregister:slaveregister_inst|command_4_local[11]
--operation mode is normal

Y1_command_4_local[11]_lut_out = LE1_MASTERHWDATA[11];
Y1_command_4_local[11] = DFFE(Y1_command_4_local[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--Y1L475 is slaveregister:slaveregister_inst|Mux~15605
--operation mode is normal

Y1L475 = Y1L375 & (Y1_command_4_local[11] # !C1_reg_address[6]) # !Y1L375 & BB33_sload_path[11] & C1_reg_address[6];


--Y1L175 is slaveregister:slaveregister_inst|Mux~15602
--operation mode is normal

Y1L175 = C1_reg_address[3] & (C1_reg_address[4] # Y1L675) # !C1_reg_address[3] & !C1_reg_address[4] & Y1L475;


--Y1_command_2_local[11] is slaveregister:slaveregister_inst|command_2_local[11]
--operation mode is normal

Y1_command_2_local[11]_lut_out = LE1_MASTERHWDATA[11];
Y1_command_2_local[11] = DFFE(Y1_command_2_local[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L957 is slaveregister:slaveregister_inst|Mux~24885
--operation mode is normal

Y1L957 = C1_reg_address[6] & Y1_rx_dpr_radr_local[11] & C1_reg_address[5] # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_2_local[11];


--Y1L275 is slaveregister:slaveregister_inst|Mux~15603
--operation mode is normal

Y1L275 = Y1L175 & (Y1L957 # !C1_reg_address[4]) # !Y1L175 & Y1L875 & C1_reg_address[4];


--Y1L067 is slaveregister:slaveregister_inst|Mux~24886
--operation mode is normal

Y1L067 = !C1_reg_address[7] & (C1_reg_address[2] & Y1L085 # !C1_reg_address[2] & Y1L275);


--JB1_q[11] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
JB1_q[11]_data_in = D1L21;
JB1_q[11]_write_enable = D1L82;
JB1_q[11]_clock_0 = GLOBAL(FE1_outclock1);
JB1_q[11]_clock_1 = GLOBAL(FE1_outclock1);
JB1_q[11]_write_address = WR_ADDR(D1L91, D1L02, D1L12, D1L22, D1L32, D1L42, D1L52, D1L62, D1L72);
JB1_q[11]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB1_q[11] = MEMORY_SEGMENT(JB1_q[11]_data_in, JB1_q[11]_write_enable, JB1_q[11]_clock_0, JB1_q[11]_clock_1, , , , , VCC, JB1_q[11]_write_address, JB1_q[11]_read_address);


--Y1L346 is slaveregister:slaveregister_inst|Mux~15674
--operation mode is normal

Y1L346 = C1_reg_address[14] & (C1_reg_address[12] # JB1_q[11]) # !C1_reg_address[14] & !C1_reg_address[12] & JE1_q[11];


--JB2_q[11] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
JB2_q[11]_data_in = D2L21;
JB2_q[11]_write_enable = D2L82;
JB2_q[11]_clock_0 = GLOBAL(FE1_outclock1);
JB2_q[11]_clock_1 = GLOBAL(FE1_outclock1);
JB2_q[11]_write_address = WR_ADDR(D2L91, D2L02, D2L12, D2L22, D2L32, D2L42, D2L52, D2L62, D2L72);
JB2_q[11]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB2_q[11] = MEMORY_SEGMENT(JB2_q[11]_data_in, JB2_q[11]_write_enable, JB2_q[11]_clock_0, JB2_q[11]_clock_1, , , , , VCC, JB2_q[11]_write_address, JB2_q[11]_read_address);


--Y1L446 is slaveregister:slaveregister_inst|Mux~15675
--operation mode is normal

Y1L446 = Y1L346 & (JB2_q[11] # !C1_reg_address[12]) # !Y1L346 & Y1L067 & C1_reg_address[12];


--JE1_q[12] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12]
JE1_q[12]_write_address = WR_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[12]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[12] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[12]_write_address, JE1_q[12]_read_address);


--Y1L167 is slaveregister:slaveregister_inst|Mux~24887
--operation mode is normal

Y1L167 = JE1_q[12] & !C1_reg_address[10];


--Y1_rx_dpr_radr_local[12] is slaveregister:slaveregister_inst|rx_dpr_radr_local[12]
--operation mode is normal

Y1_rx_dpr_radr_local[12]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[12] # !Y1L1601 & Y1_rx_dpr_radr_local[12]);
Y1_rx_dpr_radr_local[12] = DFFE(Y1_rx_dpr_radr_local[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L267 is slaveregister:slaveregister_inst|Mux~24888
--operation mode is normal

Y1L267 = Y1L566 & Y1_rx_dpr_radr_local[12] & C1_reg_address[4] & !C1_reg_address[5];


--Y1L367 is slaveregister:slaveregister_inst|Mux~24889
--operation mode is normal

Y1L367 = C1_reg_address[4] & Y1L939 & Y1L666 & BB7_q[12];


--Y1_tx_dpr_wadr_local[12] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[12]
--operation mode is normal

Y1_tx_dpr_wadr_local[12]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[12] # !Y1L6311 & Y1_tx_dpr_wadr_local[12]);
Y1_tx_dpr_wadr_local[12] = DFFE(Y1_tx_dpr_wadr_local[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L467 is slaveregister:slaveregister_inst|Mux~24890
--operation mode is normal

Y1L467 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[12] & !C1_reg_address[4];


--MB1_inst16[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[12]
--operation mode is normal

MB1_inst16[12]_lut_out = BB71_q[12];
MB1_inst16[12] = DFFE(MB1_inst16[12]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L567 is slaveregister:slaveregister_inst|Mux~24891
--operation mode is normal

Y1L567 = Y1L551 & MB1_inst16[12] & Y1L866 & !C1_reg_address[4];


--Y1L667 is slaveregister:slaveregister_inst|Mux~24892
--operation mode is normal

Y1L667 = Y1L267 # Y1L367 # Y1L467 # Y1L567;


--Y1L479 is slaveregister:slaveregister_inst|reg_rdata~9044
--operation mode is normal

Y1L479 = Y1L549 & (Y1L167 # Y1L839 & Y1L667);


--JB4_q[12] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
JB4_q[12]_data_in = N1L31;
JB4_q[12]_write_enable = N1L34;
JB4_q[12]_clock_0 = GLOBAL(FE1_outclock1);
JB4_q[12]_clock_1 = GLOBAL(FE1_outclock1);
JB4_q[12]_write_address = WR_ADDR(N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04, N1L14);
JB4_q[12]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB4_q[12] = MEMORY_SEGMENT(JB4_q[12]_data_in, JB4_q[12]_write_enable, JB4_q[12]_clock_0, JB4_q[12]_clock_1, , , , , VCC, JB4_q[12]_write_address, JB4_q[12]_read_address);


--Y1L579 is slaveregister:slaveregister_inst|reg_rdata~9045
--operation mode is normal

Y1L579 = Y1L898 & C1_reg_address[13] & Y1L249 & JB4_q[12];


--JB1_q[12] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
JB1_q[12]_data_in = D1L31;
JB1_q[12]_write_enable = D1L82;
JB1_q[12]_clock_0 = GLOBAL(FE1_outclock1);
JB1_q[12]_clock_1 = GLOBAL(FE1_outclock1);
JB1_q[12]_write_address = WR_ADDR(D1L91, D1L02, D1L12, D1L22, D1L32, D1L42, D1L52, D1L62, D1L72);
JB1_q[12]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB1_q[12] = MEMORY_SEGMENT(JB1_q[12]_data_in, JB1_q[12]_write_enable, JB1_q[12]_clock_0, JB1_q[12]_clock_1, , , , , VCC, JB1_q[12]_write_address, JB1_q[12]_read_address);


--K1_FF_up_a is coinc:inst_coinc|FF_up_a
--operation mode is normal

K1_FF_up_a_lut_out = VCC;
K1_FF_up_a = DFFE(K1_FF_up_a_lut_out, COINC_UP_A, Y1_command_2_local[12], , );


--Y1L767 is slaveregister:slaveregister_inst|Mux~24893
--operation mode is normal

Y1L767 = K1_FF_up_a & (COINC_UP_A # Y1_command_2_local[2]) # !K1_FF_up_a & COINC_UP_A & !Y1_command_2_local[2];


--J1_atwd1_timestamp[44] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[44]
--operation mode is normal

J1_atwd1_timestamp[44]_lut_out = BB33_sload_path[44];
J1_atwd1_timestamp[44] = DFFE(J1_atwd1_timestamp[44]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_multiSPEcnt[12] is hit_counter:inst_hit_counter|multiSPEcnt[12]
--operation mode is normal

P1_multiSPEcnt[12]_lut_out = BB82_sload_path[12];
P1_multiSPEcnt[12] = DFFE(P1_multiSPEcnt[12]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L867 is slaveregister:slaveregister_inst|Mux~24894
--operation mode is normal

Y1L867 = J1_atwd1_timestamp[44] & (P1_multiSPEcnt[12] # C1_reg_address[6]) # !J1_atwd1_timestamp[44] & P1_multiSPEcnt[12] & !C1_reg_address[6];


--Q1_multiSPEcnt[12] is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[12]
--operation mode is normal

Q1_multiSPEcnt[12]_lut_out = BB03_sload_path[12];
Q1_multiSPEcnt[12] = DFFE(Q1_multiSPEcnt[12]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1L967 is slaveregister:slaveregister_inst|Mux~24895
--operation mode is normal

Y1L967 = Q1_multiSPEcnt[12] & !C1_reg_address[3] & !C1_reg_address[6];


--J1_atwd0_timestamp[44] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[44]
--operation mode is normal

J1_atwd0_timestamp[44]_lut_out = BB33_sload_path[44];
J1_atwd0_timestamp[44] = DFFE(J1_atwd0_timestamp[44]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--BB33_sload_path[44] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[44]
--operation mode is arithmetic

BB33_sload_path[44]_lut_out = BB33_sload_path[44] $ !BB33L98;
BB33_sload_path[44] = DFFE(BB33_sload_path[44]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L19 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[44]~COUT
--operation mode is arithmetic

BB33L19 = CARRY(BB33_sload_path[44] & !BB33L98);


--Y1L077 is slaveregister:slaveregister_inst|Mux~24896
--operation mode is normal

Y1L077 = C1_reg_address[6] & (C1_reg_address[3] & J1_atwd0_timestamp[44] # !C1_reg_address[3] & BB33_sload_path[44]);


--Y1L985 is slaveregister:slaveregister_inst|Mux~15620
--operation mode is normal

Y1L985 = C1_reg_address[5] & (C1_reg_address[4] # Y1L967) # !C1_reg_address[5] & !C1_reg_address[4] & Y1L077;


--Y1L177 is slaveregister:slaveregister_inst|Mux~24897
--operation mode is normal

Y1L177 = BB7_q[12] & (MB1_inst16[12] # C1_reg_address[3]) # !BB7_q[12] & MB1_inst16[12] & !C1_reg_address[3];


--BB4_sload_path[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

BB4_sload_path[12]_lut_out = BB4_sload_path[12] $ !BB4L52;
BB4_sload_path[12] = DFFE(BB4_sload_path[12]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--BB4L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

BB4L72 = CARRY(BB4_sload_path[12] & !BB4L52);


--Y1L095 is slaveregister:slaveregister_inst|Mux~15621
--operation mode is normal

Y1L095 = Y1L985 & (Y1L856 # !C1_reg_address[4]) # !Y1L985 & Y1L756 & C1_reg_address[4];


--Y1_com_ctrl_local[12] is slaveregister:slaveregister_inst|com_ctrl_local[12]
--operation mode is normal

Y1_com_ctrl_local[12]_lut_out = !LE1_MASTERHWDATA[12];
Y1_com_ctrl_local[12] = DFFE(Y1_com_ctrl_local[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--J1_atwd1_timestamp[12] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[12]
--operation mode is normal

J1_atwd1_timestamp[12]_lut_out = BB33_sload_path[12];
J1_atwd1_timestamp[12] = DFFE(J1_atwd1_timestamp[12]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_oneSPEcnt[12] is hit_counter:inst_hit_counter|oneSPEcnt[12]
--operation mode is normal

P1_oneSPEcnt[12]_lut_out = BB92_sload_path[12];
P1_oneSPEcnt[12] = DFFE(P1_oneSPEcnt[12]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L785 is slaveregister:slaveregister_inst|Mux~15618
--operation mode is normal

Y1L785 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd1_timestamp[12]) # !C1_reg_address[6] & !C1_reg_address[5] & P1_oneSPEcnt[12];


--Y1L885 is slaveregister:slaveregister_inst|Mux~15619
--operation mode is normal

Y1L885 = Y1L785 & (Y1_tx_dpr_wadr_local[12] # !C1_reg_address[5]) # !Y1L785 & !Y1_com_ctrl_local[12] & C1_reg_address[5];


--J1_atwd0_timestamp[12] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[12]
--operation mode is normal

J1_atwd0_timestamp[12]_lut_out = BB33_sload_path[12];
J1_atwd0_timestamp[12] = DFFE(J1_atwd0_timestamp[12]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_3_local[12] is slaveregister:slaveregister_inst|command_3_local[12]
--operation mode is normal

Y1_command_3_local[12]_lut_out = LE1_MASTERHWDATA[12];
Y1_command_3_local[12] = DFFE(Y1_command_3_local[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[12] is slaveregister:slaveregister_inst|command_1_local[12]
--operation mode is normal

Y1_command_1_local[12]_lut_out = !LE1_MASTERHWDATA[12];
Y1_command_1_local[12] = DFFE(Y1_command_1_local[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1L585 is slaveregister:slaveregister_inst|Mux~15616
--operation mode is normal

Y1L585 = C1_reg_address[5] & (C1_reg_address[6] # Y1_command_3_local[12]) # !C1_reg_address[5] & !C1_reg_address[6] & !Y1_command_1_local[12];


--Y1_command_5_local[12] is slaveregister:slaveregister_inst|command_5_local[12]
--operation mode is normal

Y1_command_5_local[12]_lut_out = LE1_MASTERHWDATA[12];
Y1_command_5_local[12] = DFFE(Y1_command_5_local[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L685 is slaveregister:slaveregister_inst|Mux~15617
--operation mode is normal

Y1L685 = Y1L585 & (Y1_command_5_local[12] # !C1_reg_address[6]) # !Y1L585 & J1_atwd0_timestamp[12] & C1_reg_address[6];


--BB33_sload_path[12] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

BB33_sload_path[12]_lut_out = BB33_sload_path[12] $ !BB33L52;
BB33_sload_path[12] = DFFE(BB33_sload_path[12]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L72 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

BB33L72 = CARRY(BB33_sload_path[12] & !BB33L52);


--Q1_oneSPEcnt[12] is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[12]
--operation mode is normal

Q1_oneSPEcnt[12]_lut_out = BB13_sload_path[12];
Q1_oneSPEcnt[12] = DFFE(Q1_oneSPEcnt[12]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1_command_0_local[12] is slaveregister:slaveregister_inst|command_0_local[12]
--operation mode is normal

Y1_command_0_local[12]_lut_out = LE1_MASTERHWDATA[12];
Y1_command_0_local[12] = DFFE(Y1_command_0_local[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L385 is slaveregister:slaveregister_inst|Mux~15614
--operation mode is normal

Y1L385 = C1_reg_address[5] & (C1_reg_address[6] # Q1_oneSPEcnt[12]) # !C1_reg_address[5] & !C1_reg_address[6] & Y1_command_0_local[12];


--Y1_command_4_local[12] is slaveregister:slaveregister_inst|command_4_local[12]
--operation mode is normal

Y1_command_4_local[12]_lut_out = LE1_MASTERHWDATA[12];
Y1_command_4_local[12] = DFFE(Y1_command_4_local[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--Y1L485 is slaveregister:slaveregister_inst|Mux~15615
--operation mode is normal

Y1L485 = Y1L385 & (Y1_command_4_local[12] # !C1_reg_address[6]) # !Y1L385 & BB33_sload_path[12] & C1_reg_address[6];


--Y1L185 is slaveregister:slaveregister_inst|Mux~15612
--operation mode is normal

Y1L185 = C1_reg_address[3] & (C1_reg_address[4] # Y1L685) # !C1_reg_address[3] & !C1_reg_address[4] & Y1L485;


--Y1L277 is slaveregister:slaveregister_inst|Mux~24898
--operation mode is normal

Y1L277 = C1_reg_address[6] & Y1_rx_dpr_radr_local[12] & C1_reg_address[5] # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_2_local[12];


--Y1L285 is slaveregister:slaveregister_inst|Mux~15613
--operation mode is normal

Y1L285 = Y1L185 & (Y1L277 # !C1_reg_address[4]) # !Y1L185 & Y1L885 & C1_reg_address[4];


--Y1L377 is slaveregister:slaveregister_inst|Mux~24899
--operation mode is normal

Y1L377 = !C1_reg_address[7] & (C1_reg_address[2] & Y1L095 # !C1_reg_address[2] & Y1L285);


--Y1L546 is slaveregister:slaveregister_inst|Mux~15676
--operation mode is normal

Y1L546 = C1_reg_address[12] & (C1_reg_address[14] # Y1L377) # !C1_reg_address[12] & !C1_reg_address[14] & JE1_q[12];


--JB2_q[12] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
JB2_q[12]_data_in = D2L31;
JB2_q[12]_write_enable = D2L82;
JB2_q[12]_clock_0 = GLOBAL(FE1_outclock1);
JB2_q[12]_clock_1 = GLOBAL(FE1_outclock1);
JB2_q[12]_write_address = WR_ADDR(D2L91, D2L02, D2L12, D2L22, D2L32, D2L42, D2L52, D2L62, D2L72);
JB2_q[12]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB2_q[12] = MEMORY_SEGMENT(JB2_q[12]_data_in, JB2_q[12]_write_enable, JB2_q[12]_clock_0, JB2_q[12]_clock_1, , , , , VCC, JB2_q[12]_write_address, JB2_q[12]_read_address);


--Y1L646 is slaveregister:slaveregister_inst|Mux~15677
--operation mode is normal

Y1L646 = Y1L546 & (JB2_q[12] # !C1_reg_address[14]) # !Y1L546 & JB1_q[12] & C1_reg_address[14];


--JE1_q[13] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13]
JE1_q[13]_write_address = WR_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[13]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[13] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[13]_write_address, JE1_q[13]_read_address);


--Y1L477 is slaveregister:slaveregister_inst|Mux~24900
--operation mode is normal

Y1L477 = JE1_q[13] & !C1_reg_address[10];


--Y1_rx_dpr_radr_local[13] is slaveregister:slaveregister_inst|rx_dpr_radr_local[13]
--operation mode is normal

Y1_rx_dpr_radr_local[13]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[13] # !Y1L1601 & Y1_rx_dpr_radr_local[13]);
Y1_rx_dpr_radr_local[13] = DFFE(Y1_rx_dpr_radr_local[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L577 is slaveregister:slaveregister_inst|Mux~24901
--operation mode is normal

Y1L577 = Y1L566 & Y1_rx_dpr_radr_local[13] & C1_reg_address[4] & !C1_reg_address[5];


--BB7_q[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13]
--operation mode is counter

BB7_q[13]_lut_out = BB7_q[13] $ BB7L72;
BB7_q[13]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[13]) # (!VB1_CRC_ERR & BB7_q[13]_lut_out);
BB7_q[13] = DFFE(BB7_q[13]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--BB7L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

BB7L92 = CARRY(!BB7L72 # !BB7_q[13]);


--Y1L677 is slaveregister:slaveregister_inst|Mux~24902
--operation mode is normal

Y1L677 = BB7_q[13] & C1_reg_address[4] & Y1L939 & Y1L666;


--Y1_tx_dpr_wadr_local[13] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[13]
--operation mode is normal

Y1_tx_dpr_wadr_local[13]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[13] # !Y1L6311 & Y1_tx_dpr_wadr_local[13]);
Y1_tx_dpr_wadr_local[13] = DFFE(Y1_tx_dpr_wadr_local[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L777 is slaveregister:slaveregister_inst|Mux~24903
--operation mode is normal

Y1L777 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[13] & !C1_reg_address[4];


--MB1_inst16[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[13]
--operation mode is normal

MB1_inst16[13]_lut_out = BB71_q[13];
MB1_inst16[13] = DFFE(MB1_inst16[13]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L877 is slaveregister:slaveregister_inst|Mux~24904
--operation mode is normal

Y1L877 = Y1L551 & MB1_inst16[13] & Y1L866 & !C1_reg_address[4];


--Y1L977 is slaveregister:slaveregister_inst|Mux~24905
--operation mode is normal

Y1L977 = Y1L577 # Y1L677 # Y1L777 # Y1L877;


--Y1L679 is slaveregister:slaveregister_inst|reg_rdata~9047
--operation mode is normal

Y1L679 = Y1L549 & (Y1L477 # Y1L839 & Y1L977);


--JB4_q[13] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
JB4_q[13]_data_in = N1L41;
JB4_q[13]_write_enable = N1L34;
JB4_q[13]_clock_0 = GLOBAL(FE1_outclock1);
JB4_q[13]_clock_1 = GLOBAL(FE1_outclock1);
JB4_q[13]_write_address = WR_ADDR(N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04, N1L14);
JB4_q[13]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB4_q[13] = MEMORY_SEGMENT(JB4_q[13]_data_in, JB4_q[13]_write_enable, JB4_q[13]_clock_0, JB4_q[13]_clock_1, , , , , VCC, JB4_q[13]_write_address, JB4_q[13]_read_address);


--Y1L779 is slaveregister:slaveregister_inst|reg_rdata~9048
--operation mode is normal

Y1L779 = Y1L898 & C1_reg_address[13] & Y1L249 & JB4_q[13];


--K1_FF_up_abar is coinc:inst_coinc|FF_up_abar
--operation mode is normal

K1_FF_up_abar_lut_out = VCC;
K1_FF_up_abar = DFFE(K1_FF_up_abar_lut_out, !COINC_UP_ABAR, Y1_command_2_local[12], , );


--Y1L087 is slaveregister:slaveregister_inst|Mux~24906
--operation mode is normal

Y1L087 = COINC_UP_ABAR & (!K1_FF_up_abar # !Y1_command_2_local[2]) # !COINC_UP_ABAR & Y1_command_2_local[2] & !K1_FF_up_abar;


--J1_atwd1_timestamp[45] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[45]
--operation mode is normal

J1_atwd1_timestamp[45]_lut_out = BB33_sload_path[45];
J1_atwd1_timestamp[45] = DFFE(J1_atwd1_timestamp[45]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_multiSPEcnt[13] is hit_counter:inst_hit_counter|multiSPEcnt[13]
--operation mode is normal

P1_multiSPEcnt[13]_lut_out = BB82_sload_path[13];
P1_multiSPEcnt[13] = DFFE(P1_multiSPEcnt[13]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L187 is slaveregister:slaveregister_inst|Mux~24907
--operation mode is normal

Y1L187 = J1_atwd1_timestamp[45] & (P1_multiSPEcnt[13] # C1_reg_address[6]) # !J1_atwd1_timestamp[45] & P1_multiSPEcnt[13] & !C1_reg_address[6];


--Q1_multiSPEcnt[13] is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[13]
--operation mode is normal

Q1_multiSPEcnt[13]_lut_out = BB03_sload_path[13];
Q1_multiSPEcnt[13] = DFFE(Q1_multiSPEcnt[13]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1L287 is slaveregister:slaveregister_inst|Mux~24908
--operation mode is normal

Y1L287 = Q1_multiSPEcnt[13] & !C1_reg_address[3] & !C1_reg_address[6];


--J1_atwd0_timestamp[45] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[45]
--operation mode is normal

J1_atwd0_timestamp[45]_lut_out = BB33_sload_path[45];
J1_atwd0_timestamp[45] = DFFE(J1_atwd0_timestamp[45]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--BB33_sload_path[45] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[45]
--operation mode is arithmetic

BB33_sload_path[45]_lut_out = BB33_sload_path[45] $ BB33L19;
BB33_sload_path[45] = DFFE(BB33_sload_path[45]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L39 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[45]~COUT
--operation mode is arithmetic

BB33L39 = CARRY(!BB33L19 # !BB33_sload_path[45]);


--Y1L387 is slaveregister:slaveregister_inst|Mux~24909
--operation mode is normal

Y1L387 = C1_reg_address[6] & (C1_reg_address[3] & J1_atwd0_timestamp[45] # !C1_reg_address[3] & BB33_sload_path[45]);


--Y1L995 is slaveregister:slaveregister_inst|Mux~15630
--operation mode is normal

Y1L995 = C1_reg_address[5] & (C1_reg_address[4] # Y1L287) # !C1_reg_address[5] & !C1_reg_address[4] & Y1L387;


--Y1L487 is slaveregister:slaveregister_inst|Mux~24910
--operation mode is normal

Y1L487 = BB7_q[13] & (MB1_inst16[13] # C1_reg_address[3]) # !BB7_q[13] & MB1_inst16[13] & !C1_reg_address[3];


--BB4_sload_path[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

BB4_sload_path[13]_lut_out = BB4_sload_path[13] $ BB4L72;
BB4_sload_path[13] = DFFE(BB4_sload_path[13]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--BB4L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

BB4L92 = CARRY(!BB4L72 # !BB4_sload_path[13]);


--Y1L006 is slaveregister:slaveregister_inst|Mux~15631
--operation mode is normal

Y1L006 = Y1L995 & (Y1L066 # !C1_reg_address[4]) # !Y1L995 & Y1L956 & C1_reg_address[4];


--Y1_com_ctrl_local[13] is slaveregister:slaveregister_inst|com_ctrl_local[13]
--operation mode is normal

Y1_com_ctrl_local[13]_lut_out = LE1_MASTERHWDATA[13];
Y1_com_ctrl_local[13] = DFFE(Y1_com_ctrl_local[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--J1_atwd1_timestamp[13] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[13]
--operation mode is normal

J1_atwd1_timestamp[13]_lut_out = BB33_sload_path[13];
J1_atwd1_timestamp[13] = DFFE(J1_atwd1_timestamp[13]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_oneSPEcnt[13] is hit_counter:inst_hit_counter|oneSPEcnt[13]
--operation mode is normal

P1_oneSPEcnt[13]_lut_out = BB92_sload_path[13];
P1_oneSPEcnt[13] = DFFE(P1_oneSPEcnt[13]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L795 is slaveregister:slaveregister_inst|Mux~15628
--operation mode is normal

Y1L795 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd1_timestamp[13]) # !C1_reg_address[6] & !C1_reg_address[5] & P1_oneSPEcnt[13];


--Y1L895 is slaveregister:slaveregister_inst|Mux~15629
--operation mode is normal

Y1L895 = Y1L795 & (Y1_tx_dpr_wadr_local[13] # !C1_reg_address[5]) # !Y1L795 & Y1_com_ctrl_local[13] & C1_reg_address[5];


--J1_atwd0_timestamp[13] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[13]
--operation mode is normal

J1_atwd0_timestamp[13]_lut_out = BB33_sload_path[13];
J1_atwd0_timestamp[13] = DFFE(J1_atwd0_timestamp[13]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_3_local[13] is slaveregister:slaveregister_inst|command_3_local[13]
--operation mode is normal

Y1_command_3_local[13]_lut_out = LE1_MASTERHWDATA[13];
Y1_command_3_local[13] = DFFE(Y1_command_3_local[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[13] is slaveregister:slaveregister_inst|command_1_local[13]
--operation mode is normal

Y1_command_1_local[13]_lut_out = !LE1_MASTERHWDATA[13];
Y1_command_1_local[13] = DFFE(Y1_command_1_local[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1L595 is slaveregister:slaveregister_inst|Mux~15626
--operation mode is normal

Y1L595 = C1_reg_address[5] & (C1_reg_address[6] # Y1_command_3_local[13]) # !C1_reg_address[5] & !C1_reg_address[6] & !Y1_command_1_local[13];


--Y1_command_5_local[13] is slaveregister:slaveregister_inst|command_5_local[13]
--operation mode is normal

Y1_command_5_local[13]_lut_out = LE1_MASTERHWDATA[13];
Y1_command_5_local[13] = DFFE(Y1_command_5_local[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L695 is slaveregister:slaveregister_inst|Mux~15627
--operation mode is normal

Y1L695 = Y1L595 & (Y1_command_5_local[13] # !C1_reg_address[6]) # !Y1L595 & J1_atwd0_timestamp[13] & C1_reg_address[6];


--BB33_sload_path[13] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

BB33_sload_path[13]_lut_out = BB33_sload_path[13] $ BB33L72;
BB33_sload_path[13] = DFFE(BB33_sload_path[13]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L92 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

BB33L92 = CARRY(!BB33L72 # !BB33_sload_path[13]);


--Q1_oneSPEcnt[13] is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[13]
--operation mode is normal

Q1_oneSPEcnt[13]_lut_out = BB13_sload_path[13];
Q1_oneSPEcnt[13] = DFFE(Q1_oneSPEcnt[13]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1_command_0_local[13] is slaveregister:slaveregister_inst|command_0_local[13]
--operation mode is normal

Y1_command_0_local[13]_lut_out = LE1_MASTERHWDATA[13];
Y1_command_0_local[13] = DFFE(Y1_command_0_local[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L395 is slaveregister:slaveregister_inst|Mux~15624
--operation mode is normal

Y1L395 = C1_reg_address[5] & (C1_reg_address[6] # Q1_oneSPEcnt[13]) # !C1_reg_address[5] & !C1_reg_address[6] & Y1_command_0_local[13];


--Y1_command_4_local[13] is slaveregister:slaveregister_inst|command_4_local[13]
--operation mode is normal

Y1_command_4_local[13]_lut_out = LE1_MASTERHWDATA[13];
Y1_command_4_local[13] = DFFE(Y1_command_4_local[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--Y1L495 is slaveregister:slaveregister_inst|Mux~15625
--operation mode is normal

Y1L495 = Y1L395 & (Y1_command_4_local[13] # !C1_reg_address[6]) # !Y1L395 & BB33_sload_path[13] & C1_reg_address[6];


--Y1L195 is slaveregister:slaveregister_inst|Mux~15622
--operation mode is normal

Y1L195 = C1_reg_address[3] & (C1_reg_address[4] # Y1L695) # !C1_reg_address[3] & !C1_reg_address[4] & Y1L495;


--Y1L587 is slaveregister:slaveregister_inst|Mux~24911
--operation mode is normal

Y1L587 = C1_reg_address[6] & Y1_rx_dpr_radr_local[13] & C1_reg_address[5] # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_2_local[13];


--Y1L295 is slaveregister:slaveregister_inst|Mux~15623
--operation mode is normal

Y1L295 = Y1L195 & (Y1L587 # !C1_reg_address[4]) # !Y1L195 & Y1L895 & C1_reg_address[4];


--Y1L687 is slaveregister:slaveregister_inst|Mux~24912
--operation mode is normal

Y1L687 = !C1_reg_address[7] & (C1_reg_address[2] & Y1L006 # !C1_reg_address[2] & Y1L295);


--JB1_q[13] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
JB1_q[13]_data_in = D1L41;
JB1_q[13]_write_enable = D1L82;
JB1_q[13]_clock_0 = GLOBAL(FE1_outclock1);
JB1_q[13]_clock_1 = GLOBAL(FE1_outclock1);
JB1_q[13]_write_address = WR_ADDR(D1L91, D1L02, D1L12, D1L22, D1L32, D1L42, D1L52, D1L62, D1L72);
JB1_q[13]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB1_q[13] = MEMORY_SEGMENT(JB1_q[13]_data_in, JB1_q[13]_write_enable, JB1_q[13]_clock_0, JB1_q[13]_clock_1, , , , , VCC, JB1_q[13]_write_address, JB1_q[13]_read_address);


--Y1L746 is slaveregister:slaveregister_inst|Mux~15678
--operation mode is normal

Y1L746 = C1_reg_address[14] & (C1_reg_address[12] # JB1_q[13]) # !C1_reg_address[14] & !C1_reg_address[12] & JE1_q[13];


--JB2_q[13] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
JB2_q[13]_data_in = D2L41;
JB2_q[13]_write_enable = D2L82;
JB2_q[13]_clock_0 = GLOBAL(FE1_outclock1);
JB2_q[13]_clock_1 = GLOBAL(FE1_outclock1);
JB2_q[13]_write_address = WR_ADDR(D2L91, D2L02, D2L12, D2L22, D2L32, D2L42, D2L52, D2L62, D2L72);
JB2_q[13]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB2_q[13] = MEMORY_SEGMENT(JB2_q[13]_data_in, JB2_q[13]_write_enable, JB2_q[13]_clock_0, JB2_q[13]_clock_1, , , , , VCC, JB2_q[13]_write_address, JB2_q[13]_read_address);


--Y1L846 is slaveregister:slaveregister_inst|Mux~15679
--operation mode is normal

Y1L846 = Y1L746 & (JB2_q[13] # !C1_reg_address[12]) # !Y1L746 & Y1L687 & C1_reg_address[12];


--JE1_q[14] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14]
JE1_q[14]_write_address = WR_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[14]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[14] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[14]_write_address, JE1_q[14]_read_address);


--Y1L787 is slaveregister:slaveregister_inst|Mux~24913
--operation mode is normal

Y1L787 = JE1_q[14] & !C1_reg_address[10];


--Y1_rx_dpr_radr_local[14] is slaveregister:slaveregister_inst|rx_dpr_radr_local[14]
--operation mode is normal

Y1_rx_dpr_radr_local[14]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[14] # !Y1L1601 & Y1_rx_dpr_radr_local[14]);
Y1_rx_dpr_radr_local[14] = DFFE(Y1_rx_dpr_radr_local[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L887 is slaveregister:slaveregister_inst|Mux~24914
--operation mode is normal

Y1L887 = Y1L566 & Y1_rx_dpr_radr_local[14] & C1_reg_address[4] & !C1_reg_address[5];


--BB7_q[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14]
--operation mode is counter

BB7_q[14]_lut_out = BB7_q[14] $ !BB7L92;
BB7_q[14]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[14]) # (!VB1_CRC_ERR & BB7_q[14]_lut_out);
BB7_q[14] = DFFE(BB7_q[14]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--BB7L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

BB7L13 = CARRY(BB7_q[14] & !BB7L92);


--Y1L987 is slaveregister:slaveregister_inst|Mux~24915
--operation mode is normal

Y1L987 = BB7_q[14] & C1_reg_address[4] & Y1L939 & Y1L666;


--Y1_tx_dpr_wadr_local[14] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[14]
--operation mode is normal

Y1_tx_dpr_wadr_local[14]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[14] # !Y1L6311 & Y1_tx_dpr_wadr_local[14]);
Y1_tx_dpr_wadr_local[14] = DFFE(Y1_tx_dpr_wadr_local[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L097 is slaveregister:slaveregister_inst|Mux~24916
--operation mode is normal

Y1L097 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[14] & !C1_reg_address[4];


--MB1_inst16[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[14]
--operation mode is normal

MB1_inst16[14]_lut_out = BB71_q[14];
MB1_inst16[14] = DFFE(MB1_inst16[14]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L197 is slaveregister:slaveregister_inst|Mux~24917
--operation mode is normal

Y1L197 = Y1L551 & MB1_inst16[14] & Y1L866 & !C1_reg_address[4];


--Y1L297 is slaveregister:slaveregister_inst|Mux~24918
--operation mode is normal

Y1L297 = Y1L887 # Y1L987 # Y1L097 # Y1L197;


--Y1L879 is slaveregister:slaveregister_inst|reg_rdata~9050
--operation mode is normal

Y1L879 = Y1L549 & (Y1L787 # Y1L839 & Y1L297);


--JB4_q[14] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
JB4_q[14]_data_in = N1L51;
JB4_q[14]_write_enable = N1L34;
JB4_q[14]_clock_0 = GLOBAL(FE1_outclock1);
JB4_q[14]_clock_1 = GLOBAL(FE1_outclock1);
JB4_q[14]_write_address = WR_ADDR(N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04, N1L14);
JB4_q[14]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB4_q[14] = MEMORY_SEGMENT(JB4_q[14]_data_in, JB4_q[14]_write_enable, JB4_q[14]_clock_0, JB4_q[14]_clock_1, , , , , VCC, JB4_q[14]_write_address, JB4_q[14]_read_address);


--Y1L979 is slaveregister:slaveregister_inst|reg_rdata~9051
--operation mode is normal

Y1L979 = Y1L898 & C1_reg_address[13] & Y1L249 & JB4_q[14];


--JB1_q[14] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
JB1_q[14]_data_in = D1L51;
JB1_q[14]_write_enable = D1L82;
JB1_q[14]_clock_0 = GLOBAL(FE1_outclock1);
JB1_q[14]_clock_1 = GLOBAL(FE1_outclock1);
JB1_q[14]_write_address = WR_ADDR(D1L91, D1L02, D1L12, D1L22, D1L32, D1L42, D1L52, D1L62, D1L72);
JB1_q[14]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB1_q[14] = MEMORY_SEGMENT(JB1_q[14]_data_in, JB1_q[14]_write_enable, JB1_q[14]_clock_0, JB1_q[14]_clock_1, , , , , VCC, JB1_q[14]_write_address, JB1_q[14]_read_address);


--K1_FF_up_b is coinc:inst_coinc|FF_up_b
--operation mode is normal

K1_FF_up_b_lut_out = VCC;
K1_FF_up_b = DFFE(K1_FF_up_b_lut_out, COINC_UP_B, Y1_command_2_local[13], , );


--Y1L397 is slaveregister:slaveregister_inst|Mux~24919
--operation mode is normal

Y1L397 = K1_FF_up_b & (COINC_UP_B # Y1_command_2_local[2]) # !K1_FF_up_b & COINC_UP_B & !Y1_command_2_local[2];


--J1_atwd1_timestamp[46] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[46]
--operation mode is normal

J1_atwd1_timestamp[46]_lut_out = BB33_sload_path[46];
J1_atwd1_timestamp[46] = DFFE(J1_atwd1_timestamp[46]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_multiSPEcnt[14] is hit_counter:inst_hit_counter|multiSPEcnt[14]
--operation mode is normal

P1_multiSPEcnt[14]_lut_out = BB82_sload_path[14];
P1_multiSPEcnt[14] = DFFE(P1_multiSPEcnt[14]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L497 is slaveregister:slaveregister_inst|Mux~24920
--operation mode is normal

Y1L497 = J1_atwd1_timestamp[46] & (P1_multiSPEcnt[14] # C1_reg_address[6]) # !J1_atwd1_timestamp[46] & P1_multiSPEcnt[14] & !C1_reg_address[6];


--Q1_multiSPEcnt[14] is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[14]
--operation mode is normal

Q1_multiSPEcnt[14]_lut_out = BB03_sload_path[14];
Q1_multiSPEcnt[14] = DFFE(Q1_multiSPEcnt[14]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1L597 is slaveregister:slaveregister_inst|Mux~24921
--operation mode is normal

Y1L597 = Q1_multiSPEcnt[14] & !C1_reg_address[3] & !C1_reg_address[6];


--J1_atwd0_timestamp[46] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[46]
--operation mode is normal

J1_atwd0_timestamp[46]_lut_out = BB33_sload_path[46];
J1_atwd0_timestamp[46] = DFFE(J1_atwd0_timestamp[46]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--BB33_sload_path[46] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[46]
--operation mode is arithmetic

BB33_sload_path[46]_lut_out = BB33_sload_path[46] $ !BB33L39;
BB33_sload_path[46] = DFFE(BB33_sload_path[46]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L59 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[46]~COUT
--operation mode is arithmetic

BB33L59 = CARRY(BB33_sload_path[46] & !BB33L39);


--Y1L697 is slaveregister:slaveregister_inst|Mux~24922
--operation mode is normal

Y1L697 = C1_reg_address[6] & (C1_reg_address[3] & J1_atwd0_timestamp[46] # !C1_reg_address[3] & BB33_sload_path[46]);


--Y1L906 is slaveregister:slaveregister_inst|Mux~15640
--operation mode is normal

Y1L906 = C1_reg_address[5] & (C1_reg_address[4] # Y1L597) # !C1_reg_address[5] & !C1_reg_address[4] & Y1L697;


--Y1L797 is slaveregister:slaveregister_inst|Mux~24923
--operation mode is normal

Y1L797 = BB7_q[14] & (MB1_inst16[14] # C1_reg_address[3]) # !BB7_q[14] & MB1_inst16[14] & !C1_reg_address[3];


--BB4_sload_path[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

BB4_sload_path[14]_lut_out = BB4_sload_path[14] $ !BB4L92;
BB4_sload_path[14] = DFFE(BB4_sload_path[14]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--BB4L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

BB4L13 = CARRY(BB4_sload_path[14] & !BB4L92);


--Y1L016 is slaveregister:slaveregister_inst|Mux~15641
--operation mode is normal

Y1L016 = Y1L906 & (Y1L266 # !C1_reg_address[4]) # !Y1L906 & Y1L166 & C1_reg_address[4];


--Y1_com_ctrl_local[14] is slaveregister:slaveregister_inst|com_ctrl_local[14]
--operation mode is normal

Y1_com_ctrl_local[14]_lut_out = LE1_MASTERHWDATA[14];
Y1_com_ctrl_local[14] = DFFE(Y1_com_ctrl_local[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--J1_atwd1_timestamp[14] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[14]
--operation mode is normal

J1_atwd1_timestamp[14]_lut_out = BB33_sload_path[14];
J1_atwd1_timestamp[14] = DFFE(J1_atwd1_timestamp[14]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_oneSPEcnt[14] is hit_counter:inst_hit_counter|oneSPEcnt[14]
--operation mode is normal

P1_oneSPEcnt[14]_lut_out = BB92_sload_path[14];
P1_oneSPEcnt[14] = DFFE(P1_oneSPEcnt[14]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L706 is slaveregister:slaveregister_inst|Mux~15638
--operation mode is normal

Y1L706 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd1_timestamp[14]) # !C1_reg_address[6] & !C1_reg_address[5] & P1_oneSPEcnt[14];


--Y1L806 is slaveregister:slaveregister_inst|Mux~15639
--operation mode is normal

Y1L806 = Y1L706 & (Y1_tx_dpr_wadr_local[14] # !C1_reg_address[5]) # !Y1L706 & Y1_com_ctrl_local[14] & C1_reg_address[5];


--J1_atwd0_timestamp[14] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[14]
--operation mode is normal

J1_atwd0_timestamp[14]_lut_out = BB33_sload_path[14];
J1_atwd0_timestamp[14] = DFFE(J1_atwd0_timestamp[14]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_3_local[14] is slaveregister:slaveregister_inst|command_3_local[14]
--operation mode is normal

Y1_command_3_local[14]_lut_out = LE1_MASTERHWDATA[14];
Y1_command_3_local[14] = DFFE(Y1_command_3_local[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[14] is slaveregister:slaveregister_inst|command_1_local[14]
--operation mode is normal

Y1_command_1_local[14]_lut_out = !LE1_MASTERHWDATA[14];
Y1_command_1_local[14] = DFFE(Y1_command_1_local[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1L506 is slaveregister:slaveregister_inst|Mux~15636
--operation mode is normal

Y1L506 = C1_reg_address[5] & (C1_reg_address[6] # Y1_command_3_local[14]) # !C1_reg_address[5] & !C1_reg_address[6] & !Y1_command_1_local[14];


--Y1_command_5_local[14] is slaveregister:slaveregister_inst|command_5_local[14]
--operation mode is normal

Y1_command_5_local[14]_lut_out = LE1_MASTERHWDATA[14];
Y1_command_5_local[14] = DFFE(Y1_command_5_local[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L606 is slaveregister:slaveregister_inst|Mux~15637
--operation mode is normal

Y1L606 = Y1L506 & (Y1_command_5_local[14] # !C1_reg_address[6]) # !Y1L506 & J1_atwd0_timestamp[14] & C1_reg_address[6];


--BB33_sload_path[14] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

BB33_sload_path[14]_lut_out = BB33_sload_path[14] $ !BB33L92;
BB33_sload_path[14] = DFFE(BB33_sload_path[14]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L13 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

BB33L13 = CARRY(BB33_sload_path[14] & !BB33L92);


--Q1_oneSPEcnt[14] is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[14]
--operation mode is normal

Q1_oneSPEcnt[14]_lut_out = BB13_sload_path[14];
Q1_oneSPEcnt[14] = DFFE(Q1_oneSPEcnt[14]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1_command_0_local[14] is slaveregister:slaveregister_inst|command_0_local[14]
--operation mode is normal

Y1_command_0_local[14]_lut_out = LE1_MASTERHWDATA[14];
Y1_command_0_local[14] = DFFE(Y1_command_0_local[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L306 is slaveregister:slaveregister_inst|Mux~15634
--operation mode is normal

Y1L306 = C1_reg_address[5] & (C1_reg_address[6] # Q1_oneSPEcnt[14]) # !C1_reg_address[5] & !C1_reg_address[6] & Y1_command_0_local[14];


--Y1_command_4_local[14] is slaveregister:slaveregister_inst|command_4_local[14]
--operation mode is normal

Y1_command_4_local[14]_lut_out = LE1_MASTERHWDATA[14];
Y1_command_4_local[14] = DFFE(Y1_command_4_local[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--Y1L406 is slaveregister:slaveregister_inst|Mux~15635
--operation mode is normal

Y1L406 = Y1L306 & (Y1_command_4_local[14] # !C1_reg_address[6]) # !Y1L306 & BB33_sload_path[14] & C1_reg_address[6];


--Y1L106 is slaveregister:slaveregister_inst|Mux~15632
--operation mode is normal

Y1L106 = C1_reg_address[3] & (C1_reg_address[4] # Y1L606) # !C1_reg_address[3] & !C1_reg_address[4] & Y1L406;


--Y1L897 is slaveregister:slaveregister_inst|Mux~24924
--operation mode is normal

Y1L897 = C1_reg_address[6] & Y1_rx_dpr_radr_local[14] & C1_reg_address[5] # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_2_local[14];


--Y1L206 is slaveregister:slaveregister_inst|Mux~15633
--operation mode is normal

Y1L206 = Y1L106 & (Y1L897 # !C1_reg_address[4]) # !Y1L106 & Y1L806 & C1_reg_address[4];


--Y1L997 is slaveregister:slaveregister_inst|Mux~24925
--operation mode is normal

Y1L997 = !C1_reg_address[7] & (C1_reg_address[2] & Y1L016 # !C1_reg_address[2] & Y1L206);


--Y1L946 is slaveregister:slaveregister_inst|Mux~15680
--operation mode is normal

Y1L946 = C1_reg_address[12] & (C1_reg_address[14] # Y1L997) # !C1_reg_address[12] & !C1_reg_address[14] & JE1_q[14];


--JB2_q[14] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
JB2_q[14]_data_in = D2L51;
JB2_q[14]_write_enable = D2L82;
JB2_q[14]_clock_0 = GLOBAL(FE1_outclock1);
JB2_q[14]_clock_1 = GLOBAL(FE1_outclock1);
JB2_q[14]_write_address = WR_ADDR(D2L91, D2L02, D2L12, D2L22, D2L32, D2L42, D2L52, D2L62, D2L72);
JB2_q[14]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB2_q[14] = MEMORY_SEGMENT(JB2_q[14]_data_in, JB2_q[14]_write_enable, JB2_q[14]_clock_0, JB2_q[14]_clock_1, , , , , VCC, JB2_q[14]_write_address, JB2_q[14]_read_address);


--Y1L056 is slaveregister:slaveregister_inst|Mux~15681
--operation mode is normal

Y1L056 = Y1L946 & (JB2_q[14] # !C1_reg_address[14]) # !Y1L946 & JB1_q[14] & C1_reg_address[14];


--JE1_q[15] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15]
JE1_q[15]_write_address = WR_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[15]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8]);
JE1_q[15] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[15]_write_address, JE1_q[15]_read_address);


--Y1L008 is slaveregister:slaveregister_inst|Mux~24926
--operation mode is normal

Y1L008 = JE1_q[15] & !C1_reg_address[10];


--Y1_rx_dpr_radr_local[15] is slaveregister:slaveregister_inst|rx_dpr_radr_local[15]
--operation mode is normal

Y1_rx_dpr_radr_local[15]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[15] # !Y1L1601 & Y1_rx_dpr_radr_local[15]);
Y1_rx_dpr_radr_local[15] = DFFE(Y1_rx_dpr_radr_local[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L108 is slaveregister:slaveregister_inst|Mux~24927
--operation mode is normal

Y1L108 = Y1L566 & Y1_rx_dpr_radr_local[15] & C1_reg_address[4] & !C1_reg_address[5];


--BB7_q[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15]
--operation mode is normal

BB7_q[15]_lut_out = BB7_q[15] $ BB7L13;
BB7_q[15]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[15]) # (!VB1_CRC_ERR & BB7_q[15]_lut_out);
BB7_q[15] = DFFE(BB7_q[15]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);


--Y1L208 is slaveregister:slaveregister_inst|Mux~24928
--operation mode is normal

Y1L208 = BB7_q[15] & C1_reg_address[4] & Y1L939 & Y1L666;


--Y1_tx_dpr_wadr_local[15] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[15]
--operation mode is normal

Y1_tx_dpr_wadr_local[15]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[15] # !Y1L6311 & Y1_tx_dpr_wadr_local[15]);
Y1_tx_dpr_wadr_local[15] = DFFE(Y1_tx_dpr_wadr_local[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L308 is slaveregister:slaveregister_inst|Mux~24929
--operation mode is normal

Y1L308 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[15] & !C1_reg_address[4];


--MB1_inst16[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[15]
--operation mode is normal

MB1_inst16[15]_lut_out = BB71_q[15];
MB1_inst16[15] = DFFE(MB1_inst16[15]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L408 is slaveregister:slaveregister_inst|Mux~24930
--operation mode is normal

Y1L408 = Y1L551 & MB1_inst16[15] & Y1L866 & !C1_reg_address[4];


--Y1L508 is slaveregister:slaveregister_inst|Mux~24931
--operation mode is normal

Y1L508 = Y1L108 # Y1L208 # Y1L308 # Y1L408;


--Y1L089 is slaveregister:slaveregister_inst|reg_rdata~9053
--operation mode is normal

Y1L089 = Y1L549 & (Y1L008 # Y1L839 & Y1L508);


--JB4_q[15] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
JB4_q[15]_data_in = N1L61;
JB4_q[15]_write_enable = N1L34;
JB4_q[15]_clock_0 = GLOBAL(FE1_outclock1);
JB4_q[15]_clock_1 = GLOBAL(FE1_outclock1);
JB4_q[15]_write_address = WR_ADDR(N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04, N1L14);
JB4_q[15]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB4_q[15] = MEMORY_SEGMENT(JB4_q[15]_data_in, JB4_q[15]_write_enable, JB4_q[15]_clock_0, JB4_q[15]_clock_1, , , , , VCC, JB4_q[15]_write_address, JB4_q[15]_read_address);


--Y1L189 is slaveregister:slaveregister_inst|reg_rdata~9054
--operation mode is normal

Y1L189 = Y1L898 & C1_reg_address[13] & Y1L249 & JB4_q[15];


--J1_atwd1_timestamp[47] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[47]
--operation mode is normal

J1_atwd1_timestamp[47]_lut_out = BB33_sload_path[47];
J1_atwd1_timestamp[47] = DFFE(J1_atwd1_timestamp[47]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_multiSPEcnt[15] is hit_counter:inst_hit_counter|multiSPEcnt[15]
--operation mode is normal

P1_multiSPEcnt[15]_lut_out = BB82_sload_path[15];
P1_multiSPEcnt[15] = DFFE(P1_multiSPEcnt[15]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L608 is slaveregister:slaveregister_inst|Mux~24932
--operation mode is normal

Y1L608 = J1_atwd1_timestamp[47] & (P1_multiSPEcnt[15] # C1_reg_address[6]) # !J1_atwd1_timestamp[47] & P1_multiSPEcnt[15] & !C1_reg_address[6];


--Y1L708 is slaveregister:slaveregister_inst|Mux~24933
--operation mode is normal

Y1L708 = Y1L698 # Y1L608 & !C1_reg_address[3];


--Q1_multiSPEcnt[15] is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[15]
--operation mode is normal

Q1_multiSPEcnt[15]_lut_out = BB03_sload_path[15];
Q1_multiSPEcnt[15] = DFFE(Q1_multiSPEcnt[15]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1L808 is slaveregister:slaveregister_inst|Mux~24934
--operation mode is normal

Y1L808 = Q1_multiSPEcnt[15] & !C1_reg_address[3] & !C1_reg_address[6];


--J1_atwd0_timestamp[47] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[47]
--operation mode is normal

J1_atwd0_timestamp[47]_lut_out = BB33_sload_path[47];
J1_atwd0_timestamp[47] = DFFE(J1_atwd0_timestamp[47]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--BB33_sload_path[47] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[47]
--operation mode is normal

BB33_sload_path[47]_lut_out = BB33_sload_path[47] $ BB33L59;
BB33_sload_path[47] = DFFE(BB33_sload_path[47]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--Y1L908 is slaveregister:slaveregister_inst|Mux~24935
--operation mode is normal

Y1L908 = C1_reg_address[6] & (C1_reg_address[3] & J1_atwd0_timestamp[47] # !C1_reg_address[3] & BB33_sload_path[47]);


--Y1L916 is slaveregister:slaveregister_inst|Mux~15650
--operation mode is normal

Y1L916 = C1_reg_address[5] & (C1_reg_address[4] # Y1L808) # !C1_reg_address[5] & !C1_reg_address[4] & Y1L908;


--Y1L018 is slaveregister:slaveregister_inst|Mux~24936
--operation mode is normal

Y1L018 = BB7_q[15] & (MB1_inst16[15] # C1_reg_address[3]) # !BB7_q[15] & MB1_inst16[15] & !C1_reg_address[3];


--BB4_sload_path[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

BB4_sload_path[15]_lut_out = BB4_sload_path[15] $ BB4L13;
BB4_sload_path[15] = DFFE(BB4_sload_path[15]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--BB4_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

BB4_cout = CARRY(!BB4L13 # !BB4_sload_path[15]);


--Y1L026 is slaveregister:slaveregister_inst|Mux~15651
--operation mode is normal

Y1L026 = Y1L916 & (Y1L366 # !C1_reg_address[4]) # !Y1L916 & Y1L708 & C1_reg_address[4];


--Y1_com_ctrl_local[15] is slaveregister:slaveregister_inst|com_ctrl_local[15]
--operation mode is normal

Y1_com_ctrl_local[15]_lut_out = LE1_MASTERHWDATA[15];
Y1_com_ctrl_local[15] = DFFE(Y1_com_ctrl_local[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--J1_atwd1_timestamp[15] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[15]
--operation mode is normal

J1_atwd1_timestamp[15]_lut_out = BB33_sload_path[15];
J1_atwd1_timestamp[15] = DFFE(J1_atwd1_timestamp[15]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--P1_oneSPEcnt[15] is hit_counter:inst_hit_counter|oneSPEcnt[15]
--operation mode is normal

P1_oneSPEcnt[15]_lut_out = BB92_sload_path[15];
P1_oneSPEcnt[15] = DFFE(P1_oneSPEcnt[15]_lut_out, GLOBAL(FE1_outclock0), , , P1L901);


--Y1L716 is slaveregister:slaveregister_inst|Mux~15648
--operation mode is normal

Y1L716 = C1_reg_address[6] & (C1_reg_address[5] # J1_atwd1_timestamp[15]) # !C1_reg_address[6] & !C1_reg_address[5] & P1_oneSPEcnt[15];


--Y1L816 is slaveregister:slaveregister_inst|Mux~15649
--operation mode is normal

Y1L816 = Y1L716 & (Y1_tx_dpr_wadr_local[15] # !C1_reg_address[5]) # !Y1L716 & Y1_com_ctrl_local[15] & C1_reg_address[5];


--J1_atwd0_timestamp[15] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[15]
--operation mode is normal

J1_atwd0_timestamp[15]_lut_out = BB33_sload_path[15];
J1_atwd0_timestamp[15] = DFFE(J1_atwd0_timestamp[15]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_3_local[15] is slaveregister:slaveregister_inst|command_3_local[15]
--operation mode is normal

Y1_command_3_local[15]_lut_out = LE1_MASTERHWDATA[15];
Y1_command_3_local[15] = DFFE(Y1_command_3_local[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[15] is slaveregister:slaveregister_inst|command_1_local[15]
--operation mode is normal

Y1_command_1_local[15]_lut_out = !LE1_MASTERHWDATA[15];
Y1_command_1_local[15] = DFFE(Y1_command_1_local[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1L516 is slaveregister:slaveregister_inst|Mux~15646
--operation mode is normal

Y1L516 = C1_reg_address[5] & (C1_reg_address[6] # Y1_command_3_local[15]) # !C1_reg_address[5] & !C1_reg_address[6] & !Y1_command_1_local[15];


--Y1_command_5_local[15] is slaveregister:slaveregister_inst|command_5_local[15]
--operation mode is normal

Y1_command_5_local[15]_lut_out = LE1_MASTERHWDATA[15];
Y1_command_5_local[15] = DFFE(Y1_command_5_local[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L616 is slaveregister:slaveregister_inst|Mux~15647
--operation mode is normal

Y1L616 = Y1L516 & (Y1_command_5_local[15] # !C1_reg_address[6]) # !Y1L516 & J1_atwd0_timestamp[15] & C1_reg_address[6];


--BB33_sload_path[15] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

BB33_sload_path[15]_lut_out = BB33_sload_path[15] $ BB33L13;
BB33_sload_path[15] = DFFE(BB33_sload_path[15]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L33 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

BB33L33 = CARRY(!BB33L13 # !BB33_sload_path[15]);


--Q1_oneSPEcnt[15] is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[15]
--operation mode is normal

Q1_oneSPEcnt[15]_lut_out = BB13_sload_path[15];
Q1_oneSPEcnt[15] = DFFE(Q1_oneSPEcnt[15]_lut_out, GLOBAL(FE1_outclock0), , , Q1L571);


--Y1_command_0_local[15] is slaveregister:slaveregister_inst|command_0_local[15]
--operation mode is normal

Y1_command_0_local[15]_lut_out = LE1_MASTERHWDATA[15];
Y1_command_0_local[15] = DFFE(Y1_command_0_local[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L316 is slaveregister:slaveregister_inst|Mux~15644
--operation mode is normal

Y1L316 = C1_reg_address[5] & (C1_reg_address[6] # Q1_oneSPEcnt[15]) # !C1_reg_address[5] & !C1_reg_address[6] & Y1_command_0_local[15];


--Y1_command_4_local[15] is slaveregister:slaveregister_inst|command_4_local[15]
--operation mode is normal

Y1_command_4_local[15]_lut_out = LE1_MASTERHWDATA[15];
Y1_command_4_local[15] = DFFE(Y1_command_4_local[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--Y1L416 is slaveregister:slaveregister_inst|Mux~15645
--operation mode is normal

Y1L416 = Y1L316 & (Y1_command_4_local[15] # !C1_reg_address[6]) # !Y1L316 & BB33_sload_path[15] & C1_reg_address[6];


--Y1L116 is slaveregister:slaveregister_inst|Mux~15642
--operation mode is normal

Y1L116 = C1_reg_address[3] & (C1_reg_address[4] # Y1L616) # !C1_reg_address[3] & !C1_reg_address[4] & Y1L416;


--Y1L118 is slaveregister:slaveregister_inst|Mux~24937
--operation mode is normal

Y1L118 = C1_reg_address[6] & Y1_rx_dpr_radr_local[15] & C1_reg_address[5] # !C1_reg_address[6] & !C1_reg_address[5] & Y1_command_2_local[15];


--Y1L216 is slaveregister:slaveregister_inst|Mux~15643
--operation mode is normal

Y1L216 = Y1L116 & (Y1L118 # !C1_reg_address[4]) # !Y1L116 & Y1L816 & C1_reg_address[4];


--Y1L218 is slaveregister:slaveregister_inst|Mux~24938
--operation mode is normal

Y1L218 = !C1_reg_address[7] & (C1_reg_address[2] & Y1L026 # !C1_reg_address[2] & Y1L216);


--JB1_q[15] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
JB1_q[15]_data_in = D1L61;
JB1_q[15]_write_enable = D1L82;
JB1_q[15]_clock_0 = GLOBAL(FE1_outclock1);
JB1_q[15]_clock_1 = GLOBAL(FE1_outclock1);
JB1_q[15]_write_address = WR_ADDR(D1L91, D1L02, D1L12, D1L22, D1L32, D1L42, D1L52, D1L62, D1L72);
JB1_q[15]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB1_q[15] = MEMORY_SEGMENT(JB1_q[15]_data_in, JB1_q[15]_write_enable, JB1_q[15]_clock_0, JB1_q[15]_clock_1, , , , , VCC, JB1_q[15]_write_address, JB1_q[15]_read_address);


--Y1L156 is slaveregister:slaveregister_inst|Mux~15682
--operation mode is normal

Y1L156 = C1_reg_address[14] & (C1_reg_address[12] # JB1_q[15]) # !C1_reg_address[14] & !C1_reg_address[12] & JE1_q[15];


--JB2_q[15] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
JB2_q[15]_data_in = D2L61;
JB2_q[15]_write_enable = D2L82;
JB2_q[15]_clock_0 = GLOBAL(FE1_outclock1);
JB2_q[15]_clock_1 = GLOBAL(FE1_outclock1);
JB2_q[15]_write_address = WR_ADDR(D2L91, D2L02, D2L12, D2L22, D2L32, D2L42, D2L52, D2L62, D2L72);
JB2_q[15]_read_address = RD_ADDR(C1_reg_address[2], C1_reg_address[3], C1_reg_address[4], C1_reg_address[5], C1_reg_address[6], C1_reg_address[7], C1_reg_address[8], C1_reg_address[9], C1_reg_address[10]);
JB2_q[15] = MEMORY_SEGMENT(JB2_q[15]_data_in, JB2_q[15]_write_enable, JB2_q[15]_clock_0, JB2_q[15]_clock_1, , , , , VCC, JB2_q[15]_write_address, JB2_q[15]_read_address);


--Y1L256 is slaveregister:slaveregister_inst|Mux~15683
--operation mode is normal

Y1L256 = Y1L156 & (JB2_q[15] # !C1_reg_address[12]) # !Y1L156 & Y1L218 & C1_reg_address[12];


--Y1L289 is slaveregister:slaveregister_inst|reg_rdata~9056
--operation mode is normal

Y1L289 = Y1L839 & (Y1L549 # Y1L249 & Y1L449) # !Y1L839 & Y1L249 & Y1L449;


--Y1L389 is slaveregister:slaveregister_inst|reg_rdata~9057
--operation mode is normal

Y1L389 = !C1_reg_address[7] & (C1_reg_address[19] # C1_reg_address[18]);


--Y1_com_ctrl_local[16] is slaveregister:slaveregister_inst|com_ctrl_local[16]
--operation mode is normal

Y1_com_ctrl_local[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_com_ctrl_local[16] = DFFE(Y1_com_ctrl_local[16]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1_command_2_local[16] is slaveregister:slaveregister_inst|command_2_local[16]
--operation mode is normal

Y1_command_2_local[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_command_2_local[16] = DFFE(Y1_command_2_local[16]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L318 is slaveregister:slaveregister_inst|Mux~24939
--operation mode is normal

Y1L318 = C1_reg_address[3] & Y1_command_2_local[16] & !C1_reg_address[5] # !C1_reg_address[3] & Y1_com_ctrl_local[16] & C1_reg_address[5];


--J1_atwd0_timestamp[16] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[16]
--operation mode is normal

J1_atwd0_timestamp[16]_lut_out = BB33_sload_path[16];
J1_atwd0_timestamp[16] = DFFE(J1_atwd0_timestamp[16]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_4_local[16] is slaveregister:slaveregister_inst|command_4_local[16]
--operation mode is normal

Y1_command_4_local[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_command_4_local[16] = DFFE(Y1_command_4_local[16]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--BB33_sload_path[16] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[16]
--operation mode is arithmetic

BB33_sload_path[16]_lut_out = BB33_sload_path[16] $ !BB33L33;
BB33_sload_path[16] = DFFE(BB33_sload_path[16]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L53 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

BB33L53 = CARRY(BB33_sload_path[16] & !BB33L33);


--Y1L183 is slaveregister:slaveregister_inst|Mux~15412
--operation mode is normal

Y1L183 = C1_reg_address[5] & (C1_reg_address[3] # Y1_command_4_local[16]) # !C1_reg_address[5] & !C1_reg_address[3] & BB33_sload_path[16];


--Y1_command_5_local[16] is slaveregister:slaveregister_inst|command_5_local[16]
--operation mode is normal

Y1_command_5_local[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_command_5_local[16] = DFFE(Y1_command_5_local[16]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L283 is slaveregister:slaveregister_inst|Mux~15413
--operation mode is normal

Y1L283 = Y1L183 & (Y1_command_5_local[16] # !C1_reg_address[3]) # !Y1L183 & J1_atwd0_timestamp[16] & C1_reg_address[3];


--Y1_command_3_local[16] is slaveregister:slaveregister_inst|command_3_local[16]
--operation mode is normal

Y1_command_3_local[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_command_3_local[16] = DFFE(Y1_command_3_local[16]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[16] is slaveregister:slaveregister_inst|command_1_local[16]
--operation mode is normal

Y1_command_1_local[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_command_1_local[16] = DFFE(Y1_command_1_local[16]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1_command_0_local[16] is slaveregister:slaveregister_inst|command_0_local[16]
--operation mode is normal

Y1_command_0_local[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_command_0_local[16] = DFFE(Y1_command_0_local[16]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L418 is slaveregister:slaveregister_inst|Mux~24940
--operation mode is normal

Y1L418 = Y1_command_1_local[16] & (Y1_command_0_local[16] # C1_reg_address[3]) # !Y1_command_1_local[16] & Y1_command_0_local[16] & !C1_reg_address[3];


--Y1L518 is slaveregister:slaveregister_inst|Mux~24941
--operation mode is normal

Y1L518 = C1_reg_address[5] & Y1_command_3_local[16] & C1_reg_address[3] # !C1_reg_address[5] & Y1L418;


--Y1L973 is slaveregister:slaveregister_inst|Mux~15410
--operation mode is normal

Y1L973 = C1_reg_address[6] & (C1_reg_address[4] # Y1L283) # !C1_reg_address[6] & !C1_reg_address[4] & Y1L518;


--Y1_rx_dpr_radr_local[16] is slaveregister:slaveregister_inst|rx_dpr_radr_local[16]
--operation mode is normal

Y1_rx_dpr_radr_local[16]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[16] # !Y1L1601 & Y1_rx_dpr_radr_local[16]);
Y1_rx_dpr_radr_local[16] = DFFE(Y1_rx_dpr_radr_local[16]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_tx_dpr_wadr_local[16] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[16]
--operation mode is normal

Y1_tx_dpr_wadr_local[16]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[16] # !Y1L6311 & Y1_tx_dpr_wadr_local[16]);
Y1_tx_dpr_wadr_local[16] = DFFE(Y1_tx_dpr_wadr_local[16]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--J1_atwd1_timestamp[16] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[16]
--operation mode is normal

J1_atwd1_timestamp[16]_lut_out = BB33_sload_path[16];
J1_atwd1_timestamp[16] = DFFE(J1_atwd1_timestamp[16]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L618 is slaveregister:slaveregister_inst|Mux~24942
--operation mode is normal

Y1L618 = Y1_tx_dpr_wadr_local[16] & (J1_atwd1_timestamp[16] # C1_reg_address[5]) # !Y1_tx_dpr_wadr_local[16] & J1_atwd1_timestamp[16] & !C1_reg_address[5];


--Y1L718 is slaveregister:slaveregister_inst|Mux~24943
--operation mode is normal

Y1L718 = C1_reg_address[3] & Y1_rx_dpr_radr_local[16] & C1_reg_address[5] # !C1_reg_address[3] & Y1L618;


--Y1L083 is slaveregister:slaveregister_inst|Mux~15411
--operation mode is normal

Y1L083 = Y1L973 & (Y1L718 # !C1_reg_address[4]) # !Y1L973 & Y1L318 & C1_reg_address[4];


--Y1L489 is slaveregister:slaveregister_inst|reg_rdata~9058
--operation mode is normal

Y1L489 = Y1L389 & (Y1L1201 # Y1L083 & !C1_reg_address[2]);


--Y1L589 is slaveregister:slaveregister_inst|reg_rdata~9059
--operation mode is normal

Y1L589 = Y1_rx_dpr_radr_local[16] & (Y1_tx_dpr_wadr_local[16] & !Y1L009 # !Y1L209) # !Y1_rx_dpr_radr_local[16] & Y1_tx_dpr_wadr_local[16] & !Y1L009;


--Y1_tx_dpr_wadr_local[17] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[17]
--operation mode is normal

Y1_tx_dpr_wadr_local[17]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[17] # !Y1L6311 & Y1_tx_dpr_wadr_local[17]);
Y1_tx_dpr_wadr_local[17] = DFFE(Y1_tx_dpr_wadr_local[17]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L689 is slaveregister:slaveregister_inst|reg_rdata~9061
--operation mode is normal

Y1L689 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[17] & !C1_reg_address[4];


--Y1_rx_dpr_radr_local[17] is slaveregister:slaveregister_inst|rx_dpr_radr_local[17]
--operation mode is normal

Y1_rx_dpr_radr_local[17]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[17] # !Y1L1601 & Y1_rx_dpr_radr_local[17]);
Y1_rx_dpr_radr_local[17] = DFFE(Y1_rx_dpr_radr_local[17]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L789 is slaveregister:slaveregister_inst|reg_rdata~9062
--operation mode is normal

Y1L789 = !Y1L898 & (Y1L689 # Y1_rx_dpr_radr_local[17] & !Y1L209);


--Y1L63 is slaveregister:slaveregister_inst|com_ctrl_local[1]~5440
--operation mode is normal

Y1L63 = !C1_reg_address[2] & !C1_reg_address[7] & (C1_reg_address[19] # C1_reg_address[18]);

--Y1L93 is slaveregister:slaveregister_inst|com_ctrl_local[1]~5488
--operation mode is normal

Y1L93 = !C1_reg_address[2] & !C1_reg_address[7] & (C1_reg_address[19] # C1_reg_address[18]);


--Y1_com_ctrl_local[17] is slaveregister:slaveregister_inst|com_ctrl_local[17]
--operation mode is normal

Y1_com_ctrl_local[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_com_ctrl_local[17] = DFFE(Y1_com_ctrl_local[17]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1_command_2_local[17] is slaveregister:slaveregister_inst|command_2_local[17]
--operation mode is normal

Y1_command_2_local[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_command_2_local[17] = DFFE(Y1_command_2_local[17]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L818 is slaveregister:slaveregister_inst|Mux~24944
--operation mode is normal

Y1L818 = C1_reg_address[3] & Y1_command_2_local[17] & !C1_reg_address[5] # !C1_reg_address[3] & Y1_com_ctrl_local[17] & C1_reg_address[5];


--J1_atwd0_timestamp[17] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[17]
--operation mode is normal

J1_atwd0_timestamp[17]_lut_out = BB33_sload_path[17];
J1_atwd0_timestamp[17] = DFFE(J1_atwd0_timestamp[17]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_4_local[17] is slaveregister:slaveregister_inst|command_4_local[17]
--operation mode is normal

Y1_command_4_local[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_command_4_local[17] = DFFE(Y1_command_4_local[17]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--BB33_sload_path[17] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[17]
--operation mode is arithmetic

BB33_sload_path[17]_lut_out = BB33_sload_path[17] $ BB33L53;
BB33_sload_path[17] = DFFE(BB33_sload_path[17]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L73 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

BB33L73 = CARRY(!BB33L53 # !BB33_sload_path[17]);


--Y1L583 is slaveregister:slaveregister_inst|Mux~15416
--operation mode is normal

Y1L583 = C1_reg_address[5] & (C1_reg_address[3] # Y1_command_4_local[17]) # !C1_reg_address[5] & !C1_reg_address[3] & BB33_sload_path[17];


--Y1_command_5_local[17] is slaveregister:slaveregister_inst|command_5_local[17]
--operation mode is normal

Y1_command_5_local[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_command_5_local[17] = DFFE(Y1_command_5_local[17]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L683 is slaveregister:slaveregister_inst|Mux~15417
--operation mode is normal

Y1L683 = Y1L583 & (Y1_command_5_local[17] # !C1_reg_address[3]) # !Y1L583 & J1_atwd0_timestamp[17] & C1_reg_address[3];


--Y1_command_3_local[17] is slaveregister:slaveregister_inst|command_3_local[17]
--operation mode is normal

Y1_command_3_local[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_command_3_local[17] = DFFE(Y1_command_3_local[17]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[17] is slaveregister:slaveregister_inst|command_1_local[17]
--operation mode is normal

Y1_command_1_local[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_command_1_local[17] = DFFE(Y1_command_1_local[17]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1_command_0_local[17] is slaveregister:slaveregister_inst|command_0_local[17]
--operation mode is normal

Y1_command_0_local[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_command_0_local[17] = DFFE(Y1_command_0_local[17]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L918 is slaveregister:slaveregister_inst|Mux~24945
--operation mode is normal

Y1L918 = Y1_command_1_local[17] & (Y1_command_0_local[17] # C1_reg_address[3]) # !Y1_command_1_local[17] & Y1_command_0_local[17] & !C1_reg_address[3];


--Y1L028 is slaveregister:slaveregister_inst|Mux~24946
--operation mode is normal

Y1L028 = C1_reg_address[5] & Y1_command_3_local[17] & C1_reg_address[3] # !C1_reg_address[5] & Y1L918;


--Y1L383 is slaveregister:slaveregister_inst|Mux~15414
--operation mode is normal

Y1L383 = C1_reg_address[6] & (C1_reg_address[4] # Y1L683) # !C1_reg_address[6] & !C1_reg_address[4] & Y1L028;


--J1_atwd1_timestamp[17] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[17]
--operation mode is normal

J1_atwd1_timestamp[17]_lut_out = BB33_sload_path[17];
J1_atwd1_timestamp[17] = DFFE(J1_atwd1_timestamp[17]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L128 is slaveregister:slaveregister_inst|Mux~24947
--operation mode is normal

Y1L128 = Y1_tx_dpr_wadr_local[17] & (J1_atwd1_timestamp[17] # C1_reg_address[5]) # !Y1_tx_dpr_wadr_local[17] & J1_atwd1_timestamp[17] & !C1_reg_address[5];


--Y1L228 is slaveregister:slaveregister_inst|Mux~24948
--operation mode is normal

Y1L228 = C1_reg_address[3] & Y1_rx_dpr_radr_local[17] & C1_reg_address[5] # !C1_reg_address[3] & Y1L128;


--Y1L483 is slaveregister:slaveregister_inst|Mux~15415
--operation mode is normal

Y1L483 = Y1L383 & (Y1L228 # !C1_reg_address[4]) # !Y1L383 & Y1L818 & C1_reg_address[4];


--Y1_tx_dpr_wadr_local[18] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[18]
--operation mode is normal

Y1_tx_dpr_wadr_local[18]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[18] # !Y1L6311 & Y1_tx_dpr_wadr_local[18]);
Y1_tx_dpr_wadr_local[18] = DFFE(Y1_tx_dpr_wadr_local[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L889 is slaveregister:slaveregister_inst|reg_rdata~9064
--operation mode is normal

Y1L889 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[18] & !C1_reg_address[4];


--Y1_rx_dpr_radr_local[18] is slaveregister:slaveregister_inst|rx_dpr_radr_local[18]
--operation mode is normal

Y1_rx_dpr_radr_local[18]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[18] # !Y1L1601 & Y1_rx_dpr_radr_local[18]);
Y1_rx_dpr_radr_local[18] = DFFE(Y1_rx_dpr_radr_local[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L989 is slaveregister:slaveregister_inst|reg_rdata~9065
--operation mode is normal

Y1L989 = !Y1L898 & (Y1L889 # Y1_rx_dpr_radr_local[18] & !Y1L209);


--Y1_com_ctrl_local[18] is slaveregister:slaveregister_inst|com_ctrl_local[18]
--operation mode is normal

Y1_com_ctrl_local[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_com_ctrl_local[18] = DFFE(Y1_com_ctrl_local[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1_command_2_local[18] is slaveregister:slaveregister_inst|command_2_local[18]
--operation mode is normal

Y1_command_2_local[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_command_2_local[18] = DFFE(Y1_command_2_local[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L328 is slaveregister:slaveregister_inst|Mux~24949
--operation mode is normal

Y1L328 = C1_reg_address[3] & Y1_command_2_local[18] & !C1_reg_address[5] # !C1_reg_address[3] & Y1_com_ctrl_local[18] & C1_reg_address[5];


--J1_atwd0_timestamp[18] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[18]
--operation mode is normal

J1_atwd0_timestamp[18]_lut_out = BB33_sload_path[18];
J1_atwd0_timestamp[18] = DFFE(J1_atwd0_timestamp[18]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_4_local[18] is slaveregister:slaveregister_inst|command_4_local[18]
--operation mode is normal

Y1_command_4_local[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_command_4_local[18] = DFFE(Y1_command_4_local[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--BB33_sload_path[18] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[18]
--operation mode is arithmetic

BB33_sload_path[18]_lut_out = BB33_sload_path[18] $ !BB33L73;
BB33_sload_path[18] = DFFE(BB33_sload_path[18]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L93 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

BB33L93 = CARRY(BB33_sload_path[18] & !BB33L73);


--Y1L983 is slaveregister:slaveregister_inst|Mux~15420
--operation mode is normal

Y1L983 = C1_reg_address[5] & (C1_reg_address[3] # Y1_command_4_local[18]) # !C1_reg_address[5] & !C1_reg_address[3] & BB33_sload_path[18];


--Y1_command_5_local[18] is slaveregister:slaveregister_inst|command_5_local[18]
--operation mode is normal

Y1_command_5_local[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_command_5_local[18] = DFFE(Y1_command_5_local[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L093 is slaveregister:slaveregister_inst|Mux~15421
--operation mode is normal

Y1L093 = Y1L983 & (Y1_command_5_local[18] # !C1_reg_address[3]) # !Y1L983 & J1_atwd0_timestamp[18] & C1_reg_address[3];


--Y1_command_3_local[18] is slaveregister:slaveregister_inst|command_3_local[18]
--operation mode is normal

Y1_command_3_local[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_command_3_local[18] = DFFE(Y1_command_3_local[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[18] is slaveregister:slaveregister_inst|command_1_local[18]
--operation mode is normal

Y1_command_1_local[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_command_1_local[18] = DFFE(Y1_command_1_local[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1_command_0_local[18] is slaveregister:slaveregister_inst|command_0_local[18]
--operation mode is normal

Y1_command_0_local[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_command_0_local[18] = DFFE(Y1_command_0_local[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L428 is slaveregister:slaveregister_inst|Mux~24950
--operation mode is normal

Y1L428 = Y1_command_1_local[18] & (Y1_command_0_local[18] # C1_reg_address[3]) # !Y1_command_1_local[18] & Y1_command_0_local[18] & !C1_reg_address[3];


--Y1L528 is slaveregister:slaveregister_inst|Mux~24951
--operation mode is normal

Y1L528 = C1_reg_address[5] & Y1_command_3_local[18] & C1_reg_address[3] # !C1_reg_address[5] & Y1L428;


--Y1L783 is slaveregister:slaveregister_inst|Mux~15418
--operation mode is normal

Y1L783 = C1_reg_address[6] & (C1_reg_address[4] # Y1L093) # !C1_reg_address[6] & !C1_reg_address[4] & Y1L528;


--J1_atwd1_timestamp[18] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[18]
--operation mode is normal

J1_atwd1_timestamp[18]_lut_out = BB33_sload_path[18];
J1_atwd1_timestamp[18] = DFFE(J1_atwd1_timestamp[18]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L628 is slaveregister:slaveregister_inst|Mux~24952
--operation mode is normal

Y1L628 = Y1_tx_dpr_wadr_local[18] & (J1_atwd1_timestamp[18] # C1_reg_address[5]) # !Y1_tx_dpr_wadr_local[18] & J1_atwd1_timestamp[18] & !C1_reg_address[5];


--Y1L728 is slaveregister:slaveregister_inst|Mux~24953
--operation mode is normal

Y1L728 = C1_reg_address[3] & Y1_rx_dpr_radr_local[18] & C1_reg_address[5] # !C1_reg_address[3] & Y1L628;


--Y1L883 is slaveregister:slaveregister_inst|Mux~15419
--operation mode is normal

Y1L883 = Y1L783 & (Y1L728 # !C1_reg_address[4]) # !Y1L783 & Y1L328 & C1_reg_address[4];


--Y1_tx_dpr_wadr_local[19] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[19]
--operation mode is normal

Y1_tx_dpr_wadr_local[19]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[19] # !Y1L6311 & Y1_tx_dpr_wadr_local[19]);
Y1_tx_dpr_wadr_local[19] = DFFE(Y1_tx_dpr_wadr_local[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L099 is slaveregister:slaveregister_inst|reg_rdata~9067
--operation mode is normal

Y1L099 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[19] & !C1_reg_address[4];


--Y1_rx_dpr_radr_local[19] is slaveregister:slaveregister_inst|rx_dpr_radr_local[19]
--operation mode is normal

Y1_rx_dpr_radr_local[19]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[19] # !Y1L1601 & Y1_rx_dpr_radr_local[19]);
Y1_rx_dpr_radr_local[19] = DFFE(Y1_rx_dpr_radr_local[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L199 is slaveregister:slaveregister_inst|reg_rdata~9068
--operation mode is normal

Y1L199 = !Y1L898 & (Y1L099 # Y1_rx_dpr_radr_local[19] & !Y1L209);


--Y1_com_ctrl_local[19] is slaveregister:slaveregister_inst|com_ctrl_local[19]
--operation mode is normal

Y1_com_ctrl_local[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_com_ctrl_local[19] = DFFE(Y1_com_ctrl_local[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1_command_2_local[19] is slaveregister:slaveregister_inst|command_2_local[19]
--operation mode is normal

Y1_command_2_local[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_command_2_local[19] = DFFE(Y1_command_2_local[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L828 is slaveregister:slaveregister_inst|Mux~24954
--operation mode is normal

Y1L828 = C1_reg_address[3] & Y1_command_2_local[19] & !C1_reg_address[5] # !C1_reg_address[3] & Y1_com_ctrl_local[19] & C1_reg_address[5];


--J1_atwd0_timestamp[19] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[19]
--operation mode is normal

J1_atwd0_timestamp[19]_lut_out = BB33_sload_path[19];
J1_atwd0_timestamp[19] = DFFE(J1_atwd0_timestamp[19]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_4_local[19] is slaveregister:slaveregister_inst|command_4_local[19]
--operation mode is normal

Y1_command_4_local[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_command_4_local[19] = DFFE(Y1_command_4_local[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--BB33_sload_path[19] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[19]
--operation mode is arithmetic

BB33_sload_path[19]_lut_out = BB33_sload_path[19] $ BB33L93;
BB33_sload_path[19] = DFFE(BB33_sload_path[19]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L14 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

BB33L14 = CARRY(!BB33L93 # !BB33_sload_path[19]);


--Y1L393 is slaveregister:slaveregister_inst|Mux~15424
--operation mode is normal

Y1L393 = C1_reg_address[5] & (C1_reg_address[3] # Y1_command_4_local[19]) # !C1_reg_address[5] & !C1_reg_address[3] & BB33_sload_path[19];


--Y1_command_5_local[19] is slaveregister:slaveregister_inst|command_5_local[19]
--operation mode is normal

Y1_command_5_local[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_command_5_local[19] = DFFE(Y1_command_5_local[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L493 is slaveregister:slaveregister_inst|Mux~15425
--operation mode is normal

Y1L493 = Y1L393 & (Y1_command_5_local[19] # !C1_reg_address[3]) # !Y1L393 & J1_atwd0_timestamp[19] & C1_reg_address[3];


--Y1_command_3_local[19] is slaveregister:slaveregister_inst|command_3_local[19]
--operation mode is normal

Y1_command_3_local[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_command_3_local[19] = DFFE(Y1_command_3_local[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[19] is slaveregister:slaveregister_inst|command_1_local[19]
--operation mode is normal

Y1_command_1_local[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_command_1_local[19] = DFFE(Y1_command_1_local[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1_command_0_local[19] is slaveregister:slaveregister_inst|command_0_local[19]
--operation mode is normal

Y1_command_0_local[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_command_0_local[19] = DFFE(Y1_command_0_local[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L928 is slaveregister:slaveregister_inst|Mux~24955
--operation mode is normal

Y1L928 = Y1_command_1_local[19] & (Y1_command_0_local[19] # C1_reg_address[3]) # !Y1_command_1_local[19] & Y1_command_0_local[19] & !C1_reg_address[3];


--Y1L038 is slaveregister:slaveregister_inst|Mux~24956
--operation mode is normal

Y1L038 = C1_reg_address[5] & Y1_command_3_local[19] & C1_reg_address[3] # !C1_reg_address[5] & Y1L928;


--Y1L193 is slaveregister:slaveregister_inst|Mux~15422
--operation mode is normal

Y1L193 = C1_reg_address[6] & (C1_reg_address[4] # Y1L493) # !C1_reg_address[6] & !C1_reg_address[4] & Y1L038;


--J1_atwd1_timestamp[19] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[19]
--operation mode is normal

J1_atwd1_timestamp[19]_lut_out = BB33_sload_path[19];
J1_atwd1_timestamp[19] = DFFE(J1_atwd1_timestamp[19]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L138 is slaveregister:slaveregister_inst|Mux~24957
--operation mode is normal

Y1L138 = Y1_tx_dpr_wadr_local[19] & (J1_atwd1_timestamp[19] # C1_reg_address[5]) # !Y1_tx_dpr_wadr_local[19] & J1_atwd1_timestamp[19] & !C1_reg_address[5];


--Y1L238 is slaveregister:slaveregister_inst|Mux~24958
--operation mode is normal

Y1L238 = C1_reg_address[3] & Y1_rx_dpr_radr_local[19] & C1_reg_address[5] # !C1_reg_address[3] & Y1L138;


--Y1L293 is slaveregister:slaveregister_inst|Mux~15423
--operation mode is normal

Y1L293 = Y1L193 & (Y1L238 # !C1_reg_address[4]) # !Y1L193 & Y1L828 & C1_reg_address[4];


--Y1_tx_dpr_wadr_local[20] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[20]
--operation mode is normal

Y1_tx_dpr_wadr_local[20]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[20] # !Y1L6311 & Y1_tx_dpr_wadr_local[20]);
Y1_tx_dpr_wadr_local[20] = DFFE(Y1_tx_dpr_wadr_local[20]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L299 is slaveregister:slaveregister_inst|reg_rdata~9070
--operation mode is normal

Y1L299 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[20] & !C1_reg_address[4];


--Y1_rx_dpr_radr_local[20] is slaveregister:slaveregister_inst|rx_dpr_radr_local[20]
--operation mode is normal

Y1_rx_dpr_radr_local[20]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[20] # !Y1L1601 & Y1_rx_dpr_radr_local[20]);
Y1_rx_dpr_radr_local[20] = DFFE(Y1_rx_dpr_radr_local[20]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L399 is slaveregister:slaveregister_inst|reg_rdata~9071
--operation mode is normal

Y1L399 = !Y1L898 & (Y1L299 # Y1_rx_dpr_radr_local[20] & !Y1L209);


--Y1_com_ctrl_local[20] is slaveregister:slaveregister_inst|com_ctrl_local[20]
--operation mode is normal

Y1_com_ctrl_local[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_com_ctrl_local[20] = DFFE(Y1_com_ctrl_local[20]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1_command_2_local[20] is slaveregister:slaveregister_inst|command_2_local[20]
--operation mode is normal

Y1_command_2_local[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_command_2_local[20] = DFFE(Y1_command_2_local[20]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L338 is slaveregister:slaveregister_inst|Mux~24959
--operation mode is normal

Y1L338 = C1_reg_address[3] & Y1_command_2_local[20] & !C1_reg_address[5] # !C1_reg_address[3] & Y1_com_ctrl_local[20] & C1_reg_address[5];


--J1_atwd0_timestamp[20] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[20]
--operation mode is normal

J1_atwd0_timestamp[20]_lut_out = BB33_sload_path[20];
J1_atwd0_timestamp[20] = DFFE(J1_atwd0_timestamp[20]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_4_local[20] is slaveregister:slaveregister_inst|command_4_local[20]
--operation mode is normal

Y1_command_4_local[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_command_4_local[20] = DFFE(Y1_command_4_local[20]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--BB33_sload_path[20] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[20]
--operation mode is arithmetic

BB33_sload_path[20]_lut_out = BB33_sload_path[20] $ !BB33L14;
BB33_sload_path[20] = DFFE(BB33_sload_path[20]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L34 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

BB33L34 = CARRY(BB33_sload_path[20] & !BB33L14);


--Y1L793 is slaveregister:slaveregister_inst|Mux~15428
--operation mode is normal

Y1L793 = C1_reg_address[5] & (C1_reg_address[3] # Y1_command_4_local[20]) # !C1_reg_address[5] & !C1_reg_address[3] & BB33_sload_path[20];


--Y1_command_5_local[20] is slaveregister:slaveregister_inst|command_5_local[20]
--operation mode is normal

Y1_command_5_local[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_command_5_local[20] = DFFE(Y1_command_5_local[20]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L893 is slaveregister:slaveregister_inst|Mux~15429
--operation mode is normal

Y1L893 = Y1L793 & (Y1_command_5_local[20] # !C1_reg_address[3]) # !Y1L793 & J1_atwd0_timestamp[20] & C1_reg_address[3];


--Y1_command_3_local[20] is slaveregister:slaveregister_inst|command_3_local[20]
--operation mode is normal

Y1_command_3_local[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_command_3_local[20] = DFFE(Y1_command_3_local[20]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[20] is slaveregister:slaveregister_inst|command_1_local[20]
--operation mode is normal

Y1_command_1_local[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_command_1_local[20] = DFFE(Y1_command_1_local[20]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1_command_0_local[20] is slaveregister:slaveregister_inst|command_0_local[20]
--operation mode is normal

Y1_command_0_local[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_command_0_local[20] = DFFE(Y1_command_0_local[20]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L438 is slaveregister:slaveregister_inst|Mux~24960
--operation mode is normal

Y1L438 = Y1_command_1_local[20] & (Y1_command_0_local[20] # C1_reg_address[3]) # !Y1_command_1_local[20] & Y1_command_0_local[20] & !C1_reg_address[3];


--Y1L538 is slaveregister:slaveregister_inst|Mux~24961
--operation mode is normal

Y1L538 = C1_reg_address[5] & Y1_command_3_local[20] & C1_reg_address[3] # !C1_reg_address[5] & Y1L438;


--Y1L593 is slaveregister:slaveregister_inst|Mux~15426
--operation mode is normal

Y1L593 = C1_reg_address[6] & (C1_reg_address[4] # Y1L893) # !C1_reg_address[6] & !C1_reg_address[4] & Y1L538;


--J1_atwd1_timestamp[20] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[20]
--operation mode is normal

J1_atwd1_timestamp[20]_lut_out = BB33_sload_path[20];
J1_atwd1_timestamp[20] = DFFE(J1_atwd1_timestamp[20]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L638 is slaveregister:slaveregister_inst|Mux~24962
--operation mode is normal

Y1L638 = Y1_tx_dpr_wadr_local[20] & (J1_atwd1_timestamp[20] # C1_reg_address[5]) # !Y1_tx_dpr_wadr_local[20] & J1_atwd1_timestamp[20] & !C1_reg_address[5];


--Y1L738 is slaveregister:slaveregister_inst|Mux~24963
--operation mode is normal

Y1L738 = C1_reg_address[3] & Y1_rx_dpr_radr_local[20] & C1_reg_address[5] # !C1_reg_address[3] & Y1L638;


--Y1L693 is slaveregister:slaveregister_inst|Mux~15427
--operation mode is normal

Y1L693 = Y1L593 & (Y1L738 # !C1_reg_address[4]) # !Y1L593 & Y1L338 & C1_reg_address[4];


--Y1_tx_dpr_wadr_local[21] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[21]
--operation mode is normal

Y1_tx_dpr_wadr_local[21]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[21] # !Y1L6311 & Y1_tx_dpr_wadr_local[21]);
Y1_tx_dpr_wadr_local[21] = DFFE(Y1_tx_dpr_wadr_local[21]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L499 is slaveregister:slaveregister_inst|reg_rdata~9073
--operation mode is normal

Y1L499 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[21] & !C1_reg_address[4];


--Y1_rx_dpr_radr_local[21] is slaveregister:slaveregister_inst|rx_dpr_radr_local[21]
--operation mode is normal

Y1_rx_dpr_radr_local[21]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[21] # !Y1L1601 & Y1_rx_dpr_radr_local[21]);
Y1_rx_dpr_radr_local[21] = DFFE(Y1_rx_dpr_radr_local[21]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L599 is slaveregister:slaveregister_inst|reg_rdata~9074
--operation mode is normal

Y1L599 = !Y1L898 & (Y1L499 # Y1_rx_dpr_radr_local[21] & !Y1L209);


--Y1_command_2_local[21] is slaveregister:slaveregister_inst|command_2_local[21]
--operation mode is normal

Y1_command_2_local[21]_lut_out = LE1_MASTERHWDATA[21];
Y1_command_2_local[21] = DFFE(Y1_command_2_local[21]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1_com_ctrl_local[21] is slaveregister:slaveregister_inst|com_ctrl_local[21]
--operation mode is normal

Y1_com_ctrl_local[21]_lut_out = !LE1_MASTERHWDATA[21];
Y1_com_ctrl_local[21] = DFFE(Y1_com_ctrl_local[21]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1L838 is slaveregister:slaveregister_inst|Mux~24964
--operation mode is normal

Y1L838 = C1_reg_address[3] & Y1_command_2_local[21] & !C1_reg_address[5] # !C1_reg_address[3] & !Y1_com_ctrl_local[21] & C1_reg_address[5];


--J1_atwd0_timestamp[21] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[21]
--operation mode is normal

J1_atwd0_timestamp[21]_lut_out = BB33_sload_path[21];
J1_atwd0_timestamp[21] = DFFE(J1_atwd0_timestamp[21]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_4_local[21] is slaveregister:slaveregister_inst|command_4_local[21]
--operation mode is normal

Y1_command_4_local[21]_lut_out = LE1_MASTERHWDATA[21];
Y1_command_4_local[21] = DFFE(Y1_command_4_local[21]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--BB33_sload_path[21] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[21]
--operation mode is arithmetic

BB33_sload_path[21]_lut_out = BB33_sload_path[21] $ BB33L34;
BB33_sload_path[21] = DFFE(BB33_sload_path[21]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L54 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

BB33L54 = CARRY(!BB33L34 # !BB33_sload_path[21]);


--Y1L104 is slaveregister:slaveregister_inst|Mux~15432
--operation mode is normal

Y1L104 = C1_reg_address[5] & (C1_reg_address[3] # Y1_command_4_local[21]) # !C1_reg_address[5] & !C1_reg_address[3] & BB33_sload_path[21];


--Y1_command_5_local[21] is slaveregister:slaveregister_inst|command_5_local[21]
--operation mode is normal

Y1_command_5_local[21]_lut_out = LE1_MASTERHWDATA[21];
Y1_command_5_local[21] = DFFE(Y1_command_5_local[21]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L204 is slaveregister:slaveregister_inst|Mux~15433
--operation mode is normal

Y1L204 = Y1L104 & (Y1_command_5_local[21] # !C1_reg_address[3]) # !Y1L104 & J1_atwd0_timestamp[21] & C1_reg_address[3];


--Y1_command_3_local[21] is slaveregister:slaveregister_inst|command_3_local[21]
--operation mode is normal

Y1_command_3_local[21]_lut_out = LE1_MASTERHWDATA[21];
Y1_command_3_local[21] = DFFE(Y1_command_3_local[21]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[21] is slaveregister:slaveregister_inst|command_1_local[21]
--operation mode is normal

Y1_command_1_local[21]_lut_out = LE1_MASTERHWDATA[21];
Y1_command_1_local[21] = DFFE(Y1_command_1_local[21]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1_command_0_local[21] is slaveregister:slaveregister_inst|command_0_local[21]
--operation mode is normal

Y1_command_0_local[21]_lut_out = LE1_MASTERHWDATA[21];
Y1_command_0_local[21] = DFFE(Y1_command_0_local[21]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L938 is slaveregister:slaveregister_inst|Mux~24965
--operation mode is normal

Y1L938 = Y1_command_1_local[21] & (Y1_command_0_local[21] # C1_reg_address[3]) # !Y1_command_1_local[21] & Y1_command_0_local[21] & !C1_reg_address[3];


--Y1L048 is slaveregister:slaveregister_inst|Mux~24966
--operation mode is normal

Y1L048 = C1_reg_address[5] & Y1_command_3_local[21] & C1_reg_address[3] # !C1_reg_address[5] & Y1L938;


--Y1L993 is slaveregister:slaveregister_inst|Mux~15430
--operation mode is normal

Y1L993 = C1_reg_address[6] & (C1_reg_address[4] # Y1L204) # !C1_reg_address[6] & !C1_reg_address[4] & Y1L048;


--J1_atwd1_timestamp[21] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[21]
--operation mode is normal

J1_atwd1_timestamp[21]_lut_out = BB33_sload_path[21];
J1_atwd1_timestamp[21] = DFFE(J1_atwd1_timestamp[21]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L148 is slaveregister:slaveregister_inst|Mux~24967
--operation mode is normal

Y1L148 = Y1_tx_dpr_wadr_local[21] & (J1_atwd1_timestamp[21] # C1_reg_address[5]) # !Y1_tx_dpr_wadr_local[21] & J1_atwd1_timestamp[21] & !C1_reg_address[5];


--Y1L248 is slaveregister:slaveregister_inst|Mux~24968
--operation mode is normal

Y1L248 = C1_reg_address[3] & Y1_rx_dpr_radr_local[21] & C1_reg_address[5] # !C1_reg_address[3] & Y1L148;


--Y1L004 is slaveregister:slaveregister_inst|Mux~15431
--operation mode is normal

Y1L004 = Y1L993 & (Y1L248 # !C1_reg_address[4]) # !Y1L993 & Y1L838 & C1_reg_address[4];


--Y1_tx_dpr_wadr_local[22] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[22]
--operation mode is normal

Y1_tx_dpr_wadr_local[22]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[22] # !Y1L6311 & Y1_tx_dpr_wadr_local[22]);
Y1_tx_dpr_wadr_local[22] = DFFE(Y1_tx_dpr_wadr_local[22]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L699 is slaveregister:slaveregister_inst|reg_rdata~9076
--operation mode is normal

Y1L699 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[22] & !C1_reg_address[4];


--Y1_rx_dpr_radr_local[22] is slaveregister:slaveregister_inst|rx_dpr_radr_local[22]
--operation mode is normal

Y1_rx_dpr_radr_local[22]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[22] # !Y1L1601 & Y1_rx_dpr_radr_local[22]);
Y1_rx_dpr_radr_local[22] = DFFE(Y1_rx_dpr_radr_local[22]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L799 is slaveregister:slaveregister_inst|reg_rdata~9077
--operation mode is normal

Y1L799 = !Y1L898 & (Y1L699 # Y1_rx_dpr_radr_local[22] & !Y1L209);


--Y1_com_ctrl_local[22] is slaveregister:slaveregister_inst|com_ctrl_local[22]
--operation mode is normal

Y1_com_ctrl_local[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_com_ctrl_local[22] = DFFE(Y1_com_ctrl_local[22]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1_command_2_local[22] is slaveregister:slaveregister_inst|command_2_local[22]
--operation mode is normal

Y1_command_2_local[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_command_2_local[22] = DFFE(Y1_command_2_local[22]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L348 is slaveregister:slaveregister_inst|Mux~24969
--operation mode is normal

Y1L348 = C1_reg_address[3] & Y1_command_2_local[22] & !C1_reg_address[5] # !C1_reg_address[3] & Y1_com_ctrl_local[22] & C1_reg_address[5];


--J1_atwd0_timestamp[22] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[22]
--operation mode is normal

J1_atwd0_timestamp[22]_lut_out = BB33_sload_path[22];
J1_atwd0_timestamp[22] = DFFE(J1_atwd0_timestamp[22]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_4_local[22] is slaveregister:slaveregister_inst|command_4_local[22]
--operation mode is normal

Y1_command_4_local[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_command_4_local[22] = DFFE(Y1_command_4_local[22]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--BB33_sload_path[22] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[22]
--operation mode is arithmetic

BB33_sload_path[22]_lut_out = BB33_sload_path[22] $ !BB33L54;
BB33_sload_path[22] = DFFE(BB33_sload_path[22]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L74 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

BB33L74 = CARRY(BB33_sload_path[22] & !BB33L54);


--Y1L504 is slaveregister:slaveregister_inst|Mux~15436
--operation mode is normal

Y1L504 = C1_reg_address[5] & (C1_reg_address[3] # Y1_command_4_local[22]) # !C1_reg_address[5] & !C1_reg_address[3] & BB33_sload_path[22];


--Y1_command_5_local[22] is slaveregister:slaveregister_inst|command_5_local[22]
--operation mode is normal

Y1_command_5_local[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_command_5_local[22] = DFFE(Y1_command_5_local[22]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L604 is slaveregister:slaveregister_inst|Mux~15437
--operation mode is normal

Y1L604 = Y1L504 & (Y1_command_5_local[22] # !C1_reg_address[3]) # !Y1L504 & J1_atwd0_timestamp[22] & C1_reg_address[3];


--Y1_command_3_local[22] is slaveregister:slaveregister_inst|command_3_local[22]
--operation mode is normal

Y1_command_3_local[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_command_3_local[22] = DFFE(Y1_command_3_local[22]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[22] is slaveregister:slaveregister_inst|command_1_local[22]
--operation mode is normal

Y1_command_1_local[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_command_1_local[22] = DFFE(Y1_command_1_local[22]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1_command_0_local[22] is slaveregister:slaveregister_inst|command_0_local[22]
--operation mode is normal

Y1_command_0_local[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_command_0_local[22] = DFFE(Y1_command_0_local[22]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L448 is slaveregister:slaveregister_inst|Mux~24970
--operation mode is normal

Y1L448 = Y1_command_1_local[22] & (Y1_command_0_local[22] # C1_reg_address[3]) # !Y1_command_1_local[22] & Y1_command_0_local[22] & !C1_reg_address[3];


--Y1L548 is slaveregister:slaveregister_inst|Mux~24971
--operation mode is normal

Y1L548 = C1_reg_address[5] & Y1_command_3_local[22] & C1_reg_address[3] # !C1_reg_address[5] & Y1L448;


--Y1L304 is slaveregister:slaveregister_inst|Mux~15434
--operation mode is normal

Y1L304 = C1_reg_address[6] & (C1_reg_address[4] # Y1L604) # !C1_reg_address[6] & !C1_reg_address[4] & Y1L548;


--J1_atwd1_timestamp[22] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[22]
--operation mode is normal

J1_atwd1_timestamp[22]_lut_out = BB33_sload_path[22];
J1_atwd1_timestamp[22] = DFFE(J1_atwd1_timestamp[22]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L648 is slaveregister:slaveregister_inst|Mux~24972
--operation mode is normal

Y1L648 = Y1_tx_dpr_wadr_local[22] & (J1_atwd1_timestamp[22] # C1_reg_address[5]) # !Y1_tx_dpr_wadr_local[22] & J1_atwd1_timestamp[22] & !C1_reg_address[5];


--Y1L748 is slaveregister:slaveregister_inst|Mux~24973
--operation mode is normal

Y1L748 = C1_reg_address[3] & Y1_rx_dpr_radr_local[22] & C1_reg_address[5] # !C1_reg_address[3] & Y1L648;


--Y1L404 is slaveregister:slaveregister_inst|Mux~15435
--operation mode is normal

Y1L404 = Y1L304 & (Y1L748 # !C1_reg_address[4]) # !Y1L304 & Y1L348 & C1_reg_address[4];


--Y1_tx_dpr_wadr_local[23] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[23]
--operation mode is normal

Y1_tx_dpr_wadr_local[23]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[23] # !Y1L6311 & Y1_tx_dpr_wadr_local[23]);
Y1_tx_dpr_wadr_local[23] = DFFE(Y1_tx_dpr_wadr_local[23]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L899 is slaveregister:slaveregister_inst|reg_rdata~9079
--operation mode is normal

Y1L899 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[23] & !C1_reg_address[4];


--Y1_rx_dpr_radr_local[23] is slaveregister:slaveregister_inst|rx_dpr_radr_local[23]
--operation mode is normal

Y1_rx_dpr_radr_local[23]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[23] # !Y1L1601 & Y1_rx_dpr_radr_local[23]);
Y1_rx_dpr_radr_local[23] = DFFE(Y1_rx_dpr_radr_local[23]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L999 is slaveregister:slaveregister_inst|reg_rdata~9080
--operation mode is normal

Y1L999 = !Y1L898 & (Y1L899 # Y1_rx_dpr_radr_local[23] & !Y1L209);


--Y1_com_ctrl_local[23] is slaveregister:slaveregister_inst|com_ctrl_local[23]
--operation mode is normal

Y1_com_ctrl_local[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_com_ctrl_local[23] = DFFE(Y1_com_ctrl_local[23]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1_command_2_local[23] is slaveregister:slaveregister_inst|command_2_local[23]
--operation mode is normal

Y1_command_2_local[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_command_2_local[23] = DFFE(Y1_command_2_local[23]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L848 is slaveregister:slaveregister_inst|Mux~24974
--operation mode is normal

Y1L848 = C1_reg_address[3] & Y1_command_2_local[23] & !C1_reg_address[5] # !C1_reg_address[3] & Y1_com_ctrl_local[23] & C1_reg_address[5];


--J1_atwd0_timestamp[23] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[23]
--operation mode is normal

J1_atwd0_timestamp[23]_lut_out = BB33_sload_path[23];
J1_atwd0_timestamp[23] = DFFE(J1_atwd0_timestamp[23]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_4_local[23] is slaveregister:slaveregister_inst|command_4_local[23]
--operation mode is normal

Y1_command_4_local[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_command_4_local[23] = DFFE(Y1_command_4_local[23]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--BB33_sload_path[23] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[23]
--operation mode is arithmetic

BB33_sload_path[23]_lut_out = BB33_sload_path[23] $ BB33L74;
BB33_sload_path[23] = DFFE(BB33_sload_path[23]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L94 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

BB33L94 = CARRY(!BB33L74 # !BB33_sload_path[23]);


--Y1L904 is slaveregister:slaveregister_inst|Mux~15440
--operation mode is normal

Y1L904 = C1_reg_address[5] & (C1_reg_address[3] # Y1_command_4_local[23]) # !C1_reg_address[5] & !C1_reg_address[3] & BB33_sload_path[23];


--Y1_command_5_local[23] is slaveregister:slaveregister_inst|command_5_local[23]
--operation mode is normal

Y1_command_5_local[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_command_5_local[23] = DFFE(Y1_command_5_local[23]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L014 is slaveregister:slaveregister_inst|Mux~15441
--operation mode is normal

Y1L014 = Y1L904 & (Y1_command_5_local[23] # !C1_reg_address[3]) # !Y1L904 & J1_atwd0_timestamp[23] & C1_reg_address[3];


--Y1_command_3_local[23] is slaveregister:slaveregister_inst|command_3_local[23]
--operation mode is normal

Y1_command_3_local[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_command_3_local[23] = DFFE(Y1_command_3_local[23]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[23] is slaveregister:slaveregister_inst|command_1_local[23]
--operation mode is normal

Y1_command_1_local[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_command_1_local[23] = DFFE(Y1_command_1_local[23]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1_command_0_local[23] is slaveregister:slaveregister_inst|command_0_local[23]
--operation mode is normal

Y1_command_0_local[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_command_0_local[23] = DFFE(Y1_command_0_local[23]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L948 is slaveregister:slaveregister_inst|Mux~24975
--operation mode is normal

Y1L948 = Y1_command_1_local[23] & (Y1_command_0_local[23] # C1_reg_address[3]) # !Y1_command_1_local[23] & Y1_command_0_local[23] & !C1_reg_address[3];


--Y1L058 is slaveregister:slaveregister_inst|Mux~24976
--operation mode is normal

Y1L058 = C1_reg_address[5] & Y1_command_3_local[23] & C1_reg_address[3] # !C1_reg_address[5] & Y1L948;


--Y1L704 is slaveregister:slaveregister_inst|Mux~15438
--operation mode is normal

Y1L704 = C1_reg_address[6] & (C1_reg_address[4] # Y1L014) # !C1_reg_address[6] & !C1_reg_address[4] & Y1L058;


--J1_atwd1_timestamp[23] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[23]
--operation mode is normal

J1_atwd1_timestamp[23]_lut_out = BB33_sload_path[23];
J1_atwd1_timestamp[23] = DFFE(J1_atwd1_timestamp[23]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L158 is slaveregister:slaveregister_inst|Mux~24977
--operation mode is normal

Y1L158 = Y1_tx_dpr_wadr_local[23] & (J1_atwd1_timestamp[23] # C1_reg_address[5]) # !Y1_tx_dpr_wadr_local[23] & J1_atwd1_timestamp[23] & !C1_reg_address[5];


--Y1L258 is slaveregister:slaveregister_inst|Mux~24978
--operation mode is normal

Y1L258 = C1_reg_address[3] & Y1_rx_dpr_radr_local[23] & C1_reg_address[5] # !C1_reg_address[3] & Y1L158;


--Y1L804 is slaveregister:slaveregister_inst|Mux~15439
--operation mode is normal

Y1L804 = Y1L704 & (Y1L258 # !C1_reg_address[4]) # !Y1L704 & Y1L848 & C1_reg_address[4];


--Y1L0001 is slaveregister:slaveregister_inst|reg_rdata~9082
--operation mode is normal

Y1L0001 = FL_ATTN & Y1L551 & C1_reg_address[2] & C1_reg_address[4];


--Y1_command_2_local[24] is slaveregister:slaveregister_inst|command_2_local[24]
--operation mode is normal

Y1_command_2_local[24]_lut_out = LE1_MASTERHWDATA[24];
Y1_command_2_local[24] = DFFE(Y1_command_2_local[24]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1_com_ctrl_local[24] is slaveregister:slaveregister_inst|com_ctrl_local[24]
--operation mode is normal

Y1_com_ctrl_local[24]_lut_out = !LE1_MASTERHWDATA[24];
Y1_com_ctrl_local[24] = DFFE(Y1_com_ctrl_local[24]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1L358 is slaveregister:slaveregister_inst|Mux~24979
--operation mode is normal

Y1L358 = C1_reg_address[3] & Y1_command_2_local[24] & !C1_reg_address[5] # !C1_reg_address[3] & !Y1_com_ctrl_local[24] & C1_reg_address[5];


--J1_atwd0_timestamp[24] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[24]
--operation mode is normal

J1_atwd0_timestamp[24]_lut_out = BB33_sload_path[24];
J1_atwd0_timestamp[24] = DFFE(J1_atwd0_timestamp[24]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_4_local[24] is slaveregister:slaveregister_inst|command_4_local[24]
--operation mode is normal

Y1_command_4_local[24]_lut_out = LE1_MASTERHWDATA[24];
Y1_command_4_local[24] = DFFE(Y1_command_4_local[24]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--BB33_sload_path[24] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[24]
--operation mode is arithmetic

BB33_sload_path[24]_lut_out = BB33_sload_path[24] $ !BB33L94;
BB33_sload_path[24] = DFFE(BB33_sload_path[24]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L15 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

BB33L15 = CARRY(BB33_sload_path[24] & !BB33L94);


--Y1L314 is slaveregister:slaveregister_inst|Mux~15444
--operation mode is normal

Y1L314 = C1_reg_address[5] & (C1_reg_address[3] # Y1_command_4_local[24]) # !C1_reg_address[5] & !C1_reg_address[3] & BB33_sload_path[24];


--Y1_command_5_local[24] is slaveregister:slaveregister_inst|command_5_local[24]
--operation mode is normal

Y1_command_5_local[24]_lut_out = LE1_MASTERHWDATA[24];
Y1_command_5_local[24] = DFFE(Y1_command_5_local[24]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L414 is slaveregister:slaveregister_inst|Mux~15445
--operation mode is normal

Y1L414 = Y1L314 & (Y1_command_5_local[24] # !C1_reg_address[3]) # !Y1L314 & J1_atwd0_timestamp[24] & C1_reg_address[3];


--Y1_command_3_local[24] is slaveregister:slaveregister_inst|command_3_local[24]
--operation mode is normal

Y1_command_3_local[24]_lut_out = LE1_MASTERHWDATA[24];
Y1_command_3_local[24] = DFFE(Y1_command_3_local[24]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[24] is slaveregister:slaveregister_inst|command_1_local[24]
--operation mode is normal

Y1_command_1_local[24]_lut_out = LE1_MASTERHWDATA[24];
Y1_command_1_local[24] = DFFE(Y1_command_1_local[24]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1_command_0_local[24] is slaveregister:slaveregister_inst|command_0_local[24]
--operation mode is normal

Y1_command_0_local[24]_lut_out = LE1_MASTERHWDATA[24];
Y1_command_0_local[24] = DFFE(Y1_command_0_local[24]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L458 is slaveregister:slaveregister_inst|Mux~24980
--operation mode is normal

Y1L458 = Y1_command_1_local[24] & (Y1_command_0_local[24] # C1_reg_address[3]) # !Y1_command_1_local[24] & Y1_command_0_local[24] & !C1_reg_address[3];


--Y1L558 is slaveregister:slaveregister_inst|Mux~24981
--operation mode is normal

Y1L558 = C1_reg_address[5] & Y1_command_3_local[24] & C1_reg_address[3] # !C1_reg_address[5] & Y1L458;


--Y1L114 is slaveregister:slaveregister_inst|Mux~15442
--operation mode is normal

Y1L114 = C1_reg_address[6] & (C1_reg_address[4] # Y1L414) # !C1_reg_address[6] & !C1_reg_address[4] & Y1L558;


--Y1_rx_dpr_radr_local[24] is slaveregister:slaveregister_inst|rx_dpr_radr_local[24]
--operation mode is normal

Y1_rx_dpr_radr_local[24]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[24] # !Y1L1601 & Y1_rx_dpr_radr_local[24]);
Y1_rx_dpr_radr_local[24] = DFFE(Y1_rx_dpr_radr_local[24]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_tx_dpr_wadr_local[24] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[24]
--operation mode is normal

Y1_tx_dpr_wadr_local[24]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[24] # !Y1L6311 & Y1_tx_dpr_wadr_local[24]);
Y1_tx_dpr_wadr_local[24] = DFFE(Y1_tx_dpr_wadr_local[24]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--J1_atwd1_timestamp[24] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[24]
--operation mode is normal

J1_atwd1_timestamp[24]_lut_out = BB33_sload_path[24];
J1_atwd1_timestamp[24] = DFFE(J1_atwd1_timestamp[24]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L658 is slaveregister:slaveregister_inst|Mux~24982
--operation mode is normal

Y1L658 = Y1_tx_dpr_wadr_local[24] & (J1_atwd1_timestamp[24] # C1_reg_address[5]) # !Y1_tx_dpr_wadr_local[24] & J1_atwd1_timestamp[24] & !C1_reg_address[5];


--Y1L758 is slaveregister:slaveregister_inst|Mux~24983
--operation mode is normal

Y1L758 = C1_reg_address[3] & Y1_rx_dpr_radr_local[24] & C1_reg_address[5] # !C1_reg_address[3] & Y1L658;


--Y1L214 is slaveregister:slaveregister_inst|Mux~15443
--operation mode is normal

Y1L214 = Y1L114 & (Y1L758 # !C1_reg_address[4]) # !Y1L114 & Y1L358 & C1_reg_address[4];


--Y1L1001 is slaveregister:slaveregister_inst|reg_rdata~9083
--operation mode is normal

Y1L1001 = Y1L389 & (Y1L0001 # Y1L214 & !C1_reg_address[2]);


--Y1L2001 is slaveregister:slaveregister_inst|reg_rdata~9084
--operation mode is normal

Y1L2001 = Y1_rx_dpr_radr_local[24] & (Y1_tx_dpr_wadr_local[24] & !Y1L009 # !Y1L209) # !Y1_rx_dpr_radr_local[24] & Y1_tx_dpr_wadr_local[24] & !Y1L009;


--Y1_tx_dpr_wadr_local[25] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[25]
--operation mode is normal

Y1_tx_dpr_wadr_local[25]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[25] # !Y1L6311 & Y1_tx_dpr_wadr_local[25]);
Y1_tx_dpr_wadr_local[25] = DFFE(Y1_tx_dpr_wadr_local[25]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L3001 is slaveregister:slaveregister_inst|reg_rdata~9086
--operation mode is normal

Y1L3001 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[25] & !C1_reg_address[4];


--Y1_rx_dpr_radr_local[25] is slaveregister:slaveregister_inst|rx_dpr_radr_local[25]
--operation mode is normal

Y1_rx_dpr_radr_local[25]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[25] # !Y1L1601 & Y1_rx_dpr_radr_local[25]);
Y1_rx_dpr_radr_local[25] = DFFE(Y1_rx_dpr_radr_local[25]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L4001 is slaveregister:slaveregister_inst|reg_rdata~9087
--operation mode is normal

Y1L4001 = !Y1L898 & (Y1L3001 # Y1_rx_dpr_radr_local[25] & !Y1L209);


--Y1_com_ctrl_local[25] is slaveregister:slaveregister_inst|com_ctrl_local[25]
--operation mode is normal

Y1_com_ctrl_local[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_com_ctrl_local[25] = DFFE(Y1_com_ctrl_local[25]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1_command_2_local[25] is slaveregister:slaveregister_inst|command_2_local[25]
--operation mode is normal

Y1_command_2_local[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_command_2_local[25] = DFFE(Y1_command_2_local[25]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L858 is slaveregister:slaveregister_inst|Mux~24984
--operation mode is normal

Y1L858 = C1_reg_address[3] & Y1_command_2_local[25] & !C1_reg_address[5] # !C1_reg_address[3] & Y1_com_ctrl_local[25] & C1_reg_address[5];


--J1_atwd0_timestamp[25] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[25]
--operation mode is normal

J1_atwd0_timestamp[25]_lut_out = BB33_sload_path[25];
J1_atwd0_timestamp[25] = DFFE(J1_atwd0_timestamp[25]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_4_local[25] is slaveregister:slaveregister_inst|command_4_local[25]
--operation mode is normal

Y1_command_4_local[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_command_4_local[25] = DFFE(Y1_command_4_local[25]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--BB33_sload_path[25] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[25]
--operation mode is arithmetic

BB33_sload_path[25]_lut_out = BB33_sload_path[25] $ BB33L15;
BB33_sload_path[25] = DFFE(BB33_sload_path[25]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L35 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

BB33L35 = CARRY(!BB33L15 # !BB33_sload_path[25]);


--Y1L714 is slaveregister:slaveregister_inst|Mux~15448
--operation mode is normal

Y1L714 = C1_reg_address[5] & (C1_reg_address[3] # Y1_command_4_local[25]) # !C1_reg_address[5] & !C1_reg_address[3] & BB33_sload_path[25];


--Y1_command_5_local[25] is slaveregister:slaveregister_inst|command_5_local[25]
--operation mode is normal

Y1_command_5_local[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_command_5_local[25] = DFFE(Y1_command_5_local[25]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L814 is slaveregister:slaveregister_inst|Mux~15449
--operation mode is normal

Y1L814 = Y1L714 & (Y1_command_5_local[25] # !C1_reg_address[3]) # !Y1L714 & J1_atwd0_timestamp[25] & C1_reg_address[3];


--Y1_command_3_local[25] is slaveregister:slaveregister_inst|command_3_local[25]
--operation mode is normal

Y1_command_3_local[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_command_3_local[25] = DFFE(Y1_command_3_local[25]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[25] is slaveregister:slaveregister_inst|command_1_local[25]
--operation mode is normal

Y1_command_1_local[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_command_1_local[25] = DFFE(Y1_command_1_local[25]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1_command_0_local[25] is slaveregister:slaveregister_inst|command_0_local[25]
--operation mode is normal

Y1_command_0_local[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_command_0_local[25] = DFFE(Y1_command_0_local[25]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L958 is slaveregister:slaveregister_inst|Mux~24985
--operation mode is normal

Y1L958 = Y1_command_1_local[25] & (Y1_command_0_local[25] # C1_reg_address[3]) # !Y1_command_1_local[25] & Y1_command_0_local[25] & !C1_reg_address[3];


--Y1L068 is slaveregister:slaveregister_inst|Mux~24986
--operation mode is normal

Y1L068 = C1_reg_address[5] & Y1_command_3_local[25] & C1_reg_address[3] # !C1_reg_address[5] & Y1L958;


--Y1L514 is slaveregister:slaveregister_inst|Mux~15446
--operation mode is normal

Y1L514 = C1_reg_address[6] & (C1_reg_address[4] # Y1L814) # !C1_reg_address[6] & !C1_reg_address[4] & Y1L068;


--J1_atwd1_timestamp[25] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[25]
--operation mode is normal

J1_atwd1_timestamp[25]_lut_out = BB33_sload_path[25];
J1_atwd1_timestamp[25] = DFFE(J1_atwd1_timestamp[25]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L168 is slaveregister:slaveregister_inst|Mux~24987
--operation mode is normal

Y1L168 = Y1_tx_dpr_wadr_local[25] & (J1_atwd1_timestamp[25] # C1_reg_address[5]) # !Y1_tx_dpr_wadr_local[25] & J1_atwd1_timestamp[25] & !C1_reg_address[5];


--Y1L268 is slaveregister:slaveregister_inst|Mux~24988
--operation mode is normal

Y1L268 = C1_reg_address[3] & Y1_rx_dpr_radr_local[25] & C1_reg_address[5] # !C1_reg_address[3] & Y1L168;


--Y1L614 is slaveregister:slaveregister_inst|Mux~15447
--operation mode is normal

Y1L614 = Y1L514 & (Y1L268 # !C1_reg_address[4]) # !Y1L514 & Y1L858 & C1_reg_address[4];


--Y1_tx_dpr_wadr_local[26] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[26]
--operation mode is normal

Y1_tx_dpr_wadr_local[26]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[26] # !Y1L6311 & Y1_tx_dpr_wadr_local[26]);
Y1_tx_dpr_wadr_local[26] = DFFE(Y1_tx_dpr_wadr_local[26]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L5001 is slaveregister:slaveregister_inst|reg_rdata~9089
--operation mode is normal

Y1L5001 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[26] & !C1_reg_address[4];


--Y1_rx_dpr_radr_local[26] is slaveregister:slaveregister_inst|rx_dpr_radr_local[26]
--operation mode is normal

Y1_rx_dpr_radr_local[26]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[26] # !Y1L1601 & Y1_rx_dpr_radr_local[26]);
Y1_rx_dpr_radr_local[26] = DFFE(Y1_rx_dpr_radr_local[26]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L6001 is slaveregister:slaveregister_inst|reg_rdata~9090
--operation mode is normal

Y1L6001 = !Y1L898 & (Y1L5001 # Y1_rx_dpr_radr_local[26] & !Y1L209);


--Y1_com_ctrl_local[26] is slaveregister:slaveregister_inst|com_ctrl_local[26]
--operation mode is normal

Y1_com_ctrl_local[26]_lut_out = LE1_MASTERHWDATA[26];
Y1_com_ctrl_local[26] = DFFE(Y1_com_ctrl_local[26]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1L368 is slaveregister:slaveregister_inst|Mux~24989
--operation mode is normal

Y1L368 = C1_reg_address[3] & Y1_command_2_local[26] & !C1_reg_address[5] # !C1_reg_address[3] & Y1_com_ctrl_local[26] & C1_reg_address[5];


--J1_atwd0_timestamp[26] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[26]
--operation mode is normal

J1_atwd0_timestamp[26]_lut_out = BB33_sload_path[26];
J1_atwd0_timestamp[26] = DFFE(J1_atwd0_timestamp[26]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_4_local[26] is slaveregister:slaveregister_inst|command_4_local[26]
--operation mode is normal

Y1_command_4_local[26]_lut_out = LE1_MASTERHWDATA[26];
Y1_command_4_local[26] = DFFE(Y1_command_4_local[26]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--BB33_sload_path[26] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[26]
--operation mode is arithmetic

BB33_sload_path[26]_lut_out = BB33_sload_path[26] $ !BB33L35;
BB33_sload_path[26] = DFFE(BB33_sload_path[26]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L55 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

BB33L55 = CARRY(BB33_sload_path[26] & !BB33L35);


--Y1L124 is slaveregister:slaveregister_inst|Mux~15452
--operation mode is normal

Y1L124 = C1_reg_address[5] & (C1_reg_address[3] # Y1_command_4_local[26]) # !C1_reg_address[5] & !C1_reg_address[3] & BB33_sload_path[26];


--Y1_command_5_local[26] is slaveregister:slaveregister_inst|command_5_local[26]
--operation mode is normal

Y1_command_5_local[26]_lut_out = LE1_MASTERHWDATA[26];
Y1_command_5_local[26] = DFFE(Y1_command_5_local[26]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L224 is slaveregister:slaveregister_inst|Mux~15453
--operation mode is normal

Y1L224 = Y1L124 & (Y1_command_5_local[26] # !C1_reg_address[3]) # !Y1L124 & J1_atwd0_timestamp[26] & C1_reg_address[3];


--Y1_command_3_local[26] is slaveregister:slaveregister_inst|command_3_local[26]
--operation mode is normal

Y1_command_3_local[26]_lut_out = LE1_MASTERHWDATA[26];
Y1_command_3_local[26] = DFFE(Y1_command_3_local[26]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[26] is slaveregister:slaveregister_inst|command_1_local[26]
--operation mode is normal

Y1_command_1_local[26]_lut_out = LE1_MASTERHWDATA[26];
Y1_command_1_local[26] = DFFE(Y1_command_1_local[26]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1_command_0_local[26] is slaveregister:slaveregister_inst|command_0_local[26]
--operation mode is normal

Y1_command_0_local[26]_lut_out = LE1_MASTERHWDATA[26];
Y1_command_0_local[26] = DFFE(Y1_command_0_local[26]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L468 is slaveregister:slaveregister_inst|Mux~24990
--operation mode is normal

Y1L468 = Y1_command_1_local[26] & (Y1_command_0_local[26] # C1_reg_address[3]) # !Y1_command_1_local[26] & Y1_command_0_local[26] & !C1_reg_address[3];


--Y1L568 is slaveregister:slaveregister_inst|Mux~24991
--operation mode is normal

Y1L568 = C1_reg_address[5] & Y1_command_3_local[26] & C1_reg_address[3] # !C1_reg_address[5] & Y1L468;


--Y1L914 is slaveregister:slaveregister_inst|Mux~15450
--operation mode is normal

Y1L914 = C1_reg_address[6] & (C1_reg_address[4] # Y1L224) # !C1_reg_address[6] & !C1_reg_address[4] & Y1L568;


--J1_atwd1_timestamp[26] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[26]
--operation mode is normal

J1_atwd1_timestamp[26]_lut_out = BB33_sload_path[26];
J1_atwd1_timestamp[26] = DFFE(J1_atwd1_timestamp[26]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L668 is slaveregister:slaveregister_inst|Mux~24992
--operation mode is normal

Y1L668 = Y1_tx_dpr_wadr_local[26] & (J1_atwd1_timestamp[26] # C1_reg_address[5]) # !Y1_tx_dpr_wadr_local[26] & J1_atwd1_timestamp[26] & !C1_reg_address[5];


--Y1L768 is slaveregister:slaveregister_inst|Mux~24993
--operation mode is normal

Y1L768 = C1_reg_address[3] & Y1_rx_dpr_radr_local[26] & C1_reg_address[5] # !C1_reg_address[3] & Y1L668;


--Y1L024 is slaveregister:slaveregister_inst|Mux~15451
--operation mode is normal

Y1L024 = Y1L914 & (Y1L768 # !C1_reg_address[4]) # !Y1L914 & Y1L368 & C1_reg_address[4];


--Y1_tx_dpr_wadr_local[27] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[27]
--operation mode is normal

Y1_tx_dpr_wadr_local[27]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[27] # !Y1L6311 & Y1_tx_dpr_wadr_local[27]);
Y1_tx_dpr_wadr_local[27] = DFFE(Y1_tx_dpr_wadr_local[27]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L7001 is slaveregister:slaveregister_inst|reg_rdata~9092
--operation mode is normal

Y1L7001 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[27] & !C1_reg_address[4];


--Y1_rx_dpr_radr_local[27] is slaveregister:slaveregister_inst|rx_dpr_radr_local[27]
--operation mode is normal

Y1_rx_dpr_radr_local[27]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[27] # !Y1L1601 & Y1_rx_dpr_radr_local[27]);
Y1_rx_dpr_radr_local[27] = DFFE(Y1_rx_dpr_radr_local[27]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L8001 is slaveregister:slaveregister_inst|reg_rdata~9093
--operation mode is normal

Y1L8001 = !Y1L898 & (Y1L7001 # Y1_rx_dpr_radr_local[27] & !Y1L209);


--Y1_com_ctrl_local[27] is slaveregister:slaveregister_inst|com_ctrl_local[27]
--operation mode is normal

Y1_com_ctrl_local[27]_lut_out = LE1_MASTERHWDATA[27];
Y1_com_ctrl_local[27] = DFFE(Y1_com_ctrl_local[27]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1_command_2_local[27] is slaveregister:slaveregister_inst|command_2_local[27]
--operation mode is normal

Y1_command_2_local[27]_lut_out = LE1_MASTERHWDATA[27];
Y1_command_2_local[27] = DFFE(Y1_command_2_local[27]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L891);


--Y1L868 is slaveregister:slaveregister_inst|Mux~24994
--operation mode is normal

Y1L868 = C1_reg_address[3] & Y1_command_2_local[27] & !C1_reg_address[5] # !C1_reg_address[3] & Y1_com_ctrl_local[27] & C1_reg_address[5];


--J1_atwd0_timestamp[27] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[27]
--operation mode is normal

J1_atwd0_timestamp[27]_lut_out = BB33_sload_path[27];
J1_atwd0_timestamp[27] = DFFE(J1_atwd0_timestamp[27]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_4_local[27] is slaveregister:slaveregister_inst|command_4_local[27]
--operation mode is normal

Y1_command_4_local[27]_lut_out = LE1_MASTERHWDATA[27];
Y1_command_4_local[27] = DFFE(Y1_command_4_local[27]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--BB33_sload_path[27] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[27]
--operation mode is arithmetic

BB33_sload_path[27]_lut_out = BB33_sload_path[27] $ BB33L55;
BB33_sload_path[27] = DFFE(BB33_sload_path[27]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L75 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

BB33L75 = CARRY(!BB33L55 # !BB33_sload_path[27]);


--Y1L524 is slaveregister:slaveregister_inst|Mux~15456
--operation mode is normal

Y1L524 = C1_reg_address[5] & (C1_reg_address[3] # Y1_command_4_local[27]) # !C1_reg_address[5] & !C1_reg_address[3] & BB33_sload_path[27];


--Y1_command_5_local[27] is slaveregister:slaveregister_inst|command_5_local[27]
--operation mode is normal

Y1_command_5_local[27]_lut_out = LE1_MASTERHWDATA[27];
Y1_command_5_local[27] = DFFE(Y1_command_5_local[27]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L624 is slaveregister:slaveregister_inst|Mux~15457
--operation mode is normal

Y1L624 = Y1L524 & (Y1_command_5_local[27] # !C1_reg_address[3]) # !Y1L524 & J1_atwd0_timestamp[27] & C1_reg_address[3];


--Y1_command_3_local[27] is slaveregister:slaveregister_inst|command_3_local[27]
--operation mode is normal

Y1_command_3_local[27]_lut_out = LE1_MASTERHWDATA[27];
Y1_command_3_local[27] = DFFE(Y1_command_3_local[27]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[27] is slaveregister:slaveregister_inst|command_1_local[27]
--operation mode is normal

Y1_command_1_local[27]_lut_out = LE1_MASTERHWDATA[27];
Y1_command_1_local[27] = DFFE(Y1_command_1_local[27]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1_command_0_local[27] is slaveregister:slaveregister_inst|command_0_local[27]
--operation mode is normal

Y1_command_0_local[27]_lut_out = LE1_MASTERHWDATA[27];
Y1_command_0_local[27] = DFFE(Y1_command_0_local[27]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L968 is slaveregister:slaveregister_inst|Mux~24995
--operation mode is normal

Y1L968 = Y1_command_1_local[27] & (Y1_command_0_local[27] # C1_reg_address[3]) # !Y1_command_1_local[27] & Y1_command_0_local[27] & !C1_reg_address[3];


--Y1L078 is slaveregister:slaveregister_inst|Mux~24996
--operation mode is normal

Y1L078 = C1_reg_address[5] & Y1_command_3_local[27] & C1_reg_address[3] # !C1_reg_address[5] & Y1L968;


--Y1L324 is slaveregister:slaveregister_inst|Mux~15454
--operation mode is normal

Y1L324 = C1_reg_address[6] & (C1_reg_address[4] # Y1L624) # !C1_reg_address[6] & !C1_reg_address[4] & Y1L078;


--J1_atwd1_timestamp[27] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[27]
--operation mode is normal

J1_atwd1_timestamp[27]_lut_out = BB33_sload_path[27];
J1_atwd1_timestamp[27] = DFFE(J1_atwd1_timestamp[27]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L178 is slaveregister:slaveregister_inst|Mux~24997
--operation mode is normal

Y1L178 = Y1_tx_dpr_wadr_local[27] & (J1_atwd1_timestamp[27] # C1_reg_address[5]) # !Y1_tx_dpr_wadr_local[27] & J1_atwd1_timestamp[27] & !C1_reg_address[5];


--Y1L278 is slaveregister:slaveregister_inst|Mux~24998
--operation mode is normal

Y1L278 = C1_reg_address[3] & Y1_rx_dpr_radr_local[27] & C1_reg_address[5] # !C1_reg_address[3] & Y1L178;


--Y1L424 is slaveregister:slaveregister_inst|Mux~15455
--operation mode is normal

Y1L424 = Y1L324 & (Y1L278 # !C1_reg_address[4]) # !Y1L324 & Y1L868 & C1_reg_address[4];


--Y1L9001 is slaveregister:slaveregister_inst|reg_rdata~9095
--operation mode is normal

Y1L9001 = FL_TDO & Y1L551 & C1_reg_address[2] & C1_reg_address[4];


--Y1_com_ctrl_local[28] is slaveregister:slaveregister_inst|com_ctrl_local[28]
--operation mode is normal

Y1_com_ctrl_local[28]_lut_out = LE1_MASTERHWDATA[28];
Y1_com_ctrl_local[28] = DFFE(Y1_com_ctrl_local[28]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1L378 is slaveregister:slaveregister_inst|Mux~24999
--operation mode is normal

Y1L378 = C1_reg_address[3] & Y1_command_2_local[28] & !C1_reg_address[5] # !C1_reg_address[3] & Y1_com_ctrl_local[28] & C1_reg_address[5];


--J1_atwd0_timestamp[28] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[28]
--operation mode is normal

J1_atwd0_timestamp[28]_lut_out = BB33_sload_path[28];
J1_atwd0_timestamp[28] = DFFE(J1_atwd0_timestamp[28]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_4_local[28] is slaveregister:slaveregister_inst|command_4_local[28]
--operation mode is normal

Y1_command_4_local[28]_lut_out = LE1_MASTERHWDATA[28];
Y1_command_4_local[28] = DFFE(Y1_command_4_local[28]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--BB33_sload_path[28] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[28]
--operation mode is arithmetic

BB33_sload_path[28]_lut_out = BB33_sload_path[28] $ !BB33L75;
BB33_sload_path[28] = DFFE(BB33_sload_path[28]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L95 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

BB33L95 = CARRY(BB33_sload_path[28] & !BB33L75);


--Y1L924 is slaveregister:slaveregister_inst|Mux~15460
--operation mode is normal

Y1L924 = C1_reg_address[5] & (C1_reg_address[3] # Y1_command_4_local[28]) # !C1_reg_address[5] & !C1_reg_address[3] & BB33_sload_path[28];


--Y1_command_5_local[28] is slaveregister:slaveregister_inst|command_5_local[28]
--operation mode is normal

Y1_command_5_local[28]_lut_out = LE1_MASTERHWDATA[28];
Y1_command_5_local[28] = DFFE(Y1_command_5_local[28]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L034 is slaveregister:slaveregister_inst|Mux~15461
--operation mode is normal

Y1L034 = Y1L924 & (Y1_command_5_local[28] # !C1_reg_address[3]) # !Y1L924 & J1_atwd0_timestamp[28] & C1_reg_address[3];


--Y1_command_3_local[28] is slaveregister:slaveregister_inst|command_3_local[28]
--operation mode is normal

Y1_command_3_local[28]_lut_out = LE1_MASTERHWDATA[28];
Y1_command_3_local[28] = DFFE(Y1_command_3_local[28]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[28] is slaveregister:slaveregister_inst|command_1_local[28]
--operation mode is normal

Y1_command_1_local[28]_lut_out = LE1_MASTERHWDATA[28];
Y1_command_1_local[28] = DFFE(Y1_command_1_local[28]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1_command_0_local[28] is slaveregister:slaveregister_inst|command_0_local[28]
--operation mode is normal

Y1_command_0_local[28]_lut_out = LE1_MASTERHWDATA[28];
Y1_command_0_local[28] = DFFE(Y1_command_0_local[28]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L478 is slaveregister:slaveregister_inst|Mux~25000
--operation mode is normal

Y1L478 = Y1_command_1_local[28] & (Y1_command_0_local[28] # C1_reg_address[3]) # !Y1_command_1_local[28] & Y1_command_0_local[28] & !C1_reg_address[3];


--Y1L578 is slaveregister:slaveregister_inst|Mux~25001
--operation mode is normal

Y1L578 = C1_reg_address[5] & Y1_command_3_local[28] & C1_reg_address[3] # !C1_reg_address[5] & Y1L478;


--Y1L724 is slaveregister:slaveregister_inst|Mux~15458
--operation mode is normal

Y1L724 = C1_reg_address[6] & (C1_reg_address[4] # Y1L034) # !C1_reg_address[6] & !C1_reg_address[4] & Y1L578;


--Y1_rx_dpr_radr_local[28] is slaveregister:slaveregister_inst|rx_dpr_radr_local[28]
--operation mode is normal

Y1_rx_dpr_radr_local[28]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[28] # !Y1L1601 & Y1_rx_dpr_radr_local[28]);
Y1_rx_dpr_radr_local[28] = DFFE(Y1_rx_dpr_radr_local[28]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1_tx_dpr_wadr_local[28] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[28]
--operation mode is normal

Y1_tx_dpr_wadr_local[28]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[28] # !Y1L6311 & Y1_tx_dpr_wadr_local[28]);
Y1_tx_dpr_wadr_local[28] = DFFE(Y1_tx_dpr_wadr_local[28]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--J1_atwd1_timestamp[28] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[28]
--operation mode is normal

J1_atwd1_timestamp[28]_lut_out = BB33_sload_path[28];
J1_atwd1_timestamp[28] = DFFE(J1_atwd1_timestamp[28]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L678 is slaveregister:slaveregister_inst|Mux~25002
--operation mode is normal

Y1L678 = Y1_tx_dpr_wadr_local[28] & (J1_atwd1_timestamp[28] # C1_reg_address[5]) # !Y1_tx_dpr_wadr_local[28] & J1_atwd1_timestamp[28] & !C1_reg_address[5];


--Y1L778 is slaveregister:slaveregister_inst|Mux~25003
--operation mode is normal

Y1L778 = C1_reg_address[3] & Y1_rx_dpr_radr_local[28] & C1_reg_address[5] # !C1_reg_address[3] & Y1L678;


--Y1L824 is slaveregister:slaveregister_inst|Mux~15459
--operation mode is normal

Y1L824 = Y1L724 & (Y1L778 # !C1_reg_address[4]) # !Y1L724 & Y1L378 & C1_reg_address[4];


--Y1L0101 is slaveregister:slaveregister_inst|reg_rdata~9096
--operation mode is normal

Y1L0101 = Y1L389 & (Y1L9001 # Y1L824 & !C1_reg_address[2]);


--Y1L1101 is slaveregister:slaveregister_inst|reg_rdata~9097
--operation mode is normal

Y1L1101 = Y1_rx_dpr_radr_local[28] & (Y1_tx_dpr_wadr_local[28] & !Y1L009 # !Y1L209) # !Y1_rx_dpr_radr_local[28] & Y1_tx_dpr_wadr_local[28] & !Y1L009;


--Y1_tx_dpr_wadr_local[29] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[29]
--operation mode is normal

Y1_tx_dpr_wadr_local[29]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[29] # !Y1L6311 & Y1_tx_dpr_wadr_local[29]);
Y1_tx_dpr_wadr_local[29] = DFFE(Y1_tx_dpr_wadr_local[29]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L2101 is slaveregister:slaveregister_inst|reg_rdata~9099
--operation mode is normal

Y1L2101 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[29] & !C1_reg_address[4];


--Y1_rx_dpr_radr_local[29] is slaveregister:slaveregister_inst|rx_dpr_radr_local[29]
--operation mode is normal

Y1_rx_dpr_radr_local[29]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[29] # !Y1L1601 & Y1_rx_dpr_radr_local[29]);
Y1_rx_dpr_radr_local[29] = DFFE(Y1_rx_dpr_radr_local[29]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L3101 is slaveregister:slaveregister_inst|reg_rdata~9100
--operation mode is normal

Y1L3101 = !Y1L898 & (Y1L2101 # Y1_rx_dpr_radr_local[29] & !Y1L209);


--Y1_com_ctrl_local[29] is slaveregister:slaveregister_inst|com_ctrl_local[29]
--operation mode is normal

Y1_com_ctrl_local[29]_lut_out = LE1_MASTERHWDATA[29];
Y1_com_ctrl_local[29] = DFFE(Y1_com_ctrl_local[29]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1L878 is slaveregister:slaveregister_inst|Mux~25004
--operation mode is normal

Y1L878 = C1_reg_address[3] & Y1_command_2_local[29] & !C1_reg_address[5] # !C1_reg_address[3] & Y1_com_ctrl_local[29] & C1_reg_address[5];


--J1_atwd0_timestamp[29] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[29]
--operation mode is normal

J1_atwd0_timestamp[29]_lut_out = BB33_sload_path[29];
J1_atwd0_timestamp[29] = DFFE(J1_atwd0_timestamp[29]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_4_local[29] is slaveregister:slaveregister_inst|command_4_local[29]
--operation mode is normal

Y1_command_4_local[29]_lut_out = LE1_MASTERHWDATA[29];
Y1_command_4_local[29] = DFFE(Y1_command_4_local[29]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--BB33_sload_path[29] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[29]
--operation mode is arithmetic

BB33_sload_path[29]_lut_out = BB33_sload_path[29] $ BB33L95;
BB33_sload_path[29] = DFFE(BB33_sload_path[29]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L16 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

BB33L16 = CARRY(!BB33L95 # !BB33_sload_path[29]);


--Y1L334 is slaveregister:slaveregister_inst|Mux~15464
--operation mode is normal

Y1L334 = C1_reg_address[5] & (C1_reg_address[3] # Y1_command_4_local[29]) # !C1_reg_address[5] & !C1_reg_address[3] & BB33_sload_path[29];


--Y1_command_5_local[29] is slaveregister:slaveregister_inst|command_5_local[29]
--operation mode is normal

Y1_command_5_local[29]_lut_out = LE1_MASTERHWDATA[29];
Y1_command_5_local[29] = DFFE(Y1_command_5_local[29]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L434 is slaveregister:slaveregister_inst|Mux~15465
--operation mode is normal

Y1L434 = Y1L334 & (Y1_command_5_local[29] # !C1_reg_address[3]) # !Y1L334 & J1_atwd0_timestamp[29] & C1_reg_address[3];


--Y1_command_3_local[29] is slaveregister:slaveregister_inst|command_3_local[29]
--operation mode is normal

Y1_command_3_local[29]_lut_out = LE1_MASTERHWDATA[29];
Y1_command_3_local[29] = DFFE(Y1_command_3_local[29]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[29] is slaveregister:slaveregister_inst|command_1_local[29]
--operation mode is normal

Y1_command_1_local[29]_lut_out = LE1_MASTERHWDATA[29];
Y1_command_1_local[29] = DFFE(Y1_command_1_local[29]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1_command_0_local[29] is slaveregister:slaveregister_inst|command_0_local[29]
--operation mode is normal

Y1_command_0_local[29]_lut_out = LE1_MASTERHWDATA[29];
Y1_command_0_local[29] = DFFE(Y1_command_0_local[29]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L978 is slaveregister:slaveregister_inst|Mux~25005
--operation mode is normal

Y1L978 = Y1_command_1_local[29] & (Y1_command_0_local[29] # C1_reg_address[3]) # !Y1_command_1_local[29] & Y1_command_0_local[29] & !C1_reg_address[3];


--Y1L088 is slaveregister:slaveregister_inst|Mux~25006
--operation mode is normal

Y1L088 = C1_reg_address[5] & Y1_command_3_local[29] & C1_reg_address[3] # !C1_reg_address[5] & Y1L978;


--Y1L134 is slaveregister:slaveregister_inst|Mux~15462
--operation mode is normal

Y1L134 = C1_reg_address[6] & (C1_reg_address[4] # Y1L434) # !C1_reg_address[6] & !C1_reg_address[4] & Y1L088;


--J1_atwd1_timestamp[29] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[29]
--operation mode is normal

J1_atwd1_timestamp[29]_lut_out = BB33_sload_path[29];
J1_atwd1_timestamp[29] = DFFE(J1_atwd1_timestamp[29]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L188 is slaveregister:slaveregister_inst|Mux~25007
--operation mode is normal

Y1L188 = Y1_tx_dpr_wadr_local[29] & (J1_atwd1_timestamp[29] # C1_reg_address[5]) # !Y1_tx_dpr_wadr_local[29] & J1_atwd1_timestamp[29] & !C1_reg_address[5];


--Y1L288 is slaveregister:slaveregister_inst|Mux~25008
--operation mode is normal

Y1L288 = C1_reg_address[3] & Y1_rx_dpr_radr_local[29] & C1_reg_address[5] # !C1_reg_address[3] & Y1L188;


--Y1L234 is slaveregister:slaveregister_inst|Mux~15463
--operation mode is normal

Y1L234 = Y1L134 & (Y1L288 # !C1_reg_address[4]) # !Y1L134 & Y1L878 & C1_reg_address[4];


--Y1_tx_dpr_wadr_local[30] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[30]
--operation mode is normal

Y1_tx_dpr_wadr_local[30]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[30] # !Y1L6311 & Y1_tx_dpr_wadr_local[30]);
Y1_tx_dpr_wadr_local[30] = DFFE(Y1_tx_dpr_wadr_local[30]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L4101 is slaveregister:slaveregister_inst|reg_rdata~9102
--operation mode is normal

Y1L4101 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[30] & !C1_reg_address[4];


--Y1_rx_dpr_radr_local[30] is slaveregister:slaveregister_inst|rx_dpr_radr_local[30]
--operation mode is normal

Y1_rx_dpr_radr_local[30]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[30] # !Y1L1601 & Y1_rx_dpr_radr_local[30]);
Y1_rx_dpr_radr_local[30] = DFFE(Y1_rx_dpr_radr_local[30]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L5101 is slaveregister:slaveregister_inst|reg_rdata~9103
--operation mode is normal

Y1L5101 = !Y1L898 & (Y1L4101 # Y1_rx_dpr_radr_local[30] & !Y1L209);


--Y1_com_ctrl_local[30] is slaveregister:slaveregister_inst|com_ctrl_local[30]
--operation mode is normal

Y1_com_ctrl_local[30]_lut_out = LE1_MASTERHWDATA[30];
Y1_com_ctrl_local[30] = DFFE(Y1_com_ctrl_local[30]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1L388 is slaveregister:slaveregister_inst|Mux~25009
--operation mode is normal

Y1L388 = C1_reg_address[3] & Y1_command_2_local[30] & !C1_reg_address[5] # !C1_reg_address[3] & Y1_com_ctrl_local[30] & C1_reg_address[5];


--J1_atwd0_timestamp[30] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[30]
--operation mode is normal

J1_atwd0_timestamp[30]_lut_out = BB33_sload_path[30];
J1_atwd0_timestamp[30] = DFFE(J1_atwd0_timestamp[30]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_4_local[30] is slaveregister:slaveregister_inst|command_4_local[30]
--operation mode is normal

Y1_command_4_local[30]_lut_out = LE1_MASTERHWDATA[30];
Y1_command_4_local[30] = DFFE(Y1_command_4_local[30]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--BB33_sload_path[30] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[30]
--operation mode is arithmetic

BB33_sload_path[30]_lut_out = BB33_sload_path[30] $ !BB33L16;
BB33_sload_path[30] = DFFE(BB33_sload_path[30]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L36 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

BB33L36 = CARRY(BB33_sload_path[30] & !BB33L16);


--Y1L734 is slaveregister:slaveregister_inst|Mux~15468
--operation mode is normal

Y1L734 = C1_reg_address[5] & (C1_reg_address[3] # Y1_command_4_local[30]) # !C1_reg_address[5] & !C1_reg_address[3] & BB33_sload_path[30];


--Y1_command_5_local[30] is slaveregister:slaveregister_inst|command_5_local[30]
--operation mode is normal

Y1_command_5_local[30]_lut_out = LE1_MASTERHWDATA[30];
Y1_command_5_local[30] = DFFE(Y1_command_5_local[30]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L834 is slaveregister:slaveregister_inst|Mux~15469
--operation mode is normal

Y1L834 = Y1L734 & (Y1_command_5_local[30] # !C1_reg_address[3]) # !Y1L734 & J1_atwd0_timestamp[30] & C1_reg_address[3];


--Y1_command_3_local[30] is slaveregister:slaveregister_inst|command_3_local[30]
--operation mode is normal

Y1_command_3_local[30]_lut_out = LE1_MASTERHWDATA[30];
Y1_command_3_local[30] = DFFE(Y1_command_3_local[30]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[30] is slaveregister:slaveregister_inst|command_1_local[30]
--operation mode is normal

Y1_command_1_local[30]_lut_out = LE1_MASTERHWDATA[30];
Y1_command_1_local[30] = DFFE(Y1_command_1_local[30]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1_command_0_local[30] is slaveregister:slaveregister_inst|command_0_local[30]
--operation mode is normal

Y1_command_0_local[30]_lut_out = LE1_MASTERHWDATA[30];
Y1_command_0_local[30] = DFFE(Y1_command_0_local[30]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L488 is slaveregister:slaveregister_inst|Mux~25010
--operation mode is normal

Y1L488 = Y1_command_1_local[30] & (Y1_command_0_local[30] # C1_reg_address[3]) # !Y1_command_1_local[30] & Y1_command_0_local[30] & !C1_reg_address[3];


--Y1L588 is slaveregister:slaveregister_inst|Mux~25011
--operation mode is normal

Y1L588 = C1_reg_address[5] & Y1_command_3_local[30] & C1_reg_address[3] # !C1_reg_address[5] & Y1L488;


--Y1L534 is slaveregister:slaveregister_inst|Mux~15466
--operation mode is normal

Y1L534 = C1_reg_address[6] & (C1_reg_address[4] # Y1L834) # !C1_reg_address[6] & !C1_reg_address[4] & Y1L588;


--J1_atwd1_timestamp[30] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[30]
--operation mode is normal

J1_atwd1_timestamp[30]_lut_out = BB33_sload_path[30];
J1_atwd1_timestamp[30] = DFFE(J1_atwd1_timestamp[30]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L688 is slaveregister:slaveregister_inst|Mux~25012
--operation mode is normal

Y1L688 = Y1_tx_dpr_wadr_local[30] & (J1_atwd1_timestamp[30] # C1_reg_address[5]) # !Y1_tx_dpr_wadr_local[30] & J1_atwd1_timestamp[30] & !C1_reg_address[5];


--Y1L788 is slaveregister:slaveregister_inst|Mux~25013
--operation mode is normal

Y1L788 = C1_reg_address[3] & Y1_rx_dpr_radr_local[30] & C1_reg_address[5] # !C1_reg_address[3] & Y1L688;


--Y1L634 is slaveregister:slaveregister_inst|Mux~15467
--operation mode is normal

Y1L634 = Y1L534 & (Y1L788 # !C1_reg_address[4]) # !Y1L534 & Y1L388 & C1_reg_address[4];


--Y1_tx_dpr_wadr_local[31] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[31]
--operation mode is normal

Y1_tx_dpr_wadr_local[31]_lut_out = !TB1_comres_rcvd & (Y1L6311 & LE1_MASTERHWDATA[31] # !Y1L6311 & Y1_tx_dpr_wadr_local[31]);
Y1_tx_dpr_wadr_local[31] = DFFE(Y1_tx_dpr_wadr_local[31]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L6101 is slaveregister:slaveregister_inst|reg_rdata~9105
--operation mode is normal

Y1L6101 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[31] & !C1_reg_address[4];


--Y1_rx_dpr_radr_local[31] is slaveregister:slaveregister_inst|rx_dpr_radr_local[31]
--operation mode is normal

Y1_rx_dpr_radr_local[31]_lut_out = !TB1_comres_rcvd & (Y1L1601 & LE1_MASTERHWDATA[31] # !Y1L1601 & Y1_rx_dpr_radr_local[31]);
Y1_rx_dpr_radr_local[31] = DFFE(Y1_rx_dpr_radr_local[31]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Y1L7101 is slaveregister:slaveregister_inst|reg_rdata~9106
--operation mode is normal

Y1L7101 = !Y1L898 & (Y1L6101 # Y1_rx_dpr_radr_local[31] & !Y1L209);


--Y1_com_ctrl_local[31] is slaveregister:slaveregister_inst|com_ctrl_local[31]
--operation mode is normal

Y1_com_ctrl_local[31]_lut_out = LE1_MASTERHWDATA[31];
Y1_com_ctrl_local[31] = DFFE(Y1_com_ctrl_local[31]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L73);


--Y1L888 is slaveregister:slaveregister_inst|Mux~25014
--operation mode is normal

Y1L888 = C1_reg_address[3] & Y1_command_2_local[31] & !C1_reg_address[5] # !C1_reg_address[3] & Y1_com_ctrl_local[31] & C1_reg_address[5];


--J1_atwd0_timestamp[31] is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[31]
--operation mode is normal

J1_atwd0_timestamp[31]_lut_out = BB33_sload_path[31];
J1_atwd0_timestamp[31] = DFFE(J1_atwd0_timestamp[31]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L771);


--Y1_command_4_local[31] is slaveregister:slaveregister_inst|command_4_local[31]
--operation mode is normal

Y1_command_4_local[31]_lut_out = LE1_MASTERHWDATA[31];
Y1_command_4_local[31] = DFFE(Y1_command_4_local[31]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L542);


--BB33_sload_path[31] is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|sload_path[31]
--operation mode is arithmetic

BB33_sload_path[31]_lut_out = BB33_sload_path[31] $ BB33L36;
BB33_sload_path[31] = DFFE(BB33_sload_path[31]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB33L56 is timer:timer_inst|lpm_counter:systime_rtl_2|alt_synch_counter:wysi_counter|counter_cell[31]~COUT
--operation mode is arithmetic

BB33L56 = CARRY(!BB33L36 # !BB33_sload_path[31]);


--Y1L144 is slaveregister:slaveregister_inst|Mux~15472
--operation mode is normal

Y1L144 = C1_reg_address[5] & (C1_reg_address[3] # Y1_command_4_local[31]) # !C1_reg_address[5] & !C1_reg_address[3] & BB33_sload_path[31];


--Y1_command_5_local[31] is slaveregister:slaveregister_inst|command_5_local[31]
--operation mode is normal

Y1_command_5_local[31]_lut_out = LE1_MASTERHWDATA[31];
Y1_command_5_local[31] = DFFE(Y1_command_5_local[31]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L772);


--Y1L244 is slaveregister:slaveregister_inst|Mux~15473
--operation mode is normal

Y1L244 = Y1L144 & (Y1_command_5_local[31] # !C1_reg_address[3]) # !Y1L144 & J1_atwd0_timestamp[31] & C1_reg_address[3];


--Y1_command_3_local[31] is slaveregister:slaveregister_inst|command_3_local[31]
--operation mode is normal

Y1_command_3_local[31]_lut_out = LE1_MASTERHWDATA[31];
Y1_command_3_local[31] = DFFE(Y1_command_3_local[31]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L802);


--Y1_command_1_local[31] is slaveregister:slaveregister_inst|command_1_local[31]
--operation mode is normal

Y1_command_1_local[31]_lut_out = LE1_MASTERHWDATA[31];
Y1_command_1_local[31] = DFFE(Y1_command_1_local[31]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L451);


--Y1_command_0_local[31] is slaveregister:slaveregister_inst|command_0_local[31]
--operation mode is normal

Y1_command_0_local[31]_lut_out = LE1_MASTERHWDATA[31];
Y1_command_0_local[31] = DFFE(Y1_command_0_local[31]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L231);


--Y1L988 is slaveregister:slaveregister_inst|Mux~25015
--operation mode is normal

Y1L988 = Y1_command_1_local[31] & (Y1_command_0_local[31] # C1_reg_address[3]) # !Y1_command_1_local[31] & Y1_command_0_local[31] & !C1_reg_address[3];


--Y1L098 is slaveregister:slaveregister_inst|Mux~25016
--operation mode is normal

Y1L098 = C1_reg_address[5] & Y1_command_3_local[31] & C1_reg_address[3] # !C1_reg_address[5] & Y1L988;


--Y1L934 is slaveregister:slaveregister_inst|Mux~15470
--operation mode is normal

Y1L934 = C1_reg_address[6] & (C1_reg_address[4] # Y1L244) # !C1_reg_address[6] & !C1_reg_address[4] & Y1L098;


--J1_atwd1_timestamp[31] is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[31]
--operation mode is normal

J1_atwd1_timestamp[31]_lut_out = BB33_sload_path[31];
J1_atwd1_timestamp[31] = DFFE(J1_atwd1_timestamp[31]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , A1L871);


--Y1L198 is slaveregister:slaveregister_inst|Mux~25017
--operation mode is normal

Y1L198 = Y1_tx_dpr_wadr_local[31] & (J1_atwd1_timestamp[31] # C1_reg_address[5]) # !Y1_tx_dpr_wadr_local[31] & J1_atwd1_timestamp[31] & !C1_reg_address[5];


--Y1L298 is slaveregister:slaveregister_inst|Mux~25018
--operation mode is normal

Y1L298 = C1_reg_address[3] & Y1_rx_dpr_radr_local[31] & C1_reg_address[5] # !C1_reg_address[3] & Y1L198;


--Y1L044 is slaveregister:slaveregister_inst|Mux~15471
--operation mode is normal

Y1L044 = Y1L934 & (Y1L298 # !C1_reg_address[4]) # !Y1L934 & Y1L888 & C1_reg_address[4];


--C1_masterhresp[0] is ahb_slave:ahb_slave_inst|masterhresp[0]
--operation mode is normal

C1_masterhresp[0]_lut_out = C1L85Q # C1L05 & (C1L15 # !C1L2);
C1_masterhresp[0] = DFFE(C1_masterhresp[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--TB1L2Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[0]~reg
--operation mode is normal

TB1L2Q_lut_out = JC1_dffs[0];
TB1L2Q = DFFE(TB1L2Q_lut_out, GLOBAL(FE1_outclock0), !EC1_stf_stb, , TB1L5);


--TB1L6Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~reg
--operation mode is normal

TB1L6Q_lut_out = JC1_dffs[3];
TB1L6Q = DFFE(TB1L6Q_lut_out, GLOBAL(FE1_outclock0), !EC1_stf_stb, , TB1L5);


--TB1_ctrl_msg is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg
--operation mode is normal

TB1_ctrl_msg_lut_out = VCC;
TB1_ctrl_msg = DFFE(TB1_ctrl_msg_lut_out, GLOBAL(FE1_outclock0), !EC1_stf_stb, , TB1L01);


--TB1L4Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[2]~reg
--operation mode is normal

TB1L4Q_lut_out = JC1_dffs[2];
TB1L4Q = DFFE(TB1L4Q_lut_out, GLOBAL(FE1_outclock0), !EC1_stf_stb, , TB1L5);


--TB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~24
--operation mode is normal

TB1L71 = TB1_ctrl_msg & TB1L4Q & VB1_CTRL_OK;


--TB1L3Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[1]~reg
--operation mode is normal

TB1L3Q_lut_out = JC1_dffs[1];
TB1L3Q = DFFE(TB1L3Q_lut_out, GLOBAL(FE1_outclock0), !EC1_stf_stb, , TB1L5);


--KB1_REC_PULSE is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_PULSE
--operation mode is normal

KB1_REC_PULSE_lut_out = !NB1_RES & (KB1L13 # NB1_del_15us & KB1_REC_WT);
KB1_REC_PULSE = DFFE(KB1_REC_PULSE_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1L11 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~191
--operation mode is normal

KB1L11 = KB1_REC_PULSE & EC1_stf_stb;


--KB1_SND_DAT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DAT
--operation mode is normal

KB1_SND_DAT_lut_out = KB1L1 # KB1L6 & (QC2L91 # QC2L1);
KB1_SND_DAT = DFFE(KB1_SND_DAT_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1_SND_ID is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_ID
--operation mode is normal

KB1_SND_ID_lut_out = KB1L2 # KB1_SND_ID & !ND1_msg_sent & !NB1_RES;
KB1_SND_ID = DFFE(KB1_SND_ID_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1_SND_TC_DAT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_TC_DAT
--operation mode is normal

KB1_SND_TC_DAT_lut_out = KB1L4 # KB1_DRREQ_WT & TB1_drreq_rcvd & !NB1_RES;
KB1_SND_TC_DAT = DFFE(KB1_SND_TC_DAT_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1L21 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~192
--operation mode is normal

KB1L21 = KB1_SND_DAT # KB1_SND_ID # KB1_SND_TC_DAT;


--KB1_SND_IDLE is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_IDLE
--operation mode is normal

KB1_SND_IDLE_lut_out = !NB1_RES & (KB1L44 # KB1_CLR_BUF);
KB1_SND_IDLE = DFFE(KB1_SND_IDLE_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1_SND_MRNB is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRNB
--operation mode is normal

KB1_SND_MRNB_lut_out = RB1L121 & (KB1L7 # KB1_SND_MRNB & !KB1L3) # !RB1L121 & KB1_SND_MRNB & !KB1L3;
KB1_SND_MRNB = DFFE(KB1_SND_MRNB_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1_SND_MRWB is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRWB
--operation mode is normal

KB1_SND_MRWB_lut_out = KB1L5 # KB1_SND_MRWB & !ND1_msg_sent & !NB1_RES;
KB1_SND_MRWB = DFFE(KB1_SND_MRWB_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1_SND_DRAND is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DRAND
--operation mode is normal

KB1_SND_DRAND_lut_out = KB1L8 & (KB1_SND_DRAND & !KB1L3 # !Y1_com_ctrl_local[0]) # !KB1L8 & KB1_SND_DRAND & !KB1L3;
KB1_SND_DRAND = DFFE(KB1_SND_DRAND_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1L53 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~32
--operation mode is normal

KB1L53 = !KB1_SND_IDLE & !KB1_SND_MRNB & !KB1_SND_MRWB & !KB1_SND_DRAND;


--KB1L31 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~193
--operation mode is normal

KB1L31 = KB1L11 # ND1_msg_sent & (KB1L21 # !KB1L53);


--XD1_TXCNT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXCNT
--operation mode is normal

XD1_TXCNT_lut_out = XD1L2 # XD1_shr_load # XD1_TXSHFT & !BB51L11;
XD1_TXCNT = DFFE(XD1_TXCNT_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--XD1_TXSHFT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXSHFT
--operation mode is normal

XD1_TXSHFT_lut_out = PC9L3 & XD1_TXCNT & BB41_sload_path[4] & !BB41_sload_path[0];
XD1_TXSHFT = DFFE(XD1_TXSHFT_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--BB51L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

BB51L81 = PC21_aeb_out # !BB51L9;

--BB51_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

BB51_cout = CARRY(PC21_aeb_out # !BB51L9);


--XD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~81
--operation mode is normal

XD1L4 = XD1_TXCNT # XD1_shr_load # XD1_TXSHFT & !BB51L11;


--ND1_ctrl_val is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ctrl_val
--operation mode is normal

ND1_ctrl_val_lut_out = ND1L4 # !ND1L5 & !ND1_SEND_IDLE # !ND1L6;
ND1_ctrl_val = DFFE(ND1_ctrl_val_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1_data_val is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val
--operation mode is normal

ND1_data_val_lut_out = ND1_BYT1 # ND1_BYT0 # ND1L74 # !ND1L22;
ND1_data_val = DFFE(ND1_data_val_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--XD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~33
--operation mode is normal

XD1L6 = !ND1_ctrl_val & !ND1_data_val;


--PC11_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC11_aeb_out = PC01_aeb_out & PC9_aeb_out;


--EC1_eof_stb is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|eof_stb
--operation mode is normal

EC1_eof_stb_lut_out = EC1L3 & EC1L4 & EC1L8 & JC1_dffs[0];
EC1_eof_stb = DFFE(EC1_eof_stb_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--VB1_EOF_WAIT is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|EOF_WAIT
--operation mode is normal

VB1_EOF_WAIT_lut_out = !EC1_stf_stb & (VB1L1 # VB1_EOF_WAIT & !EC1_eof_stb);
VB1_EOF_WAIT = DFFE(VB1_EOF_WAIT_lut_out, GLOBAL(FE1_outclock0), , , );


--UC1_SRG[27] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[27]
--operation mode is normal

UC1_SRG[27]_lut_out = ZB1_crc32_en & UC1_SRG[26] # !ZB1_crc32_en & UC1_SRG[27] # !VB1L61;
UC1_SRG[27] = DFFE(UC1_SRG[27]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[28] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[28]
--operation mode is normal

UC1_SRG[28]_lut_out = ZB1_crc32_en & UC1_SRG[27] # !ZB1_crc32_en & UC1_SRG[28] # !VB1L61;
UC1_SRG[28] = DFFE(UC1_SRG[28]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[29] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[29]
--operation mode is normal

UC1_SRG[29]_lut_out = ZB1_crc32_en & UC1_SRG[28] # !ZB1_crc32_en & UC1_SRG[29] # !VB1L61;
UC1_SRG[29] = DFFE(UC1_SRG[29]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[30] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[30]
--operation mode is normal

UC1_SRG[30]_lut_out = ZB1_crc32_en & UC1_SRG[29] # !ZB1_crc32_en & UC1_SRG[30] # !VB1L61;
UC1_SRG[30] = DFFE(UC1_SRG[30]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--ZB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|reduce_nor~293
--operation mode is normal

ZB1L11 = UC1_SRG[27] # UC1_SRG[28] # UC1_SRG[29] # UC1_SRG[30];


--UC1_SRG[23] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[23]
--operation mode is normal

UC1_SRG[23]_lut_out = ZB1_crc32_en & UC1L64 # !ZB1_crc32_en & UC1_SRG[23] # !VB1L61;
UC1_SRG[23] = DFFE(UC1_SRG[23]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[24] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[24]
--operation mode is normal

UC1_SRG[24]_lut_out = ZB1_crc32_en & UC1_SRG[23] # !ZB1_crc32_en & UC1_SRG[24] # !VB1L61;
UC1_SRG[24] = DFFE(UC1_SRG[24]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[25] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[25]
--operation mode is normal

UC1_SRG[25]_lut_out = ZB1_crc32_en & UC1_SRG[24] # !ZB1_crc32_en & UC1_SRG[25] # !VB1L61;
UC1_SRG[25] = DFFE(UC1_SRG[25]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[26] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[26]
--operation mode is normal

UC1_SRG[26]_lut_out = ZB1_crc32_en & UC1L74 # !ZB1_crc32_en & UC1_SRG[26] # !VB1L61;
UC1_SRG[26] = DFFE(UC1_SRG[26]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--ZB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|reduce_nor~294
--operation mode is normal

ZB1L21 = UC1_SRG[23] # UC1_SRG[24] # UC1_SRG[25] # UC1_SRG[26];


--UC1_SRG[19] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[19]
--operation mode is normal

UC1_SRG[19]_lut_out = ZB1_crc32_en & UC1_SRG[18] # !ZB1_crc32_en & UC1_SRG[19] # !VB1L61;
UC1_SRG[19] = DFFE(UC1_SRG[19]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[20] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[20]
--operation mode is normal

UC1_SRG[20]_lut_out = ZB1_crc32_en & UC1_SRG[19] # !ZB1_crc32_en & UC1_SRG[20] # !VB1L61;
UC1_SRG[20] = DFFE(UC1_SRG[20]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[21] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[21]
--operation mode is normal

UC1_SRG[21]_lut_out = ZB1_crc32_en & UC1_SRG[20] # !ZB1_crc32_en & UC1_SRG[21] # !VB1L61;
UC1_SRG[21] = DFFE(UC1_SRG[21]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[22] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[22]
--operation mode is normal

UC1_SRG[22]_lut_out = ZB1_crc32_en & UC1L54 # !ZB1_crc32_en & UC1_SRG[22] # !VB1L61;
UC1_SRG[22] = DFFE(UC1_SRG[22]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--ZB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|reduce_nor~295
--operation mode is normal

ZB1L31 = UC1_SRG[19] # UC1_SRG[20] # UC1_SRG[21] # UC1_SRG[22];


--UC1_SRG[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[15]
--operation mode is normal

UC1_SRG[15]_lut_out = ZB1_crc32_en & UC1_SRG[14] # !ZB1_crc32_en & UC1_SRG[15] # !VB1L61;
UC1_SRG[15] = DFFE(UC1_SRG[15]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[16] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[16]
--operation mode is normal

UC1_SRG[16]_lut_out = ZB1_crc32_en & UC1L44 # !ZB1_crc32_en & UC1_SRG[16] # !VB1L61;
UC1_SRG[16] = DFFE(UC1_SRG[16]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[17] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[17]
--operation mode is normal

UC1_SRG[17]_lut_out = ZB1_crc32_en & UC1_SRG[16] # !ZB1_crc32_en & UC1_SRG[17] # !VB1L61;
UC1_SRG[17] = DFFE(UC1_SRG[17]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[18] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[18]
--operation mode is normal

UC1_SRG[18]_lut_out = ZB1_crc32_en & UC1_SRG[17] # !ZB1_crc32_en & UC1_SRG[18] # !VB1L61;
UC1_SRG[18] = DFFE(UC1_SRG[18]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--ZB1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|reduce_nor~296
--operation mode is normal

ZB1L41 = UC1_SRG[15] # UC1_SRG[16] # UC1_SRG[17] # UC1_SRG[18];


--ZB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|reduce_nor~297
--operation mode is normal

ZB1L51 = ZB1L11 # ZB1L21 # ZB1L31 # ZB1L41;


--UC1_SRG[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[11]
--operation mode is normal

UC1_SRG[11]_lut_out = ZB1_crc32_en & UC1L24 # !ZB1_crc32_en & UC1_SRG[11] # !VB1L61;
UC1_SRG[11] = DFFE(UC1_SRG[11]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[12]
--operation mode is normal

UC1_SRG[12]_lut_out = ZB1_crc32_en & UC1L34 # !ZB1_crc32_en & UC1_SRG[12] # !VB1L61;
UC1_SRG[12] = DFFE(UC1_SRG[12]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[13]
--operation mode is normal

UC1_SRG[13]_lut_out = ZB1_crc32_en & UC1_SRG[12] # !ZB1_crc32_en & UC1_SRG[13] # !VB1L61;
UC1_SRG[13] = DFFE(UC1_SRG[13]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[14]
--operation mode is normal

UC1_SRG[14]_lut_out = ZB1_crc32_en & UC1_SRG[13] # !ZB1_crc32_en & UC1_SRG[14] # !VB1L61;
UC1_SRG[14] = DFFE(UC1_SRG[14]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--ZB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|reduce_nor~298
--operation mode is normal

ZB1L61 = UC1_SRG[11] # UC1_SRG[12] # UC1_SRG[13] # UC1_SRG[14];


--UC1_SRG[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[7]
--operation mode is normal

UC1_SRG[7]_lut_out = ZB1_crc32_en & UC1L93 # !ZB1_crc32_en & UC1_SRG[7] # !VB1L61;
UC1_SRG[7] = DFFE(UC1_SRG[7]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[8]
--operation mode is normal

UC1_SRG[8]_lut_out = ZB1_crc32_en & UC1L04 # !ZB1_crc32_en & UC1_SRG[8] # !VB1L61;
UC1_SRG[8] = DFFE(UC1_SRG[8]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[9]
--operation mode is normal

UC1_SRG[9]_lut_out = ZB1_crc32_en & UC1_SRG[8] # !ZB1_crc32_en & UC1_SRG[9] # !VB1L61;
UC1_SRG[9] = DFFE(UC1_SRG[9]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[10]
--operation mode is normal

UC1_SRG[10]_lut_out = ZB1_crc32_en & UC1L14 # !ZB1_crc32_en & UC1_SRG[10] # !VB1L61;
UC1_SRG[10] = DFFE(UC1_SRG[10]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--ZB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|reduce_nor~299
--operation mode is normal

ZB1L71 = UC1_SRG[7] # UC1_SRG[8] # UC1_SRG[9] # UC1_SRG[10];


--UC1_SRG[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[3]
--operation mode is normal

UC1_SRG[3]_lut_out = ZB1_crc32_en & UC1_SRG[2] # !ZB1_crc32_en & UC1_SRG[3] # !VB1L61;
UC1_SRG[3] = DFFE(UC1_SRG[3]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[4]
--operation mode is normal

UC1_SRG[4]_lut_out = ZB1_crc32_en & UC1L73 # !ZB1_crc32_en & UC1_SRG[4] # !VB1L61;
UC1_SRG[4] = DFFE(UC1_SRG[4]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[5]
--operation mode is normal

UC1_SRG[5]_lut_out = ZB1_crc32_en & UC1L83 # !ZB1_crc32_en & UC1_SRG[5] # !VB1L61;
UC1_SRG[5] = DFFE(UC1_SRG[5]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[6]
--operation mode is normal

UC1_SRG[6]_lut_out = ZB1_crc32_en & UC1_SRG[5] # !ZB1_crc32_en & UC1_SRG[6] # !VB1L61;
UC1_SRG[6] = DFFE(UC1_SRG[6]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--ZB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|reduce_nor~300
--operation mode is normal

ZB1L81 = UC1_SRG[3] # UC1_SRG[4] # UC1_SRG[5] # UC1_SRG[6];


--UC1_SRG[31] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[31]
--operation mode is normal

UC1_SRG[31]_lut_out = ZB1_crc32_en & UC1_SRG[30] # !ZB1_crc32_en & UC1_SRG[31] # !VB1L61;
UC1_SRG[31] = DFFE(UC1_SRG[31]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[0]
--operation mode is normal

UC1_SRG[0]_lut_out = ZB1_crc32_en & UC1L43 # !ZB1_crc32_en & UC1_SRG[0] # !VB1L61;
UC1_SRG[0] = DFFE(UC1_SRG[0]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[1]
--operation mode is normal

UC1_SRG[1]_lut_out = ZB1_crc32_en & UC1L53 # !ZB1_crc32_en & UC1_SRG[1] # !VB1L61;
UC1_SRG[1] = DFFE(UC1_SRG[1]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1_SRG[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[2]
--operation mode is normal

UC1_SRG[2]_lut_out = ZB1_crc32_en & UC1L63 # !ZB1_crc32_en & UC1_SRG[2] # !VB1L61;
UC1_SRG[2] = DFFE(UC1_SRG[2]_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--ZB1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|reduce_nor~301
--operation mode is normal

ZB1L91 = UC1_SRG[31] # UC1_SRG[0] # UC1_SRG[1] # UC1_SRG[2];


--ZB1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|reduce_nor~302
--operation mode is normal

ZB1L02 = ZB1L61 # ZB1L71 # ZB1L81 # ZB1L91;


--ZB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|reduce_nor~1
--operation mode is normal

ZB1L01 = ZB1L51 # ZB1L02;


--VB1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~162
--operation mode is normal

VB1L1 = TB1_ctrl_msg & VB1_DCMD_SEQ1 & EC1_data_stb;


--Y1_com_thr_del[9] is slaveregister:slaveregister_inst|com_thr_del[9]
--operation mode is normal

Y1_com_thr_del[9]_lut_out = LE1_MASTERHWDATA[9];
Y1_com_thr_del[9] = DFFE(Y1_com_thr_del[9]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--Y1_com_thr_del[8] is slaveregister:slaveregister_inst|com_thr_del[8]
--operation mode is normal

Y1_com_thr_del[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_com_thr_del[8] = DFFE(Y1_com_thr_del[8]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--KB1_CRES_WAIT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CRES_WAIT
--operation mode is normal

KB1_CRES_WAIT_lut_out = !NB1_RES & (KB1L32 # KB1_PON & BB33_sload_path[5]);
KB1_CRES_WAIT = DFFE(KB1_CRES_WAIT_lut_out, GLOBAL(FE1_outclock0), , , );


--ND1_muxsel4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4
--operation mode is normal

ND1_muxsel4_lut_out = ND1_TCWFM_L # ND1L09 # ND1L19 # !ND1L83;
ND1_muxsel4 = DFFE(ND1_muxsel4_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--HD1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~761
--operation mode is normal

HD1L62 = VD71L2 & (VD61L2 # ND1_muxsel4) # !VD71L2 & VD61L2 & !ND1_muxsel4;


--JC4_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

JC4_dffs[2]_lut_out = HD1L72 & (JC4_dffs[3] # XD1_shr_load) # !HD1L72 & JC4_dffs[3] & !XD1_shr_load;
JC4_dffs[2] = DFFE(JC4_dffs[2]_lut_out, GLOBAL(FE1_outclock0), XD1_ct_sclr, , XD1_shr_ena);


--PC9L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~23
--operation mode is normal

PC9L3 = BB41_sload_path[1] & !BB41_sload_path[2] & !BB41_sload_path[3];


--XD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~25
--operation mode is normal

XD1L1 = PC9L3 & XD1_TXCNT & BB41_sload_path[4] & !BB41_sload_path[0];


--XD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~35
--operation mode is normal

XD1L7 = BB51L11 & XD1_TXSHFT # !XD1_ct_sclr;


--WC1_pulse_rcvd is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|pulse_rcvd
--operation mode is normal

WC1_pulse_rcvd_lut_out = WC1L9Q & !PC6_agb_out;
WC1_pulse_rcvd = DFFE(WC1_pulse_rcvd_lut_out, GLOBAL(FE1_outclock0), !TB1_tcal_rcvd, , );


--KB1L83 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SEND_WT~12
--operation mode is normal

KB1L83 = WC1_pulse_rcvd & KB1_REC_PULSE & !EC1_stf_stb;


--NB1_del_15us is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us
--operation mode is normal

NB1_del_15us_lut_out = NB1L11 & BB32_sload_path[2] & !BB32_sload_path[1] & !BB32_sload_path[4];
NB1_del_15us = DFFE(NB1_del_15us_lut_out, GLOBAL(FE1_outclock0), !KB1L15, , );


--TB1_tcal_rcvd is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|tcal_rcvd
--operation mode is normal

TB1_tcal_rcvd_lut_out = TB1L3Q & TB1L6Q & TB1L71 & !TB1L2Q;
TB1_tcal_rcvd = DFFE(TB1_tcal_rcvd_lut_out, GLOBAL(FE1_outclock0), !EC1_stf_stb, , );


--KB1L33 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_WT~11
--operation mode is normal

KB1L33 = TB1_tcal_rcvd & KB1_CMD_WAIT;


--KB1L84 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_PULSE~11
--operation mode is normal

KB1L84 = NB1_del_15us & KB1_SEND_WT;


--NB1_pulse_sent is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|pulse_sent
--operation mode is normal

NB1_pulse_sent_lut_out = NB1L6 & KB1_SND_PULSE;
NB1_pulse_sent = DFFE(NB1_pulse_sent_lut_out, GLOBAL(FE1_outclock0), !KB1L15, , );


--EB1_enable_LED_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_LED_sig
--operation mode is normal

EB1_enable_LED_sig_lut_out = Y1_command_0_local[3] & (EB1_enable_LED_sig & !EB1_ATWDTrigger_sig # !EB1_enable_LED_old) # !Y1_command_0_local[3] & EB1_enable_LED_sig & !EB1_ATWDTrigger_sig;
EB1_enable_LED_sig = DFFE(EB1_enable_LED_sig_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1_SRG[10] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[10]
--operation mode is normal

X1_SRG[10]_lut_out = X1_SRG[9];
X1_SRG[10] = DFFE(X1_SRG[10]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1_SRG[9] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[9]
--operation mode is normal

X1_SRG[9]_lut_out = X1_SRG[8];
X1_SRG[9] = DFFE(X1_SRG[9]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1_SRG[8] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[8]
--operation mode is normal

X1_SRG[8]_lut_out = X1_SRG[7];
X1_SRG[8] = DFFE(X1_SRG[8]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1L82 is LED2ATWDdelay:LED2ATWDdelay_inst|TRIGout~11
--operation mode is normal

X1L82 = Y1_command_4_local[0] & (Y1_command_4_local[1] # X1_SRG[9]) # !Y1_command_4_local[0] & !Y1_command_4_local[1] & X1_SRG[8];


--X1_SRG[11] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[11]
--operation mode is normal

X1_SRG[11]_lut_out = X1_SRG[10];
X1_SRG[11] = DFFE(X1_SRG[11]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1L92 is LED2ATWDdelay:LED2ATWDdelay_inst|TRIGout~12
--operation mode is normal

X1L92 = X1L82 & (X1_SRG[11] # !Y1_command_4_local[1]) # !X1L82 & X1_SRG[10] & Y1_command_4_local[1];


--X1_SRG[5] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[5]
--operation mode is normal

X1_SRG[5]_lut_out = X1_SRG[4];
X1_SRG[5] = DFFE(X1_SRG[5]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1_SRG[6] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[6]
--operation mode is normal

X1_SRG[6]_lut_out = X1_SRG[5];
X1_SRG[6] = DFFE(X1_SRG[6]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1_SRG[4] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[4]
--operation mode is normal

X1_SRG[4]_lut_out = X1_SRG[3];
X1_SRG[4] = DFFE(X1_SRG[4]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1L62 is LED2ATWDdelay:LED2ATWDdelay_inst|TRIGout~9
--operation mode is normal

X1L62 = Y1_command_4_local[1] & (Y1_command_4_local[0] # X1_SRG[6]) # !Y1_command_4_local[1] & !Y1_command_4_local[0] & X1_SRG[4];


--X1_SRG[7] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[7]
--operation mode is normal

X1_SRG[7]_lut_out = X1_SRG[6];
X1_SRG[7] = DFFE(X1_SRG[7]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1L72 is LED2ATWDdelay:LED2ATWDdelay_inst|TRIGout~10
--operation mode is normal

X1L72 = X1L62 & (X1_SRG[7] # !Y1_command_4_local[0]) # !X1L62 & X1_SRG[5] & Y1_command_4_local[0];


--X1_SRG[2] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[2]
--operation mode is normal

X1_SRG[2]_lut_out = X1_SRG[1];
X1_SRG[2] = DFFE(X1_SRG[2]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1_SRG[1] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[1]
--operation mode is normal

X1_SRG[1]_lut_out = X1_SRG[0];
X1_SRG[1] = DFFE(X1_SRG[1]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1_SRG[0] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[0]
--operation mode is normal

X1_SRG[0]_lut_out = X1L3 & X1L4 & !X1_SRG[15] & !X1_SRG[12];
X1_SRG[0] = DFFE(X1_SRG[0]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1L42 is LED2ATWDdelay:LED2ATWDdelay_inst|TRIGout~7
--operation mode is normal

X1L42 = Y1_command_4_local[0] & (Y1_command_4_local[1] # X1_SRG[1]) # !Y1_command_4_local[0] & !Y1_command_4_local[1] & X1_SRG[0];


--X1_SRG[3] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[3]
--operation mode is normal

X1_SRG[3]_lut_out = X1_SRG[2];
X1_SRG[3] = DFFE(X1_SRG[3]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1L52 is LED2ATWDdelay:LED2ATWDdelay_inst|TRIGout~8
--operation mode is normal

X1L52 = X1L42 & (X1_SRG[3] # !Y1_command_4_local[1]) # !X1L42 & X1_SRG[2] & Y1_command_4_local[1];


--X1L22 is LED2ATWDdelay:LED2ATWDdelay_inst|TRIGout~5
--operation mode is normal

X1L22 = Y1_command_4_local[2] & (Y1_command_4_local[3] # X1L72) # !Y1_command_4_local[2] & !Y1_command_4_local[3] & X1L52;


--X1_SRG[13] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[13]
--operation mode is normal

X1_SRG[13]_lut_out = X1_SRG[12];
X1_SRG[13] = DFFE(X1_SRG[13]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1_SRG[14] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[14]
--operation mode is normal

X1_SRG[14]_lut_out = X1_SRG[13];
X1_SRG[14] = DFFE(X1_SRG[14]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1_SRG[12] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[12]
--operation mode is normal

X1_SRG[12]_lut_out = X1_SRG[11];
X1_SRG[12] = DFFE(X1_SRG[12]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1L03 is LED2ATWDdelay:LED2ATWDdelay_inst|TRIGout~13
--operation mode is normal

X1L03 = Y1_command_4_local[1] & (Y1_command_4_local[0] # X1_SRG[14]) # !Y1_command_4_local[1] & !Y1_command_4_local[0] & X1_SRG[12];


--X1_SRG[15] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[15]
--operation mode is normal

X1_SRG[15]_lut_out = X1_SRG[14];
X1_SRG[15] = DFFE(X1_SRG[15]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--X1L13 is LED2ATWDdelay:LED2ATWDdelay_inst|TRIGout~14
--operation mode is normal

X1L13 = X1L03 & (X1_SRG[15] # !Y1_command_4_local[0]) # !X1L03 & X1_SRG[13] & Y1_command_4_local[0];


--X1L32 is LED2ATWDdelay:LED2ATWDdelay_inst|TRIGout~6
--operation mode is normal

X1L32 = X1L22 & (X1L13 # !Y1_command_4_local[3]) # !X1L22 & X1L92 & Y1_command_4_local[3];


--CB1_busy is atwd:atwd0|atwd_control:inst_atwd_control|busy
--operation mode is normal

CB1_busy_lut_out = CB1L062Q # CB1L691 & CB1_busy # !CB2L252Q;
CB1_busy = DFFE(CB1_busy_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--EB1L94 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|set_sig~39
--operation mode is normal

EB1L94 = EB1_ATWDTrigger_sig # EB1_enable_LED_sig & X1L32 & !CB1_busy;


--EB1_enable_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_old
--operation mode is normal

EB1_enable_old_lut_out = Y1_command_0_local[0];
EB1_enable_old = DFFE(EB1_enable_old_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--EB1L05 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|set_sig~40
--operation mode is normal

EB1L05 = !EB1_enable_old & !CB1_busy;


--CB1_reset_trig is atwd:atwd0|atwd_control:inst_atwd_control|reset_trig
--operation mode is normal

CB1_reset_trig_lut_out = CB1L852Q # CB1_reset_trig & (CB1L352Q # !CB1L002);
CB1_reset_trig = DFFE(CB1_reset_trig_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--EB1_rst_trg is atwd:atwd0|atwd_trigger:inst_atwd_trigger|rst_trg
--operation mode is normal

EB1_rst_trg_lut_out = !EB1_discFF # !EB1L83;
EB1_rst_trg = DFFE(EB1_rst_trg_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--EB1_no_trigger is atwd:atwd0|atwd_trigger:inst_atwd_trigger|no_trigger
--operation mode is normal

EB1_no_trigger_lut_out = EB1_\launch_window:got_disc;
EB1_no_trigger = DFFE(EB1_no_trigger_lut_out, GLOBAL(FE1_outclock1), , , );


--EB1_enable_disc_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_sig
--operation mode is normal

EB1_enable_disc_sig_lut_out = D1L71 & (EB1_enable_disc_sig & !EB1_ATWDTrigger_sig # !EB1_enable_disc_old) # !D1L71 & EB1_enable_disc_sig & !EB1_ATWDTrigger_sig;
EB1_enable_disc_sig = DFFE(EB1_enable_disc_sig_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--EB1L63 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode~152
--operation mode is normal

EB1L63 = EB1_no_trigger # CB1_busy # !EB1_enable_disc_sig;


--EB1L15 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|set_sig~41
--operation mode is normal

EB1L15 = Y1_command_0_local[0] & !EB1_enable_old & !CB1_busy;


--V1L4Q is ROC:inst_ROC|RST_state~12
--operation mode is normal

V1L4Q_lut_out = V1L3Q # V1L4Q;
V1L4Q = DFFE(V1L4Q_lut_out, GLOBAL(FE1_outclock0), , , );


--CB1_digitize_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[28]
--operation mode is normal

CB1_digitize_cnt[28]_lut_out = CB1L602 & (CB1_digitize_cnt[28] # CB1L75 & CB1L052Q) # !CB1L602 & CB1L75 & CB1L052Q;
CB1_digitize_cnt[28] = DFFE(CB1_digitize_cnt[28]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[29]
--operation mode is normal

CB1_digitize_cnt[29]_lut_out = CB1L602 & (CB1_digitize_cnt[29] # CB1L95 & CB1L052Q) # !CB1L602 & CB1L95 & CB1L052Q;
CB1_digitize_cnt[29] = DFFE(CB1_digitize_cnt[29]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[30]
--operation mode is normal

CB1_digitize_cnt[30]_lut_out = CB1L602 & (CB1_digitize_cnt[30] # CB1L16 & CB1L052Q) # !CB1L602 & CB1L16 & CB1L052Q;
CB1_digitize_cnt[30] = DFFE(CB1_digitize_cnt[30]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[31]
--operation mode is normal

CB1_digitize_cnt[31]_lut_out = CB1L602 & (CB1_digitize_cnt[31] # CB1L36 & CB1L052Q) # !CB1L602 & CB1L36 & CB1L052Q;
CB1_digitize_cnt[31] = DFFE(CB1_digitize_cnt[31]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L571 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~566
--operation mode is normal

CB1L571 = CB1_digitize_cnt[28] # CB1_digitize_cnt[29] # CB1_digitize_cnt[30] # CB1_digitize_cnt[31];


--CB1_digitize_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[24]
--operation mode is normal

CB1_digitize_cnt[24]_lut_out = CB1L602 & (CB1_digitize_cnt[24] # CB1L94 & CB1L052Q) # !CB1L602 & CB1L94 & CB1L052Q;
CB1_digitize_cnt[24] = DFFE(CB1_digitize_cnt[24]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[25]
--operation mode is normal

CB1_digitize_cnt[25]_lut_out = CB1L602 & (CB1_digitize_cnt[25] # CB1L15 & CB1L052Q) # !CB1L602 & CB1L15 & CB1L052Q;
CB1_digitize_cnt[25] = DFFE(CB1_digitize_cnt[25]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[26]
--operation mode is normal

CB1_digitize_cnt[26]_lut_out = CB1L602 & (CB1_digitize_cnt[26] # CB1L35 & CB1L052Q) # !CB1L602 & CB1L35 & CB1L052Q;
CB1_digitize_cnt[26] = DFFE(CB1_digitize_cnt[26]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[27]
--operation mode is normal

CB1_digitize_cnt[27]_lut_out = CB1L602 & (CB1_digitize_cnt[27] # CB1L55 & CB1L052Q) # !CB1L602 & CB1L55 & CB1L052Q;
CB1_digitize_cnt[27] = DFFE(CB1_digitize_cnt[27]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L671 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~567
--operation mode is normal

CB1L671 = CB1_digitize_cnt[24] # CB1_digitize_cnt[25] # CB1_digitize_cnt[26] # CB1_digitize_cnt[27];


--CB1_digitize_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[20]
--operation mode is normal

CB1_digitize_cnt[20]_lut_out = CB1L602 & (CB1_digitize_cnt[20] # CB1L14 & CB1L052Q) # !CB1L602 & CB1L14 & CB1L052Q;
CB1_digitize_cnt[20] = DFFE(CB1_digitize_cnt[20]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[21]
--operation mode is normal

CB1_digitize_cnt[21]_lut_out = CB1L602 & (CB1_digitize_cnt[21] # CB1L34 & CB1L052Q) # !CB1L602 & CB1L34 & CB1L052Q;
CB1_digitize_cnt[21] = DFFE(CB1_digitize_cnt[21]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[22]
--operation mode is normal

CB1_digitize_cnt[22]_lut_out = CB1L602 & (CB1_digitize_cnt[22] # CB1L54 & CB1L052Q) # !CB1L602 & CB1L54 & CB1L052Q;
CB1_digitize_cnt[22] = DFFE(CB1_digitize_cnt[22]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[23]
--operation mode is normal

CB1_digitize_cnt[23]_lut_out = CB1L602 & (CB1_digitize_cnt[23] # CB1L74 & CB1L052Q) # !CB1L602 & CB1L74 & CB1L052Q;
CB1_digitize_cnt[23] = DFFE(CB1_digitize_cnt[23]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L771 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~568
--operation mode is normal

CB1L771 = CB1_digitize_cnt[20] # CB1_digitize_cnt[21] # CB1_digitize_cnt[22] # CB1_digitize_cnt[23];


--CB1_digitize_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[16]
--operation mode is normal

CB1_digitize_cnt[16]_lut_out = CB1L602 & (CB1_digitize_cnt[16] # CB1L33 & CB1L052Q) # !CB1L602 & CB1L33 & CB1L052Q;
CB1_digitize_cnt[16] = DFFE(CB1_digitize_cnt[16]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[17]
--operation mode is normal

CB1_digitize_cnt[17]_lut_out = CB1L602 & (CB1_digitize_cnt[17] # CB1L53 & CB1L052Q) # !CB1L602 & CB1L53 & CB1L052Q;
CB1_digitize_cnt[17] = DFFE(CB1_digitize_cnt[17]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[18]
--operation mode is normal

CB1_digitize_cnt[18]_lut_out = CB1L602 & (CB1_digitize_cnt[18] # CB1L73 & CB1L052Q) # !CB1L602 & CB1L73 & CB1L052Q;
CB1_digitize_cnt[18] = DFFE(CB1_digitize_cnt[18]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[19]
--operation mode is normal

CB1_digitize_cnt[19]_lut_out = CB1L602 & (CB1_digitize_cnt[19] # CB1L93 & CB1L052Q) # !CB1L602 & CB1L93 & CB1L052Q;
CB1_digitize_cnt[19] = DFFE(CB1_digitize_cnt[19]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L871 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~569
--operation mode is normal

CB1L871 = CB1_digitize_cnt[16] # CB1_digitize_cnt[17] # CB1_digitize_cnt[18] # CB1_digitize_cnt[19];


--CB1L971 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~570
--operation mode is normal

CB1L971 = CB1L571 # CB1L671 # CB1L771 # CB1L871;


--CB1_digitize_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[12]
--operation mode is normal

CB1_digitize_cnt[12]_lut_out = CB1L602 & (CB1_digitize_cnt[12] # CB1L52 & CB1L052Q) # !CB1L602 & CB1L52 & CB1L052Q;
CB1_digitize_cnt[12] = DFFE(CB1_digitize_cnt[12]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[13]
--operation mode is normal

CB1_digitize_cnt[13]_lut_out = CB1L602 & (CB1_digitize_cnt[13] # CB1L72 & CB1L052Q) # !CB1L602 & CB1L72 & CB1L052Q;
CB1_digitize_cnt[13] = DFFE(CB1_digitize_cnt[13]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[14]
--operation mode is normal

CB1_digitize_cnt[14]_lut_out = CB1L602 & (CB1_digitize_cnt[14] # CB1L92 & CB1L052Q) # !CB1L602 & CB1L92 & CB1L052Q;
CB1_digitize_cnt[14] = DFFE(CB1_digitize_cnt[14]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[15]
--operation mode is normal

CB1_digitize_cnt[15]_lut_out = CB1L602 & (CB1_digitize_cnt[15] # CB1L13 & CB1L052Q) # !CB1L602 & CB1L13 & CB1L052Q;
CB1_digitize_cnt[15] = DFFE(CB1_digitize_cnt[15]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L081 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~571
--operation mode is normal

CB1L081 = CB1_digitize_cnt[12] # CB1_digitize_cnt[13] # CB1_digitize_cnt[14] # CB1_digitize_cnt[15];


--CB1_digitize_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[8]
--operation mode is normal

CB1_digitize_cnt[8]_lut_out = CB1L602 & (CB1_digitize_cnt[8] # CB1L71 & CB1L052Q) # !CB1L602 & CB1L71 & CB1L052Q;
CB1_digitize_cnt[8] = DFFE(CB1_digitize_cnt[8]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[10]
--operation mode is normal

CB1_digitize_cnt[10]_lut_out = CB1L602 & (CB1_digitize_cnt[10] # CB1L12 & CB1L052Q) # !CB1L602 & CB1L12 & CB1L052Q;
CB1_digitize_cnt[10] = DFFE(CB1_digitize_cnt[10]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[11]
--operation mode is normal

CB1_digitize_cnt[11]_lut_out = CB1L602 & (CB1_digitize_cnt[11] # CB1L32 & CB1L052Q) # !CB1L602 & CB1L32 & CB1L052Q;
CB1_digitize_cnt[11] = DFFE(CB1_digitize_cnt[11]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[9]
--operation mode is normal

CB1_digitize_cnt[9]_lut_out = CB1L602 & (CB1_digitize_cnt[9] # CB1L91 & CB1L052Q) # !CB1L602 & CB1L91 & CB1L052Q;
CB1_digitize_cnt[9] = DFFE(CB1_digitize_cnt[9]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L181 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~572
--operation mode is normal

CB1L181 = CB1_digitize_cnt[8] # CB1_digitize_cnt[10] # CB1_digitize_cnt[11] # !CB1_digitize_cnt[9];


--CB1_digitize_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[4]
--operation mode is normal

CB1_digitize_cnt[4]_lut_out = CB1L602 & (CB1_digitize_cnt[4] # CB1L9 & CB1L052Q) # !CB1L602 & CB1L9 & CB1L052Q;
CB1_digitize_cnt[4] = DFFE(CB1_digitize_cnt[4]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[5]
--operation mode is normal

CB1_digitize_cnt[5]_lut_out = CB1L602 & (CB1_digitize_cnt[5] # CB1L11 & CB1L052Q) # !CB1L602 & CB1L11 & CB1L052Q;
CB1_digitize_cnt[5] = DFFE(CB1_digitize_cnt[5]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[6]
--operation mode is normal

CB1_digitize_cnt[6]_lut_out = CB1L602 & (CB1_digitize_cnt[6] # CB1L31 & CB1L052Q) # !CB1L602 & CB1L31 & CB1L052Q;
CB1_digitize_cnt[6] = DFFE(CB1_digitize_cnt[6]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[7]
--operation mode is normal

CB1_digitize_cnt[7]_lut_out = CB1L602 & (CB1_digitize_cnt[7] # CB1L51 & CB1L052Q) # !CB1L602 & CB1L51 & CB1L052Q;
CB1_digitize_cnt[7] = DFFE(CB1_digitize_cnt[7]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L281 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~573
--operation mode is normal

CB1L281 = CB1_digitize_cnt[4] # CB1_digitize_cnt[5] # CB1_digitize_cnt[6] # CB1_digitize_cnt[7];


--CB1_digitize_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[0]
--operation mode is normal

CB1_digitize_cnt[0]_lut_out = CB1L902 # CB1L252Q # CB1L1 & CB1L052Q;
CB1_digitize_cnt[0] = DFFE(CB1_digitize_cnt[0]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[1]
--operation mode is normal

CB1_digitize_cnt[1]_lut_out = CB1L602 & (CB1_digitize_cnt[1] # CB1L3 & CB1L052Q) # !CB1L602 & CB1L3 & CB1L052Q;
CB1_digitize_cnt[1] = DFFE(CB1_digitize_cnt[1]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[2]
--operation mode is normal

CB1_digitize_cnt[2]_lut_out = CB1L602 & (CB1_digitize_cnt[2] # CB1L5 & CB1L052Q) # !CB1L602 & CB1L5 & CB1L052Q;
CB1_digitize_cnt[2] = DFFE(CB1_digitize_cnt[2]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_digitize_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[3]
--operation mode is normal

CB1_digitize_cnt[3]_lut_out = CB1L602 & (CB1_digitize_cnt[3] # CB1L7 & CB1L052Q) # !CB1L602 & CB1L7 & CB1L052Q;
CB1_digitize_cnt[3] = DFFE(CB1_digitize_cnt[3]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L381 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~574
--operation mode is normal

CB1L381 = CB1_digitize_cnt[0] # CB1_digitize_cnt[1] # CB1_digitize_cnt[2] # CB1_digitize_cnt[3];


--CB1L481 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~575
--operation mode is normal

CB1L481 = CB1L081 # CB1L181 # CB1L281 # CB1L381;


--CB1L262 is atwd:atwd0|atwd_control:inst_atwd_control|state~1200
--operation mode is normal

CB1L262 = CB1L052Q & !CB1L971 & !CB1L481;


--DB1_readout_done is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_done
--operation mode is normal

DB1_readout_done_lut_out = DB1L081Q # DB1_readout_done & (DB1L771Q # !DB1L551);
DB1_readout_done = DFFE(DB1_readout_done_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--K1_atwd0_LC_abort is coinc:inst_coinc|atwd0_LC_abort
--operation mode is normal

K1_atwd0_LC_abort_lut_out = K1L153 & !K1_\LCATWD:edgeA;
K1_atwd0_LC_abort = DFFE(K1_atwd0_LC_abort_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--A1L28 is comb~0
--operation mode is normal

A1L28 = K1_atwd0_LC_abort & Y1_command_2_local[3];


--EB1_TriggerComplete_in_sync is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync
--operation mode is normal

EB1_TriggerComplete_in_sync_lut_out = EB1_TriggerComplete_in_0;
EB1_TriggerComplete_in_sync = DFFE(EB1_TriggerComplete_in_sync_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB1L362 is atwd:atwd0|atwd_control:inst_atwd_control|state~1203
--operation mode is normal

CB1L362 = CB1L152Q & (EB1_ATWDTrigger_sig # CB1L062Q & !EB1_TriggerComplete_in_sync) # !CB1L152Q & CB1L062Q & !EB1_TriggerComplete_in_sync;


--CB1_settle_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[28]
--operation mode is normal

CB1_settle_cnt[28]_lut_out = CB1L591 & (CB1_settle_cnt[28] # CB1L021 & CB1L952Q) # !CB1L591 & CB1L021 & CB1L952Q;
CB1_settle_cnt[28] = DFFE(CB1_settle_cnt[28]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[29]
--operation mode is normal

CB1_settle_cnt[29]_lut_out = CB1L591 & (CB1_settle_cnt[29] # CB1L221 & CB1L952Q) # !CB1L591 & CB1L221 & CB1L952Q;
CB1_settle_cnt[29] = DFFE(CB1_settle_cnt[29]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[30]
--operation mode is normal

CB1_settle_cnt[30]_lut_out = CB1L591 & (CB1_settle_cnt[30] # CB1L421 & CB1L952Q) # !CB1L591 & CB1L421 & CB1L952Q;
CB1_settle_cnt[30] = DFFE(CB1_settle_cnt[30]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[31]
--operation mode is normal

CB1_settle_cnt[31]_lut_out = CB1L591 & (CB1_settle_cnt[31] # CB1L621 & CB1L952Q) # !CB1L591 & CB1L621 & CB1L952Q;
CB1_settle_cnt[31] = DFFE(CB1_settle_cnt[31]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L581 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~576
--operation mode is normal

CB1L581 = CB1_settle_cnt[28] # CB1_settle_cnt[29] # CB1_settle_cnt[30] # CB1_settle_cnt[31];


--CB1_settle_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[24]
--operation mode is normal

CB1_settle_cnt[24]_lut_out = CB1L591 & (CB1_settle_cnt[24] # CB1L211 & CB1L952Q) # !CB1L591 & CB1L211 & CB1L952Q;
CB1_settle_cnt[24] = DFFE(CB1_settle_cnt[24]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[25]
--operation mode is normal

CB1_settle_cnt[25]_lut_out = CB1L591 & (CB1_settle_cnt[25] # CB1L411 & CB1L952Q) # !CB1L591 & CB1L411 & CB1L952Q;
CB1_settle_cnt[25] = DFFE(CB1_settle_cnt[25]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[26]
--operation mode is normal

CB1_settle_cnt[26]_lut_out = CB1L591 & (CB1_settle_cnt[26] # CB1L611 & CB1L952Q) # !CB1L591 & CB1L611 & CB1L952Q;
CB1_settle_cnt[26] = DFFE(CB1_settle_cnt[26]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[27]
--operation mode is normal

CB1_settle_cnt[27]_lut_out = CB1L591 & (CB1_settle_cnt[27] # CB1L811 & CB1L952Q) # !CB1L591 & CB1L811 & CB1L952Q;
CB1_settle_cnt[27] = DFFE(CB1_settle_cnt[27]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L681 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~577
--operation mode is normal

CB1L681 = CB1_settle_cnt[24] # CB1_settle_cnt[25] # CB1_settle_cnt[26] # CB1_settle_cnt[27];


--CB1_settle_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[20]
--operation mode is normal

CB1_settle_cnt[20]_lut_out = CB1L591 & (CB1_settle_cnt[20] # CB1L401 & CB1L952Q) # !CB1L591 & CB1L401 & CB1L952Q;
CB1_settle_cnt[20] = DFFE(CB1_settle_cnt[20]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[21]
--operation mode is normal

CB1_settle_cnt[21]_lut_out = CB1L591 & (CB1_settle_cnt[21] # CB1L601 & CB1L952Q) # !CB1L591 & CB1L601 & CB1L952Q;
CB1_settle_cnt[21] = DFFE(CB1_settle_cnt[21]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[22]
--operation mode is normal

CB1_settle_cnt[22]_lut_out = CB1L591 & (CB1_settle_cnt[22] # CB1L801 & CB1L952Q) # !CB1L591 & CB1L801 & CB1L952Q;
CB1_settle_cnt[22] = DFFE(CB1_settle_cnt[22]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[23]
--operation mode is normal

CB1_settle_cnt[23]_lut_out = CB1L591 & (CB1_settle_cnt[23] # CB1L011 & CB1L952Q) # !CB1L591 & CB1L011 & CB1L952Q;
CB1_settle_cnt[23] = DFFE(CB1_settle_cnt[23]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L781 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~578
--operation mode is normal

CB1L781 = CB1_settle_cnt[20] # CB1_settle_cnt[21] # CB1_settle_cnt[22] # CB1_settle_cnt[23];


--CB1_settle_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[16]
--operation mode is normal

CB1_settle_cnt[16]_lut_out = CB1L591 & (CB1_settle_cnt[16] # CB1L69 & CB1L952Q) # !CB1L591 & CB1L69 & CB1L952Q;
CB1_settle_cnt[16] = DFFE(CB1_settle_cnt[16]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[17]
--operation mode is normal

CB1_settle_cnt[17]_lut_out = CB1L591 & (CB1_settle_cnt[17] # CB1L89 & CB1L952Q) # !CB1L591 & CB1L89 & CB1L952Q;
CB1_settle_cnt[17] = DFFE(CB1_settle_cnt[17]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[18]
--operation mode is normal

CB1_settle_cnt[18]_lut_out = CB1L591 & (CB1_settle_cnt[18] # CB1L001 & CB1L952Q) # !CB1L591 & CB1L001 & CB1L952Q;
CB1_settle_cnt[18] = DFFE(CB1_settle_cnt[18]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[19]
--operation mode is normal

CB1_settle_cnt[19]_lut_out = CB1L591 & (CB1_settle_cnt[19] # CB1L201 & CB1L952Q) # !CB1L591 & CB1L201 & CB1L952Q;
CB1_settle_cnt[19] = DFFE(CB1_settle_cnt[19]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L881 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~579
--operation mode is normal

CB1L881 = CB1_settle_cnt[16] # CB1_settle_cnt[17] # CB1_settle_cnt[18] # CB1_settle_cnt[19];


--CB1L981 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~580
--operation mode is normal

CB1L981 = CB1L581 # CB1L681 # CB1L781 # CB1L881;


--CB1_settle_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[12]
--operation mode is normal

CB1_settle_cnt[12]_lut_out = CB1L591 & (CB1_settle_cnt[12] # CB1L88 & CB1L952Q) # !CB1L591 & CB1L88 & CB1L952Q;
CB1_settle_cnt[12] = DFFE(CB1_settle_cnt[12]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[13]
--operation mode is normal

CB1_settle_cnt[13]_lut_out = CB1L591 & (CB1_settle_cnt[13] # CB1L09 & CB1L952Q) # !CB1L591 & CB1L09 & CB1L952Q;
CB1_settle_cnt[13] = DFFE(CB1_settle_cnt[13]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[14]
--operation mode is normal

CB1_settle_cnt[14]_lut_out = CB1L591 & (CB1_settle_cnt[14] # CB1L29 & CB1L952Q) # !CB1L591 & CB1L29 & CB1L952Q;
CB1_settle_cnt[14] = DFFE(CB1_settle_cnt[14]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[15]
--operation mode is normal

CB1_settle_cnt[15]_lut_out = CB1L591 & (CB1_settle_cnt[15] # CB1L49 & CB1L952Q) # !CB1L591 & CB1L49 & CB1L952Q;
CB1_settle_cnt[15] = DFFE(CB1_settle_cnt[15]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L091 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~581
--operation mode is normal

CB1L091 = CB1_settle_cnt[12] # CB1_settle_cnt[13] # CB1_settle_cnt[14] # CB1_settle_cnt[15];


--CB1_settle_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[8]
--operation mode is normal

CB1_settle_cnt[8]_lut_out = CB1L591 & (CB1_settle_cnt[8] # CB1L08 & CB1L952Q) # !CB1L591 & CB1L08 & CB1L952Q;
CB1_settle_cnt[8] = DFFE(CB1_settle_cnt[8]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[9]
--operation mode is normal

CB1_settle_cnt[9]_lut_out = CB1L591 & (CB1_settle_cnt[9] # CB1L28 & CB1L952Q) # !CB1L591 & CB1L28 & CB1L952Q;
CB1_settle_cnt[9] = DFFE(CB1_settle_cnt[9]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[10]
--operation mode is normal

CB1_settle_cnt[10]_lut_out = CB1L591 & (CB1_settle_cnt[10] # CB1L48 & CB1L952Q) # !CB1L591 & CB1L48 & CB1L952Q;
CB1_settle_cnt[10] = DFFE(CB1_settle_cnt[10]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[11]
--operation mode is normal

CB1_settle_cnt[11]_lut_out = CB1L591 & (CB1_settle_cnt[11] # CB1L68 & CB1L952Q) # !CB1L591 & CB1L68 & CB1L952Q;
CB1_settle_cnt[11] = DFFE(CB1_settle_cnt[11]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L191 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~582
--operation mode is normal

CB1L191 = CB1_settle_cnt[8] # CB1_settle_cnt[9] # CB1_settle_cnt[10] # CB1_settle_cnt[11];


--CB1_settle_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[4]
--operation mode is normal

CB1_settle_cnt[4]_lut_out = CB1L591 & (CB1_settle_cnt[4] # CB1L27 & CB1L952Q) # !CB1L591 & CB1L27 & CB1L952Q;
CB1_settle_cnt[4] = DFFE(CB1_settle_cnt[4]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[5]
--operation mode is normal

CB1_settle_cnt[5]_lut_out = CB1L591 & (CB1_settle_cnt[5] # CB1L47 & CB1L952Q) # !CB1L591 & CB1L47 & CB1L952Q;
CB1_settle_cnt[5] = DFFE(CB1_settle_cnt[5]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[6]
--operation mode is normal

CB1_settle_cnt[6]_lut_out = CB1L591 & (CB1_settle_cnt[6] # CB1L67 & CB1L952Q) # !CB1L591 & CB1L67 & CB1L952Q;
CB1_settle_cnt[6] = DFFE(CB1_settle_cnt[6]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[7]
--operation mode is normal

CB1_settle_cnt[7]_lut_out = CB1L591 & (CB1_settle_cnt[7] # CB1L87 & CB1L952Q) # !CB1L591 & CB1L87 & CB1L952Q;
CB1_settle_cnt[7] = DFFE(CB1_settle_cnt[7]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L291 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~583
--operation mode is normal

CB1L291 = CB1_settle_cnt[4] # CB1_settle_cnt[5] # CB1_settle_cnt[6] # !CB1_settle_cnt[7];


--CB1_settle_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[0]
--operation mode is normal

CB1_settle_cnt[0]_lut_out = CB1L46 & (CB1L952Q # CB1L591 & CB1_settle_cnt[0]) # !CB1L46 & CB1L591 & CB1_settle_cnt[0];
CB1_settle_cnt[0] = DFFE(CB1_settle_cnt[0]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[1]
--operation mode is normal

CB1_settle_cnt[1]_lut_out = CB1L591 & (CB1_settle_cnt[1] # CB1L66 & CB1L952Q) # !CB1L591 & CB1L66 & CB1L952Q;
CB1_settle_cnt[1] = DFFE(CB1_settle_cnt[1]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[2]
--operation mode is normal

CB1_settle_cnt[2]_lut_out = CB1L591 & (CB1_settle_cnt[2] # CB1L86 & CB1L952Q) # !CB1L591 & CB1L86 & CB1L952Q;
CB1_settle_cnt[2] = DFFE(CB1_settle_cnt[2]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1_settle_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[3]
--operation mode is normal

CB1_settle_cnt[3]_lut_out = CB1L591 & (CB1_settle_cnt[3] # CB1L07 & CB1L952Q) # !CB1L591 & CB1L07 & CB1L952Q;
CB1_settle_cnt[3] = DFFE(CB1_settle_cnt[3]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L391 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~584
--operation mode is normal

CB1L391 = CB1_settle_cnt[0] # CB1_settle_cnt[1] # CB1_settle_cnt[2] # CB1_settle_cnt[3];


--CB1L491 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~585
--operation mode is normal

CB1L491 = CB1L091 # CB1L191 # CB1L291 # CB1L391;


--CB1L471 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor~0
--operation mode is normal

CB1L471 = CB1L981 # CB1L491;


--CB1L462 is atwd:atwd0|atwd_control:inst_atwd_control|state~1207
--operation mode is normal

CB1L462 = CB1L052Q & (CB1L971 # CB1L481);


--CB1L512 is atwd:atwd0|atwd_control:inst_atwd_control|Select~4836
--operation mode is normal

CB1L512 = CB1L752Q # CB1L252Q # CB1L152Q # !CB2L252Q;


--FE2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1
FE2_outclock1 = PLL(CLK1p, , );


--DB1L771Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~29
--operation mode is normal

DB1L771Q_lut_out = CB1_start_readout & (DB1L651 & !DB1_divide_cnt[1] # !DB1L671Q) # !CB1_start_readout & DB1L651 & !DB1_divide_cnt[1];
DB1L771Q = DFFE(DB1L771Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--DB1_divide_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|divide_cnt[1]
--operation mode is normal

DB1_divide_cnt[1]_lut_out = !DB1_rst_divide & (DB1_divide_cnt[0] $ DB1_divide_cnt[1]);
DB1_divide_cnt[1] = DFFE(DB1_divide_cnt[1]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--DB1L081Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~32
--operation mode is normal

DB1L081Q_lut_out = !DB1L541 & !DB1L051 & !DB1_divide_cnt[1] & DB1L971Q;
DB1L081Q = DFFE(DB1L081Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB1L562 is atwd:atwd0|atwd_control:inst_atwd_control|state~1211
--operation mode is normal

CB1L562 = EB1_TriggerComplete_in_sync & (CB1L852Q # K1_atwd0_LC_abort & Y1_command_2_local[3]) # !EB1_TriggerComplete_in_sync & K1_atwd0_LC_abort & Y1_command_2_local[3];


--EB2_enable_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_old
--operation mode is normal

EB2_enable_old_lut_out = Y1_command_0_local[8];
EB2_enable_old = DFFE(EB2_enable_old_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_busy is atwd:atwd1|atwd_control:inst_atwd_control|busy
--operation mode is normal

CB2_busy_lut_out = CB2L362Q # CB2L691 & CB2_busy # !CB2L252Q;
CB2_busy = DFFE(CB2_busy_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--EB2L05 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|set_sig~39
--operation mode is normal

EB2L05 = Y1_command_0_local[8] & !EB2_enable_old & !CB2_busy;


--EB2_enable_LED_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_LED_sig
--operation mode is normal

EB2_enable_LED_sig_lut_out = Y1_command_0_local[11] & (EB2_enable_LED_sig & !EB2_ATWDTrigger_sig # !EB2_enable_LED_old) # !Y1_command_0_local[11] & EB2_enable_LED_sig & !EB2_ATWDTrigger_sig;
EB2_enable_LED_sig = DFFE(EB2_enable_LED_sig_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--EB2L15 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|set_sig~40
--operation mode is normal

EB2L15 = EB2_enable_LED_sig & !CB2_busy;


--EB2_set_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|set_sig
--operation mode is normal

EB2_set_sig = EB2L05 # EB2_ATWDTrigger_sig # X1L32 & EB2L15;


--CB2_reset_trig is atwd:atwd1|atwd_control:inst_atwd_control|reset_trig
--operation mode is normal

CB2_reset_trig_lut_out = CB2L162Q # CB2_reset_trig & (CB2L652Q # !CB2L402);
CB2_reset_trig = DFFE(CB2_reset_trig_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--EB2_rst_trg is atwd:atwd1|atwd_trigger:inst_atwd_trigger|rst_trg
--operation mode is normal

EB2_rst_trg_lut_out = !EB2_discFF # !EB2L83;
EB2_rst_trg = DFFE(EB2_rst_trg_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--EB2_no_trigger is atwd:atwd1|atwd_trigger:inst_atwd_trigger|no_trigger
--operation mode is normal

EB2_no_trigger_lut_out = EB2_\launch_window:got_disc;
EB2_no_trigger = DFFE(EB2_no_trigger_lut_out, GLOBAL(FE1_outclock1), , , );


--EB2_enable_disc_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_sig
--operation mode is normal

EB2_enable_disc_sig_lut_out = D2L71 & (EB2_enable_disc_sig & !EB2_ATWDTrigger_sig # !EB2_enable_disc_old) # !D2L71 & EB2_enable_disc_sig & !EB2_ATWDTrigger_sig;
EB2_enable_disc_sig = DFFE(EB2_enable_disc_sig_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--EB2L63 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode~152
--operation mode is normal

EB2L63 = EB2_no_trigger # !EB2_enable_disc_sig;


--CB2_digitize_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[28]
--operation mode is normal

CB2_digitize_cnt[28]_lut_out = CB2L791 & (CB2_digitize_cnt[28] # CB2L75 & CB2L352Q) # !CB2L791 & CB2L75 & CB2L352Q;
CB2_digitize_cnt[28] = DFFE(CB2_digitize_cnt[28]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[29]
--operation mode is normal

CB2_digitize_cnt[29]_lut_out = CB2L791 & (CB2_digitize_cnt[29] # CB2L95 & CB2L352Q) # !CB2L791 & CB2L95 & CB2L352Q;
CB2_digitize_cnt[29] = DFFE(CB2_digitize_cnt[29]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[30]
--operation mode is normal

CB2_digitize_cnt[30]_lut_out = CB2L791 & (CB2_digitize_cnt[30] # CB2L16 & CB2L352Q) # !CB2L791 & CB2L16 & CB2L352Q;
CB2_digitize_cnt[30] = DFFE(CB2_digitize_cnt[30]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[31]
--operation mode is normal

CB2_digitize_cnt[31]_lut_out = CB2L791 & (CB2_digitize_cnt[31] # CB2L36 & CB2L352Q) # !CB2L791 & CB2L36 & CB2L352Q;
CB2_digitize_cnt[31] = DFFE(CB2_digitize_cnt[31]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L571 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~566
--operation mode is normal

CB2L571 = CB2_digitize_cnt[28] # CB2_digitize_cnt[29] # CB2_digitize_cnt[30] # CB2_digitize_cnt[31];


--CB2_digitize_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[24]
--operation mode is normal

CB2_digitize_cnt[24]_lut_out = CB2L791 & (CB2_digitize_cnt[24] # CB2L94 & CB2L352Q) # !CB2L791 & CB2L94 & CB2L352Q;
CB2_digitize_cnt[24] = DFFE(CB2_digitize_cnt[24]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[25]
--operation mode is normal

CB2_digitize_cnt[25]_lut_out = CB2L791 & (CB2_digitize_cnt[25] # CB2L15 & CB2L352Q) # !CB2L791 & CB2L15 & CB2L352Q;
CB2_digitize_cnt[25] = DFFE(CB2_digitize_cnt[25]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[26]
--operation mode is normal

CB2_digitize_cnt[26]_lut_out = CB2L791 & (CB2_digitize_cnt[26] # CB2L35 & CB2L352Q) # !CB2L791 & CB2L35 & CB2L352Q;
CB2_digitize_cnt[26] = DFFE(CB2_digitize_cnt[26]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[27]
--operation mode is normal

CB2_digitize_cnt[27]_lut_out = CB2L791 & (CB2_digitize_cnt[27] # CB2L55 & CB2L352Q) # !CB2L791 & CB2L55 & CB2L352Q;
CB2_digitize_cnt[27] = DFFE(CB2_digitize_cnt[27]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L671 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~567
--operation mode is normal

CB2L671 = CB2_digitize_cnt[24] # CB2_digitize_cnt[25] # CB2_digitize_cnt[26] # CB2_digitize_cnt[27];


--CB2_digitize_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[20]
--operation mode is normal

CB2_digitize_cnt[20]_lut_out = CB2L791 & (CB2_digitize_cnt[20] # CB2L14 & CB2L352Q) # !CB2L791 & CB2L14 & CB2L352Q;
CB2_digitize_cnt[20] = DFFE(CB2_digitize_cnt[20]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[21]
--operation mode is normal

CB2_digitize_cnt[21]_lut_out = CB2L791 & (CB2_digitize_cnt[21] # CB2L34 & CB2L352Q) # !CB2L791 & CB2L34 & CB2L352Q;
CB2_digitize_cnt[21] = DFFE(CB2_digitize_cnt[21]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[22]
--operation mode is normal

CB2_digitize_cnt[22]_lut_out = CB2L791 & (CB2_digitize_cnt[22] # CB2L54 & CB2L352Q) # !CB2L791 & CB2L54 & CB2L352Q;
CB2_digitize_cnt[22] = DFFE(CB2_digitize_cnt[22]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[23]
--operation mode is normal

CB2_digitize_cnt[23]_lut_out = CB2L791 & (CB2_digitize_cnt[23] # CB2L74 & CB2L352Q) # !CB2L791 & CB2L74 & CB2L352Q;
CB2_digitize_cnt[23] = DFFE(CB2_digitize_cnt[23]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L771 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~568
--operation mode is normal

CB2L771 = CB2_digitize_cnt[20] # CB2_digitize_cnt[21] # CB2_digitize_cnt[22] # CB2_digitize_cnt[23];


--CB2_digitize_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[16]
--operation mode is normal

CB2_digitize_cnt[16]_lut_out = CB2L791 & (CB2_digitize_cnt[16] # CB2L33 & CB2L352Q) # !CB2L791 & CB2L33 & CB2L352Q;
CB2_digitize_cnt[16] = DFFE(CB2_digitize_cnt[16]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[17]
--operation mode is normal

CB2_digitize_cnt[17]_lut_out = CB2L791 & (CB2_digitize_cnt[17] # CB2L53 & CB2L352Q) # !CB2L791 & CB2L53 & CB2L352Q;
CB2_digitize_cnt[17] = DFFE(CB2_digitize_cnt[17]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[18]
--operation mode is normal

CB2_digitize_cnt[18]_lut_out = CB2L791 & (CB2_digitize_cnt[18] # CB2L73 & CB2L352Q) # !CB2L791 & CB2L73 & CB2L352Q;
CB2_digitize_cnt[18] = DFFE(CB2_digitize_cnt[18]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[19]
--operation mode is normal

CB2_digitize_cnt[19]_lut_out = CB2L791 & (CB2_digitize_cnt[19] # CB2L93 & CB2L352Q) # !CB2L791 & CB2L93 & CB2L352Q;
CB2_digitize_cnt[19] = DFFE(CB2_digitize_cnt[19]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L871 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~569
--operation mode is normal

CB2L871 = CB2_digitize_cnt[16] # CB2_digitize_cnt[17] # CB2_digitize_cnt[18] # CB2_digitize_cnt[19];


--CB2L971 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~570
--operation mode is normal

CB2L971 = CB2L571 # CB2L671 # CB2L771 # CB2L871;


--CB2_digitize_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[12]
--operation mode is normal

CB2_digitize_cnt[12]_lut_out = CB2L791 & (CB2_digitize_cnt[12] # CB2L52 & CB2L352Q) # !CB2L791 & CB2L52 & CB2L352Q;
CB2_digitize_cnt[12] = DFFE(CB2_digitize_cnt[12]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[13]
--operation mode is normal

CB2_digitize_cnt[13]_lut_out = CB2L791 & (CB2_digitize_cnt[13] # CB2L72 & CB2L352Q) # !CB2L791 & CB2L72 & CB2L352Q;
CB2_digitize_cnt[13] = DFFE(CB2_digitize_cnt[13]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[14]
--operation mode is normal

CB2_digitize_cnt[14]_lut_out = CB2L791 & (CB2_digitize_cnt[14] # CB2L92 & CB2L352Q) # !CB2L791 & CB2L92 & CB2L352Q;
CB2_digitize_cnt[14] = DFFE(CB2_digitize_cnt[14]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[15]
--operation mode is normal

CB2_digitize_cnt[15]_lut_out = CB2L791 & (CB2_digitize_cnt[15] # CB2L13 & CB2L352Q) # !CB2L791 & CB2L13 & CB2L352Q;
CB2_digitize_cnt[15] = DFFE(CB2_digitize_cnt[15]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L081 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~571
--operation mode is normal

CB2L081 = CB2_digitize_cnt[12] # CB2_digitize_cnt[13] # CB2_digitize_cnt[14] # CB2_digitize_cnt[15];


--CB2_digitize_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[8]
--operation mode is normal

CB2_digitize_cnt[8]_lut_out = CB2L791 & (CB2_digitize_cnt[8] # CB2L71 & CB2L352Q) # !CB2L791 & CB2L71 & CB2L352Q;
CB2_digitize_cnt[8] = DFFE(CB2_digitize_cnt[8]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[10]
--operation mode is normal

CB2_digitize_cnt[10]_lut_out = CB2L791 & (CB2_digitize_cnt[10] # CB2L12 & CB2L352Q) # !CB2L791 & CB2L12 & CB2L352Q;
CB2_digitize_cnt[10] = DFFE(CB2_digitize_cnt[10]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[11]
--operation mode is normal

CB2_digitize_cnt[11]_lut_out = CB2L791 & (CB2_digitize_cnt[11] # CB2L32 & CB2L352Q) # !CB2L791 & CB2L32 & CB2L352Q;
CB2_digitize_cnt[11] = DFFE(CB2_digitize_cnt[11]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[9]
--operation mode is normal

CB2_digitize_cnt[9]_lut_out = CB2L791 & (CB2_digitize_cnt[9] # CB2L91 & CB2L352Q) # !CB2L791 & CB2L91 & CB2L352Q;
CB2_digitize_cnt[9] = DFFE(CB2_digitize_cnt[9]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L181 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~572
--operation mode is normal

CB2L181 = CB2_digitize_cnt[8] # CB2_digitize_cnt[10] # CB2_digitize_cnt[11] # !CB2_digitize_cnt[9];


--CB2_digitize_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[4]
--operation mode is normal

CB2_digitize_cnt[4]_lut_out = CB2L791 & (CB2_digitize_cnt[4] # CB2L9 & CB2L352Q) # !CB2L791 & CB2L9 & CB2L352Q;
CB2_digitize_cnt[4] = DFFE(CB2_digitize_cnt[4]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[5]
--operation mode is normal

CB2_digitize_cnt[5]_lut_out = CB2L791 & (CB2_digitize_cnt[5] # CB2L11 & CB2L352Q) # !CB2L791 & CB2L11 & CB2L352Q;
CB2_digitize_cnt[5] = DFFE(CB2_digitize_cnt[5]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[6]
--operation mode is normal

CB2_digitize_cnt[6]_lut_out = CB2L791 & (CB2_digitize_cnt[6] # CB2L31 & CB2L352Q) # !CB2L791 & CB2L31 & CB2L352Q;
CB2_digitize_cnt[6] = DFFE(CB2_digitize_cnt[6]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[7]
--operation mode is normal

CB2_digitize_cnt[7]_lut_out = CB2L791 & (CB2_digitize_cnt[7] # CB2L51 & CB2L352Q) # !CB2L791 & CB2L51 & CB2L352Q;
CB2_digitize_cnt[7] = DFFE(CB2_digitize_cnt[7]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L281 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~573
--operation mode is normal

CB2L281 = CB2_digitize_cnt[4] # CB2_digitize_cnt[5] # CB2_digitize_cnt[6] # CB2_digitize_cnt[7];


--CB2_digitize_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[0]
--operation mode is normal

CB2_digitize_cnt[0]_lut_out = CB2L312 # CB2L552Q # CB2L1 & CB2L352Q;
CB2_digitize_cnt[0] = DFFE(CB2_digitize_cnt[0]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[1]
--operation mode is normal

CB2_digitize_cnt[1]_lut_out = CB2L791 & (CB2_digitize_cnt[1] # CB2L3 & CB2L352Q) # !CB2L791 & CB2L3 & CB2L352Q;
CB2_digitize_cnt[1] = DFFE(CB2_digitize_cnt[1]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[2]
--operation mode is normal

CB2_digitize_cnt[2]_lut_out = CB2L791 & (CB2_digitize_cnt[2] # CB2L5 & CB2L352Q) # !CB2L791 & CB2L5 & CB2L352Q;
CB2_digitize_cnt[2] = DFFE(CB2_digitize_cnt[2]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_digitize_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[3]
--operation mode is normal

CB2_digitize_cnt[3]_lut_out = CB2L791 & (CB2_digitize_cnt[3] # CB2L7 & CB2L352Q) # !CB2L791 & CB2L7 & CB2L352Q;
CB2_digitize_cnt[3] = DFFE(CB2_digitize_cnt[3]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L381 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~574
--operation mode is normal

CB2L381 = CB2_digitize_cnt[0] # CB2_digitize_cnt[1] # CB2_digitize_cnt[2] # CB2_digitize_cnt[3];


--CB2L481 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~575
--operation mode is normal

CB2L481 = CB2L081 # CB2L181 # CB2L281 # CB2L381;


--CB2L562 is atwd:atwd1|atwd_control:inst_atwd_control|state~1298
--operation mode is normal

CB2L562 = CB2L352Q & !CB2L971 & !CB2L481;


--DB2_readout_done is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_done
--operation mode is normal

DB2_readout_done_lut_out = DB2L081Q # DB2_readout_done & (DB2L771Q # !DB2L551);
DB2_readout_done = DFFE(DB2_readout_done_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--K1_atwd1_LC_abort is coinc:inst_coinc|atwd1_LC_abort
--operation mode is normal

K1_atwd1_LC_abort_lut_out = K1L453 & !K1_\LCATWD:edgeB;
K1_atwd1_LC_abort = DFFE(K1_atwd1_LC_abort_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--A1L38 is comb~1
--operation mode is normal

A1L38 = K1_atwd1_LC_abort & Y1_command_2_local[3];


--CB2L662 is atwd:atwd1|atwd_control:inst_atwd_control|state~1300
--operation mode is normal

CB2L662 = CB2L452Q & EB2_ATWDTrigger_sig;


--EB2_TriggerComplete_in_sync is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync
--operation mode is normal

EB2_TriggerComplete_in_sync_lut_out = EB2_TriggerComplete_in_0;
EB2_TriggerComplete_in_sync = DFFE(EB2_TriggerComplete_in_sync_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2_settle_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[28]
--operation mode is normal

CB2_settle_cnt[28]_lut_out = CB2L112 & (CB2_settle_cnt[28] # CB2L021 & CB2L262Q) # !CB2L112 & CB2L021 & CB2L262Q;
CB2_settle_cnt[28] = DFFE(CB2_settle_cnt[28]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[29]
--operation mode is normal

CB2_settle_cnt[29]_lut_out = CB2L112 & (CB2_settle_cnt[29] # CB2L221 & CB2L262Q) # !CB2L112 & CB2L221 & CB2L262Q;
CB2_settle_cnt[29] = DFFE(CB2_settle_cnt[29]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[30]
--operation mode is normal

CB2_settle_cnt[30]_lut_out = CB2L112 & (CB2_settle_cnt[30] # CB2L421 & CB2L262Q) # !CB2L112 & CB2L421 & CB2L262Q;
CB2_settle_cnt[30] = DFFE(CB2_settle_cnt[30]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[31]
--operation mode is normal

CB2_settle_cnt[31]_lut_out = CB2L112 & (CB2_settle_cnt[31] # CB2L621 & CB2L262Q) # !CB2L112 & CB2L621 & CB2L262Q;
CB2_settle_cnt[31] = DFFE(CB2_settle_cnt[31]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L581 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~576
--operation mode is normal

CB2L581 = CB2_settle_cnt[28] # CB2_settle_cnt[29] # CB2_settle_cnt[30] # CB2_settle_cnt[31];


--CB2_settle_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[24]
--operation mode is normal

CB2_settle_cnt[24]_lut_out = CB2L112 & (CB2_settle_cnt[24] # CB2L211 & CB2L262Q) # !CB2L112 & CB2L211 & CB2L262Q;
CB2_settle_cnt[24] = DFFE(CB2_settle_cnt[24]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[25]
--operation mode is normal

CB2_settle_cnt[25]_lut_out = CB2L112 & (CB2_settle_cnt[25] # CB2L411 & CB2L262Q) # !CB2L112 & CB2L411 & CB2L262Q;
CB2_settle_cnt[25] = DFFE(CB2_settle_cnt[25]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[26]
--operation mode is normal

CB2_settle_cnt[26]_lut_out = CB2L112 & (CB2_settle_cnt[26] # CB2L611 & CB2L262Q) # !CB2L112 & CB2L611 & CB2L262Q;
CB2_settle_cnt[26] = DFFE(CB2_settle_cnt[26]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[27]
--operation mode is normal

CB2_settle_cnt[27]_lut_out = CB2L112 & (CB2_settle_cnt[27] # CB2L811 & CB2L262Q) # !CB2L112 & CB2L811 & CB2L262Q;
CB2_settle_cnt[27] = DFFE(CB2_settle_cnt[27]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L681 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~577
--operation mode is normal

CB2L681 = CB2_settle_cnt[24] # CB2_settle_cnt[25] # CB2_settle_cnt[26] # CB2_settle_cnt[27];


--CB2_settle_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[20]
--operation mode is normal

CB2_settle_cnt[20]_lut_out = CB2L112 & (CB2_settle_cnt[20] # CB2L401 & CB2L262Q) # !CB2L112 & CB2L401 & CB2L262Q;
CB2_settle_cnt[20] = DFFE(CB2_settle_cnt[20]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[21]
--operation mode is normal

CB2_settle_cnt[21]_lut_out = CB2L112 & (CB2_settle_cnt[21] # CB2L601 & CB2L262Q) # !CB2L112 & CB2L601 & CB2L262Q;
CB2_settle_cnt[21] = DFFE(CB2_settle_cnt[21]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[22]
--operation mode is normal

CB2_settle_cnt[22]_lut_out = CB2L112 & (CB2_settle_cnt[22] # CB2L801 & CB2L262Q) # !CB2L112 & CB2L801 & CB2L262Q;
CB2_settle_cnt[22] = DFFE(CB2_settle_cnt[22]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[23]
--operation mode is normal

CB2_settle_cnt[23]_lut_out = CB2L112 & (CB2_settle_cnt[23] # CB2L011 & CB2L262Q) # !CB2L112 & CB2L011 & CB2L262Q;
CB2_settle_cnt[23] = DFFE(CB2_settle_cnt[23]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L781 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~578
--operation mode is normal

CB2L781 = CB2_settle_cnt[20] # CB2_settle_cnt[21] # CB2_settle_cnt[22] # CB2_settle_cnt[23];


--CB2_settle_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[16]
--operation mode is normal

CB2_settle_cnt[16]_lut_out = CB2L112 & (CB2_settle_cnt[16] # CB2L69 & CB2L262Q) # !CB2L112 & CB2L69 & CB2L262Q;
CB2_settle_cnt[16] = DFFE(CB2_settle_cnt[16]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[17]
--operation mode is normal

CB2_settle_cnt[17]_lut_out = CB2L112 & (CB2_settle_cnt[17] # CB2L89 & CB2L262Q) # !CB2L112 & CB2L89 & CB2L262Q;
CB2_settle_cnt[17] = DFFE(CB2_settle_cnt[17]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[18]
--operation mode is normal

CB2_settle_cnt[18]_lut_out = CB2L112 & (CB2_settle_cnt[18] # CB2L001 & CB2L262Q) # !CB2L112 & CB2L001 & CB2L262Q;
CB2_settle_cnt[18] = DFFE(CB2_settle_cnt[18]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[19]
--operation mode is normal

CB2_settle_cnt[19]_lut_out = CB2L112 & (CB2_settle_cnt[19] # CB2L201 & CB2L262Q) # !CB2L112 & CB2L201 & CB2L262Q;
CB2_settle_cnt[19] = DFFE(CB2_settle_cnt[19]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L881 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~579
--operation mode is normal

CB2L881 = CB2_settle_cnt[16] # CB2_settle_cnt[17] # CB2_settle_cnt[18] # CB2_settle_cnt[19];


--CB2L981 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~580
--operation mode is normal

CB2L981 = CB2L581 # CB2L681 # CB2L781 # CB2L881;


--CB2_settle_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[12]
--operation mode is normal

CB2_settle_cnt[12]_lut_out = CB2L112 & (CB2_settle_cnt[12] # CB2L88 & CB2L262Q) # !CB2L112 & CB2L88 & CB2L262Q;
CB2_settle_cnt[12] = DFFE(CB2_settle_cnt[12]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[13]
--operation mode is normal

CB2_settle_cnt[13]_lut_out = CB2L112 & (CB2_settle_cnt[13] # CB2L09 & CB2L262Q) # !CB2L112 & CB2L09 & CB2L262Q;
CB2_settle_cnt[13] = DFFE(CB2_settle_cnt[13]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[14]
--operation mode is normal

CB2_settle_cnt[14]_lut_out = CB2L112 & (CB2_settle_cnt[14] # CB2L29 & CB2L262Q) # !CB2L112 & CB2L29 & CB2L262Q;
CB2_settle_cnt[14] = DFFE(CB2_settle_cnt[14]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[15]
--operation mode is normal

CB2_settle_cnt[15]_lut_out = CB2L112 & (CB2_settle_cnt[15] # CB2L49 & CB2L262Q) # !CB2L112 & CB2L49 & CB2L262Q;
CB2_settle_cnt[15] = DFFE(CB2_settle_cnt[15]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L091 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~581
--operation mode is normal

CB2L091 = CB2_settle_cnt[12] # CB2_settle_cnt[13] # CB2_settle_cnt[14] # CB2_settle_cnt[15];


--CB2_settle_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[8]
--operation mode is normal

CB2_settle_cnt[8]_lut_out = CB2L112 & (CB2_settle_cnt[8] # CB2L08 & CB2L262Q) # !CB2L112 & CB2L08 & CB2L262Q;
CB2_settle_cnt[8] = DFFE(CB2_settle_cnt[8]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[9]
--operation mode is normal

CB2_settle_cnt[9]_lut_out = CB2L112 & (CB2_settle_cnt[9] # CB2L28 & CB2L262Q) # !CB2L112 & CB2L28 & CB2L262Q;
CB2_settle_cnt[9] = DFFE(CB2_settle_cnt[9]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[10]
--operation mode is normal

CB2_settle_cnt[10]_lut_out = CB2L112 & (CB2_settle_cnt[10] # CB2L48 & CB2L262Q) # !CB2L112 & CB2L48 & CB2L262Q;
CB2_settle_cnt[10] = DFFE(CB2_settle_cnt[10]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[11]
--operation mode is normal

CB2_settle_cnt[11]_lut_out = CB2L112 & (CB2_settle_cnt[11] # CB2L68 & CB2L262Q) # !CB2L112 & CB2L68 & CB2L262Q;
CB2_settle_cnt[11] = DFFE(CB2_settle_cnt[11]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L191 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~582
--operation mode is normal

CB2L191 = CB2_settle_cnt[8] # CB2_settle_cnt[9] # CB2_settle_cnt[10] # CB2_settle_cnt[11];


--CB2_settle_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[4]
--operation mode is normal

CB2_settle_cnt[4]_lut_out = CB2L112 & (CB2_settle_cnt[4] # CB2L27 & CB2L262Q) # !CB2L112 & CB2L27 & CB2L262Q;
CB2_settle_cnt[4] = DFFE(CB2_settle_cnt[4]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[5]
--operation mode is normal

CB2_settle_cnt[5]_lut_out = CB2L112 & (CB2_settle_cnt[5] # CB2L47 & CB2L262Q) # !CB2L112 & CB2L47 & CB2L262Q;
CB2_settle_cnt[5] = DFFE(CB2_settle_cnt[5]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[6]
--operation mode is normal

CB2_settle_cnt[6]_lut_out = CB2L112 & (CB2_settle_cnt[6] # CB2L67 & CB2L262Q) # !CB2L112 & CB2L67 & CB2L262Q;
CB2_settle_cnt[6] = DFFE(CB2_settle_cnt[6]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[7]
--operation mode is normal

CB2_settle_cnt[7]_lut_out = CB2L112 & (CB2_settle_cnt[7] # CB2L87 & CB2L262Q) # !CB2L112 & CB2L87 & CB2L262Q;
CB2_settle_cnt[7] = DFFE(CB2_settle_cnt[7]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L291 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~583
--operation mode is normal

CB2L291 = CB2_settle_cnt[4] # CB2_settle_cnt[5] # CB2_settle_cnt[6] # !CB2_settle_cnt[7];


--CB2_settle_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[0]
--operation mode is normal

CB2_settle_cnt[0]_lut_out = CB2L46 & (CB2L262Q # CB2L112 & CB2_settle_cnt[0]) # !CB2L46 & CB2L112 & CB2_settle_cnt[0];
CB2_settle_cnt[0] = DFFE(CB2_settle_cnt[0]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[1]
--operation mode is normal

CB2_settle_cnt[1]_lut_out = CB2L112 & (CB2_settle_cnt[1] # CB2L66 & CB2L262Q) # !CB2L112 & CB2L66 & CB2L262Q;
CB2_settle_cnt[1] = DFFE(CB2_settle_cnt[1]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[2]
--operation mode is normal

CB2_settle_cnt[2]_lut_out = CB2L112 & (CB2_settle_cnt[2] # CB2L86 & CB2L262Q) # !CB2L112 & CB2L86 & CB2L262Q;
CB2_settle_cnt[2] = DFFE(CB2_settle_cnt[2]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2_settle_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[3]
--operation mode is normal

CB2_settle_cnt[3]_lut_out = CB2L112 & (CB2_settle_cnt[3] # CB2L07 & CB2L262Q) # !CB2L112 & CB2L07 & CB2L262Q;
CB2_settle_cnt[3] = DFFE(CB2_settle_cnt[3]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L391 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~584
--operation mode is normal

CB2L391 = CB2_settle_cnt[0] # CB2_settle_cnt[1] # CB2_settle_cnt[2] # CB2_settle_cnt[3];


--CB2L491 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~585
--operation mode is normal

CB2L491 = CB2L091 # CB2L191 # CB2L291 # CB2L391;


--CB2L471 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor~0
--operation mode is normal

CB2L471 = CB2L981 # CB2L491;


--CB2L762 is atwd:atwd1|atwd_control:inst_atwd_control|state~1304
--operation mode is normal

CB2L762 = CB2L352Q & (CB2L971 # CB2L481);


--CB2L602 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~112
--operation mode is normal

CB2L602 = !CB2L162Q & !CB2L652Q;


--CB2L712 is atwd:atwd1|atwd_control:inst_atwd_control|Select~4807
--operation mode is normal

CB2L712 = CB2L062Q # CB2L452Q # CB2L552Q # !CB2L252Q;


--DB2L771Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~29
--operation mode is normal

DB2L771Q_lut_out = CB2_start_readout & (DB2L651 & !DB2_divide_cnt[1] # !DB2L671Q) # !CB2_start_readout & DB2L651 & !DB2_divide_cnt[1];
DB2L771Q = DFFE(DB2L771Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--DB2_divide_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|divide_cnt[1]
--operation mode is normal

DB2_divide_cnt[1]_lut_out = !DB2_rst_divide & (DB2_divide_cnt[0] $ DB2_divide_cnt[1]);
DB2_divide_cnt[1] = DFFE(DB2_divide_cnt[1]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--DB2L081Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~32
--operation mode is normal

DB2L081Q_lut_out = !DB2L541 & !DB2L051 & !DB2_divide_cnt[1] & DB2L971Q;
DB2L081Q = DFFE(DB2L081Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2L862 is atwd:atwd1|atwd_control:inst_atwd_control|state~1309
--operation mode is normal

CB2L862 = EB2_TriggerComplete_in_sync & (CB2L162Q # K1_atwd1_LC_abort & Y1_command_2_local[3]) # !EB2_TriggerComplete_in_sync & K1_atwd1_LC_abort & Y1_command_2_local[3];


--P1_MultiSPE0 is hit_counter:inst_hit_counter|MultiSPE0
--operation mode is normal

P1_MultiSPE0_lut_out = MultiSPE;
P1_MultiSPE0 = DFFE(P1_MultiSPE0_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--P1_OneSPE0 is hit_counter:inst_hit_counter|OneSPE0
--operation mode is normal

P1_OneSPE0_lut_out = OneSPE;
P1_OneSPE0 = DFFE(P1_OneSPE0_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--BB62_sload_path[2] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

BB62_sload_path[2]_lut_out = BB62_sload_path[2] $ !BB62L5;
BB62_sload_path[2] = DFFE(BB62_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[24]);

--BB62L7 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

BB62L7 = CARRY(BB62_sload_path[2] & !BB62L5);


--BB62_sload_path[1] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

BB62_sload_path[1]_lut_out = BB62_sload_path[1] $ BB62L3;
BB62_sload_path[1] = DFFE(BB62_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[24]);

--BB62L5 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

BB62L5 = CARRY(!BB62L3 # !BB62_sload_path[1]);


--BB62_sload_path[0] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB62_sload_path[0]_lut_out = !BB62_sload_path[0];
BB62_sload_path[0] = DFFE(BB62_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[24]);

--BB62L3 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB62L3 = CARRY(BB62_sload_path[0]);


--M1L9 is fe_testpulse:inst_fe_testpulse|Mux~12
--operation mode is normal

M1L9 = Y1_command_1_local[16] & (Y1_command_1_local[17] # BB62_sload_path[1]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & BB62_sload_path[0];


--BB62_sload_path[3] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

BB62_sload_path[3]_lut_out = BB62_sload_path[3] $ BB62L7;
BB62_sload_path[3] = DFFE(BB62_sload_path[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[24]);

--BB62L9 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

BB62L9 = CARRY(!BB62L7 # !BB62_sload_path[3]);


--M1L01 is fe_testpulse:inst_fe_testpulse|Mux~13
--operation mode is normal

M1L01 = M1L9 & (BB62_sload_path[3] # !Y1_command_1_local[17]) # !M1L9 & BB62_sload_path[2] & Y1_command_1_local[17];


--BB62_sload_path[13] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

BB62_sload_path[13]_lut_out = BB62_sload_path[13] $ BB62L72;
BB62_sload_path[13] = DFFE(BB62_sload_path[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[24]);

--BB62L92 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

BB62L92 = CARRY(!BB62L72 # !BB62_sload_path[13]);


--BB62_sload_path[14] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

BB62_sload_path[14]_lut_out = BB62_sload_path[14] $ !BB62L92;
BB62_sload_path[14] = DFFE(BB62_sload_path[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[24]);

--BB62L13 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

BB62L13 = CARRY(BB62_sload_path[14] & !BB62L92);


--BB62_sload_path[12] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

BB62_sload_path[12]_lut_out = BB62_sload_path[12] $ !BB62L52;
BB62_sload_path[12] = DFFE(BB62_sload_path[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[24]);

--BB62L72 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

BB62L72 = CARRY(BB62_sload_path[12] & !BB62L52);


--M1L7 is fe_testpulse:inst_fe_testpulse|Mux~10
--operation mode is normal

M1L7 = Y1_command_1_local[17] & (Y1_command_1_local[16] # BB62_sload_path[14]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & BB62_sload_path[12];


--BB62_sload_path[15] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

BB62_sload_path[15]_lut_out = BB62_sload_path[15] $ BB62L13;
BB62_sload_path[15] = DFFE(BB62_sload_path[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[24]);


--M1L8 is fe_testpulse:inst_fe_testpulse|Mux~11
--operation mode is normal

M1L8 = M1L7 & (BB62_sload_path[15] # !Y1_command_1_local[16]) # !M1L7 & BB62_sload_path[13] & Y1_command_1_local[16];


--BB62_sload_path[10] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

BB62_sload_path[10]_lut_out = BB62_sload_path[10] $ !BB62L12;
BB62_sload_path[10] = DFFE(BB62_sload_path[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[24]);

--BB62L32 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

BB62L32 = CARRY(BB62_sload_path[10] & !BB62L12);


--BB62_sload_path[9] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

BB62_sload_path[9]_lut_out = BB62_sload_path[9] $ BB62L91;
BB62_sload_path[9] = DFFE(BB62_sload_path[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[24]);

--BB62L12 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

BB62L12 = CARRY(!BB62L91 # !BB62_sload_path[9]);


--BB62_sload_path[8] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

BB62_sload_path[8]_lut_out = BB62_sload_path[8] $ !BB62L71;
BB62_sload_path[8] = DFFE(BB62_sload_path[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[24]);

--BB62L91 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

BB62L91 = CARRY(BB62_sload_path[8] & !BB62L71);


--M1L5 is fe_testpulse:inst_fe_testpulse|Mux~8
--operation mode is normal

M1L5 = Y1_command_1_local[16] & (Y1_command_1_local[17] # BB62_sload_path[9]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & BB62_sload_path[8];


--BB62_sload_path[11] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

BB62_sload_path[11]_lut_out = BB62_sload_path[11] $ BB62L32;
BB62_sload_path[11] = DFFE(BB62_sload_path[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[24]);

--BB62L52 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

BB62L52 = CARRY(!BB62L32 # !BB62_sload_path[11]);


--M1L6 is fe_testpulse:inst_fe_testpulse|Mux~9
--operation mode is normal

M1L6 = M1L5 & (BB62_sload_path[11] # !Y1_command_1_local[17]) # !M1L5 & BB62_sload_path[10] & Y1_command_1_local[17];


--M1L4 is fe_testpulse:inst_fe_testpulse|Mux~6
--operation mode is normal

M1L4 = Y1_command_1_local[18] & (Y1_command_1_local[19] # M1L8) # !Y1_command_1_local[18] & !Y1_command_1_local[19] & M1L6;


--BB62_sload_path[5] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

BB62_sload_path[5]_lut_out = BB62_sload_path[5] $ BB62L11;
BB62_sload_path[5] = DFFE(BB62_sload_path[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[24]);

--BB62L31 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

BB62L31 = CARRY(!BB62L11 # !BB62_sload_path[5]);


--BB62_sload_path[6] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

BB62_sload_path[6]_lut_out = BB62_sload_path[6] $ !BB62L31;
BB62_sload_path[6] = DFFE(BB62_sload_path[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[24]);

--BB62L51 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

BB62L51 = CARRY(BB62_sload_path[6] & !BB62L31);


--BB62_sload_path[4] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

BB62_sload_path[4]_lut_out = BB62_sload_path[4] $ !BB62L9;
BB62_sload_path[4] = DFFE(BB62_sload_path[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[24]);

--BB62L11 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

BB62L11 = CARRY(BB62_sload_path[4] & !BB62L9);


--M1L11 is fe_testpulse:inst_fe_testpulse|Mux~14
--operation mode is normal

M1L11 = Y1_command_1_local[17] & (Y1_command_1_local[16] # BB62_sload_path[6]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & BB62_sload_path[4];


--BB62_sload_path[7] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

BB62_sload_path[7]_lut_out = BB62_sload_path[7] $ BB62L51;
BB62_sload_path[7] = DFFE(BB62_sload_path[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[24]);

--BB62L71 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

BB62L71 = CARRY(!BB62L51 # !BB62_sload_path[7]);


--M1L21 is fe_testpulse:inst_fe_testpulse|Mux~15
--operation mode is normal

M1L21 = M1L11 & (BB62_sload_path[7] # !Y1_command_1_local[16]) # !M1L11 & BB62_sload_path[5] & Y1_command_1_local[16];


--L1_cntp[3] is fe_r2r:inst_fe_r2r|cntp[3]
--operation mode is normal

L1_cntp[3]_lut_out = Y1_command_0_local[30] & (L1L83 # L1L81 & !L1L16Q);
L1_cntp[3] = DFFE(L1_cntp[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--L1_cntp[2] is fe_r2r:inst_fe_r2r|cntp[2]
--operation mode is normal

L1_cntp[2]_lut_out = Y1_command_0_local[30] & (L1L04 # L1L61 & !L1L16Q);
L1_cntp[2] = DFFE(L1_cntp[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--L1_cntp[1] is fe_r2r:inst_fe_r2r|cntp[1]
--operation mode is normal

L1_cntp[1]_lut_out = Y1_command_0_local[30] & (L1L24 # L1L41 & !L1L16Q);
L1_cntp[1] = DFFE(L1_cntp[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--L1_cntp[0] is fe_r2r:inst_fe_r2r|cntp[0]
--operation mode is normal

L1_cntp[0]_lut_out = Y1_command_0_local[30] & (L1L34 # L1L21 & !L1L16Q);
L1_cntp[0] = DFFE(L1_cntp[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--L1_cntn[3] is fe_r2r:inst_fe_r2r|cntn[3]
--operation mode is normal

L1_cntn[3]_lut_out = Y1_command_0_local[30] & (L1L52 # L1L36Q & L1L11);
L1_cntn[3] = DFFE(L1_cntn[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--L1_cntn[2] is fe_r2r:inst_fe_r2r|cntn[2]
--operation mode is normal

L1_cntn[2]_lut_out = Y1_command_0_local[30] & (L1L72 # L1L36Q & L1L9);
L1_cntn[2] = DFFE(L1_cntn[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--L1_cntn[1] is fe_r2r:inst_fe_r2r|cntn[1]
--operation mode is normal

L1_cntn[1]_lut_out = Y1_command_0_local[30] & (L1L92 # L1L36Q & L1L7);
L1_cntn[1] = DFFE(L1_cntn[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--L1_cntn[0] is fe_r2r:inst_fe_r2r|cntn[0]
--operation mode is normal

L1_cntn[0]_lut_out = Y1_command_0_local[30] & (L1L03 # L1L36Q & L1L5);
L1_cntn[0] = DFFE(L1_cntn[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--U1L31 is r2r:inst_r2r|add~12
--operation mode is normal

U1L31 = U1_cnt[6] $ !U1L21;


--U1_up is r2r:inst_r2r|up
--operation mode is normal

U1_up_lut_out = U1_up & (U1L15 # U1L25) # !U1_up & U1L45;
U1_up = DFFE(U1_up_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1_command_0_local[28]);


--U1L72 is r2r:inst_r2r|add~912
--operation mode is normal

U1L72 = U1L31 & !U1L45 & !U1_up;


--U1L62 is r2r:inst_r2r|add~19
--operation mode is normal

U1L62 = U1_cnt[6] $ U1L52;


--U1L11 is r2r:inst_r2r|add~11
--operation mode is arithmetic

U1L11 = U1_cnt[5] $ !U1L01;

--U1L21 is r2r:inst_r2r|add~11COUT
--operation mode is arithmetic

U1L21 = CARRY(!U1_cnt[5] & !U1L01);


--U1L82 is r2r:inst_r2r|add~913
--operation mode is normal

U1L82 = U1L11 & !U1L45 & !U1_up;


--U1L42 is r2r:inst_r2r|add~18
--operation mode is arithmetic

U1L42 = U1_cnt[5] $ U1L32;

--U1L52 is r2r:inst_r2r|add~18COUT
--operation mode is arithmetic

U1L52 = CARRY(!U1L32 # !U1_cnt[5]);


--U1L9 is r2r:inst_r2r|add~10
--operation mode is arithmetic

U1L9 = U1_cnt[4] $ U1L8;

--U1L01 is r2r:inst_r2r|add~10COUT
--operation mode is arithmetic

U1L01 = CARRY(U1_cnt[4] # !U1L8);


--U1L92 is r2r:inst_r2r|add~915
--operation mode is normal

U1L92 = U1L9 & !U1L45 & !U1_up;


--U1L22 is r2r:inst_r2r|add~17
--operation mode is arithmetic

U1L22 = U1_cnt[4] $ !U1L12;

--U1L32 is r2r:inst_r2r|add~17COUT
--operation mode is arithmetic

U1L32 = CARRY(U1_cnt[4] & !U1L12);


--U1L7 is r2r:inst_r2r|add~9
--operation mode is arithmetic

U1L7 = U1_cnt[3] $ !U1L6;

--U1L8 is r2r:inst_r2r|add~9COUT
--operation mode is arithmetic

U1L8 = CARRY(!U1_cnt[3] & !U1L6);


--U1L03 is r2r:inst_r2r|add~917
--operation mode is normal

U1L03 = U1L7 & !U1L45 & !U1_up;


--U1L02 is r2r:inst_r2r|add~16
--operation mode is arithmetic

U1L02 = U1_cnt[3] $ U1L91;

--U1L12 is r2r:inst_r2r|add~16COUT
--operation mode is arithmetic

U1L12 = CARRY(!U1L91 # !U1_cnt[3]);


--U1L5 is r2r:inst_r2r|add~8
--operation mode is arithmetic

U1L5 = U1_cnt[2] $ U1L4;

--U1L6 is r2r:inst_r2r|add~8COUT
--operation mode is arithmetic

U1L6 = CARRY(U1_cnt[2] # !U1L4);


--U1L13 is r2r:inst_r2r|add~919
--operation mode is normal

U1L13 = U1L5 & !U1L45 & !U1_up;


--U1L81 is r2r:inst_r2r|add~15
--operation mode is arithmetic

U1L81 = U1_cnt[2] $ !U1L71;

--U1L91 is r2r:inst_r2r|add~15COUT
--operation mode is arithmetic

U1L91 = CARRY(U1_cnt[2] & !U1L71);


--U1L3 is r2r:inst_r2r|add~7
--operation mode is arithmetic

U1L3 = U1_cnt[1] $ !U1L2;

--U1L4 is r2r:inst_r2r|add~7COUT
--operation mode is arithmetic

U1L4 = CARRY(!U1_cnt[1] & !U1L2);


--U1L23 is r2r:inst_r2r|add~921
--operation mode is normal

U1L23 = U1L3 & !U1L45 & !U1_up;


--U1L61 is r2r:inst_r2r|add~14
--operation mode is arithmetic

U1L61 = U1_cnt[1] $ U1L51;

--U1L71 is r2r:inst_r2r|add~14COUT
--operation mode is arithmetic

U1L71 = CARRY(!U1L51 # !U1_cnt[1]);


--U1L1 is r2r:inst_r2r|add~6
--operation mode is arithmetic

U1L1 = !U1_cnt[0];

--U1L2 is r2r:inst_r2r|add~6COUT
--operation mode is arithmetic

U1L2 = CARRY(U1_cnt[0]);


--U1L33 is r2r:inst_r2r|add~923
--operation mode is normal

U1L33 = U1L1 & !U1L45 & !U1_up;


--U1L41 is r2r:inst_r2r|add~13
--operation mode is arithmetic

U1L41 = U1_cnt[0] $ U1L05;

--U1L51 is r2r:inst_r2r|add~13COUT
--operation mode is arithmetic

U1L51 = CARRY(U1_cnt[0] & U1L05);


--W1_LEDdelay[2] is single_led:inst_single_led|LEDdelay[2]
--operation mode is normal

W1_LEDdelay[2]_lut_out = W1_LEDdelay[1];
W1_LEDdelay[2] = DFFE(W1_LEDdelay[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L303Q is coinc:inst_coinc|atwd_coinc~43
--operation mode is normal

K1L303Q_lut_out = K1L303Q & (K1L503 & !K1L203Q # !K1L103) # !K1L303Q & K1L503 & !K1L203Q;
K1L303Q = DFFE(K1L303Q_lut_out, GLOBAL(FE1_outclock0), , , );


--K1L175Q is coinc:inst_coinc|state~101
--operation mode is normal

K1L175Q_lut_out = K1L806 & (K1L035 & K1L175Q # !K1L035 & K1L075Q) # !K1L806 & K1L175Q;
K1L175Q = DFFE(K1L175Q_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L075Q is coinc:inst_coinc|state~100
--operation mode is normal

K1L075Q_lut_out = K1L275 # K1L806 & !K1L925 & !K1L965Q;
K1L075Q = DFFE(K1L075Q_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1_last_down_pol is coinc:inst_coinc|last_down_pol
--operation mode is normal

K1_last_down_pol_lut_out = !K1_last_down_pol;
K1_last_down_pol = DFFE(K1_last_down_pol_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L563);


--K1L915 is coinc:inst_coinc|process0~1748
--operation mode is normal

K1L915 = K1L175Q & (K1L075Q # K1_last_down_pol) # !K1L175Q & K1L075Q & !K1_last_down_pol;


--K1L615 is coinc:inst_coinc|process0~0
--operation mode is normal

K1L615 = Y1_command_2_local[1] # Y1_command_2_local[0];

--K1L825 is coinc:inst_coinc|process0~1765
--operation mode is normal

K1L825 = Y1_command_2_local[1] # Y1_command_2_local[0];


--K1_coinc_down_high_delay[0] is coinc:inst_coinc|coinc_down_high_delay[0]
--operation mode is normal

K1_coinc_down_high_delay[0]_lut_out = Y1_command_2_local[8];
K1_coinc_down_high_delay[0] = DFFE(K1_coinc_down_high_delay[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--K1L025 is coinc:inst_coinc|process0~1749
--operation mode is normal

K1L025 = K1L615 & K1L915 # !K1L615 & Y1_command_2_local[8] & !K1_coinc_down_high_delay[0];


--K1_coinc_down_low_delay[0] is coinc:inst_coinc|coinc_down_low_delay[0]
--operation mode is normal

K1_coinc_down_low_delay[0]_lut_out = Y1_command_2_local[9];
K1_coinc_down_low_delay[0] = DFFE(K1_coinc_down_low_delay[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--K1L125 is coinc:inst_coinc|process0~1751
--operation mode is normal

K1L125 = Y1_command_2_local[9] & (Y1_command_2_local[8] & !K1_coinc_down_high_delay[0] # !K1_coinc_down_low_delay[0]) # !Y1_command_2_local[9] & Y1_command_2_local[8] & !K1_coinc_down_high_delay[0];


--K1L225 is coinc:inst_coinc|process0~1752
--operation mode is normal

K1L225 = K1L075Q # K1L175Q;


--K1_last_down is coinc:inst_coinc|last_down
--operation mode is normal

K1_last_down_lut_out = K1L763 $ (!K1L535 & !K1L045 & K1L175Q);
K1_last_down = DFFE(K1_last_down_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1L763 is coinc:inst_coinc|last_down~37
--operation mode is normal

K1L763 = K1_last_down & Y1_command_2_local[0] # !Y1_command_2_local[1];


--K1L325 is coinc:inst_coinc|process0~1753
--operation mode is normal

K1L325 = K1L615 & K1L225 & !K1L763 # !K1L615 & K1L125;


--K1L403Q is coinc:inst_coinc|atwd_coinc~44
--operation mode is normal

K1L403Q_lut_out = Y1_command_2_local[3] & (V1_RST & K1L403Q # !V1_RST & K1L303Q) # !Y1_command_2_local[3] & K1L403Q;
K1L403Q = DFFE(K1L403Q_lut_out, GLOBAL(FE1_outclock0), , , );


--K1_coinc_up_high_delay[0] is coinc:inst_coinc|coinc_up_high_delay[0]
--operation mode is normal

K1_coinc_up_high_delay[0]_lut_out = Y1_command_2_local[10];
K1_coinc_up_high_delay[0] = DFFE(K1_coinc_up_high_delay[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--K1L425 is coinc:inst_coinc|process0~1755
--operation mode is normal

K1L425 = Y1_command_2_local[10] & !K1_coinc_up_high_delay[0] & !Y1_command_2_local[1] & !Y1_command_2_local[0];


--K1_coinc_up_low_delay[0] is coinc:inst_coinc|coinc_up_low_delay[0]
--operation mode is normal

K1_coinc_up_low_delay[0]_lut_out = Y1_command_2_local[11];
K1_coinc_up_low_delay[0] = DFFE(K1_coinc_up_low_delay[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--K1L525 is coinc:inst_coinc|process0~1757
--operation mode is normal

K1L525 = Y1_command_2_local[11] & (Y1_command_2_local[10] & !K1_coinc_up_high_delay[0] # !K1_coinc_up_low_delay[0]) # !Y1_command_2_local[11] & Y1_command_2_local[10] & !K1_coinc_up_high_delay[0];


--K1L625 is coinc:inst_coinc|process0~1758
--operation mode is normal

K1L625 = K1L615 & K1L225 & K1L763 # !K1L615 & K1L525;


--F1_LEDdelay[2] is flasher_board:flasher_board_inst|LEDdelay[2]
--operation mode is normal

F1_LEDdelay[2]_lut_out = F1_LEDdelay[1];
F1_LEDdelay[2] = DFFE(F1_LEDdelay[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--C1L2 is ahb_slave:ahb_slave_inst|masterhready~59
--operation mode is normal

C1L2 = LE1_MASTERHSIZE[1] & !LE1_MASTERHSIZE[0] & !LE1_MASTERHBURST[1] & !LE1_MASTERHBURST[2];

--C1L3 is ahb_slave:ahb_slave_inst|masterhready~61
--operation mode is normal

C1L3 = LE1_MASTERHSIZE[1] & !LE1_MASTERHSIZE[0] & !LE1_MASTERHBURST[1] & !LE1_MASTERHBURST[2];


--C1L82 is ahb_slave:ahb_slave_inst|reg_write~71
--operation mode is normal

C1L82 = C1L2 & LE1_MASTERHTRANS[1] & !LE1_MASTERHTRANS[0];


--C1L23 is ahb_slave:ahb_slave_inst|Select~7873
--operation mode is normal

C1L23 = !C1L75Q & (!C1L65Q # !C1L6) # !LE1_MASTERHTRANS[1];


--C1L33 is ahb_slave:ahb_slave_inst|Select~7874
--operation mode is normal

C1L33 = C1L95Q # C1L82 & !C1L55Q # !C1L23;


--C1L43 is ahb_slave:ahb_slave_inst|Select~7875
--operation mode is normal

C1L43 = !C1L85Q & (LE1_MASTERHTRANS[1] # !C1L75Q);


--C1L7 is ahb_slave:ahb_slave_inst|reduce_nor~44
--operation mode is normal

C1L7 = LE1_MASTERHTRANS[1] & !LE1_MASTERHTRANS[0];

--C1L8 is ahb_slave:ahb_slave_inst|reduce_nor~46
--operation mode is normal

C1L8 = LE1_MASTERHTRANS[1] & !LE1_MASTERHTRANS[0];


--C1L53 is ahb_slave:ahb_slave_inst|Select~7876
--operation mode is normal

C1L53 = C1L43 & (C1L55Q # C1L2 & C1L7);


--C1L63 is ahb_slave:ahb_slave_inst|Select~7877
--operation mode is normal

C1L63 = C1L53 & (C1L6 & LE1_MASTERHTRANS[1] # !C1L65Q);


--C1L73 is ahb_slave:ahb_slave_inst|Select~7882
--operation mode is normal

C1L73 = C1L95Q # C1L75Q & LE1_MASTERHTRANS[1];


--C1L45 is ahb_slave:ahb_slave_inst|slave_state~71
--operation mode is normal

C1L45 = LE1_MASTERHTRANS[1] & LE1_MASTERHBURST[0] & !LE1_MASTERHBURST[1] & !LE1_MASTERHBURST[2];


--C1L83 is ahb_slave:ahb_slave_inst|Select~7883
--operation mode is normal

C1L83 = LE1_MASTERHTRANS[0] & !LE1_MASTERHTRANS[1];


--C1L93 is ahb_slave:ahb_slave_inst|Select~7884
--operation mode is normal

C1L93 = C1L73 # C1L65Q & (C1L45 # C1L83);


--C1L04 is ahb_slave:ahb_slave_inst|Select~7885
--operation mode is normal

C1L04 = C1_reg_enable & (LE1_MASTERHTRANS[1] # LE1_MASTERHTRANS[0]) # !C1_reg_enable & LE1_MASTERHTRANS[1] & !LE1_MASTERHTRANS[0];


--C1L14 is ahb_slave:ahb_slave_inst|Select~7887
--operation mode is normal

C1L14 = LE1_MASTERHWRITE & (C1L82 & !C1L55Q # !C1L23);


--K1_LC_down_b_rst[1] is coinc:inst_coinc|LC_down_b_rst[1]
--operation mode is normal

K1_LC_down_b_rst[1]_lut_out = K1_LC_down_b_rst[2] & !K1_LC_down_b_rst[0];
K1_LC_down_b_rst[1] = DFFE(K1_LC_down_b_rst[1]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--K1_LC_down_a_rst[1] is coinc:inst_coinc|LC_down_a_rst[1]
--operation mode is normal

K1_LC_down_a_rst[1]_lut_out = K1_LC_down_a_rst[2] & !K1_LC_down_a_rst[0];
K1_LC_down_a_rst[1] = DFFE(K1_LC_down_a_rst[1]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--K1_LC_up_b_rst[1] is coinc:inst_coinc|LC_up_b_rst[1]
--operation mode is normal

K1_LC_up_b_rst[1]_lut_out = K1_LC_up_b_rst[2] & !K1_LC_up_b_rst[0];
K1_LC_up_b_rst[1] = DFFE(K1_LC_up_b_rst[1]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--K1_LC_up_a_rst[1] is coinc:inst_coinc|LC_up_a_rst[1]
--operation mode is normal

K1_LC_up_a_rst[1]_lut_out = K1_LC_up_a_rst[2] & !K1_LC_up_a_rst[0];
K1_LC_up_a_rst[1] = DFFE(K1_LC_up_a_rst[1]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--BB2_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

BB2_sload_path[4]_lut_out = BB2_sload_path[4] $ !BB2L9;
BB2_sload_path[4]_reg_input = !PC5_aeb_out & BB2_sload_path[4]_lut_out;
BB2_sload_path[4] = DFFE(BB2_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), EC1_ctclr, , );

--BB2L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

BB2L11 = CARRY(BB2_sload_path[4] & !BB2L9);


--BB2_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

BB2_sload_path[1]_lut_out = BB2_sload_path[1] $ BB2L3;
BB2_sload_path[1]_reg_input = !PC5_aeb_out & BB2_sload_path[1]_lut_out;
BB2_sload_path[1] = DFFE(BB2_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), EC1_ctclr, , );

--BB2L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

BB2L5 = CARRY(!BB2L3 # !BB2_sload_path[1]);


--EC1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~39
--operation mode is normal

EC1L71 = !BB2_sload_path[4] & !BB2_sload_path[1];


--BB2_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB2_sload_path[0]_lut_out = !BB2_sload_path[0];
BB2_sload_path[0]_reg_input = !PC5_aeb_out & BB2_sload_path[0]_lut_out;
BB2_sload_path[0] = DFFE(BB2_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), EC1_ctclr, , );

--BB2L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB2L3 = CARRY(BB2_sload_path[0]);


--BB2_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

BB2_sload_path[2]_lut_out = BB2_sload_path[2] $ !BB2L5;
BB2_sload_path[2]_reg_input = !PC5_aeb_out & BB2_sload_path[2]_lut_out;
BB2_sload_path[2] = DFFE(BB2_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), EC1_ctclr, , );

--BB2L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

BB2L7 = CARRY(BB2_sload_path[2] & !BB2L5);


--BB2_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

BB2_sload_path[3]_lut_out = BB2_sload_path[3] $ BB2L7;
BB2_sload_path[3]_reg_input = !PC5_aeb_out & BB2_sload_path[3]_lut_out;
BB2_sload_path[3] = DFFE(BB2_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), EC1_ctclr, , );

--BB2L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

BB2L9 = CARRY(!BB2L7 # !BB2_sload_path[3]);


--EC1_rxcteq5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5
--operation mode is normal

EC1_rxcteq5 = EC1L71 & BB2_sload_path[0] & BB2_sload_path[2] & !BB2_sload_path[3];


--EC1L42Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~31
--operation mode is normal

EC1L42Q_lut_out = !EC1_rxcteq5 & (EC1L42Q # SC1_rxd & EC1L82Q);
EC1L42Q = DFFE(EC1L42Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--SC1_rxd is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|rxd
--operation mode is normal

SC1_rxd_lut_out = WB1_hl_edge & (SC1L32 # SC1L12Q & !BB5_sload_path[4]);
SC1_rxd = DFFE(SC1_rxd_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--EC1L82Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~37
--operation mode is normal

EC1L82Q_lut_out = EC1L2 # EC1L82Q & !EC1_rxcteq5 & !SC1_rxd;
EC1L82Q = DFFE(EC1L82Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--DC1_not_receive is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|not_receive
--operation mode is normal

DC1_not_receive_lut_out = VCC;
DC1_not_receive = DFFE(DC1_not_receive_lut_out, GLOBAL(FE1_outclock0), !KB1_rec_ena, , DC1L5);


--VB1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~163
--operation mode is normal

VB1L2 = !EC1_eof_stb & !EC1_stf_stb;


--TB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~11
--operation mode is normal

TB1L5 = VB1_DCMD_SEQ1 & EC1_data_stb;


--TB1_data_msg is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg
--operation mode is normal

TB1_data_msg_lut_out = VCC;
TB1_data_msg = DFFE(TB1_data_msg_lut_out, GLOBAL(FE1_outclock0), !EC1_stf_stb, , TB1L21);


--VB1_IDLE is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE
--operation mode is normal

VB1_IDLE_lut_out = !VB1_CTR_ERR & !VB1L82 & !VB1L92 & !VB1_CRC_ERR;
VB1_IDLE = DFFE(VB1_IDLE_lut_out, GLOBAL(FE1_outclock0), !NB1_RES, , );


--VB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~164
--operation mode is normal

VB1L3 = TB1_data_msg & !VB1_IDLE;


--VB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~187
--operation mode is normal

VB1L5 = VB1_BYTE0 & !EC1_eof_stb & (!VB1_DAT_MSG # !EC1_data_stb);


--VB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~188
--operation mode is normal

VB1L6 = VB1_BYTE3 # TB1_data_msg & VB1_DCMD_SEQ1;


--EC1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~40
--operation mode is normal

EC1L81 = BB2_sload_path[0] & BB2_sload_path[2] & !BB2_sload_path[4] & !BB2_sload_path[1];


--EC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~1018
--operation mode is normal

EC1L3 = EC1L81 & EC1L82Q & !SC1_rxd & !BB2_sload_path[3];

--EC1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~1030
--operation mode is normal

EC1L11 = EC1L81 & EC1L82Q & !SC1_rxd & !BB2_sload_path[3];


--EC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~1019
--operation mode is normal

EC1L4 = JC1_dffs[7] & !JC1_dffs[2];


--EC1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~1020
--operation mode is normal

EC1L5 = JC1_dffs[6] & JC1_dffs[5] & !JC1_dffs[4];


--EC1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~1021
--operation mode is normal

EC1L6 = EC1L5 & JC1_dffs[1] & !JC1_dffs[3];


--VB1_LEN0 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|LEN0
--operation mode is normal

VB1_LEN0_lut_out = !EC1_stf_stb & (VB1_START # VB1_LEN0 & !EC1_data_stb);
VB1_LEN0 = DFFE(VB1_LEN0_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1_STF_WAIT is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT
--operation mode is normal

VB1_STF_WAIT_lut_out = VB1L83 & !EC1_stf_stb;
VB1_STF_WAIT = DFFE(VB1_STF_WAIT_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1_START is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|START
--operation mode is normal

VB1_START_lut_out = EC1_stf_stb;
VB1_START = DFFE(VB1_START_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0a~11
--operation mode is normal

VB1L01 = VB1_LEN0 # VB1_STF_WAIT # VB1_START # VB1_BYTE0;


--EC1_ctclr is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr
--operation mode is normal

EC1_ctclr_lut_out = !EC1L31 & VB1L2 & (EC1_ctclr # SC1_rxd);
EC1_ctclr = DFFE(EC1_ctclr_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--EC1_shen is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shen
--operation mode is normal

EC1_shen_lut_out = EC1_rxcteq5 & (EC1L03Q # EC1L62Q);
EC1_shen = DFFE(EC1_shen_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--EC1_shd is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shd
--operation mode is normal

EC1_shd_lut_out = EC1_rxcteq5 & (EC1L03Q # EC1L62Q & SC1_rxd);
EC1_shd = DFFE(EC1_shd_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--VB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR~44
--operation mode is normal

VB1L51 = ZB1L51 # ZB1L02 # !VB1_BYTE0;


--ND1_BYT3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT3
--operation mode is normal

ND1_BYT3_lut_out = ND1_BYT2;
ND1_BYT3 = DFFE(ND1_BYT3_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , XD1_shr_load);


--C1L24 is ahb_slave:ahb_slave_inst|Select~7899
--operation mode is normal

C1L24 = C1L75Q # C1L65Q # !C1L55Q;


--C1L34 is ahb_slave:ahb_slave_inst|Select~7900
--operation mode is normal

C1L34 = C1L85Q # C1L24 & !LE1_MASTERHTRANS[0] & !LE1_MASTERHTRANS[1];


--C1L44 is ahb_slave:ahb_slave_inst|Select~7901
--operation mode is normal

C1L44 = C1L2 & !C1L55Q;


--C1L54 is ahb_slave:ahb_slave_inst|Select~7902
--operation mode is normal

C1L54 = C1L65Q & LE1_MASTERHTRANS[1] & !C1L6;


--C1L64 is ahb_slave:ahb_slave_inst|Select~7905
--operation mode is normal

C1L64 = LE1_MASTERHTRANS[0] & !LE1_MASTERHTRANS[1] & (C1L75Q # C1L65Q);


--C1L74 is ahb_slave:ahb_slave_inst|Select~7906
--operation mode is normal

C1L74 = LE1_MASTERHWRITE & LE1_MASTERHTRANS[1];


--C1L84 is ahb_slave:ahb_slave_inst|Select~7907
--operation mode is normal

C1L84 = C1L65Q & LE1_MASTERHBURST[0] & !LE1_MASTERHBURST[1] & !LE1_MASTERHBURST[2];


--C1L94 is ahb_slave:ahb_slave_inst|Select~7908
--operation mode is normal

C1L94 = C1L64 # C1L74 & (C1L84 # C1L75Q);


--R1L1 is master_data_source:inst_master_data_source|add~2
--operation mode is arithmetic

R1L1 = R1_data[0] $ LE1_SLAVEHREADYO;

--R1L2 is master_data_source:inst_master_data_source|add~2COUT
--operation mode is arithmetic

R1L2 = CARRY(R1_data[0] & LE1_SLAVEHREADYO);


--R1_data[28] is master_data_source:inst_master_data_source|data[28]
--operation mode is normal

R1_data[28]_lut_out = R1L75 & !R1L101 & !R1L401;
R1_data[28] = DFFE(R1_data[28]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[29] is master_data_source:inst_master_data_source|data[29]
--operation mode is normal

R1_data[29]_lut_out = R1L95 & !R1L101 & !R1L401;
R1_data[29] = DFFE(R1_data[29]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[30] is master_data_source:inst_master_data_source|data[30]
--operation mode is normal

R1_data[30]_lut_out = R1L16 & !R1L101 & !R1L401;
R1_data[30] = DFFE(R1_data[30]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[31] is master_data_source:inst_master_data_source|data[31]
--operation mode is normal

R1_data[31]_lut_out = R1L36 & !R1L101 & !R1L401;
R1_data[31] = DFFE(R1_data[31]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1L79 is master_data_source:inst_master_data_source|LessThan~312
--operation mode is normal

R1L79 = R1_data[28] # R1_data[29] # R1_data[30] # R1_data[31];


--R1_data[24] is master_data_source:inst_master_data_source|data[24]
--operation mode is normal

R1_data[24]_lut_out = R1L94 & !R1L101 & !R1L401;
R1_data[24] = DFFE(R1_data[24]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[25] is master_data_source:inst_master_data_source|data[25]
--operation mode is normal

R1_data[25]_lut_out = R1L15 & !R1L101 & !R1L401;
R1_data[25] = DFFE(R1_data[25]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[26] is master_data_source:inst_master_data_source|data[26]
--operation mode is normal

R1_data[26]_lut_out = R1L35 & !R1L101 & !R1L401;
R1_data[26] = DFFE(R1_data[26]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[27] is master_data_source:inst_master_data_source|data[27]
--operation mode is normal

R1_data[27]_lut_out = R1L55 & !R1L101 & !R1L401;
R1_data[27] = DFFE(R1_data[27]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1L89 is master_data_source:inst_master_data_source|LessThan~313
--operation mode is normal

R1L89 = R1_data[24] # R1_data[25] # R1_data[26] # R1_data[27];


--R1_data[20] is master_data_source:inst_master_data_source|data[20]
--operation mode is normal

R1_data[20]_lut_out = R1L14 & !R1L101 & !R1L401;
R1_data[20] = DFFE(R1_data[20]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[21] is master_data_source:inst_master_data_source|data[21]
--operation mode is normal

R1_data[21]_lut_out = R1L34 & !R1L101 & !R1L401;
R1_data[21] = DFFE(R1_data[21]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[22] is master_data_source:inst_master_data_source|data[22]
--operation mode is normal

R1_data[22]_lut_out = R1L54 & !R1L101 & !R1L401;
R1_data[22] = DFFE(R1_data[22]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[23] is master_data_source:inst_master_data_source|data[23]
--operation mode is normal

R1_data[23]_lut_out = R1L74 & !R1L101 & !R1L401;
R1_data[23] = DFFE(R1_data[23]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1L99 is master_data_source:inst_master_data_source|LessThan~314
--operation mode is normal

R1L99 = R1_data[20] # R1_data[21] # R1_data[22] # R1_data[23];


--R1_data[16] is master_data_source:inst_master_data_source|data[16]
--operation mode is normal

R1_data[16]_lut_out = R1L33 & !R1L101 & !R1L401;
R1_data[16] = DFFE(R1_data[16]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[17] is master_data_source:inst_master_data_source|data[17]
--operation mode is normal

R1_data[17]_lut_out = R1L53 & !R1L101 & !R1L401;
R1_data[17] = DFFE(R1_data[17]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[18] is master_data_source:inst_master_data_source|data[18]
--operation mode is normal

R1_data[18]_lut_out = R1L73 & !R1L101 & !R1L401;
R1_data[18] = DFFE(R1_data[18]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[19] is master_data_source:inst_master_data_source|data[19]
--operation mode is normal

R1_data[19]_lut_out = R1L93 & !R1L101 & !R1L401;
R1_data[19] = DFFE(R1_data[19]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1L001 is master_data_source:inst_master_data_source|LessThan~315
--operation mode is normal

R1L001 = R1_data[16] # R1_data[17] # R1_data[18] # R1_data[19];


--R1L101 is master_data_source:inst_master_data_source|LessThan~316
--operation mode is normal

R1L101 = R1L79 # R1L89 # R1L99 # R1L001;


--R1_data[14] is master_data_source:inst_master_data_source|data[14]
--operation mode is normal

R1_data[14]_lut_out = R1L92 & !R1L101 & !R1L401;
R1_data[14] = DFFE(R1_data[14]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[15] is master_data_source:inst_master_data_source|data[15]
--operation mode is normal

R1_data[15]_lut_out = R1L13 & !R1L101 & !R1L401;
R1_data[15] = DFFE(R1_data[15]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1L201 is master_data_source:inst_master_data_source|LessThan~317
--operation mode is normal

R1L201 = R1_data[14] # R1_data[15];


--R1_data[8] is master_data_source:inst_master_data_source|data[8]
--operation mode is normal

R1_data[8]_lut_out = R1L71 & !R1L101 & !R1L401;
R1_data[8] = DFFE(R1_data[8]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[9] is master_data_source:inst_master_data_source|data[9]
--operation mode is normal

R1_data[9]_lut_out = R1L91 & !R1L101 & !R1L401;
R1_data[9] = DFFE(R1_data[9]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[10] is master_data_source:inst_master_data_source|data[10]
--operation mode is normal

R1_data[10]_lut_out = R1L12 & !R1L101 & !R1L401;
R1_data[10] = DFFE(R1_data[10]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[11] is master_data_source:inst_master_data_source|data[11]
--operation mode is normal

R1_data[11]_lut_out = R1L32 & !R1L101 & !R1L401;
R1_data[11] = DFFE(R1_data[11]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1L301 is master_data_source:inst_master_data_source|LessThan~318
--operation mode is normal

R1L301 = R1_data[8] # R1_data[9] # R1_data[10] # R1_data[11];


--R1_data[12] is master_data_source:inst_master_data_source|data[12]
--operation mode is normal

R1_data[12]_lut_out = R1L52 & !R1L101 & !R1L401;
R1_data[12] = DFFE(R1_data[12]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1_data[13] is master_data_source:inst_master_data_source|data[13]
--operation mode is normal

R1_data[13]_lut_out = R1L72 & !R1L101 & !R1L401;
R1_data[13] = DFFE(R1_data[13]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1L401 is master_data_source:inst_master_data_source|LessThan~319
--operation mode is normal

R1L401 = R1L201 # R1L301 # R1_data[12] # R1_data[13];


--R1_data[0] is master_data_source:inst_master_data_source|data[0]
--operation mode is normal

R1_data[0]_lut_out = R1L1 & !R1L101 & !R1L401;
R1_data[0] = DFFE(R1_data[0]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1L3 is master_data_source:inst_master_data_source|add~3
--operation mode is arithmetic

R1L3 = R1_data[1] $ R1L2;

--R1L4 is master_data_source:inst_master_data_source|add~3COUT
--operation mode is arithmetic

R1L4 = CARRY(!R1L2 # !R1_data[1]);


--R1_data[1] is master_data_source:inst_master_data_source|data[1]
--operation mode is normal

R1_data[1]_lut_out = R1L3 & !R1L101 & !R1L401;
R1_data[1] = DFFE(R1_data[1]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1L5 is master_data_source:inst_master_data_source|add~4
--operation mode is arithmetic

R1L5 = R1_data[2] $ !R1L4;

--R1L6 is master_data_source:inst_master_data_source|add~4COUT
--operation mode is arithmetic

R1L6 = CARRY(R1_data[2] & !R1L4);


--R1_data[2] is master_data_source:inst_master_data_source|data[2]
--operation mode is normal

R1_data[2]_lut_out = R1L5 & !R1L101 & !R1L401;
R1_data[2] = DFFE(R1_data[2]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1L7 is master_data_source:inst_master_data_source|add~5
--operation mode is arithmetic

R1L7 = R1_data[3] $ R1L6;

--R1L8 is master_data_source:inst_master_data_source|add~5COUT
--operation mode is arithmetic

R1L8 = CARRY(!R1L6 # !R1_data[3]);


--R1_data[3] is master_data_source:inst_master_data_source|data[3]
--operation mode is normal

R1_data[3]_lut_out = R1L7 & !R1L101 & !R1L401;
R1_data[3] = DFFE(R1_data[3]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1L9 is master_data_source:inst_master_data_source|add~6
--operation mode is arithmetic

R1L9 = R1_data[4] $ !R1L8;

--R1L01 is master_data_source:inst_master_data_source|add~6COUT
--operation mode is arithmetic

R1L01 = CARRY(R1_data[4] & !R1L8);


--R1_data[4] is master_data_source:inst_master_data_source|data[4]
--operation mode is normal

R1_data[4]_lut_out = R1L9 & !R1L101 & !R1L401;
R1_data[4] = DFFE(R1_data[4]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1L11 is master_data_source:inst_master_data_source|add~7
--operation mode is arithmetic

R1L11 = R1_data[5] $ R1L01;

--R1L21 is master_data_source:inst_master_data_source|add~7COUT
--operation mode is arithmetic

R1L21 = CARRY(!R1L01 # !R1_data[5]);


--R1_data[5] is master_data_source:inst_master_data_source|data[5]
--operation mode is normal

R1_data[5]_lut_out = R1L11 & !R1L101 & !R1L401;
R1_data[5] = DFFE(R1_data[5]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1L31 is master_data_source:inst_master_data_source|add~8
--operation mode is arithmetic

R1L31 = R1_data[6] $ !R1L21;

--R1L41 is master_data_source:inst_master_data_source|add~8COUT
--operation mode is arithmetic

R1L41 = CARRY(R1_data[6] & !R1L21);


--R1_data[6] is master_data_source:inst_master_data_source|data[6]
--operation mode is normal

R1_data[6]_lut_out = R1L31 & !R1L101 & !R1L401;
R1_data[6] = DFFE(R1_data[6]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1L51 is master_data_source:inst_master_data_source|add~9
--operation mode is arithmetic

R1L51 = R1_data[7] $ R1L41;

--R1L61 is master_data_source:inst_master_data_source|add~9COUT
--operation mode is arithmetic

R1L61 = CARRY(!R1L41 # !R1_data[7]);


--R1_data[7] is master_data_source:inst_master_data_source|data[7]
--operation mode is normal

R1_data[7]_lut_out = R1L51 & !R1L101 & !R1L401;
R1_data[7] = DFFE(R1_data[7]_lut_out, !GLOBAL(FE1_outclock0), !V1_RST, , );


--R1L71 is master_data_source:inst_master_data_source|add~10
--operation mode is arithmetic

R1L71 = R1_data[8] $ !R1L61;

--R1L81 is master_data_source:inst_master_data_source|add~10COUT
--operation mode is arithmetic

R1L81 = CARRY(R1_data[8] & !R1L61);


--R1L91 is master_data_source:inst_master_data_source|add~11
--operation mode is arithmetic

R1L91 = R1_data[9] $ R1L81;

--R1L02 is master_data_source:inst_master_data_source|add~11COUT
--operation mode is arithmetic

R1L02 = CARRY(!R1L81 # !R1_data[9]);


--R1L12 is master_data_source:inst_master_data_source|add~12
--operation mode is arithmetic

R1L12 = R1_data[10] $ !R1L02;

--R1L22 is master_data_source:inst_master_data_source|add~12COUT
--operation mode is arithmetic

R1L22 = CARRY(R1_data[10] & !R1L02);


--R1L32 is master_data_source:inst_master_data_source|add~13
--operation mode is arithmetic

R1L32 = R1_data[11] $ R1L22;

--R1L42 is master_data_source:inst_master_data_source|add~13COUT
--operation mode is arithmetic

R1L42 = CARRY(!R1L22 # !R1_data[11]);


--R1L52 is master_data_source:inst_master_data_source|add~14
--operation mode is arithmetic

R1L52 = R1_data[12] $ !R1L42;

--R1L62 is master_data_source:inst_master_data_source|add~14COUT
--operation mode is arithmetic

R1L62 = CARRY(R1_data[12] & !R1L42);


--R1L72 is master_data_source:inst_master_data_source|add~15
--operation mode is arithmetic

R1L72 = R1_data[13] $ R1L62;

--R1L82 is master_data_source:inst_master_data_source|add~15COUT
--operation mode is arithmetic

R1L82 = CARRY(!R1L62 # !R1_data[13]);


--R1L92 is master_data_source:inst_master_data_source|add~16
--operation mode is arithmetic

R1L92 = R1_data[14] $ !R1L82;

--R1L03 is master_data_source:inst_master_data_source|add~16COUT
--operation mode is arithmetic

R1L03 = CARRY(R1_data[14] & !R1L82);


--R1L13 is master_data_source:inst_master_data_source|add~17
--operation mode is arithmetic

R1L13 = R1_data[15] $ R1L03;

--R1L23 is master_data_source:inst_master_data_source|add~17COUT
--operation mode is arithmetic

R1L23 = CARRY(!R1L03 # !R1_data[15]);


--R1L33 is master_data_source:inst_master_data_source|add~18
--operation mode is arithmetic

R1L33 = R1_data[16] $ !R1L23;

--R1L43 is master_data_source:inst_master_data_source|add~18COUT
--operation mode is arithmetic

R1L43 = CARRY(R1_data[16] & !R1L23);


--R1L53 is master_data_source:inst_master_data_source|add~19
--operation mode is arithmetic

R1L53 = R1_data[17] $ R1L43;

--R1L63 is master_data_source:inst_master_data_source|add~19COUT
--operation mode is arithmetic

R1L63 = CARRY(!R1L43 # !R1_data[17]);


--R1L73 is master_data_source:inst_master_data_source|add~20
--operation mode is arithmetic

R1L73 = R1_data[18] $ !R1L63;

--R1L83 is master_data_source:inst_master_data_source|add~20COUT
--operation mode is arithmetic

R1L83 = CARRY(R1_data[18] & !R1L63);


--R1L93 is master_data_source:inst_master_data_source|add~21
--operation mode is arithmetic

R1L93 = R1_data[19] $ R1L83;

--R1L04 is master_data_source:inst_master_data_source|add~21COUT
--operation mode is arithmetic

R1L04 = CARRY(!R1L83 # !R1_data[19]);


--R1L14 is master_data_source:inst_master_data_source|add~22
--operation mode is arithmetic

R1L14 = R1_data[20] $ !R1L04;

--R1L24 is master_data_source:inst_master_data_source|add~22COUT
--operation mode is arithmetic

R1L24 = CARRY(R1_data[20] & !R1L04);


--R1L34 is master_data_source:inst_master_data_source|add~23
--operation mode is arithmetic

R1L34 = R1_data[21] $ R1L24;

--R1L44 is master_data_source:inst_master_data_source|add~23COUT
--operation mode is arithmetic

R1L44 = CARRY(!R1L24 # !R1_data[21]);


--R1L54 is master_data_source:inst_master_data_source|add~24
--operation mode is arithmetic

R1L54 = R1_data[22] $ !R1L44;

--R1L64 is master_data_source:inst_master_data_source|add~24COUT
--operation mode is arithmetic

R1L64 = CARRY(R1_data[22] & !R1L44);


--R1L74 is master_data_source:inst_master_data_source|add~25
--operation mode is arithmetic

R1L74 = R1_data[23] $ R1L64;

--R1L84 is master_data_source:inst_master_data_source|add~25COUT
--operation mode is arithmetic

R1L84 = CARRY(!R1L64 # !R1_data[23]);


--R1L94 is master_data_source:inst_master_data_source|add~26
--operation mode is arithmetic

R1L94 = R1_data[24] $ !R1L84;

--R1L05 is master_data_source:inst_master_data_source|add~26COUT
--operation mode is arithmetic

R1L05 = CARRY(R1_data[24] & !R1L84);


--R1L15 is master_data_source:inst_master_data_source|add~27
--operation mode is arithmetic

R1L15 = R1_data[25] $ R1L05;

--R1L25 is master_data_source:inst_master_data_source|add~27COUT
--operation mode is arithmetic

R1L25 = CARRY(!R1L05 # !R1_data[25]);


--R1L35 is master_data_source:inst_master_data_source|add~28
--operation mode is arithmetic

R1L35 = R1_data[26] $ !R1L25;

--R1L45 is master_data_source:inst_master_data_source|add~28COUT
--operation mode is arithmetic

R1L45 = CARRY(R1_data[26] & !R1L25);


--R1L55 is master_data_source:inst_master_data_source|add~29
--operation mode is arithmetic

R1L55 = R1_data[27] $ R1L45;

--R1L65 is master_data_source:inst_master_data_source|add~29COUT
--operation mode is arithmetic

R1L65 = CARRY(!R1L45 # !R1_data[27]);


--R1L75 is master_data_source:inst_master_data_source|add~30
--operation mode is arithmetic

R1L75 = R1_data[28] $ !R1L65;

--R1L85 is master_data_source:inst_master_data_source|add~30COUT
--operation mode is arithmetic

R1L85 = CARRY(R1_data[28] & !R1L65);


--R1L95 is master_data_source:inst_master_data_source|add~31
--operation mode is arithmetic

R1L95 = R1_data[29] $ R1L85;

--R1L06 is master_data_source:inst_master_data_source|add~31COUT
--operation mode is arithmetic

R1L06 = CARRY(!R1L85 # !R1_data[29]);


--R1L16 is master_data_source:inst_master_data_source|add~32
--operation mode is arithmetic

R1L16 = R1_data[30] $ !R1L06;

--R1L26 is master_data_source:inst_master_data_source|add~32COUT
--operation mode is arithmetic

R1L26 = CARRY(R1_data[30] & !R1L06);


--R1L36 is master_data_source:inst_master_data_source|add~33
--operation mode is normal

R1L36 = R1_data[31] $ R1L26;


--Y1L8501 is slaveregister:slaveregister_inst|rx_dpr_radr_local~9932
--operation mode is normal

Y1L8501 = C1_reg_enable & C1_reg_write & !C1_reg_address[18];


--Y1L9501 is slaveregister:slaveregister_inst|rx_dpr_radr_local~9933
--operation mode is normal

Y1L9501 = Y1L8501 & (Y1L2601 # Y1L7501 & C1_reg_address[12]);


--Y1L398 is slaveregister:slaveregister_inst|Mux~25019
--operation mode is normal

Y1L398 = C1_reg_address[3] & C1_reg_address[5];


--Y1L0601 is slaveregister:slaveregister_inst|rx_dpr_radr_local~9934
--operation mode is normal

Y1L0601 = !C1_reg_address[4] # !C1_reg_address[6] # !Y1L398 # !Y1L466;


--Y1L1601 is slaveregister:slaveregister_inst|rx_dpr_radr_local~9935
--operation mode is normal

Y1L1601 = Y1L9501 & (Y1L898 & !Y1L0601 # !Y1L898 & !Y1L209);


--KB1_SND_DRBT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DRBT
--operation mode is normal

KB1_SND_DRBT_lut_out = KB1L8 & (Y1_com_ctrl_local[0] # KB1_SND_DRBT & !KB1L3) # !KB1L8 & KB1_SND_DRBT & !KB1L3;
KB1_SND_DRBT = DFFE(KB1_SND_DRBT_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1L03 is slaveregister:slaveregister_inst|com_ctrl_local[0]~5444
--operation mode is normal

Y1L03 = C1_reg_address[5] & C1_reg_address[4] & !C1_reg_address[2] & !C1_reg_address[7];


--Y1L5311 is slaveregister:slaveregister_inst|tx_dpr_wadr_local~9805
--operation mode is normal

Y1L5311 = C1_reg_address[3] # !C1_reg_address[6] # !Y1L03;


--Y1L6311 is slaveregister:slaveregister_inst|tx_dpr_wadr_local~9806
--operation mode is normal

Y1L6311 = Y1L9501 & (Y1L898 & !Y1L5311 # !Y1L898 & !Y1L009);


--Y1L563 is slaveregister:slaveregister_inst|flash_adc_write_en~25
--operation mode is normal

Y1L563 = C1_reg_address[13] & C1_reg_address[12] & !C1_reg_address[14];


--Y1L663 is slaveregister:slaveregister_inst|flash_adc_write_en~26
--operation mode is normal

Y1L663 = C1_reg_enable & C1_reg_write & !C1_reg_address[15];


--N1L1 is flash_ADC:inst_flash_ADC|data_sig[0]~610
--operation mode is normal

N1L1 = Y1L563 & (Y1L663 & LE1_MASTERHWDATA[0] # !Y1L663 & FLASH_AD_D[0]) # !Y1L563 & FLASH_AD_D[0];


--N1_wren is flash_ADC:inst_flash_ADC|wren
--operation mode is normal

N1_wren_lut_out = !N1L91 & (N1L12 & !BB72_sload_path[9] # !N1L12 & N1_wren);
N1_wren = DFFE(N1_wren_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--N1L34 is flash_ADC:inst_flash_ADC|wren_sig~0
--operation mode is normal

N1L34 = N1_wren # Y1L563 & Y1L663;


--N1_wraddress[0] is flash_ADC:inst_flash_ADC|wraddress[0]
--operation mode is normal

N1_wraddress[0]_lut_out = BB72_sload_path[0];
N1_wraddress[0] = DFFE(N1_wraddress[0]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , N1L42);


--N1L33 is flash_ADC:inst_flash_ADC|wraddress_sig[0]~495
--operation mode is normal

N1L33 = Y1L563 & (Y1L663 & C1_reg_address[2] # !Y1L663 & N1_wraddress[0]) # !Y1L563 & N1_wraddress[0];


--N1_wraddress[1] is flash_ADC:inst_flash_ADC|wraddress[1]
--operation mode is normal

N1_wraddress[1]_lut_out = BB72_sload_path[1];
N1_wraddress[1] = DFFE(N1_wraddress[1]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , N1L42);


--N1L43 is flash_ADC:inst_flash_ADC|wraddress_sig[1]~496
--operation mode is normal

N1L43 = Y1L563 & (Y1L663 & C1_reg_address[3] # !Y1L663 & N1_wraddress[1]) # !Y1L563 & N1_wraddress[1];


--N1_wraddress[2] is flash_ADC:inst_flash_ADC|wraddress[2]
--operation mode is normal

N1_wraddress[2]_lut_out = BB72_sload_path[2];
N1_wraddress[2] = DFFE(N1_wraddress[2]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , N1L42);


--N1L53 is flash_ADC:inst_flash_ADC|wraddress_sig[2]~497
--operation mode is normal

N1L53 = Y1L563 & (Y1L663 & C1_reg_address[4] # !Y1L663 & N1_wraddress[2]) # !Y1L563 & N1_wraddress[2];


--N1_wraddress[3] is flash_ADC:inst_flash_ADC|wraddress[3]
--operation mode is normal

N1_wraddress[3]_lut_out = BB72_sload_path[3];
N1_wraddress[3] = DFFE(N1_wraddress[3]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , N1L42);


--N1L63 is flash_ADC:inst_flash_ADC|wraddress_sig[3]~498
--operation mode is normal

N1L63 = Y1L563 & (Y1L663 & C1_reg_address[5] # !Y1L663 & N1_wraddress[3]) # !Y1L563 & N1_wraddress[3];


--N1_wraddress[4] is flash_ADC:inst_flash_ADC|wraddress[4]
--operation mode is normal

N1_wraddress[4]_lut_out = BB72_sload_path[4];
N1_wraddress[4] = DFFE(N1_wraddress[4]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , N1L42);


--N1L73 is flash_ADC:inst_flash_ADC|wraddress_sig[4]~499
--operation mode is normal

N1L73 = Y1L563 & (Y1L663 & C1_reg_address[6] # !Y1L663 & N1_wraddress[4]) # !Y1L563 & N1_wraddress[4];


--N1_wraddress[5] is flash_ADC:inst_flash_ADC|wraddress[5]
--operation mode is normal

N1_wraddress[5]_lut_out = BB72_sload_path[5];
N1_wraddress[5] = DFFE(N1_wraddress[5]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , N1L42);


--N1L83 is flash_ADC:inst_flash_ADC|wraddress_sig[5]~500
--operation mode is normal

N1L83 = Y1L563 & (Y1L663 & C1_reg_address[7] # !Y1L663 & N1_wraddress[5]) # !Y1L563 & N1_wraddress[5];


--N1_wraddress[6] is flash_ADC:inst_flash_ADC|wraddress[6]
--operation mode is normal

N1_wraddress[6]_lut_out = BB72_sload_path[6];
N1_wraddress[6] = DFFE(N1_wraddress[6]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , N1L42);


--N1L93 is flash_ADC:inst_flash_ADC|wraddress_sig[6]~501
--operation mode is normal

N1L93 = Y1L563 & (Y1L663 & C1_reg_address[8] # !Y1L663 & N1_wraddress[6]) # !Y1L563 & N1_wraddress[6];


--N1_wraddress[7] is flash_ADC:inst_flash_ADC|wraddress[7]
--operation mode is normal

N1_wraddress[7]_lut_out = BB72_sload_path[7];
N1_wraddress[7] = DFFE(N1_wraddress[7]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , N1L42);


--N1L04 is flash_ADC:inst_flash_ADC|wraddress_sig[7]~502
--operation mode is normal

N1L04 = Y1L563 & (Y1L663 & C1_reg_address[9] # !Y1L663 & N1_wraddress[7]) # !Y1L563 & N1_wraddress[7];


--N1_wraddress[8] is flash_ADC:inst_flash_ADC|wraddress[8]
--operation mode is normal

N1_wraddress[8]_lut_out = BB72_sload_path[8];
N1_wraddress[8] = DFFE(N1_wraddress[8]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , N1L42);


--N1L14 is flash_ADC:inst_flash_ADC|wraddress_sig[8]~503
--operation mode is normal

N1L14 = Y1L563 & (Y1L663 & C1_reg_address[10] # !Y1L663 & N1_wraddress[8]) # !Y1L563 & N1_wraddress[8];


--Y1L1 is slaveregister:slaveregister_inst|atwd0_write_en~27
--operation mode is normal

Y1L1 = C1_reg_address[14] & Y1L663 & !C1_reg_address[13] & !C1_reg_address[12];


--DB1_ATWD_D_gray[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]
--operation mode is normal

DB1_ATWD_D_gray[0]_lut_out = ATWD0_D[0];
DB1_ATWD_D_gray[0] = DFFE(DB1_ATWD_D_gray[0]_lut_out, GLOBAL(FE1_outclock1), , , DB1L39);


--DB1_ATWD_D_gray[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]
--operation mode is normal

DB1_ATWD_D_gray[3]_lut_out = ATWD0_D[3];
DB1_ATWD_D_gray[3] = DFFE(DB1_ATWD_D_gray[3]_lut_out, GLOBAL(FE1_outclock1), , , DB1L39);


--DB1_ATWD_D_gray[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]
--operation mode is normal

DB1_ATWD_D_gray[2]_lut_out = ATWD0_D[2];
DB1_ATWD_D_gray[2] = DFFE(DB1_ATWD_D_gray[2]_lut_out, GLOBAL(FE1_outclock1), , , DB1L39);


--DB1_ATWD_D_gray[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]
--operation mode is normal

DB1_ATWD_D_gray[1]_lut_out = ATWD0_D[1];
DB1_ATWD_D_gray[1] = DFFE(DB1_ATWD_D_gray[1]_lut_out, GLOBAL(FE1_outclock1), , , DB1L39);


--DB1_ATWD_D_gray[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]
--operation mode is normal

DB1_ATWD_D_gray[5]_lut_out = ATWD0_D[5];
DB1_ATWD_D_gray[5] = DFFE(DB1_ATWD_D_gray[5]_lut_out, GLOBAL(FE1_outclock1), , , DB1L39);


--DB1_ATWD_D_gray[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]
--operation mode is normal

DB1_ATWD_D_gray[4]_lut_out = ATWD0_D[4];
DB1_ATWD_D_gray[4] = DFFE(DB1_ATWD_D_gray[4]_lut_out, GLOBAL(FE1_outclock1), , , DB1L39);


--DB1_ATWD_D_gray[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]
--operation mode is normal

DB1_ATWD_D_gray[8]_lut_out = ATWD0_D[8];
DB1_ATWD_D_gray[8] = DFFE(DB1_ATWD_D_gray[8]_lut_out, GLOBAL(FE1_outclock1), , , DB1L39);


--DB1_ATWD_D_gray[9] is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]
--operation mode is normal

DB1_ATWD_D_gray[9]_lut_out = ATWD0_D[9];
DB1_ATWD_D_gray[9] = DFFE(DB1_ATWD_D_gray[9]_lut_out, GLOBAL(FE1_outclock1), , , DB1L39);


--DB1_ATWD_D_gray[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]
--operation mode is normal

DB1_ATWD_D_gray[7]_lut_out = ATWD0_D[7];
DB1_ATWD_D_gray[7] = DFFE(DB1_ATWD_D_gray[7]_lut_out, GLOBAL(FE1_outclock1), , , DB1L39);


--DB1_ATWD_D_gray[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]
--operation mode is normal

DB1_ATWD_D_gray[6]_lut_out = ATWD0_D[6];
DB1_ATWD_D_gray[6] = DFFE(DB1_ATWD_D_gray[6]_lut_out, GLOBAL(FE1_outclock1), , , DB1L39);


--GB1_bin[6] is atwd:atwd0|gray2bin:inst_gray2bin|bin[6]
--operation mode is normal

GB1_bin[6] = DB1_ATWD_D_gray[8] $ DB1_ATWD_D_gray[9] $ DB1_ATWD_D_gray[7] $ DB1_ATWD_D_gray[6];


--GB1_bin[4] is atwd:atwd0|gray2bin:inst_gray2bin|bin[4]
--operation mode is normal

GB1_bin[4] = DB1_ATWD_D_gray[5] $ DB1_ATWD_D_gray[4] $ GB1_bin[6];


--GB1_bin[1] is atwd:atwd0|gray2bin:inst_gray2bin|bin[1]
--operation mode is normal

GB1_bin[1] = DB1_ATWD_D_gray[3] $ DB1_ATWD_D_gray[2] $ DB1_ATWD_D_gray[1] $ GB1_bin[4];


--D1L1 is atwd:atwd0|data_sig[0]~294
--operation mode is normal

D1L1 = Y1L1 & LE1_MASTERHWDATA[0] # !Y1L1 & (DB1_ATWD_D_gray[0] $ GB1_bin[1]);


--DB1_data_valid is atwd:atwd0|atwd_readout:inst_atwd_readout|data_valid
--operation mode is normal

DB1_data_valid_lut_out = DB1L971Q # DB1_data_valid & (DB1L871Q # !DB1L251);
DB1_data_valid = DFFE(DB1_data_valid_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--Y1L2 is slaveregister:slaveregister_inst|atwd0_write_en~28
--operation mode is normal

Y1L2 = C1_reg_enable & C1_reg_write & C1_reg_address[14] & !C1_reg_address[15];


--D1L82 is atwd:atwd0|wren_sig~0
--operation mode is normal

D1L82 = DB1_data_valid # Y1L2 & !C1_reg_address[13] & !C1_reg_address[12];


--DB1_addr_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[0]
--operation mode is normal

DB1_addr_cnt[0]_lut_out = DB1L851 # DB1L47 & DB1L871Q;
DB1_addr_cnt[0] = DFFE(DB1_addr_cnt[0]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--Y1L3 is slaveregister:slaveregister_inst|atwd0_write_en~29
--operation mode is normal

Y1L3 = Y1L463 & C1_reg_address[14] & !C1_reg_address[13] & !C1_reg_address[15];


--D1L91 is atwd:atwd0|wraddress_sig[0]~495
--operation mode is normal

D1L91 = Y1L3 & (C1_reg_address[12] & DB1_addr_cnt[0] # !C1_reg_address[12] & C1_reg_address[2]) # !Y1L3 & DB1_addr_cnt[0];


--DB1_addr_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[1]
--operation mode is normal

DB1_addr_cnt[1]_lut_out = DB1L061 # DB1L67 & DB1L871Q;
DB1_addr_cnt[1] = DFFE(DB1_addr_cnt[1]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D1L02 is atwd:atwd0|wraddress_sig[1]~496
--operation mode is normal

D1L02 = Y1L3 & (C1_reg_address[12] & DB1_addr_cnt[1] # !C1_reg_address[12] & C1_reg_address[3]) # !Y1L3 & DB1_addr_cnt[1];


--DB1_addr_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[2]
--operation mode is normal

DB1_addr_cnt[2]_lut_out = DB1L261 # DB1L87 & DB1L871Q;
DB1_addr_cnt[2] = DFFE(DB1_addr_cnt[2]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D1L12 is atwd:atwd0|wraddress_sig[2]~497
--operation mode is normal

D1L12 = Y1L3 & (C1_reg_address[12] & DB1_addr_cnt[2] # !C1_reg_address[12] & C1_reg_address[4]) # !Y1L3 & DB1_addr_cnt[2];


--DB1_addr_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[3]
--operation mode is normal

DB1_addr_cnt[3]_lut_out = DB1L461 # DB1L08 & DB1L871Q;
DB1_addr_cnt[3] = DFFE(DB1_addr_cnt[3]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D1L22 is atwd:atwd0|wraddress_sig[3]~498
--operation mode is normal

D1L22 = Y1L3 & (C1_reg_address[12] & DB1_addr_cnt[3] # !C1_reg_address[12] & C1_reg_address[5]) # !Y1L3 & DB1_addr_cnt[3];


--DB1_addr_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[4]
--operation mode is normal

DB1_addr_cnt[4]_lut_out = DB1L661 # DB1L28 & DB1L871Q;
DB1_addr_cnt[4] = DFFE(DB1_addr_cnt[4]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D1L32 is atwd:atwd0|wraddress_sig[4]~499
--operation mode is normal

D1L32 = Y1L3 & (C1_reg_address[12] & DB1_addr_cnt[4] # !C1_reg_address[12] & C1_reg_address[6]) # !Y1L3 & DB1_addr_cnt[4];


--DB1_addr_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[5]
--operation mode is normal

DB1_addr_cnt[5]_lut_out = DB1L861 # DB1L48 & DB1L871Q;
DB1_addr_cnt[5] = DFFE(DB1_addr_cnt[5]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D1L42 is atwd:atwd0|wraddress_sig[5]~500
--operation mode is normal

D1L42 = Y1L3 & (C1_reg_address[12] & DB1_addr_cnt[5] # !C1_reg_address[12] & C1_reg_address[7]) # !Y1L3 & DB1_addr_cnt[5];


--DB1_addr_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[6]
--operation mode is normal

DB1_addr_cnt[6]_lut_out = DB1L071 # DB1L68 & DB1L871Q;
DB1_addr_cnt[6] = DFFE(DB1_addr_cnt[6]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D1L52 is atwd:atwd0|wraddress_sig[6]~501
--operation mode is normal

D1L52 = Y1L3 & (C1_reg_address[12] & DB1_addr_cnt[6] # !C1_reg_address[12] & C1_reg_address[8]) # !Y1L3 & DB1_addr_cnt[6];


--DB1_addr_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[7]
--operation mode is normal

DB1_addr_cnt[7]_lut_out = DB1L271 # DB1L88 & DB1L871Q;
DB1_addr_cnt[7] = DFFE(DB1_addr_cnt[7]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D1L62 is atwd:atwd0|wraddress_sig[7]~502
--operation mode is normal

D1L62 = Y1L3 & (C1_reg_address[12] & DB1_addr_cnt[7] # !C1_reg_address[12] & C1_reg_address[9]) # !Y1L3 & DB1_addr_cnt[7];


--DB1_addr_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[8]
--operation mode is normal

DB1_addr_cnt[8]_lut_out = DB1L471 # DB1L09 & DB1L871Q;
DB1_addr_cnt[8] = DFFE(DB1_addr_cnt[8]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D1L72 is atwd:atwd0|wraddress_sig[8]~503
--operation mode is normal

D1L72 = Y1L3 & (C1_reg_address[12] & DB1_addr_cnt[8] # !C1_reg_address[12] & C1_reg_address[10]) # !Y1L3 & DB1_addr_cnt[8];


--atwd0_trigger_delay is atwd0_trigger_delay
--operation mode is normal

atwd0_trigger_delay_lut_out = EB1_ATWDTrigger_sig;
atwd0_trigger_delay = DFFE(atwd0_trigger_delay_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--A1L771 is flash_adc_enable_lc~0
--operation mode is normal

A1L771 = EB1_ATWDTrigger_sig & !atwd0_trigger_delay;


--Y1L651 is slaveregister:slaveregister_inst|command_1_local[18]~245
--operation mode is normal

Y1L651 = !C1_reg_address[2] & !C1_reg_address[7] & !C1_reg_address[4];


--Y1L802 is slaveregister:slaveregister_inst|command_3_local[0]~192
--operation mode is normal

Y1L802 = Y1L991 & Y1L398 & Y1L651 & !C1_reg_address[6];


--Y1L451 is slaveregister:slaveregister_inst|command_1_local[18]~192
--operation mode is normal

Y1L451 = Y1L991 & Y1L766 & Y1L651 & !C1_reg_address[5];


--Y1L772 is slaveregister:slaveregister_inst|command_5_local[0]~192
--operation mode is normal

Y1L772 = Y1L163 & Y1L398 & !C1_reg_address[2] & !C1_reg_address[4];


--LB1_inst39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst39
--operation mode is normal

LB1_inst39 = VB1_CRC_ERR & !BB4L43;


--BB82_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB82_sload_path[0]_lut_out = P1L041 $ BB82_sload_path[0];
BB82_sload_path[0]_reg_input = !P1L241 & BB82_sload_path[0]_lut_out;
BB82_sload_path[0] = DFFE(BB82_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB82L3 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB82L3 = CARRY(BB82_sload_path[0]);


--P1_cntXms[27] is hit_counter:inst_hit_counter|cntXms[27]
--operation mode is normal

P1_cntXms[27]_lut_out = P1L55 & (P1L741 # P1L251);
P1_cntXms[27] = DFFE(P1_cntXms[27]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[28] is hit_counter:inst_hit_counter|cntXms[28]
--operation mode is normal

P1_cntXms[28]_lut_out = P1L75 & (P1L741 # P1L251);
P1_cntXms[28] = DFFE(P1_cntXms[28]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[29] is hit_counter:inst_hit_counter|cntXms[29]
--operation mode is normal

P1_cntXms[29]_lut_out = P1L95 & (P1L741 # P1L251);
P1_cntXms[29] = DFFE(P1_cntXms[29]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[30] is hit_counter:inst_hit_counter|cntXms[30]
--operation mode is normal

P1_cntXms[30]_lut_out = P1L16 & (P1L741 # P1L251);
P1_cntXms[30] = DFFE(P1_cntXms[30]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1L341 is hit_counter:inst_hit_counter|reduce_nor~287
--operation mode is normal

P1L341 = P1_cntXms[27] # P1_cntXms[28] # P1_cntXms[29] # P1_cntXms[30];


--P1_cntXms[23] is hit_counter:inst_hit_counter|cntXms[23]
--operation mode is normal

P1_cntXms[23]_lut_out = P1L74 & (P1L741 # P1L251);
P1_cntXms[23] = DFFE(P1_cntXms[23]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[24] is hit_counter:inst_hit_counter|cntXms[24]
--operation mode is normal

P1_cntXms[24]_lut_out = P1L94 & (P1L741 # P1L251);
P1_cntXms[24] = DFFE(P1_cntXms[24]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[25] is hit_counter:inst_hit_counter|cntXms[25]
--operation mode is normal

P1_cntXms[25]_lut_out = P1L15 & (P1L741 # P1L251);
P1_cntXms[25] = DFFE(P1_cntXms[25]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[26] is hit_counter:inst_hit_counter|cntXms[26]
--operation mode is normal

P1_cntXms[26]_lut_out = P1L35 & (P1L741 # P1L251);
P1_cntXms[26] = DFFE(P1_cntXms[26]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1L441 is hit_counter:inst_hit_counter|reduce_nor~288
--operation mode is normal

P1L441 = P1_cntXms[23] # P1_cntXms[24] # P1_cntXms[25] # P1_cntXms[26];


--P1_cntXms[14] is hit_counter:inst_hit_counter|cntXms[14]
--operation mode is normal

P1_cntXms[14]_lut_out = P1L92 & (P1L741 # P1L251);
P1_cntXms[14] = DFFE(P1_cntXms[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[16] is hit_counter:inst_hit_counter|cntXms[16]
--operation mode is normal

P1_cntXms[16]_lut_out = P1L741 & P1L33 # !P1L741 & (P1L251 & P1L33 # !P1L251 & Y1_command_4_local[8]);
P1_cntXms[16] = DFFE(P1_cntXms[16]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[21] is hit_counter:inst_hit_counter|cntXms[21]
--operation mode is normal

P1_cntXms[21]_lut_out = P1L34 & (P1L741 # P1L251);
P1_cntXms[21] = DFFE(P1_cntXms[21]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[22] is hit_counter:inst_hit_counter|cntXms[22]
--operation mode is normal

P1_cntXms[22]_lut_out = P1L54 & (P1L741 # P1L251);
P1_cntXms[22] = DFFE(P1_cntXms[22]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1L541 is hit_counter:inst_hit_counter|reduce_nor~289
--operation mode is normal

P1L541 = P1_cntXms[14] # P1_cntXms[16] # P1_cntXms[21] # P1_cntXms[22];


--P1_cntXms[9] is hit_counter:inst_hit_counter|cntXms[9]
--operation mode is normal

P1_cntXms[9]_lut_out = P1L91 & (P1L741 # P1L251);
P1_cntXms[9] = DFFE(P1_cntXms[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[11] is hit_counter:inst_hit_counter|cntXms[11]
--operation mode is normal

P1_cntXms[11]_lut_out = P1L741 & P1L32 # !P1L741 & (P1L251 & P1L32 # !P1L251 & Y1_command_4_local[8]);
P1_cntXms[11] = DFFE(P1_cntXms[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[12] is hit_counter:inst_hit_counter|cntXms[12]
--operation mode is normal

P1_cntXms[12]_lut_out = P1L52 & (P1L741 # P1L251);
P1_cntXms[12] = DFFE(P1_cntXms[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[13] is hit_counter:inst_hit_counter|cntXms[13]
--operation mode is normal

P1_cntXms[13]_lut_out = P1L72 & (P1L741 # P1L251);
P1_cntXms[13] = DFFE(P1_cntXms[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1L641 is hit_counter:inst_hit_counter|reduce_nor~290
--operation mode is normal

P1L641 = P1_cntXms[9] # P1_cntXms[11] # P1_cntXms[12] # P1_cntXms[13];


--P1L741 is hit_counter:inst_hit_counter|reduce_nor~291
--operation mode is normal

P1L741 = P1L341 # P1L441 # P1L541 # P1L641;


--P1_cntXms[4] is hit_counter:inst_hit_counter|cntXms[4]
--operation mode is normal

P1_cntXms[4]_lut_out = P1L9 & (P1L741 # P1L251);
P1_cntXms[4] = DFFE(P1_cntXms[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[5] is hit_counter:inst_hit_counter|cntXms[5]
--operation mode is normal

P1_cntXms[5]_lut_out = P1L11 & (P1L741 # P1L251);
P1_cntXms[5] = DFFE(P1_cntXms[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[6] is hit_counter:inst_hit_counter|cntXms[6]
--operation mode is normal

P1_cntXms[6]_lut_out = P1L741 & P1L31 # !P1L741 & (P1L251 & P1L31 # !P1L251 & Y1_command_4_local[8]);
P1_cntXms[6] = DFFE(P1_cntXms[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[8] is hit_counter:inst_hit_counter|cntXms[8]
--operation mode is normal

P1_cntXms[8]_lut_out = P1L741 & P1L71 # !P1L741 & (P1L251 & P1L71 # !P1L251 & Y1_command_4_local[8]);
P1_cntXms[8] = DFFE(P1_cntXms[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1L841 is hit_counter:inst_hit_counter|reduce_nor~292
--operation mode is normal

P1L841 = P1_cntXms[4] # P1_cntXms[5] # P1_cntXms[6] # P1_cntXms[8];


--P1_cntXms[0] is hit_counter:inst_hit_counter|cntXms[0]
--operation mode is normal

P1_cntXms[0]_lut_out = P1L1 & (P1L741 # P1L251);
P1_cntXms[0] = DFFE(P1_cntXms[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[1] is hit_counter:inst_hit_counter|cntXms[1]
--operation mode is normal

P1_cntXms[1]_lut_out = P1L3 & (P1L741 # P1L251);
P1_cntXms[1] = DFFE(P1_cntXms[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[2] is hit_counter:inst_hit_counter|cntXms[2]
--operation mode is normal

P1_cntXms[2]_lut_out = P1L5 & (P1L741 # P1L251);
P1_cntXms[2] = DFFE(P1_cntXms[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[3] is hit_counter:inst_hit_counter|cntXms[3]
--operation mode is normal

P1_cntXms[3]_lut_out = P1L7 & (P1L741 # P1L251);
P1_cntXms[3] = DFFE(P1_cntXms[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1L941 is hit_counter:inst_hit_counter|reduce_nor~293
--operation mode is normal

P1L941 = P1_cntXms[0] # P1_cntXms[1] # P1_cntXms[2] # P1_cntXms[3];


--P1_cntXms[31] is hit_counter:inst_hit_counter|cntXms[31]
--operation mode is normal

P1_cntXms[31]_lut_out = P1L36 & (P1L741 # P1L251);
P1_cntXms[31] = DFFE(P1_cntXms[31]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[18] is hit_counter:inst_hit_counter|cntXms[18]
--operation mode is normal

P1_cntXms[18]_lut_out = P1L741 & !P1L73 # !P1L741 & (P1L251 & !P1L73 # !P1L251 & Y1_command_4_local[8]);
P1_cntXms[18] = DFFE(P1_cntXms[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[19] is hit_counter:inst_hit_counter|cntXms[19]
--operation mode is normal

P1_cntXms[19]_lut_out = P1L741 & !P1L93 # !P1L741 & (P1L251 & !P1L93 # !P1L251 & Y1_command_4_local[8]);
P1_cntXms[19] = DFFE(P1_cntXms[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[20] is hit_counter:inst_hit_counter|cntXms[20]
--operation mode is normal

P1_cntXms[20]_lut_out = P1L741 & !P1L14 # !P1L741 & (P1L251 & !P1L14 # !P1L251 & Y1_command_4_local[8]);
P1_cntXms[20] = DFFE(P1_cntXms[20]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1L051 is hit_counter:inst_hit_counter|reduce_nor~294
--operation mode is normal

P1L051 = P1_cntXms[31] # !P1_cntXms[20] # !P1_cntXms[19] # !P1_cntXms[18];


--P1_cntXms[7] is hit_counter:inst_hit_counter|cntXms[7]
--operation mode is normal

P1_cntXms[7]_lut_out = P1L741 & !P1L51 # !P1L741 & (P1L251 & !P1L51 # !P1L251 & Y1_command_4_local[8]);
P1_cntXms[7] = DFFE(P1_cntXms[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[10] is hit_counter:inst_hit_counter|cntXms[10]
--operation mode is normal

P1_cntXms[10]_lut_out = !P1L12;
P1_cntXms[10] = DFFE(P1_cntXms[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[15] is hit_counter:inst_hit_counter|cntXms[15]
--operation mode is normal

P1_cntXms[15]_lut_out = P1L741 & !P1L13 # !P1L741 & (P1L251 & !P1L13 # !P1L251 & Y1_command_4_local[8]);
P1_cntXms[15] = DFFE(P1_cntXms[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1_cntXms[17] is hit_counter:inst_hit_counter|cntXms[17]
--operation mode is normal

P1_cntXms[17]_lut_out = !P1L53;
P1_cntXms[17] = DFFE(P1_cntXms[17]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--P1L151 is hit_counter:inst_hit_counter|reduce_nor~295
--operation mode is normal

P1L151 = !P1_cntXms[17] # !P1_cntXms[15] # !P1_cntXms[10] # !P1_cntXms[7];


--P1L251 is hit_counter:inst_hit_counter|reduce_nor~296
--operation mode is normal

P1L251 = P1L841 # P1L941 # P1L051 # P1L151;


--P1L901 is hit_counter:inst_hit_counter|multiSPEcnt[6]~25
--operation mode is normal

P1L901 = !P1L741 & !P1L251 & !V1_RST;


--atwd1_trigger_delay is atwd1_trigger_delay
--operation mode is normal

atwd1_trigger_delay_lut_out = EB2_ATWDTrigger_sig;
atwd1_trigger_delay = DFFE(atwd1_trigger_delay_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--A1L871 is flash_adc_enable_lc~2
--operation mode is normal

A1L871 = EB2_ATWDTrigger_sig & !atwd1_trigger_delay;


--BB92_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB92_sload_path[0]_lut_out = P1L141 $ BB92_sload_path[0];
BB92_sload_path[0]_reg_input = !P1L241 & BB92_sload_path[0]_lut_out;
BB92_sload_path[0] = DFFE(BB92_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB92L3 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB92L3 = CARRY(BB92_sload_path[0]);


--BB03_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB03_sload_path[0]_lut_out = Q1L922 $ BB03_sload_path[0];
BB03_sload_path[0]_reg_input = !Q1L132 & BB03_sload_path[0]_lut_out;
BB03_sload_path[0] = DFFE(BB03_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB03L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB03L3 = CARRY(BB03_sload_path[0]);


--Q1_cntXms[27] is hit_counter_ff:inst_hit_counter_ff|cntXms[27]
--operation mode is normal

Q1_cntXms[27]_lut_out = Q1L121 & (Q1L632 # Q1L142);
Q1_cntXms[27] = DFFE(Q1_cntXms[27]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[28] is hit_counter_ff:inst_hit_counter_ff|cntXms[28]
--operation mode is normal

Q1_cntXms[28]_lut_out = Q1L321 & (Q1L632 # Q1L142);
Q1_cntXms[28] = DFFE(Q1_cntXms[28]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[29] is hit_counter_ff:inst_hit_counter_ff|cntXms[29]
--operation mode is normal

Q1_cntXms[29]_lut_out = Q1L521 & (Q1L632 # Q1L142);
Q1_cntXms[29] = DFFE(Q1_cntXms[29]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[30] is hit_counter_ff:inst_hit_counter_ff|cntXms[30]
--operation mode is normal

Q1_cntXms[30]_lut_out = Q1L721 & (Q1L632 # Q1L142);
Q1_cntXms[30] = DFFE(Q1_cntXms[30]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1L232 is hit_counter_ff:inst_hit_counter_ff|reduce_nor~287
--operation mode is normal

Q1L232 = Q1_cntXms[27] # Q1_cntXms[28] # Q1_cntXms[29] # Q1_cntXms[30];


--Q1_cntXms[23] is hit_counter_ff:inst_hit_counter_ff|cntXms[23]
--operation mode is normal

Q1_cntXms[23]_lut_out = Q1L311 & (Q1L632 # Q1L142);
Q1_cntXms[23] = DFFE(Q1_cntXms[23]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[24] is hit_counter_ff:inst_hit_counter_ff|cntXms[24]
--operation mode is normal

Q1_cntXms[24]_lut_out = Q1L511 & (Q1L632 # Q1L142);
Q1_cntXms[24] = DFFE(Q1_cntXms[24]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[25] is hit_counter_ff:inst_hit_counter_ff|cntXms[25]
--operation mode is normal

Q1_cntXms[25]_lut_out = Q1L711 & (Q1L632 # Q1L142);
Q1_cntXms[25] = DFFE(Q1_cntXms[25]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[26] is hit_counter_ff:inst_hit_counter_ff|cntXms[26]
--operation mode is normal

Q1_cntXms[26]_lut_out = Q1L911 & (Q1L632 # Q1L142);
Q1_cntXms[26] = DFFE(Q1_cntXms[26]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1L332 is hit_counter_ff:inst_hit_counter_ff|reduce_nor~288
--operation mode is normal

Q1L332 = Q1_cntXms[23] # Q1_cntXms[24] # Q1_cntXms[25] # Q1_cntXms[26];


--Q1_cntXms[14] is hit_counter_ff:inst_hit_counter_ff|cntXms[14]
--operation mode is normal

Q1_cntXms[14]_lut_out = Q1L59 & (Q1L632 # Q1L142);
Q1_cntXms[14] = DFFE(Q1_cntXms[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[16] is hit_counter_ff:inst_hit_counter_ff|cntXms[16]
--operation mode is normal

Q1_cntXms[16]_lut_out = Q1L632 & Q1L99 # !Q1L632 & (Q1L142 & Q1L99 # !Q1L142 & Y1_command_4_local[8]);
Q1_cntXms[16] = DFFE(Q1_cntXms[16]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[21] is hit_counter_ff:inst_hit_counter_ff|cntXms[21]
--operation mode is normal

Q1_cntXms[21]_lut_out = Q1L901 & (Q1L632 # Q1L142);
Q1_cntXms[21] = DFFE(Q1_cntXms[21]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[22] is hit_counter_ff:inst_hit_counter_ff|cntXms[22]
--operation mode is normal

Q1_cntXms[22]_lut_out = Q1L111 & (Q1L632 # Q1L142);
Q1_cntXms[22] = DFFE(Q1_cntXms[22]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1L432 is hit_counter_ff:inst_hit_counter_ff|reduce_nor~289
--operation mode is normal

Q1L432 = Q1_cntXms[14] # Q1_cntXms[16] # Q1_cntXms[21] # Q1_cntXms[22];


--Q1_cntXms[9] is hit_counter_ff:inst_hit_counter_ff|cntXms[9]
--operation mode is normal

Q1_cntXms[9]_lut_out = Q1L58 & (Q1L632 # Q1L142);
Q1_cntXms[9] = DFFE(Q1_cntXms[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[11] is hit_counter_ff:inst_hit_counter_ff|cntXms[11]
--operation mode is normal

Q1_cntXms[11]_lut_out = Q1L632 & Q1L98 # !Q1L632 & (Q1L142 & Q1L98 # !Q1L142 & Y1_command_4_local[8]);
Q1_cntXms[11] = DFFE(Q1_cntXms[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[12] is hit_counter_ff:inst_hit_counter_ff|cntXms[12]
--operation mode is normal

Q1_cntXms[12]_lut_out = Q1L19 & (Q1L632 # Q1L142);
Q1_cntXms[12] = DFFE(Q1_cntXms[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[13] is hit_counter_ff:inst_hit_counter_ff|cntXms[13]
--operation mode is normal

Q1_cntXms[13]_lut_out = Q1L39 & (Q1L632 # Q1L142);
Q1_cntXms[13] = DFFE(Q1_cntXms[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1L532 is hit_counter_ff:inst_hit_counter_ff|reduce_nor~290
--operation mode is normal

Q1L532 = Q1_cntXms[9] # Q1_cntXms[11] # Q1_cntXms[12] # Q1_cntXms[13];


--Q1L632 is hit_counter_ff:inst_hit_counter_ff|reduce_nor~291
--operation mode is normal

Q1L632 = Q1L232 # Q1L332 # Q1L432 # Q1L532;


--Q1_cntXms[4] is hit_counter_ff:inst_hit_counter_ff|cntXms[4]
--operation mode is normal

Q1_cntXms[4]_lut_out = Q1L57 & (Q1L632 # Q1L142);
Q1_cntXms[4] = DFFE(Q1_cntXms[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[5] is hit_counter_ff:inst_hit_counter_ff|cntXms[5]
--operation mode is normal

Q1_cntXms[5]_lut_out = Q1L77 & (Q1L632 # Q1L142);
Q1_cntXms[5] = DFFE(Q1_cntXms[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[6] is hit_counter_ff:inst_hit_counter_ff|cntXms[6]
--operation mode is normal

Q1_cntXms[6]_lut_out = Q1L632 & Q1L97 # !Q1L632 & (Q1L142 & Q1L97 # !Q1L142 & Y1_command_4_local[8]);
Q1_cntXms[6] = DFFE(Q1_cntXms[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[8] is hit_counter_ff:inst_hit_counter_ff|cntXms[8]
--operation mode is normal

Q1_cntXms[8]_lut_out = Q1L632 & Q1L38 # !Q1L632 & (Q1L142 & Q1L38 # !Q1L142 & Y1_command_4_local[8]);
Q1_cntXms[8] = DFFE(Q1_cntXms[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1L732 is hit_counter_ff:inst_hit_counter_ff|reduce_nor~292
--operation mode is normal

Q1L732 = Q1_cntXms[4] # Q1_cntXms[5] # Q1_cntXms[6] # Q1_cntXms[8];


--Q1_cntXms[0] is hit_counter_ff:inst_hit_counter_ff|cntXms[0]
--operation mode is normal

Q1_cntXms[0]_lut_out = Q1L76 & (Q1L632 # Q1L142);
Q1_cntXms[0] = DFFE(Q1_cntXms[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[1] is hit_counter_ff:inst_hit_counter_ff|cntXms[1]
--operation mode is normal

Q1_cntXms[1]_lut_out = Q1L96 & (Q1L632 # Q1L142);
Q1_cntXms[1] = DFFE(Q1_cntXms[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[2] is hit_counter_ff:inst_hit_counter_ff|cntXms[2]
--operation mode is normal

Q1_cntXms[2]_lut_out = Q1L17 & (Q1L632 # Q1L142);
Q1_cntXms[2] = DFFE(Q1_cntXms[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[3] is hit_counter_ff:inst_hit_counter_ff|cntXms[3]
--operation mode is normal

Q1_cntXms[3]_lut_out = Q1L37 & (Q1L632 # Q1L142);
Q1_cntXms[3] = DFFE(Q1_cntXms[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1L832 is hit_counter_ff:inst_hit_counter_ff|reduce_nor~293
--operation mode is normal

Q1L832 = Q1_cntXms[0] # Q1_cntXms[1] # Q1_cntXms[2] # Q1_cntXms[3];


--Q1_cntXms[31] is hit_counter_ff:inst_hit_counter_ff|cntXms[31]
--operation mode is normal

Q1_cntXms[31]_lut_out = Q1L921 & (Q1L632 # Q1L142);
Q1_cntXms[31] = DFFE(Q1_cntXms[31]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[18] is hit_counter_ff:inst_hit_counter_ff|cntXms[18]
--operation mode is normal

Q1_cntXms[18]_lut_out = Q1L632 & !Q1L301 # !Q1L632 & (Q1L142 & !Q1L301 # !Q1L142 & Y1_command_4_local[8]);
Q1_cntXms[18] = DFFE(Q1_cntXms[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[19] is hit_counter_ff:inst_hit_counter_ff|cntXms[19]
--operation mode is normal

Q1_cntXms[19]_lut_out = Q1L632 & !Q1L501 # !Q1L632 & (Q1L142 & !Q1L501 # !Q1L142 & Y1_command_4_local[8]);
Q1_cntXms[19] = DFFE(Q1_cntXms[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[20] is hit_counter_ff:inst_hit_counter_ff|cntXms[20]
--operation mode is normal

Q1_cntXms[20]_lut_out = Q1L632 & !Q1L701 # !Q1L632 & (Q1L142 & !Q1L701 # !Q1L142 & Y1_command_4_local[8]);
Q1_cntXms[20] = DFFE(Q1_cntXms[20]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1L932 is hit_counter_ff:inst_hit_counter_ff|reduce_nor~294
--operation mode is normal

Q1L932 = Q1_cntXms[31] # !Q1_cntXms[20] # !Q1_cntXms[19] # !Q1_cntXms[18];


--Q1_cntXms[7] is hit_counter_ff:inst_hit_counter_ff|cntXms[7]
--operation mode is normal

Q1_cntXms[7]_lut_out = Q1L632 & !Q1L18 # !Q1L632 & (Q1L142 & !Q1L18 # !Q1L142 & Y1_command_4_local[8]);
Q1_cntXms[7] = DFFE(Q1_cntXms[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[10] is hit_counter_ff:inst_hit_counter_ff|cntXms[10]
--operation mode is normal

Q1_cntXms[10]_lut_out = !Q1L78;
Q1_cntXms[10] = DFFE(Q1_cntXms[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[15] is hit_counter_ff:inst_hit_counter_ff|cntXms[15]
--operation mode is normal

Q1_cntXms[15]_lut_out = Q1L632 & !Q1L79 # !Q1L632 & (Q1L142 & !Q1L79 # !Q1L142 & Y1_command_4_local[8]);
Q1_cntXms[15] = DFFE(Q1_cntXms[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_cntXms[17] is hit_counter_ff:inst_hit_counter_ff|cntXms[17]
--operation mode is normal

Q1_cntXms[17]_lut_out = !Q1L101;
Q1_cntXms[17] = DFFE(Q1_cntXms[17]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1L042 is hit_counter_ff:inst_hit_counter_ff|reduce_nor~295
--operation mode is normal

Q1L042 = !Q1_cntXms[17] # !Q1_cntXms[15] # !Q1_cntXms[10] # !Q1_cntXms[7];


--Q1L142 is hit_counter_ff:inst_hit_counter_ff|reduce_nor~296
--operation mode is normal

Q1L142 = Q1L732 # Q1L832 # Q1L932 # Q1L042;


--Q1L571 is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[5]~26
--operation mode is normal

Q1L571 = !Q1L632 & !Q1L142 & !V1_RST;


--BB13_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB13_sload_path[0]_lut_out = Q1L032 $ BB13_sload_path[0];
BB13_sload_path[0]_reg_input = !Q1L132 & BB13_sload_path[0]_lut_out;
BB13_sload_path[0] = DFFE(BB13_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB13L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB13L3 = CARRY(BB13_sload_path[0]);


--Y1L642 is slaveregister:slaveregister_inst|command_4_local[3]~252
--operation mode is normal

Y1L642 = !C1_reg_address[2] & !C1_reg_address[4];


--Y1L542 is slaveregister:slaveregister_inst|command_4_local[3]~192
--operation mode is normal

Y1L542 = Y1L163 & Y1L642 & C1_reg_address[5] & !C1_reg_address[3];


--EB1L74 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|process0~119
--operation mode is normal

EB1L74 = Y1_command_0_local[0] # Y1_command_0_local[3] & !EB1_enable_LED_sig;


--Y1L231 is slaveregister:slaveregister_inst|command_0_local[30]~192
--operation mode is normal

Y1L231 = Y1L991 & Y1L566 & !C1_reg_address[5] & !C1_reg_address[4];


--Y1L4 is slaveregister:slaveregister_inst|atwd1_write_en~16
--operation mode is normal

Y1L4 = C1_reg_address[14] & C1_reg_address[12] & Y1L663 & !C1_reg_address[13];


--DB2_ATWD_D_gray[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]
--operation mode is normal

DB2_ATWD_D_gray[0]_lut_out = ATWD1_D[0];
DB2_ATWD_D_gray[0] = DFFE(DB2_ATWD_D_gray[0]_lut_out, GLOBAL(FE1_outclock1), , , DB2L39);


--DB2_ATWD_D_gray[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]
--operation mode is normal

DB2_ATWD_D_gray[3]_lut_out = ATWD1_D[3];
DB2_ATWD_D_gray[3] = DFFE(DB2_ATWD_D_gray[3]_lut_out, GLOBAL(FE1_outclock1), , , DB2L39);


--DB2_ATWD_D_gray[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]
--operation mode is normal

DB2_ATWD_D_gray[2]_lut_out = ATWD1_D[2];
DB2_ATWD_D_gray[2] = DFFE(DB2_ATWD_D_gray[2]_lut_out, GLOBAL(FE1_outclock1), , , DB2L39);


--DB2_ATWD_D_gray[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]
--operation mode is normal

DB2_ATWD_D_gray[1]_lut_out = ATWD1_D[1];
DB2_ATWD_D_gray[1] = DFFE(DB2_ATWD_D_gray[1]_lut_out, GLOBAL(FE1_outclock1), , , DB2L39);


--DB2_ATWD_D_gray[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]
--operation mode is normal

DB2_ATWD_D_gray[5]_lut_out = ATWD1_D[5];
DB2_ATWD_D_gray[5] = DFFE(DB2_ATWD_D_gray[5]_lut_out, GLOBAL(FE1_outclock1), , , DB2L39);


--DB2_ATWD_D_gray[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]
--operation mode is normal

DB2_ATWD_D_gray[4]_lut_out = ATWD1_D[4];
DB2_ATWD_D_gray[4] = DFFE(DB2_ATWD_D_gray[4]_lut_out, GLOBAL(FE1_outclock1), , , DB2L39);


--DB2_ATWD_D_gray[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]
--operation mode is normal

DB2_ATWD_D_gray[8]_lut_out = ATWD1_D[8];
DB2_ATWD_D_gray[8] = DFFE(DB2_ATWD_D_gray[8]_lut_out, GLOBAL(FE1_outclock1), , , DB2L39);


--DB2_ATWD_D_gray[9] is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]
--operation mode is normal

DB2_ATWD_D_gray[9]_lut_out = ATWD1_D[9];
DB2_ATWD_D_gray[9] = DFFE(DB2_ATWD_D_gray[9]_lut_out, GLOBAL(FE1_outclock1), , , DB2L39);


--DB2_ATWD_D_gray[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]
--operation mode is normal

DB2_ATWD_D_gray[7]_lut_out = ATWD1_D[7];
DB2_ATWD_D_gray[7] = DFFE(DB2_ATWD_D_gray[7]_lut_out, GLOBAL(FE1_outclock1), , , DB2L39);


--DB2_ATWD_D_gray[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]
--operation mode is normal

DB2_ATWD_D_gray[6]_lut_out = ATWD1_D[6];
DB2_ATWD_D_gray[6] = DFFE(DB2_ATWD_D_gray[6]_lut_out, GLOBAL(FE1_outclock1), , , DB2L39);


--GB2_bin[6] is atwd:atwd1|gray2bin:inst_gray2bin|bin[6]
--operation mode is normal

GB2_bin[6] = DB2_ATWD_D_gray[8] $ DB2_ATWD_D_gray[9] $ DB2_ATWD_D_gray[7] $ DB2_ATWD_D_gray[6];


--GB2_bin[4] is atwd:atwd1|gray2bin:inst_gray2bin|bin[4]
--operation mode is normal

GB2_bin[4] = DB2_ATWD_D_gray[5] $ DB2_ATWD_D_gray[4] $ GB2_bin[6];


--GB2_bin[1] is atwd:atwd1|gray2bin:inst_gray2bin|bin[1]
--operation mode is normal

GB2_bin[1] = DB2_ATWD_D_gray[3] $ DB2_ATWD_D_gray[2] $ DB2_ATWD_D_gray[1] $ GB2_bin[4];


--D2L1 is atwd:atwd1|data_sig[0]~294
--operation mode is normal

D2L1 = Y1L4 & LE1_MASTERHWDATA[0] # !Y1L4 & (DB2_ATWD_D_gray[0] $ GB2_bin[1]);


--DB2_data_valid is atwd:atwd1|atwd_readout:inst_atwd_readout|data_valid
--operation mode is normal

DB2_data_valid_lut_out = DB2L971Q # DB2_data_valid & (DB2L871Q # !DB2L251);
DB2_data_valid = DFFE(DB2_data_valid_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D2L82 is atwd:atwd1|wren_sig~0
--operation mode is normal

D2L82 = DB2_data_valid # C1_reg_address[12] & Y1L2 & !C1_reg_address[13];


--DB2_addr_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[0]
--operation mode is normal

DB2_addr_cnt[0]_lut_out = DB2L851 # DB2L47 & DB2L871Q;
DB2_addr_cnt[0] = DFFE(DB2_addr_cnt[0]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D2L91 is atwd:atwd1|wraddress_sig[0]~495
--operation mode is normal

D2L91 = C1_reg_address[12] & (Y1L3 & C1_reg_address[2] # !Y1L3 & DB2_addr_cnt[0]) # !C1_reg_address[12] & DB2_addr_cnt[0];


--DB2_addr_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[1]
--operation mode is normal

DB2_addr_cnt[1]_lut_out = DB2L061 # DB2L67 & DB2L871Q;
DB2_addr_cnt[1] = DFFE(DB2_addr_cnt[1]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D2L02 is atwd:atwd1|wraddress_sig[1]~496
--operation mode is normal

D2L02 = C1_reg_address[12] & (Y1L3 & C1_reg_address[3] # !Y1L3 & DB2_addr_cnt[1]) # !C1_reg_address[12] & DB2_addr_cnt[1];


--DB2_addr_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[2]
--operation mode is normal

DB2_addr_cnt[2]_lut_out = DB2L261 # DB2L87 & DB2L871Q;
DB2_addr_cnt[2] = DFFE(DB2_addr_cnt[2]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D2L12 is atwd:atwd1|wraddress_sig[2]~497
--operation mode is normal

D2L12 = C1_reg_address[12] & (Y1L3 & C1_reg_address[4] # !Y1L3 & DB2_addr_cnt[2]) # !C1_reg_address[12] & DB2_addr_cnt[2];


--DB2_addr_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[3]
--operation mode is normal

DB2_addr_cnt[3]_lut_out = DB2L461 # DB2L08 & DB2L871Q;
DB2_addr_cnt[3] = DFFE(DB2_addr_cnt[3]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D2L22 is atwd:atwd1|wraddress_sig[3]~498
--operation mode is normal

D2L22 = C1_reg_address[12] & (Y1L3 & C1_reg_address[5] # !Y1L3 & DB2_addr_cnt[3]) # !C1_reg_address[12] & DB2_addr_cnt[3];


--DB2_addr_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[4]
--operation mode is normal

DB2_addr_cnt[4]_lut_out = DB2L661 # DB2L28 & DB2L871Q;
DB2_addr_cnt[4] = DFFE(DB2_addr_cnt[4]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D2L32 is atwd:atwd1|wraddress_sig[4]~499
--operation mode is normal

D2L32 = C1_reg_address[12] & (Y1L3 & C1_reg_address[6] # !Y1L3 & DB2_addr_cnt[4]) # !C1_reg_address[12] & DB2_addr_cnt[4];


--DB2_addr_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[5]
--operation mode is normal

DB2_addr_cnt[5]_lut_out = DB2L861 # DB2L48 & DB2L871Q;
DB2_addr_cnt[5] = DFFE(DB2_addr_cnt[5]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D2L42 is atwd:atwd1|wraddress_sig[5]~500
--operation mode is normal

D2L42 = C1_reg_address[12] & (Y1L3 & C1_reg_address[7] # !Y1L3 & DB2_addr_cnt[5]) # !C1_reg_address[12] & DB2_addr_cnt[5];


--DB2_addr_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[6]
--operation mode is normal

DB2_addr_cnt[6]_lut_out = DB2L071 # DB2L68 & DB2L871Q;
DB2_addr_cnt[6] = DFFE(DB2_addr_cnt[6]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D2L52 is atwd:atwd1|wraddress_sig[6]~501
--operation mode is normal

D2L52 = C1_reg_address[12] & (Y1L3 & C1_reg_address[8] # !Y1L3 & DB2_addr_cnt[6]) # !C1_reg_address[12] & DB2_addr_cnt[6];


--DB2_addr_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[7]
--operation mode is normal

DB2_addr_cnt[7]_lut_out = DB2L271 # DB2L88 & DB2L871Q;
DB2_addr_cnt[7] = DFFE(DB2_addr_cnt[7]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D2L62 is atwd:atwd1|wraddress_sig[7]~502
--operation mode is normal

D2L62 = C1_reg_address[12] & (Y1L3 & C1_reg_address[9] # !Y1L3 & DB2_addr_cnt[7]) # !C1_reg_address[12] & DB2_addr_cnt[7];


--DB2_addr_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[8]
--operation mode is normal

DB2_addr_cnt[8]_lut_out = DB2L471 # DB2L09 & DB2L871Q;
DB2_addr_cnt[8] = DFFE(DB2_addr_cnt[8]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--D2L72 is atwd:atwd1|wraddress_sig[8]~503
--operation mode is normal

D2L72 = C1_reg_address[12] & (Y1L3 & C1_reg_address[10] # !Y1L3 & DB2_addr_cnt[8]) # !C1_reg_address[12] & DB2_addr_cnt[8];


--ND1_EOF_WAIT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF_WAIT
--operation mode is normal

ND1_EOF_WAIT_lut_out = ND1_EOF & (XD1_shr_load # ND1_EOF_WAIT & XD1_ct_sclr) # !ND1_EOF & ND1_EOF_WAIT & XD1_ct_sclr;
ND1_EOF_WAIT = DFFE(ND1_EOF_WAIT_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--QC2L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]~135
--operation mode is arithmetic

QC2L51 = BB12_pre_out[11] # BB12_pre_out[10] # QC2_or_node[0][4];

--QC2_or_node[0][5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]
--operation mode is arithmetic

QC2_or_node[0][5] = CARRY(!BB12_pre_out[11] & !BB12_pre_out[10] & !QC2_or_node[0][4]);


--BB12_pre_out[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13]
--operation mode is arithmetic

BB12_pre_out[13]_lut_out = BB12_pre_out[13] $ BB12_the_carries[13];
BB12_pre_out[13] = DFFE(BB12_pre_out[13]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--BB12_the_carries[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14]
--operation mode is arithmetic

BB12_the_carries[14] = CARRY(BB12_pre_out[13] $ MB1_inst46 # !BB12_the_carries[13]);


--BB12_pre_out[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12]
--operation mode is arithmetic

BB12_pre_out[12]_lut_out = BB12_pre_out[12] $ !BB12_the_carries[12];
BB12_pre_out[12] = DFFE(BB12_pre_out[12]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--BB12_the_carries[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13]
--operation mode is arithmetic

BB12_the_carries[13] = CARRY(!BB12_the_carries[12] & (BB12_pre_out[12] $ !MB1_inst46));


--Y1_tx_pack_rdy is slaveregister:slaveregister_inst|tx_pack_rdy
--operation mode is normal

Y1_tx_pack_rdy_lut_out = Y1L9501 & (Y1L898 & !Y1L5311 # !Y1L898 & !Y1L009);
Y1_tx_pack_rdy = DFFE(Y1_tx_pack_rdy_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--MB1_inst44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst44
--operation mode is normal

MB1_inst44_lut_out = Y1_tx_pack_rdy;
MB1_inst44 = DFFE(MB1_inst44_lut_out, GLOBAL(FE1_outclock0), , , );


--MB1_inst46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst46
--operation mode is normal

MB1_inst46 = Y1_tx_pack_rdy & !MB1_inst44;


--QC2L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|last_node[0]~16
--operation mode is normal

QC2L2 = QC2L91 # BB12_pre_out[15] # BB12_pre_out[14];


--MB1_inst48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst48
--operation mode is normal

MB1_inst48 = MB1_inst46 $ (QC2L2 & ND1_msg_sent & QD1_send_data_del);


--N1L2 is flash_ADC:inst_flash_ADC|data_sig[1]~611
--operation mode is normal

N1L2 = Y1L563 & (Y1L663 & LE1_MASTERHWDATA[1] # !Y1L663 & FLASH_AD_D[1]) # !Y1L563 & FLASH_AD_D[1];


--BB82_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

BB82_sload_path[1]_lut_out = BB82_sload_path[1] $ (P1L041 & BB82L3);
BB82_sload_path[1]_reg_input = !P1L241 & BB82_sload_path[1]_lut_out;
BB82_sload_path[1] = DFFE(BB82_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB82L5 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

BB82L5 = CARRY(!BB82L3 # !BB82_sload_path[1]);


--BB92_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

BB92_sload_path[1]_lut_out = BB92_sload_path[1] $ (P1L141 & BB92L3);
BB92_sload_path[1]_reg_input = !P1L241 & BB92_sload_path[1]_lut_out;
BB92_sload_path[1] = DFFE(BB92_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB92L5 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

BB92L5 = CARRY(!BB92L3 # !BB92_sload_path[1]);


--BB03_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

BB03_sload_path[1]_lut_out = BB03_sload_path[1] $ (Q1L922 & BB03L3);
BB03_sload_path[1]_reg_input = !Q1L132 & BB03_sload_path[1]_lut_out;
BB03_sload_path[1] = DFFE(BB03_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB03L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

BB03L5 = CARRY(!BB03L3 # !BB03_sload_path[1]);


--BB13_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

BB13_sload_path[1]_lut_out = BB13_sload_path[1] $ (Q1L032 & BB13L3);
BB13_sload_path[1]_reg_input = !Q1L132 & BB13_sload_path[1]_lut_out;
BB13_sload_path[1] = DFFE(BB13_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB13L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

BB13L5 = CARRY(!BB13L3 # !BB13_sload_path[1]);


--H1_atwd0_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd0_pong_enable
--operation mode is normal

H1_atwd0_pong_enable_lut_out = H1L5Q # H1L6Q & H1_atwd0_pong_enable;
H1_atwd0_pong_enable = DFFE(H1_atwd0_pong_enable_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--K1_\LCATWD:atwd_a_enable_disc_old is coinc:inst_coinc|\LCATWD:atwd_a_enable_disc_old
--operation mode is normal

K1_\LCATWD:atwd_a_enable_disc_old = DFFE(H1L1, GLOBAL(FE1_outclock0), !V1_RST, , );

--H1L1 is atwd_ping_pong:inst_atwd_ping_pong|atwd0_enable_disc_sig~14
--operation mode is normal

H1L1 = H1_atwd0_pong_enable & (Y1_command_0_local[1] # Y1_command_0_local[15]) # !H1_atwd0_pong_enable & Y1_command_0_local[1] & !Y1_command_0_local[15];


--K1L273 is coinc:inst_coinc|LC_atwd_a~450
--operation mode is normal

K1L273 = Y1_command_0_local[15] & H1_atwd0_pong_enable # !Y1_command_0_local[15] & Y1_command_0_local[1] # !K1_\LCATWD:atwd_a_enable_disc_old;


--K1L674 is coinc:inst_coinc|LessThan~283
--operation mode is normal

K1L674 = K1_\LCATWD:ATWD_A_down_post_cnt[5] & (Y1_command_5_local[29] # K1L474) # !K1_\LCATWD:ATWD_A_down_post_cnt[5] & Y1_command_5_local[29] & K1L474;


--K1L373 is coinc:inst_coinc|LC_atwd_a~451
--operation mode is normal

K1L373 = K1L674 & K1_LC_down_b & K1_LC_down_a & !K1_LC_RX_down_old;


--K1L894 is coinc:inst_coinc|LessThan~295
--operation mode is normal

K1L894 = K1L272 & Y1_command_5_local[21] & K1L694 # !K1L272 & (Y1_command_5_local[21] # K1L694);


--K1L473 is coinc:inst_coinc|LC_atwd_a~452
--operation mode is normal

K1L473 = Y1_command_2_local[4] & (K1L373 # K1_ATWD_A_launch & K1L894);


--K1L564 is coinc:inst_coinc|LessThan~277
--operation mode is normal

K1L564 = K1_\LCATWD:ATWD_A_up_post_cnt[5] & (Y1_command_5_local[13] # K1L364) # !K1_\LCATWD:ATWD_A_up_post_cnt[5] & Y1_command_5_local[13] & K1L364;


--K1L573 is coinc:inst_coinc|LC_atwd_a~453
--operation mode is normal

K1L573 = K1L564 & K1_LC_up_b & K1_LC_up_a & !K1_LC_RX_up_old;


--K1L784 is coinc:inst_coinc|LessThan~289
--operation mode is normal

K1L784 = K1L082 & Y1_command_5_local[5] & K1L584 # !K1L082 & (Y1_command_5_local[5] # K1L584);


--K1L673 is coinc:inst_coinc|LC_atwd_a~454
--operation mode is normal

K1L673 = Y1_command_2_local[5] & (K1L573 # K1_ATWD_A_launch & K1L784);


--Y1L863 is slaveregister:slaveregister_inst|Mux~1547
--operation mode is normal

Y1L863 = Y1L476 & Y1L466 & !C1_reg_address[5] & !C1_reg_address[4];


--Y1L73 is slaveregister:slaveregister_inst|com_ctrl_local[1]~5446
--operation mode is normal

Y1L73 = Y1L9501 & (Y1L83 # Y1L863 & !Y1L898);


--D1L2 is atwd:atwd0|data_sig[1]~295
--operation mode is normal

D1L2 = Y1L3 & (C1_reg_address[12] & GB1_bin[1] # !C1_reg_address[12] & LE1_MASTERHWDATA[1]) # !Y1L3 & GB1_bin[1];


--D2L2 is atwd:atwd1|data_sig[1]~295
--operation mode is normal

D2L2 = C1_reg_address[12] & (Y1L3 & LE1_MASTERHWDATA[1] # !Y1L3 & GB2_bin[1]) # !C1_reg_address[12] & GB2_bin[1];


--MD1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13
--operation mode is arithmetic

MD1L92 = BB71_q[12] $ MD1_tx_dpr_waddr[12] $ MD1L82;

--MD1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13COUT
--operation mode is arithmetic

MD1L03 = CARRY(BB71_q[12] & MD1_tx_dpr_waddr[12] & !MD1L82 # !BB71_q[12] & (MD1_tx_dpr_waddr[12] # !MD1L82));


--MD1L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~14
--operation mode is normal

MD1L13 = BB71_q[13] $ MD1_tx_dpr_waddr[13] $ !MD1L03;


--MD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10
--operation mode is arithmetic

MD1L32 = BB71_q[9] $ MD1_tx_dpr_waddr[9] $ !MD1L22;

--MD1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10COUT
--operation mode is arithmetic

MD1L42 = CARRY(BB71_q[9] & (!MD1L22 # !MD1_tx_dpr_waddr[9]) # !BB71_q[9] & !MD1_tx_dpr_waddr[9] & !MD1L22);


--MD1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11
--operation mode is arithmetic

MD1L52 = BB71_q[10] $ MD1_tx_dpr_waddr[10] $ MD1L42;

--MD1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11COUT
--operation mode is arithmetic

MD1L62 = CARRY(BB71_q[10] & MD1_tx_dpr_waddr[10] & !MD1L42 # !BB71_q[10] & (MD1_tx_dpr_waddr[10] # !MD1L42));


--MD1L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12
--operation mode is arithmetic

MD1L72 = BB71_q[11] $ MD1_tx_dpr_waddr[11] $ !MD1L62;

--MD1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12COUT
--operation mode is arithmetic

MD1L82 = CARRY(BB71_q[11] & (!MD1L62 # !MD1_tx_dpr_waddr[11]) # !BB71_q[11] & !MD1_tx_dpr_waddr[11] & !MD1L62);


--MD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9
--operation mode is arithmetic

MD1L12 = BB71_q[8] $ MD1_tx_dpr_waddr[8] $ MD1L02;

--MD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9COUT
--operation mode is arithmetic

MD1L22 = CARRY(BB71_q[8] & MD1_tx_dpr_waddr[8] & !MD1L02 # !BB71_q[8] & (MD1_tx_dpr_waddr[8] # !MD1L02));


--MD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2
--operation mode is arithmetic

MD1L7 = BB71_q[1] $ MD1_tx_dpr_waddr[1] $ !MD1L6;

--MD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2COUT
--operation mode is arithmetic

MD1L8 = CARRY(BB71_q[1] & (!MD1L6 # !MD1_tx_dpr_waddr[1]) # !BB71_q[1] & !MD1_tx_dpr_waddr[1] & !MD1L6);


--MD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1
--operation mode is arithmetic

MD1L5 = BB71_q[0] $ MD1_tx_dpr_waddr[0];

--MD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1COUT
--operation mode is arithmetic

MD1L6 = CARRY(MD1_tx_dpr_waddr[0] # !BB71_q[0]);


--MD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3
--operation mode is arithmetic

MD1L9 = BB71_q[2] $ MD1_tx_dpr_waddr[2] $ MD1L8;

--MD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3COUT
--operation mode is arithmetic

MD1L01 = CARRY(BB71_q[2] & MD1_tx_dpr_waddr[2] & !MD1L8 # !BB71_q[2] & (MD1_tx_dpr_waddr[2] # !MD1L8));


--MD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4
--operation mode is arithmetic

MD1L11 = BB71_q[3] $ MD1_tx_dpr_waddr[3] $ !MD1L01;

--MD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4COUT
--operation mode is arithmetic

MD1L21 = CARRY(BB71_q[3] & (!MD1L01 # !MD1_tx_dpr_waddr[3]) # !BB71_q[3] & !MD1_tx_dpr_waddr[3] & !MD1L01);


--MD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5
--operation mode is arithmetic

MD1L31 = BB71_q[4] $ MD1_tx_dpr_waddr[4] $ MD1L21;

--MD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5COUT
--operation mode is arithmetic

MD1L41 = CARRY(BB71_q[4] & MD1_tx_dpr_waddr[4] & !MD1L21 # !BB71_q[4] & (MD1_tx_dpr_waddr[4] # !MD1L21));


--MD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6
--operation mode is arithmetic

MD1L51 = BB71_q[5] $ MD1_tx_dpr_waddr[5] $ !MD1L41;

--MD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6COUT
--operation mode is arithmetic

MD1L61 = CARRY(BB71_q[5] & (!MD1L41 # !MD1_tx_dpr_waddr[5]) # !BB71_q[5] & !MD1_tx_dpr_waddr[5] & !MD1L41);


--MD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7
--operation mode is arithmetic

MD1L71 = BB71_q[6] $ MD1_tx_dpr_waddr[6] $ MD1L61;

--MD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7COUT
--operation mode is arithmetic

MD1L81 = CARRY(BB71_q[6] & MD1_tx_dpr_waddr[6] & !MD1L61 # !BB71_q[6] & (MD1_tx_dpr_waddr[6] # !MD1L61));


--MD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8
--operation mode is arithmetic

MD1L91 = BB71_q[7] $ MD1_tx_dpr_waddr[7] $ !MD1L81;

--MD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8COUT
--operation mode is arithmetic

MD1L02 = CARRY(BB71_q[7] & (!MD1L81 # !MD1_tx_dpr_waddr[7]) # !BB71_q[7] & !MD1_tx_dpr_waddr[7] & !MD1L81);


--N1L3 is flash_ADC:inst_flash_ADC|data_sig[2]~612
--operation mode is normal

N1L3 = Y1L563 & (Y1L663 & LE1_MASTERHWDATA[2] # !Y1L663 & FLASH_AD_D[2]) # !Y1L563 & FLASH_AD_D[2];


--GB1_bin[3] is atwd:atwd0|gray2bin:inst_gray2bin|bin[3]
--operation mode is normal

GB1_bin[3] = DB1_ATWD_D_gray[5] $ DB1_ATWD_D_gray[4] $ DB1_ATWD_D_gray[3] $ GB1_bin[6];


--D1L3 is atwd:atwd0|data_sig[2]~296
--operation mode is normal

D1L3 = Y1L1 & LE1_MASTERHWDATA[2] # !Y1L1 & (DB1_ATWD_D_gray[2] $ GB1_bin[3]);


--BB03_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

BB03_sload_path[2]_lut_out = BB03_sload_path[2] $ (Q1L922 & !BB03L5);
BB03_sload_path[2]_reg_input = !Q1L132 & BB03_sload_path[2]_lut_out;
BB03_sload_path[2] = DFFE(BB03_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB03L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

BB03L7 = CARRY(BB03_sload_path[2] & !BB03L5);


--BB92_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

BB92_sload_path[2]_lut_out = BB92_sload_path[2] $ (P1L141 & !BB92L5);
BB92_sload_path[2]_reg_input = !P1L241 & BB92_sload_path[2]_lut_out;
BB92_sload_path[2] = DFFE(BB92_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB92L7 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

BB92L7 = CARRY(BB92_sload_path[2] & !BB92L5);


--BB13_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

BB13_sload_path[2]_lut_out = BB13_sload_path[2] $ (Q1L032 & !BB13L5);
BB13_sload_path[2]_reg_input = !Q1L132 & BB13_sload_path[2]_lut_out;
BB13_sload_path[2] = DFFE(BB13_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB13L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

BB13L7 = CARRY(BB13_sload_path[2] & !BB13L5);


--BB82_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

BB82_sload_path[2]_lut_out = BB82_sload_path[2] $ (P1L041 & !BB82L5);
BB82_sload_path[2]_reg_input = !P1L241 & BB82_sload_path[2]_lut_out;
BB82_sload_path[2] = DFFE(BB82_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB82L7 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

BB82L7 = CARRY(BB82_sload_path[2] & !BB82L5);


--GB2_bin[3] is atwd:atwd1|gray2bin:inst_gray2bin|bin[3]
--operation mode is normal

GB2_bin[3] = DB2_ATWD_D_gray[5] $ DB2_ATWD_D_gray[4] $ DB2_ATWD_D_gray[3] $ GB2_bin[6];


--D2L3 is atwd:atwd1|data_sig[2]~296
--operation mode is normal

D2L3 = Y1L4 & LE1_MASTERHWDATA[2] # !Y1L4 & (DB2_ATWD_D_gray[2] $ GB2_bin[3]);


--QC1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]~135
--operation mode is arithmetic

QC1L51 = BB6_pre_out[11] # BB6_pre_out[10] # QC1_or_node[0][4];

--QC1_or_node[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]
--operation mode is arithmetic

QC1_or_node[0][5] = CARRY(!BB6_pre_out[11] & !BB6_pre_out[10] & !QC1_or_node[0][4]);


--BB6_pre_out[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13]
--operation mode is arithmetic

BB6_pre_out[13]_lut_out = BB6_pre_out[13] $ BB6_the_carries[13];
BB6_pre_out[13] = DFFE(BB6_pre_out[13]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--BB6_the_carries[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14]
--operation mode is arithmetic

BB6_the_carries[14] = CARRY(BB6_pre_out[13] $ LB1L3 # !BB6_the_carries[13]);


--BB6_pre_out[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12]
--operation mode is arithmetic

BB6_pre_out[12]_lut_out = BB6_pre_out[12] $ !BB6_the_carries[12];
BB6_pre_out[12] = DFFE(BB6_pre_out[12]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--BB6_the_carries[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13]
--operation mode is arithmetic

BB6_the_carries[13] = CARRY(!BB6_the_carries[12] & (BB6_pre_out[12] $ !LB1L3));


--VB1_DATA_OK is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DATA_OK
--operation mode is normal

VB1_DATA_OK_lut_out = EC1_eof_stb & VB1_BYTE0 & !ZB1L01 & !EC1_stf_stb;
VB1_DATA_OK = DFFE(VB1_DATA_OK_lut_out, GLOBAL(FE1_outclock0), , , );


--TC1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]~138
--operation mode is arithmetic

TC1L51 = BB6_pre_out[13] & BB6_pre_out[12] & !TC1_and_node[0][5];

--TC1_and_node[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]
--operation mode is arithmetic

TC1_and_node[0][6] = CARRY(BB6_pre_out[13] & BB6_pre_out[12] & !TC1_and_node[0][5]);


--LB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst36~29
--operation mode is normal

LB1L3 = VB1_DATA_OK & (!BB6_pre_out[14] # !TC1_and_node[0][6] # !BB6_pre_out[15]);


--LB1_inst44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst44
--operation mode is normal

LB1_inst44_lut_out = Y1_rx_dpr_radr_stb;
LB1_inst44 = DFFE(LB1_inst44_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1_rx_dpr_radr_stb is slaveregister:slaveregister_inst|rx_dpr_radr_stb
--operation mode is normal

Y1_rx_dpr_radr_stb_lut_out = Y1L9501 & (Y1L898 & !Y1L0601 # !Y1L898 & !Y1L209);
Y1_rx_dpr_radr_stb = DFFE(Y1_rx_dpr_radr_stb_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--LB1_inst22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst22
--operation mode is normal

LB1_inst22 = LB1L3 $ (!LB1_inst44 & QC1L2 & Y1_rx_dpr_radr_stb);


--N1L4 is flash_ADC:inst_flash_ADC|data_sig[3]~613
--operation mode is normal

N1L4 = Y1L563 & (Y1L663 & LE1_MASTERHWDATA[3] # !Y1L663 & FLASH_AD_D[3]) # !Y1L563 & FLASH_AD_D[3];


--BB03_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

BB03_sload_path[3]_lut_out = BB03_sload_path[3] $ (Q1L922 & BB03L7);
BB03_sload_path[3]_reg_input = !Q1L132 & BB03_sload_path[3]_lut_out;
BB03_sload_path[3] = DFFE(BB03_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB03L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

BB03L9 = CARRY(!BB03L7 # !BB03_sload_path[3]);


--BB92_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

BB92_sload_path[3]_lut_out = BB92_sload_path[3] $ (P1L141 & BB92L7);
BB92_sload_path[3]_reg_input = !P1L241 & BB92_sload_path[3]_lut_out;
BB92_sload_path[3] = DFFE(BB92_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB92L9 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

BB92L9 = CARRY(!BB92L7 # !BB92_sload_path[3]);


--BB13_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

BB13_sload_path[3]_lut_out = BB13_sload_path[3] $ (Q1L032 & BB13L7);
BB13_sload_path[3]_reg_input = !Q1L132 & BB13_sload_path[3]_lut_out;
BB13_sload_path[3] = DFFE(BB13_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB13L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

BB13L9 = CARRY(!BB13L7 # !BB13_sload_path[3]);


--BB82_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

BB82_sload_path[3]_lut_out = BB82_sload_path[3] $ (P1L041 & BB82L7);
BB82_sload_path[3]_reg_input = !P1L241 & BB82_sload_path[3]_lut_out;
BB82_sload_path[3] = DFFE(BB82_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB82L9 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

BB82L9 = CARRY(!BB82L7 # !BB82_sload_path[3]);


--D1L4 is atwd:atwd0|data_sig[3]~297
--operation mode is normal

D1L4 = Y1L3 & (C1_reg_address[12] & GB1_bin[3] # !C1_reg_address[12] & LE1_MASTERHWDATA[3]) # !Y1L3 & GB1_bin[3];


--D2L4 is atwd:atwd1|data_sig[3]~297
--operation mode is normal

D2L4 = C1_reg_address[12] & (Y1L3 & LE1_MASTERHWDATA[3] # !Y1L3 & GB2_bin[3]) # !C1_reg_address[12] & GB2_bin[3];


--TB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~25
--operation mode is normal

TB1L81 = TB1_ctrl_msg & VB1_CTRL_OK;


--TB1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~13
--operation mode is normal

TB1L02 = TB1L2Q & TB1L3Q;


--N1L5 is flash_ADC:inst_flash_ADC|data_sig[4]~614
--operation mode is normal

N1L5 = Y1L563 & (Y1L663 & LE1_MASTERHWDATA[4] # !Y1L663 & FLASH_AD_D[4]) # !Y1L563 & FLASH_AD_D[4];


--D1L5 is atwd:atwd0|data_sig[4]~298
--operation mode is normal

D1L5 = Y1L3 & (C1_reg_address[12] & GB1_bin[4] # !C1_reg_address[12] & LE1_MASTERHWDATA[4]) # !Y1L3 & GB1_bin[4];


--BB03_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

BB03_sload_path[4]_lut_out = BB03_sload_path[4] $ (Q1L922 & !BB03L9);
BB03_sload_path[4]_reg_input = !Q1L132 & BB03_sload_path[4]_lut_out;
BB03_sload_path[4] = DFFE(BB03_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB03L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

BB03L11 = CARRY(BB03_sload_path[4] & !BB03L9);


--BB92_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

BB92_sload_path[4]_lut_out = BB92_sload_path[4] $ (P1L141 & !BB92L9);
BB92_sload_path[4]_reg_input = !P1L241 & BB92_sload_path[4]_lut_out;
BB92_sload_path[4] = DFFE(BB92_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB92L11 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

BB92L11 = CARRY(BB92_sload_path[4] & !BB92L9);


--BB13_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

BB13_sload_path[4]_lut_out = BB13_sload_path[4] $ (Q1L032 & !BB13L9);
BB13_sload_path[4]_reg_input = !Q1L132 & BB13_sload_path[4]_lut_out;
BB13_sload_path[4] = DFFE(BB13_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB13L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

BB13L11 = CARRY(BB13_sload_path[4] & !BB13L9);


--BB82_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

BB82_sload_path[4]_lut_out = BB82_sload_path[4] $ (P1L041 & !BB82L9);
BB82_sload_path[4]_reg_input = !P1L241 & BB82_sload_path[4]_lut_out;
BB82_sload_path[4] = DFFE(BB82_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB82L11 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

BB82L11 = CARRY(BB82_sload_path[4] & !BB82L9);


--D2L5 is atwd:atwd1|data_sig[4]~298
--operation mode is normal

D2L5 = C1_reg_address[12] & (Y1L3 & LE1_MASTERHWDATA[4] # !Y1L3 & GB2_bin[4]) # !C1_reg_address[12] & GB2_bin[4];


--RB1L75 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10
--operation mode is arithmetic

RB1L75 = RB1_dpr_wadr[9] $ RB1_dpr_radr[9] $ !RB1L65;

--RB1L85 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10COUT
--operation mode is arithmetic

RB1L85 = CARRY(RB1_dpr_wadr[9] & RB1_dpr_radr[9] & !RB1L65 # !RB1_dpr_wadr[9] & (RB1_dpr_radr[9] # !RB1L65));


--RB1L95 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11
--operation mode is arithmetic

RB1L95 = RB1_dpr_wadr[10] $ RB1_dpr_radr[10] $ RB1L85;

--RB1L06 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11COUT
--operation mode is arithmetic

RB1L06 = CARRY(RB1_dpr_wadr[10] & (!RB1L85 # !RB1_dpr_radr[10]) # !RB1_dpr_wadr[10] & !RB1_dpr_radr[10] & !RB1L85);


--RB1L16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12
--operation mode is arithmetic

RB1L16 = RB1_dpr_wadr[11] $ RB1_dpr_radr[11] $ !RB1L06;

--RB1L26 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12COUT
--operation mode is arithmetic

RB1L26 = CARRY(RB1_dpr_wadr[11] & RB1_dpr_radr[11] & !RB1L06 # !RB1_dpr_wadr[11] & (RB1_dpr_radr[11] # !RB1L06));


--RB1L36 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13
--operation mode is arithmetic

RB1L36 = RB1_dpr_wadr[12] $ RB1_dpr_radr[12] $ RB1L26;

--RB1L46 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13COUT
--operation mode is arithmetic

RB1L46 = CARRY(RB1_dpr_wadr[12] & (!RB1L26 # !RB1_dpr_radr[12]) # !RB1_dpr_wadr[12] & !RB1_dpr_radr[12] & !RB1L26);


--RB1L55 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9
--operation mode is arithmetic

RB1L55 = RB1_dpr_wadr[8] $ RB1_dpr_radr[8] $ RB1L45;

--RB1L65 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9COUT
--operation mode is arithmetic

RB1L65 = CARRY(RB1_dpr_wadr[8] & (!RB1L45 # !RB1_dpr_radr[8]) # !RB1_dpr_wadr[8] & !RB1_dpr_radr[8] & !RB1L45);


--RB1L08 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8
--operation mode is arithmetic

RB1L08 = RB1L35 $ !RB1L97;

--RB1L18 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8COUT
--operation mode is arithmetic

RB1L18 = CARRY(RB1L35 # !RB1L97);


--RB1_dpr_wadr[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[8]
--operation mode is normal

RB1_dpr_wadr[8]_lut_out = BB7_q[8];
RB1_dpr_wadr[8] = DFFE(RB1_dpr_wadr[8]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[8]
--operation mode is normal

RB1_dpr_radr[8]_lut_out = Y1_rx_dpr_radr_local[8];
RB1_dpr_radr[8] = DFFE(RB1_dpr_radr[8]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_rx_dpr_radr_stb);


--RB1L701 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8
--operation mode is arithmetic

RB1L701 = RB1_dpr_wadr[7] $ RB1_dpr_radr[7] $ !RB1L601;

--RB1L801 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8COUT
--operation mode is arithmetic

RB1L801 = CARRY(RB1_dpr_wadr[7] & (!RB1L601 # !RB1_dpr_radr[7]) # !RB1_dpr_wadr[7] & !RB1_dpr_radr[7] & !RB1L601);


--RB1L56 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~14
--operation mode is normal

RB1L56 = RB1_dpr_wadr[13] $ RB1_dpr_radr[13] $ !RB1L46;


--N1L6 is flash_ADC:inst_flash_ADC|data_sig[5]~615
--operation mode is normal

N1L6 = Y1L563 & (Y1L663 & LE1_MASTERHWDATA[5] # !Y1L663 & FLASH_AD_D[5]) # !Y1L563 & FLASH_AD_D[5];


--BB03_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

BB03_sload_path[5]_lut_out = BB03_sload_path[5] $ (Q1L922 & BB03L11);
BB03_sload_path[5]_reg_input = !Q1L132 & BB03_sload_path[5]_lut_out;
BB03_sload_path[5] = DFFE(BB03_sload_path[5]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB03L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

BB03L31 = CARRY(!BB03L11 # !BB03_sload_path[5]);


--BB92_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

BB92_sload_path[5]_lut_out = BB92_sload_path[5] $ (P1L141 & BB92L11);
BB92_sload_path[5]_reg_input = !P1L241 & BB92_sload_path[5]_lut_out;
BB92_sload_path[5] = DFFE(BB92_sload_path[5]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB92L31 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

BB92L31 = CARRY(!BB92L11 # !BB92_sload_path[5]);


--BB13_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

BB13_sload_path[5]_lut_out = BB13_sload_path[5] $ (Q1L032 & BB13L11);
BB13_sload_path[5]_reg_input = !Q1L132 & BB13_sload_path[5]_lut_out;
BB13_sload_path[5] = DFFE(BB13_sload_path[5]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB13L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

BB13L31 = CARRY(!BB13L11 # !BB13_sload_path[5]);


--BB82_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

BB82_sload_path[5]_lut_out = BB82_sload_path[5] $ (P1L041 & BB82L11);
BB82_sload_path[5]_reg_input = !P1L241 & BB82_sload_path[5]_lut_out;
BB82_sload_path[5] = DFFE(BB82_sload_path[5]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB82L31 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

BB82L31 = CARRY(!BB82L11 # !BB82_sload_path[5]);


--D1L6 is atwd:atwd0|data_sig[5]~299
--operation mode is normal

D1L6 = Y1L1 & LE1_MASTERHWDATA[5] # !Y1L1 & (DB1_ATWD_D_gray[5] $ GB1_bin[6]);


--D2L6 is atwd:atwd1|data_sig[5]~299
--operation mode is normal

D2L6 = Y1L4 & LE1_MASTERHWDATA[5] # !Y1L4 & (DB2_ATWD_D_gray[5] $ GB2_bin[6]);


--N1L7 is flash_ADC:inst_flash_ADC|data_sig[6]~616
--operation mode is normal

N1L7 = Y1L563 & (Y1L663 & LE1_MASTERHWDATA[6] # !Y1L663 & FLASH_AD_D[6]) # !Y1L563 & FLASH_AD_D[6];


--D1L7 is atwd:atwd0|data_sig[6]~300
--operation mode is normal

D1L7 = Y1L3 & (C1_reg_address[12] & GB1_bin[6] # !C1_reg_address[12] & LE1_MASTERHWDATA[6]) # !Y1L3 & GB1_bin[6];


--BB03_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

BB03_sload_path[6]_lut_out = BB03_sload_path[6] $ (Q1L922 & !BB03L31);
BB03_sload_path[6]_reg_input = !Q1L132 & BB03_sload_path[6]_lut_out;
BB03_sload_path[6] = DFFE(BB03_sload_path[6]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB03L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

BB03L51 = CARRY(BB03_sload_path[6] & !BB03L31);


--BB92_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

BB92_sload_path[6]_lut_out = BB92_sload_path[6] $ (P1L141 & !BB92L31);
BB92_sload_path[6]_reg_input = !P1L241 & BB92_sload_path[6]_lut_out;
BB92_sload_path[6] = DFFE(BB92_sload_path[6]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB92L51 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

BB92L51 = CARRY(BB92_sload_path[6] & !BB92L31);


--BB13_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

BB13_sload_path[6]_lut_out = BB13_sload_path[6] $ (Q1L032 & !BB13L31);
BB13_sload_path[6]_reg_input = !Q1L132 & BB13_sload_path[6]_lut_out;
BB13_sload_path[6] = DFFE(BB13_sload_path[6]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB13L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

BB13L51 = CARRY(BB13_sload_path[6] & !BB13L31);


--KB1L02 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON~13
--operation mode is normal

KB1L02 = KB1_COM_ON & !KB1_DOM_REBOOT & !KB1_SYS_RESET;


--KB1L12 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON~14
--operation mode is normal

KB1L12 = KB1_SND_IDLE & ND1_msg_sent;


--KB1_COM_OFF is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_OFF
--operation mode is normal

KB1_COM_OFF_lut_out = KB1L81 # KB1_COM_ON & (KB1_DOM_REBOOT # KB1_SYS_RESET);
KB1_COM_OFF = DFFE(KB1_COM_OFF_lut_out, GLOBAL(FE1_outclock0), , , );


--BB82_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

BB82_sload_path[6]_lut_out = BB82_sload_path[6] $ (P1L041 & !BB82L31);
BB82_sload_path[6]_reg_input = !P1L241 & BB82_sload_path[6]_lut_out;
BB82_sload_path[6] = DFFE(BB82_sload_path[6]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB82L51 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

BB82L51 = CARRY(BB82_sload_path[6] & !BB82L31);


--D2L7 is atwd:atwd1|data_sig[6]~300
--operation mode is normal

D2L7 = C1_reg_address[12] & (Y1L3 & LE1_MASTERHWDATA[6] # !Y1L3 & GB2_bin[6]) # !C1_reg_address[12] & GB2_bin[6];


--N1L8 is flash_ADC:inst_flash_ADC|data_sig[7]~617
--operation mode is normal

N1L8 = Y1L563 & (Y1L663 & LE1_MASTERHWDATA[7] # !Y1L663 & FLASH_AD_D[7]) # !Y1L563 & FLASH_AD_D[7];


--BB82_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

BB82_sload_path[7]_lut_out = BB82_sload_path[7] $ (P1L041 & BB82L51);
BB82_sload_path[7]_reg_input = !P1L241 & BB82_sload_path[7]_lut_out;
BB82_sload_path[7] = DFFE(BB82_sload_path[7]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB82L71 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

BB82L71 = CARRY(!BB82L51 # !BB82_sload_path[7]);


--BB03_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

BB03_sload_path[7]_lut_out = BB03_sload_path[7] $ (Q1L922 & BB03L51);
BB03_sload_path[7]_reg_input = !Q1L132 & BB03_sload_path[7]_lut_out;
BB03_sload_path[7] = DFFE(BB03_sload_path[7]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB03L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

BB03L71 = CARRY(!BB03L51 # !BB03_sload_path[7]);


--BB92_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

BB92_sload_path[7]_lut_out = BB92_sload_path[7] $ (P1L141 & BB92L51);
BB92_sload_path[7]_reg_input = !P1L241 & BB92_sload_path[7]_lut_out;
BB92_sload_path[7] = DFFE(BB92_sload_path[7]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB92L71 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

BB92L71 = CARRY(!BB92L51 # !BB92_sload_path[7]);


--BB13_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

BB13_sload_path[7]_lut_out = BB13_sload_path[7] $ (Q1L032 & BB13L51);
BB13_sload_path[7]_reg_input = !Q1L132 & BB13_sload_path[7]_lut_out;
BB13_sload_path[7] = DFFE(BB13_sload_path[7]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB13L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

BB13L71 = CARRY(!BB13L51 # !BB13_sload_path[7]);


--GB1_bin[7] is atwd:atwd0|gray2bin:inst_gray2bin|bin[7]
--operation mode is normal

GB1_bin[7] = DB1_ATWD_D_gray[8] $ DB1_ATWD_D_gray[9] $ DB1_ATWD_D_gray[7];


--D1L8 is atwd:atwd0|data_sig[7]~301
--operation mode is normal

D1L8 = Y1L3 & (C1_reg_address[12] & GB1_bin[7] # !C1_reg_address[12] & LE1_MASTERHWDATA[7]) # !Y1L3 & GB1_bin[7];


--GB2_bin[7] is atwd:atwd1|gray2bin:inst_gray2bin|bin[7]
--operation mode is normal

GB2_bin[7] = DB2_ATWD_D_gray[8] $ DB2_ATWD_D_gray[9] $ DB2_ATWD_D_gray[7];


--D2L8 is atwd:atwd1|data_sig[7]~301
--operation mode is normal

D2L8 = C1_reg_address[12] & (Y1L3 & LE1_MASTERHWDATA[7] # !Y1L3 & GB2_bin[7]) # !C1_reg_address[12] & GB2_bin[7];


--N1L9 is flash_ADC:inst_flash_ADC|data_sig[8]~618
--operation mode is normal

N1L9 = Y1L563 & (Y1L663 & LE1_MASTERHWDATA[8] # !Y1L663 & FLASH_AD_D[8]) # !Y1L563 & FLASH_AD_D[8];


--D1L9 is atwd:atwd0|data_sig[8]~302
--operation mode is normal

D1L9 = Y1L1 & LE1_MASTERHWDATA[8] # !Y1L1 & (DB1_ATWD_D_gray[8] $ DB1_ATWD_D_gray[9]);


--BB82_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

BB82_sload_path[8]_lut_out = BB82_sload_path[8] $ (P1L041 & !BB82L71);
BB82_sload_path[8]_reg_input = !P1L241 & BB82_sload_path[8]_lut_out;
BB82_sload_path[8] = DFFE(BB82_sload_path[8]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB82L91 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

BB82L91 = CARRY(BB82_sload_path[8] & !BB82L71);


--EB2L74 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|process0~119
--operation mode is normal

EB2L74 = Y1_command_0_local[8] # Y1_command_0_local[11] & !EB2_enable_LED_sig;


--BB13_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

BB13_sload_path[8]_lut_out = BB13_sload_path[8] $ (Q1L032 & !BB13L71);
BB13_sload_path[8]_reg_input = !Q1L132 & BB13_sload_path[8]_lut_out;
BB13_sload_path[8] = DFFE(BB13_sload_path[8]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB13L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

BB13L91 = CARRY(BB13_sload_path[8] & !BB13L71);


--BB92_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

BB92_sload_path[8]_lut_out = BB92_sload_path[8] $ (P1L141 & !BB92L71);
BB92_sload_path[8]_reg_input = !P1L241 & BB92_sload_path[8]_lut_out;
BB92_sload_path[8] = DFFE(BB92_sload_path[8]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB92L91 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

BB92L91 = CARRY(BB92_sload_path[8] & !BB92L71);


--BB03_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

BB03_sload_path[8]_lut_out = BB03_sload_path[8] $ (Q1L922 & !BB03L71);
BB03_sload_path[8]_reg_input = !Q1L132 & BB03_sload_path[8]_lut_out;
BB03_sload_path[8] = DFFE(BB03_sload_path[8]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB03L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

BB03L91 = CARRY(BB03_sload_path[8] & !BB03L71);


--D2L9 is atwd:atwd1|data_sig[8]~302
--operation mode is normal

D2L9 = Y1L4 & LE1_MASTERHWDATA[8] # !Y1L4 & (DB2_ATWD_D_gray[8] $ DB2_ATWD_D_gray[9]);


--N1L01 is flash_ADC:inst_flash_ADC|data_sig[9]~619
--operation mode is normal

N1L01 = Y1L563 & (Y1L663 & LE1_MASTERHWDATA[9] # !Y1L663 & FLASH_AD_D[9]) # !Y1L563 & FLASH_AD_D[9];


--BB82_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

BB82_sload_path[9]_lut_out = BB82_sload_path[9] $ (P1L041 & BB82L91);
BB82_sload_path[9]_reg_input = !P1L241 & BB82_sload_path[9]_lut_out;
BB82_sload_path[9] = DFFE(BB82_sload_path[9]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB82L12 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

BB82L12 = CARRY(!BB82L91 # !BB82_sload_path[9]);


--H1_atwd1_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd1_pong_enable
--operation mode is normal

H1_atwd1_pong_enable_lut_out = H1L11Q # H1L21Q & H1_atwd1_pong_enable;
H1_atwd1_pong_enable = DFFE(H1_atwd1_pong_enable_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--K1_\LCATWD:atwd_b_enable_disc_old is coinc:inst_coinc|\LCATWD:atwd_b_enable_disc_old
--operation mode is normal

K1_\LCATWD:atwd_b_enable_disc_old = DFFE(H1L8, GLOBAL(FE1_outclock0), !V1_RST, , );

--H1L8 is atwd_ping_pong:inst_atwd_ping_pong|atwd1_enable_disc_sig~14
--operation mode is normal

H1L8 = H1_atwd1_pong_enable & (Y1_command_0_local[9] # Y1_command_0_local[15]) # !H1_atwd1_pong_enable & Y1_command_0_local[9] & !Y1_command_0_local[15];


--K1L873 is coinc:inst_coinc|LC_atwd_b~430
--operation mode is normal

K1L873 = Y1_command_0_local[15] & H1_atwd1_pong_enable # !Y1_command_0_local[15] & Y1_command_0_local[9] # !K1_\LCATWD:atwd_b_enable_disc_old;


--K1L234 is coinc:inst_coinc|LessThan~259
--operation mode is normal

K1L234 = K1_\LCATWD:ATWD_B_down_post_cnt[5] & (Y1_command_5_local[29] # K1L034) # !K1_\LCATWD:ATWD_B_down_post_cnt[5] & Y1_command_5_local[29] & K1L034;


--K1L973 is coinc:inst_coinc|LC_atwd_b~431
--operation mode is normal

K1L973 = K1L234 & K1_LC_down_b & K1_LC_down_a & !K1_LC_RX_down_old;


--K1L454 is coinc:inst_coinc|LessThan~271
--operation mode is normal

K1L454 = K1L782 & Y1_command_5_local[21] & K1L254 # !K1L782 & (Y1_command_5_local[21] # K1L254);


--K1L083 is coinc:inst_coinc|LC_atwd_b~432
--operation mode is normal

K1L083 = Y1_command_2_local[4] & (K1L973 # K1_ATWD_B_launch & K1L454);


--K1L124 is coinc:inst_coinc|LessThan~253
--operation mode is normal

K1L124 = K1_\LCATWD:ATWD_B_up_post_cnt[5] & (Y1_command_5_local[13] # K1L914) # !K1_\LCATWD:ATWD_B_up_post_cnt[5] & Y1_command_5_local[13] & K1L914;


--K1L183 is coinc:inst_coinc|LC_atwd_b~433
--operation mode is normal

K1L183 = K1L124 & K1_LC_up_b & K1_LC_up_a & !K1_LC_RX_up_old;


--K1L344 is coinc:inst_coinc|LessThan~265
--operation mode is normal

K1L344 = K1L592 & Y1_command_5_local[5] & K1L144 # !K1L592 & (Y1_command_5_local[5] # K1L144);


--K1L283 is coinc:inst_coinc|LC_atwd_b~434
--operation mode is normal

K1L283 = Y1_command_2_local[5] & (K1L183 # K1_ATWD_B_launch & K1L344);


--BB13_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

BB13_sload_path[9]_lut_out = BB13_sload_path[9] $ (Q1L032 & BB13L91);
BB13_sload_path[9]_reg_input = !Q1L132 & BB13_sload_path[9]_lut_out;
BB13_sload_path[9] = DFFE(BB13_sload_path[9]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB13L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

BB13L12 = CARRY(!BB13L91 # !BB13_sload_path[9]);


--BB92_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

BB92_sload_path[9]_lut_out = BB92_sload_path[9] $ (P1L141 & BB92L91);
BB92_sload_path[9]_reg_input = !P1L241 & BB92_sload_path[9]_lut_out;
BB92_sload_path[9] = DFFE(BB92_sload_path[9]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB92L12 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

BB92L12 = CARRY(!BB92L91 # !BB92_sload_path[9]);


--BB03_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

BB03_sload_path[9]_lut_out = BB03_sload_path[9] $ (Q1L922 & BB03L91);
BB03_sload_path[9]_reg_input = !Q1L132 & BB03_sload_path[9]_lut_out;
BB03_sload_path[9] = DFFE(BB03_sload_path[9]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB03L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

BB03L12 = CARRY(!BB03L91 # !BB03_sload_path[9]);


--D1L01 is atwd:atwd0|data_sig[9]~303
--operation mode is normal

D1L01 = Y1L3 & (C1_reg_address[12] & DB1_ATWD_D_gray[9] # !C1_reg_address[12] & LE1_MASTERHWDATA[9]) # !Y1L3 & DB1_ATWD_D_gray[9];


--D2L01 is atwd:atwd1|data_sig[9]~303
--operation mode is normal

D2L01 = C1_reg_address[12] & (Y1L3 & LE1_MASTERHWDATA[9] # !Y1L3 & DB2_ATWD_D_gray[9]) # !C1_reg_address[12] & DB2_ATWD_D_gray[9];


--N1L11 is flash_ADC:inst_flash_ADC|data_sig[10]~40
--operation mode is normal

N1L11 = Y1L563 & LE1_MASTERHWDATA[10] & Y1L663;


--D1L11 is atwd:atwd0|data_sig[10]~56
--operation mode is normal

D1L11 = LE1_MASTERHWDATA[10] & Y1L2 & !C1_reg_address[13] & !C1_reg_address[12];


--BB82_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

BB82_sload_path[10]_lut_out = BB82_sload_path[10] $ (P1L041 & !BB82L12);
BB82_sload_path[10]_reg_input = !P1L241 & BB82_sload_path[10]_lut_out;
BB82_sload_path[10] = DFFE(BB82_sload_path[10]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB82L32 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

BB82L32 = CARRY(BB82_sload_path[10] & !BB82L12);


--BB03_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

BB03_sload_path[10]_lut_out = BB03_sload_path[10] $ (Q1L922 & !BB03L12);
BB03_sload_path[10]_reg_input = !Q1L132 & BB03_sload_path[10]_lut_out;
BB03_sload_path[10] = DFFE(BB03_sload_path[10]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB03L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

BB03L32 = CARRY(BB03_sload_path[10] & !BB03L12);


--BB92_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

BB92_sload_path[10]_lut_out = BB92_sload_path[10] $ (P1L141 & !BB92L12);
BB92_sload_path[10]_reg_input = !P1L241 & BB92_sload_path[10]_lut_out;
BB92_sload_path[10] = DFFE(BB92_sload_path[10]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB92L32 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

BB92L32 = CARRY(BB92_sload_path[10] & !BB92L12);


--BB13_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

BB13_sload_path[10]_lut_out = BB13_sload_path[10] $ (Q1L032 & !BB13L12);
BB13_sload_path[10]_reg_input = !Q1L132 & BB13_sload_path[10]_lut_out;
BB13_sload_path[10] = DFFE(BB13_sload_path[10]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB13L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

BB13L32 = CARRY(BB13_sload_path[10] & !BB13L12);


--D2L11 is atwd:atwd1|data_sig[10]~56
--operation mode is normal

D2L11 = C1_reg_address[12] & LE1_MASTERHWDATA[10] & Y1L2 & !C1_reg_address[13];


--N1L21 is flash_ADC:inst_flash_ADC|data_sig[11]~41
--operation mode is normal

N1L21 = Y1L563 & LE1_MASTERHWDATA[11] & Y1L663;


--BB82_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

BB82_sload_path[11]_lut_out = BB82_sload_path[11] $ (P1L041 & BB82L32);
BB82_sload_path[11]_reg_input = !P1L241 & BB82_sload_path[11]_lut_out;
BB82_sload_path[11] = DFFE(BB82_sload_path[11]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB82L52 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

BB82L52 = CARRY(!BB82L32 # !BB82_sload_path[11]);


--BB03_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

BB03_sload_path[11]_lut_out = BB03_sload_path[11] $ (Q1L922 & BB03L32);
BB03_sload_path[11]_reg_input = !Q1L132 & BB03_sload_path[11]_lut_out;
BB03_sload_path[11] = DFFE(BB03_sload_path[11]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB03L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

BB03L52 = CARRY(!BB03L32 # !BB03_sload_path[11]);


--BB92_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

BB92_sload_path[11]_lut_out = BB92_sload_path[11] $ (P1L141 & BB92L32);
BB92_sload_path[11]_reg_input = !P1L241 & BB92_sload_path[11]_lut_out;
BB92_sload_path[11] = DFFE(BB92_sload_path[11]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB92L52 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

BB92L52 = CARRY(!BB92L32 # !BB92_sload_path[11]);


--BB13_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

BB13_sload_path[11]_lut_out = BB13_sload_path[11] $ (Q1L032 & BB13L32);
BB13_sload_path[11]_reg_input = !Q1L132 & BB13_sload_path[11]_lut_out;
BB13_sload_path[11] = DFFE(BB13_sload_path[11]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB13L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

BB13L52 = CARRY(!BB13L32 # !BB13_sload_path[11]);


--D1L21 is atwd:atwd0|data_sig[11]~57
--operation mode is normal

D1L21 = LE1_MASTERHWDATA[11] & Y1L2 & !C1_reg_address[13] & !C1_reg_address[12];


--D2L21 is atwd:atwd1|data_sig[11]~57
--operation mode is normal

D2L21 = C1_reg_address[12] & LE1_MASTERHWDATA[11] & Y1L2 & !C1_reg_address[13];


--N1L31 is flash_ADC:inst_flash_ADC|data_sig[12]~42
--operation mode is normal

N1L31 = Y1L563 & LE1_MASTERHWDATA[12] & Y1L663;


--D1L31 is atwd:atwd0|data_sig[12]~58
--operation mode is normal

D1L31 = LE1_MASTERHWDATA[12] & Y1L2 & !C1_reg_address[13] & !C1_reg_address[12];


--BB82_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

BB82_sload_path[12]_lut_out = BB82_sload_path[12] $ (P1L041 & !BB82L52);
BB82_sload_path[12]_reg_input = !P1L241 & BB82_sload_path[12]_lut_out;
BB82_sload_path[12] = DFFE(BB82_sload_path[12]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB82L72 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

BB82L72 = CARRY(BB82_sload_path[12] & !BB82L52);


--BB03_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

BB03_sload_path[12]_lut_out = BB03_sload_path[12] $ (Q1L922 & !BB03L52);
BB03_sload_path[12]_reg_input = !Q1L132 & BB03_sload_path[12]_lut_out;
BB03_sload_path[12] = DFFE(BB03_sload_path[12]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB03L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

BB03L72 = CARRY(BB03_sload_path[12] & !BB03L52);


--BB92_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

BB92_sload_path[12]_lut_out = BB92_sload_path[12] $ (P1L141 & !BB92L52);
BB92_sload_path[12]_reg_input = !P1L241 & BB92_sload_path[12]_lut_out;
BB92_sload_path[12] = DFFE(BB92_sload_path[12]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB92L72 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

BB92L72 = CARRY(BB92_sload_path[12] & !BB92L52);


--BB13_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

BB13_sload_path[12]_lut_out = BB13_sload_path[12] $ (Q1L032 & !BB13L52);
BB13_sload_path[12]_reg_input = !Q1L132 & BB13_sload_path[12]_lut_out;
BB13_sload_path[12] = DFFE(BB13_sload_path[12]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB13L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

BB13L72 = CARRY(BB13_sload_path[12] & !BB13L52);


--D2L31 is atwd:atwd1|data_sig[12]~58
--operation mode is normal

D2L31 = C1_reg_address[12] & LE1_MASTERHWDATA[12] & Y1L2 & !C1_reg_address[13];


--LB1_inst40[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[13]
--operation mode is normal

LB1_inst40[13]_lut_out = BB7_q[13];
LB1_inst40[13] = DFFE(LB1_inst40[13]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , VB1_DCMD_SEQ1);


--N1L41 is flash_ADC:inst_flash_ADC|data_sig[13]~43
--operation mode is normal

N1L41 = Y1L563 & LE1_MASTERHWDATA[13] & Y1L663;


--BB82_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

BB82_sload_path[13]_lut_out = BB82_sload_path[13] $ (P1L041 & BB82L72);
BB82_sload_path[13]_reg_input = !P1L241 & BB82_sload_path[13]_lut_out;
BB82_sload_path[13] = DFFE(BB82_sload_path[13]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB82L92 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

BB82L92 = CARRY(!BB82L72 # !BB82_sload_path[13]);


--BB03_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

BB03_sload_path[13]_lut_out = BB03_sload_path[13] $ (Q1L922 & BB03L72);
BB03_sload_path[13]_reg_input = !Q1L132 & BB03_sload_path[13]_lut_out;
BB03_sload_path[13] = DFFE(BB03_sload_path[13]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB03L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

BB03L92 = CARRY(!BB03L72 # !BB03_sload_path[13]);


--BB92_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

BB92_sload_path[13]_lut_out = BB92_sload_path[13] $ (P1L141 & BB92L72);
BB92_sload_path[13]_reg_input = !P1L241 & BB92_sload_path[13]_lut_out;
BB92_sload_path[13] = DFFE(BB92_sload_path[13]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB92L92 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

BB92L92 = CARRY(!BB92L72 # !BB92_sload_path[13]);


--BB13_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

BB13_sload_path[13]_lut_out = BB13_sload_path[13] $ (Q1L032 & BB13L72);
BB13_sload_path[13]_reg_input = !Q1L132 & BB13_sload_path[13]_lut_out;
BB13_sload_path[13] = DFFE(BB13_sload_path[13]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB13L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

BB13L92 = CARRY(!BB13L72 # !BB13_sload_path[13]);


--D1L41 is atwd:atwd0|data_sig[13]~59
--operation mode is normal

D1L41 = LE1_MASTERHWDATA[13] & Y1L2 & !C1_reg_address[13] & !C1_reg_address[12];


--D2L41 is atwd:atwd1|data_sig[13]~59
--operation mode is normal

D2L41 = C1_reg_address[12] & LE1_MASTERHWDATA[13] & Y1L2 & !C1_reg_address[13];


--LB1_inst40[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[14]
--operation mode is normal

LB1_inst40[14]_lut_out = BB7_q[14];
LB1_inst40[14] = DFFE(LB1_inst40[14]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , VB1_DCMD_SEQ1);


--N1L51 is flash_ADC:inst_flash_ADC|data_sig[14]~44
--operation mode is normal

N1L51 = Y1L563 & LE1_MASTERHWDATA[14] & Y1L663;


--D1L51 is atwd:atwd0|data_sig[14]~60
--operation mode is normal

D1L51 = LE1_MASTERHWDATA[14] & Y1L2 & !C1_reg_address[13] & !C1_reg_address[12];


--BB82_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

BB82_sload_path[14]_lut_out = BB82_sload_path[14] $ (P1L041 & !BB82L92);
BB82_sload_path[14]_reg_input = !P1L241 & BB82_sload_path[14]_lut_out;
BB82_sload_path[14] = DFFE(BB82_sload_path[14]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB82L13 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

BB82L13 = CARRY(BB82_sload_path[14] & !BB82L92);


--BB03_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

BB03_sload_path[14]_lut_out = BB03_sload_path[14] $ (Q1L922 & !BB03L92);
BB03_sload_path[14]_reg_input = !Q1L132 & BB03_sload_path[14]_lut_out;
BB03_sload_path[14] = DFFE(BB03_sload_path[14]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB03L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

BB03L13 = CARRY(BB03_sload_path[14] & !BB03L92);


--BB92_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

BB92_sload_path[14]_lut_out = BB92_sload_path[14] $ (P1L141 & !BB92L92);
BB92_sload_path[14]_reg_input = !P1L241 & BB92_sload_path[14]_lut_out;
BB92_sload_path[14] = DFFE(BB92_sload_path[14]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB92L13 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

BB92L13 = CARRY(BB92_sload_path[14] & !BB92L92);


--BB13_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

BB13_sload_path[14]_lut_out = BB13_sload_path[14] $ (Q1L032 & !BB13L92);
BB13_sload_path[14]_reg_input = !Q1L132 & BB13_sload_path[14]_lut_out;
BB13_sload_path[14] = DFFE(BB13_sload_path[14]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);

--BB13L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

BB13L13 = CARRY(BB13_sload_path[14] & !BB13L92);


--D2L51 is atwd:atwd1|data_sig[14]~60
--operation mode is normal

D2L51 = C1_reg_address[12] & LE1_MASTERHWDATA[14] & Y1L2 & !C1_reg_address[13];


--LB1_inst40[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[15]
--operation mode is normal

LB1_inst40[15]_lut_out = BB7_q[15];
LB1_inst40[15] = DFFE(LB1_inst40[15]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , VB1_DCMD_SEQ1);


--N1L61 is flash_ADC:inst_flash_ADC|data_sig[15]~45
--operation mode is normal

N1L61 = Y1L563 & LE1_MASTERHWDATA[15] & Y1L663;


--BB82_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

BB82_sload_path[15]_lut_out = BB82_sload_path[15] $ (P1L041 & BB82L13);
BB82_sload_path[15]_reg_input = !P1L241 & BB82_sload_path[15]_lut_out;
BB82_sload_path[15] = DFFE(BB82_sload_path[15]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);


--BB03_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

BB03_sload_path[15]_lut_out = BB03_sload_path[15] $ (Q1L922 & BB03L13);
BB03_sload_path[15]_reg_input = !Q1L132 & BB03_sload_path[15]_lut_out;
BB03_sload_path[15] = DFFE(BB03_sload_path[15]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);


--BB92_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

BB92_sload_path[15]_lut_out = BB92_sload_path[15] $ (P1L141 & BB92L13);
BB92_sload_path[15]_reg_input = !P1L241 & BB92_sload_path[15]_lut_out;
BB92_sload_path[15] = DFFE(BB92_sload_path[15]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);


--BB13_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

BB13_sload_path[15]_lut_out = BB13_sload_path[15] $ (Q1L032 & BB13L13);
BB13_sload_path[15]_reg_input = !Q1L132 & BB13_sload_path[15]_lut_out;
BB13_sload_path[15] = DFFE(BB13_sload_path[15]_reg_input, GLOBAL(FE1_outclock0), , , !V1_RST);


--D1L61 is atwd:atwd0|data_sig[15]~61
--operation mode is normal

D1L61 = LE1_MASTERHWDATA[15] & Y1L2 & !C1_reg_address[13] & !C1_reg_address[12];


--D2L61 is atwd:atwd1|data_sig[15]~61
--operation mode is normal

D2L61 = C1_reg_address[12] & LE1_MASTERHWDATA[15] & Y1L2 & !C1_reg_address[13];


--C1L05 is ahb_slave:ahb_slave_inst|Select~7916
--operation mode is normal

C1L05 = !C1L55Q & (LE1_MASTERHTRANS[0] # LE1_MASTERHTRANS[1]);


--C1L15 is ahb_slave:ahb_slave_inst|Select~7917
--operation mode is normal

C1L15 = C1_masterhresp[0] & (LE1_MASTERHTRANS[0] # !LE1_MASTERHTRANS[1]);


--TB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~3
--operation mode is normal

TB1L9 = VB1_MTYPE_LEN1 & EC1_data_stb;


--TB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~5
--operation mode is normal

TB1L01 = TB1L9 & EC1L5 & (A_nB $ !JC1_dffs[7]);


--KB1L13 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_PULSE~11
--operation mode is normal

KB1L13 = KB1_REC_PULSE & !WC1_pulse_rcvd & !EC1_stf_stb;


--KB1L1 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~76
--operation mode is normal

KB1L1 = KB1_SND_DAT & !ND1_msg_sent & !NB1_RES;


--TB1_drreq_rcvd is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd
--operation mode is normal

TB1_drreq_rcvd_lut_out = (TB1_ctrl_msg & TB1L4Q & VB1_CTRL_OK & !TB1L6Q) & CASCADE(TB1L32);
TB1_drreq_rcvd = DFFE(TB1_drreq_rcvd_lut_out, GLOBAL(FE1_outclock0), !EC1_stf_stb, , );


--KB1L6 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~235
--operation mode is normal

KB1L6 = TB1_drreq_rcvd & KB1_CMD_WAIT & !NB1_RES;


--TB1_idreq_rcvd is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd
--operation mode is normal

TB1_idreq_rcvd_lut_out = TB1L81 & TB1L02 & !TB1L4Q & !TB1L6Q;
TB1_idreq_rcvd = DFFE(TB1_idreq_rcvd_lut_out, GLOBAL(FE1_outclock0), !EC1_stf_stb, , );


--MB1_inst9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst9
--operation mode is normal

MB1_inst9_lut_out = Y1_dom_id[48];
MB1_inst9 = DFFE(MB1_inst9_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--KB1L2 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~91
--operation mode is normal

KB1L2 = TB1_idreq_rcvd & MB1_inst9 & KB1_CMD_WAIT & !NB1_RES;


--KB1L4 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~125
--operation mode is normal

KB1L4 = KB1_SND_TC_DAT & !ND1_msg_sent & !NB1_RES;


--KB1_DRREQ_WT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DRREQ_WT
--operation mode is normal

KB1_DRREQ_WT_lut_out = !NB1_RES & (KB1L62 # NB1_pulse_sent & KB1_SND_PULSE);
KB1_DRREQ_WT = DFFE(KB1_DRREQ_WT_lut_out, GLOBAL(FE1_outclock0), , , );


--TB1_idle_rcvd is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd
--operation mode is normal

TB1_idle_rcvd_lut_out = TB1L2Q & TB1L3Q & TB1L6Q & TB1L71;
TB1_idle_rcvd = DFFE(TB1_idle_rcvd_lut_out, GLOBAL(FE1_outclock0), !EC1_stf_stb, , );


--KB1L44 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_IDLE~57
--operation mode is normal

KB1L44 = TB1_idle_rcvd & (KB1_CMD_WAIT # KB1_SND_IDLE & !ND1_msg_sent) # !TB1_idle_rcvd & KB1_SND_IDLE & !ND1_msg_sent;


--TB1_bfstat_rcvd is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|bfstat_rcvd
--operation mode is normal

TB1_bfstat_rcvd_lut_out = TB1L6Q & TB1L71 & !TB1L2Q & !TB1L3Q;
TB1_bfstat_rcvd = DFFE(TB1_bfstat_rcvd_lut_out, GLOBAL(FE1_outclock0), !EC1_stf_stb, , );


--KB1L7 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~236
--operation mode is normal

KB1L7 = KB1_CMD_WAIT & !NB1_RES & (TB1_bfstat_rcvd # VB1_DATA_OK);


--KB1L3 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~124
--operation mode is normal

KB1L3 = ND1_msg_sent # NB1_RES;


--KB1L5 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~156
--operation mode is normal

KB1L5 = KB1L7 & (RB1L721 # !RB1L911 & !RB1L021);


--KB1L8 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~237
--operation mode is normal

KB1L8 = KB1L6 & !QC2L91 & !BB12_pre_out[15] & !BB12_pre_out[14];


--BB22_sload_path[4] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

BB22_sload_path[4]_lut_out = BB22_sload_path[4] $ !BB22L9;
BB22_sload_path[4] = DFFE(BB22_sload_path[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , !BB22L81);

--BB22L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

BB22L11 = CARRY(BB22_sload_path[4] & !BB22L9);


--BB22_sload_path[5] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

BB22_sload_path[5]_lut_out = BB22_sload_path[5] $ BB22L11;
BB22_sload_path[5] = DFFE(BB22_sload_path[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , !BB22L81);

--BB22L31 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

BB22L31 = CARRY(!BB22L11 # !BB22_sload_path[5]);


--BB22_sload_path[6] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

BB22_sload_path[6]_lut_out = BB22_sload_path[6] $ !BB22L31;
BB22_sload_path[6] = DFFE(BB22_sload_path[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , !BB22L81);

--BB22L51 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

BB22L51 = CARRY(BB22_sload_path[6] & !BB22L31);


--BB22_sload_path[7] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

BB22_sload_path[7]_lut_out = BB22_sload_path[7] $ BB22L51;
BB22_sload_path[7] = DFFE(BB22_sload_path[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , !BB22L81);

--BB22_cout is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

BB22_cout = CARRY(!BB22L51 # !BB22_sload_path[7]);


--NB1L81 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|RES~74
--operation mode is normal

NB1L81 = BB22_sload_path[4] & BB22_sload_path[5] & BB22_sload_path[6] & BB22_sload_path[7];


--BB22_sload_path[1] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

BB22_sload_path[1]_lut_out = BB22_sload_path[1] $ BB22L3;
BB22_sload_path[1] = DFFE(BB22_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , !BB22L81);

--BB22L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

BB22L5 = CARRY(!BB22L3 # !BB22_sload_path[1]);


--BB22_sload_path[2] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

BB22_sload_path[2]_lut_out = BB22_sload_path[2] $ !BB22L5;
BB22_sload_path[2] = DFFE(BB22_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , !BB22L81);

--BB22L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

BB22L7 = CARRY(BB22_sload_path[2] & !BB22L5);


--BB22_sload_path[3] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

BB22_sload_path[3]_lut_out = BB22_sload_path[3] $ BB22L7;
BB22_sload_path[3] = DFFE(BB22_sload_path[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , !BB22L81);

--BB22L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

BB22L9 = CARRY(!BB22L7 # !BB22_sload_path[3]);


--BB22_sload_path[0] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB22_sload_path[0]_lut_out = !BB22_sload_path[0];
BB22_sload_path[0] = DFFE(BB22_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , !BB22L81);

--BB22L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB22L3 = CARRY(BB22_sload_path[0]);


--XD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~178
--operation mode is normal

XD1L2 = XD1_TXCNT & (BB41_sload_path[0] # !BB41_sload_path[4] # !PC9L3);


--BB51_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

BB51_sload_path[3]_lut_out = BB51_sload_path[3] $ BB51L7;
BB51_sload_path[3]_reg_input = !PC21_aeb_out & BB51_sload_path[3]_lut_out;
BB51_sload_path[3] = DFFE(BB51_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), XD1_ct_sclr, , BB41L31);

--BB51L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

BB51L9 = CARRY(!BB51L7 # !BB51_sload_path[3]);


--ND1_crc_init is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_init
--operation mode is normal

ND1_crc_init_lut_out = XD1_shr_load & !ND1L5 & !ND1_SEND_IDLE # !XD1_shr_load & (ND1_crc_init # !ND1L5 & !ND1_SEND_IDLE);
ND1_crc_init = DFFE(ND1_crc_init_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1758
--operation mode is normal

ND1L4 = ND1_crc_init & !XD1_shr_load;


--QD1_send_ctrl_del is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_ctrl_del
--operation mode is normal

QD1_send_ctrl_del_lut_out = VCC;
QD1_send_ctrl_del = DFFE(QD1_send_ctrl_del_lut_out, GLOBAL(FE1_outclock0), !KB1_send_ctrl, , QD1L8);


--ND1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1759
--operation mode is normal

ND1L5 = !QD1_send_ctrl_del & !KB1_SND_ID & !KB1_SND_TC_DAT & !QD1_send_data_del;


--ND1_SEND_IDLE is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SEND_IDLE
--operation mode is normal

ND1_SEND_IDLE_lut_out = !ND1_msg_sent & (ND1_SEND_IDLE # !ND1L5);
ND1_SEND_IDLE = DFFE(ND1_SEND_IDLE_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1_EOF is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF
--operation mode is normal

ND1_EOF_lut_out = XD1_shr_load & ND1_CRC0 # !XD1_shr_load & ND1_EOF;
ND1_EOF = DFFE(ND1_EOF_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1_CRC0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC0
--operation mode is normal

ND1_CRC0_lut_out = ND1_CRC1 & (ND1_CRC0 # XD1_shr_load) # !ND1_CRC1 & ND1_CRC0 & !XD1_shr_load;
ND1_CRC0 = DFFE(ND1_CRC0_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1760
--operation mode is normal

ND1L6 = XD1_shr_load & !ND1_CRC0 # !XD1_shr_load & !ND1_EOF;


--ND1_BYT1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT1
--operation mode is normal

ND1_BYT1_lut_out = ND1_BYT0 & (ND1_BYT1 # XD1_shr_load) # !ND1_BYT0 & ND1_BYT1 & !XD1_shr_load;
ND1_BYT1 = DFFE(ND1_BYT1_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1_BYT0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0
--operation mode is normal

ND1_BYT0_lut_out = ND1L9 # ND1L01 & QD1_send_data_del # !ND1L22;
ND1_BYT0 = DFFE(ND1_BYT0_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1_TCWFM_L is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_L
--operation mode is normal

ND1_TCWFM_L_lut_out = ND1L11 # ND1L21 # ND1_TCWFM_L & !XD1_shr_load;
ND1_TCWFM_L = DFFE(ND1_TCWFM_L_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1761
--operation mode is normal

ND1L7 = ND1_crc_init & XD1_shr_load;


--ND1L39 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~41
--operation mode is normal

ND1L39 = QD1_send_data_del & (ME1_portadataout[0] # ME1_portadataout[1]);


--BB8_counter_cell[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]
--operation mode is counter

BB8_counter_cell[5]_lut_out = BB8_counter_cell[5] $ BB8L11;
BB8_counter_cell[5]_sload_eqn = (WC1_wfm_ct_sload & VCC) # (!WC1_wfm_ct_sload & BB8_counter_cell[5]_lut_out);
BB8_counter_cell[5] = DFFE(BB8_counter_cell[5]_sload_eqn, GLOBAL(FE1_outclock0), , , WC1_wfm_ct_clk_en);

--BB8_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

BB8_cout = CARRY(BB8_counter_cell[5] # !BB8L11);


--ND1_TCWF_CHK is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWF_CHK
--operation mode is normal

ND1_TCWF_CHK_lut_out = ND1_TCWFM_WT;
ND1_TCWF_CHK = DFFE(ND1_TCWF_CHK_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1_ID_BYTE is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_BYTE
--operation mode is normal

ND1_ID_BYTE_lut_out = ND1L31 # ND1_ID_LOAD # ND1_ID_BYTE & !XD1_shr_load;
ND1_ID_BYTE = DFFE(ND1_ID_BYTE_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1_ID_LOAD is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_LOAD
--operation mode is normal

ND1_ID_LOAD_lut_out = ND1_DCMD_SEQ1 & KB1_SND_ID & XD1_shr_load;
ND1_ID_LOAD = DFFE(ND1_ID_LOAD_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~225
--operation mode is normal

ND1L83 = !ND1_ID_BYTE & !ND1_ID_LOAD & (BB8L41 # !ND1_TCWF_CHK);


--ND1L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~226
--operation mode is normal

ND1L93 = ND1_TCWFM_L # ND1L7 & !ND1L39 # !ND1L83;


--ND1_TC_RX_TIME is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_RX_TIME
--operation mode is normal

ND1_TC_RX_TIME_lut_out = ND1L2 # ND1L41 # ND1L55 & KB1_SND_TC_DAT;
ND1_TC_RX_TIME = DFFE(ND1_TC_RX_TIME_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1_TC_TX_TIME is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME
--operation mode is normal

ND1_TC_TX_TIME_lut_out = ND1_TC_TX_TIME & !XD1_shr_load # !ND1L401;
ND1_TC_TX_TIME = DFFE(ND1_TC_TX_TIME_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1_TCWFM_H is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_H
--operation mode is normal

ND1_TCWFM_H_lut_out = ND1_TCWFM_L;
ND1_TCWFM_H = DFFE(ND1_TCWFM_H_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , XD1_shr_load);


--ND1L04 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~227
--operation mode is normal

ND1L04 = ND1_TC_RX_TIME # ND1_TC_TX_TIME # ND1_TCWFM_H # ND1_BYT3;


--HD1_done is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|done
--operation mode is normal

HD1_done_lut_out = HD1L55Q & !ND1_crc_init;
HD1_done = DFFE(HD1_done_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--ND1_CRC_WAIT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT
--operation mode is normal

ND1_CRC_WAIT_lut_out = ND1L33 # ND1L55 & QD1_send_ctrl_del # !ND1L43;
ND1_CRC_WAIT = DFFE(ND1_CRC_WAIT_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1_BYT2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT2
--operation mode is normal

ND1_BYT2_lut_out = ND1_BYT1;
ND1_BYT2 = DFFE(ND1_BYT2_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , XD1_shr_load);


--ND1_CRC3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC3
--operation mode is normal

ND1_CRC3_lut_out = HD1_done & (ND1_CRC_WAIT # ND1_CRC3 & !XD1_shr_load) # !HD1_done & ND1_CRC3 & !XD1_shr_load;
ND1_CRC3 = DFFE(ND1_CRC3_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~228
--operation mode is normal

ND1L14 = !ND1_BYT2 & !ND1_CRC3 & (!ND1_CRC_WAIT # !HD1_done);


--ND1L24 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~229
--operation mode is normal

ND1L24 = !XD1_shr_load & (ND1_CRC0 # ND1L04) # !ND1L14;


--BB91_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

BB91_sload_path[2]_lut_out = BB91_sload_path[2] $ !BB91L5;
BB91_sload_path[2] = DFFE(BB91_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), !ND1_crc_init, , ND1_shift_ct_en);

--BB91_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

BB91_cout = CARRY(BB91_sload_path[2] & !BB91L5);


--ND1_TXSHR8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TXSHR8
--operation mode is normal

ND1_TXSHR8_lut_out = ND1L51 & (ND1_TXSHR8 # ND1_TC_TX_TIME & XD1_shr_load) # !ND1L51 & ND1_TC_TX_TIME & XD1_shr_load;
ND1_TXSHR8 = DFFE(ND1_TXSHR8_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--BB02_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

BB02_sload_path[2]_lut_out = BB02_sload_path[2] $ BB02L6;
BB02_sload_path[2] = DFFE(BB02_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), !ND1_crc_init, , ND1_shift_ct_en);

--BB02_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

BB02_cout = CARRY(!BB02L6 # !BB02_sload_path[2]);


--ND1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~443
--operation mode is normal

ND1L3 = BB91L8 & ND1_TXSHR8 & !BB02L9;


--ND1_RXSHR8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|RXSHR8
--operation mode is normal

ND1_RXSHR8_lut_out = ND1L51 & (ND1_RXSHR8 # ND1_TC_RX_TIME & XD1_shr_load) # !ND1L51 & ND1_TC_RX_TIME & XD1_shr_load;
ND1_RXSHR8 = DFFE(ND1_RXSHR8_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~402
--operation mode is normal

ND1L2 = BB91L8 & ND1_RXSHR8 & !BB02L9;


--ND1_DCMD_SEQ1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1
--operation mode is normal

ND1_DCMD_SEQ1_lut_out = ND1_DCMD_SEQ1 & (ND1_PTYPE_SEQ0 # ND1L61 # !XD1_shr_load) # !ND1_DCMD_SEQ1 & ND1_PTYPE_SEQ0 & XD1_shr_load;
ND1_DCMD_SEQ1 = DFFE(ND1_DCMD_SEQ1_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~390
--operation mode is normal

ND1L1 = ND1_DCMD_SEQ1 & KB1_SND_TC_DAT & XD1_shr_load;


--ND1_CRC2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC2
--operation mode is normal

ND1_CRC2_lut_out = ND1_CRC3;
ND1_CRC2 = DFFE(ND1_CRC2_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , XD1_shr_load);


--ND1L34 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~230
--operation mode is normal

ND1L34 = ND1_CRC2 # BB02L9 & (ND1_RXSHR8 # ND1_TXSHR8);


--ND1L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~231
--operation mode is normal

ND1L44 = ND1L3 # ND1L2 # ND1L1 # ND1L34;


--ND1_CRC1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC1
--operation mode is normal

ND1_CRC1_lut_out = ND1_CRC2;
ND1_CRC1 = DFFE(ND1_CRC1_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , XD1_shr_load);


--ND1_ID_SHR8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_SHR8
--operation mode is normal

ND1_ID_SHR8_lut_out = ND1L51 & (ND1_ID_SHR8 # ND1_ID_BYTE & XD1_shr_load) # !ND1L51 & ND1_ID_BYTE & XD1_shr_load;
ND1_ID_SHR8 = DFFE(ND1_ID_SHR8_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1L54 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~232
--operation mode is normal

ND1L54 = ND1_CRC1 # ND1_ID_SHR8 & !BB02L9;


--ND1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1762
--operation mode is normal

ND1L8 = !QD1_send_ctrl_del & !KB1_SND_ID & !KB1_SND_TC_DAT # !XD1_shr_load;


--ND1_LEN0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|LEN0
--operation mode is normal

ND1_LEN0_lut_out = XD1_shr_load & ND1_crc_init & !QD1_send_data_del # !XD1_shr_load & ND1_LEN0;
ND1_LEN0 = DFFE(ND1_LEN0_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1_PTYPE_SEQ0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PTYPE_SEQ0
--operation mode is normal

ND1_PTYPE_SEQ0_lut_out = ND1_MTYPE_LEN1;
ND1_PTYPE_SEQ0 = DFFE(ND1_PTYPE_SEQ0_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , XD1_shr_load);


--ND1_MTYPE_LEN1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|MTYPE_LEN1
--operation mode is normal

ND1_MTYPE_LEN1_lut_out = ND1_LEN0;
ND1_MTYPE_LEN1 = DFFE(ND1_MTYPE_LEN1_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , XD1_shr_load);


--ND1L48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~348
--operation mode is normal

ND1L48 = !ND1_LEN0 & !ND1_PTYPE_SEQ0 & !ND1_MTYPE_LEN1;


--ND1L64 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~233
--operation mode is normal

ND1L64 = ND1L54 # ND1L8 & ND1_DCMD_SEQ1 # !ND1L48;


--ND1L74 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~234
--operation mode is normal

ND1L74 = ND1L93 # ND1L24 # ND1L44 # ND1L64;


--BB61_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is counter

BB61_pre_out[9]_lut_out = BB61_pre_out[9] $ BB61_the_carries[9];
BB61_pre_out[9]_sload_eqn = (ND1_crc_init & ME1_portadataout[11]) # (!ND1_crc_init & BB61_pre_out[9]_lut_out);
BB61_pre_out[9] = DFFE(BB61_pre_out[9]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1_plen_clk_en);

--BB61_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is counter

BB61_the_carries[10] = CARRY(BB61_pre_out[9] $ ND1_PL_INC # !BB61_the_carries[9]);


--ND1_PL_INC is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC
--operation mode is normal

ND1_PL_INC_lut_out = ND1_crc_init & QD1_send_data_del & XD1_shr_load & !ND1L71;
ND1_PL_INC = DFFE(ND1_PL_INC_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0~19
--operation mode is normal

ND1L22 = !ND1_PL_INC & (BB61L23 # !ND1_dpr_ren);


--PC9_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

PC9_aeb_out = BB41_sload_path[0] & BB41_sload_path[1] & !BB41_sload_path[2] & !BB41_sload_path[3];


--EC1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~1022
--operation mode is normal

EC1L7 = !JC1_dffs[5] & !JC1_dffs[1];


--EC1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~1023
--operation mode is normal

EC1L8 = EC1L7 & JC1_dffs[4] & JC1_dffs[3] & !JC1_dffs[6];


--ZB1_crc32_en is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_en
--operation mode is normal

ZB1_crc32_en_lut_out = ZB1L93Q & !VB1_STF_WAIT & !VB1_START;
ZB1_crc32_en = DFFE(ZB1_crc32_en_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--VB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|crc_init~232
--operation mode is normal

VB1L61 = !VB1_STF_WAIT & !VB1_START;


--UC1L64 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG~12
--operation mode is normal

UC1L64 = UC1_SRG[31] $ UC1_SRG[22];


--UC1L74 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG~13
--operation mode is normal

UC1L74 = UC1_SRG[31] $ UC1_SRG[25];


--UC1L54 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG~11
--operation mode is normal

UC1L54 = UC1_SRG[31] $ UC1_SRG[21];


--UC1L44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG~10
--operation mode is normal

UC1L44 = UC1_SRG[31] $ UC1_SRG[15];


--UC1L24 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG~8
--operation mode is normal

UC1L24 = UC1_SRG[31] $ UC1_SRG[10];


--UC1L34 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG~9
--operation mode is normal

UC1L34 = UC1_SRG[31] $ UC1_SRG[11];


--UC1L93 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG~5
--operation mode is normal

UC1L93 = UC1_SRG[31] $ UC1_SRG[6];


--UC1L04 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG~6
--operation mode is normal

UC1L04 = UC1_SRG[31] $ UC1_SRG[7];


--UC1L14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG~7
--operation mode is normal

UC1L14 = UC1_SRG[31] $ UC1_SRG[9];


--UC1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG~3
--operation mode is normal

UC1L73 = UC1_SRG[31] $ UC1_SRG[3];


--UC1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG~4
--operation mode is normal

UC1L83 = UC1_SRG[31] $ UC1_SRG[4];


--ZB1_crc32_data is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_data
--operation mode is normal

ZB1_crc32_data_lut_out = ZB1_srg[7];
ZB1_crc32_data = DFFE(ZB1_crc32_data_lut_out, GLOBAL(FE1_outclock0), , , DC1_not_receive);


--UC1L43 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG~0
--operation mode is normal

UC1L43 = ZB1_crc32_data $ UC1_SRG[31];


--UC1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG~1
--operation mode is normal

UC1L53 = UC1_SRG[31] $ UC1_SRG[0];


--UC1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG~2
--operation mode is normal

UC1L63 = UC1_SRG[31] $ UC1_SRG[1];


--Y1L18 is slaveregister:slaveregister_inst|com_thr_del[9]~240
--operation mode is normal

Y1L18 = Y1L99 & C1_reg_address[2] & !V1_RST;


--KB1L32 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CRES_WAIT~14
--operation mode is normal

KB1L32 = KB1_CRES_WAIT & !TB1_comres_rcvd;


--KB1_PON is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|PON
--operation mode is normal

KB1_PON_lut_out = NB1_RES # KB1_PON & !BB33_sload_path[5];
KB1_PON = DFFE(KB1_PON_lut_out, GLOBAL(FE1_outclock0), , , );


--ND1L09 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~52
--operation mode is normal

ND1L09 = ND1_TCWFM_H # BB02L9 & ND1_TXSHR8 # !BB02L9 & ND1_ID_SHR8;


--ND1_TCWFM_WT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_WT
--operation mode is normal

ND1_TCWFM_WT_lut_out = ND1_tcwf_rd_next;
ND1_TCWFM_WT = DFFE(ND1_TCWFM_WT_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1_tcwf_rd_next is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|tcwf_rd_next
--operation mode is normal

ND1_tcwf_rd_next_lut_out = ND1_TCWFM_H & XD1_shr_load;
ND1_tcwf_rd_next = DFFE(ND1_tcwf_rd_next_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1L19 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~53
--operation mode is normal

ND1L19 = ND1_TCWFM_WT # ND1_tcwf_rd_next;


--HD1L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~762
--operation mode is normal

HD1L72 = VD62L2 & (VD52L2 # ND1_muxsel4) # !VD62L2 & VD52L2 & !ND1_muxsel4;


--JC4_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

JC4_dffs[3]_lut_out = HD1L82 & (JC4_dffs[4] # XD1_shr_load) # !HD1L82 & JC4_dffs[4] & !XD1_shr_load;
JC4_dffs[3] = DFFE(JC4_dffs[3]_lut_out, GLOBAL(FE1_outclock0), XD1_ct_sclr, , XD1_shr_ena);


--NB1L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~109
--operation mode is normal

NB1L5 = (BB32_sload_path[1] & KB1_SND_PULSE) & CASCADE(NB1L21);


--PC91_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC91_aeb_out = PC81_aeb_out & PC71_aeb_out & PC51_aeb_out & PC61_aeb_out;


--WC1L9Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~34
--operation mode is normal

WC1L9Q_lut_out = PC6_agb_out & (WC1L9Q # WC1L8Q & WB1_hl_edge) # !PC6_agb_out & WC1L8Q & WB1_hl_edge;
WC1L9Q = DFFE(WC1L9Q_lut_out, GLOBAL(FE1_outclock0), !TB1_tcal_rcvd, , );


--NB1L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~106
--operation mode is normal

NB1L3 = BB32_sload_path[1] & BB32_sload_path[6] & !BB32_sload_path[2] & !BB32_sload_path[4];


--NB1L6 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~110
--operation mode is normal

NB1L6 = (NB1L8 & NB1L9 & NB1L3 & !BB32_sload_path[0]) & CASCADE(NB1L4);


--NB1L4 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~108
--operation mode is normal

NB1L4 = !BB32_sload_path[3] & !BB32_sload_path[5];


--EB1_enable_LED_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_LED_old
--operation mode is normal

EB1_enable_LED_old_lut_out = Y1_command_0_local[3];
EB1_enable_LED_old = DFFE(EB1_enable_LED_old_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB1L502 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or~96
--operation mode is normal

CB1L502 = CB1L852Q # CB1L952Q # CB1L252Q # CB1L352Q;


--CB1L691 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or~20
--operation mode is normal

CB1L691 = CB1L502 # CB1L052Q # !CB1L162 # !CB1L991;


--EB1_\reset_trigger:cnt[11] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[11]
--operation mode is normal

EB1_\reset_trigger:cnt[11]_lut_out = EB1_\reset_trigger:cnt[11] $ EB1L32;
EB1_\reset_trigger:cnt[11]_sload_eqn = (!EB1_discFF & ~GND) # (EB1_discFF & EB1_\reset_trigger:cnt[11]_lut_out);
EB1_\reset_trigger:cnt[11] = DFFE(EB1_\reset_trigger:cnt[11]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );


--EB1_\reset_trigger:cnt[9] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[9]
--operation mode is counter

EB1_\reset_trigger:cnt[9]_lut_out = EB1_\reset_trigger:cnt[9] $ EB1L91;
EB1_\reset_trigger:cnt[9]_sload_eqn = (!EB1_discFF & ~GND) # (EB1_discFF & EB1_\reset_trigger:cnt[9]_lut_out);
EB1_\reset_trigger:cnt[9] = DFFE(EB1_\reset_trigger:cnt[9]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB1L12 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[9]~COUT
--operation mode is counter

EB1L12 = CARRY(!EB1L91 # !EB1_\reset_trigger:cnt[9]);


--EB1L34 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|Mux~111
--operation mode is normal

EB1L34 = EB1_\reset_trigger:cnt[11] & (EB1_\reset_trigger:cnt[9] # Y1_command_4_local[13]) # !EB1_\reset_trigger:cnt[11] & EB1_\reset_trigger:cnt[9] & !Y1_command_4_local[13];


--EB1_\reset_trigger:cnt[10] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[10]
--operation mode is counter

EB1_\reset_trigger:cnt[10]_lut_out = EB1_\reset_trigger:cnt[10] $ !EB1L12;
EB1_\reset_trigger:cnt[10]_sload_eqn = (!EB1_discFF & ~GND) # (EB1_discFF & EB1_\reset_trigger:cnt[10]_lut_out);
EB1_\reset_trigger:cnt[10] = DFFE(EB1_\reset_trigger:cnt[10]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB1L32 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[10]~COUT
--operation mode is counter

EB1L32 = CARRY(EB1_\reset_trigger:cnt[10] & !EB1L12);


--EB1L44 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|Mux~112
--operation mode is normal

EB1L44 = Y1_command_4_local[12] & EB1_\reset_trigger:cnt[10] & !Y1_command_4_local[13] # !Y1_command_4_local[12] & EB1L34;


--EB1_\reset_trigger:cnt[6] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[6]
--operation mode is counter

EB1_\reset_trigger:cnt[6]_lut_out = EB1_\reset_trigger:cnt[6] $ !EB1L31;
EB1_\reset_trigger:cnt[6]_sload_eqn = (!EB1_discFF & ~GND) # (EB1_discFF & EB1_\reset_trigger:cnt[6]_lut_out);
EB1_\reset_trigger:cnt[6] = DFFE(EB1_\reset_trigger:cnt[6]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB1L51 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[6]~COUT
--operation mode is counter

EB1L51 = CARRY(EB1_\reset_trigger:cnt[6] & !EB1L31);


--EB1_\reset_trigger:cnt[7] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[7]
--operation mode is counter

EB1_\reset_trigger:cnt[7]_lut_out = EB1_\reset_trigger:cnt[7] $ EB1L51;
EB1_\reset_trigger:cnt[7]_sload_eqn = (!EB1_discFF & ~GND) # (EB1_discFF & EB1_\reset_trigger:cnt[7]_lut_out);
EB1_\reset_trigger:cnt[7] = DFFE(EB1_\reset_trigger:cnt[7]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB1L71 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[7]~COUT
--operation mode is counter

EB1L71 = CARRY(!EB1L51 # !EB1_\reset_trigger:cnt[7]);


--EB1_\reset_trigger:cnt[5] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[5]
--operation mode is counter

EB1_\reset_trigger:cnt[5]_lut_out = EB1_\reset_trigger:cnt[5] $ EB1L11;
EB1_\reset_trigger:cnt[5]_sload_eqn = (!EB1_discFF & ~GND) # (EB1_discFF & EB1_\reset_trigger:cnt[5]_lut_out);
EB1_\reset_trigger:cnt[5] = DFFE(EB1_\reset_trigger:cnt[5]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB1L31 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[5]~COUT
--operation mode is counter

EB1L31 = CARRY(!EB1L11 # !EB1_\reset_trigger:cnt[5]);


--EB1L14 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|Mux~19
--operation mode is normal

EB1L14 = Y1_command_4_local[13] & (Y1_command_4_local[12] # EB1_\reset_trigger:cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & EB1_\reset_trigger:cnt[5];


--EB1_\reset_trigger:cnt[8] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[8]
--operation mode is counter

EB1_\reset_trigger:cnt[8]_lut_out = EB1_\reset_trigger:cnt[8] $ !EB1L71;
EB1_\reset_trigger:cnt[8]_sload_eqn = (!EB1_discFF & ~GND) # (EB1_discFF & EB1_\reset_trigger:cnt[8]_lut_out);
EB1_\reset_trigger:cnt[8] = DFFE(EB1_\reset_trigger:cnt[8]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB1L91 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[8]~COUT
--operation mode is counter

EB1L91 = CARRY(EB1_\reset_trigger:cnt[8] & !EB1L71);


--EB1L24 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|Mux~20
--operation mode is normal

EB1L24 = EB1L14 & (EB1_\reset_trigger:cnt[8] # !Y1_command_4_local[12]) # !EB1L14 & EB1_\reset_trigger:cnt[6] & Y1_command_4_local[12];


--EB1_\reset_trigger:cnt[3] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[3]
--operation mode is counter

EB1_\reset_trigger:cnt[3]_lut_out = EB1_\reset_trigger:cnt[3] $ EB1L7;
EB1_\reset_trigger:cnt[3]_sload_eqn = (!EB1_discFF & ~GND) # (EB1_discFF & EB1_\reset_trigger:cnt[3]_lut_out);
EB1_\reset_trigger:cnt[3] = DFFE(EB1_\reset_trigger:cnt[3]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB1L9 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[3]~COUT
--operation mode is counter

EB1L9 = CARRY(!EB1L7 # !EB1_\reset_trigger:cnt[3]);


--EB1_\reset_trigger:cnt[2] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[2]
--operation mode is counter

EB1_\reset_trigger:cnt[2]_lut_out = EB1_\reset_trigger:cnt[2] $ !EB1L5;
EB1_\reset_trigger:cnt[2]_sload_eqn = (!EB1_discFF & ~GND) # (EB1_discFF & EB1_\reset_trigger:cnt[2]_lut_out);
EB1_\reset_trigger:cnt[2] = DFFE(EB1_\reset_trigger:cnt[2]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB1L7 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[2]~COUT
--operation mode is counter

EB1L7 = CARRY(EB1_\reset_trigger:cnt[2] & !EB1L5);


--EB1_\reset_trigger:cnt[1] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[1]
--operation mode is counter

EB1_\reset_trigger:cnt[1]_lut_out = EB1_\reset_trigger:cnt[1] $ EB1L3;
EB1_\reset_trigger:cnt[1]_sload_eqn = (!EB1_discFF & ~GND) # (EB1_discFF & EB1_\reset_trigger:cnt[1]_lut_out);
EB1_\reset_trigger:cnt[1] = DFFE(EB1_\reset_trigger:cnt[1]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB1L5 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[1]~COUT
--operation mode is counter

EB1L5 = CARRY(!EB1L3 # !EB1_\reset_trigger:cnt[1]);


--EB1L93 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|Mux~17
--operation mode is normal

EB1L93 = Y1_command_4_local[12] & (Y1_command_4_local[13] # EB1_\reset_trigger:cnt[2]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & EB1_\reset_trigger:cnt[1];


--EB1_\reset_trigger:cnt[4] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[4]
--operation mode is counter

EB1_\reset_trigger:cnt[4]_lut_out = EB1_\reset_trigger:cnt[4] $ !EB1L9;
EB1_\reset_trigger:cnt[4]_sload_eqn = (!EB1_discFF & ~GND) # (EB1_discFF & EB1_\reset_trigger:cnt[4]_lut_out);
EB1_\reset_trigger:cnt[4] = DFFE(EB1_\reset_trigger:cnt[4]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB1L11 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[4]~COUT
--operation mode is counter

EB1L11 = CARRY(EB1_\reset_trigger:cnt[4] & !EB1L9);


--EB1L04 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|Mux~18
--operation mode is normal

EB1L04 = EB1L93 & (EB1_\reset_trigger:cnt[4] # !Y1_command_4_local[13]) # !EB1L93 & EB1_\reset_trigger:cnt[3] & Y1_command_4_local[13];


--EB1L73 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|Mux~15
--operation mode is normal

EB1L73 = Y1_command_4_local[14] & (Y1_command_4_local[15] # EB1L24) # !Y1_command_4_local[14] & !Y1_command_4_local[15] & EB1L04;


--EB1_\reset_trigger:cnt[0] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[0]
--operation mode is counter

EB1_\reset_trigger:cnt[0]_lut_out = !EB1_\reset_trigger:cnt[0];
EB1_\reset_trigger:cnt[0]_sload_eqn = (!EB1_discFF & ~GND) # (EB1_discFF & EB1_\reset_trigger:cnt[0]_lut_out);
EB1_\reset_trigger:cnt[0] = DFFE(EB1_\reset_trigger:cnt[0]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB1L3 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[0]~COUT
--operation mode is counter

EB1L3 = CARRY(!EB1_\reset_trigger:cnt[0]);


--EB1L54 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|Mux~113
--operation mode is normal

EB1L54 = Y1_command_4_local[13] & Y1_command_4_local[12] & !EB1_\reset_trigger:cnt[0];


--EB1L83 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|Mux~16
--operation mode is normal

EB1L83 = EB1L73 & (EB1L54 # !Y1_command_4_local[15]) # !EB1L73 & EB1L44 & Y1_command_4_local[15];


--EB1_\launch_window:got_disc is atwd:atwd0|atwd_trigger:inst_atwd_trigger|\launch_window:got_disc
--operation mode is normal

EB1_\launch_window:got_disc_lut_out = EB1_discFF;
EB1_\launch_window:got_disc = DFFE(EB1_\launch_window:got_disc_lut_out, GLOBAL(FE1_outclock1), , , );


--EB1_enable_disc_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_old
--operation mode is normal

EB1_enable_disc_old_lut_out = D1L71;
EB1_enable_disc_old = DFFE(EB1_enable_disc_old_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--V1L3Q is ROC:inst_ROC|RST_state~11
--operation mode is normal

V1L3Q_lut_out = !V1L2Q;
V1L3Q = DFFE(V1L3Q_lut_out, GLOBAL(FE1_outclock0), , , );


--CB1L602 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or~97
--operation mode is normal

CB1L602 = CB1L752Q # CB1L652Q # !CB1L402 # !CB1L791;


--CB1L75 is atwd:atwd0|atwd_control:inst_atwd_control|add~43
--operation mode is arithmetic

CB1L75 = CB1_digitize_cnt[28] $ !CB1L65;

--CB1L85 is atwd:atwd0|atwd_control:inst_atwd_control|add~43COUT
--operation mode is arithmetic

CB1L85 = CARRY(CB1_digitize_cnt[28] & !CB1L65);


--CB1L95 is atwd:atwd0|atwd_control:inst_atwd_control|add~44
--operation mode is arithmetic

CB1L95 = CB1_digitize_cnt[29] $ CB1L85;

--CB1L06 is atwd:atwd0|atwd_control:inst_atwd_control|add~44COUT
--operation mode is arithmetic

CB1L06 = CARRY(!CB1L85 # !CB1_digitize_cnt[29]);


--CB1L16 is atwd:atwd0|atwd_control:inst_atwd_control|add~45
--operation mode is arithmetic

CB1L16 = CB1_digitize_cnt[30] $ !CB1L06;

--CB1L26 is atwd:atwd0|atwd_control:inst_atwd_control|add~45COUT
--operation mode is arithmetic

CB1L26 = CARRY(CB1_digitize_cnt[30] & !CB1L06);


--CB1L36 is atwd:atwd0|atwd_control:inst_atwd_control|add~46
--operation mode is normal

CB1L36 = CB1_digitize_cnt[31] $ CB1L26;


--CB1L94 is atwd:atwd0|atwd_control:inst_atwd_control|add~39
--operation mode is arithmetic

CB1L94 = CB1_digitize_cnt[24] $ !CB1L84;

--CB1L05 is atwd:atwd0|atwd_control:inst_atwd_control|add~39COUT
--operation mode is arithmetic

CB1L05 = CARRY(CB1_digitize_cnt[24] & !CB1L84);


--CB1L15 is atwd:atwd0|atwd_control:inst_atwd_control|add~40
--operation mode is arithmetic

CB1L15 = CB1_digitize_cnt[25] $ CB1L05;

--CB1L25 is atwd:atwd0|atwd_control:inst_atwd_control|add~40COUT
--operation mode is arithmetic

CB1L25 = CARRY(!CB1L05 # !CB1_digitize_cnt[25]);


--CB1L35 is atwd:atwd0|atwd_control:inst_atwd_control|add~41
--operation mode is arithmetic

CB1L35 = CB1_digitize_cnt[26] $ !CB1L25;

--CB1L45 is atwd:atwd0|atwd_control:inst_atwd_control|add~41COUT
--operation mode is arithmetic

CB1L45 = CARRY(CB1_digitize_cnt[26] & !CB1L25);


--CB1L55 is atwd:atwd0|atwd_control:inst_atwd_control|add~42
--operation mode is arithmetic

CB1L55 = CB1_digitize_cnt[27] $ CB1L45;

--CB1L65 is atwd:atwd0|atwd_control:inst_atwd_control|add~42COUT
--operation mode is arithmetic

CB1L65 = CARRY(!CB1L45 # !CB1_digitize_cnt[27]);


--CB1L14 is atwd:atwd0|atwd_control:inst_atwd_control|add~35
--operation mode is arithmetic

CB1L14 = CB1_digitize_cnt[20] $ !CB1L04;

--CB1L24 is atwd:atwd0|atwd_control:inst_atwd_control|add~35COUT
--operation mode is arithmetic

CB1L24 = CARRY(CB1_digitize_cnt[20] & !CB1L04);


--CB1L34 is atwd:atwd0|atwd_control:inst_atwd_control|add~36
--operation mode is arithmetic

CB1L34 = CB1_digitize_cnt[21] $ CB1L24;

--CB1L44 is atwd:atwd0|atwd_control:inst_atwd_control|add~36COUT
--operation mode is arithmetic

CB1L44 = CARRY(!CB1L24 # !CB1_digitize_cnt[21]);


--CB1L54 is atwd:atwd0|atwd_control:inst_atwd_control|add~37
--operation mode is arithmetic

CB1L54 = CB1_digitize_cnt[22] $ !CB1L44;

--CB1L64 is atwd:atwd0|atwd_control:inst_atwd_control|add~37COUT
--operation mode is arithmetic

CB1L64 = CARRY(CB1_digitize_cnt[22] & !CB1L44);


--CB1L74 is atwd:atwd0|atwd_control:inst_atwd_control|add~38
--operation mode is arithmetic

CB1L74 = CB1_digitize_cnt[23] $ CB1L64;

--CB1L84 is atwd:atwd0|atwd_control:inst_atwd_control|add~38COUT
--operation mode is arithmetic

CB1L84 = CARRY(!CB1L64 # !CB1_digitize_cnt[23]);


--CB1L33 is atwd:atwd0|atwd_control:inst_atwd_control|add~31
--operation mode is arithmetic

CB1L33 = CB1_digitize_cnt[16] $ !CB1L23;

--CB1L43 is atwd:atwd0|atwd_control:inst_atwd_control|add~31COUT
--operation mode is arithmetic

CB1L43 = CARRY(CB1_digitize_cnt[16] & !CB1L23);


--CB1L53 is atwd:atwd0|atwd_control:inst_atwd_control|add~32
--operation mode is arithmetic

CB1L53 = CB1_digitize_cnt[17] $ CB1L43;

--CB1L63 is atwd:atwd0|atwd_control:inst_atwd_control|add~32COUT
--operation mode is arithmetic

CB1L63 = CARRY(!CB1L43 # !CB1_digitize_cnt[17]);


--CB1L73 is atwd:atwd0|atwd_control:inst_atwd_control|add~33
--operation mode is arithmetic

CB1L73 = CB1_digitize_cnt[18] $ !CB1L63;

--CB1L83 is atwd:atwd0|atwd_control:inst_atwd_control|add~33COUT
--operation mode is arithmetic

CB1L83 = CARRY(CB1_digitize_cnt[18] & !CB1L63);


--CB1L93 is atwd:atwd0|atwd_control:inst_atwd_control|add~34
--operation mode is arithmetic

CB1L93 = CB1_digitize_cnt[19] $ CB1L83;

--CB1L04 is atwd:atwd0|atwd_control:inst_atwd_control|add~34COUT
--operation mode is arithmetic

CB1L04 = CARRY(!CB1L83 # !CB1_digitize_cnt[19]);


--CB1L52 is atwd:atwd0|atwd_control:inst_atwd_control|add~27
--operation mode is arithmetic

CB1L52 = CB1_digitize_cnt[12] $ !CB1L42;

--CB1L62 is atwd:atwd0|atwd_control:inst_atwd_control|add~27COUT
--operation mode is arithmetic

CB1L62 = CARRY(CB1_digitize_cnt[12] & !CB1L42);


--CB1L72 is atwd:atwd0|atwd_control:inst_atwd_control|add~28
--operation mode is arithmetic

CB1L72 = CB1_digitize_cnt[13] $ CB1L62;

--CB1L82 is atwd:atwd0|atwd_control:inst_atwd_control|add~28COUT
--operation mode is arithmetic

CB1L82 = CARRY(!CB1L62 # !CB1_digitize_cnt[13]);


--CB1L92 is atwd:atwd0|atwd_control:inst_atwd_control|add~29
--operation mode is arithmetic

CB1L92 = CB1_digitize_cnt[14] $ !CB1L82;

--CB1L03 is atwd:atwd0|atwd_control:inst_atwd_control|add~29COUT
--operation mode is arithmetic

CB1L03 = CARRY(CB1_digitize_cnt[14] & !CB1L82);


--CB1L13 is atwd:atwd0|atwd_control:inst_atwd_control|add~30
--operation mode is arithmetic

CB1L13 = CB1_digitize_cnt[15] $ CB1L03;

--CB1L23 is atwd:atwd0|atwd_control:inst_atwd_control|add~30COUT
--operation mode is arithmetic

CB1L23 = CARRY(!CB1L03 # !CB1_digitize_cnt[15]);


--CB1L71 is atwd:atwd0|atwd_control:inst_atwd_control|add~23
--operation mode is arithmetic

CB1L71 = CB1_digitize_cnt[8] $ !CB1L61;

--CB1L81 is atwd:atwd0|atwd_control:inst_atwd_control|add~23COUT
--operation mode is arithmetic

CB1L81 = CARRY(CB1_digitize_cnt[8] & !CB1L61);


--CB1L12 is atwd:atwd0|atwd_control:inst_atwd_control|add~25
--operation mode is arithmetic

CB1L12 = CB1_digitize_cnt[10] $ !CB1L02;

--CB1L22 is atwd:atwd0|atwd_control:inst_atwd_control|add~25COUT
--operation mode is arithmetic

CB1L22 = CARRY(CB1_digitize_cnt[10] & !CB1L02);


--CB1L32 is atwd:atwd0|atwd_control:inst_atwd_control|add~26
--operation mode is arithmetic

CB1L32 = CB1_digitize_cnt[11] $ CB1L22;

--CB1L42 is atwd:atwd0|atwd_control:inst_atwd_control|add~26COUT
--operation mode is arithmetic

CB1L42 = CARRY(!CB1L22 # !CB1_digitize_cnt[11]);


--CB1L91 is atwd:atwd0|atwd_control:inst_atwd_control|add~24
--operation mode is arithmetic

CB1L91 = CB1_digitize_cnt[9] $ CB1L81;

--CB1L02 is atwd:atwd0|atwd_control:inst_atwd_control|add~24COUT
--operation mode is arithmetic

CB1L02 = CARRY(!CB1L81 # !CB1_digitize_cnt[9]);


--CB1L9 is atwd:atwd0|atwd_control:inst_atwd_control|add~19
--operation mode is arithmetic

CB1L9 = CB1_digitize_cnt[4] $ !CB1L8;

--CB1L01 is atwd:atwd0|atwd_control:inst_atwd_control|add~19COUT
--operation mode is arithmetic

CB1L01 = CARRY(CB1_digitize_cnt[4] & !CB1L8);


--CB1L11 is atwd:atwd0|atwd_control:inst_atwd_control|add~20
--operation mode is arithmetic

CB1L11 = CB1_digitize_cnt[5] $ CB1L01;

--CB1L21 is atwd:atwd0|atwd_control:inst_atwd_control|add~20COUT
--operation mode is arithmetic

CB1L21 = CARRY(!CB1L01 # !CB1_digitize_cnt[5]);


--CB1L31 is atwd:atwd0|atwd_control:inst_atwd_control|add~21
--operation mode is arithmetic

CB1L31 = CB1_digitize_cnt[6] $ !CB1L21;

--CB1L41 is atwd:atwd0|atwd_control:inst_atwd_control|add~21COUT
--operation mode is arithmetic

CB1L41 = CARRY(CB1_digitize_cnt[6] & !CB1L21);


--CB1L51 is atwd:atwd0|atwd_control:inst_atwd_control|add~22
--operation mode is arithmetic

CB1L51 = CB1_digitize_cnt[7] $ CB1L41;

--CB1L61 is atwd:atwd0|atwd_control:inst_atwd_control|add~22COUT
--operation mode is arithmetic

CB1L61 = CARRY(!CB1L41 # !CB1_digitize_cnt[7]);


--CB1L902 is atwd:atwd0|atwd_control:inst_atwd_control|Select~419
--operation mode is normal

CB1L902 = CB1_digitize_cnt[0] & (!CB1L402 # !CB1L991 # !CB1L791);


--CB1L1 is atwd:atwd0|atwd_control:inst_atwd_control|add~15
--operation mode is arithmetic

CB1L1 = !CB1_digitize_cnt[0];

--CB1L2 is atwd:atwd0|atwd_control:inst_atwd_control|add~15COUT
--operation mode is arithmetic

CB1L2 = CARRY(CB1_digitize_cnt[0]);


--CB1L3 is atwd:atwd0|atwd_control:inst_atwd_control|add~16
--operation mode is arithmetic

CB1L3 = CB1_digitize_cnt[1] $ CB1L2;

--CB1L4 is atwd:atwd0|atwd_control:inst_atwd_control|add~16COUT
--operation mode is arithmetic

CB1L4 = CARRY(!CB1L2 # !CB1_digitize_cnt[1]);


--CB1L5 is atwd:atwd0|atwd_control:inst_atwd_control|add~17
--operation mode is arithmetic

CB1L5 = CB1_digitize_cnt[2] $ !CB1L4;

--CB1L6 is atwd:atwd0|atwd_control:inst_atwd_control|add~17COUT
--operation mode is arithmetic

CB1L6 = CARRY(CB1_digitize_cnt[2] & !CB1L4);


--CB1L7 is atwd:atwd0|atwd_control:inst_atwd_control|add~18
--operation mode is arithmetic

CB1L7 = CB1_digitize_cnt[3] $ CB1L6;

--CB1L8 is atwd:atwd0|atwd_control:inst_atwd_control|add~18COUT
--operation mode is arithmetic

CB1L8 = CARRY(!CB1L6 # !CB1_digitize_cnt[3]);


--DB1L551 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2612
--operation mode is normal

DB1L551 = !DB1L281Q & !DB1L181Q & !DB1L971Q & !DB1L871Q;


--K1L66 is coinc:inst_coinc|add~18
--operation mode is arithmetic

K1L66 = K1L56 $ (!K1_ATWD_A_launch & !K1_\LCATWD:ATWD_A_up_post_cnt[1]);

--K1L76 is coinc:inst_coinc|add~18COUT
--operation mode is arithmetic

K1L76 = CARRY(K1_ATWD_A_launch # K1_\LCATWD:ATWD_A_up_post_cnt[1] # !K1L56);


--K1L46 is coinc:inst_coinc|add~17
--operation mode is arithmetic

K1L46 = K1L972 $ K1L904;

--K1L56 is coinc:inst_coinc|add~17COUT
--operation mode is arithmetic

K1L56 = CARRY(K1L972 & K1L904);


--K1_\LCATWD:edgeA is coinc:inst_coinc|\LCATWD:edgeA
--operation mode is normal

K1_\LCATWD:edgeA_lut_out = K1L66 & K1L46 & K1L943 & K1L053;
K1_\LCATWD:edgeA = DFFE(K1_\LCATWD:edgeA_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--K1L943 is coinc:inst_coinc|edgeA~53
--operation mode is normal

K1L943 = K1_\LCATWD:edgeA # !K1_LC_atwd_a;


--K1L86 is coinc:inst_coinc|add~19
--operation mode is arithmetic

K1L86 = K1L76 $ (K1_ATWD_A_launch # K1_\LCATWD:ATWD_A_up_post_cnt[2]);

--K1L96 is coinc:inst_coinc|add~19COUT
--operation mode is arithmetic

K1L96 = CARRY(!K1_ATWD_A_launch & !K1_\LCATWD:ATWD_A_up_post_cnt[2] & !K1L76);


--K1L07 is coinc:inst_coinc|add~20
--operation mode is arithmetic

K1L07 = K1L96 $ (!K1_ATWD_A_launch & !K1_\LCATWD:ATWD_A_up_post_cnt[3]);

--K1L17 is coinc:inst_coinc|add~20COUT
--operation mode is arithmetic

K1L17 = CARRY(K1_ATWD_A_launch # K1_\LCATWD:ATWD_A_up_post_cnt[3] # !K1L96);


--K1L27 is coinc:inst_coinc|add~21
--operation mode is arithmetic

K1L27 = K1L17 $ (K1_ATWD_A_launch # K1_\LCATWD:ATWD_A_up_post_cnt[4]);

--K1L37 is coinc:inst_coinc|add~21COUT
--operation mode is arithmetic

K1L37 = CARRY(!K1_ATWD_A_launch & !K1_\LCATWD:ATWD_A_up_post_cnt[4] & !K1L17);


--K1L47 is coinc:inst_coinc|add~22
--operation mode is normal

K1L47 = K1L37 $ (K1_ATWD_A_launch # K1_\LCATWD:ATWD_A_up_post_cnt[5]);


--K1L053 is coinc:inst_coinc|edgeA~54
--operation mode is normal

K1L053 = K1L86 & K1L07 & K1L27 & !K1L47;


--K1L153 is coinc:inst_coinc|edgeA~55
--operation mode is normal

K1L153 = K1L66 & K1L46 & K1L943 & K1L053;


--EB1_TriggerComplete_in_0 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0
--operation mode is normal

EB1_TriggerComplete_in_0_lut_out = !TriggerComplete_0;
EB1_TriggerComplete_in_0 = DFFE(EB1_TriggerComplete_in_0_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB1L702 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or~98
--operation mode is normal

CB1L702 = !CB1L752Q & !CB1L452Q & !CB1L552Q & !CB1L652Q;


--CB1L591 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or~5
--operation mode is normal

CB1L591 = CB1L062Q # CB1L052Q # !CB1L402 # !CB1L702;


--CB1L021 is atwd:atwd0|atwd_control:inst_atwd_control|add~75
--operation mode is arithmetic

CB1L021 = CB1_settle_cnt[28] $ !CB1L911;

--CB1L121 is atwd:atwd0|atwd_control:inst_atwd_control|add~75COUT
--operation mode is arithmetic

CB1L121 = CARRY(CB1_settle_cnt[28] & !CB1L911);


--CB1L221 is atwd:atwd0|atwd_control:inst_atwd_control|add~76
--operation mode is arithmetic

CB1L221 = CB1_settle_cnt[29] $ CB1L121;

--CB1L321 is atwd:atwd0|atwd_control:inst_atwd_control|add~76COUT
--operation mode is arithmetic

CB1L321 = CARRY(!CB1L121 # !CB1_settle_cnt[29]);


--CB1L421 is atwd:atwd0|atwd_control:inst_atwd_control|add~77
--operation mode is arithmetic

CB1L421 = CB1_settle_cnt[30] $ !CB1L321;

--CB1L521 is atwd:atwd0|atwd_control:inst_atwd_control|add~77COUT
--operation mode is arithmetic

CB1L521 = CARRY(CB1_settle_cnt[30] & !CB1L321);


--CB1L621 is atwd:atwd0|atwd_control:inst_atwd_control|add~78
--operation mode is normal

CB1L621 = CB1_settle_cnt[31] $ CB1L521;


--CB1L211 is atwd:atwd0|atwd_control:inst_atwd_control|add~71
--operation mode is arithmetic

CB1L211 = CB1_settle_cnt[24] $ !CB1L111;

--CB1L311 is atwd:atwd0|atwd_control:inst_atwd_control|add~71COUT
--operation mode is arithmetic

CB1L311 = CARRY(CB1_settle_cnt[24] & !CB1L111);


--CB1L411 is atwd:atwd0|atwd_control:inst_atwd_control|add~72
--operation mode is arithmetic

CB1L411 = CB1_settle_cnt[25] $ CB1L311;

--CB1L511 is atwd:atwd0|atwd_control:inst_atwd_control|add~72COUT
--operation mode is arithmetic

CB1L511 = CARRY(!CB1L311 # !CB1_settle_cnt[25]);


--CB1L611 is atwd:atwd0|atwd_control:inst_atwd_control|add~73
--operation mode is arithmetic

CB1L611 = CB1_settle_cnt[26] $ !CB1L511;

--CB1L711 is atwd:atwd0|atwd_control:inst_atwd_control|add~73COUT
--operation mode is arithmetic

CB1L711 = CARRY(CB1_settle_cnt[26] & !CB1L511);


--CB1L811 is atwd:atwd0|atwd_control:inst_atwd_control|add~74
--operation mode is arithmetic

CB1L811 = CB1_settle_cnt[27] $ CB1L711;

--CB1L911 is atwd:atwd0|atwd_control:inst_atwd_control|add~74COUT
--operation mode is arithmetic

CB1L911 = CARRY(!CB1L711 # !CB1_settle_cnt[27]);


--CB1L401 is atwd:atwd0|atwd_control:inst_atwd_control|add~67
--operation mode is arithmetic

CB1L401 = CB1_settle_cnt[20] $ !CB1L301;

--CB1L501 is atwd:atwd0|atwd_control:inst_atwd_control|add~67COUT
--operation mode is arithmetic

CB1L501 = CARRY(CB1_settle_cnt[20] & !CB1L301);


--CB1L601 is atwd:atwd0|atwd_control:inst_atwd_control|add~68
--operation mode is arithmetic

CB1L601 = CB1_settle_cnt[21] $ CB1L501;

--CB1L701 is atwd:atwd0|atwd_control:inst_atwd_control|add~68COUT
--operation mode is arithmetic

CB1L701 = CARRY(!CB1L501 # !CB1_settle_cnt[21]);


--CB1L801 is atwd:atwd0|atwd_control:inst_atwd_control|add~69
--operation mode is arithmetic

CB1L801 = CB1_settle_cnt[22] $ !CB1L701;

--CB1L901 is atwd:atwd0|atwd_control:inst_atwd_control|add~69COUT
--operation mode is arithmetic

CB1L901 = CARRY(CB1_settle_cnt[22] & !CB1L701);


--CB1L011 is atwd:atwd0|atwd_control:inst_atwd_control|add~70
--operation mode is arithmetic

CB1L011 = CB1_settle_cnt[23] $ CB1L901;

--CB1L111 is atwd:atwd0|atwd_control:inst_atwd_control|add~70COUT
--operation mode is arithmetic

CB1L111 = CARRY(!CB1L901 # !CB1_settle_cnt[23]);


--CB1L69 is atwd:atwd0|atwd_control:inst_atwd_control|add~63
--operation mode is arithmetic

CB1L69 = CB1_settle_cnt[16] $ !CB1L59;

--CB1L79 is atwd:atwd0|atwd_control:inst_atwd_control|add~63COUT
--operation mode is arithmetic

CB1L79 = CARRY(CB1_settle_cnt[16] & !CB1L59);


--CB1L89 is atwd:atwd0|atwd_control:inst_atwd_control|add~64
--operation mode is arithmetic

CB1L89 = CB1_settle_cnt[17] $ CB1L79;

--CB1L99 is atwd:atwd0|atwd_control:inst_atwd_control|add~64COUT
--operation mode is arithmetic

CB1L99 = CARRY(!CB1L79 # !CB1_settle_cnt[17]);


--CB1L001 is atwd:atwd0|atwd_control:inst_atwd_control|add~65
--operation mode is arithmetic

CB1L001 = CB1_settle_cnt[18] $ !CB1L99;

--CB1L101 is atwd:atwd0|atwd_control:inst_atwd_control|add~65COUT
--operation mode is arithmetic

CB1L101 = CARRY(CB1_settle_cnt[18] & !CB1L99);


--CB1L201 is atwd:atwd0|atwd_control:inst_atwd_control|add~66
--operation mode is arithmetic

CB1L201 = CB1_settle_cnt[19] $ CB1L101;

--CB1L301 is atwd:atwd0|atwd_control:inst_atwd_control|add~66COUT
--operation mode is arithmetic

CB1L301 = CARRY(!CB1L101 # !CB1_settle_cnt[19]);


--CB1L88 is atwd:atwd0|atwd_control:inst_atwd_control|add~59
--operation mode is arithmetic

CB1L88 = CB1_settle_cnt[12] $ !CB1L78;

--CB1L98 is atwd:atwd0|atwd_control:inst_atwd_control|add~59COUT
--operation mode is arithmetic

CB1L98 = CARRY(CB1_settle_cnt[12] & !CB1L78);


--CB1L09 is atwd:atwd0|atwd_control:inst_atwd_control|add~60
--operation mode is arithmetic

CB1L09 = CB1_settle_cnt[13] $ CB1L98;

--CB1L19 is atwd:atwd0|atwd_control:inst_atwd_control|add~60COUT
--operation mode is arithmetic

CB1L19 = CARRY(!CB1L98 # !CB1_settle_cnt[13]);


--CB1L29 is atwd:atwd0|atwd_control:inst_atwd_control|add~61
--operation mode is arithmetic

CB1L29 = CB1_settle_cnt[14] $ !CB1L19;

--CB1L39 is atwd:atwd0|atwd_control:inst_atwd_control|add~61COUT
--operation mode is arithmetic

CB1L39 = CARRY(CB1_settle_cnt[14] & !CB1L19);


--CB1L49 is atwd:atwd0|atwd_control:inst_atwd_control|add~62
--operation mode is arithmetic

CB1L49 = CB1_settle_cnt[15] $ CB1L39;

--CB1L59 is atwd:atwd0|atwd_control:inst_atwd_control|add~62COUT
--operation mode is arithmetic

CB1L59 = CARRY(!CB1L39 # !CB1_settle_cnt[15]);


--CB1L08 is atwd:atwd0|atwd_control:inst_atwd_control|add~55
--operation mode is arithmetic

CB1L08 = CB1_settle_cnt[8] $ !CB1L97;

--CB1L18 is atwd:atwd0|atwd_control:inst_atwd_control|add~55COUT
--operation mode is arithmetic

CB1L18 = CARRY(CB1_settle_cnt[8] & !CB1L97);


--CB1L28 is atwd:atwd0|atwd_control:inst_atwd_control|add~56
--operation mode is arithmetic

CB1L28 = CB1_settle_cnt[9] $ CB1L18;

--CB1L38 is atwd:atwd0|atwd_control:inst_atwd_control|add~56COUT
--operation mode is arithmetic

CB1L38 = CARRY(!CB1L18 # !CB1_settle_cnt[9]);


--CB1L48 is atwd:atwd0|atwd_control:inst_atwd_control|add~57
--operation mode is arithmetic

CB1L48 = CB1_settle_cnt[10] $ !CB1L38;

--CB1L58 is atwd:atwd0|atwd_control:inst_atwd_control|add~57COUT
--operation mode is arithmetic

CB1L58 = CARRY(CB1_settle_cnt[10] & !CB1L38);


--CB1L68 is atwd:atwd0|atwd_control:inst_atwd_control|add~58
--operation mode is arithmetic

CB1L68 = CB1_settle_cnt[11] $ CB1L58;

--CB1L78 is atwd:atwd0|atwd_control:inst_atwd_control|add~58COUT
--operation mode is arithmetic

CB1L78 = CARRY(!CB1L58 # !CB1_settle_cnt[11]);


--CB1L27 is atwd:atwd0|atwd_control:inst_atwd_control|add~51
--operation mode is arithmetic

CB1L27 = CB1_settle_cnt[4] $ !CB1L17;

--CB1L37 is atwd:atwd0|atwd_control:inst_atwd_control|add~51COUT
--operation mode is arithmetic

CB1L37 = CARRY(CB1_settle_cnt[4] & !CB1L17);


--CB1L47 is atwd:atwd0|atwd_control:inst_atwd_control|add~52
--operation mode is arithmetic

CB1L47 = CB1_settle_cnt[5] $ CB1L37;

--CB1L57 is atwd:atwd0|atwd_control:inst_atwd_control|add~52COUT
--operation mode is arithmetic

CB1L57 = CARRY(!CB1L37 # !CB1_settle_cnt[5]);


--CB1L67 is atwd:atwd0|atwd_control:inst_atwd_control|add~53
--operation mode is arithmetic

CB1L67 = CB1_settle_cnt[6] $ !CB1L57;

--CB1L77 is atwd:atwd0|atwd_control:inst_atwd_control|add~53COUT
--operation mode is arithmetic

CB1L77 = CARRY(CB1_settle_cnt[6] & !CB1L57);


--CB1L87 is atwd:atwd0|atwd_control:inst_atwd_control|add~54
--operation mode is arithmetic

CB1L87 = CB1_settle_cnt[7] $ CB1L77;

--CB1L97 is atwd:atwd0|atwd_control:inst_atwd_control|add~54COUT
--operation mode is arithmetic

CB1L97 = CARRY(!CB1L77 # !CB1_settle_cnt[7]);


--CB1L46 is atwd:atwd0|atwd_control:inst_atwd_control|add~47
--operation mode is arithmetic

CB1L46 = !CB1_settle_cnt[0];

--CB1L56 is atwd:atwd0|atwd_control:inst_atwd_control|add~47COUT
--operation mode is arithmetic

CB1L56 = CARRY(CB1_settle_cnt[0]);


--CB1L66 is atwd:atwd0|atwd_control:inst_atwd_control|add~48
--operation mode is arithmetic

CB1L66 = CB1_settle_cnt[1] $ CB1L56;

--CB1L76 is atwd:atwd0|atwd_control:inst_atwd_control|add~48COUT
--operation mode is arithmetic

CB1L76 = CARRY(!CB1L56 # !CB1_settle_cnt[1]);


--CB1L86 is atwd:atwd0|atwd_control:inst_atwd_control|add~49
--operation mode is arithmetic

CB1L86 = CB1_settle_cnt[2] $ !CB1L76;

--CB1L96 is atwd:atwd0|atwd_control:inst_atwd_control|add~49COUT
--operation mode is arithmetic

CB1L96 = CARRY(CB1_settle_cnt[2] & !CB1L76);


--CB1L07 is atwd:atwd0|atwd_control:inst_atwd_control|add~50
--operation mode is arithmetic

CB1L07 = CB1_settle_cnt[3] $ CB1L96;

--CB1L17 is atwd:atwd0|atwd_control:inst_atwd_control|add~50COUT
--operation mode is arithmetic

CB1L17 = CARRY(!CB1L96 # !CB1_settle_cnt[3]);


--CB1_start_readout is atwd:atwd0|atwd_control:inst_atwd_control|start_readout
--operation mode is normal

CB1_start_readout_lut_out = CB1L652Q # CB1_start_readout & (!CB1L302 # !CB1L891);
CB1_start_readout = DFFE(CB1_start_readout_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[28] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[28]
--operation mode is normal

DB1_readout_cnt[28]_lut_out = DB1L151 & (DB1_readout_cnt[28] # DB1L76 & DB1L871Q) # !DB1L151 & DB1L76 & DB1L871Q;
DB1_readout_cnt[28] = DFFE(DB1_readout_cnt[28]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[29] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[29]
--operation mode is normal

DB1_readout_cnt[29]_lut_out = DB1L151 & (DB1_readout_cnt[29] # DB1L96 & DB1L871Q) # !DB1L151 & DB1L96 & DB1L871Q;
DB1_readout_cnt[29] = DFFE(DB1_readout_cnt[29]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[30] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[30]
--operation mode is normal

DB1_readout_cnt[30]_lut_out = DB1L151 & (DB1_readout_cnt[30] # DB1L17 & DB1L871Q) # !DB1L151 & DB1L17 & DB1L871Q;
DB1_readout_cnt[30] = DFFE(DB1_readout_cnt[30]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[31] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[31]
--operation mode is normal

DB1_readout_cnt[31]_lut_out = DB1L151 & (DB1_readout_cnt[31] # DB1L37 & DB1L871Q) # !DB1L151 & DB1L37 & DB1L871Q;
DB1_readout_cnt[31] = DFFE(DB1_readout_cnt[31]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1L141 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor~288
--operation mode is normal

DB1L141 = DB1_readout_cnt[28] # DB1_readout_cnt[29] # DB1_readout_cnt[30] # DB1_readout_cnt[31];


--DB1_readout_cnt[24] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[24]
--operation mode is normal

DB1_readout_cnt[24]_lut_out = DB1L151 & (DB1_readout_cnt[24] # DB1L95 & DB1L871Q) # !DB1L151 & DB1L95 & DB1L871Q;
DB1_readout_cnt[24] = DFFE(DB1_readout_cnt[24]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[25] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[25]
--operation mode is normal

DB1_readout_cnt[25]_lut_out = DB1L151 & (DB1_readout_cnt[25] # DB1L16 & DB1L871Q) # !DB1L151 & DB1L16 & DB1L871Q;
DB1_readout_cnt[25] = DFFE(DB1_readout_cnt[25]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[26] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[26]
--operation mode is normal

DB1_readout_cnt[26]_lut_out = DB1L151 & (DB1_readout_cnt[26] # DB1L36 & DB1L871Q) # !DB1L151 & DB1L36 & DB1L871Q;
DB1_readout_cnt[26] = DFFE(DB1_readout_cnt[26]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[27] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[27]
--operation mode is normal

DB1_readout_cnt[27]_lut_out = DB1L151 & (DB1_readout_cnt[27] # DB1L56 & DB1L871Q) # !DB1L151 & DB1L56 & DB1L871Q;
DB1_readout_cnt[27] = DFFE(DB1_readout_cnt[27]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1L241 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor~289
--operation mode is normal

DB1L241 = DB1_readout_cnt[24] # DB1_readout_cnt[25] # DB1_readout_cnt[26] # DB1_readout_cnt[27];


--DB1_readout_cnt[20] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[20]
--operation mode is normal

DB1_readout_cnt[20]_lut_out = DB1L151 & (DB1_readout_cnt[20] # DB1L15 & DB1L871Q) # !DB1L151 & DB1L15 & DB1L871Q;
DB1_readout_cnt[20] = DFFE(DB1_readout_cnt[20]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[21] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[21]
--operation mode is normal

DB1_readout_cnt[21]_lut_out = DB1L151 & (DB1_readout_cnt[21] # DB1L35 & DB1L871Q) # !DB1L151 & DB1L35 & DB1L871Q;
DB1_readout_cnt[21] = DFFE(DB1_readout_cnt[21]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[22] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[22]
--operation mode is normal

DB1_readout_cnt[22]_lut_out = DB1L151 & (DB1_readout_cnt[22] # DB1L55 & DB1L871Q) # !DB1L151 & DB1L55 & DB1L871Q;
DB1_readout_cnt[22] = DFFE(DB1_readout_cnt[22]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[23] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[23]
--operation mode is normal

DB1_readout_cnt[23]_lut_out = DB1L151 & (DB1_readout_cnt[23] # DB1L75 & DB1L871Q) # !DB1L151 & DB1L75 & DB1L871Q;
DB1_readout_cnt[23] = DFFE(DB1_readout_cnt[23]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1L341 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor~290
--operation mode is normal

DB1L341 = DB1_readout_cnt[20] # DB1_readout_cnt[21] # DB1_readout_cnt[22] # DB1_readout_cnt[23];


--DB1_readout_cnt[16] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[16]
--operation mode is normal

DB1_readout_cnt[16]_lut_out = DB1L151 & (DB1_readout_cnt[16] # DB1L34 & DB1L871Q) # !DB1L151 & DB1L34 & DB1L871Q;
DB1_readout_cnt[16] = DFFE(DB1_readout_cnt[16]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[17] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[17]
--operation mode is normal

DB1_readout_cnt[17]_lut_out = DB1L151 & (DB1_readout_cnt[17] # DB1L54 & DB1L871Q) # !DB1L151 & DB1L54 & DB1L871Q;
DB1_readout_cnt[17] = DFFE(DB1_readout_cnt[17]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[18] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[18]
--operation mode is normal

DB1_readout_cnt[18]_lut_out = DB1L151 & (DB1_readout_cnt[18] # DB1L74 & DB1L871Q) # !DB1L151 & DB1L74 & DB1L871Q;
DB1_readout_cnt[18] = DFFE(DB1_readout_cnt[18]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[19] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[19]
--operation mode is normal

DB1_readout_cnt[19]_lut_out = DB1L151 & (DB1_readout_cnt[19] # DB1L94 & DB1L871Q) # !DB1L151 & DB1L94 & DB1L871Q;
DB1_readout_cnt[19] = DFFE(DB1_readout_cnt[19]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1L441 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor~291
--operation mode is normal

DB1L441 = DB1_readout_cnt[16] # DB1_readout_cnt[17] # DB1_readout_cnt[18] # DB1_readout_cnt[19];


--DB1L541 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor~292
--operation mode is normal

DB1L541 = DB1L141 # DB1L241 # DB1L341 # DB1L441;


--DB1_readout_cnt[12] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[12]
--operation mode is normal

DB1_readout_cnt[12]_lut_out = DB1L151 & (DB1_readout_cnt[12] # DB1L53 & DB1L871Q) # !DB1L151 & DB1L53 & DB1L871Q;
DB1_readout_cnt[12] = DFFE(DB1_readout_cnt[12]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[13] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[13]
--operation mode is normal

DB1_readout_cnt[13]_lut_out = DB1L151 & (DB1_readout_cnt[13] # DB1L73 & DB1L871Q) # !DB1L151 & DB1L73 & DB1L871Q;
DB1_readout_cnt[13] = DFFE(DB1_readout_cnt[13]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[14] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[14]
--operation mode is normal

DB1_readout_cnt[14]_lut_out = DB1L151 & (DB1_readout_cnt[14] # DB1L93 & DB1L871Q) # !DB1L151 & DB1L93 & DB1L871Q;
DB1_readout_cnt[14] = DFFE(DB1_readout_cnt[14]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[15] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[15]
--operation mode is normal

DB1_readout_cnt[15]_lut_out = DB1L151 & (DB1_readout_cnt[15] # DB1L14 & DB1L871Q) # !DB1L151 & DB1L14 & DB1L871Q;
DB1_readout_cnt[15] = DFFE(DB1_readout_cnt[15]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1L641 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor~293
--operation mode is normal

DB1L641 = DB1_readout_cnt[12] # DB1_readout_cnt[13] # DB1_readout_cnt[14] # DB1_readout_cnt[15];


--DB1_readout_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[8]
--operation mode is normal

DB1_readout_cnt[8]_lut_out = DB1L151 & (DB1_readout_cnt[8] # DB1L72 & DB1L871Q) # !DB1L151 & DB1L72 & DB1L871Q;
DB1_readout_cnt[8] = DFFE(DB1_readout_cnt[8]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[9] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[9]
--operation mode is normal

DB1_readout_cnt[9]_lut_out = DB1L151 & (DB1_readout_cnt[9] # DB1L92 & DB1L871Q) # !DB1L151 & DB1L92 & DB1L871Q;
DB1_readout_cnt[9] = DFFE(DB1_readout_cnt[9]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[10] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[10]
--operation mode is normal

DB1_readout_cnt[10]_lut_out = DB1L151 & (DB1_readout_cnt[10] # DB1L13 & DB1L871Q) # !DB1L151 & DB1L13 & DB1L871Q;
DB1_readout_cnt[10] = DFFE(DB1_readout_cnt[10]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[11] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[11]
--operation mode is normal

DB1_readout_cnt[11]_lut_out = DB1L151 & (DB1_readout_cnt[11] # DB1L33 & DB1L871Q) # !DB1L151 & DB1L33 & DB1L871Q;
DB1_readout_cnt[11] = DFFE(DB1_readout_cnt[11]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1L741 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor~294
--operation mode is normal

DB1L741 = DB1_readout_cnt[8] # DB1_readout_cnt[9] # DB1_readout_cnt[10] # DB1_readout_cnt[11];


--DB1_readout_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[4]
--operation mode is normal

DB1_readout_cnt[4]_lut_out = DB1L151 & (DB1_readout_cnt[4] # DB1L91 & DB1L871Q) # !DB1L151 & DB1L91 & DB1L871Q;
DB1_readout_cnt[4] = DFFE(DB1_readout_cnt[4]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[5]
--operation mode is normal

DB1_readout_cnt[5]_lut_out = DB1L151 & (DB1_readout_cnt[5] # DB1L12 & DB1L871Q) # !DB1L151 & DB1L12 & DB1L871Q;
DB1_readout_cnt[5] = DFFE(DB1_readout_cnt[5]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[6]
--operation mode is normal

DB1_readout_cnt[6]_lut_out = DB1L151 & (DB1_readout_cnt[6] # DB1L32 & DB1L871Q) # !DB1L151 & DB1L32 & DB1L871Q;
DB1_readout_cnt[6] = DFFE(DB1_readout_cnt[6]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[7]
--operation mode is normal

DB1_readout_cnt[7]_lut_out = DB1L151 & (DB1_readout_cnt[7] # DB1L52 & DB1L871Q) # !DB1L151 & DB1L52 & DB1L871Q;
DB1_readout_cnt[7] = DFFE(DB1_readout_cnt[7]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1L841 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor~295
--operation mode is normal

DB1L841 = DB1_readout_cnt[4] # DB1_readout_cnt[5] # DB1_readout_cnt[6] # !DB1_readout_cnt[7];


--DB1_readout_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[0]
--operation mode is normal

DB1_readout_cnt[0]_lut_out = DB1L11 & (DB1L871Q # DB1L151 & DB1_readout_cnt[0]) # !DB1L11 & DB1L151 & DB1_readout_cnt[0];
DB1_readout_cnt[0] = DFFE(DB1_readout_cnt[0]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[1]
--operation mode is normal

DB1_readout_cnt[1]_lut_out = DB1L151 & (DB1_readout_cnt[1] # DB1L31 & DB1L871Q) # !DB1L151 & DB1L31 & DB1L871Q;
DB1_readout_cnt[1] = DFFE(DB1_readout_cnt[1]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[2]
--operation mode is normal

DB1_readout_cnt[2]_lut_out = DB1L151 & (DB1_readout_cnt[2] # DB1L51 & DB1L871Q) # !DB1L151 & DB1L51 & DB1L871Q;
DB1_readout_cnt[2] = DFFE(DB1_readout_cnt[2]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1_readout_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[3]
--operation mode is normal

DB1_readout_cnt[3]_lut_out = DB1L151 & (DB1_readout_cnt[3] # DB1L71 & DB1L871Q) # !DB1L151 & DB1L71 & DB1L871Q;
DB1_readout_cnt[3] = DFFE(DB1_readout_cnt[3]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB1L941 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor~296
--operation mode is normal

DB1L941 = DB1_readout_cnt[0] # DB1_readout_cnt[1] # DB1_readout_cnt[2] # DB1_readout_cnt[3];


--DB1L051 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor~297
--operation mode is normal

DB1L051 = DB1L641 # DB1L741 # DB1L841 # DB1L941;


--DB1L651 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2614
--operation mode is normal

DB1L651 = DB1L771Q # DB1L971Q & (DB1L541 # DB1L051);


--DB1L671Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~28
--operation mode is normal

DB1L671Q_lut_out = !DB1L281Q & (DB1L671Q # CB1_start_readout);
DB1L671Q = DFFE(DB1L671Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--DB1_divide_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|divide_cnt[0]
--operation mode is normal

DB1_divide_cnt[0]_lut_out = !DB1_divide_cnt[0] & !DB1_rst_divide;
DB1_divide_cnt[0] = DFFE(DB1_divide_cnt[0]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--DB1_rst_divide is atwd:atwd0|atwd_readout:inst_atwd_readout|rst_divide
--operation mode is normal

DB1_rst_divide_lut_out = DB1_rst_divide & (DB1L081Q # !DB1L551) # !DB1L671Q;
DB1_rst_divide = DFFE(DB1_rst_divide_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L702 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~113
--operation mode is normal

CB2L702 = CB2L162Q # CB2L652Q # CB2L262Q # CB2L552Q;


--CB2L691 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~20
--operation mode is normal

CB2L691 = CB2L702 # CB2L352Q # !CB2L462 # !CB2L302;


--EB2_enable_LED_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_LED_old
--operation mode is normal

EB2_enable_LED_old_lut_out = Y1_command_0_local[11];
EB2_enable_LED_old = DFFE(EB2_enable_LED_old_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--EB2_\reset_trigger:cnt[6] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[6]
--operation mode is counter

EB2_\reset_trigger:cnt[6]_lut_out = EB2_\reset_trigger:cnt[6] $ !EB2L31;
EB2_\reset_trigger:cnt[6]_sload_eqn = (!EB2_discFF & ~GND) # (EB2_discFF & EB2_\reset_trigger:cnt[6]_lut_out);
EB2_\reset_trigger:cnt[6] = DFFE(EB2_\reset_trigger:cnt[6]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB2L51 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[6]~COUT
--operation mode is counter

EB2L51 = CARRY(EB2_\reset_trigger:cnt[6] & !EB2L31);


--EB2_\reset_trigger:cnt[7] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[7]
--operation mode is counter

EB2_\reset_trigger:cnt[7]_lut_out = EB2_\reset_trigger:cnt[7] $ EB2L51;
EB2_\reset_trigger:cnt[7]_sload_eqn = (!EB2_discFF & ~GND) # (EB2_discFF & EB2_\reset_trigger:cnt[7]_lut_out);
EB2_\reset_trigger:cnt[7] = DFFE(EB2_\reset_trigger:cnt[7]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB2L71 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[7]~COUT
--operation mode is counter

EB2L71 = CARRY(!EB2L51 # !EB2_\reset_trigger:cnt[7]);


--EB2_\reset_trigger:cnt[5] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[5]
--operation mode is counter

EB2_\reset_trigger:cnt[5]_lut_out = EB2_\reset_trigger:cnt[5] $ EB2L11;
EB2_\reset_trigger:cnt[5]_sload_eqn = (!EB2_discFF & ~GND) # (EB2_discFF & EB2_\reset_trigger:cnt[5]_lut_out);
EB2_\reset_trigger:cnt[5] = DFFE(EB2_\reset_trigger:cnt[5]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB2L31 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[5]~COUT
--operation mode is counter

EB2L31 = CARRY(!EB2L11 # !EB2_\reset_trigger:cnt[5]);


--EB2L14 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|Mux~19
--operation mode is normal

EB2L14 = Y1_command_4_local[13] & (Y1_command_4_local[12] # EB2_\reset_trigger:cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & EB2_\reset_trigger:cnt[5];


--EB2_\reset_trigger:cnt[8] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[8]
--operation mode is counter

EB2_\reset_trigger:cnt[8]_lut_out = EB2_\reset_trigger:cnt[8] $ !EB2L71;
EB2_\reset_trigger:cnt[8]_sload_eqn = (!EB2_discFF & ~GND) # (EB2_discFF & EB2_\reset_trigger:cnt[8]_lut_out);
EB2_\reset_trigger:cnt[8] = DFFE(EB2_\reset_trigger:cnt[8]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB2L91 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[8]~COUT
--operation mode is counter

EB2L91 = CARRY(EB2_\reset_trigger:cnt[8] & !EB2L71);


--EB2L24 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|Mux~20
--operation mode is normal

EB2L24 = EB2L14 & (EB2_\reset_trigger:cnt[8] # !Y1_command_4_local[12]) # !EB2L14 & EB2_\reset_trigger:cnt[6] & Y1_command_4_local[12];


--EB2_\reset_trigger:cnt[11] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[11]
--operation mode is normal

EB2_\reset_trigger:cnt[11]_lut_out = EB2_\reset_trigger:cnt[11] $ EB2L32;
EB2_\reset_trigger:cnt[11]_sload_eqn = (!EB2_discFF & ~GND) # (EB2_discFF & EB2_\reset_trigger:cnt[11]_lut_out);
EB2_\reset_trigger:cnt[11] = DFFE(EB2_\reset_trigger:cnt[11]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );


--EB2_\reset_trigger:cnt[9] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[9]
--operation mode is counter

EB2_\reset_trigger:cnt[9]_lut_out = EB2_\reset_trigger:cnt[9] $ EB2L91;
EB2_\reset_trigger:cnt[9]_sload_eqn = (!EB2_discFF & ~GND) # (EB2_discFF & EB2_\reset_trigger:cnt[9]_lut_out);
EB2_\reset_trigger:cnt[9] = DFFE(EB2_\reset_trigger:cnt[9]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB2L12 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[9]~COUT
--operation mode is counter

EB2L12 = CARRY(!EB2L91 # !EB2_\reset_trigger:cnt[9]);


--EB2L34 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|Mux~103
--operation mode is normal

EB2L34 = EB2_\reset_trigger:cnt[11] & (EB2_\reset_trigger:cnt[9] # Y1_command_4_local[13]) # !EB2_\reset_trigger:cnt[11] & EB2_\reset_trigger:cnt[9] & !Y1_command_4_local[13];


--EB2_\reset_trigger:cnt[10] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[10]
--operation mode is counter

EB2_\reset_trigger:cnt[10]_lut_out = EB2_\reset_trigger:cnt[10] $ !EB2L12;
EB2_\reset_trigger:cnt[10]_sload_eqn = (!EB2_discFF & ~GND) # (EB2_discFF & EB2_\reset_trigger:cnt[10]_lut_out);
EB2_\reset_trigger:cnt[10] = DFFE(EB2_\reset_trigger:cnt[10]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB2L32 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[10]~COUT
--operation mode is counter

EB2L32 = CARRY(EB2_\reset_trigger:cnt[10] & !EB2L12);


--EB2L44 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|Mux~104
--operation mode is normal

EB2L44 = Y1_command_4_local[12] & EB2_\reset_trigger:cnt[10] & !Y1_command_4_local[13] # !Y1_command_4_local[12] & EB2L34;


--EB2_\reset_trigger:cnt[3] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[3]
--operation mode is counter

EB2_\reset_trigger:cnt[3]_lut_out = EB2_\reset_trigger:cnt[3] $ EB2L7;
EB2_\reset_trigger:cnt[3]_sload_eqn = (!EB2_discFF & ~GND) # (EB2_discFF & EB2_\reset_trigger:cnt[3]_lut_out);
EB2_\reset_trigger:cnt[3] = DFFE(EB2_\reset_trigger:cnt[3]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB2L9 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[3]~COUT
--operation mode is counter

EB2L9 = CARRY(!EB2L7 # !EB2_\reset_trigger:cnt[3]);


--EB2_\reset_trigger:cnt[2] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[2]
--operation mode is counter

EB2_\reset_trigger:cnt[2]_lut_out = EB2_\reset_trigger:cnt[2] $ !EB2L5;
EB2_\reset_trigger:cnt[2]_sload_eqn = (!EB2_discFF & ~GND) # (EB2_discFF & EB2_\reset_trigger:cnt[2]_lut_out);
EB2_\reset_trigger:cnt[2] = DFFE(EB2_\reset_trigger:cnt[2]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB2L7 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[2]~COUT
--operation mode is counter

EB2L7 = CARRY(EB2_\reset_trigger:cnt[2] & !EB2L5);


--EB2_\reset_trigger:cnt[1] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[1]
--operation mode is counter

EB2_\reset_trigger:cnt[1]_lut_out = EB2_\reset_trigger:cnt[1] $ EB2L3;
EB2_\reset_trigger:cnt[1]_sload_eqn = (!EB2_discFF & ~GND) # (EB2_discFF & EB2_\reset_trigger:cnt[1]_lut_out);
EB2_\reset_trigger:cnt[1] = DFFE(EB2_\reset_trigger:cnt[1]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB2L5 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[1]~COUT
--operation mode is counter

EB2L5 = CARRY(!EB2L3 # !EB2_\reset_trigger:cnt[1]);


--EB2L93 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|Mux~17
--operation mode is normal

EB2L93 = Y1_command_4_local[12] & (Y1_command_4_local[13] # EB2_\reset_trigger:cnt[2]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & EB2_\reset_trigger:cnt[1];


--EB2_\reset_trigger:cnt[4] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[4]
--operation mode is counter

EB2_\reset_trigger:cnt[4]_lut_out = EB2_\reset_trigger:cnt[4] $ !EB2L9;
EB2_\reset_trigger:cnt[4]_sload_eqn = (!EB2_discFF & ~GND) # (EB2_discFF & EB2_\reset_trigger:cnt[4]_lut_out);
EB2_\reset_trigger:cnt[4] = DFFE(EB2_\reset_trigger:cnt[4]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB2L11 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[4]~COUT
--operation mode is counter

EB2L11 = CARRY(EB2_\reset_trigger:cnt[4] & !EB2L9);


--EB2L04 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|Mux~18
--operation mode is normal

EB2L04 = EB2L93 & (EB2_\reset_trigger:cnt[4] # !Y1_command_4_local[13]) # !EB2L93 & EB2_\reset_trigger:cnt[3] & Y1_command_4_local[13];


--EB2L73 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|Mux~15
--operation mode is normal

EB2L73 = Y1_command_4_local[15] & (Y1_command_4_local[14] # EB2L44) # !Y1_command_4_local[15] & !Y1_command_4_local[14] & EB2L04;


--EB2_\reset_trigger:cnt[0] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[0]
--operation mode is counter

EB2_\reset_trigger:cnt[0]_lut_out = !EB2_\reset_trigger:cnt[0];
EB2_\reset_trigger:cnt[0]_sload_eqn = (!EB2_discFF & ~GND) # (EB2_discFF & EB2_\reset_trigger:cnt[0]_lut_out);
EB2_\reset_trigger:cnt[0] = DFFE(EB2_\reset_trigger:cnt[0]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--EB2L3 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\reset_trigger:cnt[0]~COUT
--operation mode is counter

EB2L3 = CARRY(!EB2_\reset_trigger:cnt[0]);


--EB2L54 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|Mux~105
--operation mode is normal

EB2L54 = Y1_command_4_local[13] & Y1_command_4_local[12] & !EB2_\reset_trigger:cnt[0];


--EB2L83 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|Mux~16
--operation mode is normal

EB2L83 = EB2L73 & (EB2L54 # !Y1_command_4_local[14]) # !EB2L73 & EB2L24 & Y1_command_4_local[14];


--EB2_\launch_window:got_disc is atwd:atwd1|atwd_trigger:inst_atwd_trigger|\launch_window:got_disc
--operation mode is normal

EB2_\launch_window:got_disc_lut_out = EB2_discFF;
EB2_\launch_window:got_disc = DFFE(EB2_\launch_window:got_disc_lut_out, GLOBAL(FE1_outclock1), , , );


--EB2_enable_disc_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_old
--operation mode is normal

EB2_enable_disc_old_lut_out = D2L71;
EB2_enable_disc_old = DFFE(EB2_enable_disc_old_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--CB2L791 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~26
--operation mode is normal

CB2L791 = CB2L652Q # CB2L452Q # !CB2L202 # !CB2L891;


--CB2L75 is atwd:atwd1|atwd_control:inst_atwd_control|add~43
--operation mode is arithmetic

CB2L75 = CB2_digitize_cnt[28] $ !CB2L65;

--CB2L85 is atwd:atwd1|atwd_control:inst_atwd_control|add~43COUT
--operation mode is arithmetic

CB2L85 = CARRY(CB2_digitize_cnt[28] & !CB2L65);


--CB2L95 is atwd:atwd1|atwd_control:inst_atwd_control|add~44
--operation mode is arithmetic

CB2L95 = CB2_digitize_cnt[29] $ CB2L85;

--CB2L06 is atwd:atwd1|atwd_control:inst_atwd_control|add~44COUT
--operation mode is arithmetic

CB2L06 = CARRY(!CB2L85 # !CB2_digitize_cnt[29]);


--CB2L16 is atwd:atwd1|atwd_control:inst_atwd_control|add~45
--operation mode is arithmetic

CB2L16 = CB2_digitize_cnt[30] $ !CB2L06;

--CB2L26 is atwd:atwd1|atwd_control:inst_atwd_control|add~45COUT
--operation mode is arithmetic

CB2L26 = CARRY(CB2_digitize_cnt[30] & !CB2L06);


--CB2L36 is atwd:atwd1|atwd_control:inst_atwd_control|add~46
--operation mode is normal

CB2L36 = CB2_digitize_cnt[31] $ CB2L26;


--CB2L94 is atwd:atwd1|atwd_control:inst_atwd_control|add~39
--operation mode is arithmetic

CB2L94 = CB2_digitize_cnt[24] $ !CB2L84;

--CB2L05 is atwd:atwd1|atwd_control:inst_atwd_control|add~39COUT
--operation mode is arithmetic

CB2L05 = CARRY(CB2_digitize_cnt[24] & !CB2L84);


--CB2L15 is atwd:atwd1|atwd_control:inst_atwd_control|add~40
--operation mode is arithmetic

CB2L15 = CB2_digitize_cnt[25] $ CB2L05;

--CB2L25 is atwd:atwd1|atwd_control:inst_atwd_control|add~40COUT
--operation mode is arithmetic

CB2L25 = CARRY(!CB2L05 # !CB2_digitize_cnt[25]);


--CB2L35 is atwd:atwd1|atwd_control:inst_atwd_control|add~41
--operation mode is arithmetic

CB2L35 = CB2_digitize_cnt[26] $ !CB2L25;

--CB2L45 is atwd:atwd1|atwd_control:inst_atwd_control|add~41COUT
--operation mode is arithmetic

CB2L45 = CARRY(CB2_digitize_cnt[26] & !CB2L25);


--CB2L55 is atwd:atwd1|atwd_control:inst_atwd_control|add~42
--operation mode is arithmetic

CB2L55 = CB2_digitize_cnt[27] $ CB2L45;

--CB2L65 is atwd:atwd1|atwd_control:inst_atwd_control|add~42COUT
--operation mode is arithmetic

CB2L65 = CARRY(!CB2L45 # !CB2_digitize_cnt[27]);


--CB2L14 is atwd:atwd1|atwd_control:inst_atwd_control|add~35
--operation mode is arithmetic

CB2L14 = CB2_digitize_cnt[20] $ !CB2L04;

--CB2L24 is atwd:atwd1|atwd_control:inst_atwd_control|add~35COUT
--operation mode is arithmetic

CB2L24 = CARRY(CB2_digitize_cnt[20] & !CB2L04);


--CB2L34 is atwd:atwd1|atwd_control:inst_atwd_control|add~36
--operation mode is arithmetic

CB2L34 = CB2_digitize_cnt[21] $ CB2L24;

--CB2L44 is atwd:atwd1|atwd_control:inst_atwd_control|add~36COUT
--operation mode is arithmetic

CB2L44 = CARRY(!CB2L24 # !CB2_digitize_cnt[21]);


--CB2L54 is atwd:atwd1|atwd_control:inst_atwd_control|add~37
--operation mode is arithmetic

CB2L54 = CB2_digitize_cnt[22] $ !CB2L44;

--CB2L64 is atwd:atwd1|atwd_control:inst_atwd_control|add~37COUT
--operation mode is arithmetic

CB2L64 = CARRY(CB2_digitize_cnt[22] & !CB2L44);


--CB2L74 is atwd:atwd1|atwd_control:inst_atwd_control|add~38
--operation mode is arithmetic

CB2L74 = CB2_digitize_cnt[23] $ CB2L64;

--CB2L84 is atwd:atwd1|atwd_control:inst_atwd_control|add~38COUT
--operation mode is arithmetic

CB2L84 = CARRY(!CB2L64 # !CB2_digitize_cnt[23]);


--CB2L33 is atwd:atwd1|atwd_control:inst_atwd_control|add~31
--operation mode is arithmetic

CB2L33 = CB2_digitize_cnt[16] $ !CB2L23;

--CB2L43 is atwd:atwd1|atwd_control:inst_atwd_control|add~31COUT
--operation mode is arithmetic

CB2L43 = CARRY(CB2_digitize_cnt[16] & !CB2L23);


--CB2L53 is atwd:atwd1|atwd_control:inst_atwd_control|add~32
--operation mode is arithmetic

CB2L53 = CB2_digitize_cnt[17] $ CB2L43;

--CB2L63 is atwd:atwd1|atwd_control:inst_atwd_control|add~32COUT
--operation mode is arithmetic

CB2L63 = CARRY(!CB2L43 # !CB2_digitize_cnt[17]);


--CB2L73 is atwd:atwd1|atwd_control:inst_atwd_control|add~33
--operation mode is arithmetic

CB2L73 = CB2_digitize_cnt[18] $ !CB2L63;

--CB2L83 is atwd:atwd1|atwd_control:inst_atwd_control|add~33COUT
--operation mode is arithmetic

CB2L83 = CARRY(CB2_digitize_cnt[18] & !CB2L63);


--CB2L93 is atwd:atwd1|atwd_control:inst_atwd_control|add~34
--operation mode is arithmetic

CB2L93 = CB2_digitize_cnt[19] $ CB2L83;

--CB2L04 is atwd:atwd1|atwd_control:inst_atwd_control|add~34COUT
--operation mode is arithmetic

CB2L04 = CARRY(!CB2L83 # !CB2_digitize_cnt[19]);


--CB2L52 is atwd:atwd1|atwd_control:inst_atwd_control|add~27
--operation mode is arithmetic

CB2L52 = CB2_digitize_cnt[12] $ !CB2L42;

--CB2L62 is atwd:atwd1|atwd_control:inst_atwd_control|add~27COUT
--operation mode is arithmetic

CB2L62 = CARRY(CB2_digitize_cnt[12] & !CB2L42);


--CB2L72 is atwd:atwd1|atwd_control:inst_atwd_control|add~28
--operation mode is arithmetic

CB2L72 = CB2_digitize_cnt[13] $ CB2L62;

--CB2L82 is atwd:atwd1|atwd_control:inst_atwd_control|add~28COUT
--operation mode is arithmetic

CB2L82 = CARRY(!CB2L62 # !CB2_digitize_cnt[13]);


--CB2L92 is atwd:atwd1|atwd_control:inst_atwd_control|add~29
--operation mode is arithmetic

CB2L92 = CB2_digitize_cnt[14] $ !CB2L82;

--CB2L03 is atwd:atwd1|atwd_control:inst_atwd_control|add~29COUT
--operation mode is arithmetic

CB2L03 = CARRY(CB2_digitize_cnt[14] & !CB2L82);


--CB2L13 is atwd:atwd1|atwd_control:inst_atwd_control|add~30
--operation mode is arithmetic

CB2L13 = CB2_digitize_cnt[15] $ CB2L03;

--CB2L23 is atwd:atwd1|atwd_control:inst_atwd_control|add~30COUT
--operation mode is arithmetic

CB2L23 = CARRY(!CB2L03 # !CB2_digitize_cnt[15]);


--CB2L71 is atwd:atwd1|atwd_control:inst_atwd_control|add~23
--operation mode is arithmetic

CB2L71 = CB2_digitize_cnt[8] $ !CB2L61;

--CB2L81 is atwd:atwd1|atwd_control:inst_atwd_control|add~23COUT
--operation mode is arithmetic

CB2L81 = CARRY(CB2_digitize_cnt[8] & !CB2L61);


--CB2L12 is atwd:atwd1|atwd_control:inst_atwd_control|add~25
--operation mode is arithmetic

CB2L12 = CB2_digitize_cnt[10] $ !CB2L02;

--CB2L22 is atwd:atwd1|atwd_control:inst_atwd_control|add~25COUT
--operation mode is arithmetic

CB2L22 = CARRY(CB2_digitize_cnt[10] & !CB2L02);


--CB2L32 is atwd:atwd1|atwd_control:inst_atwd_control|add~26
--operation mode is arithmetic

CB2L32 = CB2_digitize_cnt[11] $ CB2L22;

--CB2L42 is atwd:atwd1|atwd_control:inst_atwd_control|add~26COUT
--operation mode is arithmetic

CB2L42 = CARRY(!CB2L22 # !CB2_digitize_cnt[11]);


--CB2L91 is atwd:atwd1|atwd_control:inst_atwd_control|add~24
--operation mode is arithmetic

CB2L91 = CB2_digitize_cnt[9] $ CB2L81;

--CB2L02 is atwd:atwd1|atwd_control:inst_atwd_control|add~24COUT
--operation mode is arithmetic

CB2L02 = CARRY(!CB2L81 # !CB2_digitize_cnt[9]);


--CB2L9 is atwd:atwd1|atwd_control:inst_atwd_control|add~19
--operation mode is arithmetic

CB2L9 = CB2_digitize_cnt[4] $ !CB2L8;

--CB2L01 is atwd:atwd1|atwd_control:inst_atwd_control|add~19COUT
--operation mode is arithmetic

CB2L01 = CARRY(CB2_digitize_cnt[4] & !CB2L8);


--CB2L11 is atwd:atwd1|atwd_control:inst_atwd_control|add~20
--operation mode is arithmetic

CB2L11 = CB2_digitize_cnt[5] $ CB2L01;

--CB2L21 is atwd:atwd1|atwd_control:inst_atwd_control|add~20COUT
--operation mode is arithmetic

CB2L21 = CARRY(!CB2L01 # !CB2_digitize_cnt[5]);


--CB2L31 is atwd:atwd1|atwd_control:inst_atwd_control|add~21
--operation mode is arithmetic

CB2L31 = CB2_digitize_cnt[6] $ !CB2L21;

--CB2L41 is atwd:atwd1|atwd_control:inst_atwd_control|add~21COUT
--operation mode is arithmetic

CB2L41 = CARRY(CB2_digitize_cnt[6] & !CB2L21);


--CB2L51 is atwd:atwd1|atwd_control:inst_atwd_control|add~22
--operation mode is arithmetic

CB2L51 = CB2_digitize_cnt[7] $ CB2L41;

--CB2L61 is atwd:atwd1|atwd_control:inst_atwd_control|add~22COUT
--operation mode is arithmetic

CB2L61 = CARRY(!CB2L41 # !CB2_digitize_cnt[7]);


--CB2L312 is atwd:atwd1|atwd_control:inst_atwd_control|Select~419
--operation mode is normal

CB2L312 = CB2_digitize_cnt[0] & (!CB2L202 # !CB2L002 # !CB2L891);


--CB2L1 is atwd:atwd1|atwd_control:inst_atwd_control|add~15
--operation mode is arithmetic

CB2L1 = !CB2_digitize_cnt[0];

--CB2L2 is atwd:atwd1|atwd_control:inst_atwd_control|add~15COUT
--operation mode is arithmetic

CB2L2 = CARRY(CB2_digitize_cnt[0]);


--CB2L3 is atwd:atwd1|atwd_control:inst_atwd_control|add~16
--operation mode is arithmetic

CB2L3 = CB2_digitize_cnt[1] $ CB2L2;

--CB2L4 is atwd:atwd1|atwd_control:inst_atwd_control|add~16COUT
--operation mode is arithmetic

CB2L4 = CARRY(!CB2L2 # !CB2_digitize_cnt[1]);


--CB2L5 is atwd:atwd1|atwd_control:inst_atwd_control|add~17
--operation mode is arithmetic

CB2L5 = CB2_digitize_cnt[2] $ !CB2L4;

--CB2L6 is atwd:atwd1|atwd_control:inst_atwd_control|add~17COUT
--operation mode is arithmetic

CB2L6 = CARRY(CB2_digitize_cnt[2] & !CB2L4);


--CB2L7 is atwd:atwd1|atwd_control:inst_atwd_control|add~18
--operation mode is arithmetic

CB2L7 = CB2_digitize_cnt[3] $ CB2L6;

--CB2L8 is atwd:atwd1|atwd_control:inst_atwd_control|add~18COUT
--operation mode is arithmetic

CB2L8 = CARRY(!CB2L6 # !CB2_digitize_cnt[3]);


--DB2L551 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2612
--operation mode is normal

DB2L551 = !DB2L281Q & !DB2L181Q & !DB2L971Q & !DB2L871Q;


--K1L55 is coinc:inst_coinc|add~12
--operation mode is arithmetic

K1L55 = K1L45 $ (!K1_ATWD_B_launch & !K1_\LCATWD:ATWD_B_up_post_cnt[1]);

--K1L65 is coinc:inst_coinc|add~12COUT
--operation mode is arithmetic

K1L65 = CARRY(K1_ATWD_B_launch # K1_\LCATWD:ATWD_B_up_post_cnt[1] # !K1L45);


--K1L35 is coinc:inst_coinc|add~11
--operation mode is arithmetic

K1L35 = K1L492 $ K1L014;

--K1L45 is coinc:inst_coinc|add~11COUT
--operation mode is arithmetic

K1L45 = CARRY(K1L492 & K1L014);


--K1_\LCATWD:edgeB is coinc:inst_coinc|\LCATWD:edgeB
--operation mode is normal

K1_\LCATWD:edgeB_lut_out = K1L55 & K1L35 & K1L253 & K1L353;
K1_\LCATWD:edgeB = DFFE(K1_\LCATWD:edgeB_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--K1L253 is coinc:inst_coinc|edgeB~53
--operation mode is normal

K1L253 = K1_\LCATWD:edgeB # !K1_LC_atwd_b;


--K1L75 is coinc:inst_coinc|add~13
--operation mode is arithmetic

K1L75 = K1L65 $ (K1_ATWD_B_launch # K1_\LCATWD:ATWD_B_up_post_cnt[2]);

--K1L85 is coinc:inst_coinc|add~13COUT
--operation mode is arithmetic

K1L85 = CARRY(!K1_ATWD_B_launch & !K1_\LCATWD:ATWD_B_up_post_cnt[2] & !K1L65);


--K1L95 is coinc:inst_coinc|add~14
--operation mode is arithmetic

K1L95 = K1L85 $ (!K1_ATWD_B_launch & !K1_\LCATWD:ATWD_B_up_post_cnt[3]);

--K1L06 is coinc:inst_coinc|add~14COUT
--operation mode is arithmetic

K1L06 = CARRY(K1_ATWD_B_launch # K1_\LCATWD:ATWD_B_up_post_cnt[3] # !K1L85);


--K1L16 is coinc:inst_coinc|add~15
--operation mode is arithmetic

K1L16 = K1L06 $ (K1_ATWD_B_launch # K1_\LCATWD:ATWD_B_up_post_cnt[4]);

--K1L26 is coinc:inst_coinc|add~15COUT
--operation mode is arithmetic

K1L26 = CARRY(!K1_ATWD_B_launch & !K1_\LCATWD:ATWD_B_up_post_cnt[4] & !K1L06);


--K1L36 is coinc:inst_coinc|add~16
--operation mode is normal

K1L36 = K1L26 $ (K1_ATWD_B_launch # K1_\LCATWD:ATWD_B_up_post_cnt[5]);


--K1L353 is coinc:inst_coinc|edgeB~54
--operation mode is normal

K1L353 = K1L75 & K1L95 & K1L16 & !K1L36;


--K1L453 is coinc:inst_coinc|edgeB~55
--operation mode is normal

K1L453 = K1L55 & K1L35 & K1L253 & K1L353;


--EB2_TriggerComplete_in_0 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0
--operation mode is normal

EB2_TriggerComplete_in_0_lut_out = !TriggerComplete_1;
EB2_TriggerComplete_in_0 = DFFE(EB2_TriggerComplete_in_0_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--CB2L802 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~114
--operation mode is normal

CB2L802 = !CB2L162Q & !CB2L652Q & !CB2L452Q;


--CB2L902 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~115
--operation mode is normal

CB2L902 = !CB2L062Q & !CB2L752Q & !CB2L852Q & !CB2L952Q;


--CB2L012 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~116
--operation mode is normal

CB2L012 = CB2L252Q & !CB2L362Q;


--CB2L112 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or~117
--operation mode is normal

CB2L112 = CB2L352Q # !CB2L012 # !CB2L902 # !CB2L802;


--CB2L021 is atwd:atwd1|atwd_control:inst_atwd_control|add~75
--operation mode is arithmetic

CB2L021 = CB2_settle_cnt[28] $ !CB2L911;

--CB2L121 is atwd:atwd1|atwd_control:inst_atwd_control|add~75COUT
--operation mode is arithmetic

CB2L121 = CARRY(CB2_settle_cnt[28] & !CB2L911);


--CB2L221 is atwd:atwd1|atwd_control:inst_atwd_control|add~76
--operation mode is arithmetic

CB2L221 = CB2_settle_cnt[29] $ CB2L121;

--CB2L321 is atwd:atwd1|atwd_control:inst_atwd_control|add~76COUT
--operation mode is arithmetic

CB2L321 = CARRY(!CB2L121 # !CB2_settle_cnt[29]);


--CB2L421 is atwd:atwd1|atwd_control:inst_atwd_control|add~77
--operation mode is arithmetic

CB2L421 = CB2_settle_cnt[30] $ !CB2L321;

--CB2L521 is atwd:atwd1|atwd_control:inst_atwd_control|add~77COUT
--operation mode is arithmetic

CB2L521 = CARRY(CB2_settle_cnt[30] & !CB2L321);


--CB2L621 is atwd:atwd1|atwd_control:inst_atwd_control|add~78
--operation mode is normal

CB2L621 = CB2_settle_cnt[31] $ CB2L521;


--CB2L211 is atwd:atwd1|atwd_control:inst_atwd_control|add~71
--operation mode is arithmetic

CB2L211 = CB2_settle_cnt[24] $ !CB2L111;

--CB2L311 is atwd:atwd1|atwd_control:inst_atwd_control|add~71COUT
--operation mode is arithmetic

CB2L311 = CARRY(CB2_settle_cnt[24] & !CB2L111);


--CB2L411 is atwd:atwd1|atwd_control:inst_atwd_control|add~72
--operation mode is arithmetic

CB2L411 = CB2_settle_cnt[25] $ CB2L311;

--CB2L511 is atwd:atwd1|atwd_control:inst_atwd_control|add~72COUT
--operation mode is arithmetic

CB2L511 = CARRY(!CB2L311 # !CB2_settle_cnt[25]);


--CB2L611 is atwd:atwd1|atwd_control:inst_atwd_control|add~73
--operation mode is arithmetic

CB2L611 = CB2_settle_cnt[26] $ !CB2L511;

--CB2L711 is atwd:atwd1|atwd_control:inst_atwd_control|add~73COUT
--operation mode is arithmetic

CB2L711 = CARRY(CB2_settle_cnt[26] & !CB2L511);


--CB2L811 is atwd:atwd1|atwd_control:inst_atwd_control|add~74
--operation mode is arithmetic

CB2L811 = CB2_settle_cnt[27] $ CB2L711;

--CB2L911 is atwd:atwd1|atwd_control:inst_atwd_control|add~74COUT
--operation mode is arithmetic

CB2L911 = CARRY(!CB2L711 # !CB2_settle_cnt[27]);


--CB2L401 is atwd:atwd1|atwd_control:inst_atwd_control|add~67
--operation mode is arithmetic

CB2L401 = CB2_settle_cnt[20] $ !CB2L301;

--CB2L501 is atwd:atwd1|atwd_control:inst_atwd_control|add~67COUT
--operation mode is arithmetic

CB2L501 = CARRY(CB2_settle_cnt[20] & !CB2L301);


--CB2L601 is atwd:atwd1|atwd_control:inst_atwd_control|add~68
--operation mode is arithmetic

CB2L601 = CB2_settle_cnt[21] $ CB2L501;

--CB2L701 is atwd:atwd1|atwd_control:inst_atwd_control|add~68COUT
--operation mode is arithmetic

CB2L701 = CARRY(!CB2L501 # !CB2_settle_cnt[21]);


--CB2L801 is atwd:atwd1|atwd_control:inst_atwd_control|add~69
--operation mode is arithmetic

CB2L801 = CB2_settle_cnt[22] $ !CB2L701;

--CB2L901 is atwd:atwd1|atwd_control:inst_atwd_control|add~69COUT
--operation mode is arithmetic

CB2L901 = CARRY(CB2_settle_cnt[22] & !CB2L701);


--CB2L011 is atwd:atwd1|atwd_control:inst_atwd_control|add~70
--operation mode is arithmetic

CB2L011 = CB2_settle_cnt[23] $ CB2L901;

--CB2L111 is atwd:atwd1|atwd_control:inst_atwd_control|add~70COUT
--operation mode is arithmetic

CB2L111 = CARRY(!CB2L901 # !CB2_settle_cnt[23]);


--CB2L69 is atwd:atwd1|atwd_control:inst_atwd_control|add~63
--operation mode is arithmetic

CB2L69 = CB2_settle_cnt[16] $ !CB2L59;

--CB2L79 is atwd:atwd1|atwd_control:inst_atwd_control|add~63COUT
--operation mode is arithmetic

CB2L79 = CARRY(CB2_settle_cnt[16] & !CB2L59);


--CB2L89 is atwd:atwd1|atwd_control:inst_atwd_control|add~64
--operation mode is arithmetic

CB2L89 = CB2_settle_cnt[17] $ CB2L79;

--CB2L99 is atwd:atwd1|atwd_control:inst_atwd_control|add~64COUT
--operation mode is arithmetic

CB2L99 = CARRY(!CB2L79 # !CB2_settle_cnt[17]);


--CB2L001 is atwd:atwd1|atwd_control:inst_atwd_control|add~65
--operation mode is arithmetic

CB2L001 = CB2_settle_cnt[18] $ !CB2L99;

--CB2L101 is atwd:atwd1|atwd_control:inst_atwd_control|add~65COUT
--operation mode is arithmetic

CB2L101 = CARRY(CB2_settle_cnt[18] & !CB2L99);


--CB2L201 is atwd:atwd1|atwd_control:inst_atwd_control|add~66
--operation mode is arithmetic

CB2L201 = CB2_settle_cnt[19] $ CB2L101;

--CB2L301 is atwd:atwd1|atwd_control:inst_atwd_control|add~66COUT
--operation mode is arithmetic

CB2L301 = CARRY(!CB2L101 # !CB2_settle_cnt[19]);


--CB2L88 is atwd:atwd1|atwd_control:inst_atwd_control|add~59
--operation mode is arithmetic

CB2L88 = CB2_settle_cnt[12] $ !CB2L78;

--CB2L98 is atwd:atwd1|atwd_control:inst_atwd_control|add~59COUT
--operation mode is arithmetic

CB2L98 = CARRY(CB2_settle_cnt[12] & !CB2L78);


--CB2L09 is atwd:atwd1|atwd_control:inst_atwd_control|add~60
--operation mode is arithmetic

CB2L09 = CB2_settle_cnt[13] $ CB2L98;

--CB2L19 is atwd:atwd1|atwd_control:inst_atwd_control|add~60COUT
--operation mode is arithmetic

CB2L19 = CARRY(!CB2L98 # !CB2_settle_cnt[13]);


--CB2L29 is atwd:atwd1|atwd_control:inst_atwd_control|add~61
--operation mode is arithmetic

CB2L29 = CB2_settle_cnt[14] $ !CB2L19;

--CB2L39 is atwd:atwd1|atwd_control:inst_atwd_control|add~61COUT
--operation mode is arithmetic

CB2L39 = CARRY(CB2_settle_cnt[14] & !CB2L19);


--CB2L49 is atwd:atwd1|atwd_control:inst_atwd_control|add~62
--operation mode is arithmetic

CB2L49 = CB2_settle_cnt[15] $ CB2L39;

--CB2L59 is atwd:atwd1|atwd_control:inst_atwd_control|add~62COUT
--operation mode is arithmetic

CB2L59 = CARRY(!CB2L39 # !CB2_settle_cnt[15]);


--CB2L08 is atwd:atwd1|atwd_control:inst_atwd_control|add~55
--operation mode is arithmetic

CB2L08 = CB2_settle_cnt[8] $ !CB2L97;

--CB2L18 is atwd:atwd1|atwd_control:inst_atwd_control|add~55COUT
--operation mode is arithmetic

CB2L18 = CARRY(CB2_settle_cnt[8] & !CB2L97);


--CB2L28 is atwd:atwd1|atwd_control:inst_atwd_control|add~56
--operation mode is arithmetic

CB2L28 = CB2_settle_cnt[9] $ CB2L18;

--CB2L38 is atwd:atwd1|atwd_control:inst_atwd_control|add~56COUT
--operation mode is arithmetic

CB2L38 = CARRY(!CB2L18 # !CB2_settle_cnt[9]);


--CB2L48 is atwd:atwd1|atwd_control:inst_atwd_control|add~57
--operation mode is arithmetic

CB2L48 = CB2_settle_cnt[10] $ !CB2L38;

--CB2L58 is atwd:atwd1|atwd_control:inst_atwd_control|add~57COUT
--operation mode is arithmetic

CB2L58 = CARRY(CB2_settle_cnt[10] & !CB2L38);


--CB2L68 is atwd:atwd1|atwd_control:inst_atwd_control|add~58
--operation mode is arithmetic

CB2L68 = CB2_settle_cnt[11] $ CB2L58;

--CB2L78 is atwd:atwd1|atwd_control:inst_atwd_control|add~58COUT
--operation mode is arithmetic

CB2L78 = CARRY(!CB2L58 # !CB2_settle_cnt[11]);


--CB2L27 is atwd:atwd1|atwd_control:inst_atwd_control|add~51
--operation mode is arithmetic

CB2L27 = CB2_settle_cnt[4] $ !CB2L17;

--CB2L37 is atwd:atwd1|atwd_control:inst_atwd_control|add~51COUT
--operation mode is arithmetic

CB2L37 = CARRY(CB2_settle_cnt[4] & !CB2L17);


--CB2L47 is atwd:atwd1|atwd_control:inst_atwd_control|add~52
--operation mode is arithmetic

CB2L47 = CB2_settle_cnt[5] $ CB2L37;

--CB2L57 is atwd:atwd1|atwd_control:inst_atwd_control|add~52COUT
--operation mode is arithmetic

CB2L57 = CARRY(!CB2L37 # !CB2_settle_cnt[5]);


--CB2L67 is atwd:atwd1|atwd_control:inst_atwd_control|add~53
--operation mode is arithmetic

CB2L67 = CB2_settle_cnt[6] $ !CB2L57;

--CB2L77 is atwd:atwd1|atwd_control:inst_atwd_control|add~53COUT
--operation mode is arithmetic

CB2L77 = CARRY(CB2_settle_cnt[6] & !CB2L57);


--CB2L87 is atwd:atwd1|atwd_control:inst_atwd_control|add~54
--operation mode is arithmetic

CB2L87 = CB2_settle_cnt[7] $ CB2L77;

--CB2L97 is atwd:atwd1|atwd_control:inst_atwd_control|add~54COUT
--operation mode is arithmetic

CB2L97 = CARRY(!CB2L77 # !CB2_settle_cnt[7]);


--CB2L46 is atwd:atwd1|atwd_control:inst_atwd_control|add~47
--operation mode is arithmetic

CB2L46 = !CB2_settle_cnt[0];

--CB2L56 is atwd:atwd1|atwd_control:inst_atwd_control|add~47COUT
--operation mode is arithmetic

CB2L56 = CARRY(CB2_settle_cnt[0]);


--CB2L66 is atwd:atwd1|atwd_control:inst_atwd_control|add~48
--operation mode is arithmetic

CB2L66 = CB2_settle_cnt[1] $ CB2L56;

--CB2L76 is atwd:atwd1|atwd_control:inst_atwd_control|add~48COUT
--operation mode is arithmetic

CB2L76 = CARRY(!CB2L56 # !CB2_settle_cnt[1]);


--CB2L86 is atwd:atwd1|atwd_control:inst_atwd_control|add~49
--operation mode is arithmetic

CB2L86 = CB2_settle_cnt[2] $ !CB2L76;

--CB2L96 is atwd:atwd1|atwd_control:inst_atwd_control|add~49COUT
--operation mode is arithmetic

CB2L96 = CARRY(CB2_settle_cnt[2] & !CB2L76);


--CB2L07 is atwd:atwd1|atwd_control:inst_atwd_control|add~50
--operation mode is arithmetic

CB2L07 = CB2_settle_cnt[3] $ CB2L96;

--CB2L17 is atwd:atwd1|atwd_control:inst_atwd_control|add~50COUT
--operation mode is arithmetic

CB2L17 = CARRY(!CB2L96 # !CB2_settle_cnt[3]);


--CB2_start_readout is atwd:atwd1|atwd_control:inst_atwd_control|start_readout
--operation mode is normal

CB2_start_readout_lut_out = CB2L952Q # CB2_start_readout & (!CB2L802 # !CB2L991);
CB2_start_readout = DFFE(CB2_start_readout_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[28] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[28]
--operation mode is normal

DB2_readout_cnt[28]_lut_out = DB2L151 & (DB2_readout_cnt[28] # DB2L76 & DB2L871Q) # !DB2L151 & DB2L76 & DB2L871Q;
DB2_readout_cnt[28] = DFFE(DB2_readout_cnt[28]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[29] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[29]
--operation mode is normal

DB2_readout_cnt[29]_lut_out = DB2L151 & (DB2_readout_cnt[29] # DB2L96 & DB2L871Q) # !DB2L151 & DB2L96 & DB2L871Q;
DB2_readout_cnt[29] = DFFE(DB2_readout_cnt[29]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[30] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[30]
--operation mode is normal

DB2_readout_cnt[30]_lut_out = DB2L151 & (DB2_readout_cnt[30] # DB2L17 & DB2L871Q) # !DB2L151 & DB2L17 & DB2L871Q;
DB2_readout_cnt[30] = DFFE(DB2_readout_cnt[30]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[31] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[31]
--operation mode is normal

DB2_readout_cnt[31]_lut_out = DB2L151 & (DB2_readout_cnt[31] # DB2L37 & DB2L871Q) # !DB2L151 & DB2L37 & DB2L871Q;
DB2_readout_cnt[31] = DFFE(DB2_readout_cnt[31]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2L141 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor~288
--operation mode is normal

DB2L141 = DB2_readout_cnt[28] # DB2_readout_cnt[29] # DB2_readout_cnt[30] # DB2_readout_cnt[31];


--DB2_readout_cnt[24] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[24]
--operation mode is normal

DB2_readout_cnt[24]_lut_out = DB2L151 & (DB2_readout_cnt[24] # DB2L95 & DB2L871Q) # !DB2L151 & DB2L95 & DB2L871Q;
DB2_readout_cnt[24] = DFFE(DB2_readout_cnt[24]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[25] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[25]
--operation mode is normal

DB2_readout_cnt[25]_lut_out = DB2L151 & (DB2_readout_cnt[25] # DB2L16 & DB2L871Q) # !DB2L151 & DB2L16 & DB2L871Q;
DB2_readout_cnt[25] = DFFE(DB2_readout_cnt[25]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[26] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[26]
--operation mode is normal

DB2_readout_cnt[26]_lut_out = DB2L151 & (DB2_readout_cnt[26] # DB2L36 & DB2L871Q) # !DB2L151 & DB2L36 & DB2L871Q;
DB2_readout_cnt[26] = DFFE(DB2_readout_cnt[26]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[27] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[27]
--operation mode is normal

DB2_readout_cnt[27]_lut_out = DB2L151 & (DB2_readout_cnt[27] # DB2L56 & DB2L871Q) # !DB2L151 & DB2L56 & DB2L871Q;
DB2_readout_cnt[27] = DFFE(DB2_readout_cnt[27]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2L241 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor~289
--operation mode is normal

DB2L241 = DB2_readout_cnt[24] # DB2_readout_cnt[25] # DB2_readout_cnt[26] # DB2_readout_cnt[27];


--DB2_readout_cnt[20] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[20]
--operation mode is normal

DB2_readout_cnt[20]_lut_out = DB2L151 & (DB2_readout_cnt[20] # DB2L15 & DB2L871Q) # !DB2L151 & DB2L15 & DB2L871Q;
DB2_readout_cnt[20] = DFFE(DB2_readout_cnt[20]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[21] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[21]
--operation mode is normal

DB2_readout_cnt[21]_lut_out = DB2L151 & (DB2_readout_cnt[21] # DB2L35 & DB2L871Q) # !DB2L151 & DB2L35 & DB2L871Q;
DB2_readout_cnt[21] = DFFE(DB2_readout_cnt[21]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[22] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[22]
--operation mode is normal

DB2_readout_cnt[22]_lut_out = DB2L151 & (DB2_readout_cnt[22] # DB2L55 & DB2L871Q) # !DB2L151 & DB2L55 & DB2L871Q;
DB2_readout_cnt[22] = DFFE(DB2_readout_cnt[22]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[23] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[23]
--operation mode is normal

DB2_readout_cnt[23]_lut_out = DB2L151 & (DB2_readout_cnt[23] # DB2L75 & DB2L871Q) # !DB2L151 & DB2L75 & DB2L871Q;
DB2_readout_cnt[23] = DFFE(DB2_readout_cnt[23]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2L341 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor~290
--operation mode is normal

DB2L341 = DB2_readout_cnt[20] # DB2_readout_cnt[21] # DB2_readout_cnt[22] # DB2_readout_cnt[23];


--DB2_readout_cnt[16] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[16]
--operation mode is normal

DB2_readout_cnt[16]_lut_out = DB2L151 & (DB2_readout_cnt[16] # DB2L34 & DB2L871Q) # !DB2L151 & DB2L34 & DB2L871Q;
DB2_readout_cnt[16] = DFFE(DB2_readout_cnt[16]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[17] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[17]
--operation mode is normal

DB2_readout_cnt[17]_lut_out = DB2L151 & (DB2_readout_cnt[17] # DB2L54 & DB2L871Q) # !DB2L151 & DB2L54 & DB2L871Q;
DB2_readout_cnt[17] = DFFE(DB2_readout_cnt[17]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[18] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[18]
--operation mode is normal

DB2_readout_cnt[18]_lut_out = DB2L151 & (DB2_readout_cnt[18] # DB2L74 & DB2L871Q) # !DB2L151 & DB2L74 & DB2L871Q;
DB2_readout_cnt[18] = DFFE(DB2_readout_cnt[18]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[19] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[19]
--operation mode is normal

DB2_readout_cnt[19]_lut_out = DB2L151 & (DB2_readout_cnt[19] # DB2L94 & DB2L871Q) # !DB2L151 & DB2L94 & DB2L871Q;
DB2_readout_cnt[19] = DFFE(DB2_readout_cnt[19]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2L441 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor~291
--operation mode is normal

DB2L441 = DB2_readout_cnt[16] # DB2_readout_cnt[17] # DB2_readout_cnt[18] # DB2_readout_cnt[19];


--DB2L541 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor~292
--operation mode is normal

DB2L541 = DB2L141 # DB2L241 # DB2L341 # DB2L441;


--DB2_readout_cnt[12] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[12]
--operation mode is normal

DB2_readout_cnt[12]_lut_out = DB2L151 & (DB2_readout_cnt[12] # DB2L53 & DB2L871Q) # !DB2L151 & DB2L53 & DB2L871Q;
DB2_readout_cnt[12] = DFFE(DB2_readout_cnt[12]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[13] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[13]
--operation mode is normal

DB2_readout_cnt[13]_lut_out = DB2L151 & (DB2_readout_cnt[13] # DB2L73 & DB2L871Q) # !DB2L151 & DB2L73 & DB2L871Q;
DB2_readout_cnt[13] = DFFE(DB2_readout_cnt[13]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[14] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[14]
--operation mode is normal

DB2_readout_cnt[14]_lut_out = DB2L151 & (DB2_readout_cnt[14] # DB2L93 & DB2L871Q) # !DB2L151 & DB2L93 & DB2L871Q;
DB2_readout_cnt[14] = DFFE(DB2_readout_cnt[14]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[15] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[15]
--operation mode is normal

DB2_readout_cnt[15]_lut_out = DB2L151 & (DB2_readout_cnt[15] # DB2L14 & DB2L871Q) # !DB2L151 & DB2L14 & DB2L871Q;
DB2_readout_cnt[15] = DFFE(DB2_readout_cnt[15]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2L641 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor~293
--operation mode is normal

DB2L641 = DB2_readout_cnt[12] # DB2_readout_cnt[13] # DB2_readout_cnt[14] # DB2_readout_cnt[15];


--DB2_readout_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[8]
--operation mode is normal

DB2_readout_cnt[8]_lut_out = DB2L151 & (DB2_readout_cnt[8] # DB2L72 & DB2L871Q) # !DB2L151 & DB2L72 & DB2L871Q;
DB2_readout_cnt[8] = DFFE(DB2_readout_cnt[8]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[9] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[9]
--operation mode is normal

DB2_readout_cnt[9]_lut_out = DB2L151 & (DB2_readout_cnt[9] # DB2L92 & DB2L871Q) # !DB2L151 & DB2L92 & DB2L871Q;
DB2_readout_cnt[9] = DFFE(DB2_readout_cnt[9]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[10] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[10]
--operation mode is normal

DB2_readout_cnt[10]_lut_out = DB2L151 & (DB2_readout_cnt[10] # DB2L13 & DB2L871Q) # !DB2L151 & DB2L13 & DB2L871Q;
DB2_readout_cnt[10] = DFFE(DB2_readout_cnt[10]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[11] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[11]
--operation mode is normal

DB2_readout_cnt[11]_lut_out = DB2L151 & (DB2_readout_cnt[11] # DB2L33 & DB2L871Q) # !DB2L151 & DB2L33 & DB2L871Q;
DB2_readout_cnt[11] = DFFE(DB2_readout_cnt[11]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2L741 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor~294
--operation mode is normal

DB2L741 = DB2_readout_cnt[8] # DB2_readout_cnt[9] # DB2_readout_cnt[10] # DB2_readout_cnt[11];


--DB2_readout_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[4]
--operation mode is normal

DB2_readout_cnt[4]_lut_out = DB2L151 & (DB2_readout_cnt[4] # DB2L91 & DB2L871Q) # !DB2L151 & DB2L91 & DB2L871Q;
DB2_readout_cnt[4] = DFFE(DB2_readout_cnt[4]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[5]
--operation mode is normal

DB2_readout_cnt[5]_lut_out = DB2L151 & (DB2_readout_cnt[5] # DB2L12 & DB2L871Q) # !DB2L151 & DB2L12 & DB2L871Q;
DB2_readout_cnt[5] = DFFE(DB2_readout_cnt[5]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[6]
--operation mode is normal

DB2_readout_cnt[6]_lut_out = DB2L151 & (DB2_readout_cnt[6] # DB2L32 & DB2L871Q) # !DB2L151 & DB2L32 & DB2L871Q;
DB2_readout_cnt[6] = DFFE(DB2_readout_cnt[6]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[7]
--operation mode is normal

DB2_readout_cnt[7]_lut_out = DB2L151 & (DB2_readout_cnt[7] # DB2L52 & DB2L871Q) # !DB2L151 & DB2L52 & DB2L871Q;
DB2_readout_cnt[7] = DFFE(DB2_readout_cnt[7]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2L841 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor~295
--operation mode is normal

DB2L841 = DB2_readout_cnt[4] # DB2_readout_cnt[5] # DB2_readout_cnt[6] # !DB2_readout_cnt[7];


--DB2_readout_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[0]
--operation mode is normal

DB2_readout_cnt[0]_lut_out = DB2L11 & (DB2L871Q # DB2L151 & DB2_readout_cnt[0]) # !DB2L11 & DB2L151 & DB2_readout_cnt[0];
DB2_readout_cnt[0] = DFFE(DB2_readout_cnt[0]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[1]
--operation mode is normal

DB2_readout_cnt[1]_lut_out = DB2L151 & (DB2_readout_cnt[1] # DB2L31 & DB2L871Q) # !DB2L151 & DB2L31 & DB2L871Q;
DB2_readout_cnt[1] = DFFE(DB2_readout_cnt[1]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[2]
--operation mode is normal

DB2_readout_cnt[2]_lut_out = DB2L151 & (DB2_readout_cnt[2] # DB2L51 & DB2L871Q) # !DB2L151 & DB2L51 & DB2L871Q;
DB2_readout_cnt[2] = DFFE(DB2_readout_cnt[2]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2_readout_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[3]
--operation mode is normal

DB2_readout_cnt[3]_lut_out = DB2L151 & (DB2_readout_cnt[3] # DB2L71 & DB2L871Q) # !DB2L151 & DB2L71 & DB2L871Q;
DB2_readout_cnt[3] = DFFE(DB2_readout_cnt[3]_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--DB2L941 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor~296
--operation mode is normal

DB2L941 = DB2_readout_cnt[0] # DB2_readout_cnt[1] # DB2_readout_cnt[2] # DB2_readout_cnt[3];


--DB2L051 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor~297
--operation mode is normal

DB2L051 = DB2L641 # DB2L741 # DB2L841 # DB2L941;


--DB2L651 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2614
--operation mode is normal

DB2L651 = DB2L771Q # DB2L971Q & (DB2L541 # DB2L051);


--DB2L671Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~28
--operation mode is normal

DB2L671Q_lut_out = !DB2L281Q & (DB2L671Q # CB2_start_readout);
DB2L671Q = DFFE(DB2L671Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--DB2_divide_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|divide_cnt[0]
--operation mode is normal

DB2_divide_cnt[0]_lut_out = !DB2_divide_cnt[0] & !DB2_rst_divide;
DB2_divide_cnt[0] = DFFE(DB2_divide_cnt[0]_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--DB2_rst_divide is atwd:atwd1|atwd_readout:inst_atwd_readout|rst_divide
--operation mode is normal

DB2_rst_divide_lut_out = DB2_rst_divide & (DB2L081Q # !DB2L551) # !DB2L671Q;
DB2_rst_divide = DFFE(DB2_rst_divide_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--L1L46Q is fe_r2r:inst_fe_r2r|state~33
--operation mode is normal

L1L46Q_lut_out = Y1_command_0_local[30] & (L1L13 # L1L36Q & !L1L85);
L1L46Q = DFFE(L1L46Q_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--L1L36Q is fe_r2r:inst_fe_r2r|state~32
--operation mode is normal

L1L36Q_lut_out = Y1_command_0_local[30] & (L1L56 # L1L26Q & !L1L45);
L1L36Q = DFFE(L1L36Q_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--L1L73 is fe_r2r:inst_fe_r2r|cntp~8
--operation mode is normal

L1L73 = L1L46Q # L1L36Q;


--L1L26Q is fe_r2r:inst_fe_r2r|state~31
--operation mode is normal

L1L26Q_lut_out = Y1_command_0_local[30] & (L1L44 # !L1L95 & !L1L16Q);
L1L26Q = DFFE(L1L26Q_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--L1L65 is fe_r2r:inst_fe_r2r|reduce_nor~45
--operation mode is normal

L1L65 = !L1_cntp[0] & !L1_cntp[1] & !L1_cntp[2];


--L1L83 is fe_r2r:inst_fe_r2r|cntp~893
--operation mode is normal

L1L83 = L1_cntp[3] & (L1L73 # L1L26Q & !L1L65);


--L1L81 is fe_r2r:inst_fe_r2r|add~55
--operation mode is normal

L1L81 = L1_cntp[3] $ L1L71;


--L1L16Q is fe_r2r:inst_fe_r2r|state~30
--operation mode is normal

L1L16Q_lut_out = !L1L06 & Y1_command_0_local[30] & (L1L16Q # !L1L95);
L1L16Q = DFFE(L1L16Q_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--L1L93 is fe_r2r:inst_fe_r2r|cntp~895
--operation mode is normal

L1L93 = L1_cntp[2] & (L1L46Q # L1L36Q);


--L1L45 is fe_r2r:inst_fe_r2r|reduce_nor~1
--operation mode is normal

L1L45 = L1_cntp[0] # L1_cntp[1] # L1_cntp[2] # L1_cntp[3];


--L1L4 is fe_r2r:inst_fe_r2r|add~36
--operation mode is normal

L1L4 = L1_cntp[2] $ (L1_cntp[0] # L1_cntp[1]);


--L1L04 is fe_r2r:inst_fe_r2r|cntp~896
--operation mode is normal

L1L04 = L1L93 # L1L45 & L1L26Q & !L1L4;


--L1L61 is fe_r2r:inst_fe_r2r|add~54
--operation mode is arithmetic

L1L61 = L1_cntp[2] $ !L1L51;

--L1L71 is fe_r2r:inst_fe_r2r|add~54COUT
--operation mode is arithmetic

L1L71 = CARRY(L1_cntp[2] & !L1L51);


--L1L14 is fe_r2r:inst_fe_r2r|cntp~898
--operation mode is normal

L1L14 = L1_cntp[1] & (L1L46Q # L1L36Q);


--L1L3 is fe_r2r:inst_fe_r2r|add~31
--operation mode is normal

L1L3 = L1_cntp[0] $ L1_cntp[1];


--L1L24 is fe_r2r:inst_fe_r2r|cntp~899
--operation mode is normal

L1L24 = L1L14 # L1L45 & L1L26Q & !L1L3;


--L1L41 is fe_r2r:inst_fe_r2r|add~53
--operation mode is arithmetic

L1L41 = L1_cntp[1] $ L1L31;

--L1L51 is fe_r2r:inst_fe_r2r|add~53COUT
--operation mode is arithmetic

L1L51 = CARRY(!L1L31 # !L1_cntp[1]);


--L1L34 is fe_r2r:inst_fe_r2r|cntp~901
--operation mode is normal

L1L34 = L1_cntp[0] & L1L73 # !L1_cntp[0] & L1L45 & L1L26Q;


--L1L21 is fe_r2r:inst_fe_r2r|add~52
--operation mode is arithmetic

L1L21 = L1_cntp[0] $ L1L95;

--L1L31 is fe_r2r:inst_fe_r2r|add~52COUT
--operation mode is arithmetic

L1L31 = CARRY(L1_cntp[0] & L1L95);


--L1L42 is fe_r2r:inst_fe_r2r|cntn~8
--operation mode is normal

L1L42 = L1L26Q # !L1L16Q;


--L1L75 is fe_r2r:inst_fe_r2r|reduce_nor~46
--operation mode is normal

L1L75 = !L1_cntn[0] & !L1_cntn[1] & !L1_cntn[2];


--L1L52 is fe_r2r:inst_fe_r2r|cntn~893
--operation mode is normal

L1L52 = L1_cntn[3] & (L1L42 # L1L46Q & !L1L75);


--L1L11 is fe_r2r:inst_fe_r2r|add~51
--operation mode is normal

L1L11 = L1_cntn[3] $ L1L01;


--L1L62 is fe_r2r:inst_fe_r2r|cntn~895
--operation mode is normal

L1L62 = L1_cntn[2] & (L1L26Q # !L1L16Q);


--L1L55 is fe_r2r:inst_fe_r2r|reduce_nor~3
--operation mode is normal

L1L55 = L1_cntn[0] # L1_cntn[1] # L1_cntn[2] # L1_cntn[3];


--L1L2 is fe_r2r:inst_fe_r2r|add~16
--operation mode is normal

L1L2 = L1_cntn[2] $ (L1_cntn[0] # L1_cntn[1]);


--L1L72 is fe_r2r:inst_fe_r2r|cntn~896
--operation mode is normal

L1L72 = L1L62 # L1L55 & L1L46Q & !L1L2;


--L1L9 is fe_r2r:inst_fe_r2r|add~50
--operation mode is arithmetic

L1L9 = L1_cntn[2] $ !L1L8;

--L1L01 is fe_r2r:inst_fe_r2r|add~50COUT
--operation mode is arithmetic

L1L01 = CARRY(L1_cntn[2] & !L1L8);


--L1L82 is fe_r2r:inst_fe_r2r|cntn~898
--operation mode is normal

L1L82 = L1_cntn[1] & (L1L26Q # !L1L16Q);


--L1L1 is fe_r2r:inst_fe_r2r|add~11
--operation mode is normal

L1L1 = L1_cntn[0] $ L1_cntn[1];


--L1L92 is fe_r2r:inst_fe_r2r|cntn~899
--operation mode is normal

L1L92 = L1L82 # L1L55 & L1L46Q & !L1L1;


--L1L7 is fe_r2r:inst_fe_r2r|add~49
--operation mode is arithmetic

L1L7 = L1_cntn[1] $ L1L6;

--L1L8 is fe_r2r:inst_fe_r2r|add~49COUT
--operation mode is arithmetic

L1L8 = CARRY(!L1L6 # !L1_cntn[1]);


--L1L03 is fe_r2r:inst_fe_r2r|cntn~901
--operation mode is normal

L1L03 = L1_cntn[0] & L1L42 # !L1_cntn[0] & L1L55 & L1L46Q;


--L1L5 is fe_r2r:inst_fe_r2r|add~48
--operation mode is arithmetic

L1L5 = L1_cntn[0] $ L1L85;

--L1L6 is fe_r2r:inst_fe_r2r|add~48COUT
--operation mode is arithmetic

L1L6 = CARRY(L1_cntn[0] & L1L85);


--U1L15 is r2r:inst_r2r|reduce_nor~82
--operation mode is normal

U1L15 = U1_cnt[6] # !U1_cnt[5] # !U1_cnt[4] # !U1_cnt[3];


--U1L25 is r2r:inst_r2r|reduce_nor~83
--operation mode is normal

U1L25 = !U1_cnt[2] # !U1_cnt[1] # !U1_cnt[0];


--U1L05 is r2r:inst_r2r|reduce_nor~0
--operation mode is normal

U1L05 = U1L15 # !U1_cnt[2] # !U1_cnt[1] # !U1_cnt[0];


--W1_LEDdelay[1] is single_led:inst_single_led|LEDdelay[1]
--operation mode is normal

W1_LEDdelay[1]_lut_out = W1_trigLED;
W1_LEDdelay[1] = DFFE(W1_LEDdelay[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1_OneSPErst[2] is coinc:inst_coinc|OneSPErst[2]
--operation mode is normal

K1_OneSPErst[2]_lut_out = K1_OneSPElatch & !K1_OneSPErst[0];
K1_OneSPErst[2] = DFFE(K1_OneSPErst[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1_OneSPErst[1] is coinc:inst_coinc|OneSPErst[1]
--operation mode is normal

K1_OneSPErst[1]_lut_out = K1_OneSPErst[2] & !K1_OneSPErst[0];
K1_OneSPErst[1] = DFFE(K1_OneSPErst[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L503 is coinc:inst_coinc|atwd_coinc~316
--operation mode is normal

K1L503 = K1_OneSPErst[2] & Y1_command_2_local[3] & !K1_OneSPErst[1] & !V1_RST;


--K1L103 is coinc:inst_coinc|atwd_coinc~16
--operation mode is normal

K1L103 = Y1_command_2_local[3] & !V1_RST;


--K1L203Q is coinc:inst_coinc|atwd_coinc~42
--operation mode is normal

K1L203Q_lut_out = K1L103 & !K1L403Q & (K1L503 # K1L203Q) # !K1L103 & (K1L503 # K1L203Q);
K1L203Q = DFFE(K1L203Q_lut_out, GLOBAL(FE1_outclock0), , , );


--K1L806 is coinc:inst_coinc|wait_cnt[31]~416
--operation mode is normal

K1L806 = !Y1_command_2_local[3] & (Y1_command_2_local[1] # Y1_command_2_local[0]);


--K1_wait_cnt[28] is coinc:inst_coinc|wait_cnt[28]
--operation mode is normal

K1_wait_cnt[28]_lut_out = K1L155 & (K1_wait_cnt[28] # K1L225 & K1L131) # !K1L155 & K1L225 & K1L131;
K1_wait_cnt[28] = DFFE(K1_wait_cnt[28]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[29] is coinc:inst_coinc|wait_cnt[29]
--operation mode is normal

K1_wait_cnt[29]_lut_out = K1L255 # K1L925 & K1_wait_cnt[29] & !K1L965Q;
K1_wait_cnt[29] = DFFE(K1_wait_cnt[29]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[30] is coinc:inst_coinc|wait_cnt[30]
--operation mode is normal

K1_wait_cnt[30]_lut_out = K1L355 # K1L925 & K1_wait_cnt[30] & !K1L965Q;
K1_wait_cnt[30] = DFFE(K1_wait_cnt[30]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[31] is coinc:inst_coinc|wait_cnt[31]
--operation mode is normal

K1_wait_cnt[31]_lut_out = K1L455 # K1L925 & K1_wait_cnt[31] & !K1L965Q;
K1_wait_cnt[31] = DFFE(K1_wait_cnt[31]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1L135 is coinc:inst_coinc|reduce_nor~573
--operation mode is normal

K1L135 = K1_wait_cnt[28] # K1_wait_cnt[29] # K1_wait_cnt[30] # K1_wait_cnt[31];


--K1_wait_cnt[24] is coinc:inst_coinc|wait_cnt[24]
--operation mode is normal

K1_wait_cnt[24]_lut_out = K1L155 & (K1_wait_cnt[24] # K1L225 & K1L321) # !K1L155 & K1L225 & K1L321;
K1_wait_cnt[24] = DFFE(K1_wait_cnt[24]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[25] is coinc:inst_coinc|wait_cnt[25]
--operation mode is normal

K1_wait_cnt[25]_lut_out = K1L155 & (K1_wait_cnt[25] # K1L225 & K1L521) # !K1L155 & K1L225 & K1L521;
K1_wait_cnt[25] = DFFE(K1_wait_cnt[25]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[26] is coinc:inst_coinc|wait_cnt[26]
--operation mode is normal

K1_wait_cnt[26]_lut_out = K1L155 & (K1_wait_cnt[26] # K1L225 & K1L721) # !K1L155 & K1L225 & K1L721;
K1_wait_cnt[26] = DFFE(K1_wait_cnt[26]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[27] is coinc:inst_coinc|wait_cnt[27]
--operation mode is normal

K1_wait_cnt[27]_lut_out = K1L155 & (K1_wait_cnt[27] # K1L225 & K1L921) # !K1L155 & K1L225 & K1L921;
K1_wait_cnt[27] = DFFE(K1_wait_cnt[27]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1L235 is coinc:inst_coinc|reduce_nor~574
--operation mode is normal

K1L235 = K1_wait_cnt[24] # K1_wait_cnt[25] # K1_wait_cnt[26] # K1_wait_cnt[27];


--K1_wait_cnt[20] is coinc:inst_coinc|wait_cnt[20]
--operation mode is normal

K1_wait_cnt[20]_lut_out = K1L155 & (K1_wait_cnt[20] # K1L225 & K1L511) # !K1L155 & K1L225 & K1L511;
K1_wait_cnt[20] = DFFE(K1_wait_cnt[20]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[21] is coinc:inst_coinc|wait_cnt[21]
--operation mode is normal

K1_wait_cnt[21]_lut_out = K1L155 & (K1_wait_cnt[21] # K1L225 & K1L711) # !K1L155 & K1L225 & K1L711;
K1_wait_cnt[21] = DFFE(K1_wait_cnt[21]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[22] is coinc:inst_coinc|wait_cnt[22]
--operation mode is normal

K1_wait_cnt[22]_lut_out = K1L155 & (K1_wait_cnt[22] # K1L225 & K1L911) # !K1L155 & K1L225 & K1L911;
K1_wait_cnt[22] = DFFE(K1_wait_cnt[22]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[23] is coinc:inst_coinc|wait_cnt[23]
--operation mode is normal

K1_wait_cnt[23]_lut_out = K1L555 # K1L925 & K1_wait_cnt[23] & !K1L965Q;
K1_wait_cnt[23] = DFFE(K1_wait_cnt[23]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1L335 is coinc:inst_coinc|reduce_nor~575
--operation mode is normal

K1L335 = K1_wait_cnt[20] # K1_wait_cnt[21] # K1_wait_cnt[22] # K1_wait_cnt[23];


--K1_wait_cnt[16] is coinc:inst_coinc|wait_cnt[16]
--operation mode is normal

K1_wait_cnt[16]_lut_out = K1L155 & (K1_wait_cnt[16] # K1L225 & K1L701) # !K1L155 & K1L225 & K1L701;
K1_wait_cnt[16] = DFFE(K1_wait_cnt[16]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[17] is coinc:inst_coinc|wait_cnt[17]
--operation mode is normal

K1_wait_cnt[17]_lut_out = K1L155 & (K1_wait_cnt[17] # K1L225 & K1L901) # !K1L155 & K1L225 & K1L901;
K1_wait_cnt[17] = DFFE(K1_wait_cnt[17]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[18] is coinc:inst_coinc|wait_cnt[18]
--operation mode is normal

K1_wait_cnt[18]_lut_out = K1L155 & (K1_wait_cnt[18] # K1L225 & K1L111) # !K1L155 & K1L225 & K1L111;
K1_wait_cnt[18] = DFFE(K1_wait_cnt[18]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[19] is coinc:inst_coinc|wait_cnt[19]
--operation mode is normal

K1_wait_cnt[19]_lut_out = K1L155 & (K1_wait_cnt[19] # K1L225 & K1L311) # !K1L155 & K1L225 & K1L311;
K1_wait_cnt[19] = DFFE(K1_wait_cnt[19]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1L435 is coinc:inst_coinc|reduce_nor~576
--operation mode is normal

K1L435 = K1_wait_cnt[16] # K1_wait_cnt[17] # K1_wait_cnt[18] # K1_wait_cnt[19];


--K1L535 is coinc:inst_coinc|reduce_nor~577
--operation mode is normal

K1L535 = K1L135 # K1L235 # K1L335 # K1L435;


--K1_wait_cnt[12] is coinc:inst_coinc|wait_cnt[12]
--operation mode is normal

K1_wait_cnt[12]_lut_out = K1L655 # K1L925 & K1_wait_cnt[12] & !K1L965Q;
K1_wait_cnt[12] = DFFE(K1_wait_cnt[12]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[13] is coinc:inst_coinc|wait_cnt[13]
--operation mode is normal

K1_wait_cnt[13]_lut_out = K1L755 # K1L925 & K1_wait_cnt[13] & !K1L965Q;
K1_wait_cnt[13] = DFFE(K1_wait_cnt[13]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[14] is coinc:inst_coinc|wait_cnt[14]
--operation mode is normal

K1_wait_cnt[14]_lut_out = K1L855 # K1L925 & K1_wait_cnt[14] & !K1L965Q;
K1_wait_cnt[14] = DFFE(K1_wait_cnt[14]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[15] is coinc:inst_coinc|wait_cnt[15]
--operation mode is normal

K1_wait_cnt[15]_lut_out = K1L955 # K1L925 & K1_wait_cnt[15] & !K1L965Q;
K1_wait_cnt[15] = DFFE(K1_wait_cnt[15]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1L635 is coinc:inst_coinc|reduce_nor~578
--operation mode is normal

K1L635 = K1_wait_cnt[12] # K1_wait_cnt[13] # K1_wait_cnt[14] # K1_wait_cnt[15];


--K1_wait_cnt[8] is coinc:inst_coinc|wait_cnt[8]
--operation mode is normal

K1_wait_cnt[8]_lut_out = K1L065 # K1L925 & K1_wait_cnt[8] & !K1L965Q;
K1_wait_cnt[8] = DFFE(K1_wait_cnt[8]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[9] is coinc:inst_coinc|wait_cnt[9]
--operation mode is normal

K1_wait_cnt[9]_lut_out = K1L165 # K1L925 & K1_wait_cnt[9] & !K1L965Q;
K1_wait_cnt[9] = DFFE(K1_wait_cnt[9]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[10] is coinc:inst_coinc|wait_cnt[10]
--operation mode is normal

K1_wait_cnt[10]_lut_out = K1L265 # K1L925 & K1_wait_cnt[10] & !K1L965Q;
K1_wait_cnt[10] = DFFE(K1_wait_cnt[10]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[11] is coinc:inst_coinc|wait_cnt[11]
--operation mode is normal

K1_wait_cnt[11]_lut_out = K1L365 # K1L925 & K1_wait_cnt[11] & !K1L965Q;
K1_wait_cnt[11] = DFFE(K1_wait_cnt[11]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1L735 is coinc:inst_coinc|reduce_nor~579
--operation mode is normal

K1L735 = K1_wait_cnt[8] # K1_wait_cnt[9] # K1_wait_cnt[10] # K1_wait_cnt[11];


--K1_wait_cnt[4] is coinc:inst_coinc|wait_cnt[4]
--operation mode is normal

K1_wait_cnt[4]_lut_out = K1L465 # K1L925 & K1_wait_cnt[4] & !K1L965Q;
K1_wait_cnt[4] = DFFE(K1_wait_cnt[4]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[5] is coinc:inst_coinc|wait_cnt[5]
--operation mode is normal

K1_wait_cnt[5]_lut_out = K1L155 & (K1_wait_cnt[5] # K1L225 & K1L58) # !K1L155 & K1L225 & K1L58;
K1_wait_cnt[5] = DFFE(K1_wait_cnt[5]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[6] is coinc:inst_coinc|wait_cnt[6]
--operation mode is normal

K1_wait_cnt[6]_lut_out = K1L155 & (K1_wait_cnt[6] # K1L225 & K1L78) # !K1L155 & K1L225 & K1L78;
K1_wait_cnt[6] = DFFE(K1_wait_cnt[6]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[7] is coinc:inst_coinc|wait_cnt[7]
--operation mode is normal

K1_wait_cnt[7]_lut_out = K1L155 & (K1_wait_cnt[7] # K1L225 & K1L98) # !K1L155 & K1L225 & K1L98;
K1_wait_cnt[7] = DFFE(K1_wait_cnt[7]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1L835 is coinc:inst_coinc|reduce_nor~580
--operation mode is normal

K1L835 = K1_wait_cnt[4] # K1_wait_cnt[5] # K1_wait_cnt[6] # K1_wait_cnt[7];


--K1_wait_cnt[0] is coinc:inst_coinc|wait_cnt[0]
--operation mode is normal

K1_wait_cnt[0]_lut_out = K1L565 # K1L925 & K1_wait_cnt[0] & !K1L965Q;
K1_wait_cnt[0] = DFFE(K1_wait_cnt[0]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[1] is coinc:inst_coinc|wait_cnt[1]
--operation mode is normal

K1_wait_cnt[1]_lut_out = K1L155 & (K1_wait_cnt[1] # K1L225 & K1L77) # !K1L155 & K1L225 & K1L77;
K1_wait_cnt[1] = DFFE(K1_wait_cnt[1]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[3] is coinc:inst_coinc|wait_cnt[3]
--operation mode is normal

K1_wait_cnt[3]_lut_out = K1L665 # K1L925 & K1_wait_cnt[3] & !K1L965Q;
K1_wait_cnt[3] = DFFE(K1_wait_cnt[3]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1_wait_cnt[2] is coinc:inst_coinc|wait_cnt[2]
--operation mode is normal

K1_wait_cnt[2]_lut_out = K1L155 & (K1_wait_cnt[2] # K1L97 & K1L765) # !K1L155 & K1L97 & K1L765;
K1_wait_cnt[2] = DFFE(K1_wait_cnt[2]_lut_out, GLOBAL(FE1_outclock0), , , K1L706);


--K1L935 is coinc:inst_coinc|reduce_nor~581
--operation mode is normal

K1L935 = K1_wait_cnt[0] # K1_wait_cnt[1] # K1_wait_cnt[3] # !K1_wait_cnt[2];


--K1L045 is coinc:inst_coinc|reduce_nor~582
--operation mode is normal

K1L045 = K1L635 # K1L735 # K1L835 # K1L935;


--K1L035 is coinc:inst_coinc|reduce_nor~1
--operation mode is normal

K1L035 = K1L535 # K1L045;


--K1L275 is coinc:inst_coinc|state~701
--operation mode is normal

K1L275 = K1L075Q & (K1L535 # K1L045 # !K1L806);


--K1_cnt[28] is coinc:inst_coinc|cnt[28]
--operation mode is normal

K1_cnt[28]_lut_out = K1L865 & (K1_cnt[28] # K1L491 & !K1L965Q) # !K1L865 & K1L491 & !K1L965Q;
K1_cnt[28] = DFFE(K1_cnt[28]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[29] is coinc:inst_coinc|cnt[29]
--operation mode is normal

K1_cnt[29]_lut_out = K1L865 & (K1_cnt[29] # K1L691 & !K1L965Q) # !K1L865 & K1L691 & !K1L965Q;
K1_cnt[29] = DFFE(K1_cnt[29]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[30] is coinc:inst_coinc|cnt[30]
--operation mode is normal

K1_cnt[30]_lut_out = K1L865 & (K1_cnt[30] # K1L891 & !K1L965Q) # !K1L865 & K1L891 & !K1L965Q;
K1_cnt[30] = DFFE(K1_cnt[30]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[31] is coinc:inst_coinc|cnt[31]
--operation mode is normal

K1_cnt[31]_lut_out = K1L865 & (K1_cnt[31] # K1L002 & !K1L965Q) # !K1L865 & K1L002 & !K1L965Q;
K1_cnt[31] = DFFE(K1_cnt[31]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1L145 is coinc:inst_coinc|reduce_nor~583
--operation mode is normal

K1L145 = K1_cnt[28] # K1_cnt[29] # K1_cnt[30] # K1_cnt[31];


--K1_cnt[24] is coinc:inst_coinc|cnt[24]
--operation mode is normal

K1_cnt[24]_lut_out = K1L865 & (K1_cnt[24] # K1L681 & !K1L965Q) # !K1L865 & K1L681 & !K1L965Q;
K1_cnt[24] = DFFE(K1_cnt[24]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[25] is coinc:inst_coinc|cnt[25]
--operation mode is normal

K1_cnt[25]_lut_out = K1L865 & (K1_cnt[25] # K1L881 & !K1L965Q) # !K1L865 & K1L881 & !K1L965Q;
K1_cnt[25] = DFFE(K1_cnt[25]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[26] is coinc:inst_coinc|cnt[26]
--operation mode is normal

K1_cnt[26]_lut_out = K1L865 & (K1_cnt[26] # K1L091 & !K1L965Q) # !K1L865 & K1L091 & !K1L965Q;
K1_cnt[26] = DFFE(K1_cnt[26]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[27] is coinc:inst_coinc|cnt[27]
--operation mode is normal

K1_cnt[27]_lut_out = K1L865 & (K1_cnt[27] # K1L291 & !K1L965Q) # !K1L865 & K1L291 & !K1L965Q;
K1_cnt[27] = DFFE(K1_cnt[27]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1L245 is coinc:inst_coinc|reduce_nor~584
--operation mode is normal

K1L245 = K1_cnt[24] # K1_cnt[25] # K1_cnt[26] # K1_cnt[27];


--K1_cnt[20] is coinc:inst_coinc|cnt[20]
--operation mode is normal

K1_cnt[20]_lut_out = K1L865 & (K1_cnt[20] # K1L871 & !K1L965Q) # !K1L865 & K1L871 & !K1L965Q;
K1_cnt[20] = DFFE(K1_cnt[20]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[21] is coinc:inst_coinc|cnt[21]
--operation mode is normal

K1_cnt[21]_lut_out = K1L865 & (K1_cnt[21] # K1L081 & !K1L965Q) # !K1L865 & K1L081 & !K1L965Q;
K1_cnt[21] = DFFE(K1_cnt[21]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[22] is coinc:inst_coinc|cnt[22]
--operation mode is normal

K1_cnt[22]_lut_out = K1L865 & (K1_cnt[22] # K1L281 & !K1L965Q) # !K1L865 & K1L281 & !K1L965Q;
K1_cnt[22] = DFFE(K1_cnt[22]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[23] is coinc:inst_coinc|cnt[23]
--operation mode is normal

K1_cnt[23]_lut_out = K1L865 & (K1_cnt[23] # K1L481 & !K1L965Q) # !K1L865 & K1L481 & !K1L965Q;
K1_cnt[23] = DFFE(K1_cnt[23]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1L345 is coinc:inst_coinc|reduce_nor~585
--operation mode is normal

K1L345 = K1_cnt[20] # K1_cnt[21] # K1_cnt[22] # K1_cnt[23];


--K1_cnt[16] is coinc:inst_coinc|cnt[16]
--operation mode is normal

K1_cnt[16]_lut_out = K1L865 & (K1_cnt[16] # K1L071 & !K1L965Q) # !K1L865 & K1L071 & !K1L965Q;
K1_cnt[16] = DFFE(K1_cnt[16]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[17] is coinc:inst_coinc|cnt[17]
--operation mode is normal

K1_cnt[17]_lut_out = K1L865 & (K1_cnt[17] # K1L271 & !K1L965Q) # !K1L865 & K1L271 & !K1L965Q;
K1_cnt[17] = DFFE(K1_cnt[17]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[18] is coinc:inst_coinc|cnt[18]
--operation mode is normal

K1_cnt[18]_lut_out = K1L865 & (K1_cnt[18] # K1L471 & !K1L965Q) # !K1L865 & K1L471 & !K1L965Q;
K1_cnt[18] = DFFE(K1_cnt[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[19] is coinc:inst_coinc|cnt[19]
--operation mode is normal

K1_cnt[19]_lut_out = K1L865 & (K1_cnt[19] # K1L671 & !K1L965Q) # !K1L865 & K1L671 & !K1L965Q;
K1_cnt[19] = DFFE(K1_cnt[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1L445 is coinc:inst_coinc|reduce_nor~586
--operation mode is normal

K1L445 = K1_cnt[16] # K1_cnt[17] # K1_cnt[18] # K1_cnt[19];


--K1L545 is coinc:inst_coinc|reduce_nor~587
--operation mode is normal

K1L545 = K1L145 # K1L245 # K1L345 # K1L445;


--K1_cnt[12] is coinc:inst_coinc|cnt[12]
--operation mode is normal

K1_cnt[12]_lut_out = K1L865 & (K1_cnt[12] # K1L261 & !K1L965Q) # !K1L865 & K1L261 & !K1L965Q;
K1_cnt[12] = DFFE(K1_cnt[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[13] is coinc:inst_coinc|cnt[13]
--operation mode is normal

K1_cnt[13]_lut_out = K1L865 & (K1_cnt[13] # K1L461 & !K1L965Q) # !K1L865 & K1L461 & !K1L965Q;
K1_cnt[13] = DFFE(K1_cnt[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[14] is coinc:inst_coinc|cnt[14]
--operation mode is normal

K1_cnt[14]_lut_out = K1L865 & (K1_cnt[14] # K1L661 & !K1L965Q) # !K1L865 & K1L661 & !K1L965Q;
K1_cnt[14] = DFFE(K1_cnt[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[15] is coinc:inst_coinc|cnt[15]
--operation mode is normal

K1_cnt[15]_lut_out = K1L865 & (K1_cnt[15] # K1L861 & !K1L965Q) # !K1L865 & K1L861 & !K1L965Q;
K1_cnt[15] = DFFE(K1_cnt[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1L645 is coinc:inst_coinc|reduce_nor~588
--operation mode is normal

K1L645 = K1_cnt[12] # K1_cnt[13] # K1_cnt[14] # K1_cnt[15];


--K1_cnt[11] is coinc:inst_coinc|cnt[11]
--operation mode is normal

K1_cnt[11]_lut_out = K1L865 & (K1_cnt[11] # K1L061 & !K1L965Q) # !K1L865 & K1L061 & !K1L965Q;
K1_cnt[11] = DFFE(K1_cnt[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[8] is coinc:inst_coinc|cnt[8]
--operation mode is normal

K1_cnt[8]_lut_out = K1L865 & (K1_cnt[8] # K1L451 & !K1L965Q) # !K1L865 & K1L451 & !K1L965Q;
K1_cnt[8] = DFFE(K1_cnt[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[9] is coinc:inst_coinc|cnt[9]
--operation mode is normal

K1_cnt[9]_lut_out = K1L865 & (K1_cnt[9] # K1L651 & !K1L965Q) # !K1L865 & K1L651 & !K1L965Q;
K1_cnt[9] = DFFE(K1_cnt[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[10] is coinc:inst_coinc|cnt[10]
--operation mode is normal

K1_cnt[10]_lut_out = K1L865 & (K1_cnt[10] # K1L851 & !K1L965Q) # !K1L865 & K1L851 & !K1L965Q;
K1_cnt[10] = DFFE(K1_cnt[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1L745 is coinc:inst_coinc|reduce_nor~589
--operation mode is normal

K1L745 = K1_cnt[11] # !K1_cnt[10] # !K1_cnt[9] # !K1_cnt[8];


--K1_cnt[5] is coinc:inst_coinc|cnt[5]
--operation mode is normal

K1_cnt[5]_lut_out = K1L865 & (K1_cnt[5] # K1L841 & !K1L965Q) # !K1L865 & K1L841 & !K1L965Q;
K1_cnt[5] = DFFE(K1_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[4] is coinc:inst_coinc|cnt[4]
--operation mode is normal

K1_cnt[4]_lut_out = K1L865 & (K1_cnt[4] # K1L641 & !K1L965Q) # !K1L865 & K1L641 & !K1L965Q;
K1_cnt[4] = DFFE(K1_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[6] is coinc:inst_coinc|cnt[6]
--operation mode is normal

K1_cnt[6]_lut_out = K1L865 & (K1_cnt[6] # K1L051 & !K1L965Q) # !K1L865 & K1L051 & !K1L965Q;
K1_cnt[6] = DFFE(K1_cnt[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[7] is coinc:inst_coinc|cnt[7]
--operation mode is normal

K1_cnt[7]_lut_out = K1L865 & (K1_cnt[7] # K1L251 & !K1L965Q) # !K1L865 & K1L251 & !K1L965Q;
K1_cnt[7] = DFFE(K1_cnt[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1L845 is coinc:inst_coinc|reduce_nor~590
--operation mode is normal

K1L845 = K1_cnt[5] # !K1_cnt[7] # !K1_cnt[6] # !K1_cnt[4];


--K1_cnt[0] is coinc:inst_coinc|cnt[0]
--operation mode is normal

K1_cnt[0]_lut_out = K1L865 & (K1_cnt[0] # K1L831 & !K1L965Q) # !K1L865 & K1L831 & !K1L965Q;
K1_cnt[0] = DFFE(K1_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[1] is coinc:inst_coinc|cnt[1]
--operation mode is normal

K1_cnt[1]_lut_out = K1L865 & (K1_cnt[1] # K1L041 & !K1L965Q) # !K1L865 & K1L041 & !K1L965Q;
K1_cnt[1] = DFFE(K1_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[2] is coinc:inst_coinc|cnt[2]
--operation mode is normal

K1_cnt[2]_lut_out = K1L865 & (K1_cnt[2] # K1L241 & !K1L965Q) # !K1L865 & K1L241 & !K1L965Q;
K1_cnt[2] = DFFE(K1_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1_cnt[3] is coinc:inst_coinc|cnt[3]
--operation mode is normal

K1_cnt[3]_lut_out = K1L865 & (K1_cnt[3] # K1L441 & !K1L965Q) # !K1L865 & K1L441 & !K1L965Q;
K1_cnt[3] = DFFE(K1_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L806);


--K1L945 is coinc:inst_coinc|reduce_nor~591
--operation mode is normal

K1L945 = K1_cnt[0] # K1_cnt[1] # K1_cnt[2] # K1_cnt[3];


--K1L055 is coinc:inst_coinc|reduce_nor~592
--operation mode is normal

K1L055 = K1L645 # K1L745 # K1L845 # K1L945;


--K1L925 is coinc:inst_coinc|reduce_nor~0
--operation mode is normal

K1L925 = K1L545 # K1L055;


--K1L965Q is coinc:inst_coinc|state~99
--operation mode is normal

K1L965Q_lut_out = !K1L375 & (K1L965Q # !K1L925 & K1L806);
K1L965Q = DFFE(K1L965Q_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L663 is coinc:inst_coinc|last_down_pol~29
--operation mode is normal

K1L663 = Y1_command_2_local[1] & !Y1_command_2_local[3] & (!Y1_command_2_local[0] # !K1_last_down);


--K1L563 is coinc:inst_coinc|last_down_pol~0
--operation mode is normal

K1L563 = K1L663 & K1L175Q & !K1L535 & !K1L045;


--F1_LEDdelay[1] is flasher_board:flasher_board_inst|LEDdelay[1]
--operation mode is normal

F1_LEDdelay[1]_lut_out = F1_trigLED;
F1_LEDdelay[1] = DFFE(F1_LEDdelay[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1_LC_down_b_rst[2] is coinc:inst_coinc|LC_down_b_rst[2]
--operation mode is normal

K1_LC_down_b_rst[2]_lut_out = K1_LC_down_b & !K1_LC_down_b_rst[0];
K1_LC_down_b_rst[2] = DFFE(K1_LC_down_b_rst[2]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--K1_LC_down_a_rst[2] is coinc:inst_coinc|LC_down_a_rst[2]
--operation mode is normal

K1_LC_down_a_rst[2]_lut_out = K1_LC_down_a & !K1_LC_down_a_rst[0];
K1_LC_down_a_rst[2] = DFFE(K1_LC_down_a_rst[2]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--K1_LC_up_b_rst[2] is coinc:inst_coinc|LC_up_b_rst[2]
--operation mode is normal

K1_LC_up_b_rst[2]_lut_out = K1_LC_up_b & !K1_LC_up_b_rst[0];
K1_LC_up_b_rst[2] = DFFE(K1_LC_up_b_rst[2]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--K1_LC_up_a_rst[2] is coinc:inst_coinc|LC_up_a_rst[2]
--operation mode is normal

K1_LC_up_a_rst[2]_lut_out = K1_LC_up_a & !K1_LC_up_a_rst[0];
K1_LC_up_a_rst[2] = DFFE(K1_LC_up_a_rst[2]_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--WB1_hl_edge is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|hl_edge
--operation mode is normal

WB1_hl_edge_lut_out = WB1L94 & (WB1L691 # WB1L971);
WB1_hl_edge = DFFE(WB1_hl_edge_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--SC1L81Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~31
--operation mode is normal

SC1L81Q_lut_out = EC1_ctclr & (SC1L9 # SC1L22Q & BB5_sload_path[4]);
SC1L81Q = DFFE(SC1L81Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--SC1L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|STB~18
--operation mode is normal

SC1L32 = SC1L81Q & EC1_ctclr;


--SC1L12Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~34
--operation mode is normal

SC1L12Q_lut_out = SC1L1 # BB5_sload_path[2] & (SC1L02Q # SC1L91Q);
SC1L12Q = DFFE(SC1L12Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--BB5_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is normal

BB5_sload_path[4]_lut_out = BB5_sload_path[4] $ !BB5L9;
BB5_sload_path[4] = DFFE(BB5_sload_path[4]_lut_out, GLOBAL(FE1_outclock0), SC1_ct_aclr, , );


--EC1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9~19
--operation mode is normal

EC1L91 = BB2_sload_path[0] & !BB2_sload_path[4] & !BB2_sload_path[1] & !BB2_sload_path[2];


--EC1L13Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~42
--operation mode is normal

EC1L13Q_lut_out = EC1L33 # EC1L13Q & (!BB2_sload_path[3] # !EC1L91);
EC1L13Q = DFFE(EC1L13Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--BB3_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is normal

BB3_sload_path[3]_lut_out = BB3_sload_path[3] $ BB3L7;
BB3_sload_path[3] = DFFE(BB3_sload_path[3]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , BB2L31);


--EC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~147
--operation mode is normal

EC1L2 = EC1L91 & EC1L13Q & BB3_sload_path[3] & BB2_sload_path[3];


--KB1L92 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~24
--operation mode is normal

KB1L92 = !KB1_CRES_WAIT & !KB1_CMD_WAIT;


--KB1_rec_ena is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena
--operation mode is normal

KB1_rec_ena = KB1L92 & !KB1_DRREQ_WT & !KB1_REC_PULSE & !KB1_REC_WT;


--TB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~48
--operation mode is normal

TB1L21 = TB1L9 & !EC1L5 & (A_nB $ !JC1_dffs[7]);


--VB1_CTR_ERR is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR
--operation mode is normal

VB1_CTR_ERR_lut_out = VB1_CTR_MSG & (EC1_stf_stb # VB1L81 & EC1_eof_stb);
VB1_CTR_ERR = DFFE(VB1_CTR_ERR_lut_out, GLOBAL(FE1_outclock0), !NB1_RES, , );


--VB1_CTR_MSG is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_MSG
--operation mode is normal

VB1_CTR_MSG_lut_out = VB1L2 & (VB1_CTR_MSG # VB1L1 & !VB1_IDLE) # !VB1L2 & VB1L1 & !VB1_IDLE;
VB1_CTR_MSG = DFFE(VB1_CTR_MSG_lut_out, GLOBAL(FE1_outclock0), !NB1_RES, , );


--VB1L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~88
--operation mode is normal

VB1L72 = VB1_CTR_MSG & (VB1_EOF_WAIT # VB1_DAT_MSG & VB1_BYTE0) # !VB1_CTR_MSG & VB1_DAT_MSG & VB1_BYTE0;


--VB1L82 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~89
--operation mode is normal

VB1L82 = VB1L72 & EC1_eof_stb & !ZB1L51 & !ZB1L02;


--VB1L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~90
--operation mode is normal

VB1L92 = !VB1_IDLE & (!TB1_data_msg & !TB1_ctrl_msg # !TB1L5);


--VB1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~73
--operation mode is normal

VB1L53 = VB1_STF_WAIT # VB1_DATA_OK # VB1_CTRL_OK;


--VB1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~74
--operation mode is normal

VB1L63 = VB1L53 # TB1L5 & !TB1_data_msg & !TB1_ctrl_msg;


--VB1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~75
--operation mode is normal

VB1L73 = EC1_eof_stb & (VB1_EOF_WAIT # VB1_BYTE0);


--VB1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~76
--operation mode is normal

VB1L83 = VB1L63 # VB1L73 & (ZB1L51 # ZB1L02);


--EC1L52Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~34
--operation mode is normal

EC1L52Q_lut_out = (EC1L9 # EC1L01 # !JC1_dffs[0] # !EC1L4) & CASCADE(EC1L11);
EC1L52Q = DFFE(EC1L52Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--EC1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~25
--operation mode is normal

EC1L31 = EC1L52Q # EC1_data_stb;


--EC1L03Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~40
--operation mode is normal

EC1L03Q_lut_out = !EC1_rxcteq5 & (EC1L03Q # EC1L62Q & SC1_rxd);
EC1L03Q = DFFE(EC1L03Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--EC1L62Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~35
--operation mode is normal

EC1L62Q_lut_out = EC1L12 # EC1L62Q & !EC1_rxcteq5 & !SC1_rxd;
EC1L62Q = DFFE(EC1L62Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--C1L35 is ahb_slave:ahb_slave_inst|Select~7922
--operation mode is normal

C1L35 = (LE1_MASTERHTRANS[1] & (LE1_MASTERHTRANS[0] & !C1_masterhready # !LE1_MASTERHTRANS[0] & LE1_MASTERHWRITE) # !LE1_MASTERHTRANS[1] & !C1_masterhready) & CASCADE(C1L3);


--C1L25 is ahb_slave:ahb_slave_inst|Select~7920
--operation mode is normal

C1L25 = C1L65Q & (LE1_MASTERHBURST[1] # LE1_MASTERHBURST[2] # !LE1_MASTERHBURST[0]);


--Y1L13 is slaveregister:slaveregister_inst|com_ctrl_local[0]~5448
--operation mode is normal

Y1L13 = Y1L7501 & Y1L476 & C1_reg_address[12] & !C1_reg_address[18];

--Y1L43 is slaveregister:slaveregister_inst|com_ctrl_local[0]~5487
--operation mode is normal

Y1L43 = Y1L7501 & Y1L476 & C1_reg_address[12] & !C1_reg_address[18];


--Y1L23 is slaveregister:slaveregister_inst|com_ctrl_local[0]~5449
--operation mode is normal

Y1L23 = Y1L566 & Y1L549 & !C1_reg_address[5] & !C1_reg_address[4];


--Y1L33 is slaveregister:slaveregister_inst|com_ctrl_local[0]~5485
--operation mode is normal

Y1L33 = (Y1L13 & (Y1L03 # Y1L3601 & Y1L23) # !Y1L13 & Y1L3601 & Y1L23) & CASCADE(Y1L763);


--atwd1_trigger_latch is atwd1_trigger_latch
--operation mode is normal

atwd1_trigger_latch_lut_out = Y1_command_0_local[16] & !K1_atwd1_LC_abort & (A1L871 # atwd1_trigger_latch);
atwd1_trigger_latch = DFFE(atwd1_trigger_latch_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--A1L971 is flash_adc_enable_lc~127
--operation mode is normal

A1L971 = atwd1_trigger_latch # EB2_ATWDTrigger_sig & !atwd1_trigger_delay # !Y1_command_2_local[3];


--atwd0_trigger_latch is atwd0_trigger_latch
--operation mode is normal

atwd0_trigger_latch_lut_out = Y1_command_0_local[16] & !K1_atwd0_LC_abort & (A1L771 # atwd0_trigger_latch);
atwd0_trigger_latch = DFFE(atwd0_trigger_latch_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--A1L081 is flash_adc_enable_lc~128
--operation mode is normal

A1L081 = !atwd0_trigger_latch & (atwd0_trigger_delay # !EB1_ATWDTrigger_sig);


--N1L91 is flash_ADC:inst_flash_ADC|process2~0
--operation mode is normal

N1L91 = !Y1_command_0_local[17] & (!A1L971 & A1L081 # !Y1_command_0_local[16]);


--N1_disc is flash_ADC:inst_flash_ADC|disc
--operation mode is normal

N1_disc_lut_out = VCC;
N1_disc = DFFE(N1_disc_lut_out, OneSPE, Y1_command_0_local[17], , );


--N1L02 is flash_ADC:inst_flash_ADC|process2~1
--operation mode is normal

N1L02 = N1_disc & Y1_command_0_local[17];


--N1L12 is flash_ADC:inst_flash_ADC|process2~2
--operation mode is normal

N1L12 = N1L02 # Y1_command_0_local[16] & (A1L971 # !A1L081);


--BB72_sload_path[9] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is normal

BB72_sload_path[9]_lut_out = BB72_sload_path[9] $ (N1L42 & BB72L91);
BB72_sload_path[9]_reg_input = !N1L91 & BB72_sload_path[9]_lut_out;
BB72_sload_path[9] = DFFE(BB72_sload_path[9]_reg_input, GLOBAL(FE1_outclock1), !V1_RST, , );


--BB72_sload_path[0] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB72_sload_path[0]_lut_out = N1L42 $ BB72_sload_path[0];
BB72_sload_path[0]_reg_input = !N1L91 & BB72_sload_path[0]_lut_out;
BB72_sload_path[0] = DFFE(BB72_sload_path[0]_reg_input, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB72L3 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB72L3 = CARRY(BB72_sload_path[0]);


--N1L42 is flash_ADC:inst_flash_ADC|wraddress[0]~18
--operation mode is normal

N1L42 = N1L12 & !BB72_sload_path[9];


--BB72_sload_path[1] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

BB72_sload_path[1]_lut_out = BB72_sload_path[1] $ (N1L42 & BB72L3);
BB72_sload_path[1]_reg_input = !N1L91 & BB72_sload_path[1]_lut_out;
BB72_sload_path[1] = DFFE(BB72_sload_path[1]_reg_input, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB72L5 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

BB72L5 = CARRY(!BB72L3 # !BB72_sload_path[1]);


--BB72_sload_path[2] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

BB72_sload_path[2]_lut_out = BB72_sload_path[2] $ (N1L42 & !BB72L5);
BB72_sload_path[2]_reg_input = !N1L91 & BB72_sload_path[2]_lut_out;
BB72_sload_path[2] = DFFE(BB72_sload_path[2]_reg_input, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB72L7 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

BB72L7 = CARRY(BB72_sload_path[2] & !BB72L5);


--BB72_sload_path[3] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

BB72_sload_path[3]_lut_out = BB72_sload_path[3] $ (N1L42 & BB72L7);
BB72_sload_path[3]_reg_input = !N1L91 & BB72_sload_path[3]_lut_out;
BB72_sload_path[3] = DFFE(BB72_sload_path[3]_reg_input, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB72L9 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

BB72L9 = CARRY(!BB72L7 # !BB72_sload_path[3]);


--BB72_sload_path[4] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

BB72_sload_path[4]_lut_out = BB72_sload_path[4] $ (N1L42 & !BB72L9);
BB72_sload_path[4]_reg_input = !N1L91 & BB72_sload_path[4]_lut_out;
BB72_sload_path[4] = DFFE(BB72_sload_path[4]_reg_input, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB72L11 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

BB72L11 = CARRY(BB72_sload_path[4] & !BB72L9);


--BB72_sload_path[5] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

BB72_sload_path[5]_lut_out = BB72_sload_path[5] $ (N1L42 & BB72L11);
BB72_sload_path[5]_reg_input = !N1L91 & BB72_sload_path[5]_lut_out;
BB72_sload_path[5] = DFFE(BB72_sload_path[5]_reg_input, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB72L31 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

BB72L31 = CARRY(!BB72L11 # !BB72_sload_path[5]);


--BB72_sload_path[6] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

BB72_sload_path[6]_lut_out = BB72_sload_path[6] $ (N1L42 & !BB72L31);
BB72_sload_path[6]_reg_input = !N1L91 & BB72_sload_path[6]_lut_out;
BB72_sload_path[6] = DFFE(BB72_sload_path[6]_reg_input, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB72L51 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

BB72L51 = CARRY(BB72_sload_path[6] & !BB72L31);


--BB72_sload_path[7] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

BB72_sload_path[7]_lut_out = BB72_sload_path[7] $ (N1L42 & BB72L51);
BB72_sload_path[7]_reg_input = !N1L91 & BB72_sload_path[7]_lut_out;
BB72_sload_path[7] = DFFE(BB72_sload_path[7]_reg_input, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB72L71 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

BB72L71 = CARRY(!BB72L51 # !BB72_sload_path[7]);


--BB72_sload_path[8] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

BB72_sload_path[8]_lut_out = BB72_sload_path[8] $ (N1L42 & !BB72L71);
BB72_sload_path[8]_reg_input = !N1L91 & BB72_sload_path[8]_lut_out;
BB72_sload_path[8] = DFFE(BB72_sload_path[8]_reg_input, GLOBAL(FE1_outclock1), !V1_RST, , );

--BB72L91 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

BB72L91 = CARRY(BB72_sload_path[8] & !BB72L71);


--DB1L39 is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19
--operation mode is normal

DB1L39 = DB1L871Q & !V1_RST;


--DB1L751 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2617
--operation mode is normal

DB1L751 = !DB1L671Q & (DB1_addr_cnt[0] # !CB1_busy);


--DB1L351 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or~33
--operation mode is normal

DB1L351 = DB1L771Q # DB1L281Q # DB1L181Q # DB1L971Q;


--DB1L851 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2618
--operation mode is normal

DB1L851 = DB1L751 # DB1_addr_cnt[0] & (DB1L351 # DB1L081Q);


--DB1L47 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~47
--operation mode is arithmetic

DB1L47 = !DB1_addr_cnt[0];

--DB1L57 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~47COUT
--operation mode is arithmetic

DB1L57 = CARRY(DB1_addr_cnt[0]);


--DB1L951 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2620
--operation mode is normal

DB1L951 = !DB1L671Q & (DB1_addr_cnt[1] # !CB1_busy);


--DB1L061 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2621
--operation mode is normal

DB1L061 = DB1L951 # DB1_addr_cnt[1] & (DB1L351 # DB1L081Q);


--DB1L67 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~48
--operation mode is arithmetic

DB1L67 = DB1_addr_cnt[1] $ DB1L57;

--DB1L77 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~48COUT
--operation mode is arithmetic

DB1L77 = CARRY(!DB1L57 # !DB1_addr_cnt[1]);


--DB1L161 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2623
--operation mode is normal

DB1L161 = !DB1L671Q & (DB1_addr_cnt[2] # !CB1_busy);


--DB1L261 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2624
--operation mode is normal

DB1L261 = DB1L161 # DB1_addr_cnt[2] & (DB1L351 # DB1L081Q);


--DB1L87 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~49
--operation mode is arithmetic

DB1L87 = DB1_addr_cnt[2] $ !DB1L77;

--DB1L97 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~49COUT
--operation mode is arithmetic

DB1L97 = CARRY(DB1_addr_cnt[2] & !DB1L77);


--DB1L361 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2626
--operation mode is normal

DB1L361 = !DB1L671Q & (DB1_addr_cnt[3] # !CB1_busy);


--DB1L461 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2627
--operation mode is normal

DB1L461 = DB1L361 # DB1_addr_cnt[3] & (DB1L351 # DB1L081Q);


--DB1L08 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~50
--operation mode is arithmetic

DB1L08 = DB1_addr_cnt[3] $ DB1L97;

--DB1L18 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~50COUT
--operation mode is arithmetic

DB1L18 = CARRY(!DB1L97 # !DB1_addr_cnt[3]);


--DB1L561 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2629
--operation mode is normal

DB1L561 = !DB1L671Q & (DB1_addr_cnt[4] # !CB1_busy);


--DB1L661 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2630
--operation mode is normal

DB1L661 = DB1L561 # DB1_addr_cnt[4] & (DB1L351 # DB1L081Q);


--DB1L28 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~51
--operation mode is arithmetic

DB1L28 = DB1_addr_cnt[4] $ !DB1L18;

--DB1L38 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~51COUT
--operation mode is arithmetic

DB1L38 = CARRY(DB1_addr_cnt[4] & !DB1L18);


--DB1L761 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2632
--operation mode is normal

DB1L761 = !DB1L671Q & (DB1_addr_cnt[5] # !CB1_busy);


--DB1L861 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2633
--operation mode is normal

DB1L861 = DB1L761 # DB1_addr_cnt[5] & (DB1L351 # DB1L081Q);


--DB1L48 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~52
--operation mode is arithmetic

DB1L48 = DB1_addr_cnt[5] $ DB1L38;

--DB1L58 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~52COUT
--operation mode is arithmetic

DB1L58 = CARRY(!DB1L38 # !DB1_addr_cnt[5]);


--DB1L961 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2635
--operation mode is normal

DB1L961 = !DB1L671Q & (DB1_addr_cnt[6] # !CB1_busy);


--DB1L071 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2636
--operation mode is normal

DB1L071 = DB1L961 # DB1_addr_cnt[6] & (DB1L351 # DB1L081Q);


--DB1L68 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~53
--operation mode is arithmetic

DB1L68 = DB1_addr_cnt[6] $ !DB1L58;

--DB1L78 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~53COUT
--operation mode is arithmetic

DB1L78 = CARRY(DB1_addr_cnt[6] & !DB1L58);


--DB1L171 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2638
--operation mode is normal

DB1L171 = !DB1L671Q & (DB1_addr_cnt[7] # !CB1_busy);


--DB1L271 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2639
--operation mode is normal

DB1L271 = DB1L171 # DB1_addr_cnt[7] & (DB1L351 # DB1L081Q);


--DB1L88 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~54
--operation mode is arithmetic

DB1L88 = DB1_addr_cnt[7] $ DB1L78;

--DB1L98 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~54COUT
--operation mode is arithmetic

DB1L98 = CARRY(!DB1L78 # !DB1_addr_cnt[7]);


--DB1L371 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2641
--operation mode is normal

DB1L371 = !DB1L671Q & (DB1_addr_cnt[8] # !CB1_busy);


--DB1L471 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select~2642
--operation mode is normal

DB1L471 = DB1L371 # DB1_addr_cnt[8] & (DB1L351 # DB1L081Q);


--DB1L09 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~55
--operation mode is normal

DB1L09 = DB1_addr_cnt[8] $ !DB1L98;


--P1_MultiSPE2 is hit_counter:inst_hit_counter|MultiSPE2
--operation mode is normal

P1_MultiSPE2_lut_out = P1_MultiSPE1;
P1_MultiSPE2 = DFFE(P1_MultiSPE2_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--P1L041 is hit_counter:inst_hit_counter|process0~0
--operation mode is normal

P1L041 = P1_MultiSPE1 & !P1_MultiSPE2;


--P1L241 is hit_counter:inst_hit_counter|reduce_nor~0
--operation mode is normal

P1L241 = !P1L741 & !P1L251;


--P1L55 is hit_counter:inst_hit_counter|add~31
--operation mode is arithmetic

P1L55 = P1_cntXms[27] $ !P1L45;

--P1L65 is hit_counter:inst_hit_counter|add~31COUT
--operation mode is arithmetic

P1L65 = CARRY(!P1_cntXms[27] & !P1L45);


--P1L75 is hit_counter:inst_hit_counter|add~32
--operation mode is arithmetic

P1L75 = P1_cntXms[28] $ P1L65;

--P1L85 is hit_counter:inst_hit_counter|add~32COUT
--operation mode is arithmetic

P1L85 = CARRY(P1_cntXms[28] # !P1L65);


--P1L95 is hit_counter:inst_hit_counter|add~33
--operation mode is arithmetic

P1L95 = P1_cntXms[29] $ !P1L85;

--P1L06 is hit_counter:inst_hit_counter|add~33COUT
--operation mode is arithmetic

P1L06 = CARRY(!P1_cntXms[29] & !P1L85);


--P1L16 is hit_counter:inst_hit_counter|add~34
--operation mode is arithmetic

P1L16 = P1_cntXms[30] $ P1L06;

--P1L26 is hit_counter:inst_hit_counter|add~34COUT
--operation mode is arithmetic

P1L26 = CARRY(P1_cntXms[30] # !P1L06);


--P1L74 is hit_counter:inst_hit_counter|add~27
--operation mode is arithmetic

P1L74 = P1_cntXms[23] $ !P1L64;

--P1L84 is hit_counter:inst_hit_counter|add~27COUT
--operation mode is arithmetic

P1L84 = CARRY(!P1_cntXms[23] & !P1L64);


--P1L94 is hit_counter:inst_hit_counter|add~28
--operation mode is arithmetic

P1L94 = P1_cntXms[24] $ P1L84;

--P1L05 is hit_counter:inst_hit_counter|add~28COUT
--operation mode is arithmetic

P1L05 = CARRY(P1_cntXms[24] # !P1L84);


--P1L15 is hit_counter:inst_hit_counter|add~29
--operation mode is arithmetic

P1L15 = P1_cntXms[25] $ !P1L05;

--P1L25 is hit_counter:inst_hit_counter|add~29COUT
--operation mode is arithmetic

P1L25 = CARRY(!P1_cntXms[25] & !P1L05);


--P1L35 is hit_counter:inst_hit_counter|add~30
--operation mode is arithmetic

P1L35 = P1_cntXms[26] $ P1L25;

--P1L45 is hit_counter:inst_hit_counter|add~30COUT
--operation mode is arithmetic

P1L45 = CARRY(P1_cntXms[26] # !P1L25);


--P1L92 is hit_counter:inst_hit_counter|add~18
--operation mode is arithmetic

P1L92 = P1_cntXms[14] $ P1L82;

--P1L03 is hit_counter:inst_hit_counter|add~18COUT
--operation mode is arithmetic

P1L03 = CARRY(P1_cntXms[14] # !P1L82);


--P1L33 is hit_counter:inst_hit_counter|add~20
--operation mode is arithmetic

P1L33 = P1_cntXms[16] $ P1L23;

--P1L43 is hit_counter:inst_hit_counter|add~20COUT
--operation mode is arithmetic

P1L43 = CARRY(P1_cntXms[16] # !P1L23);


--P1L34 is hit_counter:inst_hit_counter|add~25
--operation mode is arithmetic

P1L34 = P1_cntXms[21] $ !P1L24;

--P1L44 is hit_counter:inst_hit_counter|add~25COUT
--operation mode is arithmetic

P1L44 = CARRY(!P1_cntXms[21] & !P1L24);


--P1L54 is hit_counter:inst_hit_counter|add~26
--operation mode is arithmetic

P1L54 = P1_cntXms[22] $ P1L44;

--P1L64 is hit_counter:inst_hit_counter|add~26COUT
--operation mode is arithmetic

P1L64 = CARRY(P1_cntXms[22] # !P1L44);


--P1L91 is hit_counter:inst_hit_counter|add~13
--operation mode is arithmetic

P1L91 = P1_cntXms[9] $ !P1L81;

--P1L02 is hit_counter:inst_hit_counter|add~13COUT
--operation mode is arithmetic

P1L02 = CARRY(!P1_cntXms[9] & !P1L81);


--P1L32 is hit_counter:inst_hit_counter|add~15
--operation mode is arithmetic

P1L32 = P1_cntXms[11] $ !P1L22;

--P1L42 is hit_counter:inst_hit_counter|add~15COUT
--operation mode is arithmetic

P1L42 = CARRY(!P1_cntXms[11] & !P1L22);


--P1L52 is hit_counter:inst_hit_counter|add~16
--operation mode is arithmetic

P1L52 = P1_cntXms[12] $ P1L42;

--P1L62 is hit_counter:inst_hit_counter|add~16COUT
--operation mode is arithmetic

P1L62 = CARRY(P1_cntXms[12] # !P1L42);


--P1L72 is hit_counter:inst_hit_counter|add~17
--operation mode is arithmetic

P1L72 = P1_cntXms[13] $ !P1L62;

--P1L82 is hit_counter:inst_hit_counter|add~17COUT
--operation mode is arithmetic

P1L82 = CARRY(!P1_cntXms[13] & !P1L62);


--P1L9 is hit_counter:inst_hit_counter|add~8
--operation mode is arithmetic

P1L9 = P1_cntXms[4] $ P1L8;

--P1L01 is hit_counter:inst_hit_counter|add~8COUT
--operation mode is arithmetic

P1L01 = CARRY(P1_cntXms[4] # !P1L8);


--P1L11 is hit_counter:inst_hit_counter|add~9
--operation mode is arithmetic

P1L11 = P1_cntXms[5] $ !P1L01;

--P1L21 is hit_counter:inst_hit_counter|add~9COUT
--operation mode is arithmetic

P1L21 = CARRY(!P1_cntXms[5] & !P1L01);


--P1L31 is hit_counter:inst_hit_counter|add~10
--operation mode is arithmetic

P1L31 = P1_cntXms[6] $ P1L21;

--P1L41 is hit_counter:inst_hit_counter|add~10COUT
--operation mode is arithmetic

P1L41 = CARRY(P1_cntXms[6] # !P1L21);


--P1L71 is hit_counter:inst_hit_counter|add~12
--operation mode is arithmetic

P1L71 = P1_cntXms[8] $ P1L61;

--P1L81 is hit_counter:inst_hit_counter|add~12COUT
--operation mode is arithmetic

P1L81 = CARRY(P1_cntXms[8] # !P1L61);


--P1L1 is hit_counter:inst_hit_counter|add~4
--operation mode is arithmetic

P1L1 = !P1_cntXms[0];

--P1L2 is hit_counter:inst_hit_counter|add~4COUT
--operation mode is arithmetic

P1L2 = CARRY(P1_cntXms[0]);


--P1L3 is hit_counter:inst_hit_counter|add~5
--operation mode is arithmetic

P1L3 = P1_cntXms[1] $ !P1L2;

--P1L4 is hit_counter:inst_hit_counter|add~5COUT
--operation mode is arithmetic

P1L4 = CARRY(!P1_cntXms[1] & !P1L2);


--P1L5 is hit_counter:inst_hit_counter|add~6
--operation mode is arithmetic

P1L5 = P1_cntXms[2] $ P1L4;

--P1L6 is hit_counter:inst_hit_counter|add~6COUT
--operation mode is arithmetic

P1L6 = CARRY(P1_cntXms[2] # !P1L4);


--P1L7 is hit_counter:inst_hit_counter|add~7
--operation mode is arithmetic

P1L7 = P1_cntXms[3] $ !P1L6;

--P1L8 is hit_counter:inst_hit_counter|add~7COUT
--operation mode is arithmetic

P1L8 = CARRY(!P1_cntXms[3] & !P1L6);


--P1L36 is hit_counter:inst_hit_counter|add~35
--operation mode is normal

P1L36 = P1_cntXms[31] $ !P1L26;


--P1L73 is hit_counter:inst_hit_counter|add~22
--operation mode is arithmetic

P1L73 = P1_cntXms[18] $ !P1L63;

--P1L83 is hit_counter:inst_hit_counter|add~22COUT
--operation mode is arithmetic

P1L83 = CARRY(!P1L63 # !P1_cntXms[18]);


--P1L93 is hit_counter:inst_hit_counter|add~23
--operation mode is arithmetic

P1L93 = P1_cntXms[19] $ P1L83;

--P1L04 is hit_counter:inst_hit_counter|add~23COUT
--operation mode is arithmetic

P1L04 = CARRY(P1_cntXms[19] & !P1L83);


--P1L14 is hit_counter:inst_hit_counter|add~24
--operation mode is arithmetic

P1L14 = P1_cntXms[20] $ !P1L04;

--P1L24 is hit_counter:inst_hit_counter|add~24COUT
--operation mode is arithmetic

P1L24 = CARRY(!P1L04 # !P1_cntXms[20]);


--P1L51 is hit_counter:inst_hit_counter|add~11
--operation mode is arithmetic

P1L51 = P1_cntXms[7] $ P1L41;

--P1L61 is hit_counter:inst_hit_counter|add~11COUT
--operation mode is arithmetic

P1L61 = CARRY(P1_cntXms[7] & !P1L41);


--P1L12 is hit_counter:inst_hit_counter|add~14
--operation mode is arithmetic

P1L12 = P1_cntXms[10] $ !P1L02;

--P1L22 is hit_counter:inst_hit_counter|add~14COUT
--operation mode is arithmetic

P1L22 = CARRY(!P1L02 # !P1_cntXms[10]);


--P1L13 is hit_counter:inst_hit_counter|add~19
--operation mode is arithmetic

P1L13 = P1_cntXms[15] $ P1L03;

--P1L23 is hit_counter:inst_hit_counter|add~19COUT
--operation mode is arithmetic

P1L23 = CARRY(P1_cntXms[15] & !P1L03);


--P1L53 is hit_counter:inst_hit_counter|add~21
--operation mode is arithmetic

P1L53 = P1_cntXms[17] $ P1L43;

--P1L63 is hit_counter:inst_hit_counter|add~21COUT
--operation mode is arithmetic

P1L63 = CARRY(P1_cntXms[17] & !P1L43);


--P1_OneSPE2 is hit_counter:inst_hit_counter|OneSPE2
--operation mode is normal

P1_OneSPE2_lut_out = P1_OneSPE1;
P1_OneSPE2 = DFFE(P1_OneSPE2_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--P1L141 is hit_counter:inst_hit_counter|process0~1
--operation mode is normal

P1L141 = P1_OneSPE1 & !P1_OneSPE2;


--Q1_MultiSPE1 is hit_counter_ff:inst_hit_counter_ff|MultiSPE1
--operation mode is normal

Q1_MultiSPE1_lut_out = !Q1_MultiSPE0;
Q1_MultiSPE1 = DFFE(Q1_MultiSPE1_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_MultiSPE2 is hit_counter_ff:inst_hit_counter_ff|MultiSPE2
--operation mode is normal

Q1_MultiSPE2_lut_out = !Q1_MultiSPE1;
Q1_MultiSPE2 = DFFE(Q1_MultiSPE2_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--Q1L922 is hit_counter_ff:inst_hit_counter_ff|process0~0
--operation mode is normal

Q1L922 = !Q1_MultiSPE1 & !Q1_MultiSPE2;


--Q1L132 is hit_counter_ff:inst_hit_counter_ff|reduce_nor~0
--operation mode is normal

Q1L132 = !Q1L632 & !Q1L142;


--Q1L121 is hit_counter_ff:inst_hit_counter_ff|add~36
--operation mode is arithmetic

Q1L121 = Q1_cntXms[27] $ !Q1L021;

--Q1L221 is hit_counter_ff:inst_hit_counter_ff|add~36COUT
--operation mode is arithmetic

Q1L221 = CARRY(!Q1_cntXms[27] & !Q1L021);


--Q1L321 is hit_counter_ff:inst_hit_counter_ff|add~37
--operation mode is arithmetic

Q1L321 = Q1_cntXms[28] $ Q1L221;

--Q1L421 is hit_counter_ff:inst_hit_counter_ff|add~37COUT
--operation mode is arithmetic

Q1L421 = CARRY(Q1_cntXms[28] # !Q1L221);


--Q1L521 is hit_counter_ff:inst_hit_counter_ff|add~38
--operation mode is arithmetic

Q1L521 = Q1_cntXms[29] $ !Q1L421;

--Q1L621 is hit_counter_ff:inst_hit_counter_ff|add~38COUT
--operation mode is arithmetic

Q1L621 = CARRY(!Q1_cntXms[29] & !Q1L421);


--Q1L721 is hit_counter_ff:inst_hit_counter_ff|add~39
--operation mode is arithmetic

Q1L721 = Q1_cntXms[30] $ Q1L621;

--Q1L821 is hit_counter_ff:inst_hit_counter_ff|add~39COUT
--operation mode is arithmetic

Q1L821 = CARRY(Q1_cntXms[30] # !Q1L621);


--Q1L311 is hit_counter_ff:inst_hit_counter_ff|add~32
--operation mode is arithmetic

Q1L311 = Q1_cntXms[23] $ !Q1L211;

--Q1L411 is hit_counter_ff:inst_hit_counter_ff|add~32COUT
--operation mode is arithmetic

Q1L411 = CARRY(!Q1_cntXms[23] & !Q1L211);


--Q1L511 is hit_counter_ff:inst_hit_counter_ff|add~33
--operation mode is arithmetic

Q1L511 = Q1_cntXms[24] $ Q1L411;

--Q1L611 is hit_counter_ff:inst_hit_counter_ff|add~33COUT
--operation mode is arithmetic

Q1L611 = CARRY(Q1_cntXms[24] # !Q1L411);


--Q1L711 is hit_counter_ff:inst_hit_counter_ff|add~34
--operation mode is arithmetic

Q1L711 = Q1_cntXms[25] $ !Q1L611;

--Q1L811 is hit_counter_ff:inst_hit_counter_ff|add~34COUT
--operation mode is arithmetic

Q1L811 = CARRY(!Q1_cntXms[25] & !Q1L611);


--Q1L911 is hit_counter_ff:inst_hit_counter_ff|add~35
--operation mode is arithmetic

Q1L911 = Q1_cntXms[26] $ Q1L811;

--Q1L021 is hit_counter_ff:inst_hit_counter_ff|add~35COUT
--operation mode is arithmetic

Q1L021 = CARRY(Q1_cntXms[26] # !Q1L811);


--Q1L59 is hit_counter_ff:inst_hit_counter_ff|add~23
--operation mode is arithmetic

Q1L59 = Q1_cntXms[14] $ Q1L49;

--Q1L69 is hit_counter_ff:inst_hit_counter_ff|add~23COUT
--operation mode is arithmetic

Q1L69 = CARRY(Q1_cntXms[14] # !Q1L49);


--Q1L99 is hit_counter_ff:inst_hit_counter_ff|add~25
--operation mode is arithmetic

Q1L99 = Q1_cntXms[16] $ Q1L89;

--Q1L001 is hit_counter_ff:inst_hit_counter_ff|add~25COUT
--operation mode is arithmetic

Q1L001 = CARRY(Q1_cntXms[16] # !Q1L89);


--Q1L901 is hit_counter_ff:inst_hit_counter_ff|add~30
--operation mode is arithmetic

Q1L901 = Q1_cntXms[21] $ !Q1L801;

--Q1L011 is hit_counter_ff:inst_hit_counter_ff|add~30COUT
--operation mode is arithmetic

Q1L011 = CARRY(!Q1_cntXms[21] & !Q1L801);


--Q1L111 is hit_counter_ff:inst_hit_counter_ff|add~31
--operation mode is arithmetic

Q1L111 = Q1_cntXms[22] $ Q1L011;

--Q1L211 is hit_counter_ff:inst_hit_counter_ff|add~31COUT
--operation mode is arithmetic

Q1L211 = CARRY(Q1_cntXms[22] # !Q1L011);


--Q1L58 is hit_counter_ff:inst_hit_counter_ff|add~18
--operation mode is arithmetic

Q1L58 = Q1_cntXms[9] $ !Q1L48;

--Q1L68 is hit_counter_ff:inst_hit_counter_ff|add~18COUT
--operation mode is arithmetic

Q1L68 = CARRY(!Q1_cntXms[9] & !Q1L48);


--Q1L98 is hit_counter_ff:inst_hit_counter_ff|add~20
--operation mode is arithmetic

Q1L98 = Q1_cntXms[11] $ !Q1L88;

--Q1L09 is hit_counter_ff:inst_hit_counter_ff|add~20COUT
--operation mode is arithmetic

Q1L09 = CARRY(!Q1_cntXms[11] & !Q1L88);


--Q1L19 is hit_counter_ff:inst_hit_counter_ff|add~21
--operation mode is arithmetic

Q1L19 = Q1_cntXms[12] $ Q1L09;

--Q1L29 is hit_counter_ff:inst_hit_counter_ff|add~21COUT
--operation mode is arithmetic

Q1L29 = CARRY(Q1_cntXms[12] # !Q1L09);


--Q1L39 is hit_counter_ff:inst_hit_counter_ff|add~22
--operation mode is arithmetic

Q1L39 = Q1_cntXms[13] $ !Q1L29;

--Q1L49 is hit_counter_ff:inst_hit_counter_ff|add~22COUT
--operation mode is arithmetic

Q1L49 = CARRY(!Q1_cntXms[13] & !Q1L29);


--Q1L57 is hit_counter_ff:inst_hit_counter_ff|add~13
--operation mode is arithmetic

Q1L57 = Q1_cntXms[4] $ Q1L47;

--Q1L67 is hit_counter_ff:inst_hit_counter_ff|add~13COUT
--operation mode is arithmetic

Q1L67 = CARRY(Q1_cntXms[4] # !Q1L47);


--Q1L77 is hit_counter_ff:inst_hit_counter_ff|add~14
--operation mode is arithmetic

Q1L77 = Q1_cntXms[5] $ !Q1L67;

--Q1L87 is hit_counter_ff:inst_hit_counter_ff|add~14COUT
--operation mode is arithmetic

Q1L87 = CARRY(!Q1_cntXms[5] & !Q1L67);


--Q1L97 is hit_counter_ff:inst_hit_counter_ff|add~15
--operation mode is arithmetic

Q1L97 = Q1_cntXms[6] $ Q1L87;

--Q1L08 is hit_counter_ff:inst_hit_counter_ff|add~15COUT
--operation mode is arithmetic

Q1L08 = CARRY(Q1_cntXms[6] # !Q1L87);


--Q1L38 is hit_counter_ff:inst_hit_counter_ff|add~17
--operation mode is arithmetic

Q1L38 = Q1_cntXms[8] $ Q1L28;

--Q1L48 is hit_counter_ff:inst_hit_counter_ff|add~17COUT
--operation mode is arithmetic

Q1L48 = CARRY(Q1_cntXms[8] # !Q1L28);


--Q1L76 is hit_counter_ff:inst_hit_counter_ff|add~9
--operation mode is arithmetic

Q1L76 = !Q1_cntXms[0];

--Q1L86 is hit_counter_ff:inst_hit_counter_ff|add~9COUT
--operation mode is arithmetic

Q1L86 = CARRY(Q1_cntXms[0]);


--Q1L96 is hit_counter_ff:inst_hit_counter_ff|add~10
--operation mode is arithmetic

Q1L96 = Q1_cntXms[1] $ !Q1L86;

--Q1L07 is hit_counter_ff:inst_hit_counter_ff|add~10COUT
--operation mode is arithmetic

Q1L07 = CARRY(!Q1_cntXms[1] & !Q1L86);


--Q1L17 is hit_counter_ff:inst_hit_counter_ff|add~11
--operation mode is arithmetic

Q1L17 = Q1_cntXms[2] $ Q1L07;

--Q1L27 is hit_counter_ff:inst_hit_counter_ff|add~11COUT
--operation mode is arithmetic

Q1L27 = CARRY(Q1_cntXms[2] # !Q1L07);


--Q1L37 is hit_counter_ff:inst_hit_counter_ff|add~12
--operation mode is arithmetic

Q1L37 = Q1_cntXms[3] $ !Q1L27;

--Q1L47 is hit_counter_ff:inst_hit_counter_ff|add~12COUT
--operation mode is arithmetic

Q1L47 = CARRY(!Q1_cntXms[3] & !Q1L27);


--Q1L921 is hit_counter_ff:inst_hit_counter_ff|add~40
--operation mode is normal

Q1L921 = Q1_cntXms[31] $ !Q1L821;


--Q1L301 is hit_counter_ff:inst_hit_counter_ff|add~27
--operation mode is arithmetic

Q1L301 = Q1_cntXms[18] $ !Q1L201;

--Q1L401 is hit_counter_ff:inst_hit_counter_ff|add~27COUT
--operation mode is arithmetic

Q1L401 = CARRY(!Q1L201 # !Q1_cntXms[18]);


--Q1L501 is hit_counter_ff:inst_hit_counter_ff|add~28
--operation mode is arithmetic

Q1L501 = Q1_cntXms[19] $ Q1L401;

--Q1L601 is hit_counter_ff:inst_hit_counter_ff|add~28COUT
--operation mode is arithmetic

Q1L601 = CARRY(Q1_cntXms[19] & !Q1L401);


--Q1L701 is hit_counter_ff:inst_hit_counter_ff|add~29
--operation mode is arithmetic

Q1L701 = Q1_cntXms[20] $ !Q1L601;

--Q1L801 is hit_counter_ff:inst_hit_counter_ff|add~29COUT
--operation mode is arithmetic

Q1L801 = CARRY(!Q1L601 # !Q1_cntXms[20]);


--Q1L18 is hit_counter_ff:inst_hit_counter_ff|add~16
--operation mode is arithmetic

Q1L18 = Q1_cntXms[7] $ Q1L08;

--Q1L28 is hit_counter_ff:inst_hit_counter_ff|add~16COUT
--operation mode is arithmetic

Q1L28 = CARRY(Q1_cntXms[7] & !Q1L08);


--Q1L78 is hit_counter_ff:inst_hit_counter_ff|add~19
--operation mode is arithmetic

Q1L78 = Q1_cntXms[10] $ !Q1L68;

--Q1L88 is hit_counter_ff:inst_hit_counter_ff|add~19COUT
--operation mode is arithmetic

Q1L88 = CARRY(!Q1L68 # !Q1_cntXms[10]);


--Q1L79 is hit_counter_ff:inst_hit_counter_ff|add~24
--operation mode is arithmetic

Q1L79 = Q1_cntXms[15] $ Q1L69;

--Q1L89 is hit_counter_ff:inst_hit_counter_ff|add~24COUT
--operation mode is arithmetic

Q1L89 = CARRY(Q1_cntXms[15] & !Q1L69);


--Q1L101 is hit_counter_ff:inst_hit_counter_ff|add~26
--operation mode is arithmetic

Q1L101 = Q1_cntXms[17] $ Q1L001;

--Q1L201 is hit_counter_ff:inst_hit_counter_ff|add~26COUT
--operation mode is arithmetic

Q1L201 = CARRY(Q1_cntXms[17] & !Q1L001);


--Q1_OneSPE1 is hit_counter_ff:inst_hit_counter_ff|OneSPE1
--operation mode is normal

Q1_OneSPE1_lut_out = !Q1_OneSPE0;
Q1_OneSPE1 = DFFE(Q1_OneSPE1_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_OneSPE2 is hit_counter_ff:inst_hit_counter_ff|OneSPE2
--operation mode is normal

Q1_OneSPE2_lut_out = !Q1_OneSPE1;
Q1_OneSPE2 = DFFE(Q1_OneSPE2_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--Q1L032 is hit_counter_ff:inst_hit_counter_ff|process0~1
--operation mode is normal

Q1L032 = !Q1_OneSPE1 & !Q1_OneSPE2;


--DB2L39 is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19
--operation mode is normal

DB2L39 = DB2L871Q & !V1_RST;


--DB2L751 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2617
--operation mode is normal

DB2L751 = !DB2L671Q & (DB2_addr_cnt[0] # !CB2_busy);


--DB2L351 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or~33
--operation mode is normal

DB2L351 = DB2L771Q # DB2L281Q # DB2L181Q # DB2L971Q;


--DB2L851 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2618
--operation mode is normal

DB2L851 = DB2L751 # DB2_addr_cnt[0] & (DB2L351 # DB2L081Q);


--DB2L47 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~47
--operation mode is arithmetic

DB2L47 = !DB2_addr_cnt[0];

--DB2L57 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~47COUT
--operation mode is arithmetic

DB2L57 = CARRY(DB2_addr_cnt[0]);


--DB2L951 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2620
--operation mode is normal

DB2L951 = !DB2L671Q & (DB2_addr_cnt[1] # !CB2_busy);


--DB2L061 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2621
--operation mode is normal

DB2L061 = DB2L951 # DB2_addr_cnt[1] & (DB2L351 # DB2L081Q);


--DB2L67 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~48
--operation mode is arithmetic

DB2L67 = DB2_addr_cnt[1] $ DB2L57;

--DB2L77 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~48COUT
--operation mode is arithmetic

DB2L77 = CARRY(!DB2L57 # !DB2_addr_cnt[1]);


--DB2L161 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2623
--operation mode is normal

DB2L161 = !DB2L671Q & (DB2_addr_cnt[2] # !CB2_busy);


--DB2L261 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2624
--operation mode is normal

DB2L261 = DB2L161 # DB2_addr_cnt[2] & (DB2L351 # DB2L081Q);


--DB2L87 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~49
--operation mode is arithmetic

DB2L87 = DB2_addr_cnt[2] $ !DB2L77;

--DB2L97 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~49COUT
--operation mode is arithmetic

DB2L97 = CARRY(DB2_addr_cnt[2] & !DB2L77);


--DB2L361 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2626
--operation mode is normal

DB2L361 = !DB2L671Q & (DB2_addr_cnt[3] # !CB2_busy);


--DB2L461 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2627
--operation mode is normal

DB2L461 = DB2L361 # DB2_addr_cnt[3] & (DB2L351 # DB2L081Q);


--DB2L08 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~50
--operation mode is arithmetic

DB2L08 = DB2_addr_cnt[3] $ DB2L97;

--DB2L18 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~50COUT
--operation mode is arithmetic

DB2L18 = CARRY(!DB2L97 # !DB2_addr_cnt[3]);


--DB2L561 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2629
--operation mode is normal

DB2L561 = !DB2L671Q & (DB2_addr_cnt[4] # !CB2_busy);


--DB2L661 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2630
--operation mode is normal

DB2L661 = DB2L561 # DB2_addr_cnt[4] & (DB2L351 # DB2L081Q);


--DB2L28 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~51
--operation mode is arithmetic

DB2L28 = DB2_addr_cnt[4] $ !DB2L18;

--DB2L38 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~51COUT
--operation mode is arithmetic

DB2L38 = CARRY(DB2_addr_cnt[4] & !DB2L18);


--DB2L761 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2632
--operation mode is normal

DB2L761 = !DB2L671Q & (DB2_addr_cnt[5] # !CB2_busy);


--DB2L861 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2633
--operation mode is normal

DB2L861 = DB2L761 # DB2_addr_cnt[5] & (DB2L351 # DB2L081Q);


--DB2L48 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~52
--operation mode is arithmetic

DB2L48 = DB2_addr_cnt[5] $ DB2L38;

--DB2L58 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~52COUT
--operation mode is arithmetic

DB2L58 = CARRY(!DB2L38 # !DB2_addr_cnt[5]);


--DB2L961 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2635
--operation mode is normal

DB2L961 = !DB2L671Q & (DB2_addr_cnt[6] # !CB2_busy);


--DB2L071 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2636
--operation mode is normal

DB2L071 = DB2L961 # DB2_addr_cnt[6] & (DB2L351 # DB2L081Q);


--DB2L68 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~53
--operation mode is arithmetic

DB2L68 = DB2_addr_cnt[6] $ !DB2L58;

--DB2L78 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~53COUT
--operation mode is arithmetic

DB2L78 = CARRY(DB2_addr_cnt[6] & !DB2L58);


--DB2L171 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2638
--operation mode is normal

DB2L171 = !DB2L671Q & (DB2_addr_cnt[7] # !CB2_busy);


--DB2L271 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2639
--operation mode is normal

DB2L271 = DB2L171 # DB2_addr_cnt[7] & (DB2L351 # DB2L081Q);


--DB2L88 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~54
--operation mode is arithmetic

DB2L88 = DB2_addr_cnt[7] $ DB2L78;

--DB2L98 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~54COUT
--operation mode is arithmetic

DB2L98 = CARRY(!DB2L78 # !DB2_addr_cnt[7]);


--DB2L371 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2641
--operation mode is normal

DB2L371 = !DB2L671Q & (DB2_addr_cnt[8] # !CB2_busy);


--DB2L471 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select~2642
--operation mode is normal

DB2L471 = DB2L371 # DB2_addr_cnt[8] & (DB2L351 # DB2L081Q);


--DB2L09 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~55
--operation mode is normal

DB2L09 = DB2_addr_cnt[8] $ !DB2L98;


--BB81_q[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

BB81_q[4]_lut_out = BB81_q[4] $ !BB81L9;
BB81_q[4]_sload_eqn = (QD1L1 & PB1L85) # (!QD1L1 & BB81_q[4]_lut_out);
BB81_q[4] = DFFE(BB81_q[4]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , QD1L2);

--BB81L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

BB81L11 = CARRY(!BB81_q[4] & !BB81L9);


--BB81_q[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

BB81_q[5]_lut_out = BB81_q[5] $ BB81L11;
BB81_q[5]_sload_eqn = (QD1L1 & PB1L06) # (!QD1L1 & BB81_q[5]_lut_out);
BB81_q[5] = DFFE(BB81_q[5]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , QD1L2);

--BB81L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

BB81L31 = CARRY(BB81_q[5] # !BB81L11);


--BB81_q[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

BB81_q[6]_lut_out = BB81_q[6] $ !BB81L31;
BB81_q[6]_sload_eqn = (QD1L1 & PB1L26) # (!QD1L1 & BB81_q[6]_lut_out);
BB81_q[6] = DFFE(BB81_q[6]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , QD1L2);

--BB81L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

BB81L51 = CARRY(!BB81_q[6] & !BB81L31);


--BB81_q[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

BB81_q[7]_lut_out = BB81_q[7] $ BB81L51;
BB81_q[7]_sload_eqn = (QD1L1 & PB1L46) # (!QD1L1 & BB81_q[7]_lut_out);
BB81_q[7] = DFFE(BB81_q[7]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , QD1L2);

--BB81_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

BB81_cout = CARRY(BB81_q[7] # !BB81L51);


--QD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_ctrl_del~64
--operation mode is normal

QD1L7 = !BB81_q[4] & !BB81_q[5] & !BB81_q[6] & !BB81_q[7];


--BB81_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

BB81_q[0]_lut_out = !BB81_q[0];
BB81_q[0]_sload_eqn = (QD1L1 & PB1L05) # (!QD1L1 & BB81_q[0]_lut_out);
BB81_q[0] = DFFE(BB81_q[0]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , QD1L2);

--BB81L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB81L3 = CARRY(!BB81_q[0]);


--BB81_q[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

BB81_q[1]_lut_out = BB81_q[1] $ BB81L3;
BB81_q[1]_sload_eqn = (QD1L1 & PB1L25) # (!QD1L1 & BB81_q[1]_lut_out);
BB81_q[1] = DFFE(BB81_q[1]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , QD1L2);

--BB81L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

BB81L5 = CARRY(BB81_q[1] # !BB81L3);


--BB81_q[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

BB81_q[2]_lut_out = BB81_q[2] $ !BB81L5;
BB81_q[2]_sload_eqn = (QD1L1 & PB1L45) # (!QD1L1 & BB81_q[2]_lut_out);
BB81_q[2] = DFFE(BB81_q[2]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , QD1L2);

--BB81L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

BB81L7 = CARRY(!BB81_q[2] & !BB81L5);


--BB81_q[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

BB81_q[3]_lut_out = BB81_q[3] $ BB81L7;
BB81_q[3]_sload_eqn = (QD1L1 & PB1L65) # (!QD1L1 & BB81_q[3]_lut_out);
BB81_q[3] = DFFE(BB81_q[3]_sload_eqn, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , QD1L2);

--BB81L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

BB81L9 = CARRY(BB81_q[3] # !BB81L7);


--QD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_ctrl_del~67
--operation mode is normal

QD1L8 = (BB81_q[0] & !BB81_q[1] & !BB81_q[2] & !BB81_q[3]) & CASCADE(QD1L7);


--QC2L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]~136
--operation mode is arithmetic

QC2L31 = BB12_pre_out[9] # BB12_pre_out[8] # !QC2_or_node[0][3];

--QC2_or_node[0][4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]
--operation mode is arithmetic

QC2_or_node[0][4] = CARRY(BB12_pre_out[9] # BB12_pre_out[8] # !QC2_or_node[0][3]);


--BB12_pre_out[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11]
--operation mode is arithmetic

BB12_pre_out[11]_lut_out = BB12_pre_out[11] $ BB12_the_carries[11];
BB12_pre_out[11] = DFFE(BB12_pre_out[11]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--BB12_the_carries[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12]
--operation mode is arithmetic

BB12_the_carries[12] = CARRY(BB12_pre_out[11] $ MB1_inst46 # !BB12_the_carries[11]);


--BB12_pre_out[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10]
--operation mode is arithmetic

BB12_pre_out[10]_lut_out = BB12_pre_out[10] $ !BB12_the_carries[10];
BB12_pre_out[10] = DFFE(BB12_pre_out[10]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--BB12_the_carries[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11]
--operation mode is arithmetic

BB12_the_carries[11] = CARRY(!BB12_the_carries[10] & (BB12_pre_out[10] $ !MB1_inst46));


--H1L5Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~33
--operation mode is normal

H1L5Q_lut_out = Y1_command_0_local[15] & (H1L41 # H1L5Q & !EB1_TriggerComplete_in_sync);
H1L5Q = DFFE(H1L5Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--H1L6Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~34
--operation mode is normal

H1L6Q_lut_out = Y1_command_0_local[15] & (H1L51 # H1L5Q & EB1_TriggerComplete_in_sync);
H1L6Q = DFFE(H1L6Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--K1_\LCATWD:ATWD_A_down_post_cnt[5] is coinc:inst_coinc|\LCATWD:ATWD_A_down_post_cnt[5]
--operation mode is normal

K1_\LCATWD:ATWD_A_down_post_cnt[5]_lut_out = !K1L442;
K1_\LCATWD:ATWD_A_down_post_cnt[5] = DFFE(K1_\LCATWD:ATWD_A_down_post_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L574 is coinc:inst_coinc|LessThan~282COMBOUT
--operation mode is arithmetic

K1L574 = K1_\LCATWD:ATWD_A_down_post_cnt[4] & (Y1_command_5_local[28] # !K1L274) # !K1_\LCATWD:ATWD_A_down_post_cnt[4] & Y1_command_5_local[28] & !K1L274;

--K1L474 is coinc:inst_coinc|LessThan~282
--operation mode is arithmetic

K1L474 = CARRY(K1_\LCATWD:ATWD_A_down_post_cnt[4] & (Y1_command_5_local[28] # !K1L274) # !K1_\LCATWD:ATWD_A_down_post_cnt[4] & Y1_command_5_local[28] & !K1L274);


--K1_\LCATWD:ATWD_A_down_pre_cnt[5] is coinc:inst_coinc|\LCATWD:ATWD_A_down_pre_cnt[5]
--operation mode is normal

K1_\LCATWD:ATWD_A_down_pre_cnt[5]_lut_out = !K1L662;
K1_\LCATWD:ATWD_A_down_pre_cnt[5] = DFFE(K1_\LCATWD:ATWD_A_down_pre_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L272 is coinc:inst_coinc|ATWD_A_down_pre_cnt~12
--operation mode is normal

K1L272 = !K1_\LCATWD:ATWD_A_down_pre_cnt[5] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1L794 is coinc:inst_coinc|LessThan~294COMBOUT
--operation mode is arithmetic

K1L794 = K1L372 & Y1_command_5_local[20] & !K1L494 # !K1L372 & (Y1_command_5_local[20] # !K1L494);

--K1L694 is coinc:inst_coinc|LessThan~294
--operation mode is arithmetic

K1L694 = CARRY(K1L372 & Y1_command_5_local[20] & !K1L494 # !K1L372 & (Y1_command_5_local[20] # !K1L494));


--K1_\LCATWD:ATWD_A_up_post_cnt[5] is coinc:inst_coinc|\LCATWD:ATWD_A_up_post_cnt[5]
--operation mode is normal

K1_\LCATWD:ATWD_A_up_post_cnt[5]_lut_out = K1L47;
K1_\LCATWD:ATWD_A_up_post_cnt[5] = DFFE(K1_\LCATWD:ATWD_A_up_post_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L464 is coinc:inst_coinc|LessThan~276COMBOUT
--operation mode is arithmetic

K1L464 = K1_\LCATWD:ATWD_A_up_post_cnt[4] & (Y1_command_5_local[12] # !K1L164) # !K1_\LCATWD:ATWD_A_up_post_cnt[4] & Y1_command_5_local[12] & !K1L164;

--K1L364 is coinc:inst_coinc|LessThan~276
--operation mode is arithmetic

K1L364 = CARRY(K1_\LCATWD:ATWD_A_up_post_cnt[4] & (Y1_command_5_local[12] # !K1L164) # !K1_\LCATWD:ATWD_A_up_post_cnt[4] & Y1_command_5_local[12] & !K1L164);


--K1_\LCATWD:ATWD_A_up_pre_cnt[5] is coinc:inst_coinc|\LCATWD:ATWD_A_up_pre_cnt[5]
--operation mode is normal

K1_\LCATWD:ATWD_A_up_pre_cnt[5]_lut_out = !K1L552;
K1_\LCATWD:ATWD_A_up_pre_cnt[5] = DFFE(K1_\LCATWD:ATWD_A_up_pre_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L082 is coinc:inst_coinc|ATWD_A_up_pre_cnt~12
--operation mode is normal

K1L082 = !K1_\LCATWD:ATWD_A_up_pre_cnt[5] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--K1L684 is coinc:inst_coinc|LessThan~288COMBOUT
--operation mode is arithmetic

K1L684 = K1L182 & Y1_command_5_local[4] & !K1L384 # !K1L182 & (Y1_command_5_local[4] # !K1L384);

--K1L584 is coinc:inst_coinc|LessThan~288
--operation mode is arithmetic

K1L584 = CARRY(K1L182 & Y1_command_5_local[4] & !K1L384 # !K1L182 & (Y1_command_5_local[4] # !K1L384));


--MD1L57 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10
--operation mode is arithmetic

MD1L57 = BB71_q[9] $ MD1_tx_dpr_waddr[9] $ !MD1L47;

--MD1L67 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10COUT
--operation mode is arithmetic

MD1L67 = CARRY(BB71_q[9] & MD1_tx_dpr_waddr[9] & !MD1L47 # !BB71_q[9] & (MD1_tx_dpr_waddr[9] # !MD1L47));


--MD1L77 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11
--operation mode is arithmetic

MD1L77 = BB71_q[10] $ MD1_tx_dpr_waddr[10] $ MD1L67;

--MD1L87 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11COUT
--operation mode is arithmetic

MD1L87 = CARRY(BB71_q[10] & (!MD1L67 # !MD1_tx_dpr_waddr[10]) # !BB71_q[10] & !MD1_tx_dpr_waddr[10] & !MD1L67);


--MD1L97 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12
--operation mode is arithmetic

MD1L97 = BB71_q[11] $ MD1_tx_dpr_waddr[11] $ !MD1L87;

--MD1L08 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12COUT
--operation mode is arithmetic

MD1L08 = CARRY(BB71_q[11] & MD1_tx_dpr_waddr[11] & !MD1L87 # !BB71_q[11] & (MD1_tx_dpr_waddr[11] # !MD1L87));


--MD1L18 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~13
--operation mode is normal

MD1L18 = BB71_q[12] $ MD1_tx_dpr_waddr[12] $ MD1L08;


--MD1L78 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~563
--operation mode is normal

MD1L78 = MD1L57 # MD1L77 # MD1L97 # MD1L18;


--MD1L37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9
--operation mode is arithmetic

MD1L37 = BB71_q[8] $ MD1_tx_dpr_waddr[8] $ MD1L27;

--MD1L47 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9COUT
--operation mode is arithmetic

MD1L47 = CARRY(BB71_q[8] & (!MD1L27 # !MD1_tx_dpr_waddr[8]) # !BB71_q[8] & !MD1_tx_dpr_waddr[8] & !MD1L27);


--MD1L95 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2
--operation mode is arithmetic

MD1L95 = BB71_q[1] $ MD1_tx_dpr_waddr[1] $ !MD1L75;

--MD1L06 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2COUT
--operation mode is arithmetic

MD1L06 = CARRY(BB71_q[1] & MD1_tx_dpr_waddr[1] & !MD1L75 # !BB71_q[1] & (MD1_tx_dpr_waddr[1] # !MD1L75));


--MD1L16 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3
--operation mode is arithmetic

MD1L16 = BB71_q[2] $ MD1_tx_dpr_waddr[2] $ MD1L06;

--MD1L26 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3COUT
--operation mode is arithmetic

MD1L26 = CARRY(BB71_q[2] & (!MD1L06 # !MD1_tx_dpr_waddr[2]) # !BB71_q[2] & !MD1_tx_dpr_waddr[2] & !MD1L06);


--MD1L36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4
--operation mode is arithmetic

MD1L36 = BB71_q[3] $ MD1_tx_dpr_waddr[3] $ !MD1L26;

--MD1L46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4COUT
--operation mode is arithmetic

MD1L46 = CARRY(BB71_q[3] & MD1_tx_dpr_waddr[3] & !MD1L26 # !BB71_q[3] & (MD1_tx_dpr_waddr[3] # !MD1L26));


--MD1L56 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5
--operation mode is arithmetic

MD1L56 = BB71_q[4] $ MD1_tx_dpr_waddr[4] $ MD1L46;

--MD1L66 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5COUT
--operation mode is arithmetic

MD1L66 = CARRY(BB71_q[4] & (!MD1L46 # !MD1_tx_dpr_waddr[4]) # !BB71_q[4] & !MD1_tx_dpr_waddr[4] & !MD1L46);


--MD1L88 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~564
--operation mode is normal

MD1L88 = MD1L95 # MD1L16 # MD1L36 # MD1L56;


--MD1L76 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6
--operation mode is arithmetic

MD1L76 = BB71_q[5] $ MD1_tx_dpr_waddr[5] $ !MD1L66;

--MD1L86 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6COUT
--operation mode is arithmetic

MD1L86 = CARRY(BB71_q[5] & MD1_tx_dpr_waddr[5] & !MD1L66 # !BB71_q[5] & (MD1_tx_dpr_waddr[5] # !MD1L66));


--MD1L96 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7
--operation mode is arithmetic

MD1L96 = BB71_q[6] $ MD1_tx_dpr_waddr[6] $ MD1L86;

--MD1L07 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7COUT
--operation mode is arithmetic

MD1L07 = CARRY(BB71_q[6] & (!MD1L86 # !MD1_tx_dpr_waddr[6]) # !BB71_q[6] & !MD1_tx_dpr_waddr[6] & !MD1L86);


--MD1L17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8
--operation mode is arithmetic

MD1L17 = BB71_q[7] $ MD1_tx_dpr_waddr[7] $ !MD1L07;

--MD1L27 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8COUT
--operation mode is arithmetic

MD1L27 = CARRY(BB71_q[7] & MD1_tx_dpr_waddr[7] & !MD1L07 # !BB71_q[7] & (MD1_tx_dpr_waddr[7] # !MD1L07));


--MD1L98 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~565
--operation mode is normal

MD1L98 = MD1L76 # MD1L96 # MD1L17;


--MD1L09 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~567
--operation mode is normal

MD1L09 = (MD1L78 # MD1L37 & (MD1L88 # MD1L98)) & CASCADE(MD1L4);


--MD1_tx_dpr_waddr[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[12]
--operation mode is normal

MD1_tx_dpr_waddr[12]_lut_out = Y1_tx_dpr_wadr_local[12];
MD1_tx_dpr_waddr[12] = DFFE(MD1_tx_dpr_waddr[12]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--MD1_tx_dpr_waddr[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[9]
--operation mode is normal

MD1_tx_dpr_waddr[9]_lut_out = Y1_tx_dpr_wadr_local[9];
MD1_tx_dpr_waddr[9] = DFFE(MD1_tx_dpr_waddr[9]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--MD1_tx_dpr_waddr[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[10]
--operation mode is normal

MD1_tx_dpr_waddr[10]_lut_out = Y1_tx_dpr_wadr_local[10];
MD1_tx_dpr_waddr[10] = DFFE(MD1_tx_dpr_waddr[10]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--MD1_tx_dpr_waddr[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[11]
--operation mode is normal

MD1_tx_dpr_waddr[11]_lut_out = Y1_tx_dpr_wadr_local[11];
MD1_tx_dpr_waddr[11] = DFFE(MD1_tx_dpr_waddr[11]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--MD1_tx_dpr_waddr[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[8]
--operation mode is normal

MD1_tx_dpr_waddr[8]_lut_out = Y1_tx_dpr_wadr_local[8];
MD1_tx_dpr_waddr[8] = DFFE(MD1_tx_dpr_waddr[8]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--MD1_tx_dpr_waddr[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[1]
--operation mode is normal

MD1_tx_dpr_waddr[1]_lut_out = Y1_tx_dpr_wadr_local[1];
MD1_tx_dpr_waddr[1] = DFFE(MD1_tx_dpr_waddr[1]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--MD1_tx_dpr_waddr[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[0]
--operation mode is normal

MD1_tx_dpr_waddr[0]_lut_out = Y1_tx_dpr_wadr_local[0];
MD1_tx_dpr_waddr[0] = DFFE(MD1_tx_dpr_waddr[0]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--MD1_tx_dpr_waddr[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[2]
--operation mode is normal

MD1_tx_dpr_waddr[2]_lut_out = Y1_tx_dpr_wadr_local[2];
MD1_tx_dpr_waddr[2] = DFFE(MD1_tx_dpr_waddr[2]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--MD1_tx_dpr_waddr[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[3]
--operation mode is normal

MD1_tx_dpr_waddr[3]_lut_out = Y1_tx_dpr_wadr_local[3];
MD1_tx_dpr_waddr[3] = DFFE(MD1_tx_dpr_waddr[3]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--MD1_tx_dpr_waddr[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[4]
--operation mode is normal

MD1_tx_dpr_waddr[4]_lut_out = Y1_tx_dpr_wadr_local[4];
MD1_tx_dpr_waddr[4] = DFFE(MD1_tx_dpr_waddr[4]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--MD1_tx_dpr_waddr[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[5]
--operation mode is normal

MD1_tx_dpr_waddr[5]_lut_out = Y1_tx_dpr_wadr_local[5];
MD1_tx_dpr_waddr[5] = DFFE(MD1_tx_dpr_waddr[5]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--MD1_tx_dpr_waddr[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[6]
--operation mode is normal

MD1_tx_dpr_waddr[6]_lut_out = Y1_tx_dpr_wadr_local[6];
MD1_tx_dpr_waddr[6] = DFFE(MD1_tx_dpr_waddr[6]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--MD1_tx_dpr_waddr[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[7]
--operation mode is normal

MD1_tx_dpr_waddr[7]_lut_out = Y1_tx_dpr_wadr_local[7];
MD1_tx_dpr_waddr[7] = DFFE(MD1_tx_dpr_waddr[7]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--QC1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]~136
--operation mode is arithmetic

QC1L31 = BB6_pre_out[9] # BB6_pre_out[8] # !QC1_or_node[0][3];

--QC1_or_node[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]
--operation mode is arithmetic

QC1_or_node[0][4] = CARRY(BB6_pre_out[9] # BB6_pre_out[8] # !QC1_or_node[0][3]);


--BB6_pre_out[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11]
--operation mode is arithmetic

BB6_pre_out[11]_lut_out = BB6_pre_out[11] $ BB6_the_carries[11];
BB6_pre_out[11] = DFFE(BB6_pre_out[11]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--BB6_the_carries[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12]
--operation mode is arithmetic

BB6_the_carries[12] = CARRY(BB6_pre_out[11] $ LB1L3 # !BB6_the_carries[11]);


--BB6_pre_out[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10]
--operation mode is arithmetic

BB6_pre_out[10]_lut_out = BB6_pre_out[10] $ !BB6_the_carries[10];
BB6_pre_out[10] = DFFE(BB6_pre_out[10]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--BB6_the_carries[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11]
--operation mode is arithmetic

BB6_the_carries[11] = CARRY(!BB6_the_carries[10] & (BB6_pre_out[10] $ !LB1L3));


--TC1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]~139
--operation mode is arithmetic

TC1L31 = BB6_pre_out[11] & BB6_pre_out[10] & TC1_and_node[0][4];

--TC1_and_node[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]
--operation mode is arithmetic

TC1_and_node[0][5] = CARRY(!TC1_and_node[0][4] # !BB6_pre_out[10] # !BB6_pre_out[11]);


--RB1_dpr_wadr[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[9]
--operation mode is normal

RB1_dpr_wadr[9]_lut_out = BB7_q[9];
RB1_dpr_wadr[9] = DFFE(RB1_dpr_wadr[9]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[9]
--operation mode is normal

RB1_dpr_radr[9]_lut_out = Y1_rx_dpr_radr_local[9];
RB1_dpr_radr[9] = DFFE(RB1_dpr_radr[9]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_rx_dpr_radr_stb);


--RB1_dpr_wadr[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[10]
--operation mode is normal

RB1_dpr_wadr[10]_lut_out = BB7_q[10];
RB1_dpr_wadr[10] = DFFE(RB1_dpr_wadr[10]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[10]
--operation mode is normal

RB1_dpr_radr[10]_lut_out = Y1_rx_dpr_radr_local[10];
RB1_dpr_radr[10] = DFFE(RB1_dpr_radr[10]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_rx_dpr_radr_stb);


--RB1_dpr_wadr[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[11]
--operation mode is normal

RB1_dpr_wadr[11]_lut_out = BB7_q[11];
RB1_dpr_wadr[11] = DFFE(RB1_dpr_wadr[11]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[11]
--operation mode is normal

RB1_dpr_radr[11]_lut_out = Y1_rx_dpr_radr_local[11];
RB1_dpr_radr[11] = DFFE(RB1_dpr_radr[11]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_rx_dpr_radr_stb);


--RB1_dpr_wadr[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[12]
--operation mode is normal

RB1_dpr_wadr[12]_lut_out = BB7_q[12];
RB1_dpr_wadr[12] = DFFE(RB1_dpr_wadr[12]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[12]
--operation mode is normal

RB1_dpr_radr[12]_lut_out = Y1_rx_dpr_radr_local[12];
RB1_dpr_radr[12] = DFFE(RB1_dpr_radr[12]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_rx_dpr_radr_stb);


--RB1L66 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1
--operation mode is arithmetic

RB1L66 = RB1L93;

--RB1L76 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1COUT
--operation mode is arithmetic

RB1L76 = CARRY(!RB1L93);


--RB1L86 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2
--operation mode is arithmetic

RB1L86 = RB1L14 $ !RB1L76;

--RB1L96 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2COUT
--operation mode is arithmetic

RB1L96 = CARRY(RB1L14 # !RB1L76);


--RB1L07 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3
--operation mode is arithmetic

RB1L07 = RB1L34 $ RB1L96;

--RB1L17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3COUT
--operation mode is arithmetic

RB1L17 = CARRY(!RB1L34 & !RB1L96);


--RB1L27 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4
--operation mode is arithmetic

RB1L27 = RB1L54 $ !RB1L17;

--RB1L37 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4COUT
--operation mode is arithmetic

RB1L37 = CARRY(RB1L54 # !RB1L17);


--RB1L221 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~564
--operation mode is normal

RB1L221 = !RB1L66 & !RB1L86 & !RB1L07 & !RB1L27;


--RB1L47 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5
--operation mode is arithmetic

RB1L47 = RB1L74 $ RB1L37;

--RB1L57 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5COUT
--operation mode is arithmetic

RB1L57 = CARRY(!RB1L74 & !RB1L37);


--RB1L67 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6
--operation mode is arithmetic

RB1L67 = RB1L94 $ !RB1L57;

--RB1L77 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6COUT
--operation mode is arithmetic

RB1L77 = CARRY(RB1L94 # !RB1L57);


--RB1L87 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7
--operation mode is arithmetic

RB1L87 = RB1L15 $ RB1L77;

--RB1L97 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7COUT
--operation mode is arithmetic

RB1L97 = CARRY(!RB1L15 & !RB1L77);


--RB1L421 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~569
--operation mode is normal

RB1L421 = (!RB1L47 & !RB1L67 & !RB1L87 & !RB1L08) & CASCADE(RB1L221);


--RB1L35 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8
--operation mode is arithmetic

RB1L35 = RB1_dpr_wadr[7] $ RB1_dpr_radr[7] $ !RB1L25;

--RB1L45 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8COUT
--operation mode is arithmetic

RB1L45 = CARRY(RB1_dpr_wadr[7] & RB1_dpr_radr[7] & !RB1L25 # !RB1_dpr_wadr[7] & (RB1_dpr_radr[7] # !RB1L25));


--RB1L111 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10
--operation mode is arithmetic

RB1L111 = RB1_dpr_wadr[9] $ RB1_dpr_radr[9] $ !RB1L011;

--RB1L211 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10COUT
--operation mode is arithmetic

RB1L211 = CARRY(RB1_dpr_wadr[9] & (!RB1L011 # !RB1_dpr_radr[9]) # !RB1_dpr_wadr[9] & !RB1_dpr_radr[9] & !RB1L011);


--RB1L311 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11
--operation mode is arithmetic

RB1L311 = RB1_dpr_wadr[10] $ RB1_dpr_radr[10] $ RB1L211;

--RB1L411 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11COUT
--operation mode is arithmetic

RB1L411 = CARRY(RB1_dpr_wadr[10] & RB1_dpr_radr[10] & !RB1L211 # !RB1_dpr_wadr[10] & (RB1_dpr_radr[10] # !RB1L211));


--RB1L511 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12
--operation mode is arithmetic

RB1L511 = RB1_dpr_wadr[11] $ RB1_dpr_radr[11] $ !RB1L411;

--RB1L611 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12COUT
--operation mode is arithmetic

RB1L611 = CARRY(RB1_dpr_wadr[11] & (!RB1L411 # !RB1_dpr_radr[11]) # !RB1_dpr_wadr[11] & !RB1_dpr_radr[11] & !RB1L411);


--RB1L711 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~13
--operation mode is normal

RB1L711 = RB1_dpr_wadr[12] $ RB1_dpr_radr[12] $ RB1L611;


--RB1L521 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~570
--operation mode is normal

RB1L521 = (!RB1L111 & !RB1L311 & !RB1L511 & !RB1L711) & CASCADE(RB1L83);


--RB1L39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1
--operation mode is arithmetic

RB1L39 = RB1_dpr_wadr[0] $ RB1_dpr_radr[0];

--RB1L49 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1COUT
--operation mode is arithmetic

RB1L49 = CARRY(RB1_dpr_radr[0] # !RB1_dpr_wadr[0]);


--RB1L59 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2
--operation mode is arithmetic

RB1L59 = RB1_dpr_wadr[1] $ RB1_dpr_radr[1] $ !RB1L49;

--RB1L69 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2COUT
--operation mode is arithmetic

RB1L69 = CARRY(RB1_dpr_wadr[1] & (!RB1L49 # !RB1_dpr_radr[1]) # !RB1_dpr_wadr[1] & !RB1_dpr_radr[1] & !RB1L49);


--RB1L79 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3
--operation mode is arithmetic

RB1L79 = RB1_dpr_wadr[2] $ RB1_dpr_radr[2] $ RB1L69;

--RB1L89 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3COUT
--operation mode is arithmetic

RB1L89 = CARRY(RB1_dpr_wadr[2] & RB1_dpr_radr[2] & !RB1L69 # !RB1_dpr_wadr[2] & (RB1_dpr_radr[2] # !RB1L69));


--RB1L99 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4
--operation mode is arithmetic

RB1L99 = RB1_dpr_wadr[3] $ RB1_dpr_radr[3] $ !RB1L89;

--RB1L001 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4COUT
--operation mode is arithmetic

RB1L001 = CARRY(RB1_dpr_wadr[3] & (!RB1L89 # !RB1_dpr_radr[3]) # !RB1_dpr_wadr[3] & !RB1_dpr_radr[3] & !RB1L89);


--RB1L321 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~567
--operation mode is normal

RB1L321 = !RB1L39 & !RB1L59 & !RB1L79 & !RB1L99;


--RB1L101 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5
--operation mode is arithmetic

RB1L101 = RB1_dpr_wadr[4] $ RB1_dpr_radr[4] $ RB1L001;

--RB1L201 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5COUT
--operation mode is arithmetic

RB1L201 = CARRY(RB1_dpr_wadr[4] & RB1_dpr_radr[4] & !RB1L001 # !RB1_dpr_wadr[4] & (RB1_dpr_radr[4] # !RB1L001));


--RB1L301 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6
--operation mode is arithmetic

RB1L301 = RB1_dpr_wadr[5] $ RB1_dpr_radr[5] $ !RB1L201;

--RB1L401 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6COUT
--operation mode is arithmetic

RB1L401 = CARRY(RB1_dpr_wadr[5] & (!RB1L201 # !RB1_dpr_radr[5]) # !RB1_dpr_wadr[5] & !RB1_dpr_radr[5] & !RB1L201);


--RB1L501 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7
--operation mode is arithmetic

RB1L501 = RB1_dpr_wadr[6] $ RB1_dpr_radr[6] $ RB1L401;

--RB1L601 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7COUT
--operation mode is arithmetic

RB1L601 = CARRY(RB1_dpr_wadr[6] & RB1_dpr_radr[6] & !RB1L401 # !RB1_dpr_wadr[6] & (RB1_dpr_radr[6] # !RB1L401));


--RB1L621 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~571
--operation mode is normal

RB1L621 = (!RB1L101 & !RB1L301 & !RB1L501 & !RB1L701) & CASCADE(RB1L321);


--RB1_dpr_wadr[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[7]
--operation mode is normal

RB1_dpr_wadr[7]_lut_out = BB7_q[7];
RB1_dpr_wadr[7] = DFFE(RB1_dpr_wadr[7]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[7]
--operation mode is normal

RB1_dpr_radr[7]_lut_out = Y1_rx_dpr_radr_local[7];
RB1_dpr_radr[7] = DFFE(RB1_dpr_radr[7]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_rx_dpr_radr_stb);


--Y1L8101 is slaveregister:slaveregister_inst|reg_rdata~9114
--operation mode is normal

Y1L8101 = JE1_q[6] & !C1_reg_address[10];


--Y1L1901 is slaveregister:slaveregister_inst|Select~154
--operation mode is normal

Y1L1901 = KB1_COM_ON & Y1L939 & Y1L666 & !C1_reg_address[4];


--Y1L7801 is slaveregister:slaveregister_inst|Select~150
--operation mode is normal

Y1L7801 = C1_reg_address[4] & Y1L939 & Y1L666 & BB7_q[6];


--Y1L8801 is slaveregister:slaveregister_inst|Select~151
--operation mode is normal

Y1L8801 = Y1L566 & Y1_rx_dpr_radr_local[6] & C1_reg_address[4] & !C1_reg_address[5];


--Y1L9801 is slaveregister:slaveregister_inst|Select~152
--operation mode is normal

Y1L9801 = Y1L551 & MB1_inst16[6] & Y1L866 & !C1_reg_address[4];


--Y1L1011 is slaveregister:slaveregister_inst|Select~865
--operation mode is normal

Y1L1011 = Y1L1901 # Y1L7801 # Y1L8801 # Y1L9801;


--Y1L0901 is slaveregister:slaveregister_inst|Select~153
--operation mode is normal

Y1L0901 = Y1L466 & Y1L551 & Y1_tx_dpr_wadr_local[6] & !C1_reg_address[4];


--Y1L0201 is slaveregister:slaveregister_inst|reg_rdata~9119
--operation mode is normal

Y1L0201 = (Y1L8101 # Y1L839 & (Y1L1011 # Y1L0901)) & CASCADE(Y1L2201);


--KB1L81 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_OFF~43
--operation mode is normal

KB1L81 = NB1_RES # KB1_COM_OFF & (!ND1_msg_sent # !KB1_SND_IDLE);


--Y1L498 is slaveregister:slaveregister_inst|Mux~25026
--operation mode is normal

Y1L498 = !C1_reg_address[6] & !C1_reg_address[5];


--K1_FF_down_abar is coinc:inst_coinc|FF_down_abar
--operation mode is normal

K1_FF_down_abar_lut_out = VCC;
K1_FF_down_abar = DFFE(K1_FF_down_abar_lut_out, !COINC_DOWN_ABAR, Y1_command_2_local[12], , );


--Y1L598 is slaveregister:slaveregister_inst|Mux~25029
--operation mode is normal

Y1L598 = (COINC_DOWN_ABAR & (!K1_FF_down_abar # !Y1_command_2_local[2]) # !COINC_DOWN_ABAR & Y1_command_2_local[2] & !K1_FF_down_abar) & CASCADE(Y1L498);


--H1L11Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~33
--operation mode is normal

H1L11Q_lut_out = Y1_command_0_local[15] & (H1L61 # H1L11Q & !EB2_TriggerComplete_in_sync);
H1L11Q = DFFE(H1L11Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--H1L21Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~34
--operation mode is normal

H1L21Q_lut_out = Y1_command_0_local[15] & (H1L71 # H1L11Q & EB2_TriggerComplete_in_sync);
H1L21Q = DFFE(H1L21Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--K1_\LCATWD:ATWD_B_down_post_cnt[5] is coinc:inst_coinc|\LCATWD:ATWD_B_down_post_cnt[5]
--operation mode is normal

K1_\LCATWD:ATWD_B_down_post_cnt[5]_lut_out = !K1L112;
K1_\LCATWD:ATWD_B_down_post_cnt[5] = DFFE(K1_\LCATWD:ATWD_B_down_post_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L134 is coinc:inst_coinc|LessThan~258COMBOUT
--operation mode is arithmetic

K1L134 = K1_\LCATWD:ATWD_B_down_post_cnt[4] & (Y1_command_5_local[28] # !K1L824) # !K1_\LCATWD:ATWD_B_down_post_cnt[4] & Y1_command_5_local[28] & !K1L824;

--K1L034 is coinc:inst_coinc|LessThan~258
--operation mode is arithmetic

K1L034 = CARRY(K1_\LCATWD:ATWD_B_down_post_cnt[4] & (Y1_command_5_local[28] # !K1L824) # !K1_\LCATWD:ATWD_B_down_post_cnt[4] & Y1_command_5_local[28] & !K1L824);


--K1_\LCATWD:ATWD_B_down_pre_cnt[5] is coinc:inst_coinc|\LCATWD:ATWD_B_down_pre_cnt[5]
--operation mode is normal

K1_\LCATWD:ATWD_B_down_pre_cnt[5]_lut_out = !K1L332;
K1_\LCATWD:ATWD_B_down_pre_cnt[5] = DFFE(K1_\LCATWD:ATWD_B_down_pre_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L782 is coinc:inst_coinc|ATWD_B_down_pre_cnt~169
--operation mode is normal

K1L782 = !K1_\LCATWD:ATWD_B_down_pre_cnt[5] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1L354 is coinc:inst_coinc|LessThan~270COMBOUT
--operation mode is arithmetic

K1L354 = K1L882 & Y1_command_5_local[20] & !K1L054 # !K1L882 & (Y1_command_5_local[20] # !K1L054);

--K1L254 is coinc:inst_coinc|LessThan~270
--operation mode is arithmetic

K1L254 = CARRY(K1L882 & Y1_command_5_local[20] & !K1L054 # !K1L882 & (Y1_command_5_local[20] # !K1L054));


--K1_\LCATWD:ATWD_B_up_post_cnt[5] is coinc:inst_coinc|\LCATWD:ATWD_B_up_post_cnt[5]
--operation mode is normal

K1_\LCATWD:ATWD_B_up_post_cnt[5]_lut_out = K1L36;
K1_\LCATWD:ATWD_B_up_post_cnt[5] = DFFE(K1_\LCATWD:ATWD_B_up_post_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L024 is coinc:inst_coinc|LessThan~252COMBOUT
--operation mode is arithmetic

K1L024 = K1_\LCATWD:ATWD_B_up_post_cnt[4] & (Y1_command_5_local[12] # !K1L714) # !K1_\LCATWD:ATWD_B_up_post_cnt[4] & Y1_command_5_local[12] & !K1L714;

--K1L914 is coinc:inst_coinc|LessThan~252
--operation mode is arithmetic

K1L914 = CARRY(K1_\LCATWD:ATWD_B_up_post_cnt[4] & (Y1_command_5_local[12] # !K1L714) # !K1_\LCATWD:ATWD_B_up_post_cnt[4] & Y1_command_5_local[12] & !K1L714);


--K1_\LCATWD:ATWD_B_up_pre_cnt[5] is coinc:inst_coinc|\LCATWD:ATWD_B_up_pre_cnt[5]
--operation mode is normal

K1_\LCATWD:ATWD_B_up_pre_cnt[5]_lut_out = !K1L222;
K1_\LCATWD:ATWD_B_up_pre_cnt[5] = DFFE(K1_\LCATWD:ATWD_B_up_pre_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L592 is coinc:inst_coinc|ATWD_B_up_pre_cnt~169
--operation mode is normal

K1L592 = !K1_\LCATWD:ATWD_B_up_pre_cnt[5] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--K1L244 is coinc:inst_coinc|LessThan~264COMBOUT
--operation mode is arithmetic

K1L244 = K1L692 & Y1_command_5_local[4] & !K1L934 # !K1L692 & (Y1_command_5_local[4] # !K1L934);

--K1L144 is coinc:inst_coinc|LessThan~264
--operation mode is arithmetic

K1L144 = CARRY(K1L692 & Y1_command_5_local[4] & !K1L934 # !K1L692 & (Y1_command_5_local[4] # !K1L934));


--K1_FF_up_bbar is coinc:inst_coinc|FF_up_bbar
--operation mode is normal

K1_FF_up_bbar_lut_out = VCC;
K1_FF_up_bbar = DFFE(K1_FF_up_bbar_lut_out, !COINC_UP_BBAR, Y1_command_2_local[13], , );


--Y1L698 is slaveregister:slaveregister_inst|Mux~25030
--operation mode is normal

Y1L698 = (COINC_UP_BBAR & (!K1_FF_up_bbar # !Y1_command_2_local[2]) # !COINC_UP_BBAR & Y1_command_2_local[2] & !K1_FF_up_bbar) & CASCADE(Y1L798);


--Y1L9101 is slaveregister:slaveregister_inst|reg_rdata~9116
--operation mode is normal

Y1L9101 = C1_reg_address[2] & !C1_reg_address[6] & !C1_reg_address[5] & !C1_reg_address[4];


--N1_done is flash_ADC:inst_flash_ADC|done
--operation mode is normal

N1_done_lut_out = !N1L91 & (N1L12 & BB72_sload_path[9] # !N1L12 & N1_done);
N1_done = DFFE(N1_done_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--Y1L1201 is slaveregister:slaveregister_inst|reg_rdata~9120
--operation mode is normal

Y1L1201 = (N1_done & !C1_reg_address[3]) & CASCADE(Y1L9101);


--Y1_dom_id[48] is slaveregister:slaveregister_inst|dom_id[48]
--operation mode is normal

Y1_dom_id[48]_lut_out = LE1_MASTERHWDATA[16];
Y1_dom_id[48] = DFFE(Y1_dom_id[48]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--KB1L62 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DRREQ_WT~11
--operation mode is normal

KB1L62 = KB1_DRREQ_WT & !TB1_drreq_rcvd;


--KB1L51 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~204
--operation mode is normal

KB1L51 = (!TB1_bfstat_rcvd & !VB1_DATA_OK & (!MB1_inst9 # !TB1_idreq_rcvd)) & CASCADE(KB1L61);


--BB51_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB51_sload_path[0]_lut_out = !BB51_sload_path[0];
BB51_sload_path[0]_reg_input = !PC21_aeb_out & BB51_sload_path[0]_lut_out;
BB51_sload_path[0] = DFFE(BB51_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), XD1_ct_sclr, , BB41L31);

--BB51L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB51L3 = CARRY(BB51_sload_path[0]);


--BB51_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

BB51_sload_path[1]_lut_out = BB51_sload_path[1] $ BB51L3;
BB51_sload_path[1]_reg_input = !PC21_aeb_out & BB51_sload_path[1]_lut_out;
BB51_sload_path[1] = DFFE(BB51_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), XD1_ct_sclr, , BB41L31);

--BB51L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

BB51L5 = CARRY(!BB51L3 # !BB51_sload_path[1]);


--BB51_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

BB51_sload_path[2]_lut_out = BB51_sload_path[2] $ !BB51L5;
BB51_sload_path[2]_reg_input = !PC21_aeb_out & BB51_sload_path[2]_lut_out;
BB51_sload_path[2] = DFFE(BB51_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), XD1_ct_sclr, , BB41L31);

--BB51L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

BB51L7 = CARRY(BB51_sload_path[2] & !BB51L5);


--PC21_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC21_aeb_out = BB51_sload_path[0] & BB51_sload_path[3] & !BB51_sload_path[1] & !BB51_sload_path[2];


--BB41L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

BB41L22 = PC11_aeb_out # BB41L11;

--BB41_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

BB41_cout = CARRY(!PC11_aeb_out & !BB41L11);


--ND1L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_init~263
--operation mode is normal

ND1L13 = XD1_shr_load & (ND1L5 # ND1_SEND_IDLE) # !XD1_shr_load & !ND1_crc_init & (ND1L5 # ND1_SEND_IDLE);


--KB1L63 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~33
--operation mode is normal

KB1L63 = !KB1_SND_IDLE & !KB1_SND_MRNB & !KB1_SND_MRWB;


--KB1_send_ctrl is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl
--operation mode is normal

KB1_send_ctrl = KB1L63 & !KB1_SND_DRBT & !KB1_SND_DRAND;


--ND1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1763
--operation mode is normal

ND1L9 = ND1_BYT0 & !XD1_shr_load;


--ND1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1764
--operation mode is normal

ND1L01 = ND1_crc_init & XD1_shr_load & !ME1_portadataout[0] & !ME1_portadataout[1];


--ND1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1765
--operation mode is normal

ND1L11 = ND1_TCWF_CHK & !BB8L41;


--ND1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1766
--operation mode is normal

ND1L21 = BB02L9 & ND1_TXSHR8;


--BB8_counter_cell[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]
--operation mode is counter

BB8_counter_cell[4]_lut_out = BB8_counter_cell[4] $ !BB8L9;
BB8_counter_cell[4]_sload_eqn = (WC1_wfm_ct_sload & VCC) # (!WC1_wfm_ct_sload & BB8_counter_cell[4]_lut_out);
BB8_counter_cell[4] = DFFE(BB8_counter_cell[4]_sload_eqn, GLOBAL(FE1_outclock0), , , WC1_wfm_ct_clk_en);

--BB8L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

BB8L11 = CARRY(!BB8_counter_cell[4] & !BB8L9);


--WC1_wfm_ct_clk_en is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en
--operation mode is normal

WC1_wfm_ct_clk_en_lut_out = WC1L3 # WC1L91 # WC1L9Q & !PC6_agb_out;
WC1_wfm_ct_clk_en = DFFE(WC1_wfm_ct_clk_en_lut_out, GLOBAL(FE1_outclock0), !TB1_tcal_rcvd, , );


--WC1_wfm_ct_sload is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_sload
--operation mode is normal

WC1_wfm_ct_sload_lut_out = PC6_agb_out & !WC1_tcwf_aclr & KB1_REC_PULSE # !PC6_agb_out & (WC1L9Q # !WC1_tcwf_aclr & KB1_REC_PULSE);
WC1_wfm_ct_sload = DFFE(WC1_wfm_ct_sload_lut_out, GLOBAL(FE1_outclock0), !TB1_tcal_rcvd, , );


--ND1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1767
--operation mode is normal

ND1L31 = BB91L8 & ND1_ID_SHR8 & !BB02L9;


--ND1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1768
--operation mode is normal

ND1L41 = ND1_TC_RX_TIME & !XD1_shr_load;


--ND1L55 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_LOAD~44
--operation mode is normal

ND1L55 = ND1_DCMD_SEQ1 & XD1_shr_load;


--ND1L401 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME~29
--operation mode is normal

ND1L401 = BB02L9 & !ND1_RXSHR8 # !BB02L9 & (!ND1_TXSHR8 # !BB91L8);


--HD1L55Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~40
--operation mode is normal

HD1L55Q_lut_out = !ND1_crc_init & (HD1L55Q # HD1L45Q & !HD1L81);
HD1L55Q = DFFE(HD1L55Q_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1L33 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~32
--operation mode is normal

ND1L33 = BB02L9 & (ND1_ID_SHR8 # ND1_CRC_WAIT & !HD1_done) # !BB02L9 & ND1_CRC_WAIT & !HD1_done;


--ND1L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~33
--operation mode is normal

ND1L43 = BB8L41 & !ND1_TCWF_CHK & (!ND1_dpr_ren # !BB61L23) # !BB8L41 & (!ND1_dpr_ren # !BB61L23);


--BB91_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

BB91_sload_path[1]_lut_out = BB91_sload_path[1] $ BB91L3;
BB91_sload_path[1] = DFFE(BB91_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), !ND1_crc_init, , ND1_shift_ct_en);

--BB91L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

BB91L5 = CARRY(!BB91L3 # !BB91_sload_path[1]);


--ND1_shift_ct_en is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en
--operation mode is normal

ND1_shift_ct_en_lut_out = ND1L001 # ND1L51 & ND1_ID_SHR8 # !ND1L101;
ND1_shift_ct_en = DFFE(ND1_shift_ct_en_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1769
--operation mode is normal

ND1L51 = !BB91L8 & !BB02L9;


--BB02_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

BB02_sload_path[1]_lut_out = BB02_sload_path[1] $ !BB02L4;
BB02_sload_path[1] = DFFE(BB02_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), !ND1_crc_init, , ND1_shift_ct_en);

--BB02L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

BB02L6 = CARRY(BB02_sload_path[1] & !BB02L4);


--ND1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1770
--operation mode is normal

ND1L61 = !QD1_send_ctrl_del & !KB1_SND_ID & !KB1_SND_TC_DAT;


--BB61_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is counter

BB61_pre_out[8]_lut_out = BB61_pre_out[8] $ !BB61_the_carries[8];
BB61_pre_out[8]_sload_eqn = (ND1_crc_init & ME1_portadataout[10]) # (!ND1_crc_init & BB61_pre_out[8]_lut_out);
BB61_pre_out[8] = DFFE(BB61_pre_out[8]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1_plen_clk_en);

--BB61_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is counter

BB61_the_carries[9] = CARRY(!BB61_the_carries[8] & (BB61_pre_out[8] $ !ND1_PL_INC));


--ND1_plen_clk_en is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|plen_clk_en
--operation mode is normal

ND1_plen_clk_en_lut_out = ND1L49 # ND1_BYT3 & XD1_shr_load # !ND1L13;
ND1_plen_clk_en = DFFE(ND1_plen_clk_en_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1771
--operation mode is normal

ND1L71 = !ME1_portadataout[0] & !ME1_portadataout[1];


--ND1L49 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~42
--operation mode is normal

ND1L49 = ND1_crc_init & QD1_send_data_del & XD1_shr_load & !ND1L71;


--ZB1L93Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~26
--operation mode is normal

ZB1L93Q_lut_out = VB1L61 & (ZB1L04 # ZB1L93Q & !ZB1L14);
ZB1L93Q = DFFE(ZB1L93Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--ZB1_srg[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[7]
--operation mode is normal

ZB1_srg[7]_lut_out = ZB1L12 # ZB1L83Q & JC1_dffs[7];
ZB1_srg[7] = DFFE(ZB1_srg[7]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L9);


--Y1L99 is slaveregister:slaveregister_inst|com_thr_del_wr~71
--operation mode is normal

Y1L99 = (Y1L463 & C1_reg_address[7] & !C1_reg_address[5] & !C1_reg_address[4]) & CASCADE(Y1L43);


--ND1_muxsel1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1
--operation mode is normal

ND1_muxsel1_lut_out = ND1L27 # ND1L67;
ND1_muxsel1 = DFFE(ND1_muxsel1_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--JB3_q[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|altdpram:FIFOram|q[8]
JB3_q[8]_data_in = COM_AD_D[8];
JB3_q[8]_write_enable = CD1_valid_wreq;
JB3_q[8]_clock_0 = GLOBAL(FE1_outclock0);
JB3_q[8]_clock_1 = GLOBAL(FE1_outclock0);
JB3_q[8]_clear_0 = !WC1_tcwf_aclr;
JB3_q[8]_clock_enable_1 = CD1_valid_rreq;
JB3_q[8]_write_address = WR_ADDR(BB11_sload_path[0], BB11_sload_path[1], BB11_sload_path[2], BB11_sload_path[3], BB11_sload_path[4], BB11_sload_path[5]);
JB3_q[8]_read_address = RD_ADDR(JB3L21, BB01_sload_path[0], BB01_sload_path[1], BB01_sload_path[2], BB01_sload_path[3], BB01_sload_path[4]);
JB3_q[8] = MEMORY_SEGMENT(JB3_q[8]_data_in, JB3_q[8]_write_enable, JB3_q[8]_clock_0, JB3_q[8]_clock_1, JB3_q[8]_clear_0, , , JB3_q[8]_clock_enable_1, VCC, JB3_q[8]_write_address, JB3_q[8]_read_address);


--JB3_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|altdpram:FIFOram|q[0]
JB3_q[0]_data_in = COM_AD_D[0];
JB3_q[0]_write_enable = CD1_valid_wreq;
JB3_q[0]_clock_0 = GLOBAL(FE1_outclock0);
JB3_q[0]_clock_1 = GLOBAL(FE1_outclock0);
JB3_q[0]_clear_0 = !WC1_tcwf_aclr;
JB3_q[0]_clock_enable_1 = CD1_valid_rreq;
JB3_q[0]_write_address = WR_ADDR(BB11_sload_path[0], BB11_sload_path[1], BB11_sload_path[2], BB11_sload_path[3], BB11_sload_path[4], BB11_sload_path[5]);
JB3_q[0]_read_address = RD_ADDR(JB3L21, BB01_sload_path[0], BB01_sload_path[1], BB01_sload_path[2], BB01_sload_path[3], BB01_sload_path[4]);
JB3_q[0] = MEMORY_SEGMENT(JB3_q[0]_data_in, JB3_q[0]_write_enable, JB3_q[0]_clock_0, JB3_q[0]_clock_1, JB3_q[0]_clear_0, , , JB3_q[0]_clock_enable_1, VCC, JB3_q[0]_write_address, JB3_q[0]_read_address);


--ND1_muxsel0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0
--operation mode is normal

ND1_muxsel0_lut_out = ND1L81 # ND1L46 # ND1L86 # ND1L91;
ND1_muxsel0 = DFFE(ND1_muxsel0_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--VD71L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

VD71L1 = ND1_muxsel1 # ND1_muxsel0 & JB3_q[8] # !ND1_muxsel0 & JB3_q[0];


--JC3_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

JC3_dffs[0]_lut_out = Y1_dom_id[0] & (JC3_dffs[1] # ND1_ID_LOAD) # !Y1_dom_id[0] & JC3_dffs[1] & !ND1_ID_LOAD;
JC3_dffs[0] = DFFE(JC3_dffs[0]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--VD71L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|result_node~16
--operation mode is normal

VD71L2 = (JC3_dffs[0] & !ND1_muxsel0 # !ND1_muxsel1) & CASCADE(VD71L1);


--ND1_muxsel3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3
--operation mode is normal

ND1_muxsel3_lut_out = ND1L58 # !ND1L6 # !ND1L68 # !ND1L88;
ND1_muxsel3 = DFFE(ND1_muxsel3_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--ND1_muxsel2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2
--operation mode is normal

ND1_muxsel2_lut_out = ND1L18 # ND1L28 # ND1_CRC_WAIT # !ND1L88;
ND1_muxsel2 = DFFE(ND1_muxsel2_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--VD61L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

VD61L1 = ND1_muxsel3 # ND1_muxsel2 & VD31L2 # !ND1_muxsel2 & VD21L2;


--VD41L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node~111
--operation mode is normal

VD41L2 = KB1_SND_DRBT # KB1_SND_ID # KB1_SND_IDLE # KB1_SND_MRNB;


--VD41_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node
--operation mode is normal

VD41_result_node = ND1_muxsel1 & (ND1_muxsel0 & VD41L2 # !ND1_muxsel0 & BB31_q[0]);


--VD61L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|result_node~24
--operation mode is normal

VD61L2 = (ND1_muxsel2 & VD51L1 # !ND1_muxsel2 & VD41_result_node # !ND1_muxsel3) & CASCADE(VD61L1);


--HD1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~763
--operation mode is normal

HD1L82 = VD53L2 & (VD43L2 # ND1_muxsel4) # !VD53L2 & VD43L2 & !ND1_muxsel4;


--JC4_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

JC4_dffs[4]_lut_out = HD1L92 & (JC4_dffs[5] # XD1_shr_load) # !HD1L92 & JC4_dffs[5] & !XD1_shr_load;
JC4_dffs[4] = DFFE(JC4_dffs[4]_lut_out, GLOBAL(FE1_outclock0), XD1_ct_sclr, , XD1_shr_ena);


--NB1L21 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~96
--operation mode is normal

NB1L21 = (BB32_sload_path[2] & !BB32_sload_path[4]) & CASCADE(NB1L31);


--PC81_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC81_aeb_out = BB32_sload_path[14] & !BB32_sload_path[12] & !BB32_sload_path[13];


--PC71_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out
--operation mode is normal

PC71_aeb_out = BB32_sload_path[9] & BB32_sload_path[10] & BB32_sload_path[11] & !BB32_sload_path[8];


--PC51_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

PC51_aeb_out = BB32_sload_path[1] & BB32_sload_path[2] & BB32_sload_path[3] & BB32_sload_path[0];


--PC61_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out
--operation mode is normal

PC61_aeb_out = BB32_sload_path[4] & !BB32_sload_path[5] & !BB32_sload_path[6] & !BB32_sload_path[7];


--WC1L8Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~33
--operation mode is normal

WC1L8Q_lut_out = BB8L41 & (WC1L01Q # WC1L8Q & !WB1_hl_edge) # !BB8L41 & WC1L8Q & !WB1_hl_edge;
WC1L8Q = DFFE(WC1L8Q_lut_out, GLOBAL(FE1_outclock0), !TB1_tcal_rcvd, , );


--PC6L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~400
--operation mode is arithmetic

PC6L12 = CC1_inst10[8] & (!PC6_lcarry[7] # !COM_AD_D[8]) # !CC1_inst10[8] & !COM_AD_D[8] & !PC6_lcarry[7];

--PC6_lcarry[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]
--operation mode is arithmetic

PC6_lcarry[8] = CARRY(CC1_inst10[8] & (!PC6_lcarry[7] # !COM_AD_D[8]) # !CC1_inst10[8] & !COM_AD_D[8] & !PC6_lcarry[7]);


--CC1_inst10[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[9]
--operation mode is normal

CC1_inst10[9]_lut_out = COM_AD_D[9];
CC1_inst10[9] = DFFE(CC1_inst10[9]_lut_out, GLOBAL(FE1_outclock0), , , );


--PC6_agb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out
--operation mode is normal

PC6_agb_out = CC1_inst10[9] & (PC6_lcarry[8] # !COM_AD_D[9]) # !CC1_inst10[9] & PC6_lcarry[8] & !COM_AD_D[9];


--V1L2Q is ROC:inst_ROC|RST_state~10
--operation mode is normal

V1L2Q_lut_out = VCC;
V1L2Q = DFFE(V1L2Q_lut_out, GLOBAL(FE1_outclock0), , , );


--K1_\LCATWD:ATWD_A_up_post_cnt[1] is coinc:inst_coinc|\LCATWD:ATWD_A_up_post_cnt[1]
--operation mode is normal

K1_\LCATWD:ATWD_A_up_post_cnt[1]_lut_out = !K1L66;
K1_\LCATWD:ATWD_A_up_post_cnt[1] = DFFE(K1_\LCATWD:ATWD_A_up_post_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1_\LCATWD:ATWD_A_up_post_cnt[0] is coinc:inst_coinc|\LCATWD:ATWD_A_up_post_cnt[0]
--operation mode is normal

K1_\LCATWD:ATWD_A_up_post_cnt[0]_lut_out = !K1L46;
K1_\LCATWD:ATWD_A_up_post_cnt[0] = DFFE(K1_\LCATWD:ATWD_A_up_post_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L972 is coinc:inst_coinc|ATWD_A_up_post_cnt~46
--operation mode is normal

K1L972 = !K1_\LCATWD:ATWD_A_up_post_cnt[0] & (K1_atwd0_trigger_old # !EB1_ATWDTrigger_sig);


--K1_\LCATWD:ATWD_A_up_post_cnt[2] is coinc:inst_coinc|\LCATWD:ATWD_A_up_post_cnt[2]
--operation mode is normal

K1_\LCATWD:ATWD_A_up_post_cnt[2]_lut_out = !K1L86;
K1_\LCATWD:ATWD_A_up_post_cnt[2] = DFFE(K1_\LCATWD:ATWD_A_up_post_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1_\LCATWD:ATWD_A_up_post_cnt[3] is coinc:inst_coinc|\LCATWD:ATWD_A_up_post_cnt[3]
--operation mode is normal

K1_\LCATWD:ATWD_A_up_post_cnt[3]_lut_out = !K1L07;
K1_\LCATWD:ATWD_A_up_post_cnt[3] = DFFE(K1_\LCATWD:ATWD_A_up_post_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1_\LCATWD:ATWD_A_up_post_cnt[4] is coinc:inst_coinc|\LCATWD:ATWD_A_up_post_cnt[4]
--operation mode is normal

K1_\LCATWD:ATWD_A_up_post_cnt[4]_lut_out = !K1L27;
K1_\LCATWD:ATWD_A_up_post_cnt[4] = DFFE(K1_\LCATWD:ATWD_A_up_post_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L994 is coinc:inst_coinc|LessThan~616
--operation mode is normal

K1L994 = K1_\LCATWD:ATWD_A_up_post_cnt[1] # K1_\LCATWD:ATWD_A_up_post_cnt[2] # K1_\LCATWD:ATWD_A_up_post_cnt[3] # K1_\LCATWD:ATWD_A_up_post_cnt[4];


--K1L904 is coinc:inst_coinc|LessThan~242
--operation mode is normal

K1L904 = K1_ATWD_A_launch # K1L994 # K1_\LCATWD:ATWD_A_up_post_cnt[0] # K1_\LCATWD:ATWD_A_up_post_cnt[5];


--DB1L151 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or~8
--operation mode is normal

DB1L151 = DB1L081Q # DB1L771Q # DB1L971Q # !DB1L251;


--DB1L76 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~43
--operation mode is arithmetic

DB1L76 = DB1_readout_cnt[28] $ !DB1L66;

--DB1L86 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~43COUT
--operation mode is arithmetic

DB1L86 = CARRY(DB1_readout_cnt[28] & !DB1L66);


--DB1L96 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~44
--operation mode is arithmetic

DB1L96 = DB1_readout_cnt[29] $ DB1L86;

--DB1L07 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~44COUT
--operation mode is arithmetic

DB1L07 = CARRY(!DB1L86 # !DB1_readout_cnt[29]);


--DB1L17 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~45
--operation mode is arithmetic

DB1L17 = DB1_readout_cnt[30] $ !DB1L07;

--DB1L27 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~45COUT
--operation mode is arithmetic

DB1L27 = CARRY(DB1_readout_cnt[30] & !DB1L07);


--DB1L37 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~46
--operation mode is normal

DB1L37 = DB1_readout_cnt[31] $ DB1L27;


--DB1L95 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~39
--operation mode is arithmetic

DB1L95 = DB1_readout_cnt[24] $ !DB1L85;

--DB1L06 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~39COUT
--operation mode is arithmetic

DB1L06 = CARRY(DB1_readout_cnt[24] & !DB1L85);


--DB1L16 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~40
--operation mode is arithmetic

DB1L16 = DB1_readout_cnt[25] $ DB1L06;

--DB1L26 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~40COUT
--operation mode is arithmetic

DB1L26 = CARRY(!DB1L06 # !DB1_readout_cnt[25]);


--DB1L36 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~41
--operation mode is arithmetic

DB1L36 = DB1_readout_cnt[26] $ !DB1L26;

--DB1L46 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~41COUT
--operation mode is arithmetic

DB1L46 = CARRY(DB1_readout_cnt[26] & !DB1L26);


--DB1L56 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~42
--operation mode is arithmetic

DB1L56 = DB1_readout_cnt[27] $ DB1L46;

--DB1L66 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~42COUT
--operation mode is arithmetic

DB1L66 = CARRY(!DB1L46 # !DB1_readout_cnt[27]);


--DB1L15 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~35
--operation mode is arithmetic

DB1L15 = DB1_readout_cnt[20] $ !DB1L05;

--DB1L25 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~35COUT
--operation mode is arithmetic

DB1L25 = CARRY(DB1_readout_cnt[20] & !DB1L05);


--DB1L35 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~36
--operation mode is arithmetic

DB1L35 = DB1_readout_cnt[21] $ DB1L25;

--DB1L45 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~36COUT
--operation mode is arithmetic

DB1L45 = CARRY(!DB1L25 # !DB1_readout_cnt[21]);


--DB1L55 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~37
--operation mode is arithmetic

DB1L55 = DB1_readout_cnt[22] $ !DB1L45;

--DB1L65 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~37COUT
--operation mode is arithmetic

DB1L65 = CARRY(DB1_readout_cnt[22] & !DB1L45);


--DB1L75 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~38
--operation mode is arithmetic

DB1L75 = DB1_readout_cnt[23] $ DB1L65;

--DB1L85 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~38COUT
--operation mode is arithmetic

DB1L85 = CARRY(!DB1L65 # !DB1_readout_cnt[23]);


--DB1L34 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~31
--operation mode is arithmetic

DB1L34 = DB1_readout_cnt[16] $ !DB1L24;

--DB1L44 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~31COUT
--operation mode is arithmetic

DB1L44 = CARRY(DB1_readout_cnt[16] & !DB1L24);


--DB1L54 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~32
--operation mode is arithmetic

DB1L54 = DB1_readout_cnt[17] $ DB1L44;

--DB1L64 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~32COUT
--operation mode is arithmetic

DB1L64 = CARRY(!DB1L44 # !DB1_readout_cnt[17]);


--DB1L74 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~33
--operation mode is arithmetic

DB1L74 = DB1_readout_cnt[18] $ !DB1L64;

--DB1L84 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~33COUT
--operation mode is arithmetic

DB1L84 = CARRY(DB1_readout_cnt[18] & !DB1L64);


--DB1L94 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~34
--operation mode is arithmetic

DB1L94 = DB1_readout_cnt[19] $ DB1L84;

--DB1L05 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~34COUT
--operation mode is arithmetic

DB1L05 = CARRY(!DB1L84 # !DB1_readout_cnt[19]);


--DB1L53 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~27
--operation mode is arithmetic

DB1L53 = DB1_readout_cnt[12] $ !DB1L43;

--DB1L63 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~27COUT
--operation mode is arithmetic

DB1L63 = CARRY(DB1_readout_cnt[12] & !DB1L43);


--DB1L73 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~28
--operation mode is arithmetic

DB1L73 = DB1_readout_cnt[13] $ DB1L63;

--DB1L83 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~28COUT
--operation mode is arithmetic

DB1L83 = CARRY(!DB1L63 # !DB1_readout_cnt[13]);


--DB1L93 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~29
--operation mode is arithmetic

DB1L93 = DB1_readout_cnt[14] $ !DB1L83;

--DB1L04 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~29COUT
--operation mode is arithmetic

DB1L04 = CARRY(DB1_readout_cnt[14] & !DB1L83);


--DB1L14 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~30
--operation mode is arithmetic

DB1L14 = DB1_readout_cnt[15] $ DB1L04;

--DB1L24 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~30COUT
--operation mode is arithmetic

DB1L24 = CARRY(!DB1L04 # !DB1_readout_cnt[15]);


--DB1L72 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~23
--operation mode is arithmetic

DB1L72 = DB1_readout_cnt[8] $ !DB1L62;

--DB1L82 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~23COUT
--operation mode is arithmetic

DB1L82 = CARRY(DB1_readout_cnt[8] & !DB1L62);


--DB1L92 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~24
--operation mode is arithmetic

DB1L92 = DB1_readout_cnt[9] $ DB1L82;

--DB1L03 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~24COUT
--operation mode is arithmetic

DB1L03 = CARRY(!DB1L82 # !DB1_readout_cnt[9]);


--DB1L13 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~25
--operation mode is arithmetic

DB1L13 = DB1_readout_cnt[10] $ !DB1L03;

--DB1L23 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~25COUT
--operation mode is arithmetic

DB1L23 = CARRY(DB1_readout_cnt[10] & !DB1L03);


--DB1L33 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~26
--operation mode is arithmetic

DB1L33 = DB1_readout_cnt[11] $ DB1L23;

--DB1L43 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~26COUT
--operation mode is arithmetic

DB1L43 = CARRY(!DB1L23 # !DB1_readout_cnt[11]);


--DB1L91 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~19
--operation mode is arithmetic

DB1L91 = DB1_readout_cnt[4] $ !DB1L81;

--DB1L02 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~19COUT
--operation mode is arithmetic

DB1L02 = CARRY(DB1_readout_cnt[4] & !DB1L81);


--DB1L12 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~20
--operation mode is arithmetic

DB1L12 = DB1_readout_cnt[5] $ DB1L02;

--DB1L22 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~20COUT
--operation mode is arithmetic

DB1L22 = CARRY(!DB1L02 # !DB1_readout_cnt[5]);


--DB1L32 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~21
--operation mode is arithmetic

DB1L32 = DB1_readout_cnt[6] $ !DB1L22;

--DB1L42 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~21COUT
--operation mode is arithmetic

DB1L42 = CARRY(DB1_readout_cnt[6] & !DB1L22);


--DB1L52 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~22
--operation mode is arithmetic

DB1L52 = DB1_readout_cnt[7] $ DB1L42;

--DB1L62 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~22COUT
--operation mode is arithmetic

DB1L62 = CARRY(!DB1L42 # !DB1_readout_cnt[7]);


--DB1L11 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~15
--operation mode is arithmetic

DB1L11 = !DB1_readout_cnt[0];

--DB1L21 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~15COUT
--operation mode is arithmetic

DB1L21 = CARRY(DB1_readout_cnt[0]);


--DB1L31 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~16
--operation mode is arithmetic

DB1L31 = DB1_readout_cnt[1] $ DB1L21;

--DB1L41 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~16COUT
--operation mode is arithmetic

DB1L41 = CARRY(!DB1L21 # !DB1_readout_cnt[1]);


--DB1L51 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~17
--operation mode is arithmetic

DB1L51 = DB1_readout_cnt[2] $ !DB1L41;

--DB1L61 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~17COUT
--operation mode is arithmetic

DB1L61 = CARRY(DB1_readout_cnt[2] & !DB1L41);


--DB1L71 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~18
--operation mode is arithmetic

DB1L71 = DB1_readout_cnt[3] $ DB1L61;

--DB1L81 is atwd:atwd0|atwd_readout:inst_atwd_readout|add~18COUT
--operation mode is arithmetic

DB1L81 = CARRY(!DB1L61 # !DB1_readout_cnt[3]);


--K1_\LCATWD:ATWD_B_up_post_cnt[1] is coinc:inst_coinc|\LCATWD:ATWD_B_up_post_cnt[1]
--operation mode is normal

K1_\LCATWD:ATWD_B_up_post_cnt[1]_lut_out = !K1L55;
K1_\LCATWD:ATWD_B_up_post_cnt[1] = DFFE(K1_\LCATWD:ATWD_B_up_post_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1_\LCATWD:ATWD_B_up_post_cnt[0] is coinc:inst_coinc|\LCATWD:ATWD_B_up_post_cnt[0]
--operation mode is normal

K1_\LCATWD:ATWD_B_up_post_cnt[0]_lut_out = !K1L35;
K1_\LCATWD:ATWD_B_up_post_cnt[0] = DFFE(K1_\LCATWD:ATWD_B_up_post_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L492 is coinc:inst_coinc|ATWD_B_up_post_cnt~46
--operation mode is normal

K1L492 = !K1_\LCATWD:ATWD_B_up_post_cnt[0] & (K1_atwd1_trigger_old # !EB2_ATWDTrigger_sig);


--K1_\LCATWD:ATWD_B_up_post_cnt[2] is coinc:inst_coinc|\LCATWD:ATWD_B_up_post_cnt[2]
--operation mode is normal

K1_\LCATWD:ATWD_B_up_post_cnt[2]_lut_out = !K1L75;
K1_\LCATWD:ATWD_B_up_post_cnt[2] = DFFE(K1_\LCATWD:ATWD_B_up_post_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1_\LCATWD:ATWD_B_up_post_cnt[3] is coinc:inst_coinc|\LCATWD:ATWD_B_up_post_cnt[3]
--operation mode is normal

K1_\LCATWD:ATWD_B_up_post_cnt[3]_lut_out = !K1L95;
K1_\LCATWD:ATWD_B_up_post_cnt[3] = DFFE(K1_\LCATWD:ATWD_B_up_post_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1_\LCATWD:ATWD_B_up_post_cnt[4] is coinc:inst_coinc|\LCATWD:ATWD_B_up_post_cnt[4]
--operation mode is normal

K1_\LCATWD:ATWD_B_up_post_cnt[4]_lut_out = !K1L16;
K1_\LCATWD:ATWD_B_up_post_cnt[4] = DFFE(K1_\LCATWD:ATWD_B_up_post_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L005 is coinc:inst_coinc|LessThan~617
--operation mode is normal

K1L005 = K1_\LCATWD:ATWD_B_up_post_cnt[1] # K1_\LCATWD:ATWD_B_up_post_cnt[2] # K1_\LCATWD:ATWD_B_up_post_cnt[3] # K1_\LCATWD:ATWD_B_up_post_cnt[4];


--K1L014 is coinc:inst_coinc|LessThan~247
--operation mode is normal

K1L014 = K1_ATWD_B_launch # K1L005 # K1_\LCATWD:ATWD_B_up_post_cnt[0] # K1_\LCATWD:ATWD_B_up_post_cnt[5];


--DB2L151 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or~8
--operation mode is normal

DB2L151 = DB2L081Q # DB2L771Q # DB2L971Q # !DB2L251;


--DB2L76 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~43
--operation mode is arithmetic

DB2L76 = DB2_readout_cnt[28] $ !DB2L66;

--DB2L86 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~43COUT
--operation mode is arithmetic

DB2L86 = CARRY(DB2_readout_cnt[28] & !DB2L66);


--DB2L96 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~44
--operation mode is arithmetic

DB2L96 = DB2_readout_cnt[29] $ DB2L86;

--DB2L07 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~44COUT
--operation mode is arithmetic

DB2L07 = CARRY(!DB2L86 # !DB2_readout_cnt[29]);


--DB2L17 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~45
--operation mode is arithmetic

DB2L17 = DB2_readout_cnt[30] $ !DB2L07;

--DB2L27 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~45COUT
--operation mode is arithmetic

DB2L27 = CARRY(DB2_readout_cnt[30] & !DB2L07);


--DB2L37 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~46
--operation mode is normal

DB2L37 = DB2_readout_cnt[31] $ DB2L27;


--DB2L95 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~39
--operation mode is arithmetic

DB2L95 = DB2_readout_cnt[24] $ !DB2L85;

--DB2L06 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~39COUT
--operation mode is arithmetic

DB2L06 = CARRY(DB2_readout_cnt[24] & !DB2L85);


--DB2L16 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~40
--operation mode is arithmetic

DB2L16 = DB2_readout_cnt[25] $ DB2L06;

--DB2L26 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~40COUT
--operation mode is arithmetic

DB2L26 = CARRY(!DB2L06 # !DB2_readout_cnt[25]);


--DB2L36 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~41
--operation mode is arithmetic

DB2L36 = DB2_readout_cnt[26] $ !DB2L26;

--DB2L46 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~41COUT
--operation mode is arithmetic

DB2L46 = CARRY(DB2_readout_cnt[26] & !DB2L26);


--DB2L56 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~42
--operation mode is arithmetic

DB2L56 = DB2_readout_cnt[27] $ DB2L46;

--DB2L66 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~42COUT
--operation mode is arithmetic

DB2L66 = CARRY(!DB2L46 # !DB2_readout_cnt[27]);


--DB2L15 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~35
--operation mode is arithmetic

DB2L15 = DB2_readout_cnt[20] $ !DB2L05;

--DB2L25 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~35COUT
--operation mode is arithmetic

DB2L25 = CARRY(DB2_readout_cnt[20] & !DB2L05);


--DB2L35 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~36
--operation mode is arithmetic

DB2L35 = DB2_readout_cnt[21] $ DB2L25;

--DB2L45 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~36COUT
--operation mode is arithmetic

DB2L45 = CARRY(!DB2L25 # !DB2_readout_cnt[21]);


--DB2L55 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~37
--operation mode is arithmetic

DB2L55 = DB2_readout_cnt[22] $ !DB2L45;

--DB2L65 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~37COUT
--operation mode is arithmetic

DB2L65 = CARRY(DB2_readout_cnt[22] & !DB2L45);


--DB2L75 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~38
--operation mode is arithmetic

DB2L75 = DB2_readout_cnt[23] $ DB2L65;

--DB2L85 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~38COUT
--operation mode is arithmetic

DB2L85 = CARRY(!DB2L65 # !DB2_readout_cnt[23]);


--DB2L34 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~31
--operation mode is arithmetic

DB2L34 = DB2_readout_cnt[16] $ !DB2L24;

--DB2L44 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~31COUT
--operation mode is arithmetic

DB2L44 = CARRY(DB2_readout_cnt[16] & !DB2L24);


--DB2L54 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~32
--operation mode is arithmetic

DB2L54 = DB2_readout_cnt[17] $ DB2L44;

--DB2L64 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~32COUT
--operation mode is arithmetic

DB2L64 = CARRY(!DB2L44 # !DB2_readout_cnt[17]);


--DB2L74 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~33
--operation mode is arithmetic

DB2L74 = DB2_readout_cnt[18] $ !DB2L64;

--DB2L84 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~33COUT
--operation mode is arithmetic

DB2L84 = CARRY(DB2_readout_cnt[18] & !DB2L64);


--DB2L94 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~34
--operation mode is arithmetic

DB2L94 = DB2_readout_cnt[19] $ DB2L84;

--DB2L05 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~34COUT
--operation mode is arithmetic

DB2L05 = CARRY(!DB2L84 # !DB2_readout_cnt[19]);


--DB2L53 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~27
--operation mode is arithmetic

DB2L53 = DB2_readout_cnt[12] $ !DB2L43;

--DB2L63 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~27COUT
--operation mode is arithmetic

DB2L63 = CARRY(DB2_readout_cnt[12] & !DB2L43);


--DB2L73 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~28
--operation mode is arithmetic

DB2L73 = DB2_readout_cnt[13] $ DB2L63;

--DB2L83 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~28COUT
--operation mode is arithmetic

DB2L83 = CARRY(!DB2L63 # !DB2_readout_cnt[13]);


--DB2L93 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~29
--operation mode is arithmetic

DB2L93 = DB2_readout_cnt[14] $ !DB2L83;

--DB2L04 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~29COUT
--operation mode is arithmetic

DB2L04 = CARRY(DB2_readout_cnt[14] & !DB2L83);


--DB2L14 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~30
--operation mode is arithmetic

DB2L14 = DB2_readout_cnt[15] $ DB2L04;

--DB2L24 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~30COUT
--operation mode is arithmetic

DB2L24 = CARRY(!DB2L04 # !DB2_readout_cnt[15]);


--DB2L72 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~23
--operation mode is arithmetic

DB2L72 = DB2_readout_cnt[8] $ !DB2L62;

--DB2L82 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~23COUT
--operation mode is arithmetic

DB2L82 = CARRY(DB2_readout_cnt[8] & !DB2L62);


--DB2L92 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~24
--operation mode is arithmetic

DB2L92 = DB2_readout_cnt[9] $ DB2L82;

--DB2L03 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~24COUT
--operation mode is arithmetic

DB2L03 = CARRY(!DB2L82 # !DB2_readout_cnt[9]);


--DB2L13 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~25
--operation mode is arithmetic

DB2L13 = DB2_readout_cnt[10] $ !DB2L03;

--DB2L23 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~25COUT
--operation mode is arithmetic

DB2L23 = CARRY(DB2_readout_cnt[10] & !DB2L03);


--DB2L33 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~26
--operation mode is arithmetic

DB2L33 = DB2_readout_cnt[11] $ DB2L23;

--DB2L43 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~26COUT
--operation mode is arithmetic

DB2L43 = CARRY(!DB2L23 # !DB2_readout_cnt[11]);


--DB2L91 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~19
--operation mode is arithmetic

DB2L91 = DB2_readout_cnt[4] $ !DB2L81;

--DB2L02 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~19COUT
--operation mode is arithmetic

DB2L02 = CARRY(DB2_readout_cnt[4] & !DB2L81);


--DB2L12 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~20
--operation mode is arithmetic

DB2L12 = DB2_readout_cnt[5] $ DB2L02;

--DB2L22 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~20COUT
--operation mode is arithmetic

DB2L22 = CARRY(!DB2L02 # !DB2_readout_cnt[5]);


--DB2L32 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~21
--operation mode is arithmetic

DB2L32 = DB2_readout_cnt[6] $ !DB2L22;

--DB2L42 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~21COUT
--operation mode is arithmetic

DB2L42 = CARRY(DB2_readout_cnt[6] & !DB2L22);


--DB2L52 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~22
--operation mode is arithmetic

DB2L52 = DB2_readout_cnt[7] $ DB2L42;

--DB2L62 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~22COUT
--operation mode is arithmetic

DB2L62 = CARRY(!DB2L42 # !DB2_readout_cnt[7]);


--DB2L11 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~15
--operation mode is arithmetic

DB2L11 = !DB2_readout_cnt[0];

--DB2L21 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~15COUT
--operation mode is arithmetic

DB2L21 = CARRY(DB2_readout_cnt[0]);


--DB2L31 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~16
--operation mode is arithmetic

DB2L31 = DB2_readout_cnt[1] $ DB2L21;

--DB2L41 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~16COUT
--operation mode is arithmetic

DB2L41 = CARRY(!DB2L21 # !DB2_readout_cnt[1]);


--DB2L51 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~17
--operation mode is arithmetic

DB2L51 = DB2_readout_cnt[2] $ !DB2L41;

--DB2L61 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~17COUT
--operation mode is arithmetic

DB2L61 = CARRY(DB2_readout_cnt[2] & !DB2L41);


--DB2L71 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~18
--operation mode is arithmetic

DB2L71 = DB2_readout_cnt[3] $ DB2L61;

--DB2L81 is atwd:atwd1|atwd_readout:inst_atwd_readout|add~18COUT
--operation mode is arithmetic

DB2L81 = CARRY(!DB2L61 # !DB2_readout_cnt[3]);


--L1L13 is fe_r2r:inst_fe_r2r|cntn~903
--operation mode is normal

L1L13 = L1L46Q & (L1_cntn[3] # !L1L75);


--L1L85 is fe_r2r:inst_fe_r2r|reduce_nor~47
--operation mode is normal

L1L85 = !L1_cntn[3] # !L1_cntn[2] # !L1_cntn[1] # !L1_cntn[0];


--L1L56 is fe_r2r:inst_fe_r2r|state~345
--operation mode is normal

L1L56 = L1L85 & L1L36Q;


--L1L44 is fe_r2r:inst_fe_r2r|cntp~903
--operation mode is normal

L1L44 = L1L26Q & (L1_cntp[3] # !L1L65);


--L1L95 is fe_r2r:inst_fe_r2r|reduce_nor~48
--operation mode is normal

L1L95 = !L1_cntp[3] # !L1_cntp[2] # !L1_cntp[1] # !L1_cntp[0];


--L1L06 is fe_r2r:inst_fe_r2r|Select~17
--operation mode is normal

L1L06 = L1L75 & L1L46Q & !L1_cntn[3];


--U1L35 is r2r:inst_r2r|reduce_nor~84
--operation mode is normal

U1L35 = U1_cnt[6] & !U1_cnt[3] & !U1_cnt[4] & !U1_cnt[5];


--U1L45 is r2r:inst_r2r|reduce_nor~86
--operation mode is normal

U1L45 = (!U1_cnt[0] & !U1_cnt[1] & !U1_cnt[2]) & CASCADE(U1L35);


--W1_trigLED is single_led:inst_single_led|trigLED
--operation mode is normal

W1_trigLED_lut_out = W1_tick # BB23_sload_path[15] $ W1_cnt_old[15];
W1_trigLED = DFFE(W1_trigLED_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1_OneSPElatch is coinc:inst_coinc|OneSPElatch
--operation mode is normal

K1_OneSPElatch_lut_out = VCC;
K1_OneSPElatch = DFFE(K1_OneSPElatch_lut_out, OneSPE, !K1_OneSPErst[0], , );


--K1_OneSPErst[0] is coinc:inst_coinc|OneSPErst[0]
--operation mode is normal

K1_OneSPErst[0]_lut_out = K1_OneSPErst[1] & !K1_OneSPErst[0];
K1_OneSPErst[0] = DFFE(K1_OneSPErst[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L155 is coinc:inst_coinc|Select~1019
--operation mode is normal

K1L155 = !K1L965Q & (K1L545 # K1L055);


--K1L131 is coinc:inst_coinc|add~51
--operation mode is arithmetic

K1L131 = K1_wait_cnt[28] $ !K1L031;

--K1L231 is coinc:inst_coinc|add~51COUT
--operation mode is arithmetic

K1L231 = CARRY(K1_wait_cnt[28] & !K1L031);


--K1L706 is coinc:inst_coinc|wait_cnt[31]~96
--operation mode is normal

K1L706 = !Y1_command_2_local[3] & !V1_RST & (Y1_command_2_local[1] # Y1_command_2_local[0]);


--K1L331 is coinc:inst_coinc|add~52
--operation mode is arithmetic

K1L331 = K1_wait_cnt[29] $ K1L231;

--K1L431 is coinc:inst_coinc|add~52COUT
--operation mode is arithmetic

K1L431 = CARRY(!K1L231 # !K1_wait_cnt[29]);


--K1L255 is coinc:inst_coinc|Select~1021
--operation mode is normal

K1L255 = K1L331 & (K1L075Q # K1L175Q);


--K1L531 is coinc:inst_coinc|add~53
--operation mode is arithmetic

K1L531 = K1_wait_cnt[30] $ !K1L431;

--K1L631 is coinc:inst_coinc|add~53COUT
--operation mode is arithmetic

K1L631 = CARRY(K1_wait_cnt[30] & !K1L431);


--K1L355 is coinc:inst_coinc|Select~1023
--operation mode is normal

K1L355 = K1L531 & (K1L075Q # K1L175Q);


--K1L731 is coinc:inst_coinc|add~54
--operation mode is normal

K1L731 = K1_wait_cnt[31] $ K1L631;


--K1L455 is coinc:inst_coinc|Select~1025
--operation mode is normal

K1L455 = K1L731 & (K1L075Q # K1L175Q);


--K1L321 is coinc:inst_coinc|add~47
--operation mode is arithmetic

K1L321 = K1_wait_cnt[24] $ !K1L221;

--K1L421 is coinc:inst_coinc|add~47COUT
--operation mode is arithmetic

K1L421 = CARRY(K1_wait_cnt[24] & !K1L221);


--K1L521 is coinc:inst_coinc|add~48
--operation mode is arithmetic

K1L521 = K1_wait_cnt[25] $ K1L421;

--K1L621 is coinc:inst_coinc|add~48COUT
--operation mode is arithmetic

K1L621 = CARRY(!K1L421 # !K1_wait_cnt[25]);


--K1L721 is coinc:inst_coinc|add~49
--operation mode is arithmetic

K1L721 = K1_wait_cnt[26] $ !K1L621;

--K1L821 is coinc:inst_coinc|add~49COUT
--operation mode is arithmetic

K1L821 = CARRY(K1_wait_cnt[26] & !K1L621);


--K1L921 is coinc:inst_coinc|add~50
--operation mode is arithmetic

K1L921 = K1_wait_cnt[27] $ K1L821;

--K1L031 is coinc:inst_coinc|add~50COUT
--operation mode is arithmetic

K1L031 = CARRY(!K1L821 # !K1_wait_cnt[27]);


--K1L511 is coinc:inst_coinc|add~43
--operation mode is arithmetic

K1L511 = K1_wait_cnt[20] $ !K1L411;

--K1L611 is coinc:inst_coinc|add~43COUT
--operation mode is arithmetic

K1L611 = CARRY(K1_wait_cnt[20] & !K1L411);


--K1L711 is coinc:inst_coinc|add~44
--operation mode is arithmetic

K1L711 = K1_wait_cnt[21] $ K1L611;

--K1L811 is coinc:inst_coinc|add~44COUT
--operation mode is arithmetic

K1L811 = CARRY(!K1L611 # !K1_wait_cnt[21]);


--K1L911 is coinc:inst_coinc|add~45
--operation mode is arithmetic

K1L911 = K1_wait_cnt[22] $ !K1L811;

--K1L021 is coinc:inst_coinc|add~45COUT
--operation mode is arithmetic

K1L021 = CARRY(K1_wait_cnt[22] & !K1L811);


--K1L121 is coinc:inst_coinc|add~46
--operation mode is arithmetic

K1L121 = K1_wait_cnt[23] $ K1L021;

--K1L221 is coinc:inst_coinc|add~46COUT
--operation mode is arithmetic

K1L221 = CARRY(!K1L021 # !K1_wait_cnt[23]);


--K1L555 is coinc:inst_coinc|Select~1034
--operation mode is normal

K1L555 = K1L121 & (K1L075Q # K1L175Q);


--K1L701 is coinc:inst_coinc|add~39
--operation mode is arithmetic

K1L701 = K1_wait_cnt[16] $ !K1L601;

--K1L801 is coinc:inst_coinc|add~39COUT
--operation mode is arithmetic

K1L801 = CARRY(K1_wait_cnt[16] & !K1L601);


--K1L901 is coinc:inst_coinc|add~40
--operation mode is arithmetic

K1L901 = K1_wait_cnt[17] $ K1L801;

--K1L011 is coinc:inst_coinc|add~40COUT
--operation mode is arithmetic

K1L011 = CARRY(!K1L801 # !K1_wait_cnt[17]);


--K1L111 is coinc:inst_coinc|add~41
--operation mode is arithmetic

K1L111 = K1_wait_cnt[18] $ !K1L011;

--K1L211 is coinc:inst_coinc|add~41COUT
--operation mode is arithmetic

K1L211 = CARRY(K1_wait_cnt[18] & !K1L011);


--K1L311 is coinc:inst_coinc|add~42
--operation mode is arithmetic

K1L311 = K1_wait_cnt[19] $ K1L211;

--K1L411 is coinc:inst_coinc|add~42COUT
--operation mode is arithmetic

K1L411 = CARRY(!K1L211 # !K1_wait_cnt[19]);


--K1L99 is coinc:inst_coinc|add~35
--operation mode is arithmetic

K1L99 = K1_wait_cnt[12] $ !K1L89;

--K1L001 is coinc:inst_coinc|add~35COUT
--operation mode is arithmetic

K1L001 = CARRY(K1_wait_cnt[12] & !K1L89);


--K1L655 is coinc:inst_coinc|Select~1040
--operation mode is normal

K1L655 = K1L99 & (K1L075Q # K1L175Q);


--K1L101 is coinc:inst_coinc|add~36
--operation mode is arithmetic

K1L101 = K1_wait_cnt[13] $ K1L001;

--K1L201 is coinc:inst_coinc|add~36COUT
--operation mode is arithmetic

K1L201 = CARRY(!K1L001 # !K1_wait_cnt[13]);


--K1L755 is coinc:inst_coinc|Select~1042
--operation mode is normal

K1L755 = K1L101 & (K1L075Q # K1L175Q);


--K1L301 is coinc:inst_coinc|add~37
--operation mode is arithmetic

K1L301 = K1_wait_cnt[14] $ !K1L201;

--K1L401 is coinc:inst_coinc|add~37COUT
--operation mode is arithmetic

K1L401 = CARRY(K1_wait_cnt[14] & !K1L201);


--K1L855 is coinc:inst_coinc|Select~1044
--operation mode is normal

K1L855 = K1L301 & (K1L075Q # K1L175Q);


--K1L501 is coinc:inst_coinc|add~38
--operation mode is arithmetic

K1L501 = K1_wait_cnt[15] $ K1L401;

--K1L601 is coinc:inst_coinc|add~38COUT
--operation mode is arithmetic

K1L601 = CARRY(!K1L401 # !K1_wait_cnt[15]);


--K1L955 is coinc:inst_coinc|Select~1046
--operation mode is normal

K1L955 = K1L501 & (K1L075Q # K1L175Q);


--K1L19 is coinc:inst_coinc|add~31
--operation mode is arithmetic

K1L19 = K1_wait_cnt[8] $ !K1L09;

--K1L29 is coinc:inst_coinc|add~31COUT
--operation mode is arithmetic

K1L29 = CARRY(K1_wait_cnt[8] & !K1L09);


--K1L065 is coinc:inst_coinc|Select~1048
--operation mode is normal

K1L065 = K1L19 & (K1L075Q # K1L175Q);


--K1L39 is coinc:inst_coinc|add~32
--operation mode is arithmetic

K1L39 = K1_wait_cnt[9] $ K1L29;

--K1L49 is coinc:inst_coinc|add~32COUT
--operation mode is arithmetic

K1L49 = CARRY(!K1L29 # !K1_wait_cnt[9]);


--K1L165 is coinc:inst_coinc|Select~1050
--operation mode is normal

K1L165 = K1L39 & (K1L075Q # K1L175Q);


--K1L59 is coinc:inst_coinc|add~33
--operation mode is arithmetic

K1L59 = K1_wait_cnt[10] $ !K1L49;

--K1L69 is coinc:inst_coinc|add~33COUT
--operation mode is arithmetic

K1L69 = CARRY(K1_wait_cnt[10] & !K1L49);


--K1L265 is coinc:inst_coinc|Select~1052
--operation mode is normal

K1L265 = K1L59 & (K1L075Q # K1L175Q);


--K1L79 is coinc:inst_coinc|add~34
--operation mode is arithmetic

K1L79 = K1_wait_cnt[11] $ K1L69;

--K1L89 is coinc:inst_coinc|add~34COUT
--operation mode is arithmetic

K1L89 = CARRY(!K1L69 # !K1_wait_cnt[11]);


--K1L365 is coinc:inst_coinc|Select~1054
--operation mode is normal

K1L365 = K1L79 & (K1L075Q # K1L175Q);


--K1L38 is coinc:inst_coinc|add~27
--operation mode is arithmetic

K1L38 = K1_wait_cnt[4] $ !K1L28;

--K1L48 is coinc:inst_coinc|add~27COUT
--operation mode is arithmetic

K1L48 = CARRY(K1_wait_cnt[4] & !K1L28);


--K1L465 is coinc:inst_coinc|Select~1056
--operation mode is normal

K1L465 = K1L38 & (K1L075Q # K1L175Q);


--K1L58 is coinc:inst_coinc|add~28
--operation mode is arithmetic

K1L58 = K1_wait_cnt[5] $ K1L48;

--K1L68 is coinc:inst_coinc|add~28COUT
--operation mode is arithmetic

K1L68 = CARRY(!K1L48 # !K1_wait_cnt[5]);


--K1L78 is coinc:inst_coinc|add~29
--operation mode is arithmetic

K1L78 = K1_wait_cnt[6] $ !K1L68;

--K1L88 is coinc:inst_coinc|add~29COUT
--operation mode is arithmetic

K1L88 = CARRY(K1_wait_cnt[6] & !K1L68);


--K1L98 is coinc:inst_coinc|add~30
--operation mode is arithmetic

K1L98 = K1_wait_cnt[7] $ K1L88;

--K1L09 is coinc:inst_coinc|add~30COUT
--operation mode is arithmetic

K1L09 = CARRY(!K1L88 # !K1_wait_cnt[7]);


--K1L57 is coinc:inst_coinc|add~23
--operation mode is arithmetic

K1L57 = !K1_wait_cnt[0];

--K1L67 is coinc:inst_coinc|add~23COUT
--operation mode is arithmetic

K1L67 = CARRY(K1_wait_cnt[0]);


--K1L565 is coinc:inst_coinc|Select~1061
--operation mode is normal

K1L565 = K1L225 & K1L57 & (K1L535 # K1L045);


--K1L77 is coinc:inst_coinc|add~24
--operation mode is arithmetic

K1L77 = K1_wait_cnt[1] $ K1L67;

--K1L87 is coinc:inst_coinc|add~24COUT
--operation mode is arithmetic

K1L87 = CARRY(!K1L67 # !K1_wait_cnt[1]);


--K1L18 is coinc:inst_coinc|add~26
--operation mode is arithmetic

K1L18 = K1_wait_cnt[3] $ K1L08;

--K1L28 is coinc:inst_coinc|add~26COUT
--operation mode is arithmetic

K1L28 = CARRY(!K1L08 # !K1_wait_cnt[3]);


--K1L665 is coinc:inst_coinc|Select~1064
--operation mode is normal

K1L665 = K1L18 & (K1L075Q # K1L175Q);


--K1L97 is coinc:inst_coinc|add~25
--operation mode is arithmetic

K1L97 = K1_wait_cnt[2] $ !K1L87;

--K1L08 is coinc:inst_coinc|add~25COUT
--operation mode is arithmetic

K1L08 = CARRY(K1_wait_cnt[2] & !K1L87);


--K1L765 is coinc:inst_coinc|Select~1066
--operation mode is normal

K1L765 = K1L175Q # K1L075Q & (K1L535 # K1L045);


--K1L865 is coinc:inst_coinc|Select~1068
--operation mode is normal

K1L865 = K1L075Q # K1L175Q & (K1L535 # K1L045);


--K1L491 is coinc:inst_coinc|add~83
--operation mode is arithmetic

K1L491 = K1_cnt[28] $ !K1L391;

--K1L591 is coinc:inst_coinc|add~83COUT
--operation mode is arithmetic

K1L591 = CARRY(K1_cnt[28] & !K1L391);


--K1L691 is coinc:inst_coinc|add~84
--operation mode is arithmetic

K1L691 = K1_cnt[29] $ K1L591;

--K1L791 is coinc:inst_coinc|add~84COUT
--operation mode is arithmetic

K1L791 = CARRY(!K1L591 # !K1_cnt[29]);


--K1L891 is coinc:inst_coinc|add~85
--operation mode is arithmetic

K1L891 = K1_cnt[30] $ !K1L791;

--K1L991 is coinc:inst_coinc|add~85COUT
--operation mode is arithmetic

K1L991 = CARRY(K1_cnt[30] & !K1L791);


--K1L002 is coinc:inst_coinc|add~86
--operation mode is normal

K1L002 = K1_cnt[31] $ K1L991;


--K1L681 is coinc:inst_coinc|add~79
--operation mode is arithmetic

K1L681 = K1_cnt[24] $ !K1L581;

--K1L781 is coinc:inst_coinc|add~79COUT
--operation mode is arithmetic

K1L781 = CARRY(K1_cnt[24] & !K1L581);


--K1L881 is coinc:inst_coinc|add~80
--operation mode is arithmetic

K1L881 = K1_cnt[25] $ K1L781;

--K1L981 is coinc:inst_coinc|add~80COUT
--operation mode is arithmetic

K1L981 = CARRY(!K1L781 # !K1_cnt[25]);


--K1L091 is coinc:inst_coinc|add~81
--operation mode is arithmetic

K1L091 = K1_cnt[26] $ !K1L981;

--K1L191 is coinc:inst_coinc|add~81COUT
--operation mode is arithmetic

K1L191 = CARRY(K1_cnt[26] & !K1L981);


--K1L291 is coinc:inst_coinc|add~82
--operation mode is arithmetic

K1L291 = K1_cnt[27] $ K1L191;

--K1L391 is coinc:inst_coinc|add~82COUT
--operation mode is arithmetic

K1L391 = CARRY(!K1L191 # !K1_cnt[27]);


--K1L871 is coinc:inst_coinc|add~75
--operation mode is arithmetic

K1L871 = K1_cnt[20] $ !K1L771;

--K1L971 is coinc:inst_coinc|add~75COUT
--operation mode is arithmetic

K1L971 = CARRY(K1_cnt[20] & !K1L771);


--K1L081 is coinc:inst_coinc|add~76
--operation mode is arithmetic

K1L081 = K1_cnt[21] $ K1L971;

--K1L181 is coinc:inst_coinc|add~76COUT
--operation mode is arithmetic

K1L181 = CARRY(!K1L971 # !K1_cnt[21]);


--K1L281 is coinc:inst_coinc|add~77
--operation mode is arithmetic

K1L281 = K1_cnt[22] $ !K1L181;

--K1L381 is coinc:inst_coinc|add~77COUT
--operation mode is arithmetic

K1L381 = CARRY(K1_cnt[22] & !K1L181);


--K1L481 is coinc:inst_coinc|add~78
--operation mode is arithmetic

K1L481 = K1_cnt[23] $ K1L381;

--K1L581 is coinc:inst_coinc|add~78COUT
--operation mode is arithmetic

K1L581 = CARRY(!K1L381 # !K1_cnt[23]);


--K1L071 is coinc:inst_coinc|add~71
--operation mode is arithmetic

K1L071 = K1_cnt[16] $ !K1L961;

--K1L171 is coinc:inst_coinc|add~71COUT
--operation mode is arithmetic

K1L171 = CARRY(K1_cnt[16] & !K1L961);


--K1L271 is coinc:inst_coinc|add~72
--operation mode is arithmetic

K1L271 = K1_cnt[17] $ K1L171;

--K1L371 is coinc:inst_coinc|add~72COUT
--operation mode is arithmetic

K1L371 = CARRY(!K1L171 # !K1_cnt[17]);


--K1L471 is coinc:inst_coinc|add~73
--operation mode is arithmetic

K1L471 = K1_cnt[18] $ !K1L371;

--K1L571 is coinc:inst_coinc|add~73COUT
--operation mode is arithmetic

K1L571 = CARRY(K1_cnt[18] & !K1L371);


--K1L671 is coinc:inst_coinc|add~74
--operation mode is arithmetic

K1L671 = K1_cnt[19] $ K1L571;

--K1L771 is coinc:inst_coinc|add~74COUT
--operation mode is arithmetic

K1L771 = CARRY(!K1L571 # !K1_cnt[19]);


--K1L261 is coinc:inst_coinc|add~67
--operation mode is arithmetic

K1L261 = K1_cnt[12] $ !K1L161;

--K1L361 is coinc:inst_coinc|add~67COUT
--operation mode is arithmetic

K1L361 = CARRY(K1_cnt[12] & !K1L161);


--K1L461 is coinc:inst_coinc|add~68
--operation mode is arithmetic

K1L461 = K1_cnt[13] $ K1L361;

--K1L561 is coinc:inst_coinc|add~68COUT
--operation mode is arithmetic

K1L561 = CARRY(!K1L361 # !K1_cnt[13]);


--K1L661 is coinc:inst_coinc|add~69
--operation mode is arithmetic

K1L661 = K1_cnt[14] $ !K1L561;

--K1L761 is coinc:inst_coinc|add~69COUT
--operation mode is arithmetic

K1L761 = CARRY(K1_cnt[14] & !K1L561);


--K1L861 is coinc:inst_coinc|add~70
--operation mode is arithmetic

K1L861 = K1_cnt[15] $ K1L761;

--K1L961 is coinc:inst_coinc|add~70COUT
--operation mode is arithmetic

K1L961 = CARRY(!K1L761 # !K1_cnt[15]);


--K1L061 is coinc:inst_coinc|add~66
--operation mode is arithmetic

K1L061 = K1_cnt[11] $ K1L951;

--K1L161 is coinc:inst_coinc|add~66COUT
--operation mode is arithmetic

K1L161 = CARRY(!K1L951 # !K1_cnt[11]);


--K1L451 is coinc:inst_coinc|add~63
--operation mode is arithmetic

K1L451 = K1_cnt[8] $ !K1L351;

--K1L551 is coinc:inst_coinc|add~63COUT
--operation mode is arithmetic

K1L551 = CARRY(K1_cnt[8] & !K1L351);


--K1L651 is coinc:inst_coinc|add~64
--operation mode is arithmetic

K1L651 = K1_cnt[9] $ K1L551;

--K1L751 is coinc:inst_coinc|add~64COUT
--operation mode is arithmetic

K1L751 = CARRY(!K1L551 # !K1_cnt[9]);


--K1L851 is coinc:inst_coinc|add~65
--operation mode is arithmetic

K1L851 = K1_cnt[10] $ !K1L751;

--K1L951 is coinc:inst_coinc|add~65COUT
--operation mode is arithmetic

K1L951 = CARRY(K1_cnt[10] & !K1L751);


--K1L841 is coinc:inst_coinc|add~60
--operation mode is arithmetic

K1L841 = K1_cnt[5] $ K1L741;

--K1L941 is coinc:inst_coinc|add~60COUT
--operation mode is arithmetic

K1L941 = CARRY(!K1L741 # !K1_cnt[5]);


--K1L641 is coinc:inst_coinc|add~59
--operation mode is arithmetic

K1L641 = K1_cnt[4] $ !K1L541;

--K1L741 is coinc:inst_coinc|add~59COUT
--operation mode is arithmetic

K1L741 = CARRY(K1_cnt[4] & !K1L541);


--K1L051 is coinc:inst_coinc|add~61
--operation mode is arithmetic

K1L051 = K1_cnt[6] $ !K1L941;

--K1L151 is coinc:inst_coinc|add~61COUT
--operation mode is arithmetic

K1L151 = CARRY(K1_cnt[6] & !K1L941);


--K1L251 is coinc:inst_coinc|add~62
--operation mode is arithmetic

K1L251 = K1_cnt[7] $ K1L151;

--K1L351 is coinc:inst_coinc|add~62COUT
--operation mode is arithmetic

K1L351 = CARRY(!K1L151 # !K1_cnt[7]);


--K1L831 is coinc:inst_coinc|add~55
--operation mode is arithmetic

K1L831 = K1_cnt[0] $ K1L925;

--K1L931 is coinc:inst_coinc|add~55COUT
--operation mode is arithmetic

K1L931 = CARRY(K1_cnt[0] & K1L925);


--K1L041 is coinc:inst_coinc|add~56
--operation mode is arithmetic

K1L041 = K1_cnt[1] $ K1L931;

--K1L141 is coinc:inst_coinc|add~56COUT
--operation mode is arithmetic

K1L141 = CARRY(!K1L931 # !K1_cnt[1]);


--K1L241 is coinc:inst_coinc|add~57
--operation mode is arithmetic

K1L241 = K1_cnt[2] $ !K1L141;

--K1L341 is coinc:inst_coinc|add~57COUT
--operation mode is arithmetic

K1L341 = CARRY(K1_cnt[2] & !K1L141);


--K1L441 is coinc:inst_coinc|add~58
--operation mode is arithmetic

K1L441 = K1_cnt[3] $ K1L341;

--K1L541 is coinc:inst_coinc|add~58COUT
--operation mode is arithmetic

K1L541 = CARRY(!K1L341 # !K1_cnt[3]);


--K1L375 is coinc:inst_coinc|state~703
--operation mode is normal

K1L375 = K1L806 & K1L175Q & !K1L535 & !K1L045;


--K1_last_up_pol is coinc:inst_coinc|last_up_pol
--operation mode is normal

K1_last_up_pol_lut_out = !K1_last_up_pol;
K1_last_up_pol = DFFE(K1_last_up_pol_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , K1L963);


--K1L725 is coinc:inst_coinc|process0~1764
--operation mode is normal

K1L725 = (K1L175Q & (K1L075Q # K1_last_up_pol) # !K1L175Q & K1L075Q & !K1_last_up_pol) & CASCADE(K1L825);


--F1_trigLED is flasher_board:flasher_board_inst|trigLED
--operation mode is normal

F1_trigLED_lut_out = F1_tick # F1L42 $ F1L43;
F1_trigLED = DFFE(F1_trigLED_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--PC5_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC5_aeb_out = PC4_aeb_out & PC3_aeb_out;


--WB1L94 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~9
--operation mode is normal

WB1L94 = WB1_ina[9] & WB1_ind[9] & WB1L74 # !WB1_ina[9] & (WB1_ind[9] # WB1L74);


--WB1L691 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~14
--operation mode is normal

WB1L691 = WB1_dudt[8] & WB1L771 & !WB1L491 # !WB1_dudt[8] & (WB1L771 # !WB1L491);


--WB1L971 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~10
--operation mode is normal

WB1L971 = WB1_ind[9] $ WB1_ina[9] $ !WB1L871;


--SC1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|HLWT~18
--operation mode is normal

SC1L9 = SC1L81Q & !WB1_hl_edge;


--SC1L22Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~36
--operation mode is normal

SC1L22Q_lut_out = SC1_rxd # SC1L22Q & EC1_ctclr & !BB5_sload_path[4];
SC1L22Q = DFFE(SC1L22Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--SC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~29
--operation mode is normal

SC1L1 = SC1L12Q & !BB5_sload_path[4] & !WB1_hl_edge;


--BB5_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

BB5_sload_path[2]_lut_out = BB5_sload_path[2] $ !BB5L5;
BB5_sload_path[2] = DFFE(BB5_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), SC1_ct_aclr, , );

--BB5L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

BB5L7 = CARRY(BB5_sload_path[2] & !BB5L5);


--SC1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~33
--operation mode is normal

SC1L02Q_lut_out = !WB1_max_level & (SC1L21 # SC1L02Q & !BB5_sload_path[2]);
SC1L02Q = DFFE(SC1L02Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--SC1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~32
--operation mode is normal

SC1L91Q_lut_out = SC1L11 # WB1_max_level & !SC1L71Q & !EC1_ctclr;
SC1L91Q = DFFE(SC1L91Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--BB5_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

BB5_sload_path[3]_lut_out = BB5_sload_path[3] $ BB5L7;
BB5_sload_path[3] = DFFE(BB5_sload_path[3]_lut_out, GLOBAL(FE1_outclock0), SC1_ct_aclr, , );

--BB5L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

BB5L9 = CARRY(!BB5L7 # !BB5_sload_path[3]);


--SC1_ct_aclr is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|ct_aclr
--operation mode is normal

SC1_ct_aclr_lut_out = !SC1L2 & !SC1L6 & (SC1L3 # !SC1L12Q);
SC1_ct_aclr = DFFE(SC1_ct_aclr_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--EC1L92Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~38
--operation mode is normal

EC1L92Q_lut_out = EC1L81 & EC1L62Q & !SC1_rxd & !BB2_sload_path[3];
EC1L92Q = DFFE(EC1L92Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--EC1L33 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|WT~40
--operation mode is normal

EC1L33 = EC1L92Q # EC1_shd;


--BB3_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

BB3_sload_path[2]_lut_out = BB3_sload_path[2] $ !BB3L5;
BB3_sload_path[2] = DFFE(BB3_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , BB2L31);

--BB3L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

BB3L7 = CARRY(BB3_sload_path[2] & !BB3L5);


--BB2L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

BB2L12 = PC5_aeb_out # BB2L11;

--BB2_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

BB2_cout = CARRY(!PC5_aeb_out & !BB2L11);


--BB21_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

BB21_q[4]_lut_out = BB21_q[4] $ !BB21L9;
BB21_q[4]_sload_eqn = (DC1L1 & PB1_rec_del[4]) # (!DC1L1 & BB21_q[4]_lut_out);
BB21_q[4] = DFFE(BB21_q[4]_sload_eqn, GLOBAL(FE1_outclock0), !NB1_RES, , DC1L2);

--BB21L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

BB21L11 = CARRY(!BB21_q[4] & !BB21L9);


--BB21_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

BB21_q[5]_lut_out = BB21_q[5] $ BB21L11;
BB21_q[5]_sload_eqn = (DC1L1 & PB1_rec_del[5]) # (!DC1L1 & BB21_q[5]_lut_out);
BB21_q[5] = DFFE(BB21_q[5]_sload_eqn, GLOBAL(FE1_outclock0), !NB1_RES, , DC1L2);

--BB21L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

BB21L31 = CARRY(BB21_q[5] # !BB21L11);


--BB21_q[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

BB21_q[6]_lut_out = BB21_q[6] $ !BB21L31;
BB21_q[6]_sload_eqn = (DC1L1 & PB1_rec_del[6]) # (!DC1L1 & BB21_q[6]_lut_out);
BB21_q[6] = DFFE(BB21_q[6]_sload_eqn, GLOBAL(FE1_outclock0), !NB1_RES, , DC1L2);

--BB21L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

BB21L51 = CARRY(!BB21_q[6] & !BB21L31);


--BB21_q[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

BB21_q[7]_lut_out = BB21_q[7] $ BB21L51;
BB21_q[7]_sload_eqn = (DC1L1 & PB1_rec_del[7]) # (!DC1L1 & BB21_q[7]_lut_out);
BB21_q[7] = DFFE(BB21_q[7]_sload_eqn, GLOBAL(FE1_outclock0), !NB1_RES, , DC1L2);

--BB21_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

BB21_cout = CARRY(BB21_q[7] # !BB21L51);


--DC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|not_receive~59
--operation mode is normal

DC1L4 = !BB21_q[4] & !BB21_q[5] & !BB21_q[6] & !BB21_q[7];


--BB21_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

BB21_q[0]_lut_out = !BB21_q[0];
BB21_q[0]_sload_eqn = (DC1L1 & PB1_rec_del[0]) # (!DC1L1 & BB21_q[0]_lut_out);
BB21_q[0] = DFFE(BB21_q[0]_sload_eqn, GLOBAL(FE1_outclock0), !NB1_RES, , DC1L2);

--BB21L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB21L3 = CARRY(!BB21_q[0]);


--BB21_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

BB21_q[1]_lut_out = BB21_q[1] $ BB21L3;
BB21_q[1]_sload_eqn = (DC1L1 & PB1L04) # (!DC1L1 & BB21_q[1]_lut_out);
BB21_q[1] = DFFE(BB21_q[1]_sload_eqn, GLOBAL(FE1_outclock0), !NB1_RES, , DC1L2);

--BB21L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

BB21L5 = CARRY(BB21_q[1] # !BB21L3);


--BB21_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

BB21_q[2]_lut_out = BB21_q[2] $ !BB21L5;
BB21_q[2]_sload_eqn = (DC1L1 & PB1_rec_del[2]) # (!DC1L1 & BB21_q[2]_lut_out);
BB21_q[2] = DFFE(BB21_q[2]_sload_eqn, GLOBAL(FE1_outclock0), !NB1_RES, , DC1L2);

--BB21L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

BB21L7 = CARRY(!BB21_q[2] & !BB21L5);


--BB21_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

BB21_q[3]_lut_out = BB21_q[3] $ BB21L7;
BB21_q[3]_sload_eqn = (DC1L1 & PB1L34) # (!DC1L1 & BB21_q[3]_lut_out);
BB21_q[3] = DFFE(BB21_q[3]_sload_eqn, GLOBAL(FE1_outclock0), !NB1_RES, , DC1L2);

--BB21L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

BB21L9 = CARRY(BB21_q[3] # !BB21L7);


--DC1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|not_receive~62
--operation mode is normal

DC1L5 = (BB21_q[0] & !BB21_q[1] & !BB21_q[2] & !BB21_q[3]) & CASCADE(DC1L4);


--VB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR~37
--operation mode is normal

VB1L81 = ZB1L51 # ZB1L02 # !VB1_EOF_WAIT;


--EC1L72Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~36
--operation mode is normal

EC1L72Q_lut_out = EC1L1 # EC1L72Q & (!BB2_sload_path[3] # !EC1L91);
EC1L72Q = DFFE(EC1L72Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--EC1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXDAT~189
--operation mode is normal

EC1L02 = EC1L13Q & !BB3_sload_path[3];


--EC1L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXDAT~190
--operation mode is normal

EC1L12 = EC1L91 & BB2_sload_path[3] & (EC1L72Q # EC1L02);


--Y1L2601 is slaveregister:slaveregister_inst|rx_dpr_radr_local~9976
--operation mode is normal

Y1L2601 = (!C1_reg_address[9] & !C1_reg_address[11] & !C1_reg_address[19]) & CASCADE(Y1L4601);


--Y1L163 is slaveregister:slaveregister_inst|dom_id[48]~526
--operation mode is normal

Y1L163 = (C1_reg_address[6] & !C1_reg_address[7]) & CASCADE(Y1L002);

--Y1L363 is slaveregister:slaveregister_inst|dom_id[48]~528
--operation mode is normal

Y1L363 = (C1_reg_address[6] & !C1_reg_address[7]) & CASCADE(Y1L002);


--Q1_MultiSPE0 is hit_counter_ff:inst_hit_counter_ff|MultiSPE0
--operation mode is normal

Q1_MultiSPE0_lut_out = Q1_MultiSPE_latch;
Q1_MultiSPE0 = DFFE(Q1_MultiSPE0_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--Q1_OneSPE0 is hit_counter_ff:inst_hit_counter_ff|OneSPE0
--operation mode is normal

Q1_OneSPE0_lut_out = Q1_OneSPE_latch;
Q1_OneSPE0 = DFFE(Q1_OneSPE0_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--D1_reset_LC is atwd:atwd0|reset_LC
--operation mode is normal

D1_reset_LC_lut_out = D1_reset_LC & (CB1_busy # K1_atwd0_LC_abort & Y1_command_2_local[3]) # !D1_reset_LC & K1_atwd0_LC_abort & Y1_command_2_local[3];
D1_reset_LC = DFFE(D1_reset_LC_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--D1L71 is atwd:atwd0|enable_disc_local~48
--operation mode is normal

D1L71 = (!Y1_command_2_local[3] # !D1_reset_LC) & CASCADE(H1L1);


--PB1_send_del[4] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[4]
--operation mode is normal

PB1_send_del[4]_lut_out = !Y1_com_thr_del[28];
PB1_send_del[4] = DFFE(PB1_send_del[4]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_thr_del_wr);


--QD1_send[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send[0]
--operation mode is normal

QD1_send[0]_lut_out = KB1_SND_DRBT # KB1_SND_DAT # KB1_SND_DRAND # !KB1L63;
QD1_send[0] = DFFE(QD1_send[0]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--QD1_send[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send[1]
--operation mode is normal

QD1_send[1]_lut_out = QD1_send[0];
QD1_send[1] = DFFE(QD1_send[1]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--QD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|_~1
--operation mode is normal

QD1L2 = QD1_send[0] & !QD1_send[1] # !BB81L81;


--QD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|_~0
--operation mode is normal

QD1L1 = QD1_send[0] & !QD1_send[1];


--PB1_send_del[5] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[5]
--operation mode is normal

PB1_send_del[5]_lut_out = !Y1_com_thr_del[29];
PB1_send_del[5] = DFFE(PB1_send_del[5]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_thr_del_wr);


--PB1_send_del[6] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[6]
--operation mode is normal

PB1_send_del[6]_lut_out = !Y1_com_thr_del[30];
PB1_send_del[6] = DFFE(PB1_send_del[6]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_thr_del_wr);


--PB1_send_del[7] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[7]
--operation mode is normal

PB1_send_del[7]_lut_out = !Y1_com_thr_del[31];
PB1_send_del[7] = DFFE(PB1_send_del[7]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_thr_del_wr);


--PB1_send_del[0] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[0]
--operation mode is normal

PB1_send_del[0]_lut_out = !Y1_com_thr_del[24];
PB1_send_del[0] = DFFE(PB1_send_del[0]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_thr_del_wr);


--PB1_send_del[1] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[1]
--operation mode is normal

PB1_send_del[1]_lut_out = !Y1_com_thr_del[25];
PB1_send_del[1] = DFFE(PB1_send_del[1]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_thr_del_wr);


--PB1_send_del[2] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[2]
--operation mode is normal

PB1_send_del[2]_lut_out = !Y1_com_thr_del[26];
PB1_send_del[2] = DFFE(PB1_send_del[2]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_thr_del_wr);


--PB1_send_del[3] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[3]
--operation mode is normal

PB1_send_del[3]_lut_out = !Y1_com_thr_del[27];
PB1_send_del[3] = DFFE(PB1_send_del[3]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_thr_del_wr);


--QC2L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]~137
--operation mode is arithmetic

QC2L11 = BB12_pre_out[7] # BB12_pre_out[6] # QC2_or_node[0][2];

--QC2_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

QC2_or_node[0][3] = CARRY(!BB12_pre_out[7] & !BB12_pre_out[6] & !QC2_or_node[0][2]);


--BB12_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is arithmetic

BB12_pre_out[9]_lut_out = BB12_pre_out[9] $ BB12_the_carries[9];
BB12_pre_out[9] = DFFE(BB12_pre_out[9]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--BB12_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is arithmetic

BB12_the_carries[10] = CARRY(BB12_pre_out[9] $ MB1_inst46 # !BB12_the_carries[9]);


--BB12_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is arithmetic

BB12_pre_out[8]_lut_out = BB12_pre_out[8] $ !BB12_the_carries[8];
BB12_pre_out[8] = DFFE(BB12_pre_out[8]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--BB12_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is arithmetic

BB12_the_carries[9] = CARRY(!BB12_the_carries[8] & (BB12_pre_out[8] $ !MB1_inst46));


--H1L7Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~35
--operation mode is normal

H1L7Q_lut_out = Y1_command_0_local[15] & (H1L81 # H1L91 & H1L7Q);
H1L7Q = DFFE(H1L7Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--H1L4Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~32
--operation mode is normal

H1L4Q_lut_out = Y1_command_0_local[15];
H1L4Q = DFFE(H1L4Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--H1L41 is atwd_ping_pong:inst_atwd_ping_pong|Select~217
--operation mode is normal

H1L41 = H1L7Q & (EB2_TriggerComplete_in_sync # !H1L11Q) # !H1L4Q;


--H1_atwd0_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd0_read_done_dly
--operation mode is normal

H1_atwd0_read_done_dly_lut_out = Y1_command_0_local[2];
H1_atwd0_read_done_dly = DFFE(H1_atwd0_read_done_dly_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--H1L51 is atwd_ping_pong:inst_atwd_ping_pong|Select~219
--operation mode is normal

H1L51 = H1L6Q & (H1_atwd0_read_done_dly # !Y1_command_0_local[2]);


--K1L442 is coinc:inst_coinc|add~110
--operation mode is normal

K1L442 = K1L342 $ (!K1_ATWD_A_launch & !K1_\LCATWD:ATWD_A_down_post_cnt[5]);


--K1_\LCATWD:ATWD_A_down_post_cnt[4] is coinc:inst_coinc|\LCATWD:ATWD_A_down_post_cnt[4]
--operation mode is normal

K1_\LCATWD:ATWD_A_down_post_cnt[4]_lut_out = !K1L242;
K1_\LCATWD:ATWD_A_down_post_cnt[4] = DFFE(K1_\LCATWD:ATWD_A_down_post_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L374 is coinc:inst_coinc|LessThan~281COMBOUT
--operation mode is arithmetic

K1L374 = K1_\LCATWD:ATWD_A_down_post_cnt[3] & (Y1_command_5_local[27] # K1L074) # !K1_\LCATWD:ATWD_A_down_post_cnt[3] & Y1_command_5_local[27] & K1L074;

--K1L274 is coinc:inst_coinc|LessThan~281
--operation mode is arithmetic

K1L274 = CARRY(K1_\LCATWD:ATWD_A_down_post_cnt[3] & !Y1_command_5_local[27] & !K1L074 # !K1_\LCATWD:ATWD_A_down_post_cnt[3] & (!K1L074 # !Y1_command_5_local[27]));


--K1L662 is coinc:inst_coinc|add~122
--operation mode is normal

K1L662 = K1L562 $ (!K1L493 & !K1_\LCATWD:ATWD_A_down_pre_cnt[5]);


--K1_\LCATWD:ATWD_A_down_pre_cnt[4] is coinc:inst_coinc|\LCATWD:ATWD_A_down_pre_cnt[4]
--operation mode is normal

K1_\LCATWD:ATWD_A_down_pre_cnt[4]_lut_out = !K1L462;
K1_\LCATWD:ATWD_A_down_pre_cnt[4] = DFFE(K1_\LCATWD:ATWD_A_down_pre_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L372 is coinc:inst_coinc|ATWD_A_down_pre_cnt~168
--operation mode is normal

K1L372 = !K1_\LCATWD:ATWD_A_down_pre_cnt[4] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1L594 is coinc:inst_coinc|LessThan~293COMBOUT
--operation mode is arithmetic

K1L594 = K1L472 & Y1_command_5_local[19] & K1L294 # !K1L472 & (Y1_command_5_local[19] # K1L294);

--K1L494 is coinc:inst_coinc|LessThan~293
--operation mode is arithmetic

K1L494 = CARRY(K1L472 & (!K1L294 # !Y1_command_5_local[19]) # !K1L472 & !Y1_command_5_local[19] & !K1L294);


--K1L264 is coinc:inst_coinc|LessThan~275COMBOUT
--operation mode is arithmetic

K1L264 = K1_\LCATWD:ATWD_A_up_post_cnt[3] & (Y1_command_5_local[11] # K1L954) # !K1_\LCATWD:ATWD_A_up_post_cnt[3] & Y1_command_5_local[11] & K1L954;

--K1L164 is coinc:inst_coinc|LessThan~275
--operation mode is arithmetic

K1L164 = CARRY(K1_\LCATWD:ATWD_A_up_post_cnt[3] & !Y1_command_5_local[11] & !K1L954 # !K1_\LCATWD:ATWD_A_up_post_cnt[3] & (!K1L954 # !Y1_command_5_local[11]));


--K1L552 is coinc:inst_coinc|add~116
--operation mode is normal

K1L552 = K1L452 $ (!K1L693 & !K1_\LCATWD:ATWD_A_up_pre_cnt[5]);


--K1_\LCATWD:ATWD_A_up_pre_cnt[4] is coinc:inst_coinc|\LCATWD:ATWD_A_up_pre_cnt[4]
--operation mode is normal

K1_\LCATWD:ATWD_A_up_pre_cnt[4]_lut_out = !K1L352;
K1_\LCATWD:ATWD_A_up_pre_cnt[4] = DFFE(K1_\LCATWD:ATWD_A_up_pre_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L182 is coinc:inst_coinc|ATWD_A_up_pre_cnt~168
--operation mode is normal

K1L182 = !K1_\LCATWD:ATWD_A_up_pre_cnt[4] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--K1L484 is coinc:inst_coinc|LessThan~287COMBOUT
--operation mode is arithmetic

K1L484 = K1L282 & Y1_command_5_local[3] & K1L184 # !K1L282 & (Y1_command_5_local[3] # K1L184);

--K1L384 is coinc:inst_coinc|LessThan~287
--operation mode is arithmetic

K1L384 = CARRY(K1L282 & (!K1L184 # !Y1_command_5_local[3]) # !K1L282 & !Y1_command_5_local[3] & !K1L184);


--Y1L83 is slaveregister:slaveregister_inst|com_ctrl_local[1]~5486
--operation mode is normal

Y1L83 = (C1_reg_address[5] & C1_reg_address[4] & !C1_reg_address[3] & !C1_reg_address[6]) & CASCADE(Y1L93);


--MD1L85 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1COMBOUT
--operation mode is arithmetic

MD1L85 = VCC;

--MD1L75 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1
--operation mode is arithmetic

MD1L75 = CARRY(BB71_q[0] # !MD1_tx_dpr_waddr[0]);


--QC1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]~137
--operation mode is arithmetic

QC1L11 = BB6_pre_out[7] # BB6_pre_out[6] # QC1_or_node[0][2];

--QC1_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

QC1_or_node[0][3] = CARRY(!BB6_pre_out[7] & !BB6_pre_out[6] & !QC1_or_node[0][2]);


--BB6_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is arithmetic

BB6_pre_out[9]_lut_out = BB6_pre_out[9] $ BB6_the_carries[9];
BB6_pre_out[9] = DFFE(BB6_pre_out[9]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--BB6_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is arithmetic

BB6_the_carries[10] = CARRY(BB6_pre_out[9] $ LB1L3 # !BB6_the_carries[9]);


--BB6_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is arithmetic

BB6_pre_out[8]_lut_out = BB6_pre_out[8] $ !BB6_the_carries[8];
BB6_pre_out[8] = DFFE(BB6_pre_out[8]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--BB6_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is arithmetic

BB6_the_carries[9] = CARRY(!BB6_the_carries[8] & (BB6_pre_out[8] $ !LB1L3));


--TC1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]~140
--operation mode is arithmetic

TC1L11 = BB6_pre_out[9] & BB6_pre_out[8] & !TC1_and_node[0][3];

--TC1_and_node[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]
--operation mode is arithmetic

TC1_and_node[0][4] = CARRY(BB6_pre_out[9] & BB6_pre_out[8] & !TC1_and_node[0][3]);


--RB1L93 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1
--operation mode is arithmetic

RB1L93 = RB1_dpr_wadr[0] $ RB1_dpr_radr[0];

--RB1L04 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1COUT
--operation mode is arithmetic

RB1L04 = CARRY(RB1_dpr_wadr[0] # !RB1_dpr_radr[0]);


--RB1L14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2
--operation mode is arithmetic

RB1L14 = RB1_dpr_wadr[1] $ RB1_dpr_radr[1] $ !RB1L04;

--RB1L24 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2COUT
--operation mode is arithmetic

RB1L24 = CARRY(RB1_dpr_wadr[1] & RB1_dpr_radr[1] & !RB1L04 # !RB1_dpr_wadr[1] & (RB1_dpr_radr[1] # !RB1L04));


--RB1L34 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3
--operation mode is arithmetic

RB1L34 = RB1_dpr_wadr[2] $ RB1_dpr_radr[2] $ RB1L24;

--RB1L44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3COUT
--operation mode is arithmetic

RB1L44 = CARRY(RB1_dpr_wadr[2] & (!RB1L24 # !RB1_dpr_radr[2]) # !RB1_dpr_wadr[2] & !RB1_dpr_radr[2] & !RB1L24);


--RB1L54 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4
--operation mode is arithmetic

RB1L54 = RB1_dpr_wadr[3] $ RB1_dpr_radr[3] $ !RB1L44;

--RB1L64 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4COUT
--operation mode is arithmetic

RB1L64 = CARRY(RB1_dpr_wadr[3] & RB1_dpr_radr[3] & !RB1L44 # !RB1_dpr_wadr[3] & (RB1_dpr_radr[3] # !RB1L44));


--RB1L74 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5
--operation mode is arithmetic

RB1L74 = RB1_dpr_wadr[4] $ RB1_dpr_radr[4] $ RB1L64;

--RB1L84 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5COUT
--operation mode is arithmetic

RB1L84 = CARRY(RB1_dpr_wadr[4] & (!RB1L64 # !RB1_dpr_radr[4]) # !RB1_dpr_wadr[4] & !RB1_dpr_radr[4] & !RB1L64);


--RB1L94 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6
--operation mode is arithmetic

RB1L94 = RB1_dpr_wadr[5] $ RB1_dpr_radr[5] $ !RB1L84;

--RB1L05 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6COUT
--operation mode is arithmetic

RB1L05 = CARRY(RB1_dpr_wadr[5] & RB1_dpr_radr[5] & !RB1L84 # !RB1_dpr_wadr[5] & (RB1_dpr_radr[5] # !RB1L84));


--RB1L15 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7
--operation mode is arithmetic

RB1L15 = RB1_dpr_wadr[6] $ RB1_dpr_radr[6] $ RB1L05;

--RB1L25 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7COUT
--operation mode is arithmetic

RB1L25 = CARRY(RB1_dpr_wadr[6] & (!RB1L05 # !RB1_dpr_radr[6]) # !RB1_dpr_wadr[6] & !RB1_dpr_radr[6] & !RB1L05);


--RB1_dpr_wadr[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[0]
--operation mode is normal

RB1_dpr_wadr[0]_lut_out = BB7_q[0];
RB1_dpr_wadr[0] = DFFE(RB1_dpr_wadr[0]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[0]
--operation mode is normal

RB1_dpr_radr[0]_lut_out = Y1_rx_dpr_radr_local[0];
RB1_dpr_radr[0] = DFFE(RB1_dpr_radr[0]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_rx_dpr_radr_stb);


--RB1_dpr_wadr[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[1]
--operation mode is normal

RB1_dpr_wadr[1]_lut_out = BB7_q[1];
RB1_dpr_wadr[1] = DFFE(RB1_dpr_wadr[1]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[1]
--operation mode is normal

RB1_dpr_radr[1]_lut_out = Y1_rx_dpr_radr_local[1];
RB1_dpr_radr[1] = DFFE(RB1_dpr_radr[1]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_rx_dpr_radr_stb);


--RB1_dpr_wadr[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[2]
--operation mode is normal

RB1_dpr_wadr[2]_lut_out = BB7_q[2];
RB1_dpr_wadr[2] = DFFE(RB1_dpr_wadr[2]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[2]
--operation mode is normal

RB1_dpr_radr[2]_lut_out = Y1_rx_dpr_radr_local[2];
RB1_dpr_radr[2] = DFFE(RB1_dpr_radr[2]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_rx_dpr_radr_stb);


--RB1_dpr_wadr[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[3]
--operation mode is normal

RB1_dpr_wadr[3]_lut_out = BB7_q[3];
RB1_dpr_wadr[3] = DFFE(RB1_dpr_wadr[3]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[3]
--operation mode is normal

RB1_dpr_radr[3]_lut_out = Y1_rx_dpr_radr_local[3];
RB1_dpr_radr[3] = DFFE(RB1_dpr_radr[3]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_rx_dpr_radr_stb);


--RB1_dpr_wadr[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[4]
--operation mode is normal

RB1_dpr_wadr[4]_lut_out = BB7_q[4];
RB1_dpr_wadr[4] = DFFE(RB1_dpr_wadr[4]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[4]
--operation mode is normal

RB1_dpr_radr[4]_lut_out = Y1_rx_dpr_radr_local[4];
RB1_dpr_radr[4] = DFFE(RB1_dpr_radr[4]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_rx_dpr_radr_stb);


--RB1_dpr_wadr[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[5]
--operation mode is normal

RB1_dpr_wadr[5]_lut_out = BB7_q[5];
RB1_dpr_wadr[5] = DFFE(RB1_dpr_wadr[5]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[5]
--operation mode is normal

RB1_dpr_radr[5]_lut_out = Y1_rx_dpr_radr_local[5];
RB1_dpr_radr[5] = DFFE(RB1_dpr_radr[5]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_rx_dpr_radr_stb);


--RB1_dpr_wadr[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[6]
--operation mode is normal

RB1_dpr_wadr[6]_lut_out = BB7_q[6];
RB1_dpr_wadr[6] = DFFE(RB1_dpr_wadr[6]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[6]
--operation mode is normal

RB1_dpr_radr[6]_lut_out = Y1_rx_dpr_radr_local[6];
RB1_dpr_radr[6] = DFFE(RB1_dpr_radr[6]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_rx_dpr_radr_stb);


--D2_reset_LC is atwd:atwd1|reset_LC
--operation mode is normal

D2_reset_LC_lut_out = D2_reset_LC & (CB2_busy # K1_atwd1_LC_abort & Y1_command_2_local[3]) # !D2_reset_LC & K1_atwd1_LC_abort & Y1_command_2_local[3];
D2_reset_LC = DFFE(D2_reset_LC_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--D2L71 is atwd:atwd1|enable_disc_local~48
--operation mode is normal

D2L71 = (!Y1_command_2_local[3] # !D2_reset_LC) & CASCADE(H1L8);


--H1L31Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~35
--operation mode is normal

H1L31Q_lut_out = Y1_command_0_local[15] & (H1L02 # H1L12 & H1L21Q);
H1L31Q = DFFE(H1L31Q_lut_out, GLOBAL(FE1_outclock1), !V1_RST, , );


--H1L61 is atwd_ping_pong:inst_atwd_ping_pong|Select~221
--operation mode is normal

H1L61 = H1L31Q & (EB1_TriggerComplete_in_sync # !H1L5Q);


--H1_atwd1_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd1_read_done_dly
--operation mode is normal

H1_atwd1_read_done_dly_lut_out = Y1_command_0_local[10];
H1_atwd1_read_done_dly = DFFE(H1_atwd1_read_done_dly_lut_out, GLOBAL(FE1_outclock1), , , !V1_RST);


--H1L71 is atwd_ping_pong:inst_atwd_ping_pong|Select~223
--operation mode is normal

H1L71 = H1L21Q & (H1_atwd1_read_done_dly # !Y1_command_0_local[10]);


--K1L112 is coinc:inst_coinc|add~92
--operation mode is normal

K1L112 = K1L012 $ (!K1_ATWD_B_launch & !K1_\LCATWD:ATWD_B_down_post_cnt[5]);


--K1_\LCATWD:ATWD_B_down_post_cnt[4] is coinc:inst_coinc|\LCATWD:ATWD_B_down_post_cnt[4]
--operation mode is normal

K1_\LCATWD:ATWD_B_down_post_cnt[4]_lut_out = !K1L902;
K1_\LCATWD:ATWD_B_down_post_cnt[4] = DFFE(K1_\LCATWD:ATWD_B_down_post_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L924 is coinc:inst_coinc|LessThan~257COMBOUT
--operation mode is arithmetic

K1L924 = K1_\LCATWD:ATWD_B_down_post_cnt[3] & (Y1_command_5_local[27] # K1L624) # !K1_\LCATWD:ATWD_B_down_post_cnt[3] & Y1_command_5_local[27] & K1L624;

--K1L824 is coinc:inst_coinc|LessThan~257
--operation mode is arithmetic

K1L824 = CARRY(K1_\LCATWD:ATWD_B_down_post_cnt[3] & !Y1_command_5_local[27] & !K1L624 # !K1_\LCATWD:ATWD_B_down_post_cnt[3] & (!K1L624 # !Y1_command_5_local[27]));


--K1L332 is coinc:inst_coinc|add~104
--operation mode is normal

K1L332 = K1L232 $ (!K1L493 & !K1_\LCATWD:ATWD_B_down_pre_cnt[5]);


--K1_\LCATWD:ATWD_B_down_pre_cnt[4] is coinc:inst_coinc|\LCATWD:ATWD_B_down_pre_cnt[4]
--operation mode is normal

K1_\LCATWD:ATWD_B_down_pre_cnt[4]_lut_out = !K1L132;
K1_\LCATWD:ATWD_B_down_pre_cnt[4] = DFFE(K1_\LCATWD:ATWD_B_down_pre_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L882 is coinc:inst_coinc|ATWD_B_down_pre_cnt~170
--operation mode is normal

K1L882 = !K1_\LCATWD:ATWD_B_down_pre_cnt[4] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1L154 is coinc:inst_coinc|LessThan~269COMBOUT
--operation mode is arithmetic

K1L154 = K1L982 & Y1_command_5_local[19] & K1L844 # !K1L982 & (Y1_command_5_local[19] # K1L844);

--K1L054 is coinc:inst_coinc|LessThan~269
--operation mode is arithmetic

K1L054 = CARRY(K1L982 & (!K1L844 # !Y1_command_5_local[19]) # !K1L982 & !Y1_command_5_local[19] & !K1L844);


--K1L814 is coinc:inst_coinc|LessThan~251COMBOUT
--operation mode is arithmetic

K1L814 = K1_\LCATWD:ATWD_B_up_post_cnt[3] & (Y1_command_5_local[11] # K1L514) # !K1_\LCATWD:ATWD_B_up_post_cnt[3] & Y1_command_5_local[11] & K1L514;

--K1L714 is coinc:inst_coinc|LessThan~251
--operation mode is arithmetic

K1L714 = CARRY(K1_\LCATWD:ATWD_B_up_post_cnt[3] & !Y1_command_5_local[11] & !K1L514 # !K1_\LCATWD:ATWD_B_up_post_cnt[3] & (!K1L514 # !Y1_command_5_local[11]));


--K1L222 is coinc:inst_coinc|add~98
--operation mode is normal

K1L222 = K1L122 $ (!K1L693 & !K1_\LCATWD:ATWD_B_up_pre_cnt[5]);


--K1_\LCATWD:ATWD_B_up_pre_cnt[4] is coinc:inst_coinc|\LCATWD:ATWD_B_up_pre_cnt[4]
--operation mode is normal

K1_\LCATWD:ATWD_B_up_pre_cnt[4]_lut_out = !K1L022;
K1_\LCATWD:ATWD_B_up_pre_cnt[4] = DFFE(K1_\LCATWD:ATWD_B_up_pre_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L692 is coinc:inst_coinc|ATWD_B_up_pre_cnt~170
--operation mode is normal

K1L692 = !K1_\LCATWD:ATWD_B_up_pre_cnt[4] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--K1L044 is coinc:inst_coinc|LessThan~263COMBOUT
--operation mode is arithmetic

K1L044 = K1L792 & Y1_command_5_local[3] & K1L734 # !K1L792 & (Y1_command_5_local[3] # K1L734);

--K1L934 is coinc:inst_coinc|LessThan~263
--operation mode is arithmetic

K1L934 = CARRY(K1L792 & (!K1L734 # !Y1_command_5_local[3]) # !K1L792 & !Y1_command_5_local[3] & !K1L734);


--TB1L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~13
--operation mode is normal

TB1L32 = TB1L2Q & !TB1L3Q;


--Y1L063 is slaveregister:slaveregister_inst|dom_id[48]~373
--operation mode is normal

Y1L063 = Y1L263 & C1_reg_address[2];


--KB1L41 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~202
--operation mode is normal

KB1L41 = KB1_CMD_WAIT & !TB1_tcal_rcvd & !TB1_comres_rcvd & !TB1_sysres_rcvd;


--KB1L61 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~205
--operation mode is normal

KB1L61 = (!TB1_idle_rcvd & !TB1_drreq_rcvd) & CASCADE(KB1L41);


--BB8_counter_cell[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]
--operation mode is counter

BB8_counter_cell[3]_lut_out = BB8_counter_cell[3] $ BB8L7;
BB8_counter_cell[3]_sload_eqn = (WC1_wfm_ct_sload & ~GND) # (!WC1_wfm_ct_sload & BB8_counter_cell[3]_lut_out);
BB8_counter_cell[3] = DFFE(BB8_counter_cell[3]_sload_eqn, GLOBAL(FE1_outclock0), , , WC1_wfm_ct_clk_en);

--BB8L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

BB8L9 = CARRY(BB8_counter_cell[3] # !BB8L7);


--WC1_tcwf_aclr is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_aclr
--operation mode is normal

WC1_tcwf_aclr_lut_out = WC1L31Q & !ND1_msg_sent & (WC1_tcwf_aclr # KB1_REC_PULSE) # !WC1L31Q & (WC1_tcwf_aclr # KB1_REC_PULSE);
WC1_tcwf_aclr = DFFE(WC1_tcwf_aclr_lut_out, GLOBAL(FE1_outclock0), !TB1_tcal_rcvd, , );


--WC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~21
--operation mode is normal

WC1L3 = KB1_REC_PULSE & !WC1_tcwf_aclr;


--WC1L7Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~32
--operation mode is normal

WC1L7Q_lut_out = WC1L2 # WC1_pulse_rcvd # WC1L6Q & !BB8L41;
WC1L7Q = DFFE(WC1L7Q_lut_out, GLOBAL(FE1_outclock0), !TB1_tcal_rcvd, , );


--WC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~13
--operation mode is normal

WC1L1 = WC1L7Q & ND1_tcwf_rd_next;


--WC1L11Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~36
--operation mode is normal

WC1L11Q_lut_out = KB1_REC_PULSE & !WC1_tcwf_aclr;
WC1L11Q = DFFE(WC1L11Q_lut_out, GLOBAL(FE1_outclock0), !TB1_tcal_rcvd, , );


--WC1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~35
--operation mode is normal

WC1L01Q_lut_out = WC1L11Q # !BB8L41 & WC1L01Q;
WC1L01Q = DFFE(WC1L01Q_lut_out, GLOBAL(FE1_outclock0), !TB1_tcal_rcvd, , );


--WC1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~25
--operation mode is normal

WC1L91 = WC1L1 # WC1L11Q # WC1L01Q & !BB8L41;


--HD1L45Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~39
--operation mode is normal

HD1L45Q_lut_out = !ND1_crc_init & (HD1L65 # HD1L25Q & HD1_last_byte);
HD1L45Q = DFFE(HD1L45Q_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--HD1_loopcnt[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]
--operation mode is counter

HD1_loopcnt[2]_lut_out = HD1_loopcnt[2] $ !HD1L9;
HD1_loopcnt[2]_sload_eqn = (HD1L12 & ~GND) # (!HD1L12 & HD1_loopcnt[2]_lut_out);
HD1_loopcnt[2]_reg_input = HD1_loopcnt[2]_sload_eqn & !ND1_crc_init;
HD1_loopcnt[2] = DFFE(HD1_loopcnt[2]_reg_input, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);

--HD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]~COUT
--operation mode is counter

HD1L11 = CARRY(HD1_loopcnt[2] & !HD1L9);


--HD1_loopcnt[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]
--operation mode is counter

HD1_loopcnt[1]_lut_out = HD1_loopcnt[1] $ HD1L7;
HD1_loopcnt[1]_sload_eqn = (HD1L12 & ~GND) # (!HD1L12 & HD1_loopcnt[1]_lut_out);
HD1_loopcnt[1]_reg_input = HD1_loopcnt[1]_sload_eqn & !ND1_crc_init;
HD1_loopcnt[1] = DFFE(HD1_loopcnt[1]_reg_input, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);

--HD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]~COUT
--operation mode is counter

HD1L9 = CARRY(!HD1L7 # !HD1_loopcnt[1]);


--HD1_loopcnt[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]
--operation mode is counter

HD1_loopcnt[0]_lut_out = !HD1_loopcnt[0];
HD1_loopcnt[0]_sload_eqn = (HD1L12 & ~GND) # (!HD1L12 & HD1_loopcnt[0]_lut_out);
HD1_loopcnt[0]_reg_input = HD1_loopcnt[0]_sload_eqn & !ND1_crc_init;
HD1_loopcnt[0] = DFFE(HD1_loopcnt[0]_reg_input, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);

--HD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]~COUT
--operation mode is counter

HD1L7 = CARRY(HD1_loopcnt[0]);


--HD1_loopcnt[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[5]
--operation mode is normal

HD1_loopcnt[5]_lut_out = HD1_loopcnt[5] $ HD1L51;
HD1_loopcnt[5]_sload_eqn = (HD1L12 & ~GND) # (!HD1L12 & HD1_loopcnt[5]_lut_out);
HD1_loopcnt[5]_reg_input = HD1_loopcnt[5]_sload_eqn & !ND1_crc_init;
HD1_loopcnt[5] = DFFE(HD1_loopcnt[5]_reg_input, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--HD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|reduce_nor~44
--operation mode is normal

HD1L91 = HD1_loopcnt[2] & HD1_loopcnt[1] & HD1_loopcnt[0] & !HD1_loopcnt[5];


--HD1_loopcnt[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]
--operation mode is counter

HD1_loopcnt[4]_lut_out = HD1_loopcnt[4] $ !HD1L31;
HD1_loopcnt[4]_sload_eqn = (HD1L12 & ~GND) # (!HD1L12 & HD1_loopcnt[4]_lut_out);
HD1_loopcnt[4]_reg_input = HD1_loopcnt[4]_sload_eqn & !ND1_crc_init;
HD1_loopcnt[4] = DFFE(HD1_loopcnt[4]_reg_input, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);

--HD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]~COUT
--operation mode is counter

HD1L51 = CARRY(HD1_loopcnt[4] & !HD1L31);


--HD1_loopcnt[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]
--operation mode is counter

HD1_loopcnt[3]_lut_out = HD1_loopcnt[3] $ HD1L11;
HD1_loopcnt[3]_sload_eqn = (HD1L12 & ~GND) # (!HD1L12 & HD1_loopcnt[3]_lut_out);
HD1_loopcnt[3]_reg_input = HD1_loopcnt[3]_sload_eqn & !ND1_crc_init;
HD1_loopcnt[3] = DFFE(HD1_loopcnt[3]_reg_input, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);

--HD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]~COUT
--operation mode is counter

HD1L31 = CARRY(!HD1L11 # !HD1_loopcnt[3]);


--HD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|reduce_nor~1
--operation mode is normal

HD1L81 = !HD1_loopcnt[3] # !HD1_loopcnt[4] # !HD1L91;


--BB91_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is arithmetic

BB91_sload_path[0]_lut_out = !BB91_sload_path[0];
BB91_sload_path[0] = DFFE(BB91_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), !ND1_crc_init, , ND1_shift_ct_en);

--BB91L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

BB91L3 = CARRY(BB91_sload_path[0]);


--ND1L001 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~64
--operation mode is normal

ND1L001 = XD1_shr_load & (ND1_TC_RX_TIME # ND1_TC_TX_TIME # ND1_ID_BYTE);


--ND1L101 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~65
--operation mode is normal

ND1L101 = BB91L8 # BB02L9 # !ND1_RXSHR8 & !ND1_TXSHR8;


--BB02_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is arithmetic

BB02_sload_path[0]_lut_out = BB02_sload_path[0] $ BB02L3;
BB02_sload_path[0] = DFFE(BB02_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), !ND1_crc_init, , ND1_shift_ct_en);

--BB02L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

BB02L4 = CARRY(!BB02L3 # !BB02_sload_path[0]);


--BB61_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is counter

BB61_pre_out[7]_lut_out = BB61_pre_out[7] $ BB61_the_carries[7];
BB61_pre_out[7]_sload_eqn = (ND1_crc_init & ME1_portadataout[9]) # (!ND1_crc_init & BB61_pre_out[7]_lut_out);
BB61_pre_out[7] = DFFE(BB61_pre_out[7]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1_plen_clk_en);

--BB61_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is counter

BB61_the_carries[8] = CARRY(BB61_pre_out[7] $ ND1_PL_INC # !BB61_the_carries[7]);


--ZB1L83Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~25
--operation mode is normal

ZB1L83Q_lut_out = VB1L61 & (ZB1L24 # ZB1L14 & ZB1L93Q);
ZB1L83Q = DFFE(ZB1L83Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--ZB1L04 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~134
--operation mode is normal

ZB1L04 = ZB1L83Q & EC1_data_stb;


--ZB1_loopcnt[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0]
--operation mode is normal

ZB1_loopcnt[0]_lut_out = ZB1L93Q & (!ZB1L73Q # !ZB1_loopcnt[0]) # !ZB1L93Q & ZB1_loopcnt[0] & !ZB1L73Q;
ZB1_loopcnt[0] = DFFE(ZB1_loopcnt[0]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L9);


--ZB1_loopcnt[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[1]
--operation mode is normal

ZB1_loopcnt[1]_lut_out = ZB1_loopcnt[1] & (ZB1L93Q & !ZB1_loopcnt[0] # !ZB1L73Q) # !ZB1_loopcnt[1] & ZB1L93Q & ZB1_loopcnt[0];
ZB1_loopcnt[1] = DFFE(ZB1_loopcnt[1]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L9);


--ZB1_loopcnt[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[2]
--operation mode is normal

ZB1_loopcnt[2]_lut_out = ZB1_loopcnt[2] & (ZB1L93Q & !ZB1L1 # !ZB1L73Q) # !ZB1_loopcnt[2] & ZB1L93Q & ZB1L1;
ZB1_loopcnt[2] = DFFE(ZB1_loopcnt[2]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L9);


--ZB1_loopcnt[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[3]
--operation mode is normal

ZB1_loopcnt[3]_lut_out = ZB1_loopcnt[3] & (ZB1L93Q & !ZB1L34 # !ZB1L73Q) # !ZB1_loopcnt[3] & ZB1L93Q & ZB1L34;
ZB1_loopcnt[3] = DFFE(ZB1_loopcnt[3]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L9);


--ZB1L14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~135
--operation mode is normal

ZB1L14 = ZB1_loopcnt[0] & ZB1_loopcnt[1] & ZB1_loopcnt[2] & !ZB1_loopcnt[3];


--ZB1_srg[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[6]
--operation mode is normal

ZB1_srg[6]_lut_out = ZB1L22 # ZB1L83Q & JC1_dffs[6];
ZB1_srg[6] = DFFE(ZB1_srg[6]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L9);


--ZB1L73Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~24
--operation mode is normal

ZB1L73Q_lut_out = !VB1_STF_WAIT & !VB1_START;
ZB1L73Q = DFFE(ZB1L73Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--ZB1L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|Select~329
--operation mode is normal

ZB1L12 = ZB1_srg[6] & (ZB1L93Q # ZB1_srg[7] & !ZB1L73Q) # !ZB1_srg[6] & ZB1_srg[7] & !ZB1L73Q;


--ZB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[3]~0
--operation mode is normal

ZB1L9 = !VB1_STF_WAIT & !VB1_START & DC1_not_receive;


--ND1L07 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~830
--operation mode is normal

ND1L07 = ND1_TC_RX_TIME # ND1_TC_TX_TIME # ND1_ID_BYTE # ND1_ID_LOAD;


--ND1L17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~831
--operation mode is normal

ND1L17 = KB1_SND_TC_DAT # !QD1_send_ctrl_del & !KB1_SND_ID # !XD1_shr_load;


--ND1L27 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~832
--operation mode is normal

ND1L27 = ND1L07 # ND1L17 & ND1_DCMD_SEQ1 # !ND1L14;


--ND1L37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~833
--operation mode is normal

ND1L37 = ND1_RXSHR8 # XD1_shr_load & (ND1_BYT1 # ND1_MTYPE_LEN1);


--ND1L47 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~834
--operation mode is normal

ND1L47 = ND1_PTYPE_SEQ0 # !XD1_shr_load & (ND1_CRC2 # ND1_BYT3);


--ND1L57 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~835
--operation mode is normal

ND1L57 = ND1_ID_SHR8 # ND1_TXSHR8;


--ND1L67 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~836
--operation mode is normal

ND1L67 = ND1L37 # ND1L47 # ND1L57 & !BB02L9;


--WC1_tcwf_rdreq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq
--operation mode is normal

WC1_tcwf_rdreq_lut_out = WC1L61 # WC1L8Q # PC6_agb_out & WC1L9Q;
WC1_tcwf_rdreq = DFFE(WC1_tcwf_rdreq_lut_out, GLOBAL(FE1_outclock0), !TB1_tcal_rcvd, , );


--DD1_b_non_empty is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|b_non_empty
--operation mode is normal

DD1_b_non_empty_lut_out = DD1_b_full # WC1_tcwf_wrreq # DD1L6 & DD1_b_non_empty;
DD1_b_non_empty = DFFE(DD1_b_non_empty_lut_out, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );


--CD1_valid_rreq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|valid_rreq
--operation mode is normal

CD1_valid_rreq = WC1_tcwf_rdreq & DD1_b_non_empty;


--WC1_tcwf_wrreq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_wrreq
--operation mode is normal

WC1_tcwf_wrreq_lut_out = WC1L4 # WC1L11Q # WC1L01Q # WC1L8Q;
WC1_tcwf_wrreq = DFFE(WC1_tcwf_wrreq_lut_out, GLOBAL(FE1_outclock0), !TB1_tcal_rcvd, , );


--DD1_b_full is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|b_full
--operation mode is normal

DD1_b_full_lut_out = !WC1_tcwf_rdreq & (DD1L4 # DD1_b_full);
DD1_b_full = DFFE(DD1_b_full_lut_out, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );


--CD1_valid_wreq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|valid_wreq
--operation mode is normal

CD1_valid_wreq = WC1_tcwf_wrreq & !DD1_b_full;


--BB11_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB11_sload_path[0]_lut_out = CD1_valid_wreq $ BB11_sload_path[0];
BB11_sload_path[0] = DFFE(BB11_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );

--BB11L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB11L3 = CARRY(BB11_sload_path[0]);


--BB11_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

BB11_sload_path[1]_lut_out = BB11_sload_path[1] $ (CD1_valid_wreq & BB11L3);
BB11_sload_path[1] = DFFE(BB11_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );

--BB11L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

BB11L5 = CARRY(!BB11L3 # !BB11_sload_path[1]);


--BB11_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

BB11_sload_path[2]_lut_out = BB11_sload_path[2] $ (CD1_valid_wreq & !BB11L5);
BB11_sload_path[2] = DFFE(BB11_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );

--BB11L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

BB11L7 = CARRY(BB11_sload_path[2] & !BB11L5);


--BB11_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

BB11_sload_path[3]_lut_out = BB11_sload_path[3] $ (CD1_valid_wreq & BB11L7);
BB11_sload_path[3] = DFFE(BB11_sload_path[3]_lut_out, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );

--BB11L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

BB11L9 = CARRY(!BB11L7 # !BB11_sload_path[3]);


--BB11_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

BB11_sload_path[4]_lut_out = BB11_sload_path[4] $ (CD1_valid_wreq & !BB11L9);
BB11_sload_path[4] = DFFE(BB11_sload_path[4]_lut_out, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );

--BB11L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

BB11L11 = CARRY(BB11_sload_path[4] & !BB11L9);


--BB11_sload_path[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is normal

BB11_sload_path[5]_lut_out = BB11_sload_path[5] $ (CD1_valid_wreq & BB11L11);
BB11_sload_path[5] = DFFE(BB11_sload_path[5]_lut_out, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );


--CD1_rd_ptr_lsb is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|rd_ptr_lsb
--operation mode is normal

CD1_rd_ptr_lsb_lut_out = !CD1_rd_ptr_lsb;
CD1_rd_ptr_lsb = DFFE(CD1_rd_ptr_lsb_lut_out, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , CD1_valid_rreq);


--BB01_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB01_sload_path[0]_lut_out = CD1L1 $ BB01_sload_path[0];
BB01_sload_path[0] = DFFE(BB01_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );

--BB01L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB01L3 = CARRY(BB01_sload_path[0]);


--BB01_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

BB01_sload_path[1]_lut_out = BB01_sload_path[1] $ (CD1L1 & BB01L3);
BB01_sload_path[1] = DFFE(BB01_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );

--BB01L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

BB01L5 = CARRY(!BB01L3 # !BB01_sload_path[1]);


--BB01_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

BB01_sload_path[2]_lut_out = BB01_sload_path[2] $ (CD1L1 & !BB01L5);
BB01_sload_path[2] = DFFE(BB01_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );

--BB01L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

BB01L7 = CARRY(BB01_sload_path[2] & !BB01L5);


--BB01_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

BB01_sload_path[3]_lut_out = BB01_sload_path[3] $ (CD1L1 & BB01L7);
BB01_sload_path[3] = DFFE(BB01_sload_path[3]_lut_out, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );

--BB01L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

BB01L9 = CARRY(!BB01L7 # !BB01_sload_path[3]);


--BB01_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is normal

BB01_sload_path[4]_lut_out = BB01_sload_path[4] $ (CD1L1 & !BB01L9);
BB01_sload_path[4] = DFFE(BB01_sload_path[4]_lut_out, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );


--ND1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1772
--operation mode is normal

ND1L81 = ND1_DCMD_SEQ1 & (ND1L61 # !XD1_shr_load);


--ND1L16 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~376
--operation mode is normal

ND1L16 = ND1_RXSHR8 & (ND1_TXSHR8 # BB02L9) # !ND1_RXSHR8 & ND1_TXSHR8 & !BB02L9;


--ND1L26 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~377
--operation mode is normal

ND1L26 = ND1_EOF # ND1_CRC1 # ND1_TCWFM_H # ND1_BYT3;


--ND1L36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~378
--operation mode is normal

ND1L36 = ND1_MTYPE_LEN1 # ND1_CRC3;


--ND1L46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~379
--operation mode is normal

ND1L46 = ND1L16 # !XD1_shr_load & (ND1L26 # ND1L36);


--ND1L56 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~380
--operation mode is normal

ND1L56 = ND1_TC_TX_TIME # XD1_shr_load & ND1_BYT0 # !XD1_shr_load & ND1_BYT1;


--ND1L66 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~381
--operation mode is normal

ND1L66 = ND1_LEN0 # ND1_PTYPE_SEQ0 # ND1_CRC2 # ND1_TCWFM_L;


--ND1L76 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~382
--operation mode is normal

ND1L76 = ND1_BYT2 # ND1_CRC0;


--ND1L86 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~383
--operation mode is normal

ND1L86 = ND1L56 # XD1_shr_load & (ND1L66 # ND1L76);


--ND1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1773
--operation mode is normal

ND1L91 = HD1_done & ND1_CRC_WAIT;


--Y1_dom_id[0] is slaveregister:slaveregister_inst|dom_id[0]
--operation mode is normal

Y1_dom_id[0]_lut_out = LE1_MASTERHWDATA[0];
Y1_dom_id[0] = DFFE(Y1_dom_id[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

JC3_dffs[1]_lut_out = Y1_dom_id[1] & (JC3_dffs[2] # ND1_ID_LOAD) # !Y1_dom_id[1] & JC3_dffs[2] & !ND1_ID_LOAD;
JC3_dffs[1] = DFFE(JC3_dffs[1]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--MB1_inst37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst37
--operation mode is normal

MB1_inst37 = ND1_ID_SHR8 # ND1_ID_LOAD;


--ND1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1774
--operation mode is normal

ND1L02 = BB02L9 & ND1_RXSHR8;


--ND1L58 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~349
--operation mode is normal

ND1L58 = ND1L02 # ND1_crc_init & (!XD1_shr_load # !QD1_send_data_del);


--ND1L68 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~350
--operation mode is normal

ND1L68 = ND1L48 & (XD1_shr_load & !ND1L61 # !ND1_DCMD_SEQ1);


--ND1L87 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~328
--operation mode is normal

ND1L87 = XD1_shr_load & (ND1_CRC0 # QD1_send_ctrl_del & ND1_DCMD_SEQ1);


--ND1L97 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~329
--operation mode is normal

ND1L97 = !XD1_shr_load & (ND1_EOF # ND1_CRC1 # ND1_crc_init);


--ND1L08 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~330
--operation mode is normal

ND1L08 = ND1_CRC2 # XD1_shr_load & ND1_CRC1 # !XD1_shr_load & ND1_CRC0;


--ND1L18 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~331
--operation mode is normal

ND1L18 = ND1L87 # ND1L97 # ND1L08 # !ND1L43;


--ND1L28 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~332
--operation mode is normal

ND1L28 = ND1_CRC3 # BB02L9 & (ND1_ID_SHR8 # ND1_RXSHR8);


--JB3_q[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|altdpram:FIFOram|q[9]
JB3_q[9]_data_in = COM_AD_D[9];
JB3_q[9]_write_enable = CD1_valid_wreq;
JB3_q[9]_clock_0 = GLOBAL(FE1_outclock0);
JB3_q[9]_clock_1 = GLOBAL(FE1_outclock0);
JB3_q[9]_clear_0 = !WC1_tcwf_aclr;
JB3_q[9]_clock_enable_1 = CD1_valid_rreq;
JB3_q[9]_write_address = WR_ADDR(BB11_sload_path[0], BB11_sload_path[1], BB11_sload_path[2], BB11_sload_path[3], BB11_sload_path[4], BB11_sload_path[5]);
JB3_q[9]_read_address = RD_ADDR(JB3L21, BB01_sload_path[0], BB01_sload_path[1], BB01_sload_path[2], BB01_sload_path[3], BB01_sload_path[4]);
JB3_q[9] = MEMORY_SEGMENT(JB3_q[9]_data_in, JB3_q[9]_write_enable, JB3_q[9]_clock_0, JB3_q[9]_clock_1, JB3_q[9]_clear_0, , , JB3_q[9]_clock_enable_1, VCC, JB3_q[9]_write_address, JB3_q[9]_read_address);


--JB3_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|altdpram:FIFOram|q[1]
JB3_q[1]_data_in = COM_AD_D[1];
JB3_q[1]_write_enable = CD1_valid_wreq;
JB3_q[1]_clock_0 = GLOBAL(FE1_outclock0);
JB3_q[1]_clock_1 = GLOBAL(FE1_outclock0);
JB3_q[1]_clear_0 = !WC1_tcwf_aclr;
JB3_q[1]_clock_enable_1 = CD1_valid_rreq;
JB3_q[1]_write_address = WR_ADDR(BB11_sload_path[0], BB11_sload_path[1], BB11_sload_path[2], BB11_sload_path[3], BB11_sload_path[4], BB11_sload_path[5]);
JB3_q[1]_read_address = RD_ADDR(JB3L21, BB01_sload_path[0], BB01_sload_path[1], BB01_sload_path[2], BB01_sload_path[3], BB01_sload_path[4]);
JB3_q[1] = MEMORY_SEGMENT(JB3_q[1]_data_in, JB3_q[1]_write_enable, JB3_q[1]_clock_0, JB3_q[1]_clock_1, JB3_q[1]_clear_0, , , JB3_q[1]_clock_enable_1, VCC, JB3_q[1]_write_address, JB3_q[1]_read_address);


--VD62L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

VD62L1 = ND1_muxsel1 # ND1_muxsel0 & JB3_q[9] # !ND1_muxsel0 & JB3_q[1];


--VD62L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

VD62L2 = (JC3_dffs[1] & !ND1_muxsel0 # !ND1_muxsel1) & CASCADE(VD62L1);


--VD52L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

VD52L1 = ND1_muxsel3 # ND1_muxsel2 & VD22L2 # !ND1_muxsel2 & VD12L2;


--VD32L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node~68
--operation mode is normal

VD32L2 = KB1_SND_DRBT # KB1_SND_IDLE # KB1_SND_DRAND;


--VD32_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node
--operation mode is normal

VD32_result_node = ND1_muxsel1 & (ND1_muxsel0 & VD32L2 # !ND1_muxsel0 & BB31_pre_out[1]);


--VD52L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|result_node~26
--operation mode is normal

VD52L2 = (ND1_muxsel2 & VD42L2 # !ND1_muxsel2 & VD32_result_node # !ND1_muxsel3) & CASCADE(VD52L1);


--HD1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~764
--operation mode is normal

HD1L92 = VD44L2 & (VD34L2 # ND1_muxsel4) # !VD44L2 & VD34L2 & !ND1_muxsel4;


--JC4_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

JC4_dffs[5]_lut_out = HD1L03 & (JC4_dffs[6] # XD1_shr_load) # !HD1L03 & JC4_dffs[6] & !XD1_shr_load;
JC4_dffs[5] = DFFE(JC4_dffs[5]_lut_out, GLOBAL(FE1_outclock0), XD1_ct_sclr, , XD1_shr_ena);


--PC6L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~401
--operation mode is arithmetic

PC6L91 = CC1_inst10[7] & (PC6_lcarry[6] # !COM_AD_D[7]) # !CC1_inst10[7] & !COM_AD_D[7] & PC6_lcarry[6];

--PC6_lcarry[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]
--operation mode is arithmetic

PC6_lcarry[7] = CARRY(CC1_inst10[7] & COM_AD_D[7] & !PC6_lcarry[6] # !CC1_inst10[7] & (COM_AD_D[7] # !PC6_lcarry[6]));


--CC1_inst10[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[8]
--operation mode is normal

CC1_inst10[8]_lut_out = COM_AD_D[8];
CC1_inst10[8] = DFFE(CC1_inst10[8]_lut_out, GLOBAL(FE1_outclock0), , , );


--X1L1 is LED2ATWDdelay:LED2ATWDdelay_inst|process0~138
--operation mode is normal

X1L1 = !X1_SRG[9] & !X1_SRG[10] & (W1_trigLED # F1_trigLED);


--X1L3 is LED2ATWDdelay:LED2ATWDdelay_inst|process0~142
--operation mode is normal

X1L3 = (!X1_SRG[6] & !X1_SRG[5] & !X1_SRG[11] & !X1_SRG[8]) & CASCADE(X1L1);


--X1L2 is LED2ATWDdelay:LED2ATWDdelay_inst|process0~140
--operation mode is normal

X1L2 = !X1_SRG[1] & !X1_SRG[2] & !X1_SRG[7] & !X1_SRG[4];


--X1L4 is LED2ATWDdelay:LED2ATWDdelay_inst|process0~143
--operation mode is normal

X1L4 = (!X1_SRG[14] & !X1_SRG[13] & !X1_SRG[3] & !X1_SRG[0]) & CASCADE(X1L2);


--W1_tick is single_led:inst_single_led|tick
--operation mode is normal

W1_tick_lut_out = BB23_sload_path[15] $ W1_cnt_old[15];
W1_tick = DFFE(W1_tick_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--BB23_sload_path[15] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

BB23_sload_path[15]_lut_out = BB23_sload_path[15] $ BB23L13;
BB23_sload_path[15]_reg_input = Y1_command_0_local[26] & BB23_sload_path[15]_lut_out;
BB23_sload_path[15] = DFFE(BB23_sload_path[15]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );


--W1_cnt_old[15] is single_led:inst_single_led|cnt_old[15]
--operation mode is normal

W1_cnt_old[15]_lut_out = BB23_sload_path[15];
W1_cnt_old[15] = DFFE(W1_cnt_old[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L073 is coinc:inst_coinc|last_up_pol~28
--operation mode is normal

K1L073 = Y1_command_2_local[0] & !Y1_command_2_local[3] & (K1_last_down # !Y1_command_2_local[1]);


--K1L963 is coinc:inst_coinc|last_up_pol~0
--operation mode is normal

K1L963 = K1L073 & K1L175Q & !K1L535 & !K1L045;


--F1_tick is flasher_board:flasher_board_inst|tick
--operation mode is normal

F1_tick_lut_out = F1L42 $ F1L43;
F1_tick = DFFE(F1_tick_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--BB42_sload_path[20] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[20]
--operation mode is counter

BB42_sload_path[20]_lut_out = BB42_sload_path[20] $ !BB42L14;
BB42_sload_path[20]_reg_input = Y1_command_2_local[24] & BB42_sload_path[20]_lut_out;
BB42_sload_path[20] = DFFE(BB42_sload_path[20]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L34 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is counter

BB42L34 = CARRY(BB42_sload_path[20] & !BB42L14);


--BB42_sload_path[21] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[21]
--operation mode is counter

BB42_sload_path[21]_lut_out = BB42_sload_path[21] $ BB42L34;
BB42_sload_path[21]_reg_input = Y1_command_2_local[24] & BB42_sload_path[21]_lut_out;
BB42_sload_path[21] = DFFE(BB42_sload_path[21]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L54 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is counter

BB42L54 = CARRY(!BB42L34 # !BB42_sload_path[21]);


--BB42_sload_path[19] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[19]
--operation mode is counter

BB42_sload_path[19]_lut_out = BB42_sload_path[19] $ BB42L93;
BB42_sload_path[19]_reg_input = Y1_command_2_local[24] & BB42_sload_path[19]_lut_out;
BB42_sload_path[19] = DFFE(BB42_sload_path[19]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L14 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is counter

BB42L14 = CARRY(!BB42L93 # !BB42_sload_path[19]);


--F1L72 is flasher_board:flasher_board_inst|Mux~20
--operation mode is normal

F1L72 = Y1_command_1_local[17] & (Y1_command_1_local[16] # BB42_sload_path[21]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & BB42_sload_path[19];


--BB42_sload_path[22] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[22]
--operation mode is counter

BB42_sload_path[22]_lut_out = BB42_sload_path[22] $ !BB42L54;
BB42_sload_path[22]_reg_input = Y1_command_2_local[24] & BB42_sload_path[22]_lut_out;
BB42_sload_path[22] = DFFE(BB42_sload_path[22]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L74 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is counter

BB42L74 = CARRY(BB42_sload_path[22] & !BB42L54);


--F1L82 is flasher_board:flasher_board_inst|Mux~21
--operation mode is normal

F1L82 = F1L72 & (BB42_sload_path[22] # !Y1_command_1_local[16]) # !F1L72 & BB42_sload_path[20] & Y1_command_1_local[16];


--BB42_sload_path[25] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[25]
--operation mode is counter

BB42_sload_path[25]_lut_out = BB42_sload_path[25] $ BB42L15;
BB42_sload_path[25]_reg_input = Y1_command_2_local[24] & BB42_sload_path[25]_lut_out;
BB42_sload_path[25] = DFFE(BB42_sload_path[25]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L35 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is counter

BB42L35 = CARRY(!BB42L15 # !BB42_sload_path[25]);


--BB42_sload_path[24] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[24]
--operation mode is counter

BB42_sload_path[24]_lut_out = BB42_sload_path[24] $ !BB42L94;
BB42_sload_path[24]_reg_input = Y1_command_2_local[24] & BB42_sload_path[24]_lut_out;
BB42_sload_path[24] = DFFE(BB42_sload_path[24]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L15 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is counter

BB42L15 = CARRY(BB42_sload_path[24] & !BB42L94);


--BB42_sload_path[23] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[23]
--operation mode is counter

BB42_sload_path[23]_lut_out = BB42_sload_path[23] $ BB42L74;
BB42_sload_path[23]_reg_input = Y1_command_2_local[24] & BB42_sload_path[23]_lut_out;
BB42_sload_path[23] = DFFE(BB42_sload_path[23]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L94 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is counter

BB42L94 = CARRY(!BB42L74 # !BB42_sload_path[23]);


--F1L92 is flasher_board:flasher_board_inst|Mux~22
--operation mode is normal

F1L92 = Y1_command_1_local[16] & (Y1_command_1_local[17] # BB42_sload_path[24]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & BB42_sload_path[23];


--BB42_sload_path[26] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[26]
--operation mode is counter

BB42_sload_path[26]_lut_out = BB42_sload_path[26] $ !BB42L35;
BB42_sload_path[26]_reg_input = Y1_command_2_local[24] & BB42_sload_path[26]_lut_out;
BB42_sload_path[26] = DFFE(BB42_sload_path[26]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L55 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is counter

BB42L55 = CARRY(BB42_sload_path[26] & !BB42L35);


--F1L03 is flasher_board:flasher_board_inst|Mux~23
--operation mode is normal

F1L03 = F1L92 & (BB42_sload_path[26] # !Y1_command_1_local[17]) # !F1L92 & BB42_sload_path[25] & Y1_command_1_local[17];


--BB42_sload_path[17] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[17]
--operation mode is counter

BB42_sload_path[17]_lut_out = BB42_sload_path[17] $ BB42L53;
BB42_sload_path[17]_reg_input = Y1_command_2_local[24] & BB42_sload_path[17]_lut_out;
BB42_sload_path[17] = DFFE(BB42_sload_path[17]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L73 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is counter

BB42L73 = CARRY(!BB42L53 # !BB42_sload_path[17]);


--BB42_sload_path[16] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[16]
--operation mode is counter

BB42_sload_path[16]_lut_out = BB42_sload_path[16] $ !BB42L33;
BB42_sload_path[16]_reg_input = Y1_command_2_local[24] & BB42_sload_path[16]_lut_out;
BB42_sload_path[16] = DFFE(BB42_sload_path[16]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L53 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is counter

BB42L53 = CARRY(BB42_sload_path[16] & !BB42L33);


--BB42_sload_path[15] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is counter

BB42_sload_path[15]_lut_out = BB42_sload_path[15] $ BB42L13;
BB42_sload_path[15]_reg_input = Y1_command_2_local[24] & BB42_sload_path[15]_lut_out;
BB42_sload_path[15] = DFFE(BB42_sload_path[15]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L33 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is counter

BB42L33 = CARRY(!BB42L13 # !BB42_sload_path[15]);


--F1L52 is flasher_board:flasher_board_inst|Mux~18
--operation mode is normal

F1L52 = Y1_command_1_local[16] & (Y1_command_1_local[17] # BB42_sload_path[16]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & BB42_sload_path[15];


--BB42_sload_path[18] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[18]
--operation mode is counter

BB42_sload_path[18]_lut_out = BB42_sload_path[18] $ !BB42L73;
BB42_sload_path[18]_reg_input = Y1_command_2_local[24] & BB42_sload_path[18]_lut_out;
BB42_sload_path[18] = DFFE(BB42_sload_path[18]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L93 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is counter

BB42L93 = CARRY(BB42_sload_path[18] & !BB42L73);


--F1L62 is flasher_board:flasher_board_inst|Mux~19
--operation mode is normal

F1L62 = F1L52 & (BB42_sload_path[18] # !Y1_command_1_local[17]) # !F1L52 & BB42_sload_path[17] & Y1_command_1_local[17];


--F1L32 is flasher_board:flasher_board_inst|Mux~16
--operation mode is normal

F1L32 = Y1_command_1_local[19] & (Y1_command_1_local[18] # F1L03) # !Y1_command_1_local[19] & !Y1_command_1_local[18] & F1L62;


--BB42_sload_path[28] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[28]
--operation mode is counter

BB42_sload_path[28]_lut_out = BB42_sload_path[28] $ !BB42L75;
BB42_sload_path[28]_reg_input = Y1_command_2_local[24] & BB42_sload_path[28]_lut_out;
BB42_sload_path[28] = DFFE(BB42_sload_path[28]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L95 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is counter

BB42L95 = CARRY(BB42_sload_path[28] & !BB42L75);


--BB42_sload_path[29] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[29]
--operation mode is counter

BB42_sload_path[29]_lut_out = BB42_sload_path[29] $ BB42L95;
BB42_sload_path[29]_reg_input = Y1_command_2_local[24] & BB42_sload_path[29]_lut_out;
BB42_sload_path[29] = DFFE(BB42_sload_path[29]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L16 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is counter

BB42L16 = CARRY(!BB42L95 # !BB42_sload_path[29]);


--BB42_sload_path[27] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[27]
--operation mode is counter

BB42_sload_path[27]_lut_out = BB42_sload_path[27] $ BB42L55;
BB42_sload_path[27]_reg_input = Y1_command_2_local[24] & BB42_sload_path[27]_lut_out;
BB42_sload_path[27] = DFFE(BB42_sload_path[27]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L75 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is counter

BB42L75 = CARRY(!BB42L55 # !BB42_sload_path[27]);


--F1L13 is flasher_board:flasher_board_inst|Mux~24
--operation mode is normal

F1L13 = Y1_command_1_local[17] & (Y1_command_1_local[16] # BB42_sload_path[29]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & BB42_sload_path[27];


--BB42_sload_path[30] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[30]
--operation mode is normal

BB42_sload_path[30]_lut_out = BB42_sload_path[30] $ !BB42L16;
BB42_sload_path[30]_reg_input = Y1_command_2_local[24] & BB42_sload_path[30]_lut_out;
BB42_sload_path[30] = DFFE(BB42_sload_path[30]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1L23 is flasher_board:flasher_board_inst|Mux~25
--operation mode is normal

F1L23 = F1L13 & (BB42_sload_path[30] # !Y1_command_1_local[16]) # !F1L13 & BB42_sload_path[28] & Y1_command_1_local[16];


--F1L42 is flasher_board:flasher_board_inst|Mux~17
--operation mode is normal

F1L42 = F1L32 & (F1L23 # !Y1_command_1_local[18]) # !F1L32 & F1L82 & Y1_command_1_local[18];


--F1_cnt_old[25] is flasher_board:flasher_board_inst|cnt_old[25]
--operation mode is normal

F1_cnt_old[25]_lut_out = BB42_sload_path[25];
F1_cnt_old[25] = DFFE(F1_cnt_old[25]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1_cnt_old[24] is flasher_board:flasher_board_inst|cnt_old[24]
--operation mode is normal

F1_cnt_old[24]_lut_out = BB42_sload_path[24];
F1_cnt_old[24] = DFFE(F1_cnt_old[24]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1_cnt_old[23] is flasher_board:flasher_board_inst|cnt_old[23]
--operation mode is normal

F1_cnt_old[23]_lut_out = BB42_sload_path[23];
F1_cnt_old[23] = DFFE(F1_cnt_old[23]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1L93 is flasher_board:flasher_board_inst|Mux~32
--operation mode is normal

F1L93 = Y1_command_1_local[16] & (Y1_command_1_local[17] # F1_cnt_old[24]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & F1_cnt_old[23];


--F1_cnt_old[26] is flasher_board:flasher_board_inst|cnt_old[26]
--operation mode is normal

F1_cnt_old[26]_lut_out = BB42_sload_path[26];
F1_cnt_old[26] = DFFE(F1_cnt_old[26]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1L04 is flasher_board:flasher_board_inst|Mux~33
--operation mode is normal

F1L04 = F1L93 & (F1_cnt_old[26] # !Y1_command_1_local[17]) # !F1L93 & F1_cnt_old[25] & Y1_command_1_local[17];


--F1_cnt_old[20] is flasher_board:flasher_board_inst|cnt_old[20]
--operation mode is normal

F1_cnt_old[20]_lut_out = BB42_sload_path[20];
F1_cnt_old[20] = DFFE(F1_cnt_old[20]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1_cnt_old[21] is flasher_board:flasher_board_inst|cnt_old[21]
--operation mode is normal

F1_cnt_old[21]_lut_out = BB42_sload_path[21];
F1_cnt_old[21] = DFFE(F1_cnt_old[21]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1_cnt_old[19] is flasher_board:flasher_board_inst|cnt_old[19]
--operation mode is normal

F1_cnt_old[19]_lut_out = BB42_sload_path[19];
F1_cnt_old[19] = DFFE(F1_cnt_old[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1L73 is flasher_board:flasher_board_inst|Mux~30
--operation mode is normal

F1L73 = Y1_command_1_local[17] & (Y1_command_1_local[16] # F1_cnt_old[21]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & F1_cnt_old[19];


--F1_cnt_old[22] is flasher_board:flasher_board_inst|cnt_old[22]
--operation mode is normal

F1_cnt_old[22]_lut_out = BB42_sload_path[22];
F1_cnt_old[22] = DFFE(F1_cnt_old[22]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1L83 is flasher_board:flasher_board_inst|Mux~31
--operation mode is normal

F1L83 = F1L73 & (F1_cnt_old[22] # !Y1_command_1_local[16]) # !F1L73 & F1_cnt_old[20] & Y1_command_1_local[16];


--F1_cnt_old[17] is flasher_board:flasher_board_inst|cnt_old[17]
--operation mode is normal

F1_cnt_old[17]_lut_out = BB42_sload_path[17];
F1_cnt_old[17] = DFFE(F1_cnt_old[17]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1_cnt_old[16] is flasher_board:flasher_board_inst|cnt_old[16]
--operation mode is normal

F1_cnt_old[16]_lut_out = BB42_sload_path[16];
F1_cnt_old[16] = DFFE(F1_cnt_old[16]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1_cnt_old[15] is flasher_board:flasher_board_inst|cnt_old[15]
--operation mode is normal

F1_cnt_old[15]_lut_out = BB42_sload_path[15];
F1_cnt_old[15] = DFFE(F1_cnt_old[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1L53 is flasher_board:flasher_board_inst|Mux~28
--operation mode is normal

F1L53 = Y1_command_1_local[16] & (Y1_command_1_local[17] # F1_cnt_old[16]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & F1_cnt_old[15];


--F1_cnt_old[18] is flasher_board:flasher_board_inst|cnt_old[18]
--operation mode is normal

F1_cnt_old[18]_lut_out = BB42_sload_path[18];
F1_cnt_old[18] = DFFE(F1_cnt_old[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1L63 is flasher_board:flasher_board_inst|Mux~29
--operation mode is normal

F1L63 = F1L53 & (F1_cnt_old[18] # !Y1_command_1_local[17]) # !F1L53 & F1_cnt_old[17] & Y1_command_1_local[17];


--F1L33 is flasher_board:flasher_board_inst|Mux~26
--operation mode is normal

F1L33 = Y1_command_1_local[18] & (Y1_command_1_local[19] # F1L83) # !Y1_command_1_local[18] & !Y1_command_1_local[19] & F1L63;


--F1_cnt_old[28] is flasher_board:flasher_board_inst|cnt_old[28]
--operation mode is normal

F1_cnt_old[28]_lut_out = BB42_sload_path[28];
F1_cnt_old[28] = DFFE(F1_cnt_old[28]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1_cnt_old[29] is flasher_board:flasher_board_inst|cnt_old[29]
--operation mode is normal

F1_cnt_old[29]_lut_out = BB42_sload_path[29];
F1_cnt_old[29] = DFFE(F1_cnt_old[29]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1_cnt_old[27] is flasher_board:flasher_board_inst|cnt_old[27]
--operation mode is normal

F1_cnt_old[27]_lut_out = BB42_sload_path[27];
F1_cnt_old[27] = DFFE(F1_cnt_old[27]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1L14 is flasher_board:flasher_board_inst|Mux~34
--operation mode is normal

F1L14 = Y1_command_1_local[17] & (Y1_command_1_local[16] # F1_cnt_old[29]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & F1_cnt_old[27];


--F1_cnt_old[30] is flasher_board:flasher_board_inst|cnt_old[30]
--operation mode is normal

F1_cnt_old[30]_lut_out = BB42_sload_path[30];
F1_cnt_old[30] = DFFE(F1_cnt_old[30]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--F1L24 is flasher_board:flasher_board_inst|Mux~35
--operation mode is normal

F1L24 = F1L14 & (F1_cnt_old[30] # !Y1_command_1_local[16]) # !F1L14 & F1_cnt_old[28] & Y1_command_1_local[16];


--F1L43 is flasher_board:flasher_board_inst|Mux~27
--operation mode is normal

F1L43 = F1L33 & (F1L24 # !Y1_command_1_local[19]) # !F1L33 & F1L04 & Y1_command_1_local[19];


--PC3_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

PC3_aeb_out = BB2_sload_path[1] & BB2_sload_path[0] & !BB2_sload_path[2] & !BB2_sload_path[3];


--WB1_ina[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[9]
--operation mode is normal

WB1_ina[9]_lut_out = XB1_mean_val[9];
WB1_ina[9] = DFFE(WB1_ina[9]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[9]
--operation mode is normal

WB1_ind[9]_lut_out = WB1_inc[9];
WB1_ind[9] = DFFE(WB1_ind[9]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1L84 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~8COMBOUT
--operation mode is arithmetic

WB1L84 = WB1_ina[8] & WB1_ind[8] & !WB1L54 # !WB1_ina[8] & (WB1_ind[8] # !WB1L54);

--WB1L74 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~8
--operation mode is arithmetic

WB1L74 = CARRY(WB1_ina[8] & WB1_ind[8] & !WB1L54 # !WB1_ina[8] & (WB1_ind[8] # !WB1L54));


--WB1_dudt[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[8]
--operation mode is normal

WB1_dudt[8]_lut_out = PB1_com_thr[7] & SC1L91Q;
WB1_dudt[8] = DFFE(WB1_dudt[8]_lut_out, GLOBAL(FE1_outclock0), , , !SC1_dudt_ena);


--WB1L771 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~9
--operation mode is arithmetic

WB1L771 = WB1_ind[8] $ WB1_ina[8] $ WB1L671;

--WB1L871 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~9COUT
--operation mode is arithmetic

WB1L871 = CARRY(WB1_ind[8] & (!WB1L671 # !WB1_ina[8]) # !WB1_ind[8] & !WB1_ina[8] & !WB1L671);


--WB1L591 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~13COMBOUT
--operation mode is arithmetic

WB1L591 = WB1_dudt[7] & WB1L571 & WB1L291 # !WB1_dudt[7] & (WB1L571 # WB1L291);

--WB1L491 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~13
--operation mode is arithmetic

WB1L491 = CARRY(WB1_dudt[7] & (!WB1L291 # !WB1L571) # !WB1_dudt[7] & !WB1L571 & !WB1L291);


--BB5_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

BB5_sload_path[1]_lut_out = BB5_sload_path[1] $ BB5L3;
BB5_sload_path[1] = DFFE(BB5_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), SC1_ct_aclr, , );

--BB5L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

BB5L5 = CARRY(!BB5L3 # !BB5_sload_path[1]);


--WB1_min_level is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|min_level
--operation mode is normal

WB1_min_level_lut_out = WB1L91 & (WB1L341 # WB1L621 # WB1L821);
WB1_min_level = DFFE(WB1_min_level_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--SC1L71Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~30
--operation mode is normal

SC1L71Q_lut_out = !SC1L01 & !SC1L2 & (!BB5_sload_path[4] # !SC1L12Q);
SC1L71Q = DFFE(SC1L71Q_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--SC1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|MIN_DUDT~20
--operation mode is normal

SC1L21 = WB1_min_level & !SC1L71Q & !EC1_ctclr;


--WB1_max_level is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|max_level
--operation mode is normal

WB1_max_level_lut_out = WB1L91 & WB1L951;
WB1_max_level = DFFE(WB1_max_level_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--SC1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|MAX_DUDT~39
--operation mode is normal

SC1L11 = !BB5_sload_path[2] & (SC1L91Q # WB1_max_level & SC1L02Q);


--SC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~391
--operation mode is normal

SC1L2 = !SC1L71Q & (EC1_ctclr # !WB1_min_level & !WB1_max_level);


--SC1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|ct_aclr~127
--operation mode is normal

SC1L6 = SC1L81Q # SC1L22Q & (BB5_sload_path[4] # !EC1_ctclr);


--SC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~392
--operation mode is normal

SC1L3 = !BB5_sload_path[4] & !WB1_hl_edge;


--BB3_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

BB3_sload_path[1]_lut_out = BB3_sload_path[1] $ BB3L3;
BB3_sload_path[1] = DFFE(BB3_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , BB2L31);

--BB3L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

BB3L5 = CARRY(!BB3L3 # !BB3_sload_path[1]);


--PB1_rec_del[4] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[4]
--operation mode is normal

PB1_rec_del[4]_lut_out = Y1_com_thr_del[20];
PB1_rec_del[4] = DFFE(PB1_rec_del[4]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_thr_del_wr);


--DC1_rec[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec[0]
--operation mode is normal

DC1_rec[0]_lut_out = KB1_DRREQ_WT # KB1_REC_PULSE # KB1_REC_WT # !KB1L92;
DC1_rec[0] = DFFE(DC1_rec[0]_lut_out, GLOBAL(FE1_outclock0), !NB1_RES, , );


--DC1_rec[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec[1]
--operation mode is normal

DC1_rec[1]_lut_out = DC1_rec[0];
DC1_rec[1] = DFFE(DC1_rec[1]_lut_out, GLOBAL(FE1_outclock0), !NB1_RES, , );


--DC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|_~1
--operation mode is normal

DC1L2 = DC1_rec[0] & !DC1_rec[1] # !BB21L81;


--DC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|_~0
--operation mode is normal

DC1L1 = DC1_rec[0] & !DC1_rec[1];


--PB1_rec_del[5] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[5]
--operation mode is normal

PB1_rec_del[5]_lut_out = Y1_com_thr_del[21];
PB1_rec_del[5] = DFFE(PB1_rec_del[5]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_thr_del_wr);


--PB1_rec_del[6] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[6]
--operation mode is normal

PB1_rec_del[6]_lut_out = Y1_com_thr_del[22];
PB1_rec_del[6] = DFFE(PB1_rec_del[6]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_thr_del_wr);


--PB1_rec_del[7] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[7]
--operation mode is normal

PB1_rec_del[7]_lut_out = Y1_com_thr_del[23];
PB1_rec_del[7] = DFFE(PB1_rec_del[7]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_thr_del_wr);


--PB1_rec_del[0] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[0]
--operation mode is normal

PB1_rec_del[0]_lut_out = Y1_com_thr_del[16];
PB1_rec_del[0] = DFFE(PB1_rec_del[0]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_thr_del_wr);


--PB1_rec_del[1] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[1]
--operation mode is normal

PB1_rec_del[1]_lut_out = !Y1_com_thr_del[17];
PB1_rec_del[1] = DFFE(PB1_rec_del[1]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_thr_del_wr);


--PB1_rec_del[2] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[2]
--operation mode is normal

PB1_rec_del[2]_lut_out = Y1_com_thr_del[18];
PB1_rec_del[2] = DFFE(PB1_rec_del[2]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_thr_del_wr);


--PB1_rec_del[3] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[3]
--operation mode is normal

PB1_rec_del[3]_lut_out = !Y1_com_thr_del[19];
PB1_rec_del[3] = DFFE(PB1_rec_del[3]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_thr_del_wr);


--EC1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~1026
--operation mode is normal

EC1L9 = JC1_dffs[3] & !JC1_dffs[4] # !JC1_dffs[3] & (!JC1_dffs[5] & !JC1_dffs[4] # !JC1_dffs[1]);


--EC1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~1027
--operation mode is normal

EC1L01 = JC1_dffs[6] & JC1_dffs[4] # !JC1_dffs[6] & (JC1_dffs[5] # JC1_dffs[1]);


--EC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~24
--operation mode is normal

EC1L1 = SC1_rxd & !EC1_ctclr;


--Y1L3601 is slaveregister:slaveregister_inst|rx_dpr_radr_local~9977
--operation mode is normal

Y1L3601 = (!C1_reg_address[13] & !C1_reg_address[14] & !C1_reg_address[15] & !C1_reg_address[12]) & CASCADE(Y1L3201);

--Y1L4601 is slaveregister:slaveregister_inst|rx_dpr_radr_local~9978
--operation mode is normal

Y1L4601 = (!C1_reg_address[13] & !C1_reg_address[14] & !C1_reg_address[15] & !C1_reg_address[12]) & CASCADE(Y1L3201);


--Q1_MultiSPE_latch is hit_counter_ff:inst_hit_counter_ff|MultiSPE_latch
--operation mode is normal

Q1_MultiSPE_latch_lut_out = M1_FE_TEST_PULSE # !Q1_FE_pulse_local;
Q1_MultiSPE_latch = DFFE(Q1_MultiSPE_latch_lut_out, MultiSPE, Q1_MultiSPErst, , );


--Q1_OneSPE_latch is hit_counter_ff:inst_hit_counter_ff|OneSPE_latch
--operation mode is normal

Q1_OneSPE_latch_lut_out = M1_FE_TEST_PULSE # !Q1_FE_pulse_local;
Q1_OneSPE_latch = DFFE(Q1_OneSPE_latch_lut_out, OneSPE, Q1_OneSPErst, , );


--Y1_com_thr_del[28] is slaveregister:slaveregister_inst|com_thr_del[28]
--operation mode is normal

Y1_com_thr_del[28]_lut_out = LE1_MASTERHWDATA[28];
Y1_com_thr_del[28] = DFFE(Y1_com_thr_del[28]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--Y1_com_thr_del[29] is slaveregister:slaveregister_inst|com_thr_del[29]
--operation mode is normal

Y1_com_thr_del[29]_lut_out = LE1_MASTERHWDATA[29];
Y1_com_thr_del[29] = DFFE(Y1_com_thr_del[29]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--Y1_com_thr_del[30] is slaveregister:slaveregister_inst|com_thr_del[30]
--operation mode is normal

Y1_com_thr_del[30]_lut_out = LE1_MASTERHWDATA[30];
Y1_com_thr_del[30] = DFFE(Y1_com_thr_del[30]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--Y1_com_thr_del[31] is slaveregister:slaveregister_inst|com_thr_del[31]
--operation mode is normal

Y1_com_thr_del[31]_lut_out = LE1_MASTERHWDATA[31];
Y1_com_thr_del[31] = DFFE(Y1_com_thr_del[31]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--Y1_com_thr_del[24] is slaveregister:slaveregister_inst|com_thr_del[24]
--operation mode is normal

Y1_com_thr_del[24]_lut_out = LE1_MASTERHWDATA[24];
Y1_com_thr_del[24] = DFFE(Y1_com_thr_del[24]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--Y1_com_thr_del[25] is slaveregister:slaveregister_inst|com_thr_del[25]
--operation mode is normal

Y1_com_thr_del[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_com_thr_del[25] = DFFE(Y1_com_thr_del[25]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--Y1_com_thr_del[26] is slaveregister:slaveregister_inst|com_thr_del[26]
--operation mode is normal

Y1_com_thr_del[26]_lut_out = LE1_MASTERHWDATA[26];
Y1_com_thr_del[26] = DFFE(Y1_com_thr_del[26]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--Y1_com_thr_del[27] is slaveregister:slaveregister_inst|com_thr_del[27]
--operation mode is normal

Y1_com_thr_del[27]_lut_out = LE1_MASTERHWDATA[27];
Y1_com_thr_del[27] = DFFE(Y1_com_thr_del[27]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--QC2L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]~138
--operation mode is arithmetic

QC2L9 = BB12_pre_out[5] # BB12_pre_out[4] # !QC2_or_node[0][1];

--QC2_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

QC2_or_node[0][2] = CARRY(BB12_pre_out[5] # BB12_pre_out[4] # !QC2_or_node[0][1]);


--BB12_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is arithmetic

BB12_pre_out[7]_lut_out = BB12_pre_out[7] $ BB12_the_carries[7];
BB12_pre_out[7] = DFFE(BB12_pre_out[7]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--BB12_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is arithmetic

BB12_the_carries[8] = CARRY(BB12_pre_out[7] $ MB1_inst46 # !BB12_the_carries[7]);


--BB12_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is arithmetic

BB12_pre_out[6]_lut_out = BB12_pre_out[6] $ !BB12_the_carries[6];
BB12_pre_out[6] = DFFE(BB12_pre_out[6]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--BB12_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is arithmetic

BB12_the_carries[7] = CARRY(!BB12_the_carries[6] & (BB12_pre_out[6] $ !MB1_inst46));


--H1L81 is atwd_ping_pong:inst_atwd_ping_pong|Select~225
--operation mode is normal

H1L81 = H1L6Q & Y1_command_0_local[2] & !H1_atwd0_read_done_dly;


--H1L91 is atwd_ping_pong:inst_atwd_ping_pong|Select~226
--operation mode is normal

H1L91 = H1L11Q & !EB2_TriggerComplete_in_sync;


--K1L242 is coinc:inst_coinc|add~109
--operation mode is arithmetic

K1L242 = K1L142 $ (K1_ATWD_A_launch # K1_\LCATWD:ATWD_A_down_post_cnt[4]);

--K1L342 is coinc:inst_coinc|add~109COUT
--operation mode is arithmetic

K1L342 = CARRY(!K1_ATWD_A_launch & !K1_\LCATWD:ATWD_A_down_post_cnt[4] & !K1L142);


--K1_\LCATWD:ATWD_A_down_post_cnt[3] is coinc:inst_coinc|\LCATWD:ATWD_A_down_post_cnt[3]
--operation mode is normal

K1_\LCATWD:ATWD_A_down_post_cnt[3]_lut_out = !K1L042;
K1_\LCATWD:ATWD_A_down_post_cnt[3] = DFFE(K1_\LCATWD:ATWD_A_down_post_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L174 is coinc:inst_coinc|LessThan~280COMBOUT
--operation mode is arithmetic

K1L174 = K1_\LCATWD:ATWD_A_down_post_cnt[2] & (Y1_command_5_local[26] # !K1L864) # !K1_\LCATWD:ATWD_A_down_post_cnt[2] & Y1_command_5_local[26] & !K1L864;

--K1L074 is coinc:inst_coinc|LessThan~280
--operation mode is arithmetic

K1L074 = CARRY(K1_\LCATWD:ATWD_A_down_post_cnt[2] & (Y1_command_5_local[26] # !K1L864) # !K1_\LCATWD:ATWD_A_down_post_cnt[2] & Y1_command_5_local[26] & !K1L864);


--K1L462 is coinc:inst_coinc|add~121
--operation mode is arithmetic

K1L462 = K1L362 $ (K1L493 # K1_\LCATWD:ATWD_A_down_pre_cnt[4]);

--K1L562 is coinc:inst_coinc|add~121COUT
--operation mode is arithmetic

K1L562 = CARRY(!K1L493 & !K1_\LCATWD:ATWD_A_down_pre_cnt[4] & !K1L362);


--K1_\LCATWD:ATWD_A_down_pre_cnt[3] is coinc:inst_coinc|\LCATWD:ATWD_A_down_pre_cnt[3]
--operation mode is normal

K1_\LCATWD:ATWD_A_down_pre_cnt[3]_lut_out = !K1L262;
K1_\LCATWD:ATWD_A_down_pre_cnt[3] = DFFE(K1_\LCATWD:ATWD_A_down_pre_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L472 is coinc:inst_coinc|ATWD_A_down_pre_cnt~169
--operation mode is normal

K1L472 = !K1_\LCATWD:ATWD_A_down_pre_cnt[3] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1L394 is coinc:inst_coinc|LessThan~292COMBOUT
--operation mode is arithmetic

K1L394 = K1L572 & Y1_command_5_local[18] & !K1L094 # !K1L572 & (Y1_command_5_local[18] # !K1L094);

--K1L294 is coinc:inst_coinc|LessThan~292
--operation mode is arithmetic

K1L294 = CARRY(K1L572 & Y1_command_5_local[18] & !K1L094 # !K1L572 & (Y1_command_5_local[18] # !K1L094));


--K1L064 is coinc:inst_coinc|LessThan~274COMBOUT
--operation mode is arithmetic

K1L064 = K1_\LCATWD:ATWD_A_up_post_cnt[2] & (Y1_command_5_local[10] # !K1L754) # !K1_\LCATWD:ATWD_A_up_post_cnt[2] & Y1_command_5_local[10] & !K1L754;

--K1L954 is coinc:inst_coinc|LessThan~274
--operation mode is arithmetic

K1L954 = CARRY(K1_\LCATWD:ATWD_A_up_post_cnt[2] & (Y1_command_5_local[10] # !K1L754) # !K1_\LCATWD:ATWD_A_up_post_cnt[2] & Y1_command_5_local[10] & !K1L754);


--K1L352 is coinc:inst_coinc|add~115
--operation mode is arithmetic

K1L352 = K1L252 $ (K1L693 # K1_\LCATWD:ATWD_A_up_pre_cnt[4]);

--K1L452 is coinc:inst_coinc|add~115COUT
--operation mode is arithmetic

K1L452 = CARRY(!K1L693 & !K1_\LCATWD:ATWD_A_up_pre_cnt[4] & !K1L252);


--K1_\LCATWD:ATWD_A_up_pre_cnt[3] is coinc:inst_coinc|\LCATWD:ATWD_A_up_pre_cnt[3]
--operation mode is normal

K1_\LCATWD:ATWD_A_up_pre_cnt[3]_lut_out = !K1L152;
K1_\LCATWD:ATWD_A_up_pre_cnt[3] = DFFE(K1_\LCATWD:ATWD_A_up_pre_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L282 is coinc:inst_coinc|ATWD_A_up_pre_cnt~169
--operation mode is normal

K1L282 = !K1_\LCATWD:ATWD_A_up_pre_cnt[3] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--K1L284 is coinc:inst_coinc|LessThan~286COMBOUT
--operation mode is arithmetic

K1L284 = K1L382 & Y1_command_5_local[2] & !K1L974 # !K1L382 & (Y1_command_5_local[2] # !K1L974);

--K1L184 is coinc:inst_coinc|LessThan~286
--operation mode is arithmetic

K1L184 = CARRY(K1L382 & Y1_command_5_local[2] & !K1L974 # !K1L382 & (Y1_command_5_local[2] # !K1L974));


--QC1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]~138
--operation mode is arithmetic

QC1L9 = BB6_pre_out[5] # BB6_pre_out[4] # !QC1_or_node[0][1];

--QC1_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

QC1_or_node[0][2] = CARRY(BB6_pre_out[5] # BB6_pre_out[4] # !QC1_or_node[0][1]);


--BB6_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is arithmetic

BB6_pre_out[7]_lut_out = BB6_pre_out[7] $ BB6_the_carries[7];
BB6_pre_out[7] = DFFE(BB6_pre_out[7]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--BB6_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is arithmetic

BB6_the_carries[8] = CARRY(BB6_pre_out[7] $ LB1L3 # !BB6_the_carries[7]);


--BB6_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is arithmetic

BB6_pre_out[6]_lut_out = BB6_pre_out[6] $ !BB6_the_carries[6];
BB6_pre_out[6] = DFFE(BB6_pre_out[6]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--BB6_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is arithmetic

BB6_the_carries[7] = CARRY(!BB6_the_carries[6] & (BB6_pre_out[6] $ !LB1L3));


--TC1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]~141
--operation mode is arithmetic

TC1L9 = BB6_pre_out[7] & BB6_pre_out[6] & TC1_and_node[0][2];

--TC1_and_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]
--operation mode is arithmetic

TC1_and_node[0][3] = CARRY(!TC1_and_node[0][2] # !BB6_pre_out[6] # !BB6_pre_out[7]);


--H1L02 is atwd_ping_pong:inst_atwd_ping_pong|Select~228
--operation mode is normal

H1L02 = H1L31Q & H1L5Q & !EB1_TriggerComplete_in_sync # !H1L4Q;


--H1L12 is atwd_ping_pong:inst_atwd_ping_pong|Select~229
--operation mode is normal

H1L12 = Y1_command_0_local[10] & !H1_atwd1_read_done_dly;


--K1L902 is coinc:inst_coinc|add~91
--operation mode is arithmetic

K1L902 = K1L802 $ (K1_ATWD_B_launch # K1_\LCATWD:ATWD_B_down_post_cnt[4]);

--K1L012 is coinc:inst_coinc|add~91COUT
--operation mode is arithmetic

K1L012 = CARRY(!K1_ATWD_B_launch & !K1_\LCATWD:ATWD_B_down_post_cnt[4] & !K1L802);


--K1_\LCATWD:ATWD_B_down_post_cnt[3] is coinc:inst_coinc|\LCATWD:ATWD_B_down_post_cnt[3]
--operation mode is normal

K1_\LCATWD:ATWD_B_down_post_cnt[3]_lut_out = !K1L702;
K1_\LCATWD:ATWD_B_down_post_cnt[3] = DFFE(K1_\LCATWD:ATWD_B_down_post_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L724 is coinc:inst_coinc|LessThan~256COMBOUT
--operation mode is arithmetic

K1L724 = K1_\LCATWD:ATWD_B_down_post_cnt[2] & (Y1_command_5_local[26] # !K1L424) # !K1_\LCATWD:ATWD_B_down_post_cnt[2] & Y1_command_5_local[26] & !K1L424;

--K1L624 is coinc:inst_coinc|LessThan~256
--operation mode is arithmetic

K1L624 = CARRY(K1_\LCATWD:ATWD_B_down_post_cnt[2] & (Y1_command_5_local[26] # !K1L424) # !K1_\LCATWD:ATWD_B_down_post_cnt[2] & Y1_command_5_local[26] & !K1L424);


--K1L132 is coinc:inst_coinc|add~103
--operation mode is arithmetic

K1L132 = K1L032 $ (K1L493 # K1_\LCATWD:ATWD_B_down_pre_cnt[4]);

--K1L232 is coinc:inst_coinc|add~103COUT
--operation mode is arithmetic

K1L232 = CARRY(!K1L493 & !K1_\LCATWD:ATWD_B_down_pre_cnt[4] & !K1L032);


--K1_\LCATWD:ATWD_B_down_pre_cnt[3] is coinc:inst_coinc|\LCATWD:ATWD_B_down_pre_cnt[3]
--operation mode is normal

K1_\LCATWD:ATWD_B_down_pre_cnt[3]_lut_out = !K1L922;
K1_\LCATWD:ATWD_B_down_pre_cnt[3] = DFFE(K1_\LCATWD:ATWD_B_down_pre_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L982 is coinc:inst_coinc|ATWD_B_down_pre_cnt~171
--operation mode is normal

K1L982 = !K1_\LCATWD:ATWD_B_down_pre_cnt[3] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1L944 is coinc:inst_coinc|LessThan~268COMBOUT
--operation mode is arithmetic

K1L944 = K1L092 & Y1_command_5_local[18] & !K1L644 # !K1L092 & (Y1_command_5_local[18] # !K1L644);

--K1L844 is coinc:inst_coinc|LessThan~268
--operation mode is arithmetic

K1L844 = CARRY(K1L092 & Y1_command_5_local[18] & !K1L644 # !K1L092 & (Y1_command_5_local[18] # !K1L644));


--K1L614 is coinc:inst_coinc|LessThan~250COMBOUT
--operation mode is arithmetic

K1L614 = K1_\LCATWD:ATWD_B_up_post_cnt[2] & (Y1_command_5_local[10] # !K1L314) # !K1_\LCATWD:ATWD_B_up_post_cnt[2] & Y1_command_5_local[10] & !K1L314;

--K1L514 is coinc:inst_coinc|LessThan~250
--operation mode is arithmetic

K1L514 = CARRY(K1_\LCATWD:ATWD_B_up_post_cnt[2] & (Y1_command_5_local[10] # !K1L314) # !K1_\LCATWD:ATWD_B_up_post_cnt[2] & Y1_command_5_local[10] & !K1L314);


--K1L022 is coinc:inst_coinc|add~97
--operation mode is arithmetic

K1L022 = K1L912 $ (K1L693 # K1_\LCATWD:ATWD_B_up_pre_cnt[4]);

--K1L122 is coinc:inst_coinc|add~97COUT
--operation mode is arithmetic

K1L122 = CARRY(!K1L693 & !K1_\LCATWD:ATWD_B_up_pre_cnt[4] & !K1L912);


--K1_\LCATWD:ATWD_B_up_pre_cnt[3] is coinc:inst_coinc|\LCATWD:ATWD_B_up_pre_cnt[3]
--operation mode is normal

K1_\LCATWD:ATWD_B_up_pre_cnt[3]_lut_out = !K1L812;
K1_\LCATWD:ATWD_B_up_pre_cnt[3] = DFFE(K1_\LCATWD:ATWD_B_up_pre_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L792 is coinc:inst_coinc|ATWD_B_up_pre_cnt~171
--operation mode is normal

K1L792 = !K1_\LCATWD:ATWD_B_up_pre_cnt[3] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--K1L834 is coinc:inst_coinc|LessThan~262COMBOUT
--operation mode is arithmetic

K1L834 = K1L892 & Y1_command_5_local[2] & !K1L534 # !K1L892 & (Y1_command_5_local[2] # !K1L534);

--K1L734 is coinc:inst_coinc|LessThan~262
--operation mode is arithmetic

K1L734 = CARRY(K1L892 & Y1_command_5_local[2] & !K1L534 # !K1L892 & (Y1_command_5_local[2] # !K1L534));


--BB8_counter_cell[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]
--operation mode is counter

BB8_counter_cell[2]_lut_out = BB8_counter_cell[2] $ !BB8L5;
BB8_counter_cell[2]_sload_eqn = (WC1_wfm_ct_sload & ~GND) # (!WC1_wfm_ct_sload & BB8_counter_cell[2]_lut_out);
BB8_counter_cell[2] = DFFE(BB8_counter_cell[2]_sload_eqn, GLOBAL(FE1_outclock0), , , WC1_wfm_ct_clk_en);

--BB8L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

BB8L7 = CARRY(!BB8_counter_cell[2] & !BB8L5);


--WC1L31Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~39
--operation mode is normal

WC1L31Q_lut_out = WC1L6Q & (BB8L41 # WC1L31Q & !ND1_msg_sent) # !WC1L6Q & WC1L31Q & !ND1_msg_sent;
WC1L31Q = DFFE(WC1L31Q_lut_out, GLOBAL(FE1_outclock0), !TB1_tcal_rcvd, , );


--WC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~14
--operation mode is normal

WC1L2 = WC1L7Q & !ND1_tcwf_rd_next;


--WC1L6Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~31
--operation mode is normal

WC1L6Q_lut_out = WC1L21Q;
WC1L6Q = DFFE(WC1L6Q_lut_out, GLOBAL(FE1_outclock0), !TB1_tcal_rcvd, , );


--HD1L65 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~381
--operation mode is normal

HD1L65 = HD1L45Q & (!HD1_loopcnt[3] # !HD1_loopcnt[4] # !HD1L91);


--HD1L25Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~37
--operation mode is normal

HD1L25Q_lut_out = !ND1_crc_init & (HD1L85 # !HD1L15Q);
HD1L25Q = DFFE(HD1L25Q_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--HD1_last_byte is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|last_byte
--operation mode is normal

HD1_last_byte_lut_out = !ND1_crc_init & (HD1_last_byte # ND1_CRC_WAIT);
HD1_last_byte = DFFE(HD1_last_byte_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--HD1L35Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~38
--operation mode is normal

HD1L35Q_lut_out = !ND1_crc_init & (HD1L95 # HD1L71 & HD1L35Q);
HD1L35Q = DFFE(HD1L35Q_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--HD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~45
--operation mode is normal

HD1L12 = !HD1L35Q & !HD1L45Q;


--BB61_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is counter

BB61_pre_out[6]_lut_out = BB61_pre_out[6] $ !BB61_the_carries[6];
BB61_pre_out[6]_sload_eqn = (ND1_crc_init & ME1_portadataout[8]) # (!ND1_crc_init & BB61_pre_out[6]_lut_out);
BB61_pre_out[6] = DFFE(BB61_pre_out[6]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1_plen_clk_en);

--BB61_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is counter

BB61_the_carries[7] = CARRY(!BB61_the_carries[6] & (BB61_pre_out[6] $ !ND1_PL_INC));


--ZB1L24 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~137
--operation mode is normal

ZB1L24 = ZB1L83Q & !EC1_data_stb # !ZB1L73Q;


--ZB1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|add~72
--operation mode is normal

ZB1L1 = ZB1_loopcnt[0] & ZB1_loopcnt[1];


--ZB1L34 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~139
--operation mode is normal

ZB1L34 = ZB1_loopcnt[0] & ZB1_loopcnt[1] & ZB1_loopcnt[2];


--ZB1_srg[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[5]
--operation mode is normal

ZB1_srg[5]_lut_out = ZB1L32 # ZB1L83Q & JC1_dffs[5];
ZB1_srg[5] = DFFE(ZB1_srg[5]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L9);


--ZB1L22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|Select~331
--operation mode is normal

ZB1L22 = ZB1_srg[5] & (ZB1L93Q # ZB1_srg[6] & !ZB1L73Q) # !ZB1_srg[5] & ZB1_srg[6] & !ZB1L73Q;


--WC1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~25
--operation mode is normal

WC1L61 = BB8L41 & (WC1L01Q # WC1L7Q & ND1_tcwf_rd_next) # !BB8L41 & WC1L7Q & ND1_tcwf_rd_next;


--BB9_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

BB9_pre_out[3]_lut_out = BB9_pre_out[3] $ BB9_the_carries[3];
BB9_pre_out[3]_sload_eqn = (DD1L1 & BB9_pre_out[3]) # (!DD1L1 & BB9_pre_out[3]_lut_out);
BB9_pre_out[3] = DFFE(BB9_pre_out[3]_sload_eqn, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );

--BB9_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

BB9_the_carries[4] = CARRY(BB9_pre_out[3] $ CD1_valid_wreq # !BB9_the_carries[3]);


--BB9_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

BB9_pre_out[4]_lut_out = BB9_pre_out[4] $ !BB9_the_carries[4];
BB9_pre_out[4]_sload_eqn = (DD1L1 & BB9_pre_out[4]) # (!DD1L1 & BB9_pre_out[4]_lut_out);
BB9_pre_out[4] = DFFE(BB9_pre_out[4]_sload_eqn, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );

--BB9_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

BB9_the_carries[5] = CARRY(!BB9_the_carries[4] & (BB9_pre_out[4] $ !CD1_valid_wreq));


--BB9_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is normal

BB9_pre_out[5]_lut_out = BB9_pre_out[5] $ BB9_the_carries[5];
BB9_pre_out[5]_sload_eqn = (DD1L1 & BB9_pre_out[5]) # (!DD1L1 & BB9_pre_out[5]_lut_out);
BB9_pre_out[5] = DFFE(BB9_pre_out[5]_sload_eqn, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );


--BB9_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

BB9_pre_out[1]_lut_out = BB9_pre_out[1] $ BB9_the_carries[1];
BB9_pre_out[1]_sload_eqn = (DD1L1 & BB9_pre_out[1]) # (!DD1L1 & BB9_pre_out[1]_lut_out);
BB9_pre_out[1] = DFFE(BB9_pre_out[1]_sload_eqn, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );

--BB9_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

BB9_the_carries[2] = CARRY(BB9_pre_out[1] $ CD1_valid_wreq # !BB9_the_carries[1]);


--BB9_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

BB9_pre_out[2]_lut_out = BB9_pre_out[2] $ !BB9_the_carries[2];
BB9_pre_out[2]_sload_eqn = (DD1L1 & BB9_pre_out[2]) # (!DD1L1 & BB9_pre_out[2]_lut_out);
BB9_pre_out[2] = DFFE(BB9_pre_out[2]_sload_eqn, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );

--BB9_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

BB9_the_carries[3] = CARRY(!BB9_the_carries[2] & (BB9_pre_out[2] $ !CD1_valid_wreq));


--BB9_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB9_sload_path[0]_lut_out = !BB9_sload_path[0];
BB9_sload_path[0]_sload_eqn = (DD1L1 & BB9_sload_path[0]) # (!DD1L1 & BB9_sload_path[0]_lut_out);
BB9_sload_path[0] = DFFE(BB9_sload_path[0]_sload_eqn, GLOBAL(FE1_outclock0), WC1_tcwf_aclr, , );

--BB9_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

BB9_the_carries[1] = CARRY(CD1_valid_wreq $ !BB9_sload_path[0]);


--WC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~258
--operation mode is normal

WC1L4 = PC6_agb_out & WC1L9Q;


--CD1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|_~0
--operation mode is normal

CD1L1 = WC1_tcwf_rdreq & DD1_b_non_empty & !CD1_rd_ptr_lsb;


--Y1L113 is slaveregister:slaveregister_inst|dom_id[0]~374
--operation mode is normal

Y1L113 = Y1L263 & !C1_reg_address[2];


--Y1_dom_id[1] is slaveregister:slaveregister_inst|dom_id[1]
--operation mode is normal

Y1_dom_id[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_dom_id[1] = DFFE(Y1_dom_id[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

JC3_dffs[2]_lut_out = Y1_dom_id[2] & (JC3_dffs[3] # ND1_ID_LOAD) # !Y1_dom_id[2] & JC3_dffs[3] & !ND1_ID_LOAD;
JC3_dffs[2] = DFFE(JC3_dffs[2]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--UC2_SRG[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[8]
--operation mode is normal

UC2_SRG[8]_lut_out = ND1_crc_init # HD1_crc32_en & UC2L04 # !HD1_crc32_en & UC2_SRG[8];
UC2_SRG[8] = DFFE(UC2_SRG[8]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[0]
--operation mode is normal

UC2_SRG[0]_lut_out = ND1_crc_init # HD1_crc32_en & UC2L43 # !HD1_crc32_en & UC2_SRG[0];
UC2_SRG[0] = DFFE(UC2_SRG[0]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--VD31L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

VD31L1 = ND1_muxsel1 # ND1_muxsel0 & UC2_SRG[8] # !ND1_muxsel0 & UC2_SRG[0];


--UC2_SRG[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[24]
--operation mode is normal

UC2_SRG[24]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[23] # !HD1_crc32_en & UC2_SRG[24];
UC2_SRG[24] = DFFE(UC2_SRG[24]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[16]
--operation mode is normal

UC2_SRG[16]_lut_out = ND1_crc_init # HD1_crc32_en & UC2L44 # !HD1_crc32_en & UC2_SRG[16];
UC2_SRG[16] = DFFE(UC2_SRG[16]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--VD31L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

VD31L2 = (ND1_muxsel0 & UC2_SRG[24] # !ND1_muxsel0 & UC2_SRG[16] # !ND1_muxsel1) & CASCADE(VD31L1);


--VD21L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

VD21L1 = ND1_muxsel1 # ND1_muxsel0 & ME1_portadataout[8] # !ND1_muxsel0 & ME1_portadataout[0];


--VD21L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

VD21L2 = (ND1_muxsel0 & ME1_portadataout[24] # !ND1_muxsel0 & ME1_portadataout[16] # !ND1_muxsel1) & CASCADE(VD21L1);


--JC2_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

JC2_dffs[0]_lut_out = BB33_sload_path[0] & (JC2_dffs[1] # NB1_tx_time_lat) # !BB33_sload_path[0] & JC2_dffs[1] & !NB1_tx_time_lat;
JC2_dffs[0] = DFFE(JC2_dffs[0]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

JC5_dffs[0]_lut_out = BB33_sload_path[0] & (JC5_dffs[1] # WC1L9Q) # !BB33_sload_path[0] & JC5_dffs[1] & !WC1L9Q;
JC5_dffs[0] = DFFE(JC5_dffs[0]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--VD51L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00018|result_node~27
--operation mode is normal

VD51L1 = ND1_muxsel0 & JC2_dffs[0] # !ND1_muxsel0 & JC5_dffs[0] # !ND1_muxsel1;


--JB3_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|altdpram:FIFOram|q[2]
JB3_q[2]_data_in = COM_AD_D[2];
JB3_q[2]_write_enable = CD1_valid_wreq;
JB3_q[2]_clock_0 = GLOBAL(FE1_outclock0);
JB3_q[2]_clock_1 = GLOBAL(FE1_outclock0);
JB3_q[2]_clear_0 = !WC1_tcwf_aclr;
JB3_q[2]_clock_enable_1 = CD1_valid_rreq;
JB3_q[2]_write_address = WR_ADDR(BB11_sload_path[0], BB11_sload_path[1], BB11_sload_path[2], BB11_sload_path[3], BB11_sload_path[4], BB11_sload_path[5]);
JB3_q[2]_read_address = RD_ADDR(JB3L21, BB01_sload_path[0], BB01_sload_path[1], BB01_sload_path[2], BB01_sload_path[3], BB01_sload_path[4]);
JB3_q[2] = MEMORY_SEGMENT(JB3_q[2]_data_in, JB3_q[2]_write_enable, JB3_q[2]_clock_0, JB3_q[2]_clock_1, JB3_q[2]_clear_0, , , JB3_q[2]_clock_enable_1, VCC, JB3_q[2]_write_address, JB3_q[2]_read_address);


--VD53L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

VD53L1 = ND1_muxsel1 # JB3_q[2] & !ND1_muxsel0;


--VD53L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

VD53L2 = (JC3_dffs[2] & !ND1_muxsel0 # !ND1_muxsel1) & CASCADE(VD53L1);


--VD43L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

VD43L1 = ND1_muxsel3 # ND1_muxsel2 & VD13L2 # !ND1_muxsel2 & VD03L2;


--JC2_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

JC2_dffs[2]_lut_out = BB33_sload_path[2] & (JC2_dffs[3] # NB1_tx_time_lat) # !BB33_sload_path[2] & JC2_dffs[3] & !NB1_tx_time_lat;
JC2_dffs[2] = DFFE(JC2_dffs[2]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

JC5_dffs[2]_lut_out = BB33_sload_path[2] & (JC5_dffs[3] # WC1L9Q) # !BB33_sload_path[2] & JC5_dffs[3] & !WC1L9Q;
JC5_dffs[2] = DFFE(JC5_dffs[2]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--VD33_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00018|result_node
--operation mode is normal

VD33_result_node = ND1_muxsel1 & (ND1_muxsel0 & JC2_dffs[2] # !ND1_muxsel0 & JC5_dffs[2]);


--VD43L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|result_node~26
--operation mode is normal

VD43L2 = (ND1_muxsel2 & VD33_result_node # !ND1_muxsel2 & VD23L2 # !ND1_muxsel3) & CASCADE(VD43L1);


--HD1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~765
--operation mode is normal

HD1L03 = VD35L2 & (VD25L2 # ND1_muxsel4) # !VD35L2 & VD25L2 & !ND1_muxsel4;


--JC4_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

JC4_dffs[6]_lut_out = HD1L13 & (JC4_dffs[7] # XD1_shr_load) # !HD1L13 & JC4_dffs[7] & !XD1_shr_load;
JC4_dffs[6] = DFFE(JC4_dffs[6]_lut_out, GLOBAL(FE1_outclock0), XD1_ct_sclr, , XD1_shr_ena);


--CC1_inst10[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[7]
--operation mode is normal

CC1_inst10[7]_lut_out = COM_AD_D[7];
CC1_inst10[7] = DFFE(CC1_inst10[7]_lut_out, GLOBAL(FE1_outclock0), , , );


--PC6L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~402
--operation mode is arithmetic

PC6L71 = CC1_inst10[6] & (!PC6_lcarry[5] # !COM_AD_D[6]) # !CC1_inst10[6] & !COM_AD_D[6] & !PC6_lcarry[5];

--PC6_lcarry[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]
--operation mode is arithmetic

PC6_lcarry[6] = CARRY(CC1_inst10[6] & (!PC6_lcarry[5] # !COM_AD_D[6]) # !CC1_inst10[6] & !COM_AD_D[6] & !PC6_lcarry[5]);


--BB23_sload_path[14] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

BB23_sload_path[14]_lut_out = BB23_sload_path[14] $ !BB23L92;
BB23_sload_path[14]_reg_input = Y1_command_0_local[26] & BB23_sload_path[14]_lut_out;
BB23_sload_path[14] = DFFE(BB23_sload_path[14]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB23L13 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

BB23L13 = CARRY(BB23_sload_path[14] & !BB23L92);


--BB42_sload_path[14] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

BB42_sload_path[14]_lut_out = BB42_sload_path[14] $ !BB42L92;
BB42_sload_path[14]_reg_input = Y1_command_2_local[24] & BB42_sload_path[14]_lut_out;
BB42_sload_path[14] = DFFE(BB42_sload_path[14]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L13 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

BB42L13 = CARRY(BB42_sload_path[14] & !BB42L92);


--XB1_mean_val[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[9]
--operation mode is normal

XB1_mean_val[9]_lut_out = XB1L87 $ XB1L95;
XB1_mean_val[9] = DFFE(XB1_mean_val[9]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--WB1_inc[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[9]
--operation mode is normal

WB1_inc[9]_lut_out = WB1_inb[9];
WB1_inc[9] = DFFE(WB1_inc[9]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[8]
--operation mode is normal

WB1_ina[8]_lut_out = XB1_mean_val[8];
WB1_ina[8] = DFFE(WB1_ina[8]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[8]
--operation mode is normal

WB1_ind[8]_lut_out = WB1_inc[8];
WB1_ind[8] = DFFE(WB1_ind[8]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1L64 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~7COMBOUT
--operation mode is arithmetic

WB1L64 = WB1_ina[7] & WB1_ind[7] & WB1L34 # !WB1_ina[7] & (WB1_ind[7] # WB1L34);

--WB1L54 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~7
--operation mode is arithmetic

WB1L54 = CARRY(WB1_ina[7] & (!WB1L34 # !WB1_ind[7]) # !WB1_ina[7] & !WB1_ind[7] & !WB1L34);


--PB1_com_thr[7] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|com_thr[7]
--operation mode is normal

PB1_com_thr[7]_lut_out = Y1_com_thr_del[7];
PB1_com_thr[7] = DFFE(PB1_com_thr[7]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_thr_del_wr);


--SC1_dudt_ena is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|dudt_ena
--operation mode is normal

SC1_dudt_ena_lut_out = !SC1L01 & !SC1L8 & (!BB5_sload_path[4] # !SC1L12Q);
SC1_dudt_ena = DFFE(SC1_dudt_ena_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--WB1L571 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~8
--operation mode is arithmetic

WB1L571 = WB1_ind[7] $ WB1_ina[7] $ !WB1L471;

--WB1L671 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~8COUT
--operation mode is arithmetic

WB1L671 = CARRY(WB1_ind[7] & WB1_ina[7] & !WB1L471 # !WB1_ind[7] & (WB1_ina[7] # !WB1L471));


--WB1_dudt[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[7]
--operation mode is normal

WB1_dudt[7]_lut_out = SC1L91Q & (PB1_com_thr[7] & !SC1_min_ena # !PB1_com_thr[6]) # !SC1L91Q & PB1_com_thr[7] & !SC1_min_ena;
WB1_dudt[7] = DFFE(WB1_dudt[7]_lut_out, GLOBAL(FE1_outclock0), , , !SC1_dudt_ena);


--WB1L391 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~12COMBOUT
--operation mode is arithmetic

WB1L391 = WB1_dudt[6] & WB1L371 & !WB1L091 # !WB1_dudt[6] & (WB1L371 # !WB1L091);

--WB1L291 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~12
--operation mode is arithmetic

WB1L291 = CARRY(WB1_dudt[6] & WB1L371 & !WB1L091 # !WB1_dudt[6] & (WB1L371 # !WB1L091));


--BB5_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB5_sload_path[0]_lut_out = !BB5_sload_path[0];
BB5_sload_path[0] = DFFE(BB5_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), SC1_ct_aclr, , );

--BB5L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB5L3 = CARRY(BB5_sload_path[0]);


--WB1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~9
--operation mode is normal

WB1L91 = WB1_ind[9] & WB1_ina[9] & WB1L71 # !WB1_ind[9] & (WB1_ina[9] # WB1L71);


--WB1L341 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~17
--operation mode is normal

WB1L341 = PB1_com_thr[7] & WB1L421 & WB1L141 # !PB1_com_thr[7] & (WB1L421 # WB1L141);


--WB1L621 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~9
--operation mode is arithmetic

WB1L621 = WB1_ind[8] $ WB1_ina[8] $ WB1L521;

--WB1L721 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~9COUT
--operation mode is arithmetic

WB1L721 = CARRY(WB1_ind[8] & WB1_ina[8] & !WB1L521 # !WB1_ind[8] & (WB1_ina[8] # !WB1L521));


--WB1L821 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~10
--operation mode is normal

WB1L821 = WB1_ind[9] $ WB1_ina[9] $ !WB1L721;


--SC1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|IDLE~48
--operation mode is normal

SC1L01 = !EC1_ctclr & (SC1L22Q # SC1L81Q);


--WB1L951 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~17
--operation mode is normal

WB1L951 = PB1_com_thr[7] & WB1L821 & !WB1L751 # !PB1_com_thr[7] & (WB1L821 # !WB1L751);


--BB3_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB3_sload_path[0]_lut_out = !BB3_sload_path[0];
BB3_sload_path[0] = DFFE(BB3_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , BB2L31);

--BB3L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB3L3 = CARRY(BB3_sload_path[0]);


--Y1_com_thr_del[20] is slaveregister:slaveregister_inst|com_thr_del[20]
--operation mode is normal

Y1_com_thr_del[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_com_thr_del[20] = DFFE(Y1_com_thr_del[20]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--Y1_com_thr_del[21] is slaveregister:slaveregister_inst|com_thr_del[21]
--operation mode is normal

Y1_com_thr_del[21]_lut_out = LE1_MASTERHWDATA[21];
Y1_com_thr_del[21] = DFFE(Y1_com_thr_del[21]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--Y1_com_thr_del[22] is slaveregister:slaveregister_inst|com_thr_del[22]
--operation mode is normal

Y1_com_thr_del[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_com_thr_del[22] = DFFE(Y1_com_thr_del[22]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--Y1_com_thr_del[23] is slaveregister:slaveregister_inst|com_thr_del[23]
--operation mode is normal

Y1_com_thr_del[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_com_thr_del[23] = DFFE(Y1_com_thr_del[23]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--Y1_com_thr_del[16] is slaveregister:slaveregister_inst|com_thr_del[16]
--operation mode is normal

Y1_com_thr_del[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_com_thr_del[16] = DFFE(Y1_com_thr_del[16]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--Y1_com_thr_del[17] is slaveregister:slaveregister_inst|com_thr_del[17]
--operation mode is normal

Y1_com_thr_del[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_com_thr_del[17] = DFFE(Y1_com_thr_del[17]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--Y1_com_thr_del[18] is slaveregister:slaveregister_inst|com_thr_del[18]
--operation mode is normal

Y1_com_thr_del[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_com_thr_del[18] = DFFE(Y1_com_thr_del[18]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--Y1_com_thr_del[19] is slaveregister:slaveregister_inst|com_thr_del[19]
--operation mode is normal

Y1_com_thr_del[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_com_thr_del[19] = DFFE(Y1_com_thr_del[19]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--Q1_FE_pulse_local is hit_counter_ff:inst_hit_counter_ff|FE_pulse_local
--operation mode is normal

Q1_FE_pulse_local_lut_out = M1_FE_TEST_PULSE;
Q1_FE_pulse_local = DFFE(Q1_FE_pulse_local_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_MultiSPErst is hit_counter_ff:inst_hit_counter_ff|MultiSPErst
--operation mode is normal

Q1_MultiSPErst_lut_out = !Q1_MultiSPE_latch # !Q1L891;
Q1_MultiSPErst = DFFE(Q1_MultiSPErst_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1_OneSPErst is hit_counter_ff:inst_hit_counter_ff|OneSPErst
--operation mode is normal

Q1_OneSPErst_lut_out = !Q1_OneSPE_latch # !Q1L881;
Q1_OneSPErst = DFFE(Q1_OneSPErst_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--QC2L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]~139
--operation mode is arithmetic

QC2L7 = BB12_pre_out[3] # BB12_pre_out[2] # QC2_or_node[0][0];

--QC2_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

QC2_or_node[0][1] = CARRY(!BB12_pre_out[3] & !BB12_pre_out[2] & !QC2_or_node[0][0]);


--BB12_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is arithmetic

BB12_pre_out[5]_lut_out = BB12_pre_out[5] $ BB12_the_carries[5];
BB12_pre_out[5] = DFFE(BB12_pre_out[5]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--BB12_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is arithmetic

BB12_the_carries[6] = CARRY(BB12_pre_out[5] $ MB1_inst46 # !BB12_the_carries[5]);


--BB12_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is arithmetic

BB12_pre_out[4]_lut_out = BB12_pre_out[4] $ !BB12_the_carries[4];
BB12_pre_out[4] = DFFE(BB12_pre_out[4]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--BB12_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is arithmetic

BB12_the_carries[5] = CARRY(!BB12_the_carries[4] & (BB12_pre_out[4] $ !MB1_inst46));


--K1L042 is coinc:inst_coinc|add~108
--operation mode is arithmetic

K1L042 = K1L932 $ (!K1_ATWD_A_launch & !K1_\LCATWD:ATWD_A_down_post_cnt[3]);

--K1L142 is coinc:inst_coinc|add~108COUT
--operation mode is arithmetic

K1L142 = CARRY(K1_ATWD_A_launch # K1_\LCATWD:ATWD_A_down_post_cnt[3] # !K1L932);


--K1_\LCATWD:ATWD_A_down_post_cnt[2] is coinc:inst_coinc|\LCATWD:ATWD_A_down_post_cnt[2]
--operation mode is normal

K1_\LCATWD:ATWD_A_down_post_cnt[2]_lut_out = !K1L832;
K1_\LCATWD:ATWD_A_down_post_cnt[2] = DFFE(K1_\LCATWD:ATWD_A_down_post_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L964 is coinc:inst_coinc|LessThan~279COMBOUT
--operation mode is arithmetic

K1L964 = K1_\LCATWD:ATWD_A_down_post_cnt[1] & (Y1_command_5_local[25] # K1L664) # !K1_\LCATWD:ATWD_A_down_post_cnt[1] & Y1_command_5_local[25] & K1L664;

--K1L864 is coinc:inst_coinc|LessThan~279
--operation mode is arithmetic

K1L864 = CARRY(K1_\LCATWD:ATWD_A_down_post_cnt[1] & !Y1_command_5_local[25] & !K1L664 # !K1_\LCATWD:ATWD_A_down_post_cnt[1] & (!K1L664 # !Y1_command_5_local[25]));


--K1L262 is coinc:inst_coinc|add~120
--operation mode is arithmetic

K1L262 = K1L162 $ (!K1L493 & !K1_\LCATWD:ATWD_A_down_pre_cnt[3]);

--K1L362 is coinc:inst_coinc|add~120COUT
--operation mode is arithmetic

K1L362 = CARRY(K1L493 # K1_\LCATWD:ATWD_A_down_pre_cnt[3] # !K1L162);


--K1_\LCATWD:ATWD_A_down_pre_cnt[2] is coinc:inst_coinc|\LCATWD:ATWD_A_down_pre_cnt[2]
--operation mode is normal

K1_\LCATWD:ATWD_A_down_pre_cnt[2]_lut_out = !K1L062;
K1_\LCATWD:ATWD_A_down_pre_cnt[2] = DFFE(K1_\LCATWD:ATWD_A_down_pre_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L572 is coinc:inst_coinc|ATWD_A_down_pre_cnt~170
--operation mode is normal

K1L572 = !K1_\LCATWD:ATWD_A_down_pre_cnt[2] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1L194 is coinc:inst_coinc|LessThan~291COMBOUT
--operation mode is arithmetic

K1L194 = K1L672 & Y1_command_5_local[17] & K1L884 # !K1L672 & (Y1_command_5_local[17] # K1L884);

--K1L094 is coinc:inst_coinc|LessThan~291
--operation mode is arithmetic

K1L094 = CARRY(K1L672 & (!K1L884 # !Y1_command_5_local[17]) # !K1L672 & !Y1_command_5_local[17] & !K1L884);


--K1L854 is coinc:inst_coinc|LessThan~273COMBOUT
--operation mode is arithmetic

K1L854 = K1_\LCATWD:ATWD_A_up_post_cnt[1] & (Y1_command_5_local[9] # K1L554) # !K1_\LCATWD:ATWD_A_up_post_cnt[1] & Y1_command_5_local[9] & K1L554;

--K1L754 is coinc:inst_coinc|LessThan~273
--operation mode is arithmetic

K1L754 = CARRY(K1_\LCATWD:ATWD_A_up_post_cnt[1] & !Y1_command_5_local[9] & !K1L554 # !K1_\LCATWD:ATWD_A_up_post_cnt[1] & (!K1L554 # !Y1_command_5_local[9]));


--K1L152 is coinc:inst_coinc|add~114
--operation mode is arithmetic

K1L152 = K1L052 $ (!K1L693 & !K1_\LCATWD:ATWD_A_up_pre_cnt[3]);

--K1L252 is coinc:inst_coinc|add~114COUT
--operation mode is arithmetic

K1L252 = CARRY(K1L693 # K1_\LCATWD:ATWD_A_up_pre_cnt[3] # !K1L052);


--K1_\LCATWD:ATWD_A_up_pre_cnt[2] is coinc:inst_coinc|\LCATWD:ATWD_A_up_pre_cnt[2]
--operation mode is normal

K1_\LCATWD:ATWD_A_up_pre_cnt[2]_lut_out = !K1L942;
K1_\LCATWD:ATWD_A_up_pre_cnt[2] = DFFE(K1_\LCATWD:ATWD_A_up_pre_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L382 is coinc:inst_coinc|ATWD_A_up_pre_cnt~170
--operation mode is normal

K1L382 = !K1_\LCATWD:ATWD_A_up_pre_cnt[2] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--K1L084 is coinc:inst_coinc|LessThan~285COMBOUT
--operation mode is arithmetic

K1L084 = K1L482 & Y1_command_5_local[1] & K1L774 # !K1L482 & (Y1_command_5_local[1] # K1L774);

--K1L974 is coinc:inst_coinc|LessThan~285
--operation mode is arithmetic

K1L974 = CARRY(K1L482 & (!K1L774 # !Y1_command_5_local[1]) # !K1L482 & !Y1_command_5_local[1] & !K1L774);


--QC1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]~139
--operation mode is arithmetic

QC1L7 = BB6_pre_out[3] # BB6_pre_out[2] # QC1_or_node[0][0];

--QC1_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

QC1_or_node[0][1] = CARRY(!BB6_pre_out[3] & !BB6_pre_out[2] & !QC1_or_node[0][0]);


--BB6_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is arithmetic

BB6_pre_out[5]_lut_out = BB6_pre_out[5] $ BB6_the_carries[5];
BB6_pre_out[5] = DFFE(BB6_pre_out[5]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--BB6_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is arithmetic

BB6_the_carries[6] = CARRY(BB6_pre_out[5] $ LB1L3 # !BB6_the_carries[5]);


--BB6_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is arithmetic

BB6_pre_out[4]_lut_out = BB6_pre_out[4] $ !BB6_the_carries[4];
BB6_pre_out[4] = DFFE(BB6_pre_out[4]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--BB6_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is arithmetic

BB6_the_carries[5] = CARRY(!BB6_the_carries[4] & (BB6_pre_out[4] $ !LB1L3));


--TC1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]~142
--operation mode is arithmetic

TC1L7 = BB6_pre_out[5] & BB6_pre_out[4] & !TC1_and_node[0][1];

--TC1_and_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]
--operation mode is arithmetic

TC1_and_node[0][2] = CARRY(BB6_pre_out[5] & BB6_pre_out[4] & !TC1_and_node[0][1]);


--K1L702 is coinc:inst_coinc|add~90
--operation mode is arithmetic

K1L702 = K1L602 $ (!K1_ATWD_B_launch & !K1_\LCATWD:ATWD_B_down_post_cnt[3]);

--K1L802 is coinc:inst_coinc|add~90COUT
--operation mode is arithmetic

K1L802 = CARRY(K1_ATWD_B_launch # K1_\LCATWD:ATWD_B_down_post_cnt[3] # !K1L602);


--K1_\LCATWD:ATWD_B_down_post_cnt[2] is coinc:inst_coinc|\LCATWD:ATWD_B_down_post_cnt[2]
--operation mode is normal

K1_\LCATWD:ATWD_B_down_post_cnt[2]_lut_out = !K1L502;
K1_\LCATWD:ATWD_B_down_post_cnt[2] = DFFE(K1_\LCATWD:ATWD_B_down_post_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L524 is coinc:inst_coinc|LessThan~255COMBOUT
--operation mode is arithmetic

K1L524 = K1_\LCATWD:ATWD_B_down_post_cnt[1] & (Y1_command_5_local[25] # K1L224) # !K1_\LCATWD:ATWD_B_down_post_cnt[1] & Y1_command_5_local[25] & K1L224;

--K1L424 is coinc:inst_coinc|LessThan~255
--operation mode is arithmetic

K1L424 = CARRY(K1_\LCATWD:ATWD_B_down_post_cnt[1] & !Y1_command_5_local[25] & !K1L224 # !K1_\LCATWD:ATWD_B_down_post_cnt[1] & (!K1L224 # !Y1_command_5_local[25]));


--K1L922 is coinc:inst_coinc|add~102
--operation mode is arithmetic

K1L922 = K1L822 $ (!K1L493 & !K1_\LCATWD:ATWD_B_down_pre_cnt[3]);

--K1L032 is coinc:inst_coinc|add~102COUT
--operation mode is arithmetic

K1L032 = CARRY(K1L493 # K1_\LCATWD:ATWD_B_down_pre_cnt[3] # !K1L822);


--K1_\LCATWD:ATWD_B_down_pre_cnt[2] is coinc:inst_coinc|\LCATWD:ATWD_B_down_pre_cnt[2]
--operation mode is normal

K1_\LCATWD:ATWD_B_down_pre_cnt[2]_lut_out = !K1L722;
K1_\LCATWD:ATWD_B_down_pre_cnt[2] = DFFE(K1_\LCATWD:ATWD_B_down_pre_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L092 is coinc:inst_coinc|ATWD_B_down_pre_cnt~172
--operation mode is normal

K1L092 = !K1_\LCATWD:ATWD_B_down_pre_cnt[2] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1L744 is coinc:inst_coinc|LessThan~267COMBOUT
--operation mode is arithmetic

K1L744 = K1L192 & Y1_command_5_local[17] & K1L444 # !K1L192 & (Y1_command_5_local[17] # K1L444);

--K1L644 is coinc:inst_coinc|LessThan~267
--operation mode is arithmetic

K1L644 = CARRY(K1L192 & (!K1L444 # !Y1_command_5_local[17]) # !K1L192 & !Y1_command_5_local[17] & !K1L444);


--K1L414 is coinc:inst_coinc|LessThan~249COMBOUT
--operation mode is arithmetic

K1L414 = K1_\LCATWD:ATWD_B_up_post_cnt[1] & (Y1_command_5_local[9] # K1L114) # !K1_\LCATWD:ATWD_B_up_post_cnt[1] & Y1_command_5_local[9] & K1L114;

--K1L314 is coinc:inst_coinc|LessThan~249
--operation mode is arithmetic

K1L314 = CARRY(K1_\LCATWD:ATWD_B_up_post_cnt[1] & !Y1_command_5_local[9] & !K1L114 # !K1_\LCATWD:ATWD_B_up_post_cnt[1] & (!K1L114 # !Y1_command_5_local[9]));


--K1L812 is coinc:inst_coinc|add~96
--operation mode is arithmetic

K1L812 = K1L712 $ (!K1L693 & !K1_\LCATWD:ATWD_B_up_pre_cnt[3]);

--K1L912 is coinc:inst_coinc|add~96COUT
--operation mode is arithmetic

K1L912 = CARRY(K1L693 # K1_\LCATWD:ATWD_B_up_pre_cnt[3] # !K1L712);


--K1_\LCATWD:ATWD_B_up_pre_cnt[2] is coinc:inst_coinc|\LCATWD:ATWD_B_up_pre_cnt[2]
--operation mode is normal

K1_\LCATWD:ATWD_B_up_pre_cnt[2]_lut_out = !K1L612;
K1_\LCATWD:ATWD_B_up_pre_cnt[2] = DFFE(K1_\LCATWD:ATWD_B_up_pre_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L892 is coinc:inst_coinc|ATWD_B_up_pre_cnt~172
--operation mode is normal

K1L892 = !K1_\LCATWD:ATWD_B_up_pre_cnt[2] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--K1L634 is coinc:inst_coinc|LessThan~261COMBOUT
--operation mode is arithmetic

K1L634 = K1L992 & Y1_command_5_local[1] & K1L334 # !K1L992 & (Y1_command_5_local[1] # K1L334);

--K1L534 is coinc:inst_coinc|LessThan~261
--operation mode is arithmetic

K1L534 = CARRY(K1L992 & (!K1L334 # !Y1_command_5_local[1]) # !K1L992 & !Y1_command_5_local[1] & !K1L334);


--Y1L263 is slaveregister:slaveregister_inst|dom_id[48]~527
--operation mode is normal

Y1L263 = (C1_reg_address[3] & C1_reg_address[4] & !C1_reg_address[5]) & CASCADE(Y1L363);


--BB8_counter_cell[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]
--operation mode is counter

BB8_counter_cell[1]_lut_out = BB8_counter_cell[1] $ BB8L3;
BB8_counter_cell[1]_sload_eqn = (WC1_wfm_ct_sload & ~GND) # (!WC1_wfm_ct_sload & BB8_counter_cell[1]_lut_out);
BB8_counter_cell[1] = DFFE(BB8_counter_cell[1]_sload_eqn, GLOBAL(FE1_outclock0), , , WC1_wfm_ct_clk_en);

--BB8L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

BB8L5 = CARRY(BB8_counter_cell[1] # !BB8L3);


--WC1L21Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~37
--operation mode is normal

WC1L21Q_lut_out = WC1L7Q & ND1_tcwf_rd_next;
WC1L21Q = DFFE(WC1L21Q_lut_out, GLOBAL(FE1_outclock0), !TB1_tcal_rcvd, , );


--HD1L75 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~383
--operation mode is normal

HD1L75 = HD1L25Q & !HD1_last_byte & (!XD1_shr_load # !ND1_data_val);


--HD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|reduce_nor~45
--operation mode is normal

HD1L02 = HD1_loopcnt[4] # HD1_loopcnt[3];


--HD1L85 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~384
--operation mode is normal

HD1L85 = HD1L75 # HD1L91 & HD1L35Q & !HD1L02;


--HD1L15Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~36
--operation mode is normal

HD1L15Q_lut_out = !ND1_crc_init;
HD1L15Q = DFFE(HD1L15Q_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--HD1L95 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~386
--operation mode is normal

HD1L95 = HD1L25Q & ND1_data_val & XD1_shr_load & !HD1_last_byte;


--HD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|reduce_nor~0
--operation mode is normal

HD1L71 = HD1_loopcnt[4] # HD1_loopcnt[3] # !HD1L91;


--BB61_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is counter

BB61_pre_out[5]_lut_out = BB61_pre_out[5] $ BB61_the_carries[5];
BB61_pre_out[5]_sload_eqn = (ND1_crc_init & ME1_portadataout[7]) # (!ND1_crc_init & BB61_pre_out[5]_lut_out);
BB61_pre_out[5] = DFFE(BB61_pre_out[5]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1_plen_clk_en);

--BB61_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is counter

BB61_the_carries[6] = CARRY(BB61_pre_out[5] $ ND1_PL_INC # !BB61_the_carries[5]);


--ZB1_srg[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[4]
--operation mode is normal

ZB1_srg[4]_lut_out = ZB1L42 # ZB1L83Q & JC1_dffs[4];
ZB1_srg[4] = DFFE(ZB1_srg[4]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L9);


--ZB1L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|Select~332
--operation mode is normal

ZB1L32 = ZB1_srg[4] & (ZB1L93Q # ZB1_srg[5] & !ZB1L73Q) # !ZB1_srg[4] & ZB1_srg[5] & !ZB1L73Q;


--DD1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|_~14
--operation mode is normal

DD1L1 = WC1_tcwf_rdreq & (DD1_b_non_empty $ (DD1_b_full # !WC1_tcwf_wrreq)) # !WC1_tcwf_rdreq & (DD1_b_full # !WC1_tcwf_wrreq);


--Y1_dom_id[2] is slaveregister:slaveregister_inst|dom_id[2]
--operation mode is normal

Y1_dom_id[2]_lut_out = LE1_MASTERHWDATA[2];
Y1_dom_id[2] = DFFE(Y1_dom_id[2]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

JC3_dffs[3]_lut_out = Y1_dom_id[3] & (JC3_dffs[4] # ND1_ID_LOAD) # !Y1_dom_id[3] & JC3_dffs[4] & !ND1_ID_LOAD;
JC3_dffs[3] = DFFE(JC3_dffs[3]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--ND1L78 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~355
--operation mode is normal

ND1L78 = ND1L101 & !ND1L3 & !ND1L2 & !ND1L1;


--ND1L88 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~357
--operation mode is normal

ND1L88 = (!ND1_TC_RX_TIME & !ND1_TC_TX_TIME & (ND1L5 # ND1_SEND_IDLE)) & CASCADE(ND1L78);


--UC2_SRG[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[7]
--operation mode is normal

UC2_SRG[7]_lut_out = ND1_crc_init # HD1_crc32_en & UC2L93 # !HD1_crc32_en & UC2_SRG[7];
UC2_SRG[7] = DFFE(UC2_SRG[7]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[31]
--operation mode is normal

UC2_SRG[31]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[30] # !HD1_crc32_en & UC2_SRG[31];
UC2_SRG[31] = DFFE(UC2_SRG[31]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2L04 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG~6
--operation mode is normal

UC2L04 = UC2_SRG[7] $ UC2_SRG[31];


--HD1_crc32_en is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_en
--operation mode is normal

HD1_crc32_en_lut_out = !ND1_crc_init & (HD1L35Q # HD1L45Q);
HD1_crc32_en = DFFE(HD1_crc32_en_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--HD1_crc32_data is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_data
--operation mode is normal

HD1_crc32_data_lut_out = HD1_srg[7] & (ND1_crc_init # !HD1L45Q);
HD1_crc32_data = DFFE(HD1_crc32_data_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG~0
--operation mode is normal

UC2L43 = HD1_crc32_data $ UC2_SRG[31];


--UC2_SRG[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[23]
--operation mode is normal

UC2_SRG[23]_lut_out = ND1_crc_init # HD1_crc32_en & UC2L64 # !HD1_crc32_en & UC2_SRG[23];
UC2_SRG[23] = DFFE(UC2_SRG[23]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[15]
--operation mode is normal

UC2_SRG[15]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[14] # !HD1_crc32_en & UC2_SRG[15];
UC2_SRG[15] = DFFE(UC2_SRG[15]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG~10
--operation mode is normal

UC2L44 = UC2_SRG[15] $ UC2_SRG[31];


--JC2_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

JC2_dffs[1]_lut_out = BB33_sload_path[1] & (JC2_dffs[2] # NB1_tx_time_lat) # !BB33_sload_path[1] & JC2_dffs[2] & !NB1_tx_time_lat;
JC2_dffs[1] = DFFE(JC2_dffs[1]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--NB1_tx_time_lat is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|tx_time_lat
--operation mode is normal

NB1_tx_time_lat_lut_out = NB1L5;
NB1_tx_time_lat = DFFE(NB1_tx_time_lat_lut_out, GLOBAL(FE1_outclock0), !KB1L15, , );


--MB1_inst36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst36
--operation mode is normal

MB1_inst36 = NB1_tx_time_lat # ND1_TXSHR8;


--JC5_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

JC5_dffs[1]_lut_out = BB33_sload_path[1] & (JC5_dffs[2] # WC1L9Q) # !BB33_sload_path[1] & JC5_dffs[2] & !WC1L9Q;
JC5_dffs[1] = DFFE(JC5_dffs[1]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--MB1_inst38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst38
--operation mode is normal

MB1_inst38 = ND1_RXSHR8 # WC1L9Q;


--UC2_SRG[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[9]
--operation mode is normal

UC2_SRG[9]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[8] # !HD1_crc32_en & UC2_SRG[9];
UC2_SRG[9] = DFFE(UC2_SRG[9]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[1]
--operation mode is normal

UC2_SRG[1]_lut_out = ND1_crc_init # HD1_crc32_en & UC2L53 # !HD1_crc32_en & UC2_SRG[1];
UC2_SRG[1] = DFFE(UC2_SRG[1]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--VD22L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

VD22L1 = ND1_muxsel1 # ND1_muxsel0 & UC2_SRG[9] # !ND1_muxsel0 & UC2_SRG[1];


--UC2_SRG[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[25]
--operation mode is normal

UC2_SRG[25]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[24] # !HD1_crc32_en & UC2_SRG[25];
UC2_SRG[25] = DFFE(UC2_SRG[25]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[17]
--operation mode is normal

UC2_SRG[17]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[16] # !HD1_crc32_en & UC2_SRG[17];
UC2_SRG[17] = DFFE(UC2_SRG[17]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--VD22L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

VD22L2 = (ND1_muxsel0 & UC2_SRG[25] # !ND1_muxsel0 & UC2_SRG[17] # !ND1_muxsel1) & CASCADE(VD22L1);


--VD12L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

VD12L1 = ND1_muxsel1 # ND1_muxsel0 & ME1_portadataout[9] # !ND1_muxsel0 & ME1_portadataout[1];


--VD12L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

VD12L2 = (ND1_muxsel0 & ME1_portadataout[25] # !ND1_muxsel0 & ME1_portadataout[17] # !ND1_muxsel1) & CASCADE(VD12L1);


--VD42L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

VD42L1 = ND1_muxsel1 # !ND1_muxsel0;


--VD42L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

VD42L2 = (ND1_muxsel0 & JC2_dffs[1] # !ND1_muxsel0 & JC5_dffs[1] # !ND1_muxsel1) & CASCADE(VD42L1);


--JC2_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

JC2_dffs[3]_lut_out = BB33_sload_path[3] & (JC2_dffs[4] # NB1_tx_time_lat) # !BB33_sload_path[3] & JC2_dffs[4] & !NB1_tx_time_lat;
JC2_dffs[3] = DFFE(JC2_dffs[3]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

JC5_dffs[3]_lut_out = BB33_sload_path[3] & (JC5_dffs[4] # WC1L9Q) # !BB33_sload_path[3] & JC5_dffs[4] & !WC1L9Q;
JC5_dffs[3] = DFFE(JC5_dffs[3]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--JB3_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|altdpram:FIFOram|q[3]
JB3_q[3]_data_in = COM_AD_D[3];
JB3_q[3]_write_enable = CD1_valid_wreq;
JB3_q[3]_clock_0 = GLOBAL(FE1_outclock0);
JB3_q[3]_clock_1 = GLOBAL(FE1_outclock0);
JB3_q[3]_clear_0 = !WC1_tcwf_aclr;
JB3_q[3]_clock_enable_1 = CD1_valid_rreq;
JB3_q[3]_write_address = WR_ADDR(BB11_sload_path[0], BB11_sload_path[1], BB11_sload_path[2], BB11_sload_path[3], BB11_sload_path[4], BB11_sload_path[5]);
JB3_q[3]_read_address = RD_ADDR(JB3L21, BB01_sload_path[0], BB01_sload_path[1], BB01_sload_path[2], BB01_sload_path[3], BB01_sload_path[4]);
JB3_q[3] = MEMORY_SEGMENT(JB3_q[3]_data_in, JB3_q[3]_write_enable, JB3_q[3]_clock_0, JB3_q[3]_clock_1, JB3_q[3]_clear_0, , , JB3_q[3]_clock_enable_1, VCC, JB3_q[3]_write_address, JB3_q[3]_read_address);


--VD44L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

VD44L1 = ND1_muxsel1 # JB3_q[3] & !ND1_muxsel0;


--VD44L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

VD44L2 = (JC3_dffs[3] & !ND1_muxsel0 # !ND1_muxsel1) & CASCADE(VD44L1);


--VD34L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

VD34L1 = ND1_muxsel3 # ND1_muxsel2 & VD04L2 # !ND1_muxsel2 & VD93L2;


--VD34L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|result_node~29
--operation mode is normal

VD34L2 = (ND1_muxsel2 & VD24L2 # !ND1_muxsel2 & VD14L2 # !ND1_muxsel3) & CASCADE(VD34L1);


--HD1L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~766
--operation mode is normal

HD1L13 = VD26L2 & (VD16L2 # ND1_muxsel4) # !VD26L2 & VD16L2 & !ND1_muxsel4;


--JC4_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

JC4_dffs[7]_lut_out = HD1L23 & (JC4_dffs[8] # XD1_shr_load) # !HD1L23 & JC4_dffs[8] & !XD1_shr_load;
JC4_dffs[7] = DFFE(JC4_dffs[7]_lut_out, GLOBAL(FE1_outclock0), XD1_ct_sclr, , XD1_shr_ena);


--CC1_inst10[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[6]
--operation mode is normal

CC1_inst10[6]_lut_out = COM_AD_D[6];
CC1_inst10[6] = DFFE(CC1_inst10[6]_lut_out, GLOBAL(FE1_outclock0), , , );


--PC6L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~403
--operation mode is arithmetic

PC6L51 = CC1_inst10[5] & (PC6_lcarry[4] # !COM_AD_D[5]) # !CC1_inst10[5] & !COM_AD_D[5] & PC6_lcarry[4];

--PC6_lcarry[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]
--operation mode is arithmetic

PC6_lcarry[5] = CARRY(CC1_inst10[5] & COM_AD_D[5] & !PC6_lcarry[4] # !CC1_inst10[5] & (COM_AD_D[5] # !PC6_lcarry[4]));


--BB23_sload_path[13] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

BB23_sload_path[13]_lut_out = BB23_sload_path[13] $ BB23L72;
BB23_sload_path[13]_reg_input = Y1_command_0_local[26] & BB23_sload_path[13]_lut_out;
BB23_sload_path[13] = DFFE(BB23_sload_path[13]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB23L92 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

BB23L92 = CARRY(!BB23L72 # !BB23_sload_path[13]);


--BB42_sload_path[13] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

BB42_sload_path[13]_lut_out = BB42_sload_path[13] $ BB42L72;
BB42_sload_path[13]_reg_input = Y1_command_2_local[24] & BB42_sload_path[13]_lut_out;
BB42_sload_path[13] = DFFE(BB42_sload_path[13]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L92 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

BB42L92 = CARRY(!BB42L72 # !BB42_sload_path[13]);


--XB1L87 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~13
--operation mode is normal

XB1L87 = GND;


--XB1_mean_val[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[8]
--operation mode is arithmetic

XB1_mean_val[8]_lut_out = XB1L77 $ XB1L59 $ !XB1L75;
XB1_mean_val[8] = DFFE(XB1_mean_val[8]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );

--XB1L95 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[8]~COUT
--operation mode is arithmetic

XB1L95 = CARRY(XB1L77 & (XB1L59 # !XB1L75) # !XB1L77 & XB1L59 & !XB1L75);


--WB1_inb[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[9]
--operation mode is normal

WB1_inb[9]_lut_out = WB1_ina[9];
WB1_inb[9] = DFFE(WB1_inb[9]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[8]
--operation mode is normal

WB1_inc[8]_lut_out = WB1_inb[8];
WB1_inc[8] = DFFE(WB1_inc[8]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[7]
--operation mode is normal

WB1_ina[7]_lut_out = XB1_mean_val[7];
WB1_ina[7] = DFFE(WB1_ina[7]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[7]
--operation mode is normal

WB1_ind[7]_lut_out = WB1_inc[7];
WB1_ind[7] = DFFE(WB1_ind[7]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1L44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~6COMBOUT
--operation mode is arithmetic

WB1L44 = WB1_ina[6] & WB1_ind[6] & !WB1L14 # !WB1_ina[6] & (WB1_ind[6] # !WB1L14);

--WB1L34 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~6
--operation mode is arithmetic

WB1L34 = CARRY(WB1_ina[6] & WB1_ind[6] & !WB1L14 # !WB1_ina[6] & (WB1_ind[6] # !WB1L14));


--Y1_com_thr_del[7] is slaveregister:slaveregister_inst|com_thr_del[7]
--operation mode is normal

Y1_com_thr_del[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_com_thr_del[7] = DFFE(Y1_com_thr_del[7]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--SC1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|dudt_ena~64
--operation mode is normal

SC1L8 = !BB5_sload_path[2] & (SC1L02Q # SC1L91Q) # !SC1L71Q;


--WB1L371 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~7
--operation mode is arithmetic

WB1L371 = WB1_ind[6] $ WB1_ina[6] $ WB1L271;

--WB1L471 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~7COUT
--operation mode is arithmetic

WB1L471 = CARRY(WB1_ind[6] & (!WB1L271 # !WB1_ina[6]) # !WB1_ind[6] & !WB1_ina[6] & !WB1L271);


--PB1_com_thr[6] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|com_thr[6]
--operation mode is normal

PB1_com_thr[6]_lut_out = !Y1_com_thr_del[6];
PB1_com_thr[6] = DFFE(PB1_com_thr[6]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_thr_del_wr);


--SC1_min_ena is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|min_ena
--operation mode is normal

SC1_min_ena_lut_out = !SC1L4 & !SC1L01 & !SC1L41 & !SC1L51;
SC1_min_ena = DFFE(SC1_min_ena_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--WB1_dudt[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[6]
--operation mode is normal

WB1_dudt[6]_lut_out = PB1_com_thr[5] & (SC1L91Q # !PB1_com_thr[6] & !SC1_min_ena) # !PB1_com_thr[5] & !PB1_com_thr[6] & !SC1_min_ena;
WB1_dudt[6] = DFFE(WB1_dudt[6]_lut_out, GLOBAL(FE1_outclock0), , , !SC1_dudt_ena);


--WB1L191 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~11COMBOUT
--operation mode is arithmetic

WB1L191 = WB1_dudt[5] & WB1L171 & WB1L881 # !WB1_dudt[5] & (WB1L171 # WB1L881);

--WB1L091 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~11
--operation mode is arithmetic

WB1L091 = CARRY(WB1_dudt[5] & (!WB1L881 # !WB1L171) # !WB1_dudt[5] & !WB1L171 & !WB1L881);


--WB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~8COMBOUT
--operation mode is arithmetic

WB1L81 = WB1_ind[8] & WB1_ina[8] & !WB1L51 # !WB1_ind[8] & (WB1_ina[8] # !WB1L51);

--WB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~8
--operation mode is arithmetic

WB1L71 = CARRY(WB1_ind[8] & WB1_ina[8] & !WB1L51 # !WB1_ind[8] & (WB1_ina[8] # !WB1L51));


--WB1L421 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~8
--operation mode is arithmetic

WB1L421 = WB1_ind[7] $ WB1_ina[7] $ !WB1L321;

--WB1L521 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~8COUT
--operation mode is arithmetic

WB1L521 = CARRY(WB1_ind[7] & (!WB1L321 # !WB1_ina[7]) # !WB1_ind[7] & !WB1_ina[7] & !WB1L321);


--WB1L241 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~16COMBOUT
--operation mode is arithmetic

WB1L241 = PB1_com_thr[6] & (WB1L221 # !WB1L931) # !PB1_com_thr[6] & WB1L221 & !WB1L931;

--WB1L141 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~16
--operation mode is arithmetic

WB1L141 = CARRY(PB1_com_thr[6] & (WB1L221 # !WB1L931) # !PB1_com_thr[6] & WB1L221 & !WB1L931);


--WB1L851 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~16COMBOUT
--operation mode is arithmetic

WB1L851 = PB1_com_thr[6] & (WB1L621 # WB1L551) # !PB1_com_thr[6] & WB1L621 & WB1L551;

--WB1L751 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~16
--operation mode is arithmetic

WB1L751 = CARRY(PB1_com_thr[6] & !WB1L621 & !WB1L551 # !PB1_com_thr[6] & (!WB1L551 # !WB1L621));


--Q1_\MultiSPEreset:cnt[6] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[6]
--operation mode is counter

Q1_\MultiSPEreset:cnt[6]_lut_out = Q1_\MultiSPEreset:cnt[6] $ !Q1L21;
Q1_\MultiSPEreset:cnt[6]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[6]_lut_out);
Q1_\MultiSPEreset:cnt[6] = DFFE(Q1_\MultiSPEreset:cnt[6]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L41 is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[6]~COUT
--operation mode is counter

Q1L41 = CARRY(Q1_\MultiSPEreset:cnt[6] & !Q1L21);


--Q1_\MultiSPEreset:cnt[7] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[7]
--operation mode is counter

Q1_\MultiSPEreset:cnt[7]_lut_out = Q1_\MultiSPEreset:cnt[7] $ Q1L41;
Q1_\MultiSPEreset:cnt[7]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[7]_lut_out);
Q1_\MultiSPEreset:cnt[7] = DFFE(Q1_\MultiSPEreset:cnt[7]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L61 is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[7]~COUT
--operation mode is counter

Q1L61 = CARRY(!Q1L41 # !Q1_\MultiSPEreset:cnt[7]);


--Q1_\MultiSPEreset:cnt[5] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[5]
--operation mode is counter

Q1_\MultiSPEreset:cnt[5]_lut_out = Q1_\MultiSPEreset:cnt[5] $ Q1L01;
Q1_\MultiSPEreset:cnt[5]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[5]_lut_out);
Q1_\MultiSPEreset:cnt[5] = DFFE(Q1_\MultiSPEreset:cnt[5]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L21 is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[5]~COUT
--operation mode is counter

Q1L21 = CARRY(!Q1L01 # !Q1_\MultiSPEreset:cnt[5]);


--Q1L102 is hit_counter_ff:inst_hit_counter_ff|Mux~84
--operation mode is normal

Q1L102 = Y1_command_4_local[13] & (Y1_command_4_local[12] # Q1_\MultiSPEreset:cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & Q1_\MultiSPEreset:cnt[5];


--Q1_\MultiSPEreset:cnt[8] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[8]
--operation mode is counter

Q1_\MultiSPEreset:cnt[8]_lut_out = Q1_\MultiSPEreset:cnt[8] $ !Q1L61;
Q1_\MultiSPEreset:cnt[8]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[8]_lut_out);
Q1_\MultiSPEreset:cnt[8] = DFFE(Q1_\MultiSPEreset:cnt[8]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L81 is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[8]~COUT
--operation mode is counter

Q1L81 = CARRY(Q1_\MultiSPEreset:cnt[8] & !Q1L61);


--Q1L202 is hit_counter_ff:inst_hit_counter_ff|Mux~85
--operation mode is normal

Q1L202 = Q1L102 & (Q1_\MultiSPEreset:cnt[8] # !Y1_command_4_local[12]) # !Q1L102 & Q1_\MultiSPEreset:cnt[6] & Y1_command_4_local[12];


--Q1_\MultiSPEreset:cnt[11] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[11]
--operation mode is counter

Q1_\MultiSPEreset:cnt[11]_lut_out = Q1_\MultiSPEreset:cnt[11] $ Q1L22;
Q1_\MultiSPEreset:cnt[11]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[11]_lut_out);
Q1_\MultiSPEreset:cnt[11] = DFFE(Q1_\MultiSPEreset:cnt[11]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L42 is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[11]~COUT
--operation mode is counter

Q1L42 = CARRY(!Q1L22 # !Q1_\MultiSPEreset:cnt[11]);


--Q1_\MultiSPEreset:cnt[10] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[10]
--operation mode is counter

Q1_\MultiSPEreset:cnt[10]_lut_out = Q1_\MultiSPEreset:cnt[10] $ !Q1L02;
Q1_\MultiSPEreset:cnt[10]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[10]_lut_out);
Q1_\MultiSPEreset:cnt[10] = DFFE(Q1_\MultiSPEreset:cnt[10]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L22 is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[10]~COUT
--operation mode is counter

Q1L22 = CARRY(Q1_\MultiSPEreset:cnt[10] & !Q1L02);


--Q1_\MultiSPEreset:cnt[9] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[9]
--operation mode is counter

Q1_\MultiSPEreset:cnt[9]_lut_out = Q1_\MultiSPEreset:cnt[9] $ Q1L81;
Q1_\MultiSPEreset:cnt[9]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[9]_lut_out);
Q1_\MultiSPEreset:cnt[9] = DFFE(Q1_\MultiSPEreset:cnt[9]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L02 is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[9]~COUT
--operation mode is counter

Q1L02 = CARRY(!Q1L81 # !Q1_\MultiSPEreset:cnt[9]);


--Q1L302 is hit_counter_ff:inst_hit_counter_ff|Mux~86
--operation mode is normal

Q1L302 = Y1_command_4_local[12] & (Y1_command_4_local[13] # Q1_\MultiSPEreset:cnt[10]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & Q1_\MultiSPEreset:cnt[9];


--Q1_\MultiSPEreset:cnt[12] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[12]
--operation mode is counter

Q1_\MultiSPEreset:cnt[12]_lut_out = Q1_\MultiSPEreset:cnt[12] $ !Q1L42;
Q1_\MultiSPEreset:cnt[12]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[12]_lut_out);
Q1_\MultiSPEreset:cnt[12] = DFFE(Q1_\MultiSPEreset:cnt[12]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L62 is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[12]~COUT
--operation mode is counter

Q1L62 = CARRY(Q1_\MultiSPEreset:cnt[12] & !Q1L42);


--Q1L402 is hit_counter_ff:inst_hit_counter_ff|Mux~87
--operation mode is normal

Q1L402 = Q1L302 & (Q1_\MultiSPEreset:cnt[12] # !Y1_command_4_local[13]) # !Q1L302 & Q1_\MultiSPEreset:cnt[11] & Y1_command_4_local[13];


--Q1_\MultiSPEreset:cnt[3] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[3]
--operation mode is counter

Q1_\MultiSPEreset:cnt[3]_lut_out = Q1_\MultiSPEreset:cnt[3] $ Q1L6;
Q1_\MultiSPEreset:cnt[3]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[3]_lut_out);
Q1_\MultiSPEreset:cnt[3] = DFFE(Q1_\MultiSPEreset:cnt[3]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L8 is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[3]~COUT
--operation mode is counter

Q1L8 = CARRY(!Q1L6 # !Q1_\MultiSPEreset:cnt[3]);


--Q1_\MultiSPEreset:cnt[2] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[2]
--operation mode is counter

Q1_\MultiSPEreset:cnt[2]_lut_out = Q1_\MultiSPEreset:cnt[2] $ !Q1L4;
Q1_\MultiSPEreset:cnt[2]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[2]_lut_out);
Q1_\MultiSPEreset:cnt[2] = DFFE(Q1_\MultiSPEreset:cnt[2]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L6 is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[2]~COUT
--operation mode is counter

Q1L6 = CARRY(Q1_\MultiSPEreset:cnt[2] & !Q1L4);


--Q1_\MultiSPEreset:cnt[1] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[1]
--operation mode is counter

Q1_\MultiSPEreset:cnt[1]_lut_out = Q1_\MultiSPEreset:cnt[1] $ Q1L2;
Q1_\MultiSPEreset:cnt[1]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[1]_lut_out);
Q1_\MultiSPEreset:cnt[1] = DFFE(Q1_\MultiSPEreset:cnt[1]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L4 is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[1]~COUT
--operation mode is counter

Q1L4 = CARRY(!Q1L2 # !Q1_\MultiSPEreset:cnt[1]);


--Q1L991 is hit_counter_ff:inst_hit_counter_ff|Mux~82
--operation mode is normal

Q1L991 = Y1_command_4_local[12] & (Y1_command_4_local[13] # Q1_\MultiSPEreset:cnt[2]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & Q1_\MultiSPEreset:cnt[1];


--Q1_\MultiSPEreset:cnt[4] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[4]
--operation mode is counter

Q1_\MultiSPEreset:cnt[4]_lut_out = Q1_\MultiSPEreset:cnt[4] $ !Q1L8;
Q1_\MultiSPEreset:cnt[4]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[4]_lut_out);
Q1_\MultiSPEreset:cnt[4] = DFFE(Q1_\MultiSPEreset:cnt[4]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L01 is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[4]~COUT
--operation mode is counter

Q1L01 = CARRY(Q1_\MultiSPEreset:cnt[4] & !Q1L8);


--Q1L002 is hit_counter_ff:inst_hit_counter_ff|Mux~83
--operation mode is normal

Q1L002 = Q1L991 & (Q1_\MultiSPEreset:cnt[4] # !Y1_command_4_local[13]) # !Q1L991 & Q1_\MultiSPEreset:cnt[3] & Y1_command_4_local[13];


--Q1L791 is hit_counter_ff:inst_hit_counter_ff|Mux~80
--operation mode is normal

Q1L791 = Y1_command_4_local[15] & (Y1_command_4_local[14] # Q1L402) # !Y1_command_4_local[15] & !Y1_command_4_local[14] & Q1L002;


--Q1_\MultiSPEreset:cnt[14] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[14]
--operation mode is counter

Q1_\MultiSPEreset:cnt[14]_lut_out = Q1_\MultiSPEreset:cnt[14] $ !Q1L82;
Q1_\MultiSPEreset:cnt[14]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[14]_lut_out);
Q1_\MultiSPEreset:cnt[14] = DFFE(Q1_\MultiSPEreset:cnt[14]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L03 is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[14]~COUT
--operation mode is counter

Q1L03 = CARRY(Q1_\MultiSPEreset:cnt[14] & !Q1L82);


--Q1_\MultiSPEreset:cnt[15] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[15]
--operation mode is counter

Q1_\MultiSPEreset:cnt[15]_lut_out = Q1_\MultiSPEreset:cnt[15] $ Q1L03;
Q1_\MultiSPEreset:cnt[15]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[15]_lut_out);
Q1_\MultiSPEreset:cnt[15] = DFFE(Q1_\MultiSPEreset:cnt[15]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L23 is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[15]~COUT
--operation mode is counter

Q1L23 = CARRY(!Q1L03 # !Q1_\MultiSPEreset:cnt[15]);


--Q1_\MultiSPEreset:cnt[13] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[13]
--operation mode is counter

Q1_\MultiSPEreset:cnt[13]_lut_out = Q1_\MultiSPEreset:cnt[13] $ Q1L62;
Q1_\MultiSPEreset:cnt[13]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[13]_lut_out);
Q1_\MultiSPEreset:cnt[13] = DFFE(Q1_\MultiSPEreset:cnt[13]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L82 is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[13]~COUT
--operation mode is counter

Q1L82 = CARRY(!Q1L62 # !Q1_\MultiSPEreset:cnt[13]);


--Q1L502 is hit_counter_ff:inst_hit_counter_ff|Mux~88
--operation mode is normal

Q1L502 = Y1_command_4_local[13] & (Y1_command_4_local[12] # Q1_\MultiSPEreset:cnt[15]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & Q1_\MultiSPEreset:cnt[13];


--Q1_\MultiSPEreset:cnt[16] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[16]
--operation mode is normal

Q1_\MultiSPEreset:cnt[16]_lut_out = Q1_\MultiSPEreset:cnt[16] $ !Q1L23;
Q1_\MultiSPEreset:cnt[16]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[16]_lut_out);
Q1_\MultiSPEreset:cnt[16] = DFFE(Q1_\MultiSPEreset:cnt[16]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1L602 is hit_counter_ff:inst_hit_counter_ff|Mux~89
--operation mode is normal

Q1L602 = Q1L502 & (Q1_\MultiSPEreset:cnt[16] # !Y1_command_4_local[12]) # !Q1L502 & Q1_\MultiSPEreset:cnt[14] & Y1_command_4_local[12];


--Q1L891 is hit_counter_ff:inst_hit_counter_ff|Mux~81
--operation mode is normal

Q1L891 = Q1L791 & (Q1L602 # !Y1_command_4_local[14]) # !Q1L791 & Q1L202 & Y1_command_4_local[14];


--Q1_\OneSPEreset:cnt[11] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[11]
--operation mode is counter

Q1_\OneSPEreset:cnt[11]_lut_out = Q1_\OneSPEreset:cnt[11] $ Q1L55;
Q1_\OneSPEreset:cnt[11]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[11]_lut_out);
Q1_\OneSPEreset:cnt[11] = DFFE(Q1_\OneSPEreset:cnt[11]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L75 is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[11]~COUT
--operation mode is counter

Q1L75 = CARRY(!Q1L55 # !Q1_\OneSPEreset:cnt[11]);


--Q1_\OneSPEreset:cnt[10] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[10]
--operation mode is counter

Q1_\OneSPEreset:cnt[10]_lut_out = Q1_\OneSPEreset:cnt[10] $ !Q1L35;
Q1_\OneSPEreset:cnt[10]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[10]_lut_out);
Q1_\OneSPEreset:cnt[10] = DFFE(Q1_\OneSPEreset:cnt[10]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L55 is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[10]~COUT
--operation mode is counter

Q1L55 = CARRY(Q1_\OneSPEreset:cnt[10] & !Q1L35);


--Q1_\OneSPEreset:cnt[9] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[9]
--operation mode is counter

Q1_\OneSPEreset:cnt[9]_lut_out = Q1_\OneSPEreset:cnt[9] $ Q1L15;
Q1_\OneSPEreset:cnt[9]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[9]_lut_out);
Q1_\OneSPEreset:cnt[9] = DFFE(Q1_\OneSPEreset:cnt[9]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L35 is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[9]~COUT
--operation mode is counter

Q1L35 = CARRY(!Q1L15 # !Q1_\OneSPEreset:cnt[9]);


--Q1L391 is hit_counter_ff:inst_hit_counter_ff|Mux~76
--operation mode is normal

Q1L391 = Y1_command_4_local[12] & (Y1_command_4_local[13] # Q1_\OneSPEreset:cnt[10]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & Q1_\OneSPEreset:cnt[9];


--Q1_\OneSPEreset:cnt[12] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[12]
--operation mode is counter

Q1_\OneSPEreset:cnt[12]_lut_out = Q1_\OneSPEreset:cnt[12] $ !Q1L75;
Q1_\OneSPEreset:cnt[12]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[12]_lut_out);
Q1_\OneSPEreset:cnt[12] = DFFE(Q1_\OneSPEreset:cnt[12]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L95 is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[12]~COUT
--operation mode is counter

Q1L95 = CARRY(Q1_\OneSPEreset:cnt[12] & !Q1L75);


--Q1L491 is hit_counter_ff:inst_hit_counter_ff|Mux~77
--operation mode is normal

Q1L491 = Q1L391 & (Q1_\OneSPEreset:cnt[12] # !Y1_command_4_local[13]) # !Q1L391 & Q1_\OneSPEreset:cnt[11] & Y1_command_4_local[13];


--Q1_\OneSPEreset:cnt[6] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[6]
--operation mode is counter

Q1_\OneSPEreset:cnt[6]_lut_out = Q1_\OneSPEreset:cnt[6] $ !Q1L54;
Q1_\OneSPEreset:cnt[6]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[6]_lut_out);
Q1_\OneSPEreset:cnt[6] = DFFE(Q1_\OneSPEreset:cnt[6]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L74 is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[6]~COUT
--operation mode is counter

Q1L74 = CARRY(Q1_\OneSPEreset:cnt[6] & !Q1L54);


--Q1_\OneSPEreset:cnt[7] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[7]
--operation mode is counter

Q1_\OneSPEreset:cnt[7]_lut_out = Q1_\OneSPEreset:cnt[7] $ Q1L74;
Q1_\OneSPEreset:cnt[7]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[7]_lut_out);
Q1_\OneSPEreset:cnt[7] = DFFE(Q1_\OneSPEreset:cnt[7]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L94 is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[7]~COUT
--operation mode is counter

Q1L94 = CARRY(!Q1L74 # !Q1_\OneSPEreset:cnt[7]);


--Q1_\OneSPEreset:cnt[5] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[5]
--operation mode is counter

Q1_\OneSPEreset:cnt[5]_lut_out = Q1_\OneSPEreset:cnt[5] $ Q1L34;
Q1_\OneSPEreset:cnt[5]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[5]_lut_out);
Q1_\OneSPEreset:cnt[5] = DFFE(Q1_\OneSPEreset:cnt[5]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L54 is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[5]~COUT
--operation mode is counter

Q1L54 = CARRY(!Q1L34 # !Q1_\OneSPEreset:cnt[5]);


--Q1L191 is hit_counter_ff:inst_hit_counter_ff|Mux~74
--operation mode is normal

Q1L191 = Y1_command_4_local[13] & (Y1_command_4_local[12] # Q1_\OneSPEreset:cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & Q1_\OneSPEreset:cnt[5];


--Q1_\OneSPEreset:cnt[8] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[8]
--operation mode is counter

Q1_\OneSPEreset:cnt[8]_lut_out = Q1_\OneSPEreset:cnt[8] $ !Q1L94;
Q1_\OneSPEreset:cnt[8]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[8]_lut_out);
Q1_\OneSPEreset:cnt[8] = DFFE(Q1_\OneSPEreset:cnt[8]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L15 is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[8]~COUT
--operation mode is counter

Q1L15 = CARRY(Q1_\OneSPEreset:cnt[8] & !Q1L94);


--Q1L291 is hit_counter_ff:inst_hit_counter_ff|Mux~75
--operation mode is normal

Q1L291 = Q1L191 & (Q1_\OneSPEreset:cnt[8] # !Y1_command_4_local[12]) # !Q1L191 & Q1_\OneSPEreset:cnt[6] & Y1_command_4_local[12];


--Q1_\OneSPEreset:cnt[3] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[3]
--operation mode is counter

Q1_\OneSPEreset:cnt[3]_lut_out = Q1_\OneSPEreset:cnt[3] $ Q1L93;
Q1_\OneSPEreset:cnt[3]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[3]_lut_out);
Q1_\OneSPEreset:cnt[3] = DFFE(Q1_\OneSPEreset:cnt[3]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L14 is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[3]~COUT
--operation mode is counter

Q1L14 = CARRY(!Q1L93 # !Q1_\OneSPEreset:cnt[3]);


--Q1_\OneSPEreset:cnt[2] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[2]
--operation mode is counter

Q1_\OneSPEreset:cnt[2]_lut_out = Q1_\OneSPEreset:cnt[2] $ !Q1L73;
Q1_\OneSPEreset:cnt[2]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[2]_lut_out);
Q1_\OneSPEreset:cnt[2] = DFFE(Q1_\OneSPEreset:cnt[2]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L93 is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[2]~COUT
--operation mode is counter

Q1L93 = CARRY(Q1_\OneSPEreset:cnt[2] & !Q1L73);


--Q1_\OneSPEreset:cnt[1] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[1]
--operation mode is counter

Q1_\OneSPEreset:cnt[1]_lut_out = Q1_\OneSPEreset:cnt[1] $ Q1L53;
Q1_\OneSPEreset:cnt[1]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[1]_lut_out);
Q1_\OneSPEreset:cnt[1] = DFFE(Q1_\OneSPEreset:cnt[1]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L73 is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[1]~COUT
--operation mode is counter

Q1L73 = CARRY(!Q1L53 # !Q1_\OneSPEreset:cnt[1]);


--Q1L981 is hit_counter_ff:inst_hit_counter_ff|Mux~72
--operation mode is normal

Q1L981 = Y1_command_4_local[12] & (Y1_command_4_local[13] # Q1_\OneSPEreset:cnt[2]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & Q1_\OneSPEreset:cnt[1];


--Q1_\OneSPEreset:cnt[4] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[4]
--operation mode is counter

Q1_\OneSPEreset:cnt[4]_lut_out = Q1_\OneSPEreset:cnt[4] $ !Q1L14;
Q1_\OneSPEreset:cnt[4]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[4]_lut_out);
Q1_\OneSPEreset:cnt[4] = DFFE(Q1_\OneSPEreset:cnt[4]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L34 is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[4]~COUT
--operation mode is counter

Q1L34 = CARRY(Q1_\OneSPEreset:cnt[4] & !Q1L14);


--Q1L091 is hit_counter_ff:inst_hit_counter_ff|Mux~73
--operation mode is normal

Q1L091 = Q1L981 & (Q1_\OneSPEreset:cnt[4] # !Y1_command_4_local[13]) # !Q1L981 & Q1_\OneSPEreset:cnt[3] & Y1_command_4_local[13];


--Q1L781 is hit_counter_ff:inst_hit_counter_ff|Mux~70
--operation mode is normal

Q1L781 = Y1_command_4_local[14] & (Y1_command_4_local[15] # Q1L291) # !Y1_command_4_local[14] & !Y1_command_4_local[15] & Q1L091;


--Q1_\OneSPEreset:cnt[14] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[14]
--operation mode is counter

Q1_\OneSPEreset:cnt[14]_lut_out = Q1_\OneSPEreset:cnt[14] $ !Q1L16;
Q1_\OneSPEreset:cnt[14]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[14]_lut_out);
Q1_\OneSPEreset:cnt[14] = DFFE(Q1_\OneSPEreset:cnt[14]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L36 is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[14]~COUT
--operation mode is counter

Q1L36 = CARRY(Q1_\OneSPEreset:cnt[14] & !Q1L16);


--Q1_\OneSPEreset:cnt[15] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[15]
--operation mode is counter

Q1_\OneSPEreset:cnt[15]_lut_out = Q1_\OneSPEreset:cnt[15] $ Q1L36;
Q1_\OneSPEreset:cnt[15]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[15]_lut_out);
Q1_\OneSPEreset:cnt[15] = DFFE(Q1_\OneSPEreset:cnt[15]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L56 is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[15]~COUT
--operation mode is counter

Q1L56 = CARRY(!Q1L36 # !Q1_\OneSPEreset:cnt[15]);


--Q1_\OneSPEreset:cnt[13] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[13]
--operation mode is counter

Q1_\OneSPEreset:cnt[13]_lut_out = Q1_\OneSPEreset:cnt[13] $ Q1L95;
Q1_\OneSPEreset:cnt[13]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[13]_lut_out);
Q1_\OneSPEreset:cnt[13] = DFFE(Q1_\OneSPEreset:cnt[13]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L16 is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[13]~COUT
--operation mode is counter

Q1L16 = CARRY(!Q1L95 # !Q1_\OneSPEreset:cnt[13]);


--Q1L591 is hit_counter_ff:inst_hit_counter_ff|Mux~78
--operation mode is normal

Q1L591 = Y1_command_4_local[13] & (Y1_command_4_local[12] # Q1_\OneSPEreset:cnt[15]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & Q1_\OneSPEreset:cnt[13];


--Q1_\OneSPEreset:cnt[16] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[16]
--operation mode is normal

Q1_\OneSPEreset:cnt[16]_lut_out = Q1_\OneSPEreset:cnt[16] $ !Q1L56;
Q1_\OneSPEreset:cnt[16]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[16]_lut_out);
Q1_\OneSPEreset:cnt[16] = DFFE(Q1_\OneSPEreset:cnt[16]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );


--Q1L691 is hit_counter_ff:inst_hit_counter_ff|Mux~79
--operation mode is normal

Q1L691 = Q1L591 & (Q1_\OneSPEreset:cnt[16] # !Y1_command_4_local[12]) # !Q1L591 & Q1_\OneSPEreset:cnt[14] & Y1_command_4_local[12];


--Q1L881 is hit_counter_ff:inst_hit_counter_ff|Mux~71
--operation mode is normal

Q1L881 = Q1L781 & (Q1L691 # !Y1_command_4_local[15]) # !Q1L781 & Q1L491 & Y1_command_4_local[15];


--QC2L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]~140
--operation mode is arithmetic

QC2L5 = BB12_pre_out[1] # BB12_sload_path[0];

--QC2_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

QC2_or_node[0][0] = CARRY(BB12_pre_out[1] # BB12_sload_path[0]);


--BB12_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is arithmetic

BB12_pre_out[3]_lut_out = BB12_pre_out[3] $ BB12_the_carries[3];
BB12_pre_out[3] = DFFE(BB12_pre_out[3]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--BB12_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is arithmetic

BB12_the_carries[4] = CARRY(BB12_pre_out[3] $ MB1_inst46 # !BB12_the_carries[3]);


--BB12_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is arithmetic

BB12_pre_out[2]_lut_out = BB12_pre_out[2] $ !BB12_the_carries[2];
BB12_pre_out[2] = DFFE(BB12_pre_out[2]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--BB12_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is arithmetic

BB12_the_carries[3] = CARRY(!BB12_the_carries[2] & (BB12_pre_out[2] $ !MB1_inst46));


--K1L832 is coinc:inst_coinc|add~107
--operation mode is arithmetic

K1L832 = K1L732 $ (K1_ATWD_A_launch # K1_\LCATWD:ATWD_A_down_post_cnt[2]);

--K1L932 is coinc:inst_coinc|add~107COUT
--operation mode is arithmetic

K1L932 = CARRY(!K1_ATWD_A_launch & !K1_\LCATWD:ATWD_A_down_post_cnt[2] & !K1L732);


--K1_\LCATWD:ATWD_A_down_post_cnt[1] is coinc:inst_coinc|\LCATWD:ATWD_A_down_post_cnt[1]
--operation mode is normal

K1_\LCATWD:ATWD_A_down_post_cnt[1]_lut_out = !K1L632;
K1_\LCATWD:ATWD_A_down_post_cnt[1] = DFFE(K1_\LCATWD:ATWD_A_down_post_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L764 is coinc:inst_coinc|LessThan~278COMBOUT
--operation mode is arithmetic

K1L764 = K1_\LCATWD:ATWD_A_down_post_cnt[0] & Y1_command_5_local[24];

--K1L664 is coinc:inst_coinc|LessThan~278
--operation mode is arithmetic

K1L664 = CARRY(K1_\LCATWD:ATWD_A_down_post_cnt[0] & Y1_command_5_local[24]);


--K1L062 is coinc:inst_coinc|add~119
--operation mode is arithmetic

K1L062 = K1L952 $ (K1L493 # K1_\LCATWD:ATWD_A_down_pre_cnt[2]);

--K1L162 is coinc:inst_coinc|add~119COUT
--operation mode is arithmetic

K1L162 = CARRY(!K1L493 & !K1_\LCATWD:ATWD_A_down_pre_cnt[2] & !K1L952);


--K1_\LCATWD:ATWD_A_down_pre_cnt[1] is coinc:inst_coinc|\LCATWD:ATWD_A_down_pre_cnt[1]
--operation mode is normal

K1_\LCATWD:ATWD_A_down_pre_cnt[1]_lut_out = !K1L852;
K1_\LCATWD:ATWD_A_down_pre_cnt[1] = DFFE(K1_\LCATWD:ATWD_A_down_pre_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L672 is coinc:inst_coinc|ATWD_A_down_pre_cnt~171
--operation mode is normal

K1L672 = !K1_\LCATWD:ATWD_A_down_pre_cnt[1] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1L984 is coinc:inst_coinc|LessThan~290COMBOUT
--operation mode is arithmetic

K1L984 = !K1L772 & Y1_command_5_local[16];

--K1L884 is coinc:inst_coinc|LessThan~290
--operation mode is arithmetic

K1L884 = CARRY(!K1L772 & Y1_command_5_local[16]);


--K1L654 is coinc:inst_coinc|LessThan~272COMBOUT
--operation mode is arithmetic

K1L654 = K1_\LCATWD:ATWD_A_up_post_cnt[0] & Y1_command_5_local[8];

--K1L554 is coinc:inst_coinc|LessThan~272
--operation mode is arithmetic

K1L554 = CARRY(K1_\LCATWD:ATWD_A_up_post_cnt[0] & Y1_command_5_local[8]);


--K1L942 is coinc:inst_coinc|add~113
--operation mode is arithmetic

K1L942 = K1L842 $ (K1L693 # K1_\LCATWD:ATWD_A_up_pre_cnt[2]);

--K1L052 is coinc:inst_coinc|add~113COUT
--operation mode is arithmetic

K1L052 = CARRY(!K1L693 & !K1_\LCATWD:ATWD_A_up_pre_cnt[2] & !K1L842);


--K1_\LCATWD:ATWD_A_up_pre_cnt[1] is coinc:inst_coinc|\LCATWD:ATWD_A_up_pre_cnt[1]
--operation mode is normal

K1_\LCATWD:ATWD_A_up_pre_cnt[1]_lut_out = !K1L742;
K1_\LCATWD:ATWD_A_up_pre_cnt[1] = DFFE(K1_\LCATWD:ATWD_A_up_pre_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L482 is coinc:inst_coinc|ATWD_A_up_pre_cnt~171
--operation mode is normal

K1L482 = !K1_\LCATWD:ATWD_A_up_pre_cnt[1] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--K1L874 is coinc:inst_coinc|LessThan~284COMBOUT
--operation mode is arithmetic

K1L874 = !K1L582 & Y1_command_5_local[0];

--K1L774 is coinc:inst_coinc|LessThan~284
--operation mode is arithmetic

K1L774 = CARRY(!K1L582 & Y1_command_5_local[0]);


--QC1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]~140
--operation mode is arithmetic

QC1L5 = BB6_pre_out[1] # BB6_sload_path[0];

--QC1_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

QC1_or_node[0][0] = CARRY(BB6_pre_out[1] # BB6_sload_path[0]);


--BB6_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is arithmetic

BB6_pre_out[3]_lut_out = BB6_pre_out[3] $ BB6_the_carries[3];
BB6_pre_out[3] = DFFE(BB6_pre_out[3]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--BB6_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is arithmetic

BB6_the_carries[4] = CARRY(BB6_pre_out[3] $ LB1L3 # !BB6_the_carries[3]);


--BB6_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is arithmetic

BB6_pre_out[2]_lut_out = BB6_pre_out[2] $ !BB6_the_carries[2];
BB6_pre_out[2] = DFFE(BB6_pre_out[2]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--BB6_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is arithmetic

BB6_the_carries[3] = CARRY(!BB6_the_carries[2] & (BB6_pre_out[2] $ !LB1L3));


--TC1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]~143
--operation mode is arithmetic

TC1L5 = BB6_pre_out[3] & BB6_pre_out[2] & TC1_and_node[0][0];

--TC1_and_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]
--operation mode is arithmetic

TC1_and_node[0][1] = CARRY(!TC1_and_node[0][0] # !BB6_pre_out[2] # !BB6_pre_out[3]);


--K1L502 is coinc:inst_coinc|add~89
--operation mode is arithmetic

K1L502 = K1L402 $ (K1_ATWD_B_launch # K1_\LCATWD:ATWD_B_down_post_cnt[2]);

--K1L602 is coinc:inst_coinc|add~89COUT
--operation mode is arithmetic

K1L602 = CARRY(!K1_ATWD_B_launch & !K1_\LCATWD:ATWD_B_down_post_cnt[2] & !K1L402);


--K1_\LCATWD:ATWD_B_down_post_cnt[1] is coinc:inst_coinc|\LCATWD:ATWD_B_down_post_cnt[1]
--operation mode is normal

K1_\LCATWD:ATWD_B_down_post_cnt[1]_lut_out = !K1L302;
K1_\LCATWD:ATWD_B_down_post_cnt[1] = DFFE(K1_\LCATWD:ATWD_B_down_post_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L324 is coinc:inst_coinc|LessThan~254COMBOUT
--operation mode is arithmetic

K1L324 = K1_\LCATWD:ATWD_B_down_post_cnt[0] & Y1_command_5_local[24];

--K1L224 is coinc:inst_coinc|LessThan~254
--operation mode is arithmetic

K1L224 = CARRY(K1_\LCATWD:ATWD_B_down_post_cnt[0] & Y1_command_5_local[24]);


--K1L722 is coinc:inst_coinc|add~101
--operation mode is arithmetic

K1L722 = K1L622 $ (K1L493 # K1_\LCATWD:ATWD_B_down_pre_cnt[2]);

--K1L822 is coinc:inst_coinc|add~101COUT
--operation mode is arithmetic

K1L822 = CARRY(!K1L493 & !K1_\LCATWD:ATWD_B_down_pre_cnt[2] & !K1L622);


--K1_\LCATWD:ATWD_B_down_pre_cnt[1] is coinc:inst_coinc|\LCATWD:ATWD_B_down_pre_cnt[1]
--operation mode is normal

K1_\LCATWD:ATWD_B_down_pre_cnt[1]_lut_out = !K1L522;
K1_\LCATWD:ATWD_B_down_pre_cnt[1] = DFFE(K1_\LCATWD:ATWD_B_down_pre_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L192 is coinc:inst_coinc|ATWD_B_down_pre_cnt~173
--operation mode is normal

K1L192 = !K1_\LCATWD:ATWD_B_down_pre_cnt[1] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1L544 is coinc:inst_coinc|LessThan~266COMBOUT
--operation mode is arithmetic

K1L544 = !K1L292 & Y1_command_5_local[16];

--K1L444 is coinc:inst_coinc|LessThan~266
--operation mode is arithmetic

K1L444 = CARRY(!K1L292 & Y1_command_5_local[16]);


--K1L214 is coinc:inst_coinc|LessThan~248COMBOUT
--operation mode is arithmetic

K1L214 = K1_\LCATWD:ATWD_B_up_post_cnt[0] & Y1_command_5_local[8];

--K1L114 is coinc:inst_coinc|LessThan~248
--operation mode is arithmetic

K1L114 = CARRY(K1_\LCATWD:ATWD_B_up_post_cnt[0] & Y1_command_5_local[8]);


--K1L612 is coinc:inst_coinc|add~95
--operation mode is arithmetic

K1L612 = K1L512 $ (K1L693 # K1_\LCATWD:ATWD_B_up_pre_cnt[2]);

--K1L712 is coinc:inst_coinc|add~95COUT
--operation mode is arithmetic

K1L712 = CARRY(!K1L693 & !K1_\LCATWD:ATWD_B_up_pre_cnt[2] & !K1L512);


--K1_\LCATWD:ATWD_B_up_pre_cnt[1] is coinc:inst_coinc|\LCATWD:ATWD_B_up_pre_cnt[1]
--operation mode is normal

K1_\LCATWD:ATWD_B_up_pre_cnt[1]_lut_out = !K1L412;
K1_\LCATWD:ATWD_B_up_pre_cnt[1] = DFFE(K1_\LCATWD:ATWD_B_up_pre_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L992 is coinc:inst_coinc|ATWD_B_up_pre_cnt~173
--operation mode is normal

K1L992 = !K1_\LCATWD:ATWD_B_up_pre_cnt[1] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--K1L434 is coinc:inst_coinc|LessThan~260COMBOUT
--operation mode is arithmetic

K1L434 = !K1L003 & Y1_command_5_local[0];

--K1L334 is coinc:inst_coinc|LessThan~260
--operation mode is arithmetic

K1L334 = CARRY(!K1L003 & Y1_command_5_local[0]);


--BB8_counter_cell[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]
--operation mode is qfbk_counter

BB8_counter_cell[0]_lut_out = !BB8_counter_cell[0];
BB8_counter_cell[0]_sload_eqn = (WC1_wfm_ct_sload & ~GND) # (!WC1_wfm_ct_sload & BB8_counter_cell[0]_lut_out);
BB8_counter_cell[0] = DFFE(BB8_counter_cell[0]_sload_eqn, GLOBAL(FE1_outclock0), , , WC1_wfm_ct_clk_en);

--BB8L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB8L3 = CARRY(!BB8_counter_cell[0]);


--BB61_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

BB61_pre_out[4]_lut_out = BB61_pre_out[4] $ !BB61_the_carries[4];
BB61_pre_out[4]_sload_eqn = (ND1_crc_init & ME1_portadataout[6]) # (!ND1_crc_init & BB61_pre_out[4]_lut_out);
BB61_pre_out[4] = DFFE(BB61_pre_out[4]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1_plen_clk_en);

--BB61_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

BB61_the_carries[5] = CARRY(!BB61_the_carries[4] & (BB61_pre_out[4] $ !ND1_PL_INC));


--ZB1_srg[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[3]
--operation mode is normal

ZB1_srg[3]_lut_out = ZB1L52 # ZB1L83Q & JC1_dffs[3];
ZB1_srg[3] = DFFE(ZB1_srg[3]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L9);


--ZB1L42 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|Select~333
--operation mode is normal

ZB1L42 = ZB1_srg[3] & (ZB1L93Q # ZB1_srg[4] & !ZB1L73Q) # !ZB1_srg[3] & ZB1_srg[4] & !ZB1L73Q;


--DD1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|b_full~70
--operation mode is normal

DD1L3 = BB9_pre_out[4] & BB9_pre_out[5] & WC1_tcwf_wrreq & DD1_b_non_empty;


--DD1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|b_full~72
--operation mode is normal

DD1L4 = (BB9_pre_out[1] & BB9_sload_path[0] & BB9_pre_out[2] & BB9_pre_out[3]) & CASCADE(DD1L3);


--Y1_dom_id[3] is slaveregister:slaveregister_inst|dom_id[3]
--operation mode is normal

Y1_dom_id[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_dom_id[3] = DFFE(Y1_dom_id[3]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

JC3_dffs[4]_lut_out = Y1_dom_id[4] & (JC3_dffs[5] # ND1_ID_LOAD) # !Y1_dom_id[4] & JC3_dffs[5] & !ND1_ID_LOAD;
JC3_dffs[4] = DFFE(JC3_dffs[4]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--UC2_SRG[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[6]
--operation mode is normal

UC2_SRG[6]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[5] # !HD1_crc32_en & UC2_SRG[6];
UC2_SRG[6] = DFFE(UC2_SRG[6]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG~5
--operation mode is normal

UC2L93 = UC2_SRG[6] $ UC2_SRG[31];


--UC2_SRG[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[30]
--operation mode is normal

UC2_SRG[30]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[29] # !HD1_crc32_en & UC2_SRG[30];
UC2_SRG[30] = DFFE(UC2_SRG[30]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--HD1_srg[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[7]
--operation mode is normal

HD1_srg[7]_lut_out = HD1L33 # HD1L43 & HD1L25Q;
HD1_srg[7] = DFFE(HD1_srg[7]_lut_out, GLOBAL(FE1_outclock0), , , HD1L05);


--UC2_SRG[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[22]
--operation mode is normal

UC2_SRG[22]_lut_out = ND1_crc_init # HD1_crc32_en & UC2L54 # !HD1_crc32_en & UC2_SRG[22];
UC2_SRG[22] = DFFE(UC2_SRG[22]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2L64 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG~12
--operation mode is normal

UC2L64 = UC2_SRG[22] $ UC2_SRG[31];


--UC2_SRG[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[14]
--operation mode is normal

UC2_SRG[14]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[13] # !HD1_crc32_en & UC2_SRG[14];
UC2_SRG[14] = DFFE(UC2_SRG[14]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2L53 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG~1
--operation mode is normal

UC2L53 = UC2_SRG[31] $ UC2_SRG[0];


--UC2_SRG[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[10]
--operation mode is normal

UC2_SRG[10]_lut_out = ND1_crc_init # HD1_crc32_en & UC2L14 # !HD1_crc32_en & UC2_SRG[10];
UC2_SRG[10] = DFFE(UC2_SRG[10]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[2]
--operation mode is normal

UC2_SRG[2]_lut_out = ND1_crc_init # HD1_crc32_en & UC2L63 # !HD1_crc32_en & UC2_SRG[2];
UC2_SRG[2] = DFFE(UC2_SRG[2]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--VD13L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

VD13L1 = ND1_muxsel1 # ND1_muxsel0 & UC2_SRG[10] # !ND1_muxsel0 & UC2_SRG[2];


--UC2_SRG[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[26]
--operation mode is normal

UC2_SRG[26]_lut_out = ND1_crc_init # HD1_crc32_en & UC2L74 # !HD1_crc32_en & UC2_SRG[26];
UC2_SRG[26] = DFFE(UC2_SRG[26]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[18]
--operation mode is normal

UC2_SRG[18]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[17] # !HD1_crc32_en & UC2_SRG[18];
UC2_SRG[18] = DFFE(UC2_SRG[18]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--VD13L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

VD13L2 = (ND1_muxsel0 & UC2_SRG[26] # !ND1_muxsel0 & UC2_SRG[18] # !ND1_muxsel1) & CASCADE(VD13L1);


--VD03L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

VD03L1 = ND1_muxsel1 # ND1_muxsel0 & ME1_portadataout[10] # !ND1_muxsel0 & ME1_portadataout[2];


--VD03L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

VD03L2 = (ND1_muxsel0 & ME1_portadataout[26] # !ND1_muxsel0 & ME1_portadataout[18] # !ND1_muxsel1) & CASCADE(VD03L1);


--JC2_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

JC2_dffs[4]_lut_out = BB33_sload_path[4] & (JC2_dffs[5] # NB1_tx_time_lat) # !BB33_sload_path[4] & JC2_dffs[5] & !NB1_tx_time_lat;
JC2_dffs[4] = DFFE(JC2_dffs[4]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

JC5_dffs[4]_lut_out = BB33_sload_path[4] & (JC5_dffs[5] # WC1L9Q) # !BB33_sload_path[4] & JC5_dffs[5] & !WC1L9Q;
JC5_dffs[4] = DFFE(JC5_dffs[4]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--VD23L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|result_node~69
--operation mode is normal

VD23L2 = (ND1_muxsel0 & VD32L2 # !ND1_muxsel0 & BB31_pre_out[2] # !ND1_muxsel1) & CASCADE(VD23L1);


--JB3_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|altdpram:FIFOram|q[4]
JB3_q[4]_data_in = COM_AD_D[4];
JB3_q[4]_write_enable = CD1_valid_wreq;
JB3_q[4]_clock_0 = GLOBAL(FE1_outclock0);
JB3_q[4]_clock_1 = GLOBAL(FE1_outclock0);
JB3_q[4]_clear_0 = !WC1_tcwf_aclr;
JB3_q[4]_clock_enable_1 = CD1_valid_rreq;
JB3_q[4]_write_address = WR_ADDR(BB11_sload_path[0], BB11_sload_path[1], BB11_sload_path[2], BB11_sload_path[3], BB11_sload_path[4], BB11_sload_path[5]);
JB3_q[4]_read_address = RD_ADDR(JB3L21, BB01_sload_path[0], BB01_sload_path[1], BB01_sload_path[2], BB01_sload_path[3], BB01_sload_path[4]);
JB3_q[4] = MEMORY_SEGMENT(JB3_q[4]_data_in, JB3_q[4]_write_enable, JB3_q[4]_clock_0, JB3_q[4]_clock_1, JB3_q[4]_clear_0, , , JB3_q[4]_clock_enable_1, VCC, JB3_q[4]_write_address, JB3_q[4]_read_address);


--VD35L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

VD35L1 = ND1_muxsel1 # JB3_q[4] & !ND1_muxsel0;


--VD35L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

VD35L2 = (JC3_dffs[4] & !ND1_muxsel0 # !ND1_muxsel1) & CASCADE(VD35L1);


--VD25L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

VD25L1 = ND1_muxsel3 # ND1_muxsel2 & VD94L2 # !ND1_muxsel2 & VD84L2;


--VD25L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

VD25L2 = (ND1_muxsel2 & VD15L2 # !ND1_muxsel2 & VD05L2 # !ND1_muxsel3) & CASCADE(VD25L1);


--HD1L23 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~767
--operation mode is normal

HD1L23 = VD17L2 & (VD07L2 # ND1_muxsel4) # !VD17L2 & VD07L2 & !ND1_muxsel4;


--JC4_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

JC4_dffs[8]_lut_out = HD1L43 & (JC4_dffs[9] # XD1_shr_load) # !HD1L43 & JC4_dffs[9] & !XD1_shr_load;
JC4_dffs[8] = DFFE(JC4_dffs[8]_lut_out, GLOBAL(FE1_outclock0), XD1_ct_sclr, , XD1_shr_ena);


--CC1_inst10[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[5]
--operation mode is normal

CC1_inst10[5]_lut_out = COM_AD_D[5];
CC1_inst10[5] = DFFE(CC1_inst10[5]_lut_out, GLOBAL(FE1_outclock0), , , );


--PC6L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~404
--operation mode is arithmetic

PC6L31 = CC1_inst10[4] & (!PC6_lcarry[3] # !COM_AD_D[4]) # !CC1_inst10[4] & !COM_AD_D[4] & !PC6_lcarry[3];

--PC6_lcarry[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]
--operation mode is arithmetic

PC6_lcarry[4] = CARRY(CC1_inst10[4] & (!PC6_lcarry[3] # !COM_AD_D[4]) # !CC1_inst10[4] & !COM_AD_D[4] & !PC6_lcarry[3]);


--BB23_sload_path[12] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

BB23_sload_path[12]_lut_out = BB23_sload_path[12] $ !BB23L52;
BB23_sload_path[12]_reg_input = Y1_command_0_local[26] & BB23_sload_path[12]_lut_out;
BB23_sload_path[12] = DFFE(BB23_sload_path[12]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB23L72 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

BB23L72 = CARRY(BB23_sload_path[12] & !BB23L52);


--BB42_sload_path[12] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

BB42_sload_path[12]_lut_out = BB42_sload_path[12] $ !BB42L52;
BB42_sload_path[12]_reg_input = Y1_command_2_local[24] & BB42_sload_path[12]_lut_out;
BB42_sload_path[12] = DFFE(BB42_sload_path[12]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L72 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

BB42L72 = CARRY(BB42_sload_path[12] & !BB42L52);


--XB1L77 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~12
--operation mode is normal

XB1L77 = !XB1L67;


--XB1L59 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~9
--operation mode is normal

XB1L59 = !XB1L49;


--XB1_mean_val[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[7]
--operation mode is arithmetic

XB1_mean_val[7]_lut_out = XB1L57 $ XB1L39 $ XB1L55;
XB1_mean_val[7] = DFFE(XB1_mean_val[7]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );

--XB1L75 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[7]~COUT
--operation mode is arithmetic

XB1L75 = CARRY(XB1L57 & !XB1L39 & !XB1L55 # !XB1L57 & (!XB1L55 # !XB1L39));


--WB1_inb[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[8]
--operation mode is normal

WB1_inb[8]_lut_out = WB1_ina[8];
WB1_inb[8] = DFFE(WB1_inb[8]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[7]
--operation mode is normal

WB1_inc[7]_lut_out = WB1_inb[7];
WB1_inc[7] = DFFE(WB1_inc[7]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[6]
--operation mode is normal

WB1_ina[6]_lut_out = XB1_mean_val[6];
WB1_ina[6] = DFFE(WB1_ina[6]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[6]
--operation mode is normal

WB1_ind[6]_lut_out = WB1_inc[6];
WB1_ind[6] = DFFE(WB1_ind[6]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1L24 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~5COMBOUT
--operation mode is arithmetic

WB1L24 = WB1_ina[5] & WB1_ind[5] & WB1L93 # !WB1_ina[5] & (WB1_ind[5] # WB1L93);

--WB1L14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~5
--operation mode is arithmetic

WB1L14 = CARRY(WB1_ina[5] & (!WB1L93 # !WB1_ind[5]) # !WB1_ina[5] & !WB1_ind[5] & !WB1L93);


--WB1L171 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~6
--operation mode is arithmetic

WB1L171 = WB1_ind[5] $ WB1_ina[5] $ !WB1L071;

--WB1L271 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~6COUT
--operation mode is arithmetic

WB1L271 = CARRY(WB1_ind[5] & WB1_ina[5] & !WB1L071 # !WB1_ind[5] & (WB1_ina[5] # !WB1L071));


--Y1_com_thr_del[6] is slaveregister:slaveregister_inst|com_thr_del[6]
--operation mode is normal

Y1_com_thr_del[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_com_thr_del[6] = DFFE(Y1_com_thr_del[6]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--SC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~393
--operation mode is normal

SC1L4 = SC1L12Q & BB5_sload_path[4];


--SC1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|min_ena~101
--operation mode is normal

SC1L41 = !SC1L71Q & (EC1_ctclr # !WB1_max_level);


--SC1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|min_ena~102
--operation mode is normal

SC1L51 = SC1L02Q & !WB1_max_level & !BB5_sload_path[2];


--PB1_com_thr[5] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|com_thr[5]
--operation mode is normal

PB1_com_thr[5]_lut_out = Y1_com_thr_del[5];
PB1_com_thr[5] = DFFE(PB1_com_thr[5]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_thr_del_wr);


--WB1_dudt[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[5]
--operation mode is normal

WB1_dudt[5]_lut_out = PB1_com_thr[4] & (SC1L91Q # PB1_com_thr[5] & !SC1_min_ena) # !PB1_com_thr[4] & PB1_com_thr[5] & !SC1_min_ena;
WB1_dudt[5] = DFFE(WB1_dudt[5]_lut_out, GLOBAL(FE1_outclock0), , , !SC1_dudt_ena);


--WB1L981 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~10COMBOUT
--operation mode is arithmetic

WB1L981 = WB1_dudt[4] & WB1L961 & !WB1L681 # !WB1_dudt[4] & (WB1L961 # !WB1L681);

--WB1L881 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~10
--operation mode is arithmetic

WB1L881 = CARRY(WB1_dudt[4] & WB1L961 & !WB1L681 # !WB1_dudt[4] & (WB1L961 # !WB1L681));


--WB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~7COMBOUT
--operation mode is arithmetic

WB1L61 = WB1_ind[7] & WB1_ina[7] & WB1L31 # !WB1_ind[7] & (WB1_ina[7] # WB1L31);

--WB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~7
--operation mode is arithmetic

WB1L51 = CARRY(WB1_ind[7] & (!WB1L31 # !WB1_ina[7]) # !WB1_ind[7] & !WB1_ina[7] & !WB1L31);


--WB1L221 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~7
--operation mode is arithmetic

WB1L221 = WB1_ind[6] $ WB1_ina[6] $ WB1L121;

--WB1L321 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~7COUT
--operation mode is arithmetic

WB1L321 = CARRY(WB1_ind[6] & WB1_ina[6] & !WB1L121 # !WB1_ind[6] & (WB1_ina[6] # !WB1L121));


--WB1L041 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~15COMBOUT
--operation mode is arithmetic

WB1L041 = PB1_com_thr[5] & WB1L021 & WB1L731 # !PB1_com_thr[5] & (WB1L021 # WB1L731);

--WB1L931 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~15
--operation mode is arithmetic

WB1L931 = CARRY(PB1_com_thr[5] & (!WB1L731 # !WB1L021) # !PB1_com_thr[5] & !WB1L021 & !WB1L731);


--WB1L651 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~15COMBOUT
--operation mode is arithmetic

WB1L651 = PB1_com_thr[5] & WB1L421 & !WB1L351 # !PB1_com_thr[5] & (WB1L421 # !WB1L351);

--WB1L551 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~15
--operation mode is arithmetic

WB1L551 = CARRY(PB1_com_thr[5] & WB1L421 & !WB1L351 # !PB1_com_thr[5] & (WB1L421 # !WB1L351));


--Q1_\MultiSPEreset:cnt[0] is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[0]
--operation mode is counter

Q1_\MultiSPEreset:cnt[0]_lut_out = !Q1_\MultiSPEreset:cnt[0];
Q1_\MultiSPEreset:cnt[0]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_\MultiSPEreset:cnt[0]_lut_out);
Q1_\MultiSPEreset:cnt[0] = DFFE(Q1_\MultiSPEreset:cnt[0]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L2 is hit_counter_ff:inst_hit_counter_ff|\MultiSPEreset:cnt[0]~COUT
--operation mode is counter

Q1L2 = CARRY(!Q1_\MultiSPEreset:cnt[0]);


--Q1_\OneSPEreset:cnt[0] is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[0]
--operation mode is counter

Q1_\OneSPEreset:cnt[0]_lut_out = !Q1_\OneSPEreset:cnt[0];
Q1_\OneSPEreset:cnt[0]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_\OneSPEreset:cnt[0]_lut_out);
Q1_\OneSPEreset:cnt[0] = DFFE(Q1_\OneSPEreset:cnt[0]_sload_eqn, GLOBAL(FE1_outclock0), !V1_RST, , );

--Q1L53 is hit_counter_ff:inst_hit_counter_ff|\OneSPEreset:cnt[0]~COUT
--operation mode is counter

Q1L53 = CARRY(!Q1_\OneSPEreset:cnt[0]);


--BB12_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is arithmetic

BB12_pre_out[1]_lut_out = BB12_pre_out[1] $ BB12_the_carries[1];
BB12_pre_out[1] = DFFE(BB12_pre_out[1]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--BB12_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is arithmetic

BB12_the_carries[2] = CARRY(BB12_pre_out[1] $ MB1_inst46 # !BB12_the_carries[1]);


--BB12_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB12_sload_path[0]_lut_out = !BB12_sload_path[0];
BB12_sload_path[0] = DFFE(BB12_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--BB12_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

BB12_the_carries[1] = CARRY(MB1_inst46 $ !BB12_sload_path[0]);


--K1L632 is coinc:inst_coinc|add~106
--operation mode is arithmetic

K1L632 = K1L532 $ (!K1_ATWD_A_launch & !K1_\LCATWD:ATWD_A_down_post_cnt[1]);

--K1L732 is coinc:inst_coinc|add~106COUT
--operation mode is arithmetic

K1L732 = CARRY(K1_ATWD_A_launch # K1_\LCATWD:ATWD_A_down_post_cnt[1] # !K1L532);


--K1_\LCATWD:ATWD_A_down_post_cnt[0] is coinc:inst_coinc|\LCATWD:ATWD_A_down_post_cnt[0]
--operation mode is normal

K1_\LCATWD:ATWD_A_down_post_cnt[0]_lut_out = !K1L432;
K1_\LCATWD:ATWD_A_down_post_cnt[0] = DFFE(K1_\LCATWD:ATWD_A_down_post_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L852 is coinc:inst_coinc|add~118
--operation mode is arithmetic

K1L852 = K1L752 $ (!K1L493 & !K1_\LCATWD:ATWD_A_down_pre_cnt[1]);

--K1L952 is coinc:inst_coinc|add~118COUT
--operation mode is arithmetic

K1L952 = CARRY(K1L493 # K1_\LCATWD:ATWD_A_down_pre_cnt[1] # !K1L752);


--K1_\LCATWD:ATWD_A_down_pre_cnt[0] is coinc:inst_coinc|\LCATWD:ATWD_A_down_pre_cnt[0]
--operation mode is normal

K1_\LCATWD:ATWD_A_down_pre_cnt[0]_lut_out = !K1L652;
K1_\LCATWD:ATWD_A_down_pre_cnt[0] = DFFE(K1_\LCATWD:ATWD_A_down_pre_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L772 is coinc:inst_coinc|ATWD_A_down_pre_cnt~172
--operation mode is normal

K1L772 = !K1_\LCATWD:ATWD_A_down_pre_cnt[0] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1L742 is coinc:inst_coinc|add~112
--operation mode is arithmetic

K1L742 = K1L642 $ (!K1L693 & !K1_\LCATWD:ATWD_A_up_pre_cnt[1]);

--K1L842 is coinc:inst_coinc|add~112COUT
--operation mode is arithmetic

K1L842 = CARRY(K1L693 # K1_\LCATWD:ATWD_A_up_pre_cnt[1] # !K1L642);


--K1_\LCATWD:ATWD_A_up_pre_cnt[0] is coinc:inst_coinc|\LCATWD:ATWD_A_up_pre_cnt[0]
--operation mode is normal

K1_\LCATWD:ATWD_A_up_pre_cnt[0]_lut_out = !K1L542;
K1_\LCATWD:ATWD_A_up_pre_cnt[0] = DFFE(K1_\LCATWD:ATWD_A_up_pre_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L582 is coinc:inst_coinc|ATWD_A_up_pre_cnt~172
--operation mode is normal

K1L582 = !K1_\LCATWD:ATWD_A_up_pre_cnt[0] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--BB6_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is arithmetic

BB6_pre_out[1]_lut_out = BB6_pre_out[1] $ BB6_the_carries[1];
BB6_pre_out[1] = DFFE(BB6_pre_out[1]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--BB6_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is arithmetic

BB6_the_carries[2] = CARRY(BB6_pre_out[1] $ LB1L3 # !BB6_the_carries[1]);


--BB6_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB6_sload_path[0]_lut_out = !BB6_sload_path[0];
BB6_sload_path[0] = DFFE(BB6_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--BB6_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

BB6_the_carries[1] = CARRY(LB1L3 $ !BB6_sload_path[0]);


--TC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]~144
--operation mode is arithmetic

TC1L3 = BB6_pre_out[1] & BB6_sload_path[0];

--TC1_and_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]
--operation mode is arithmetic

TC1_and_node[0][0] = CARRY(BB6_pre_out[1] & BB6_sload_path[0]);


--K1L302 is coinc:inst_coinc|add~88
--operation mode is arithmetic

K1L302 = K1L202 $ (!K1_ATWD_B_launch & !K1_\LCATWD:ATWD_B_down_post_cnt[1]);

--K1L402 is coinc:inst_coinc|add~88COUT
--operation mode is arithmetic

K1L402 = CARRY(K1_ATWD_B_launch # K1_\LCATWD:ATWD_B_down_post_cnt[1] # !K1L202);


--K1_\LCATWD:ATWD_B_down_post_cnt[0] is coinc:inst_coinc|\LCATWD:ATWD_B_down_post_cnt[0]
--operation mode is normal

K1_\LCATWD:ATWD_B_down_post_cnt[0]_lut_out = !K1L102;
K1_\LCATWD:ATWD_B_down_post_cnt[0] = DFFE(K1_\LCATWD:ATWD_B_down_post_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L522 is coinc:inst_coinc|add~100
--operation mode is arithmetic

K1L522 = K1L422 $ (!K1L493 & !K1_\LCATWD:ATWD_B_down_pre_cnt[1]);

--K1L622 is coinc:inst_coinc|add~100COUT
--operation mode is arithmetic

K1L622 = CARRY(K1L493 # K1_\LCATWD:ATWD_B_down_pre_cnt[1] # !K1L422);


--K1_\LCATWD:ATWD_B_down_pre_cnt[0] is coinc:inst_coinc|\LCATWD:ATWD_B_down_pre_cnt[0]
--operation mode is normal

K1_\LCATWD:ATWD_B_down_pre_cnt[0]_lut_out = !K1L322;
K1_\LCATWD:ATWD_B_down_pre_cnt[0] = DFFE(K1_\LCATWD:ATWD_B_down_pre_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L292 is coinc:inst_coinc|ATWD_B_down_pre_cnt~174
--operation mode is normal

K1L292 = !K1_\LCATWD:ATWD_B_down_pre_cnt[0] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1L412 is coinc:inst_coinc|add~94
--operation mode is arithmetic

K1L412 = K1L312 $ (!K1L693 & !K1_\LCATWD:ATWD_B_up_pre_cnt[1]);

--K1L512 is coinc:inst_coinc|add~94COUT
--operation mode is arithmetic

K1L512 = CARRY(K1L693 # K1_\LCATWD:ATWD_B_up_pre_cnt[1] # !K1L312);


--K1_\LCATWD:ATWD_B_up_pre_cnt[0] is coinc:inst_coinc|\LCATWD:ATWD_B_up_pre_cnt[0]
--operation mode is normal

K1_\LCATWD:ATWD_B_up_pre_cnt[0]_lut_out = !K1L212;
K1_\LCATWD:ATWD_B_up_pre_cnt[0] = DFFE(K1_\LCATWD:ATWD_B_up_pre_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , );


--K1L003 is coinc:inst_coinc|ATWD_B_up_pre_cnt~174
--operation mode is normal

K1L003 = !K1_\LCATWD:ATWD_B_up_pre_cnt[0] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--BB61_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

BB61_pre_out[3]_lut_out = BB61_pre_out[3] $ BB61_the_carries[3];
BB61_pre_out[3]_sload_eqn = (ND1_crc_init & ME1_portadataout[5]) # (!ND1_crc_init & BB61_pre_out[3]_lut_out);
BB61_pre_out[3] = DFFE(BB61_pre_out[3]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1_plen_clk_en);

--BB61_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

BB61_the_carries[4] = CARRY(BB61_pre_out[3] $ ND1_PL_INC # !BB61_the_carries[3]);


--ZB1_srg[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[2]
--operation mode is normal

ZB1_srg[2]_lut_out = ZB1L62 # ZB1L83Q & JC1_dffs[2];
ZB1_srg[2] = DFFE(ZB1_srg[2]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L9);


--ZB1L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|Select~334
--operation mode is normal

ZB1L52 = ZB1_srg[2] & (ZB1L93Q # ZB1_srg[3] & !ZB1L73Q) # !ZB1_srg[2] & ZB1_srg[3] & !ZB1L73Q;


--Y1_dom_id[4] is slaveregister:slaveregister_inst|dom_id[4]
--operation mode is normal

Y1_dom_id[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_dom_id[4] = DFFE(Y1_dom_id[4]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

JC3_dffs[5]_lut_out = Y1_dom_id[5] & (JC3_dffs[6] # ND1_ID_LOAD) # !Y1_dom_id[5] & JC3_dffs[6] & !ND1_ID_LOAD;
JC3_dffs[5] = DFFE(JC3_dffs[5]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--UC2_SRG[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[5]
--operation mode is normal

UC2_SRG[5]_lut_out = ND1_crc_init # HD1_crc32_en & UC2L83 # !HD1_crc32_en & UC2_SRG[5];
UC2_SRG[5] = DFFE(UC2_SRG[5]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[29]
--operation mode is normal

UC2_SRG[29]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[28] # !HD1_crc32_en & UC2_SRG[29];
UC2_SRG[29] = DFFE(UC2_SRG[29]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--HD1_srg[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[6]
--operation mode is normal

HD1_srg[6]_lut_out = HD1L53 # HD1L22 # HD1_srg[5] & HD1L35Q;
HD1_srg[6] = DFFE(HD1_srg[6]_lut_out, GLOBAL(FE1_outclock0), , , HD1L05);


--HD1L33 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~768
--operation mode is normal

HD1L33 = HD1_srg[6] & (HD1L35Q # HD1_srg[7] & !HD1L15Q) # !HD1_srg[6] & HD1_srg[7] & !HD1L15Q;


--HD1L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~769
--operation mode is normal

HD1L43 = VD08L2 & (VD97L2 # ND1_muxsel4) # !VD08L2 & VD97L2 & !ND1_muxsel4;


--HD1L05 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[7]~0
--operation mode is normal

HD1L05 = !ND1_crc_init & !KB1_CLR_BUF;


--UC2_SRG[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[21]
--operation mode is normal

UC2_SRG[21]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[20] # !HD1_crc32_en & UC2_SRG[21];
UC2_SRG[21] = DFFE(UC2_SRG[21]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2L54 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG~11
--operation mode is normal

UC2L54 = UC2_SRG[21] $ UC2_SRG[31];


--UC2_SRG[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[13]
--operation mode is normal

UC2_SRG[13]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[12] # !HD1_crc32_en & UC2_SRG[13];
UC2_SRG[13] = DFFE(UC2_SRG[13]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG~7
--operation mode is normal

UC2L14 = UC2_SRG[31] $ UC2_SRG[9];


--UC2L63 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG~2
--operation mode is normal

UC2L63 = UC2_SRG[31] $ UC2_SRG[1];


--UC2L74 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG~13
--operation mode is normal

UC2L74 = UC2_SRG[31] $ UC2_SRG[25];


--JC2_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

JC2_dffs[5]_lut_out = BB33_sload_path[5] & (JC2_dffs[6] # NB1_tx_time_lat) # !BB33_sload_path[5] & JC2_dffs[6] & !NB1_tx_time_lat;
JC2_dffs[5] = DFFE(JC2_dffs[5]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

JC5_dffs[5]_lut_out = BB33_sload_path[5] & (JC5_dffs[6] # WC1L9Q) # !BB33_sload_path[5] & JC5_dffs[6] & !WC1L9Q;
JC5_dffs[5] = DFFE(JC5_dffs[5]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--UC2_SRG[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[11]
--operation mode is normal

UC2_SRG[11]_lut_out = ND1_crc_init # HD1_crc32_en & UC2L24 # !HD1_crc32_en & UC2_SRG[11];
UC2_SRG[11] = DFFE(UC2_SRG[11]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[3]
--operation mode is normal

UC2_SRG[3]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[2] # !HD1_crc32_en & UC2_SRG[3];
UC2_SRG[3] = DFFE(UC2_SRG[3]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--VD04L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

VD04L1 = ND1_muxsel1 # ND1_muxsel0 & UC2_SRG[11] # !ND1_muxsel0 & UC2_SRG[3];


--UC2_SRG[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[27]
--operation mode is normal

UC2_SRG[27]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[26] # !HD1_crc32_en & UC2_SRG[27];
UC2_SRG[27] = DFFE(UC2_SRG[27]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[19]
--operation mode is normal

UC2_SRG[19]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[18] # !HD1_crc32_en & UC2_SRG[19];
UC2_SRG[19] = DFFE(UC2_SRG[19]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--VD04L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

VD04L2 = (ND1_muxsel0 & UC2_SRG[27] # !ND1_muxsel0 & UC2_SRG[19] # !ND1_muxsel1) & CASCADE(VD04L1);


--VD93L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

VD93L1 = ND1_muxsel1 # ND1_muxsel0 & ME1_portadataout[11] # !ND1_muxsel0 & ME1_portadataout[3];


--VD93L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

VD93L2 = (ND1_muxsel0 & ME1_portadataout[27] # !ND1_muxsel0 & ME1_portadataout[19] # !ND1_muxsel1) & CASCADE(VD93L1);


--VD24L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|_~3
--operation mode is normal

VD24L1 = ND1_muxsel0 # ND1_muxsel1;


--VD24L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

VD24L2 = (ND1_muxsel0 & JC2_dffs[3] # !ND1_muxsel0 & JC5_dffs[3] # !ND1_muxsel1) & CASCADE(VD24L1);


--VD14L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

VD14L1 = ND1_muxsel1 # KB1_SND_ID & !ND1_muxsel0;


--VD14L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|result_node~99
--operation mode is normal

VD14L2 = (ND1_muxsel0 & !KB1L63 # !ND1_muxsel0 & BB31_pre_out[3] # !ND1_muxsel1) & CASCADE(VD14L1);


--JB3_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|altdpram:FIFOram|q[5]
JB3_q[5]_data_in = COM_AD_D[5];
JB3_q[5]_write_enable = CD1_valid_wreq;
JB3_q[5]_clock_0 = GLOBAL(FE1_outclock0);
JB3_q[5]_clock_1 = GLOBAL(FE1_outclock0);
JB3_q[5]_clear_0 = !WC1_tcwf_aclr;
JB3_q[5]_clock_enable_1 = CD1_valid_rreq;
JB3_q[5]_write_address = WR_ADDR(BB11_sload_path[0], BB11_sload_path[1], BB11_sload_path[2], BB11_sload_path[3], BB11_sload_path[4], BB11_sload_path[5]);
JB3_q[5]_read_address = RD_ADDR(JB3L21, BB01_sload_path[0], BB01_sload_path[1], BB01_sload_path[2], BB01_sload_path[3], BB01_sload_path[4]);
JB3_q[5] = MEMORY_SEGMENT(JB3_q[5]_data_in, JB3_q[5]_write_enable, JB3_q[5]_clock_0, JB3_q[5]_clock_1, JB3_q[5]_clear_0, , , JB3_q[5]_clock_enable_1, VCC, JB3_q[5]_write_address, JB3_q[5]_read_address);


--VD26L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

VD26L1 = ND1_muxsel1 # JB3_q[5] & !ND1_muxsel0;


--VD26L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

VD26L2 = (JC3_dffs[5] & !ND1_muxsel0 # !ND1_muxsel1) & CASCADE(VD26L1);


--VD16L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

VD16L1 = ND1_muxsel3 # ND1_muxsel2 & VD85L2 # !ND1_muxsel2 & VD75L2;


--VD16L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

VD16L2 = (ND1_muxsel2 & VD06L2 # !ND1_muxsel2 & VD95L2 # !ND1_muxsel3) & CASCADE(VD16L1);


--JC4_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

JC4_dffs[9]_lut_out = !XD1_shr_load # !ND1_ctrl_val;
JC4_dffs[9] = DFFE(JC4_dffs[9]_lut_out, GLOBAL(FE1_outclock0), XD1_ct_sclr, , XD1_shr_ena);


--CC1_inst10[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[4]
--operation mode is normal

CC1_inst10[4]_lut_out = COM_AD_D[4];
CC1_inst10[4] = DFFE(CC1_inst10[4]_lut_out, GLOBAL(FE1_outclock0), , , );


--PC6L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~405
--operation mode is arithmetic

PC6L11 = CC1_inst10[3] & (PC6_lcarry[2] # !COM_AD_D[3]) # !CC1_inst10[3] & !COM_AD_D[3] & PC6_lcarry[2];

--PC6_lcarry[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]
--operation mode is arithmetic

PC6_lcarry[3] = CARRY(CC1_inst10[3] & COM_AD_D[3] & !PC6_lcarry[2] # !CC1_inst10[3] & (COM_AD_D[3] # !PC6_lcarry[2]));


--BB23_sload_path[11] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

BB23_sload_path[11]_lut_out = BB23_sload_path[11] $ BB23L32;
BB23_sload_path[11]_reg_input = Y1_command_0_local[26] & BB23_sload_path[11]_lut_out;
BB23_sload_path[11] = DFFE(BB23_sload_path[11]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB23L52 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

BB23L52 = CARRY(!BB23L32 # !BB23_sload_path[11]);


--BB42_sload_path[11] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

BB42_sload_path[11]_lut_out = BB42_sload_path[11] $ BB42L32;
BB42_sload_path[11]_reg_input = Y1_command_2_local[24] & BB42_sload_path[11]_lut_out;
BB42_sload_path[11] = DFFE(BB42_sload_path[11]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L52 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

BB42L52 = CARRY(!BB42L32 # !BB42_sload_path[11]);


--XB1L57 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~11
--operation mode is arithmetic

XB1L57 = XB1_adc_pipe[7][0] $ XB1_adc_pipe[7][1] $ XB1L47;

--XB1L67 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~11COUT
--operation mode is arithmetic

XB1L67 = CARRY(XB1_adc_pipe[7][0] & !XB1_adc_pipe[7][1] & !XB1L47 # !XB1_adc_pipe[7][0] & (!XB1L47 # !XB1_adc_pipe[7][1]));


--XB1L39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~8
--operation mode is arithmetic

XB1L39 = XB1_adc_pipe[7][2] $ XB1_adc_pipe[7][3] $ XB1L29;

--XB1L49 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~8COUT
--operation mode is arithmetic

XB1L49 = CARRY(XB1_adc_pipe[7][2] & !XB1_adc_pipe[7][3] & !XB1L29 # !XB1_adc_pipe[7][2] & (!XB1L29 # !XB1_adc_pipe[7][3]));


--XB1_mean_val[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[6]
--operation mode is arithmetic

XB1_mean_val[6]_lut_out = XB1L37 $ XB1L19 $ !XB1L35;
XB1_mean_val[6] = DFFE(XB1_mean_val[6]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );

--XB1L55 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[6]~COUT
--operation mode is arithmetic

XB1L55 = CARRY(XB1L37 & (XB1L19 # !XB1L35) # !XB1L37 & XB1L19 & !XB1L35);


--WB1_inb[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[7]
--operation mode is normal

WB1_inb[7]_lut_out = WB1_ina[7];
WB1_inb[7] = DFFE(WB1_inb[7]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[6]
--operation mode is normal

WB1_inc[6]_lut_out = WB1_inb[6];
WB1_inc[6] = DFFE(WB1_inc[6]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[5]
--operation mode is normal

WB1_ina[5]_lut_out = XB1_mean_val[5];
WB1_ina[5] = DFFE(WB1_ina[5]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[5]
--operation mode is normal

WB1_ind[5]_lut_out = WB1_inc[5];
WB1_ind[5] = DFFE(WB1_ind[5]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1L04 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~4COMBOUT
--operation mode is arithmetic

WB1L04 = WB1_ina[4] & WB1_ind[4] & !WB1L73 # !WB1_ina[4] & (WB1_ind[4] # !WB1L73);

--WB1L93 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~4
--operation mode is arithmetic

WB1L93 = CARRY(WB1_ina[4] & WB1_ind[4] & !WB1L73 # !WB1_ina[4] & (WB1_ind[4] # !WB1L73));


--WB1L961 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~5
--operation mode is arithmetic

WB1L961 = WB1_ind[4] $ WB1_ina[4] $ WB1L861;

--WB1L071 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~5COUT
--operation mode is arithmetic

WB1L071 = CARRY(WB1_ind[4] & (!WB1L861 # !WB1_ina[4]) # !WB1_ind[4] & !WB1_ina[4] & !WB1L861);


--Y1_com_thr_del[5] is slaveregister:slaveregister_inst|com_thr_del[5]
--operation mode is normal

Y1_com_thr_del[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_com_thr_del[5] = DFFE(Y1_com_thr_del[5]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--PB1_com_thr[4] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|com_thr[4]
--operation mode is normal

PB1_com_thr[4]_lut_out = Y1_com_thr_del[4];
PB1_com_thr[4] = DFFE(PB1_com_thr[4]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_thr_del_wr);


--WB1_dudt[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[4]
--operation mode is normal

WB1_dudt[4]_lut_out = PB1_com_thr[3] & (SC1L91Q # PB1_com_thr[4] & !SC1_min_ena) # !PB1_com_thr[3] & PB1_com_thr[4] & !SC1_min_ena;
WB1_dudt[4] = DFFE(WB1_dudt[4]_lut_out, GLOBAL(FE1_outclock0), , , !SC1_dudt_ena);


--WB1L781 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~9COMBOUT
--operation mode is arithmetic

WB1L781 = WB1_dudt[3] & WB1L761 & WB1L481 # !WB1_dudt[3] & (WB1L761 # WB1L481);

--WB1L681 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~9
--operation mode is arithmetic

WB1L681 = CARRY(WB1_dudt[3] & (!WB1L481 # !WB1L761) # !WB1_dudt[3] & !WB1L761 & !WB1L481);


--WB1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~6COMBOUT
--operation mode is arithmetic

WB1L41 = WB1_ind[6] & WB1_ina[6] & !WB1L11 # !WB1_ind[6] & (WB1_ina[6] # !WB1L11);

--WB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~6
--operation mode is arithmetic

WB1L31 = CARRY(WB1_ind[6] & WB1_ina[6] & !WB1L11 # !WB1_ind[6] & (WB1_ina[6] # !WB1L11));


--WB1L021 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~6
--operation mode is arithmetic

WB1L021 = WB1_ind[5] $ WB1_ina[5] $ !WB1L911;

--WB1L121 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~6COUT
--operation mode is arithmetic

WB1L121 = CARRY(WB1_ind[5] & (!WB1L911 # !WB1_ina[5]) # !WB1_ind[5] & !WB1_ina[5] & !WB1L911);


--WB1L831 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~14COMBOUT
--operation mode is arithmetic

WB1L831 = PB1_com_thr[4] & WB1L811 & !WB1L531 # !PB1_com_thr[4] & (WB1L811 # !WB1L531);

--WB1L731 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~14
--operation mode is arithmetic

WB1L731 = CARRY(PB1_com_thr[4] & WB1L811 & !WB1L531 # !PB1_com_thr[4] & (WB1L811 # !WB1L531));


--WB1L451 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~14COMBOUT
--operation mode is arithmetic

WB1L451 = PB1_com_thr[4] & WB1L221 & WB1L151 # !PB1_com_thr[4] & (WB1L221 # WB1L151);

--WB1L351 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~14
--operation mode is arithmetic

WB1L351 = CARRY(PB1_com_thr[4] & (!WB1L151 # !WB1L221) # !PB1_com_thr[4] & !WB1L221 & !WB1L151);


--K1L432 is coinc:inst_coinc|add~105
--operation mode is arithmetic

K1L432 = K1L172 $ K1L704;

--K1L532 is coinc:inst_coinc|add~105COUT
--operation mode is arithmetic

K1L532 = CARRY(K1L172 & K1L704);


--K1L652 is coinc:inst_coinc|add~117
--operation mode is arithmetic

K1L652 = K1L772 $ K1L305;

--K1L752 is coinc:inst_coinc|add~117COUT
--operation mode is arithmetic

K1L752 = CARRY(K1L772 & K1L305);


--K1L542 is coinc:inst_coinc|add~111
--operation mode is arithmetic

K1L542 = K1L582 $ K1L505;

--K1L642 is coinc:inst_coinc|add~111COUT
--operation mode is arithmetic

K1L642 = CARRY(K1L582 & K1L505);


--K1L102 is coinc:inst_coinc|add~87
--operation mode is arithmetic

K1L102 = K1L682 $ K1L804;

--K1L202 is coinc:inst_coinc|add~87COUT
--operation mode is arithmetic

K1L202 = CARRY(K1L682 & K1L804);


--K1L322 is coinc:inst_coinc|add~99
--operation mode is arithmetic

K1L322 = K1L292 $ K1L805;

--K1L422 is coinc:inst_coinc|add~99COUT
--operation mode is arithmetic

K1L422 = CARRY(K1L292 & K1L805);


--K1L212 is coinc:inst_coinc|add~93
--operation mode is arithmetic

K1L212 = K1L003 $ K1L015;

--K1L312 is coinc:inst_coinc|add~93COUT
--operation mode is arithmetic

K1L312 = CARRY(K1L003 & K1L015);


--BB61_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

BB61_pre_out[2]_lut_out = BB61_pre_out[2] $ !BB61_the_carries[2];
BB61_pre_out[2]_sload_eqn = (ND1_crc_init & ME1_portadataout[4]) # (!ND1_crc_init & BB61_pre_out[2]_lut_out);
BB61_pre_out[2] = DFFE(BB61_pre_out[2]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1_plen_clk_en);

--BB61_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

BB61_the_carries[3] = CARRY(!BB61_the_carries[2] & (BB61_pre_out[2] $ !ND1_PL_INC));


--ZB1_srg[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[1]
--operation mode is normal

ZB1_srg[1]_lut_out = ZB1L72 # ZB1L83Q & JC1_dffs[1];
ZB1_srg[1] = DFFE(ZB1_srg[1]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L9);


--ZB1L62 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|Select~335
--operation mode is normal

ZB1L62 = ZB1_srg[1] & (ZB1L93Q # ZB1_srg[2] & !ZB1L73Q) # !ZB1_srg[1] & ZB1_srg[2] & !ZB1L73Q;


--Y1_dom_id[5] is slaveregister:slaveregister_inst|dom_id[5]
--operation mode is normal

Y1_dom_id[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_dom_id[5] = DFFE(Y1_dom_id[5]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

JC3_dffs[6]_lut_out = Y1_dom_id[6] & (JC3_dffs[7] # ND1_ID_LOAD) # !Y1_dom_id[6] & JC3_dffs[7] & !ND1_ID_LOAD;
JC3_dffs[6] = DFFE(JC3_dffs[6]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--UC2_SRG[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[4]
--operation mode is normal

UC2_SRG[4]_lut_out = ND1_crc_init # HD1_crc32_en & UC2L73 # !HD1_crc32_en & UC2_SRG[4];
UC2_SRG[4] = DFFE(UC2_SRG[4]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG~4
--operation mode is normal

UC2L83 = UC2_SRG[4] $ UC2_SRG[31];


--UC2_SRG[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[28]
--operation mode is normal

UC2_SRG[28]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[27] # !HD1_crc32_en & UC2_SRG[28];
UC2_SRG[28] = DFFE(UC2_SRG[28]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--HD1L53 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~771
--operation mode is normal

HD1L53 = HD1L25Q & (ND1_muxsel4 & VD17L2 # !ND1_muxsel4 & VD07L2);


--HD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~83
--operation mode is normal

HD1L22 = HD1_srg[6] & !HD1L15Q;


--HD1_srg[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[5]
--operation mode is normal

HD1_srg[5]_lut_out = HD1L63 # HD1L13 & HD1L25Q;
HD1_srg[5] = DFFE(HD1_srg[5]_lut_out, GLOBAL(FE1_outclock0), , , HD1L05);


--UC2_SRG[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[20]
--operation mode is normal

UC2_SRG[20]_lut_out = ND1_crc_init # HD1_crc32_en & UC2_SRG[19] # !HD1_crc32_en & UC2_SRG[20];
UC2_SRG[20] = DFFE(UC2_SRG[20]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[12]
--operation mode is normal

UC2_SRG[12]_lut_out = ND1_crc_init # HD1_crc32_en & UC2L34 # !HD1_crc32_en & UC2_SRG[12];
UC2_SRG[12] = DFFE(UC2_SRG[12]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--JC2_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

JC2_dffs[6]_lut_out = BB33_sload_path[6] & (JC2_dffs[7] # NB1_tx_time_lat) # !BB33_sload_path[6] & JC2_dffs[7] & !NB1_tx_time_lat;
JC2_dffs[6] = DFFE(JC2_dffs[6]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

JC5_dffs[6]_lut_out = BB33_sload_path[6] & (JC5_dffs[7] # WC1L9Q) # !BB33_sload_path[6] & JC5_dffs[7] & !WC1L9Q;
JC5_dffs[6] = DFFE(JC5_dffs[6]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--UC2L24 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG~8
--operation mode is normal

UC2L24 = UC2_SRG[10] $ UC2_SRG[31];


--VD94L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

VD94L1 = ND1_muxsel1 # ND1_muxsel0 & UC2_SRG[12] # !ND1_muxsel0 & UC2_SRG[4];


--VD94L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

VD94L2 = (ND1_muxsel0 & UC2_SRG[28] # !ND1_muxsel0 & UC2_SRG[20] # !ND1_muxsel1) & CASCADE(VD94L1);


--VD84L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

VD84L1 = ND1_muxsel1 # ND1_muxsel0 & ME1_portadataout[12] # !ND1_muxsel0 & ME1_portadataout[4];


--VD84L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

VD84L2 = (ND1_muxsel0 & ME1_portadataout[28] # !ND1_muxsel0 & ME1_portadataout[20] # !ND1_muxsel1) & CASCADE(VD84L1);


--VD15L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|_~3
--operation mode is normal

VD15L1 = ND1_muxsel0 # ND1_muxsel1;


--VD15L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

VD15L2 = (ND1_muxsel0 & JC2_dffs[4] # !ND1_muxsel0 & JC5_dffs[4] # !ND1_muxsel1) & CASCADE(VD15L1);


--VD05L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

VD05L1 = ND1_muxsel1 # KB1_SND_TC_DAT & !ND1_muxsel0;


--VD05L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|result_node~18
--operation mode is normal

VD05L2 = (BB31_pre_out[4] & !ND1_muxsel0 # !ND1_muxsel1) & CASCADE(VD05L1);


--JB3_q[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|altdpram:FIFOram|q[6]
JB3_q[6]_data_in = COM_AD_D[6];
JB3_q[6]_write_enable = CD1_valid_wreq;
JB3_q[6]_clock_0 = GLOBAL(FE1_outclock0);
JB3_q[6]_clock_1 = GLOBAL(FE1_outclock0);
JB3_q[6]_clear_0 = !WC1_tcwf_aclr;
JB3_q[6]_clock_enable_1 = CD1_valid_rreq;
JB3_q[6]_write_address = WR_ADDR(BB11_sload_path[0], BB11_sload_path[1], BB11_sload_path[2], BB11_sload_path[3], BB11_sload_path[4], BB11_sload_path[5]);
JB3_q[6]_read_address = RD_ADDR(JB3L21, BB01_sload_path[0], BB01_sload_path[1], BB01_sload_path[2], BB01_sload_path[3], BB01_sload_path[4]);
JB3_q[6] = MEMORY_SEGMENT(JB3_q[6]_data_in, JB3_q[6]_write_enable, JB3_q[6]_clock_0, JB3_q[6]_clock_1, JB3_q[6]_clear_0, , , JB3_q[6]_clock_enable_1, VCC, JB3_q[6]_write_address, JB3_q[6]_read_address);


--VD17L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

VD17L1 = ND1_muxsel1 # JB3_q[6] & !ND1_muxsel0;


--VD17L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

VD17L2 = (JC3_dffs[6] & !ND1_muxsel0 # !ND1_muxsel1) & CASCADE(VD17L1);


--VD07L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

VD07L1 = ND1_muxsel3 # ND1_muxsel2 & VD76L2 # !ND1_muxsel2 & VD66L2;


--VD07L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

VD07L2 = (ND1_muxsel2 & VD96L2 # !ND1_muxsel2 & VD86L2 # !ND1_muxsel3) & CASCADE(VD07L1);


--CC1_inst10[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[3]
--operation mode is normal

CC1_inst10[3]_lut_out = COM_AD_D[3];
CC1_inst10[3] = DFFE(CC1_inst10[3]_lut_out, GLOBAL(FE1_outclock0), , , );


--PC6L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~406
--operation mode is arithmetic

PC6L9 = CC1_inst10[2] & (!PC6_lcarry[1] # !COM_AD_D[2]) # !CC1_inst10[2] & !COM_AD_D[2] & !PC6_lcarry[1];

--PC6_lcarry[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]
--operation mode is arithmetic

PC6_lcarry[2] = CARRY(CC1_inst10[2] & (!PC6_lcarry[1] # !COM_AD_D[2]) # !CC1_inst10[2] & !COM_AD_D[2] & !PC6_lcarry[1]);


--BB23_sload_path[10] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

BB23_sload_path[10]_lut_out = BB23_sload_path[10] $ !BB23L12;
BB23_sload_path[10]_reg_input = Y1_command_0_local[26] & BB23_sload_path[10]_lut_out;
BB23_sload_path[10] = DFFE(BB23_sload_path[10]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB23L32 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

BB23L32 = CARRY(BB23_sload_path[10] & !BB23L12);


--BB42_sload_path[10] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

BB42_sload_path[10]_lut_out = BB42_sload_path[10] $ !BB42L12;
BB42_sload_path[10]_reg_input = Y1_command_2_local[24] & BB42_sload_path[10]_lut_out;
BB42_sload_path[10] = DFFE(BB42_sload_path[10]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L32 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

BB42L32 = CARRY(BB42_sload_path[10] & !BB42L12);


--XB1_adc_pipe[7][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][0]
--operation mode is normal

XB1_adc_pipe[7][0]_lut_out = CC1_inst10[9];
XB1_adc_pipe[7][0] = DFFE(XB1_adc_pipe[7][0]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[7][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][1]
--operation mode is normal

XB1_adc_pipe[7][1]_lut_out = XB1_adc_pipe[7][0];
XB1_adc_pipe[7][1] = DFFE(XB1_adc_pipe[7][1]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1L37 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~10
--operation mode is arithmetic

XB1L37 = XB1_adc_pipe[6][0] $ XB1_adc_pipe[6][1] $ !XB1L27;

--XB1L47 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~10COUT
--operation mode is arithmetic

XB1L47 = CARRY(XB1_adc_pipe[6][0] & (XB1_adc_pipe[6][1] # !XB1L27) # !XB1_adc_pipe[6][0] & XB1_adc_pipe[6][1] & !XB1L27);


--XB1_adc_pipe[7][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][2]
--operation mode is normal

XB1_adc_pipe[7][2]_lut_out = XB1_adc_pipe[7][1];
XB1_adc_pipe[7][2] = DFFE(XB1_adc_pipe[7][2]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[7][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][3]
--operation mode is normal

XB1_adc_pipe[7][3]_lut_out = XB1_adc_pipe[7][2];
XB1_adc_pipe[7][3] = DFFE(XB1_adc_pipe[7][3]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1L19 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~7
--operation mode is arithmetic

XB1L19 = XB1_adc_pipe[6][2] $ XB1_adc_pipe[6][3] $ !XB1L09;

--XB1L29 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~7COUT
--operation mode is arithmetic

XB1L29 = CARRY(XB1_adc_pipe[6][2] & (XB1_adc_pipe[6][3] # !XB1L09) # !XB1_adc_pipe[6][2] & XB1_adc_pipe[6][3] & !XB1L09);


--XB1_mean_val[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[5]
--operation mode is arithmetic

XB1_mean_val[5]_lut_out = XB1L17 $ XB1L98 $ XB1L15;
XB1_mean_val[5] = DFFE(XB1_mean_val[5]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );

--XB1L35 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[5]~COUT
--operation mode is arithmetic

XB1L35 = CARRY(XB1L17 & !XB1L98 & !XB1L15 # !XB1L17 & (!XB1L15 # !XB1L98));


--WB1_inb[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[6]
--operation mode is normal

WB1_inb[6]_lut_out = WB1_ina[6];
WB1_inb[6] = DFFE(WB1_inb[6]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[5]
--operation mode is normal

WB1_inc[5]_lut_out = WB1_inb[5];
WB1_inc[5] = DFFE(WB1_inc[5]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[4]
--operation mode is normal

WB1_ina[4]_lut_out = XB1_mean_val[4];
WB1_ina[4] = DFFE(WB1_ina[4]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[4]
--operation mode is normal

WB1_ind[4]_lut_out = WB1_inc[4];
WB1_ind[4] = DFFE(WB1_ind[4]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~3COMBOUT
--operation mode is arithmetic

WB1L83 = WB1_ina[3] & WB1_ind[3] & WB1L53 # !WB1_ina[3] & (WB1_ind[3] # WB1L53);

--WB1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~3
--operation mode is arithmetic

WB1L73 = CARRY(WB1_ina[3] & (!WB1L53 # !WB1_ind[3]) # !WB1_ina[3] & !WB1_ind[3] & !WB1L53);


--WB1L761 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~4
--operation mode is arithmetic

WB1L761 = WB1_ind[3] $ WB1_ina[3] $ !WB1L661;

--WB1L861 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~4COUT
--operation mode is arithmetic

WB1L861 = CARRY(WB1_ind[3] & WB1_ina[3] & !WB1L661 # !WB1_ind[3] & (WB1_ina[3] # !WB1L661));


--Y1_com_thr_del[4] is slaveregister:slaveregister_inst|com_thr_del[4]
--operation mode is normal

Y1_com_thr_del[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_com_thr_del[4] = DFFE(Y1_com_thr_del[4]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--PB1_com_thr[3] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|com_thr[3]
--operation mode is normal

PB1_com_thr[3]_lut_out = Y1_com_thr_del[3];
PB1_com_thr[3] = DFFE(PB1_com_thr[3]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_thr_del_wr);


--WB1_dudt[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[3]
--operation mode is normal

WB1_dudt[3]_lut_out = PB1_com_thr[2] & (SC1L91Q # PB1_com_thr[3] & !SC1_min_ena) # !PB1_com_thr[2] & PB1_com_thr[3] & !SC1_min_ena;
WB1_dudt[3] = DFFE(WB1_dudt[3]_lut_out, GLOBAL(FE1_outclock0), , , !SC1_dudt_ena);


--WB1L581 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~8COMBOUT
--operation mode is arithmetic

WB1L581 = WB1_dudt[2] & WB1L561 & !WB1L281 # !WB1_dudt[2] & (WB1L561 # !WB1L281);

--WB1L481 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~8
--operation mode is arithmetic

WB1L481 = CARRY(WB1_dudt[2] & WB1L561 & !WB1L281 # !WB1_dudt[2] & (WB1L561 # !WB1L281));


--WB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~5COMBOUT
--operation mode is arithmetic

WB1L21 = WB1_ind[5] & WB1_ina[5] & WB1L9 # !WB1_ind[5] & (WB1_ina[5] # WB1L9);

--WB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~5
--operation mode is arithmetic

WB1L11 = CARRY(WB1_ind[5] & (!WB1L9 # !WB1_ina[5]) # !WB1_ind[5] & !WB1_ina[5] & !WB1L9);


--WB1L811 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~5
--operation mode is arithmetic

WB1L811 = WB1_ind[4] $ WB1_ina[4] $ WB1L711;

--WB1L911 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~5COUT
--operation mode is arithmetic

WB1L911 = CARRY(WB1_ind[4] & WB1_ina[4] & !WB1L711 # !WB1_ind[4] & (WB1_ina[4] # !WB1L711));


--WB1L631 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~13COMBOUT
--operation mode is arithmetic

WB1L631 = PB1_com_thr[3] & WB1L611 & WB1L331 # !PB1_com_thr[3] & (WB1L611 # WB1L331);

--WB1L531 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~13
--operation mode is arithmetic

WB1L531 = CARRY(PB1_com_thr[3] & (!WB1L331 # !WB1L611) # !PB1_com_thr[3] & !WB1L611 & !WB1L331);


--WB1L251 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~13COMBOUT
--operation mode is arithmetic

WB1L251 = PB1_com_thr[3] & WB1L021 & !WB1L941 # !PB1_com_thr[3] & (WB1L021 # !WB1L941);

--WB1L151 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~13
--operation mode is arithmetic

WB1L151 = CARRY(PB1_com_thr[3] & WB1L021 & !WB1L941 # !PB1_com_thr[3] & (WB1L021 # !WB1L941));


--K1L172 is coinc:inst_coinc|ATWD_A_down_post_cnt~46
--operation mode is normal

K1L172 = !K1_\LCATWD:ATWD_A_down_post_cnt[0] & (K1_atwd0_trigger_old # !EB1_ATWDTrigger_sig);


--K1L105 is coinc:inst_coinc|LessThan~618
--operation mode is normal

K1L105 = K1_\LCATWD:ATWD_A_down_post_cnt[1] # K1_\LCATWD:ATWD_A_down_post_cnt[2] # K1_\LCATWD:ATWD_A_down_post_cnt[3] # K1_\LCATWD:ATWD_A_down_post_cnt[4];


--K1L704 is coinc:inst_coinc|LessThan~222
--operation mode is normal

K1L704 = K1_ATWD_A_launch # K1L105 # K1_\LCATWD:ATWD_A_down_post_cnt[0] # K1_\LCATWD:ATWD_A_down_post_cnt[5];


--K1L205 is coinc:inst_coinc|LessThan~619
--operation mode is normal

K1L205 = K1_\LCATWD:ATWD_A_down_pre_cnt[1] # K1_\LCATWD:ATWD_A_down_pre_cnt[2] # K1_\LCATWD:ATWD_A_down_pre_cnt[3] # K1_\LCATWD:ATWD_A_down_pre_cnt[5];


--K1L305 is coinc:inst_coinc|LessThan~620
--operation mode is normal

K1L305 = K1L493 # K1L205 # K1_\LCATWD:ATWD_A_down_pre_cnt[0] # K1_\LCATWD:ATWD_A_down_pre_cnt[4];


--K1L405 is coinc:inst_coinc|LessThan~621
--operation mode is normal

K1L405 = K1_\LCATWD:ATWD_A_up_pre_cnt[1] # K1_\LCATWD:ATWD_A_up_pre_cnt[2] # K1_\LCATWD:ATWD_A_up_pre_cnt[3] # K1_\LCATWD:ATWD_A_up_pre_cnt[5];


--K1L505 is coinc:inst_coinc|LessThan~622
--operation mode is normal

K1L505 = K1L693 # K1L405 # K1_\LCATWD:ATWD_A_up_pre_cnt[0] # K1_\LCATWD:ATWD_A_up_pre_cnt[4];


--K1L682 is coinc:inst_coinc|ATWD_B_down_post_cnt~46
--operation mode is normal

K1L682 = !K1_\LCATWD:ATWD_B_down_post_cnt[0] & (K1_atwd1_trigger_old # !EB2_ATWDTrigger_sig);


--K1L605 is coinc:inst_coinc|LessThan~623
--operation mode is normal

K1L605 = K1_\LCATWD:ATWD_B_down_post_cnt[1] # K1_\LCATWD:ATWD_B_down_post_cnt[2] # K1_\LCATWD:ATWD_B_down_post_cnt[3] # K1_\LCATWD:ATWD_B_down_post_cnt[4];


--K1L804 is coinc:inst_coinc|LessThan~237
--operation mode is normal

K1L804 = K1_ATWD_B_launch # K1L605 # K1_\LCATWD:ATWD_B_down_post_cnt[0] # K1_\LCATWD:ATWD_B_down_post_cnt[5];


--K1L705 is coinc:inst_coinc|LessThan~624
--operation mode is normal

K1L705 = K1_\LCATWD:ATWD_B_down_pre_cnt[1] # K1_\LCATWD:ATWD_B_down_pre_cnt[2] # K1_\LCATWD:ATWD_B_down_pre_cnt[3] # K1_\LCATWD:ATWD_B_down_pre_cnt[4];


--K1L805 is coinc:inst_coinc|LessThan~625
--operation mode is normal

K1L805 = K1L493 # K1L705 # K1_\LCATWD:ATWD_B_down_pre_cnt[0] # K1_\LCATWD:ATWD_B_down_pre_cnt[5];


--K1L905 is coinc:inst_coinc|LessThan~626
--operation mode is normal

K1L905 = K1_\LCATWD:ATWD_B_up_pre_cnt[1] # K1_\LCATWD:ATWD_B_up_pre_cnt[2] # K1_\LCATWD:ATWD_B_up_pre_cnt[3] # K1_\LCATWD:ATWD_B_up_pre_cnt[4];


--K1L015 is coinc:inst_coinc|LessThan~627
--operation mode is normal

K1L015 = K1L693 # K1L905 # K1_\LCATWD:ATWD_B_up_pre_cnt[0] # K1_\LCATWD:ATWD_B_up_pre_cnt[5];


--BB61_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

BB61_pre_out[1]_lut_out = BB61_pre_out[1] $ BB61_the_carries[1];
BB61_pre_out[1]_sload_eqn = (ND1_crc_init & ME1_portadataout[3]) # (!ND1_crc_init & BB61_pre_out[1]_lut_out);
BB61_pre_out[1] = DFFE(BB61_pre_out[1]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1_plen_clk_en);

--BB61_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

BB61_the_carries[2] = CARRY(BB61_pre_out[1] $ ND1_PL_INC # !BB61_the_carries[1]);


--ZB1_srg[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[0]
--operation mode is normal

ZB1_srg[0]_lut_out = ZB1L83Q & (JC1_dffs[0] # ZB1_srg[0] & !ZB1L73Q) # !ZB1L83Q & ZB1_srg[0] & !ZB1L73Q;
ZB1_srg[0] = DFFE(ZB1_srg[0]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L9);


--ZB1L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|Select~336
--operation mode is normal

ZB1L72 = ZB1_srg[0] & (ZB1L93Q # ZB1_srg[1] & !ZB1L73Q) # !ZB1_srg[0] & ZB1_srg[1] & !ZB1L73Q;


--Y1_dom_id[6] is slaveregister:slaveregister_inst|dom_id[6]
--operation mode is normal

Y1_dom_id[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_dom_id[6] = DFFE(Y1_dom_id[6]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

JC3_dffs[7]_lut_out = Y1_dom_id[7] & (JC3_dffs[8] # ND1_ID_LOAD) # !Y1_dom_id[7] & JC3_dffs[8] & !ND1_ID_LOAD;
JC3_dffs[7] = DFFE(JC3_dffs[7]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--UC2L73 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG~3
--operation mode is normal

UC2L73 = UC2_SRG[3] $ UC2_SRG[31];


--HD1_srg[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[4]
--operation mode is normal

HD1_srg[4]_lut_out = HD1L73 # HD1L03 & HD1L25Q;
HD1_srg[4] = DFFE(HD1_srg[4]_lut_out, GLOBAL(FE1_outclock0), , , HD1L05);


--HD1L63 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~773
--operation mode is normal

HD1L63 = HD1_srg[4] & (HD1L35Q # HD1_srg[5] & !HD1L15Q) # !HD1_srg[4] & HD1_srg[5] & !HD1L15Q;


--JB3_q[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|altdpram:FIFOram|q[7]
JB3_q[7]_data_in = COM_AD_D[7];
JB3_q[7]_write_enable = CD1_valid_wreq;
JB3_q[7]_clock_0 = GLOBAL(FE1_outclock0);
JB3_q[7]_clock_1 = GLOBAL(FE1_outclock0);
JB3_q[7]_clear_0 = !WC1_tcwf_aclr;
JB3_q[7]_clock_enable_1 = CD1_valid_rreq;
JB3_q[7]_write_address = WR_ADDR(BB11_sload_path[0], BB11_sload_path[1], BB11_sload_path[2], BB11_sload_path[3], BB11_sload_path[4], BB11_sload_path[5]);
JB3_q[7]_read_address = RD_ADDR(JB3L21, BB01_sload_path[0], BB01_sload_path[1], BB01_sload_path[2], BB01_sload_path[3], BB01_sload_path[4]);
JB3_q[7] = MEMORY_SEGMENT(JB3_q[7]_data_in, JB3_q[7]_write_enable, JB3_q[7]_clock_0, JB3_q[7]_clock_1, JB3_q[7]_clear_0, , , JB3_q[7]_clock_enable_1, VCC, JB3_q[7]_write_address, JB3_q[7]_read_address);


--VD08L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

VD08L1 = ND1_muxsel1 # JB3_q[7] & !ND1_muxsel0;


--VD08L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

VD08L2 = (JC3_dffs[7] & !ND1_muxsel0 # !ND1_muxsel1) & CASCADE(VD08L1);


--VD97L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

VD97L1 = ND1_muxsel3 # ND1_muxsel2 & VD67L2 # !ND1_muxsel2 & VD57L3;


--VD97L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

VD97L2 = (ND1_muxsel2 & VD87L1 # !ND1_muxsel2 & VD77L2 # !ND1_muxsel3) & CASCADE(VD97L1);


--UC2L34 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG~9
--operation mode is normal

UC2L34 = UC2_SRG[11] $ UC2_SRG[31];


--JC2_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

JC2_dffs[7]_lut_out = BB33_sload_path[7] & (JC2_dffs[8] # NB1_tx_time_lat) # !BB33_sload_path[7] & JC2_dffs[8] & !NB1_tx_time_lat;
JC2_dffs[7] = DFFE(JC2_dffs[7]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

JC5_dffs[7]_lut_out = BB33_sload_path[7] & (JC5_dffs[8] # WC1L9Q) # !BB33_sload_path[7] & JC5_dffs[8] & !WC1L9Q;
JC5_dffs[7] = DFFE(JC5_dffs[7]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--VD85L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

VD85L1 = ND1_muxsel1 # ND1_muxsel0 & UC2_SRG[13] # !ND1_muxsel0 & UC2_SRG[5];


--VD85L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

VD85L2 = (ND1_muxsel0 & UC2_SRG[29] # !ND1_muxsel0 & UC2_SRG[21] # !ND1_muxsel1) & CASCADE(VD85L1);


--VD75L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

VD75L1 = ND1_muxsel1 # ND1_muxsel0 & ME1_portadataout[13] # !ND1_muxsel0 & ME1_portadataout[5];


--VD75L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

VD75L2 = (ND1_muxsel0 & ME1_portadataout[29] # !ND1_muxsel0 & ME1_portadataout[21] # !ND1_muxsel1) & CASCADE(VD75L1);


--VD06L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

VD06L1 = ND1_muxsel1 # !ND1_muxsel0;


--VD06L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

VD06L2 = (ND1_muxsel0 & JC2_dffs[5] # !ND1_muxsel0 & JC5_dffs[5] # !ND1_muxsel1) & CASCADE(VD06L1);


--VD95L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

VD95L1 = ND1_muxsel1 # ND1_muxsel0 & QD1_send_ctrl_del # !ND1_muxsel0 & KB1_SND_TC_DAT;


--VD95L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|result_node~18
--operation mode is normal

VD95L2 = (BB31_pre_out[5] & !ND1_muxsel0 # !ND1_muxsel1) & CASCADE(VD95L1);


--CC1_inst10[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[2]
--operation mode is normal

CC1_inst10[2]_lut_out = COM_AD_D[2];
CC1_inst10[2] = DFFE(CC1_inst10[2]_lut_out, GLOBAL(FE1_outclock0), , , );


--PC6L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~407
--operation mode is arithmetic

PC6L7 = CC1_inst10[1] & (PC6_lcarry[0] # !COM_AD_D[1]) # !CC1_inst10[1] & !COM_AD_D[1] & PC6_lcarry[0];

--PC6_lcarry[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]
--operation mode is arithmetic

PC6_lcarry[1] = CARRY(CC1_inst10[1] & COM_AD_D[1] & !PC6_lcarry[0] # !CC1_inst10[1] & (COM_AD_D[1] # !PC6_lcarry[0]));


--BB23_sload_path[9] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

BB23_sload_path[9]_lut_out = BB23_sload_path[9] $ BB23L91;
BB23_sload_path[9]_reg_input = Y1_command_0_local[26] & BB23_sload_path[9]_lut_out;
BB23_sload_path[9] = DFFE(BB23_sload_path[9]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB23L12 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

BB23L12 = CARRY(!BB23L91 # !BB23_sload_path[9]);


--BB42_sload_path[9] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

BB42_sload_path[9]_lut_out = BB42_sload_path[9] $ BB42L91;
BB42_sload_path[9]_reg_input = Y1_command_2_local[24] & BB42_sload_path[9]_lut_out;
BB42_sload_path[9] = DFFE(BB42_sload_path[9]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L12 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

BB42L12 = CARRY(!BB42L91 # !BB42_sload_path[9]);


--XB1_adc_pipe[6][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][0]
--operation mode is normal

XB1_adc_pipe[6][0]_lut_out = CC1_inst10[8];
XB1_adc_pipe[6][0] = DFFE(XB1_adc_pipe[6][0]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[6][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][1]
--operation mode is normal

XB1_adc_pipe[6][1]_lut_out = XB1_adc_pipe[6][0];
XB1_adc_pipe[6][1] = DFFE(XB1_adc_pipe[6][1]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1L17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~9
--operation mode is arithmetic

XB1L17 = XB1_adc_pipe[5][0] $ XB1_adc_pipe[5][1] $ XB1L07;

--XB1L27 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~9COUT
--operation mode is arithmetic

XB1L27 = CARRY(XB1_adc_pipe[5][0] & !XB1_adc_pipe[5][1] & !XB1L07 # !XB1_adc_pipe[5][0] & (!XB1L07 # !XB1_adc_pipe[5][1]));


--XB1_adc_pipe[6][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][2]
--operation mode is normal

XB1_adc_pipe[6][2]_lut_out = XB1_adc_pipe[6][1];
XB1_adc_pipe[6][2] = DFFE(XB1_adc_pipe[6][2]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[6][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][3]
--operation mode is normal

XB1_adc_pipe[6][3]_lut_out = XB1_adc_pipe[6][2];
XB1_adc_pipe[6][3] = DFFE(XB1_adc_pipe[6][3]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1L98 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~6
--operation mode is arithmetic

XB1L98 = XB1_adc_pipe[5][2] $ XB1_adc_pipe[5][3] $ XB1L88;

--XB1L09 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~6COUT
--operation mode is arithmetic

XB1L09 = CARRY(XB1_adc_pipe[5][2] & !XB1_adc_pipe[5][3] & !XB1L88 # !XB1_adc_pipe[5][2] & (!XB1L88 # !XB1_adc_pipe[5][3]));


--XB1_mean_val[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[4]
--operation mode is arithmetic

XB1_mean_val[4]_lut_out = XB1L96 $ XB1L78 $ !XB1L94;
XB1_mean_val[4] = DFFE(XB1_mean_val[4]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );

--XB1L15 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[4]~COUT
--operation mode is arithmetic

XB1L15 = CARRY(XB1L96 & (XB1L78 # !XB1L94) # !XB1L96 & XB1L78 & !XB1L94);


--WB1_inb[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[5]
--operation mode is normal

WB1_inb[5]_lut_out = WB1_ina[5];
WB1_inb[5] = DFFE(WB1_inb[5]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[4]
--operation mode is normal

WB1_inc[4]_lut_out = WB1_inb[4];
WB1_inc[4] = DFFE(WB1_inc[4]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[3]
--operation mode is normal

WB1_ina[3]_lut_out = XB1_mean_val[3];
WB1_ina[3] = DFFE(WB1_ina[3]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[3]
--operation mode is normal

WB1_ind[3]_lut_out = WB1_inc[3];
WB1_ind[3] = DFFE(WB1_ind[3]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~2COMBOUT
--operation mode is arithmetic

WB1L63 = WB1_ina[2] & WB1_ind[2] & !WB1L33 # !WB1_ina[2] & (WB1_ind[2] # !WB1L33);

--WB1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~2
--operation mode is arithmetic

WB1L53 = CARRY(WB1_ina[2] & WB1_ind[2] & !WB1L33 # !WB1_ina[2] & (WB1_ind[2] # !WB1L33));


--WB1L561 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~3
--operation mode is arithmetic

WB1L561 = WB1_ind[2] $ WB1_ina[2] $ WB1L461;

--WB1L661 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~3COUT
--operation mode is arithmetic

WB1L661 = CARRY(WB1_ind[2] & (!WB1L461 # !WB1_ina[2]) # !WB1_ind[2] & !WB1_ina[2] & !WB1L461);


--Y1_com_thr_del[3] is slaveregister:slaveregister_inst|com_thr_del[3]
--operation mode is normal

Y1_com_thr_del[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_com_thr_del[3] = DFFE(Y1_com_thr_del[3]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--PB1_com_thr[2] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|com_thr[2]
--operation mode is normal

PB1_com_thr[2]_lut_out = Y1_com_thr_del[2];
PB1_com_thr[2] = DFFE(PB1_com_thr[2]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_thr_del_wr);


--WB1_dudt[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[2]
--operation mode is normal

WB1_dudt[2]_lut_out = PB1_com_thr[1] & (SC1L91Q # PB1_com_thr[2] & !SC1_min_ena) # !PB1_com_thr[1] & PB1_com_thr[2] & !SC1_min_ena;
WB1_dudt[2] = DFFE(WB1_dudt[2]_lut_out, GLOBAL(FE1_outclock0), , , !SC1_dudt_ena);


--WB1L381 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~7COMBOUT
--operation mode is arithmetic

WB1L381 = WB1_dudt[1] & WB1L361 & WB1L081 # !WB1_dudt[1] & (WB1L361 # WB1L081);

--WB1L281 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~7
--operation mode is arithmetic

WB1L281 = CARRY(WB1_dudt[1] & (!WB1L081 # !WB1L361) # !WB1_dudt[1] & !WB1L361 & !WB1L081);


--WB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~4COMBOUT
--operation mode is arithmetic

WB1L01 = WB1_ind[4] & WB1_ina[4] & !WB1L7 # !WB1_ind[4] & (WB1_ina[4] # !WB1L7);

--WB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~4
--operation mode is arithmetic

WB1L9 = CARRY(WB1_ind[4] & WB1_ina[4] & !WB1L7 # !WB1_ind[4] & (WB1_ina[4] # !WB1L7));


--WB1L611 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~4
--operation mode is arithmetic

WB1L611 = WB1_ind[3] $ WB1_ina[3] $ !WB1L511;

--WB1L711 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~4COUT
--operation mode is arithmetic

WB1L711 = CARRY(WB1_ind[3] & (!WB1L511 # !WB1_ina[3]) # !WB1_ind[3] & !WB1_ina[3] & !WB1L511);


--WB1L431 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~12COMBOUT
--operation mode is arithmetic

WB1L431 = PB1_com_thr[2] & WB1L411 & !WB1L131 # !PB1_com_thr[2] & (WB1L411 # !WB1L131);

--WB1L331 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~12
--operation mode is arithmetic

WB1L331 = CARRY(PB1_com_thr[2] & WB1L411 & !WB1L131 # !PB1_com_thr[2] & (WB1L411 # !WB1L131));


--WB1L051 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~12COMBOUT
--operation mode is arithmetic

WB1L051 = PB1_com_thr[2] & WB1L811 & WB1L741 # !PB1_com_thr[2] & (WB1L811 # WB1L741);

--WB1L941 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~12
--operation mode is arithmetic

WB1L941 = CARRY(PB1_com_thr[2] & (!WB1L741 # !WB1L811) # !PB1_com_thr[2] & !WB1L811 & !WB1L741);


--BB61_lsb is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lsb
--operation mode is qfbk_counter

BB61_lsb_lut_out = !BB61_lsb;
BB61_lsb_sload_eqn = (ND1_crc_init & ME1_portadataout[2]) # (!ND1_crc_init & BB61_lsb_lut_out);
BB61_lsb = DFFE(BB61_lsb_sload_eqn, GLOBAL(FE1_outclock0), , , ND1_plen_clk_en);

--BB61_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

BB61_the_carries[1] = CARRY(ND1_PL_INC $ !BB61_lsb);


--Y1_dom_id[7] is slaveregister:slaveregister_inst|dom_id[7]
--operation mode is normal

Y1_dom_id[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_dom_id[7] = DFFE(Y1_dom_id[7]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

JC3_dffs[8]_lut_out = Y1_dom_id[8] & (JC3_dffs[9] # ND1_ID_LOAD) # !Y1_dom_id[8] & JC3_dffs[9] & !ND1_ID_LOAD;
JC3_dffs[8] = DFFE(JC3_dffs[8]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--HD1_srg[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[3]
--operation mode is normal

HD1_srg[3]_lut_out = HD1L83 # HD1L32 # HD1_srg[2] & HD1L35Q;
HD1_srg[3] = DFFE(HD1_srg[3]_lut_out, GLOBAL(FE1_outclock0), , , HD1L05);


--HD1L73 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~775
--operation mode is normal

HD1L73 = HD1_srg[3] & (HD1L35Q # HD1_srg[4] & !HD1L15Q) # !HD1_srg[3] & HD1_srg[4] & !HD1L15Q;


--JC2_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

JC2_dffs[8]_lut_out = BB33_sload_path[8] & (JC2_dffs[9] # NB1_tx_time_lat) # !BB33_sload_path[8] & JC2_dffs[9] & !NB1_tx_time_lat;
JC2_dffs[8] = DFFE(JC2_dffs[8]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

JC5_dffs[8]_lut_out = BB33_sload_path[8] & (JC5_dffs[9] # WC1L9Q) # !BB33_sload_path[8] & JC5_dffs[9] & !WC1L9Q;
JC5_dffs[8] = DFFE(JC5_dffs[8]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--VD76L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

VD76L1 = ND1_muxsel1 # ND1_muxsel0 & UC2_SRG[14] # !ND1_muxsel0 & UC2_SRG[6];


--VD76L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

VD76L2 = (ND1_muxsel0 & UC2_SRG[30] # !ND1_muxsel0 & UC2_SRG[22] # !ND1_muxsel1) & CASCADE(VD76L1);


--VD66L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

VD66L1 = ND1_muxsel1 # ND1_muxsel0 & ME1_portadataout[14] # !ND1_muxsel0 & ME1_portadataout[6];


--VD66L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

VD66L2 = (ND1_muxsel0 & ME1_portadataout[30] # !ND1_muxsel0 & ME1_portadataout[22] # !ND1_muxsel1) & CASCADE(VD66L1);


--VD96L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

VD96L1 = ND1_muxsel1 # !ND1_muxsel0;


--VD96L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

VD96L2 = (ND1_muxsel0 & JC2_dffs[6] # !ND1_muxsel0 & JC5_dffs[6] # !ND1_muxsel1) & CASCADE(VD96L1);


--VD86L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

VD86L1 = ND1_muxsel1 # ND1_muxsel0 & QD1_send_ctrl_del # !ND1_muxsel0 & KB1_SND_TC_DAT;


--WB1_dorlev_dn_rq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dorlev_dn_rq
--operation mode is normal

WB1_dorlev_dn_rq_lut_out = WB1L352;
WB1_dorlev_dn_rq = DFFE(WB1_dorlev_dn_rq_lut_out, GLOBAL(FE1_outclock0), , , WB1L15);


--VD86L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|result_node~28
--operation mode is normal

VD86L2 = (ND1_muxsel0 & WB1_dorlev_dn_rq # !ND1_muxsel0 & BB31_pre_out[6] # !ND1_muxsel1) & CASCADE(VD86L1);


--CC1_inst10[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[1]
--operation mode is normal

CC1_inst10[1]_lut_out = COM_AD_D[1];
CC1_inst10[1] = DFFE(CC1_inst10[1]_lut_out, GLOBAL(FE1_outclock0), , , );


--PC6L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~408
--operation mode is arithmetic

PC6L5 = CC1_inst10[0] & !COM_AD_D[0];

--PC6_lcarry[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]
--operation mode is arithmetic

PC6_lcarry[0] = CARRY(CC1_inst10[0] & !COM_AD_D[0]);


--BB23_sload_path[8] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

BB23_sload_path[8]_lut_out = BB23_sload_path[8] $ !BB23L71;
BB23_sload_path[8]_reg_input = Y1_command_0_local[26] & BB23_sload_path[8]_lut_out;
BB23_sload_path[8] = DFFE(BB23_sload_path[8]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB23L91 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

BB23L91 = CARRY(BB23_sload_path[8] & !BB23L71);


--BB42_sload_path[8] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

BB42_sload_path[8]_lut_out = BB42_sload_path[8] $ !BB42L71;
BB42_sload_path[8]_reg_input = Y1_command_2_local[24] & BB42_sload_path[8]_lut_out;
BB42_sload_path[8] = DFFE(BB42_sload_path[8]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L91 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

BB42L91 = CARRY(BB42_sload_path[8] & !BB42L71);


--XB1_adc_pipe[5][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][0]
--operation mode is normal

XB1_adc_pipe[5][0]_lut_out = CC1_inst10[7];
XB1_adc_pipe[5][0] = DFFE(XB1_adc_pipe[5][0]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[5][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][1]
--operation mode is normal

XB1_adc_pipe[5][1]_lut_out = XB1_adc_pipe[5][0];
XB1_adc_pipe[5][1] = DFFE(XB1_adc_pipe[5][1]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1L96 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~8
--operation mode is arithmetic

XB1L96 = XB1_adc_pipe[4][0] $ XB1_adc_pipe[4][1] $ !XB1L86;

--XB1L07 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~8COUT
--operation mode is arithmetic

XB1L07 = CARRY(XB1_adc_pipe[4][0] & (XB1_adc_pipe[4][1] # !XB1L86) # !XB1_adc_pipe[4][0] & XB1_adc_pipe[4][1] & !XB1L86);


--XB1_adc_pipe[5][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][2]
--operation mode is normal

XB1_adc_pipe[5][2]_lut_out = XB1_adc_pipe[5][1];
XB1_adc_pipe[5][2] = DFFE(XB1_adc_pipe[5][2]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[5][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][3]
--operation mode is normal

XB1_adc_pipe[5][3]_lut_out = XB1_adc_pipe[5][2];
XB1_adc_pipe[5][3] = DFFE(XB1_adc_pipe[5][3]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1L78 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~5
--operation mode is arithmetic

XB1L78 = XB1_adc_pipe[4][2] $ XB1_adc_pipe[4][3] $ !XB1L68;

--XB1L88 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~5COUT
--operation mode is arithmetic

XB1L88 = CARRY(XB1_adc_pipe[4][2] & (XB1_adc_pipe[4][3] # !XB1L68) # !XB1_adc_pipe[4][2] & XB1_adc_pipe[4][3] & !XB1L68);


--XB1_mean_val[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[3]
--operation mode is arithmetic

XB1_mean_val[3]_lut_out = XB1L76 $ XB1L58 $ XB1L74;
XB1_mean_val[3] = DFFE(XB1_mean_val[3]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );

--XB1L94 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[3]~COUT
--operation mode is arithmetic

XB1L94 = CARRY(XB1L76 & !XB1L58 & !XB1L74 # !XB1L76 & (!XB1L74 # !XB1L58));


--WB1_inb[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[4]
--operation mode is normal

WB1_inb[4]_lut_out = WB1_ina[4];
WB1_inb[4] = DFFE(WB1_inb[4]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[3]
--operation mode is normal

WB1_inc[3]_lut_out = WB1_inb[3];
WB1_inc[3] = DFFE(WB1_inc[3]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[2]
--operation mode is normal

WB1_ina[2]_lut_out = XB1_mean_val[2];
WB1_ina[2] = DFFE(WB1_ina[2]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[2]
--operation mode is normal

WB1_ind[2]_lut_out = WB1_inc[2];
WB1_ind[2] = DFFE(WB1_ind[2]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1L43 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~1COMBOUT
--operation mode is arithmetic

WB1L43 = WB1_ina[1] & WB1_ind[1] & WB1L13 # !WB1_ina[1] & (WB1_ind[1] # WB1L13);

--WB1L33 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~1
--operation mode is arithmetic

WB1L33 = CARRY(WB1_ina[1] & (!WB1L13 # !WB1_ind[1]) # !WB1_ina[1] & !WB1_ind[1] & !WB1L13);


--WB1L361 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~2
--operation mode is arithmetic

WB1L361 = WB1_ind[1] $ WB1_ina[1] $ !WB1L261;

--WB1L461 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~2COUT
--operation mode is arithmetic

WB1L461 = CARRY(WB1_ind[1] & WB1_ina[1] & !WB1L261 # !WB1_ind[1] & (WB1_ina[1] # !WB1L261));


--Y1_com_thr_del[2] is slaveregister:slaveregister_inst|com_thr_del[2]
--operation mode is normal

Y1_com_thr_del[2]_lut_out = LE1_MASTERHWDATA[2];
Y1_com_thr_del[2] = DFFE(Y1_com_thr_del[2]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--PB1_com_thr[1] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|com_thr[1]
--operation mode is normal

PB1_com_thr[1]_lut_out = Y1_com_thr_del[1];
PB1_com_thr[1] = DFFE(PB1_com_thr[1]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_thr_del_wr);


--WB1_dudt[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[1]
--operation mode is normal

WB1_dudt[1]_lut_out = PB1_com_thr[0] & (SC1L91Q # PB1_com_thr[1] & !SC1_min_ena) # !PB1_com_thr[0] & PB1_com_thr[1] & !SC1_min_ena;
WB1_dudt[1] = DFFE(WB1_dudt[1]_lut_out, GLOBAL(FE1_outclock0), , , !SC1_dudt_ena);


--WB1L181 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~6COMBOUT
--operation mode is arithmetic

WB1L181 = !WB1_dudt[0] & WB1L161;

--WB1L081 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~6
--operation mode is arithmetic

WB1L081 = CARRY(!WB1_dudt[0] & WB1L161);


--WB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~3COMBOUT
--operation mode is arithmetic

WB1L8 = WB1_ind[3] & WB1_ina[3] & WB1L5 # !WB1_ind[3] & (WB1_ina[3] # WB1L5);

--WB1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~3
--operation mode is arithmetic

WB1L7 = CARRY(WB1_ind[3] & (!WB1L5 # !WB1_ina[3]) # !WB1_ind[3] & !WB1_ina[3] & !WB1L5);


--WB1L411 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~3
--operation mode is arithmetic

WB1L411 = WB1_ind[2] $ WB1_ina[2] $ WB1L311;

--WB1L511 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~3COUT
--operation mode is arithmetic

WB1L511 = CARRY(WB1_ind[2] & WB1_ina[2] & !WB1L311 # !WB1_ind[2] & (WB1_ina[2] # !WB1L311));


--WB1L231 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~11COMBOUT
--operation mode is arithmetic

WB1L231 = PB1_com_thr[1] & WB1L211 & WB1L921 # !PB1_com_thr[1] & (WB1L211 # WB1L921);

--WB1L131 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~11
--operation mode is arithmetic

WB1L131 = CARRY(PB1_com_thr[1] & (!WB1L921 # !WB1L211) # !PB1_com_thr[1] & !WB1L211 & !WB1L921);


--WB1L841 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~11COMBOUT
--operation mode is arithmetic

WB1L841 = PB1_com_thr[1] & WB1L611 & !WB1L541 # !PB1_com_thr[1] & (WB1L611 # !WB1L541);

--WB1L741 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~11
--operation mode is arithmetic

WB1L741 = CARRY(PB1_com_thr[1] & WB1L611 & !WB1L541 # !PB1_com_thr[1] & (WB1L611 # !WB1L541));


--Y1_dom_id[8] is slaveregister:slaveregister_inst|dom_id[8]
--operation mode is normal

Y1_dom_id[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_dom_id[8] = DFFE(Y1_dom_id[8]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

JC3_dffs[9]_lut_out = Y1_dom_id[9] & (JC3_dffs[10] # ND1_ID_LOAD) # !Y1_dom_id[9] & JC3_dffs[10] & !ND1_ID_LOAD;
JC3_dffs[9] = DFFE(JC3_dffs[9]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--HD1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~777
--operation mode is normal

HD1L83 = HD1L25Q & (ND1_muxsel4 & VD44L2 # !ND1_muxsel4 & VD34L2);


--HD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~95
--operation mode is normal

HD1L32 = HD1_srg[3] & !HD1L15Q;


--HD1_srg[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[2]
--operation mode is normal

HD1_srg[2]_lut_out = HD1L93 # HD1L42 # HD1_srg[1] & HD1L35Q;
HD1_srg[2] = DFFE(HD1_srg[2]_lut_out, GLOBAL(FE1_outclock0), , , HD1L05);


--VD67L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

VD67L1 = ND1_muxsel1 # ND1_muxsel0 & UC2_SRG[15] # !ND1_muxsel0 & UC2_SRG[7];


--VD67L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

VD67L2 = (ND1_muxsel0 & UC2_SRG[31] # !ND1_muxsel0 & UC2_SRG[23] # !ND1_muxsel1) & CASCADE(VD67L1);


--ND1_dom_adr_en is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dom_adr_en
--operation mode is normal

ND1_dom_adr_en_lut_out = ND1_DATA_BODY & !ND1_msg_sent & (ND1_dom_adr_en # ND1_BYT2) # !ND1_DATA_BODY & (ND1_dom_adr_en # ND1_BYT2);
ND1_dom_adr_en = DFFE(ND1_dom_adr_en_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--VD57L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|_~133
--operation mode is normal

VD57L2 = ME1_portadataout[15] & (A_nB # ND1_dom_adr_en) # !ME1_portadataout[15] & A_nB & !ND1_dom_adr_en;


--VD57L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

VD57L1 = ND1_muxsel1 # ND1_muxsel0 & VD57L2 # !ND1_muxsel0 & ME1_portadataout[7];


--VD57L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

VD57L3 = (ND1_muxsel0 & ME1_portadataout[31] # !ND1_muxsel0 & ME1_portadataout[23] # !ND1_muxsel1) & CASCADE(VD57L1);


--VD87L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00018|result_node~27
--operation mode is normal

VD87L1 = ND1_muxsel0 & JC2_dffs[7] # !ND1_muxsel0 & JC5_dffs[7] # !ND1_muxsel1;


--VD77L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|_~4
--operation mode is normal

VD77L1 = ND1_muxsel1 # A_nB & ND1_muxsel0;


--WB1_dorlev_up_rq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dorlev_up_rq
--operation mode is normal

WB1_dorlev_up_rq_lut_out = WB1L432;
WB1_dorlev_up_rq = DFFE(WB1_dorlev_up_rq_lut_out, GLOBAL(FE1_outclock0), , , WB1L15);


--VD77L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|result_node~28
--operation mode is normal

VD77L2 = (ND1_muxsel0 & WB1_dorlev_up_rq # !ND1_muxsel0 & BB31_pre_out[7] # !ND1_muxsel1) & CASCADE(VD77L1);


--JC2_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

JC2_dffs[9]_lut_out = BB33_sload_path[9] & (JC2_dffs[10] # NB1_tx_time_lat) # !BB33_sload_path[9] & JC2_dffs[10] & !NB1_tx_time_lat;
JC2_dffs[9] = DFFE(JC2_dffs[9]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

JC5_dffs[9]_lut_out = BB33_sload_path[9] & (JC5_dffs[10] # WC1L9Q) # !BB33_sload_path[9] & JC5_dffs[10] & !WC1L9Q;
JC5_dffs[9] = DFFE(JC5_dffs[9]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--WB1L352 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~9
--operation mode is normal

WB1L352 = PB1_clev_max[9] & (WB1_adcmax[9] # WB1L152) # !PB1_clev_max[9] & WB1_adcmax[9] & WB1L152;


--TB1_dom_rcvd is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|dom_rcvd
--operation mode is normal

TB1_dom_rcvd_lut_out = JC1_dffs[7];
TB1_dom_rcvd = DFFE(TB1_dom_rcvd_lut_out, GLOBAL(FE1_outclock0), !EC1_stf_stb, , TB1L9);


--WB1L15 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dorlev_dn_rq~1
--operation mode is normal

WB1L15 = VB1_PTYPE_SEQ0 & EC1_data_stb & (A_nB $ !TB1_dom_rcvd);


--CC1_inst10[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[0]
--operation mode is normal

CC1_inst10[0]_lut_out = COM_AD_D[0];
CC1_inst10[0] = DFFE(CC1_inst10[0]_lut_out, GLOBAL(FE1_outclock0), , , );


--BB23_sload_path[7] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

BB23_sload_path[7]_lut_out = BB23_sload_path[7] $ BB23L51;
BB23_sload_path[7]_reg_input = Y1_command_0_local[26] & BB23_sload_path[7]_lut_out;
BB23_sload_path[7] = DFFE(BB23_sload_path[7]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB23L71 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

BB23L71 = CARRY(!BB23L51 # !BB23_sload_path[7]);


--BB42_sload_path[7] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

BB42_sload_path[7]_lut_out = BB42_sload_path[7] $ BB42L51;
BB42_sload_path[7]_reg_input = Y1_command_2_local[24] & BB42_sload_path[7]_lut_out;
BB42_sload_path[7] = DFFE(BB42_sload_path[7]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L71 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

BB42L71 = CARRY(!BB42L51 # !BB42_sload_path[7]);


--XB1_adc_pipe[4][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][0]
--operation mode is normal

XB1_adc_pipe[4][0]_lut_out = CC1_inst10[6];
XB1_adc_pipe[4][0] = DFFE(XB1_adc_pipe[4][0]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[4][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][1]
--operation mode is normal

XB1_adc_pipe[4][1]_lut_out = XB1_adc_pipe[4][0];
XB1_adc_pipe[4][1] = DFFE(XB1_adc_pipe[4][1]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1L76 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~7
--operation mode is arithmetic

XB1L76 = XB1_adc_pipe[3][0] $ XB1_adc_pipe[3][1] $ XB1L66;

--XB1L86 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~7COUT
--operation mode is arithmetic

XB1L86 = CARRY(XB1_adc_pipe[3][0] & !XB1_adc_pipe[3][1] & !XB1L66 # !XB1_adc_pipe[3][0] & (!XB1L66 # !XB1_adc_pipe[3][1]));


--XB1_adc_pipe[4][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][2]
--operation mode is normal

XB1_adc_pipe[4][2]_lut_out = XB1_adc_pipe[4][1];
XB1_adc_pipe[4][2] = DFFE(XB1_adc_pipe[4][2]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[4][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][3]
--operation mode is normal

XB1_adc_pipe[4][3]_lut_out = XB1_adc_pipe[4][2];
XB1_adc_pipe[4][3] = DFFE(XB1_adc_pipe[4][3]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1L58 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~4
--operation mode is arithmetic

XB1L58 = XB1_adc_pipe[3][2] $ XB1_adc_pipe[3][3] $ XB1L48;

--XB1L68 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~4COUT
--operation mode is arithmetic

XB1L68 = CARRY(XB1_adc_pipe[3][2] & !XB1_adc_pipe[3][3] & !XB1L48 # !XB1_adc_pipe[3][2] & (!XB1L48 # !XB1_adc_pipe[3][3]));


--XB1_mean_val[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[2]
--operation mode is arithmetic

XB1_mean_val[2]_lut_out = XB1L56 $ XB1L38 $ !XB1L54;
XB1_mean_val[2] = DFFE(XB1_mean_val[2]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );

--XB1L74 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[2]~COUT
--operation mode is arithmetic

XB1L74 = CARRY(XB1L56 & (XB1L38 # !XB1L54) # !XB1L56 & XB1L38 & !XB1L54);


--WB1_inb[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[3]
--operation mode is normal

WB1_inb[3]_lut_out = WB1_ina[3];
WB1_inb[3] = DFFE(WB1_inb[3]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[2]
--operation mode is normal

WB1_inc[2]_lut_out = WB1_inb[2];
WB1_inc[2] = DFFE(WB1_inc[2]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[1]
--operation mode is normal

WB1_ina[1]_lut_out = XB1_mean_val[1];
WB1_ina[1] = DFFE(WB1_ina[1]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[1]
--operation mode is normal

WB1_ind[1]_lut_out = WB1_inc[1];
WB1_ind[1] = DFFE(WB1_ind[1]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1L23 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~0COMBOUT
--operation mode is arithmetic

WB1L23 = !WB1_ina[0] & WB1_ind[0];

--WB1L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~0
--operation mode is arithmetic

WB1L13 = CARRY(!WB1_ina[0] & WB1_ind[0]);


--WB1L161 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~1
--operation mode is arithmetic

WB1L161 = WB1_ind[0] $ WB1_ina[0];

--WB1L261 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~1COUT
--operation mode is arithmetic

WB1L261 = CARRY(WB1_ind[0] # !WB1_ina[0]);


--Y1_com_thr_del[1] is slaveregister:slaveregister_inst|com_thr_del[1]
--operation mode is normal

Y1_com_thr_del[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_com_thr_del[1] = DFFE(Y1_com_thr_del[1]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--PB1_com_thr[0] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|com_thr[0]
--operation mode is normal

PB1_com_thr[0]_lut_out = Y1_com_thr_del[0];
PB1_com_thr[0] = DFFE(PB1_com_thr[0]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_thr_del_wr);


--WB1_dudt[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[0]
--operation mode is normal

WB1_dudt[0]_lut_out = PB1_com_thr[0] & !SC1_min_ena;
WB1_dudt[0] = DFFE(WB1_dudt[0]_lut_out, GLOBAL(FE1_outclock0), , , !SC1_dudt_ena);


--WB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~2COMBOUT
--operation mode is arithmetic

WB1L6 = WB1_ind[2] & WB1_ina[2] & !WB1L3 # !WB1_ind[2] & (WB1_ina[2] # !WB1L3);

--WB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~2
--operation mode is arithmetic

WB1L5 = CARRY(WB1_ind[2] & WB1_ina[2] & !WB1L3 # !WB1_ind[2] & (WB1_ina[2] # !WB1L3));


--WB1L211 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~2
--operation mode is arithmetic

WB1L211 = WB1_ind[1] $ WB1_ina[1] $ !WB1L111;

--WB1L311 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~2COUT
--operation mode is arithmetic

WB1L311 = CARRY(WB1_ind[1] & (!WB1L111 # !WB1_ina[1]) # !WB1_ind[1] & !WB1_ina[1] & !WB1L111);


--WB1L031 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~10COMBOUT
--operation mode is arithmetic

WB1L031 = !PB1_com_thr[0] & WB1L011;

--WB1L921 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~10
--operation mode is arithmetic

WB1L921 = CARRY(!PB1_com_thr[0] & WB1L011);


--WB1L641 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~10COMBOUT
--operation mode is arithmetic

WB1L641 = PB1_com_thr[0] & WB1L411 & WB1L061 # !PB1_com_thr[0] & (WB1L411 # WB1L061);

--WB1L541 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~10
--operation mode is arithmetic

WB1L541 = CARRY(PB1_com_thr[0] & (!WB1L061 # !WB1L411) # !PB1_com_thr[0] & !WB1L411 & !WB1L061);


--Y1_dom_id[9] is slaveregister:slaveregister_inst|dom_id[9]
--operation mode is normal

Y1_dom_id[9]_lut_out = LE1_MASTERHWDATA[9];
Y1_dom_id[9] = DFFE(Y1_dom_id[9]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

JC3_dffs[10]_lut_out = Y1_dom_id[10] & (JC3_dffs[11] # ND1_ID_LOAD) # !Y1_dom_id[10] & JC3_dffs[11] & !ND1_ID_LOAD;
JC3_dffs[10] = DFFE(JC3_dffs[10]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--HD1L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~779
--operation mode is normal

HD1L93 = HD1L25Q & (ND1_muxsel4 & VD53L2 # !ND1_muxsel4 & VD43L2);


--HD1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~99
--operation mode is normal

HD1L42 = HD1_srg[2] & !HD1L15Q;


--HD1_srg[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[1]
--operation mode is normal

HD1_srg[1]_lut_out = HD1L04 # HD1L52 # HD1_srg[0] & HD1L35Q;
HD1_srg[1] = DFFE(HD1_srg[1]_lut_out, GLOBAL(FE1_outclock0), , , HD1L05);


--ND1_DATA_BODY is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DATA_BODY
--operation mode is normal

ND1_DATA_BODY_lut_out = ND1_DATA_BODY & (ND1_BYT2 & !ND1_dom_adr_en # !ND1_msg_sent) # !ND1_DATA_BODY & ND1_BYT2 & !ND1_dom_adr_en;
ND1_DATA_BODY = DFFE(ND1_DATA_BODY_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , );


--WB1L432 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~9
--operation mode is normal

WB1L432 = WB1_adcmax[9] & !PB1_clev_min[9] & WB1L232 # !WB1_adcmax[9] & (WB1L232 # !PB1_clev_min[9]);


--JC2_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

JC2_dffs[10]_lut_out = BB33_sload_path[10] & (JC2_dffs[11] # NB1_tx_time_lat) # !BB33_sload_path[10] & JC2_dffs[11] & !NB1_tx_time_lat;
JC2_dffs[10] = DFFE(JC2_dffs[10]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

JC5_dffs[10]_lut_out = BB33_sload_path[10] & (JC5_dffs[11] # WC1L9Q) # !BB33_sload_path[10] & JC5_dffs[11] & !WC1L9Q;
JC5_dffs[10] = DFFE(JC5_dffs[10]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--PB1_clev_max[9] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[9]
--operation mode is normal

PB1_clev_max[9]_lut_out = !Y1_com_clev[25];
PB1_clev_max[9] = DFFE(PB1_clev_max[9]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_clev_wr);


--WB1_adcmax[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[9]
--operation mode is normal

WB1_adcmax[9]_lut_out = WB1_ina[9];
WB1_adcmax[9] = DFFE(WB1_adcmax[9]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , WB1L512);


--WB1L252 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~8COMBOUT
--operation mode is arithmetic

WB1L252 = PB1_clev_max[8] & (WB1_adcmax[8] # !WB1L942) # !PB1_clev_max[8] & WB1_adcmax[8] & !WB1L942;

--WB1L152 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~8
--operation mode is arithmetic

WB1L152 = CARRY(PB1_clev_max[8] & (WB1_adcmax[8] # !WB1L942) # !PB1_clev_max[8] & WB1_adcmax[8] & !WB1L942);


--BB23_sload_path[6] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

BB23_sload_path[6]_lut_out = BB23_sload_path[6] $ !BB23L31;
BB23_sload_path[6]_reg_input = Y1_command_0_local[26] & BB23_sload_path[6]_lut_out;
BB23_sload_path[6] = DFFE(BB23_sload_path[6]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB23L51 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

BB23L51 = CARRY(BB23_sload_path[6] & !BB23L31);


--BB42_sload_path[6] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

BB42_sload_path[6]_lut_out = BB42_sload_path[6] $ !BB42L31;
BB42_sload_path[6]_reg_input = Y1_command_2_local[24] & BB42_sload_path[6]_lut_out;
BB42_sload_path[6] = DFFE(BB42_sload_path[6]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L51 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

BB42L51 = CARRY(BB42_sload_path[6] & !BB42L31);


--XB1_adc_pipe[3][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][0]
--operation mode is normal

XB1_adc_pipe[3][0]_lut_out = CC1_inst10[5];
XB1_adc_pipe[3][0] = DFFE(XB1_adc_pipe[3][0]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[3][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][1]
--operation mode is normal

XB1_adc_pipe[3][1]_lut_out = XB1_adc_pipe[3][0];
XB1_adc_pipe[3][1] = DFFE(XB1_adc_pipe[3][1]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1L56 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~6
--operation mode is arithmetic

XB1L56 = XB1_adc_pipe[2][0] $ XB1_adc_pipe[2][1] $ !XB1L46;

--XB1L66 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~6COUT
--operation mode is arithmetic

XB1L66 = CARRY(XB1_adc_pipe[2][0] & (XB1_adc_pipe[2][1] # !XB1L46) # !XB1_adc_pipe[2][0] & XB1_adc_pipe[2][1] & !XB1L46);


--XB1_adc_pipe[3][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][2]
--operation mode is normal

XB1_adc_pipe[3][2]_lut_out = XB1_adc_pipe[3][1];
XB1_adc_pipe[3][2] = DFFE(XB1_adc_pipe[3][2]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[3][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][3]
--operation mode is normal

XB1_adc_pipe[3][3]_lut_out = XB1_adc_pipe[3][2];
XB1_adc_pipe[3][3] = DFFE(XB1_adc_pipe[3][3]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1L38 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~3
--operation mode is arithmetic

XB1L38 = XB1_adc_pipe[2][2] $ XB1_adc_pipe[2][3] $ !XB1L28;

--XB1L48 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~3COUT
--operation mode is arithmetic

XB1L48 = CARRY(XB1_adc_pipe[2][2] & (XB1_adc_pipe[2][3] # !XB1L28) # !XB1_adc_pipe[2][2] & XB1_adc_pipe[2][3] & !XB1L28);


--XB1_mean_val[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[1]
--operation mode is arithmetic

XB1_mean_val[1]_lut_out = XB1L36 $ XB1L18 $ XB1L34;
XB1_mean_val[1] = DFFE(XB1_mean_val[1]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );

--XB1L54 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[1]~COUT
--operation mode is arithmetic

XB1L54 = CARRY(XB1L36 & !XB1L18 & !XB1L34 # !XB1L36 & (!XB1L34 # !XB1L18));


--WB1_inb[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[2]
--operation mode is normal

WB1_inb[2]_lut_out = WB1_ina[2];
WB1_inb[2] = DFFE(WB1_inb[2]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[1]
--operation mode is normal

WB1_inc[1]_lut_out = WB1_inb[1];
WB1_inc[1] = DFFE(WB1_inc[1]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[0]
--operation mode is normal

WB1_ina[0]_lut_out = XB1_mean_val[0];
WB1_ina[0] = DFFE(WB1_ina[0]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[0]
--operation mode is normal

WB1_ind[0]_lut_out = WB1_inc[0];
WB1_ind[0] = DFFE(WB1_ind[0]_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1_com_thr_del[0] is slaveregister:slaveregister_inst|com_thr_del[0]
--operation mode is normal

Y1_com_thr_del[0]_lut_out = LE1_MASTERHWDATA[0];
Y1_com_thr_del[0] = DFFE(Y1_com_thr_del[0]_lut_out, GLOBAL(FE1_outclock0), , , Y1L18);


--WB1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~1COMBOUT
--operation mode is arithmetic

WB1L4 = WB1_ind[1] & WB1_ina[1] & WB1L1 # !WB1_ind[1] & (WB1_ina[1] # WB1L1);

--WB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~1
--operation mode is arithmetic

WB1L3 = CARRY(WB1_ind[1] & (!WB1L1 # !WB1_ina[1]) # !WB1_ind[1] & !WB1_ina[1] & !WB1L1);


--WB1L011 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~1
--operation mode is arithmetic

WB1L011 = WB1_ind[0] $ WB1_ina[0];

--WB1L111 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~1COUT
--operation mode is arithmetic

WB1L111 = CARRY(WB1_ina[0] # !WB1_ind[0]);


--WB1L441 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~7
--operation mode is normal

WB1L441 = WB1L211 # WB1L011;


--Y1_dom_id[10] is slaveregister:slaveregister_inst|dom_id[10]
--operation mode is normal

Y1_dom_id[10]_lut_out = LE1_MASTERHWDATA[10];
Y1_dom_id[10] = DFFE(Y1_dom_id[10]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

JC3_dffs[11]_lut_out = Y1_dom_id[11] & (JC3_dffs[12] # ND1_ID_LOAD) # !Y1_dom_id[11] & JC3_dffs[12] & !ND1_ID_LOAD;
JC3_dffs[11] = DFFE(JC3_dffs[11]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--HD1L04 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~781
--operation mode is normal

HD1L04 = HD1L25Q & (ND1_muxsel4 & VD62L2 # !ND1_muxsel4 & VD52L2);


--HD1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|Select~103
--operation mode is normal

HD1L52 = HD1_srg[1] & !HD1L15Q;


--HD1_srg[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[0]
--operation mode is normal

HD1_srg[0]_lut_out = HD1L62 & (HD1L25Q # HD1_srg[0] & !HD1L15Q) # !HD1L62 & HD1_srg[0] & !HD1L15Q;
HD1_srg[0] = DFFE(HD1_srg[0]_lut_out, GLOBAL(FE1_outclock0), , , HD1L05);


--PB1_clev_min[9] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[9]
--operation mode is normal

PB1_clev_min[9]_lut_out = !Y1_com_clev[9];
PB1_clev_min[9] = DFFE(PB1_clev_min[9]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_clev_wr);


--WB1L332 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~8COMBOUT
--operation mode is arithmetic

WB1L332 = WB1_adcmax[8] & !PB1_clev_min[8] & !WB1L032 # !WB1_adcmax[8] & (!WB1L032 # !PB1_clev_min[8]);

--WB1L232 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~8
--operation mode is arithmetic

WB1L232 = CARRY(WB1_adcmax[8] & !PB1_clev_min[8] & !WB1L032 # !WB1_adcmax[8] & (!WB1L032 # !PB1_clev_min[8]));


--JC2_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

JC2_dffs[11]_lut_out = BB33_sload_path[11] & (JC2_dffs[12] # NB1_tx_time_lat) # !BB33_sload_path[11] & JC2_dffs[12] & !NB1_tx_time_lat;
JC2_dffs[11] = DFFE(JC2_dffs[11]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

JC5_dffs[11]_lut_out = BB33_sload_path[11] & (JC5_dffs[12] # WC1L9Q) # !BB33_sload_path[11] & JC5_dffs[12] & !WC1L9Q;
JC5_dffs[11] = DFFE(JC5_dffs[11]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_com_clev[25] is slaveregister:slaveregister_inst|com_clev[25]
--operation mode is normal

Y1_com_clev[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_com_clev[25] = DFFE(Y1_com_clev[25]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--Y1_com_clev_wr is slaveregister:slaveregister_inst|com_clev_wr
--operation mode is normal

Y1_com_clev_wr_lut_out = Y1L99 & !C1_reg_address[2];
Y1_com_clev_wr = DFFE(Y1_com_clev_wr_lut_out, GLOBAL(FE1_outclock0), , , !V1_RST);


--WB1L512 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~9
--operation mode is normal

WB1L512 = WB1_adcmax[9] & WB1_ina[9] & WB1L312 # !WB1_adcmax[9] & (WB1_ina[9] # WB1L312);


--PB1_clev_max[8] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[8]
--operation mode is normal

PB1_clev_max[8]_lut_out = !Y1_com_clev[24];
PB1_clev_max[8] = DFFE(PB1_clev_max[8]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_clev_wr);


--WB1_adcmax[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[8]
--operation mode is normal

WB1_adcmax[8]_lut_out = WB1_ina[8];
WB1_adcmax[8] = DFFE(WB1_adcmax[8]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , WB1L512);


--WB1L052 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~7COMBOUT
--operation mode is arithmetic

WB1L052 = PB1_clev_max[7] & (WB1_adcmax[7] # WB1L742) # !PB1_clev_max[7] & WB1_adcmax[7] & WB1L742;

--WB1L942 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~7
--operation mode is arithmetic

WB1L942 = CARRY(PB1_clev_max[7] & !WB1_adcmax[7] & !WB1L742 # !PB1_clev_max[7] & (!WB1L742 # !WB1_adcmax[7]));


--BB23_sload_path[5] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

BB23_sload_path[5]_lut_out = BB23_sload_path[5] $ BB23L11;
BB23_sload_path[5]_reg_input = Y1_command_0_local[26] & BB23_sload_path[5]_lut_out;
BB23_sload_path[5] = DFFE(BB23_sload_path[5]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB23L31 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

BB23L31 = CARRY(!BB23L11 # !BB23_sload_path[5]);


--BB42_sload_path[5] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

BB42_sload_path[5]_lut_out = BB42_sload_path[5] $ BB42L11;
BB42_sload_path[5]_reg_input = Y1_command_2_local[24] & BB42_sload_path[5]_lut_out;
BB42_sload_path[5] = DFFE(BB42_sload_path[5]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L31 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

BB42L31 = CARRY(!BB42L11 # !BB42_sload_path[5]);


--XB1_adc_pipe[2][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][0]
--operation mode is normal

XB1_adc_pipe[2][0]_lut_out = CC1_inst10[4];
XB1_adc_pipe[2][0] = DFFE(XB1_adc_pipe[2][0]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[2][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][1]
--operation mode is normal

XB1_adc_pipe[2][1]_lut_out = XB1_adc_pipe[2][0];
XB1_adc_pipe[2][1] = DFFE(XB1_adc_pipe[2][1]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1L36 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~5
--operation mode is arithmetic

XB1L36 = XB1_adc_pipe[1][0] $ XB1_adc_pipe[1][1] $ XB1L26;

--XB1L46 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~5COUT
--operation mode is arithmetic

XB1L46 = CARRY(XB1_adc_pipe[1][0] & !XB1_adc_pipe[1][1] & !XB1L26 # !XB1_adc_pipe[1][0] & (!XB1L26 # !XB1_adc_pipe[1][1]));


--XB1_adc_pipe[2][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][2]
--operation mode is normal

XB1_adc_pipe[2][2]_lut_out = XB1_adc_pipe[2][1];
XB1_adc_pipe[2][2] = DFFE(XB1_adc_pipe[2][2]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[2][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][3]
--operation mode is normal

XB1_adc_pipe[2][3]_lut_out = XB1_adc_pipe[2][2];
XB1_adc_pipe[2][3] = DFFE(XB1_adc_pipe[2][3]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1L18 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~2
--operation mode is arithmetic

XB1L18 = XB1_adc_pipe[1][2] $ XB1_adc_pipe[1][3] $ XB1L08;

--XB1L28 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~2COUT
--operation mode is arithmetic

XB1L28 = CARRY(XB1_adc_pipe[1][2] & !XB1_adc_pipe[1][3] & !XB1L08 # !XB1_adc_pipe[1][2] & (!XB1L08 # !XB1_adc_pipe[1][3]));


--XB1_mean_val[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[0]
--operation mode is arithmetic

XB1_mean_val[0]_lut_out = XB1L16 $ XB1L97;
XB1_mean_val[0] = DFFE(XB1_mean_val[0]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );

--XB1L34 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[0]~COUT
--operation mode is arithmetic

XB1L34 = CARRY(XB1L16 & XB1L97);


--WB1_inb[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[1]
--operation mode is normal

WB1_inb[1]_lut_out = WB1_ina[1];
WB1_inb[1] = DFFE(WB1_inb[1]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[0]
--operation mode is normal

WB1_inc[0]_lut_out = WB1_inb[0];
WB1_inc[0] = DFFE(WB1_inc[0]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~0COMBOUT
--operation mode is arithmetic

WB1L2 = !WB1_ind[0] & WB1_ina[0];

--WB1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~0
--operation mode is arithmetic

WB1L1 = CARRY(!WB1_ind[0] & WB1_ina[0]);


--Y1_dom_id[11] is slaveregister:slaveregister_inst|dom_id[11]
--operation mode is normal

Y1_dom_id[11]_lut_out = LE1_MASTERHWDATA[11];
Y1_dom_id[11] = DFFE(Y1_dom_id[11]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

JC3_dffs[12]_lut_out = Y1_dom_id[12] & (JC3_dffs[13] # ND1_ID_LOAD) # !Y1_dom_id[12] & JC3_dffs[13] & !ND1_ID_LOAD;
JC3_dffs[12] = DFFE(JC3_dffs[12]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1_com_clev[9] is slaveregister:slaveregister_inst|com_clev[9]
--operation mode is normal

Y1_com_clev[9]_lut_out = LE1_MASTERHWDATA[9];
Y1_com_clev[9] = DFFE(Y1_com_clev[9]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_min[8] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[8]
--operation mode is normal

PB1_clev_min[8]_lut_out = !Y1_com_clev[8];
PB1_clev_min[8] = DFFE(PB1_clev_min[8]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_clev_wr);


--WB1L132 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~7COMBOUT
--operation mode is arithmetic

WB1L132 = WB1_adcmax[7] & !PB1_clev_min[7] & WB1L822 # !WB1_adcmax[7] & (WB1L822 # !PB1_clev_min[7]);

--WB1L032 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~7
--operation mode is arithmetic

WB1L032 = CARRY(WB1_adcmax[7] & (PB1_clev_min[7] # !WB1L822) # !WB1_adcmax[7] & PB1_clev_min[7] & !WB1L822);


--JC2_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

JC2_dffs[12]_lut_out = BB33_sload_path[12] & (JC2_dffs[13] # NB1_tx_time_lat) # !BB33_sload_path[12] & JC2_dffs[13] & !NB1_tx_time_lat;
JC2_dffs[12] = DFFE(JC2_dffs[12]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

JC5_dffs[12]_lut_out = BB33_sload_path[12] & (JC5_dffs[13] # WC1L9Q) # !BB33_sload_path[12] & JC5_dffs[13] & !WC1L9Q;
JC5_dffs[12] = DFFE(JC5_dffs[12]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L62 is slaveregister:slaveregister_inst|com_clev[25]~196
--operation mode is normal

Y1L62 = Y1L99 & !C1_reg_address[2] & !V1_RST;


--WB1L412 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~8COMBOUT
--operation mode is arithmetic

WB1L412 = WB1_adcmax[8] & WB1_ina[8] & !WB1L112 # !WB1_adcmax[8] & (WB1_ina[8] # !WB1L112);

--WB1L312 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~8
--operation mode is arithmetic

WB1L312 = CARRY(WB1_adcmax[8] & WB1_ina[8] & !WB1L112 # !WB1_adcmax[8] & (WB1_ina[8] # !WB1L112));


--Y1_com_clev[24] is slaveregister:slaveregister_inst|com_clev[24]
--operation mode is normal

Y1_com_clev[24]_lut_out = LE1_MASTERHWDATA[24];
Y1_com_clev[24] = DFFE(Y1_com_clev[24]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_max[7] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[7]
--operation mode is normal

PB1_clev_max[7]_lut_out = !Y1_com_clev[23];
PB1_clev_max[7] = DFFE(PB1_clev_max[7]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_clev_wr);


--WB1_adcmax[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[7]
--operation mode is normal

WB1_adcmax[7]_lut_out = WB1_ina[7];
WB1_adcmax[7] = DFFE(WB1_adcmax[7]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , WB1L512);


--WB1L842 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~6COMBOUT
--operation mode is arithmetic

WB1L842 = PB1_clev_max[6] & (WB1_adcmax[6] # !WB1L542) # !PB1_clev_max[6] & WB1_adcmax[6] & !WB1L542;

--WB1L742 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~6
--operation mode is arithmetic

WB1L742 = CARRY(PB1_clev_max[6] & (WB1_adcmax[6] # !WB1L542) # !PB1_clev_max[6] & WB1_adcmax[6] & !WB1L542);


--BB23_sload_path[4] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

BB23_sload_path[4]_lut_out = BB23_sload_path[4] $ !BB23L9;
BB23_sload_path[4]_reg_input = Y1_command_0_local[26] & BB23_sload_path[4]_lut_out;
BB23_sload_path[4] = DFFE(BB23_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB23L11 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

BB23L11 = CARRY(BB23_sload_path[4] & !BB23L9);


--BB42_sload_path[4] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

BB42_sload_path[4]_lut_out = BB42_sload_path[4] $ !BB42L9;
BB42_sload_path[4]_reg_input = Y1_command_2_local[24] & BB42_sload_path[4]_lut_out;
BB42_sload_path[4] = DFFE(BB42_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L11 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

BB42L11 = CARRY(BB42_sload_path[4] & !BB42L9);


--XB1_adc_pipe[1][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][0]
--operation mode is normal

XB1_adc_pipe[1][0]_lut_out = CC1_inst10[3];
XB1_adc_pipe[1][0] = DFFE(XB1_adc_pipe[1][0]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[1][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][1]
--operation mode is normal

XB1_adc_pipe[1][1]_lut_out = XB1_adc_pipe[1][0];
XB1_adc_pipe[1][1] = DFFE(XB1_adc_pipe[1][1]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1L16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~4
--operation mode is arithmetic

XB1L16 = XB1_adc_pipe[0][0] $ XB1_adc_pipe[0][1];

--XB1L26 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~4COUT
--operation mode is arithmetic

XB1L26 = CARRY(XB1_adc_pipe[0][0] & XB1_adc_pipe[0][1]);


--XB1_adc_pipe[1][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][2]
--operation mode is normal

XB1_adc_pipe[1][2]_lut_out = XB1_adc_pipe[1][1];
XB1_adc_pipe[1][2] = DFFE(XB1_adc_pipe[1][2]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[1][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][3]
--operation mode is normal

XB1_adc_pipe[1][3]_lut_out = XB1_adc_pipe[1][2];
XB1_adc_pipe[1][3] = DFFE(XB1_adc_pipe[1][3]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1L97 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~1
--operation mode is arithmetic

XB1L97 = XB1_adc_pipe[0][2] $ XB1_adc_pipe[0][3];

--XB1L08 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~1COUT
--operation mode is arithmetic

XB1L08 = CARRY(XB1_adc_pipe[0][2] & XB1_adc_pipe[0][3]);


--WB1_inb[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[0]
--operation mode is normal

WB1_inb[0]_lut_out = WB1_ina[0];
WB1_inb[0] = DFFE(WB1_inb[0]_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1_dom_id[12] is slaveregister:slaveregister_inst|dom_id[12]
--operation mode is normal

Y1_dom_id[12]_lut_out = LE1_MASTERHWDATA[12];
Y1_dom_id[12] = DFFE(Y1_dom_id[12]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

JC3_dffs[13]_lut_out = Y1_dom_id[13] & (JC3_dffs[14] # ND1_ID_LOAD) # !Y1_dom_id[13] & JC3_dffs[14] & !ND1_ID_LOAD;
JC3_dffs[13] = DFFE(JC3_dffs[13]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1_com_clev[8] is slaveregister:slaveregister_inst|com_clev[8]
--operation mode is normal

Y1_com_clev[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_com_clev[8] = DFFE(Y1_com_clev[8]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_min[7] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[7]
--operation mode is normal

PB1_clev_min[7]_lut_out = !Y1_com_clev[7];
PB1_clev_min[7] = DFFE(PB1_clev_min[7]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_clev_wr);


--WB1L922 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~6COMBOUT
--operation mode is arithmetic

WB1L922 = WB1_adcmax[6] & !PB1_clev_min[6] & !WB1L622 # !WB1_adcmax[6] & (!WB1L622 # !PB1_clev_min[6]);

--WB1L822 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~6
--operation mode is arithmetic

WB1L822 = CARRY(WB1_adcmax[6] & !PB1_clev_min[6] & !WB1L622 # !WB1_adcmax[6] & (!WB1L622 # !PB1_clev_min[6]));


--JC2_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

JC2_dffs[13]_lut_out = BB33_sload_path[13] & (JC2_dffs[14] # NB1_tx_time_lat) # !BB33_sload_path[13] & JC2_dffs[14] & !NB1_tx_time_lat;
JC2_dffs[13] = DFFE(JC2_dffs[13]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

JC5_dffs[13]_lut_out = BB33_sload_path[13] & (JC5_dffs[14] # WC1L9Q) # !BB33_sload_path[13] & JC5_dffs[14] & !WC1L9Q;
JC5_dffs[13] = DFFE(JC5_dffs[13]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--WB1L212 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~7COMBOUT
--operation mode is arithmetic

WB1L212 = WB1_adcmax[7] & WB1_ina[7] & WB1L902 # !WB1_adcmax[7] & (WB1_ina[7] # WB1L902);

--WB1L112 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~7
--operation mode is arithmetic

WB1L112 = CARRY(WB1_adcmax[7] & (!WB1L902 # !WB1_ina[7]) # !WB1_adcmax[7] & !WB1_ina[7] & !WB1L902);


--Y1_com_clev[23] is slaveregister:slaveregister_inst|com_clev[23]
--operation mode is normal

Y1_com_clev[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_com_clev[23] = DFFE(Y1_com_clev[23]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_max[6] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[6]
--operation mode is normal

PB1_clev_max[6]_lut_out = !Y1_com_clev[22];
PB1_clev_max[6] = DFFE(PB1_clev_max[6]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_clev_wr);


--WB1_adcmax[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[6]
--operation mode is normal

WB1_adcmax[6]_lut_out = WB1_ina[6];
WB1_adcmax[6] = DFFE(WB1_adcmax[6]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , WB1L512);


--WB1L642 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~5COMBOUT
--operation mode is arithmetic

WB1L642 = PB1_clev_max[5] & WB1_adcmax[5] & WB1L342 # !PB1_clev_max[5] & (WB1_adcmax[5] # WB1L342);

--WB1L542 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~5
--operation mode is arithmetic

WB1L542 = CARRY(PB1_clev_max[5] & (!WB1L342 # !WB1_adcmax[5]) # !PB1_clev_max[5] & !WB1_adcmax[5] & !WB1L342);


--BB23_sload_path[3] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

BB23_sload_path[3]_lut_out = BB23_sload_path[3] $ BB23L7;
BB23_sload_path[3]_reg_input = Y1_command_0_local[26] & BB23_sload_path[3]_lut_out;
BB23_sload_path[3] = DFFE(BB23_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB23L9 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

BB23L9 = CARRY(!BB23L7 # !BB23_sload_path[3]);


--BB42_sload_path[3] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

BB42_sload_path[3]_lut_out = BB42_sload_path[3] $ BB42L7;
BB42_sload_path[3]_reg_input = Y1_command_2_local[24] & BB42_sload_path[3]_lut_out;
BB42_sload_path[3] = DFFE(BB42_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L9 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

BB42L9 = CARRY(!BB42L7 # !BB42_sload_path[3]);


--XB1_adc_pipe[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][0]
--operation mode is normal

XB1_adc_pipe[0][0]_lut_out = CC1_inst10[2];
XB1_adc_pipe[0][0] = DFFE(XB1_adc_pipe[0][0]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][1]
--operation mode is normal

XB1_adc_pipe[0][1]_lut_out = XB1_adc_pipe[0][0];
XB1_adc_pipe[0][1] = DFFE(XB1_adc_pipe[0][1]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][2]
--operation mode is normal

XB1_adc_pipe[0][2]_lut_out = XB1_adc_pipe[0][1];
XB1_adc_pipe[0][2] = DFFE(XB1_adc_pipe[0][2]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--XB1_adc_pipe[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][3]
--operation mode is normal

XB1_adc_pipe[0][3]_lut_out = XB1_adc_pipe[0][2];
XB1_adc_pipe[0][3] = DFFE(XB1_adc_pipe[0][3]_lut_out, GLOBAL(FE1_outclock0), DC1_not_receive, , );


--Y1_dom_id[13] is slaveregister:slaveregister_inst|dom_id[13]
--operation mode is normal

Y1_dom_id[13]_lut_out = LE1_MASTERHWDATA[13];
Y1_dom_id[13] = DFFE(Y1_dom_id[13]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

JC3_dffs[14]_lut_out = Y1_dom_id[14] & (JC3_dffs[15] # ND1_ID_LOAD) # !Y1_dom_id[14] & JC3_dffs[15] & !ND1_ID_LOAD;
JC3_dffs[14] = DFFE(JC3_dffs[14]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1_com_clev[7] is slaveregister:slaveregister_inst|com_clev[7]
--operation mode is normal

Y1_com_clev[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_com_clev[7] = DFFE(Y1_com_clev[7]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_min[6] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[6]
--operation mode is normal

PB1_clev_min[6]_lut_out = !Y1_com_clev[6];
PB1_clev_min[6] = DFFE(PB1_clev_min[6]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_clev_wr);


--WB1L722 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~5COMBOUT
--operation mode is arithmetic

WB1L722 = WB1_adcmax[5] & PB1_clev_min[5] & WB1L422 # !WB1_adcmax[5] & (PB1_clev_min[5] # WB1L422);

--WB1L622 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~5
--operation mode is arithmetic

WB1L622 = CARRY(WB1_adcmax[5] & (!WB1L422 # !PB1_clev_min[5]) # !WB1_adcmax[5] & !PB1_clev_min[5] & !WB1L422);


--JC2_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

JC2_dffs[14]_lut_out = BB33_sload_path[14] & (JC2_dffs[15] # NB1_tx_time_lat) # !BB33_sload_path[14] & JC2_dffs[15] & !NB1_tx_time_lat;
JC2_dffs[14] = DFFE(JC2_dffs[14]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

JC5_dffs[14]_lut_out = BB33_sload_path[14] & (JC5_dffs[15] # WC1L9Q) # !BB33_sload_path[14] & JC5_dffs[15] & !WC1L9Q;
JC5_dffs[14] = DFFE(JC5_dffs[14]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--WB1L012 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~6COMBOUT
--operation mode is arithmetic

WB1L012 = WB1_adcmax[6] & WB1_ina[6] & !WB1L702 # !WB1_adcmax[6] & (WB1_ina[6] # !WB1L702);

--WB1L902 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~6
--operation mode is arithmetic

WB1L902 = CARRY(WB1_adcmax[6] & WB1_ina[6] & !WB1L702 # !WB1_adcmax[6] & (WB1_ina[6] # !WB1L702));


--Y1_com_clev[22] is slaveregister:slaveregister_inst|com_clev[22]
--operation mode is normal

Y1_com_clev[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_com_clev[22] = DFFE(Y1_com_clev[22]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_max[5] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[5]
--operation mode is normal

PB1_clev_max[5]_lut_out = Y1_com_clev[21];
PB1_clev_max[5] = DFFE(PB1_clev_max[5]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_clev_wr);


--WB1_adcmax[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[5]
--operation mode is normal

WB1_adcmax[5]_lut_out = WB1_ina[5];
WB1_adcmax[5] = DFFE(WB1_adcmax[5]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , WB1L512);


--WB1L442 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~4COMBOUT
--operation mode is arithmetic

WB1L442 = PB1_clev_max[4] & WB1_adcmax[4] & !WB1L142 # !PB1_clev_max[4] & (WB1_adcmax[4] # !WB1L142);

--WB1L342 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~4
--operation mode is arithmetic

WB1L342 = CARRY(PB1_clev_max[4] & WB1_adcmax[4] & !WB1L142 # !PB1_clev_max[4] & (WB1_adcmax[4] # !WB1L142));


--BB23_sload_path[2] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

BB23_sload_path[2]_lut_out = BB23_sload_path[2] $ !BB23L5;
BB23_sload_path[2]_reg_input = Y1_command_0_local[26] & BB23_sload_path[2]_lut_out;
BB23_sload_path[2] = DFFE(BB23_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB23L7 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

BB23L7 = CARRY(BB23_sload_path[2] & !BB23L5);


--BB42_sload_path[2] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

BB42_sload_path[2]_lut_out = BB42_sload_path[2] $ !BB42L5;
BB42_sload_path[2]_reg_input = Y1_command_2_local[24] & BB42_sload_path[2]_lut_out;
BB42_sload_path[2] = DFFE(BB42_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L7 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

BB42L7 = CARRY(BB42_sload_path[2] & !BB42L5);


--Y1_dom_id[14] is slaveregister:slaveregister_inst|dom_id[14]
--operation mode is normal

Y1_dom_id[14]_lut_out = LE1_MASTERHWDATA[14];
Y1_dom_id[14] = DFFE(Y1_dom_id[14]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

JC3_dffs[15]_lut_out = Y1_dom_id[15] & (JC3_dffs[16] # ND1_ID_LOAD) # !Y1_dom_id[15] & JC3_dffs[16] & !ND1_ID_LOAD;
JC3_dffs[15] = DFFE(JC3_dffs[15]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1_com_clev[6] is slaveregister:slaveregister_inst|com_clev[6]
--operation mode is normal

Y1_com_clev[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_com_clev[6] = DFFE(Y1_com_clev[6]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_min[5] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[5]
--operation mode is normal

PB1_clev_min[5]_lut_out = Y1_com_clev[5];
PB1_clev_min[5] = DFFE(PB1_clev_min[5]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_clev_wr);


--WB1L522 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~4COMBOUT
--operation mode is arithmetic

WB1L522 = WB1_adcmax[4] & PB1_clev_min[4] & !WB1L222 # !WB1_adcmax[4] & (PB1_clev_min[4] # !WB1L222);

--WB1L422 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~4
--operation mode is arithmetic

WB1L422 = CARRY(WB1_adcmax[4] & PB1_clev_min[4] & !WB1L222 # !WB1_adcmax[4] & (PB1_clev_min[4] # !WB1L222));


--JC2_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

JC2_dffs[15]_lut_out = BB33_sload_path[15] & (JC2_dffs[16] # NB1_tx_time_lat) # !BB33_sload_path[15] & JC2_dffs[16] & !NB1_tx_time_lat;
JC2_dffs[15] = DFFE(JC2_dffs[15]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

JC5_dffs[15]_lut_out = BB33_sload_path[15] & (JC5_dffs[16] # WC1L9Q) # !BB33_sload_path[15] & JC5_dffs[16] & !WC1L9Q;
JC5_dffs[15] = DFFE(JC5_dffs[15]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--WB1L802 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~5COMBOUT
--operation mode is arithmetic

WB1L802 = WB1_adcmax[5] & WB1_ina[5] & WB1L502 # !WB1_adcmax[5] & (WB1_ina[5] # WB1L502);

--WB1L702 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~5
--operation mode is arithmetic

WB1L702 = CARRY(WB1_adcmax[5] & (!WB1L502 # !WB1_ina[5]) # !WB1_adcmax[5] & !WB1_ina[5] & !WB1L502);


--Y1_com_clev[21] is slaveregister:slaveregister_inst|com_clev[21]
--operation mode is normal

Y1_com_clev[21]_lut_out = LE1_MASTERHWDATA[21];
Y1_com_clev[21] = DFFE(Y1_com_clev[21]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_max[4] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[4]
--operation mode is normal

PB1_clev_max[4]_lut_out = Y1_com_clev[20];
PB1_clev_max[4] = DFFE(PB1_clev_max[4]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_clev_wr);


--WB1_adcmax[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[4]
--operation mode is normal

WB1_adcmax[4]_lut_out = WB1_ina[4];
WB1_adcmax[4] = DFFE(WB1_adcmax[4]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , WB1L512);


--WB1L242 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~3COMBOUT
--operation mode is arithmetic

WB1L242 = PB1_clev_max[3] & (WB1_adcmax[3] # WB1L932) # !PB1_clev_max[3] & WB1_adcmax[3] & WB1L932;

--WB1L142 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~3
--operation mode is arithmetic

WB1L142 = CARRY(PB1_clev_max[3] & !WB1_adcmax[3] & !WB1L932 # !PB1_clev_max[3] & (!WB1L932 # !WB1_adcmax[3]));


--BB23_sload_path[1] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

BB23_sload_path[1]_lut_out = BB23_sload_path[1] $ BB23L3;
BB23_sload_path[1]_reg_input = Y1_command_0_local[26] & BB23_sload_path[1]_lut_out;
BB23_sload_path[1] = DFFE(BB23_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB23L5 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

BB23L5 = CARRY(!BB23L3 # !BB23_sload_path[1]);


--BB42_sload_path[1] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

BB42_sload_path[1]_lut_out = BB42_sload_path[1] $ BB42L3;
BB42_sload_path[1]_reg_input = Y1_command_2_local[24] & BB42_sload_path[1]_lut_out;
BB42_sload_path[1] = DFFE(BB42_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L5 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

BB42L5 = CARRY(!BB42L3 # !BB42_sload_path[1]);


--Y1_dom_id[15] is slaveregister:slaveregister_inst|dom_id[15]
--operation mode is normal

Y1_dom_id[15]_lut_out = LE1_MASTERHWDATA[15];
Y1_dom_id[15] = DFFE(Y1_dom_id[15]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

JC3_dffs[16]_lut_out = Y1_dom_id[16] & (JC3_dffs[17] # ND1_ID_LOAD) # !Y1_dom_id[16] & JC3_dffs[17] & !ND1_ID_LOAD;
JC3_dffs[16] = DFFE(JC3_dffs[16]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1_com_clev[5] is slaveregister:slaveregister_inst|com_clev[5]
--operation mode is normal

Y1_com_clev[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_com_clev[5] = DFFE(Y1_com_clev[5]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_min[4] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[4]
--operation mode is normal

PB1_clev_min[4]_lut_out = Y1_com_clev[4];
PB1_clev_min[4] = DFFE(PB1_clev_min[4]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_clev_wr);


--WB1L322 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~3COMBOUT
--operation mode is arithmetic

WB1L322 = WB1_adcmax[3] & PB1_clev_min[3] & WB1L022 # !WB1_adcmax[3] & (PB1_clev_min[3] # WB1L022);

--WB1L222 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~3
--operation mode is arithmetic

WB1L222 = CARRY(WB1_adcmax[3] & (!WB1L022 # !PB1_clev_min[3]) # !WB1_adcmax[3] & !PB1_clev_min[3] & !WB1L022);


--JC2_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

JC2_dffs[16]_lut_out = BB33_sload_path[16] & (JC2_dffs[17] # NB1_tx_time_lat) # !BB33_sload_path[16] & JC2_dffs[17] & !NB1_tx_time_lat;
JC2_dffs[16] = DFFE(JC2_dffs[16]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

JC5_dffs[16]_lut_out = BB33_sload_path[16] & (JC5_dffs[17] # WC1L9Q) # !BB33_sload_path[16] & JC5_dffs[17] & !WC1L9Q;
JC5_dffs[16] = DFFE(JC5_dffs[16]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--WB1L602 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~4COMBOUT
--operation mode is arithmetic

WB1L602 = WB1_adcmax[4] & WB1_ina[4] & !WB1L302 # !WB1_adcmax[4] & (WB1_ina[4] # !WB1L302);

--WB1L502 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~4
--operation mode is arithmetic

WB1L502 = CARRY(WB1_adcmax[4] & WB1_ina[4] & !WB1L302 # !WB1_adcmax[4] & (WB1_ina[4] # !WB1L302));


--Y1_com_clev[20] is slaveregister:slaveregister_inst|com_clev[20]
--operation mode is normal

Y1_com_clev[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_com_clev[20] = DFFE(Y1_com_clev[20]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_max[3] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[3]
--operation mode is normal

PB1_clev_max[3]_lut_out = !Y1_com_clev[19];
PB1_clev_max[3] = DFFE(PB1_clev_max[3]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_clev_wr);


--WB1_adcmax[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[3]
--operation mode is normal

WB1_adcmax[3]_lut_out = WB1_ina[3];
WB1_adcmax[3] = DFFE(WB1_adcmax[3]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , WB1L512);


--WB1L042 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~2COMBOUT
--operation mode is arithmetic

WB1L042 = PB1_clev_max[2] & WB1_adcmax[2] & !WB1L732 # !PB1_clev_max[2] & (WB1_adcmax[2] # !WB1L732);

--WB1L932 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~2
--operation mode is arithmetic

WB1L932 = CARRY(PB1_clev_max[2] & WB1_adcmax[2] & !WB1L732 # !PB1_clev_max[2] & (WB1_adcmax[2] # !WB1L732));


--BB23_sload_path[0] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB23_sload_path[0]_lut_out = !BB23_sload_path[0];
BB23_sload_path[0]_reg_input = Y1_command_0_local[26] & BB23_sload_path[0]_lut_out;
BB23_sload_path[0] = DFFE(BB23_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB23L3 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB23L3 = CARRY(BB23_sload_path[0]);


--BB42_sload_path[0] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

BB42_sload_path[0]_lut_out = !BB42_sload_path[0];
BB42_sload_path[0]_reg_input = Y1_command_2_local[24] & BB42_sload_path[0]_lut_out;
BB42_sload_path[0] = DFFE(BB42_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), !V1_RST, , );

--BB42L3 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

BB42L3 = CARRY(BB42_sload_path[0]);


--Y1_dom_id[16] is slaveregister:slaveregister_inst|dom_id[16]
--operation mode is normal

Y1_dom_id[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_dom_id[16] = DFFE(Y1_dom_id[16]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

JC3_dffs[17]_lut_out = Y1_dom_id[17] & (JC3_dffs[18] # ND1_ID_LOAD) # !Y1_dom_id[17] & JC3_dffs[18] & !ND1_ID_LOAD;
JC3_dffs[17] = DFFE(JC3_dffs[17]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1_com_clev[4] is slaveregister:slaveregister_inst|com_clev[4]
--operation mode is normal

Y1_com_clev[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_com_clev[4] = DFFE(Y1_com_clev[4]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_min[3] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[3]
--operation mode is normal

PB1_clev_min[3]_lut_out = Y1_com_clev[3];
PB1_clev_min[3] = DFFE(PB1_clev_min[3]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_clev_wr);


--WB1L122 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~2COMBOUT
--operation mode is arithmetic

WB1L122 = WB1_adcmax[2] & PB1_clev_min[2] & !WB1L812 # !WB1_adcmax[2] & (PB1_clev_min[2] # !WB1L812);

--WB1L022 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~2
--operation mode is arithmetic

WB1L022 = CARRY(WB1_adcmax[2] & PB1_clev_min[2] & !WB1L812 # !WB1_adcmax[2] & (PB1_clev_min[2] # !WB1L812));


--JC2_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

JC2_dffs[17]_lut_out = BB33_sload_path[17] & (JC2_dffs[18] # NB1_tx_time_lat) # !BB33_sload_path[17] & JC2_dffs[18] & !NB1_tx_time_lat;
JC2_dffs[17] = DFFE(JC2_dffs[17]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

JC5_dffs[17]_lut_out = BB33_sload_path[17] & (JC5_dffs[18] # WC1L9Q) # !BB33_sload_path[17] & JC5_dffs[18] & !WC1L9Q;
JC5_dffs[17] = DFFE(JC5_dffs[17]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--WB1L402 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~3COMBOUT
--operation mode is arithmetic

WB1L402 = WB1_adcmax[3] & WB1_ina[3] & WB1L102 # !WB1_adcmax[3] & (WB1_ina[3] # WB1L102);

--WB1L302 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~3
--operation mode is arithmetic

WB1L302 = CARRY(WB1_adcmax[3] & (!WB1L102 # !WB1_ina[3]) # !WB1_adcmax[3] & !WB1_ina[3] & !WB1L102);


--Y1_com_clev[19] is slaveregister:slaveregister_inst|com_clev[19]
--operation mode is normal

Y1_com_clev[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_com_clev[19] = DFFE(Y1_com_clev[19]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_max[2] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[2]
--operation mode is normal

PB1_clev_max[2]_lut_out = Y1_com_clev[18];
PB1_clev_max[2] = DFFE(PB1_clev_max[2]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_clev_wr);


--WB1_adcmax[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[2]
--operation mode is normal

WB1_adcmax[2]_lut_out = WB1_ina[2];
WB1_adcmax[2] = DFFE(WB1_adcmax[2]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , WB1L512);


--WB1L832 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~1COMBOUT
--operation mode is arithmetic

WB1L832 = PB1_clev_max[1] & (WB1_adcmax[1] # WB1L532) # !PB1_clev_max[1] & WB1_adcmax[1] & WB1L532;

--WB1L732 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~1
--operation mode is arithmetic

WB1L732 = CARRY(PB1_clev_max[1] & !WB1_adcmax[1] & !WB1L532 # !PB1_clev_max[1] & (!WB1L532 # !WB1_adcmax[1]));


--Y1_dom_id[17] is slaveregister:slaveregister_inst|dom_id[17]
--operation mode is normal

Y1_dom_id[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_dom_id[17] = DFFE(Y1_dom_id[17]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

JC3_dffs[18]_lut_out = Y1_dom_id[18] & (JC3_dffs[19] # ND1_ID_LOAD) # !Y1_dom_id[18] & JC3_dffs[19] & !ND1_ID_LOAD;
JC3_dffs[18] = DFFE(JC3_dffs[18]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1_com_clev[3] is slaveregister:slaveregister_inst|com_clev[3]
--operation mode is normal

Y1_com_clev[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_com_clev[3] = DFFE(Y1_com_clev[3]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_min[2] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[2]
--operation mode is normal

PB1_clev_min[2]_lut_out = Y1_com_clev[2];
PB1_clev_min[2] = DFFE(PB1_clev_min[2]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_clev_wr);


--WB1L912 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~1COMBOUT
--operation mode is arithmetic

WB1L912 = WB1_adcmax[1] & PB1_clev_min[1] & WB1L612 # !WB1_adcmax[1] & (PB1_clev_min[1] # WB1L612);

--WB1L812 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~1
--operation mode is arithmetic

WB1L812 = CARRY(WB1_adcmax[1] & (!WB1L612 # !PB1_clev_min[1]) # !WB1_adcmax[1] & !PB1_clev_min[1] & !WB1L612);


--JC2_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

JC2_dffs[18]_lut_out = BB33_sload_path[18] & (JC2_dffs[19] # NB1_tx_time_lat) # !BB33_sload_path[18] & JC2_dffs[19] & !NB1_tx_time_lat;
JC2_dffs[18] = DFFE(JC2_dffs[18]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

JC5_dffs[18]_lut_out = BB33_sload_path[18] & (JC5_dffs[19] # WC1L9Q) # !BB33_sload_path[18] & JC5_dffs[19] & !WC1L9Q;
JC5_dffs[18] = DFFE(JC5_dffs[18]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--WB1L202 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~2COMBOUT
--operation mode is arithmetic

WB1L202 = WB1_adcmax[2] & WB1_ina[2] & !WB1L991 # !WB1_adcmax[2] & (WB1_ina[2] # !WB1L991);

--WB1L102 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~2
--operation mode is arithmetic

WB1L102 = CARRY(WB1_adcmax[2] & WB1_ina[2] & !WB1L991 # !WB1_adcmax[2] & (WB1_ina[2] # !WB1L991));


--Y1_com_clev[18] is slaveregister:slaveregister_inst|com_clev[18]
--operation mode is normal

Y1_com_clev[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_com_clev[18] = DFFE(Y1_com_clev[18]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_max[1] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[1]
--operation mode is normal

PB1_clev_max[1]_lut_out = !Y1_com_clev[17];
PB1_clev_max[1] = DFFE(PB1_clev_max[1]_lut_out, GLOBAL(FE1_outclock0), !KB1_CLR_BUF, , Y1_com_clev_wr);


--WB1_adcmax[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[1]
--operation mode is normal

WB1_adcmax[1]_lut_out = WB1_ina[1];
WB1_adcmax[1] = DFFE(WB1_adcmax[1]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , WB1L512);


--WB1L632 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~0COMBOUT
--operation mode is arithmetic

WB1L632 = !PB1_clev_max[0] & WB1_adcmax[0];

--WB1L532 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~0
--operation mode is arithmetic

WB1L532 = CARRY(!PB1_clev_max[0] & WB1_adcmax[0]);


--Y1_dom_id[18] is slaveregister:slaveregister_inst|dom_id[18]
--operation mode is normal

Y1_dom_id[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_dom_id[18] = DFFE(Y1_dom_id[18]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

JC3_dffs[19]_lut_out = Y1_dom_id[19] & (JC3_dffs[20] # ND1_ID_LOAD) # !Y1_dom_id[19] & JC3_dffs[20] & !ND1_ID_LOAD;
JC3_dffs[19] = DFFE(JC3_dffs[19]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1_com_clev[2] is slaveregister:slaveregister_inst|com_clev[2]
--operation mode is normal

Y1_com_clev[2]_lut_out = LE1_MASTERHWDATA[2];
Y1_com_clev[2] = DFFE(Y1_com_clev[2]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_min[1] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[1]
--operation mode is normal

PB1_clev_min[1]_lut_out = Y1_com_clev[1];
PB1_clev_min[1] = DFFE(PB1_clev_min[1]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_clev_wr);


--WB1L712 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~0COMBOUT
--operation mode is arithmetic

WB1L712 = !WB1_adcmax[0] & PB1_clev_min[0];

--WB1L612 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~0
--operation mode is arithmetic

WB1L612 = CARRY(!WB1_adcmax[0] & PB1_clev_min[0]);


--JC2_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

JC2_dffs[19]_lut_out = BB33_sload_path[19] & (JC2_dffs[20] # NB1_tx_time_lat) # !BB33_sload_path[19] & JC2_dffs[20] & !NB1_tx_time_lat;
JC2_dffs[19] = DFFE(JC2_dffs[19]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

JC5_dffs[19]_lut_out = BB33_sload_path[19] & (JC5_dffs[20] # WC1L9Q) # !BB33_sload_path[19] & JC5_dffs[20] & !WC1L9Q;
JC5_dffs[19] = DFFE(JC5_dffs[19]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--WB1L002 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~1COMBOUT
--operation mode is arithmetic

WB1L002 = WB1_adcmax[1] & WB1_ina[1] & WB1L791 # !WB1_adcmax[1] & (WB1_ina[1] # WB1L791);

--WB1L991 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~1
--operation mode is arithmetic

WB1L991 = CARRY(WB1_adcmax[1] & (!WB1L791 # !WB1_ina[1]) # !WB1_adcmax[1] & !WB1_ina[1] & !WB1L791);


--Y1_com_clev[17] is slaveregister:slaveregister_inst|com_clev[17]
--operation mode is normal

Y1_com_clev[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_com_clev[17] = DFFE(Y1_com_clev[17]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_max[0] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[0]
--operation mode is normal

PB1_clev_max[0]_lut_out = Y1_com_clev[16];
PB1_clev_max[0] = DFFE(PB1_clev_max[0]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_clev_wr);


--WB1_adcmax[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[0]
--operation mode is normal

WB1_adcmax[0]_lut_out = WB1_ina[0];
WB1_adcmax[0] = DFFE(WB1_adcmax[0]_lut_out, GLOBAL(FE1_outclock0), EC1_ctclr, , WB1L512);


--Y1_dom_id[19] is slaveregister:slaveregister_inst|dom_id[19]
--operation mode is normal

Y1_dom_id[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_dom_id[19] = DFFE(Y1_dom_id[19]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

JC3_dffs[20]_lut_out = Y1_dom_id[20] & (JC3_dffs[21] # ND1_ID_LOAD) # !Y1_dom_id[20] & JC3_dffs[21] & !ND1_ID_LOAD;
JC3_dffs[20] = DFFE(JC3_dffs[20]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1_com_clev[1] is slaveregister:slaveregister_inst|com_clev[1]
--operation mode is normal

Y1_com_clev[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_com_clev[1] = DFFE(Y1_com_clev[1]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--PB1_clev_min[0] is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[0]
--operation mode is normal

PB1_clev_min[0]_lut_out = Y1_com_clev[0];
PB1_clev_min[0] = DFFE(PB1_clev_min[0]_lut_out, GLOBAL(FE1_outclock0), , , Y1_com_clev_wr);


--JC2_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

JC2_dffs[20]_lut_out = BB33_sload_path[20] & (JC2_dffs[21] # NB1_tx_time_lat) # !BB33_sload_path[20] & JC2_dffs[21] & !NB1_tx_time_lat;
JC2_dffs[20] = DFFE(JC2_dffs[20]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

JC5_dffs[20]_lut_out = BB33_sload_path[20] & (JC5_dffs[21] # WC1L9Q) # !BB33_sload_path[20] & JC5_dffs[21] & !WC1L9Q;
JC5_dffs[20] = DFFE(JC5_dffs[20]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--WB1L891 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~0COMBOUT
--operation mode is arithmetic

WB1L891 = !WB1_adcmax[0] & WB1_ina[0];

--WB1L791 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~0
--operation mode is arithmetic

WB1L791 = CARRY(!WB1_adcmax[0] & WB1_ina[0]);


--Y1_com_clev[16] is slaveregister:slaveregister_inst|com_clev[16]
--operation mode is normal

Y1_com_clev[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_com_clev[16] = DFFE(Y1_com_clev[16]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--Y1_dom_id[20] is slaveregister:slaveregister_inst|dom_id[20]
--operation mode is normal

Y1_dom_id[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_dom_id[20] = DFFE(Y1_dom_id[20]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

JC3_dffs[21]_lut_out = Y1_dom_id[21] & (JC3_dffs[22] # ND1_ID_LOAD) # !Y1_dom_id[21] & JC3_dffs[22] & !ND1_ID_LOAD;
JC3_dffs[21] = DFFE(JC3_dffs[21]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1_com_clev[0] is slaveregister:slaveregister_inst|com_clev[0]
--operation mode is normal

Y1_com_clev[0]_lut_out = LE1_MASTERHWDATA[0];
Y1_com_clev[0] = DFFE(Y1_com_clev[0]_lut_out, GLOBAL(FE1_outclock0), , , Y1L62);


--JC2_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

JC2_dffs[21]_lut_out = BB33_sload_path[21] & (JC2_dffs[22] # NB1_tx_time_lat) # !BB33_sload_path[21] & JC2_dffs[22] & !NB1_tx_time_lat;
JC2_dffs[21] = DFFE(JC2_dffs[21]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

JC5_dffs[21]_lut_out = BB33_sload_path[21] & (JC5_dffs[22] # WC1L9Q) # !BB33_sload_path[21] & JC5_dffs[22] & !WC1L9Q;
JC5_dffs[21] = DFFE(JC5_dffs[21]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[21] is slaveregister:slaveregister_inst|dom_id[21]
--operation mode is normal

Y1_dom_id[21]_lut_out = LE1_MASTERHWDATA[21];
Y1_dom_id[21] = DFFE(Y1_dom_id[21]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

JC3_dffs[22]_lut_out = Y1_dom_id[22] & (JC3_dffs[23] # ND1_ID_LOAD) # !Y1_dom_id[22] & JC3_dffs[23] & !ND1_ID_LOAD;
JC3_dffs[22] = DFFE(JC3_dffs[22]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

JC2_dffs[22]_lut_out = BB33_sload_path[22] & (JC2_dffs[23] # NB1_tx_time_lat) # !BB33_sload_path[22] & JC2_dffs[23] & !NB1_tx_time_lat;
JC2_dffs[22] = DFFE(JC2_dffs[22]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

JC5_dffs[22]_lut_out = BB33_sload_path[22] & (JC5_dffs[23] # WC1L9Q) # !BB33_sload_path[22] & JC5_dffs[23] & !WC1L9Q;
JC5_dffs[22] = DFFE(JC5_dffs[22]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[22] is slaveregister:slaveregister_inst|dom_id[22]
--operation mode is normal

Y1_dom_id[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_dom_id[22] = DFFE(Y1_dom_id[22]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

JC3_dffs[23]_lut_out = Y1_dom_id[23] & (JC3_dffs[24] # ND1_ID_LOAD) # !Y1_dom_id[23] & JC3_dffs[24] & !ND1_ID_LOAD;
JC3_dffs[23] = DFFE(JC3_dffs[23]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

JC2_dffs[23]_lut_out = BB33_sload_path[23] & (JC2_dffs[24] # NB1_tx_time_lat) # !BB33_sload_path[23] & JC2_dffs[24] & !NB1_tx_time_lat;
JC2_dffs[23] = DFFE(JC2_dffs[23]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

JC5_dffs[23]_lut_out = BB33_sload_path[23] & (JC5_dffs[24] # WC1L9Q) # !BB33_sload_path[23] & JC5_dffs[24] & !WC1L9Q;
JC5_dffs[23] = DFFE(JC5_dffs[23]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[23] is slaveregister:slaveregister_inst|dom_id[23]
--operation mode is normal

Y1_dom_id[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_dom_id[23] = DFFE(Y1_dom_id[23]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

JC3_dffs[24]_lut_out = Y1_dom_id[24] & (JC3_dffs[25] # ND1_ID_LOAD) # !Y1_dom_id[24] & JC3_dffs[25] & !ND1_ID_LOAD;
JC3_dffs[24] = DFFE(JC3_dffs[24]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

JC2_dffs[24]_lut_out = BB33_sload_path[24] & (JC2_dffs[25] # NB1_tx_time_lat) # !BB33_sload_path[24] & JC2_dffs[25] & !NB1_tx_time_lat;
JC2_dffs[24] = DFFE(JC2_dffs[24]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

JC5_dffs[24]_lut_out = BB33_sload_path[24] & (JC5_dffs[25] # WC1L9Q) # !BB33_sload_path[24] & JC5_dffs[25] & !WC1L9Q;
JC5_dffs[24] = DFFE(JC5_dffs[24]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[24] is slaveregister:slaveregister_inst|dom_id[24]
--operation mode is normal

Y1_dom_id[24]_lut_out = LE1_MASTERHWDATA[24];
Y1_dom_id[24] = DFFE(Y1_dom_id[24]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

JC3_dffs[25]_lut_out = Y1_dom_id[25] & (JC3_dffs[26] # ND1_ID_LOAD) # !Y1_dom_id[25] & JC3_dffs[26] & !ND1_ID_LOAD;
JC3_dffs[25] = DFFE(JC3_dffs[25]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

JC2_dffs[25]_lut_out = BB33_sload_path[25] & (JC2_dffs[26] # NB1_tx_time_lat) # !BB33_sload_path[25] & JC2_dffs[26] & !NB1_tx_time_lat;
JC2_dffs[25] = DFFE(JC2_dffs[25]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

JC5_dffs[25]_lut_out = BB33_sload_path[25] & (JC5_dffs[26] # WC1L9Q) # !BB33_sload_path[25] & JC5_dffs[26] & !WC1L9Q;
JC5_dffs[25] = DFFE(JC5_dffs[25]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[25] is slaveregister:slaveregister_inst|dom_id[25]
--operation mode is normal

Y1_dom_id[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_dom_id[25] = DFFE(Y1_dom_id[25]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

JC3_dffs[26]_lut_out = Y1_dom_id[26] & (JC3_dffs[27] # ND1_ID_LOAD) # !Y1_dom_id[26] & JC3_dffs[27] & !ND1_ID_LOAD;
JC3_dffs[26] = DFFE(JC3_dffs[26]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

JC2_dffs[26]_lut_out = BB33_sload_path[26] & (JC2_dffs[27] # NB1_tx_time_lat) # !BB33_sload_path[26] & JC2_dffs[27] & !NB1_tx_time_lat;
JC2_dffs[26] = DFFE(JC2_dffs[26]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

JC5_dffs[26]_lut_out = BB33_sload_path[26] & (JC5_dffs[27] # WC1L9Q) # !BB33_sload_path[26] & JC5_dffs[27] & !WC1L9Q;
JC5_dffs[26] = DFFE(JC5_dffs[26]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[26] is slaveregister:slaveregister_inst|dom_id[26]
--operation mode is normal

Y1_dom_id[26]_lut_out = LE1_MASTERHWDATA[26];
Y1_dom_id[26] = DFFE(Y1_dom_id[26]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

JC3_dffs[27]_lut_out = Y1_dom_id[27] & (JC3_dffs[28] # ND1_ID_LOAD) # !Y1_dom_id[27] & JC3_dffs[28] & !ND1_ID_LOAD;
JC3_dffs[27] = DFFE(JC3_dffs[27]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

JC2_dffs[27]_lut_out = BB33_sload_path[27] & (JC2_dffs[28] # NB1_tx_time_lat) # !BB33_sload_path[27] & JC2_dffs[28] & !NB1_tx_time_lat;
JC2_dffs[27] = DFFE(JC2_dffs[27]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

JC5_dffs[27]_lut_out = BB33_sload_path[27] & (JC5_dffs[28] # WC1L9Q) # !BB33_sload_path[27] & JC5_dffs[28] & !WC1L9Q;
JC5_dffs[27] = DFFE(JC5_dffs[27]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[27] is slaveregister:slaveregister_inst|dom_id[27]
--operation mode is normal

Y1_dom_id[27]_lut_out = LE1_MASTERHWDATA[27];
Y1_dom_id[27] = DFFE(Y1_dom_id[27]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

JC3_dffs[28]_lut_out = Y1_dom_id[28] & (JC3_dffs[29] # ND1_ID_LOAD) # !Y1_dom_id[28] & JC3_dffs[29] & !ND1_ID_LOAD;
JC3_dffs[28] = DFFE(JC3_dffs[28]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

JC2_dffs[28]_lut_out = BB33_sload_path[28] & (JC2_dffs[29] # NB1_tx_time_lat) # !BB33_sload_path[28] & JC2_dffs[29] & !NB1_tx_time_lat;
JC2_dffs[28] = DFFE(JC2_dffs[28]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

JC5_dffs[28]_lut_out = BB33_sload_path[28] & (JC5_dffs[29] # WC1L9Q) # !BB33_sload_path[28] & JC5_dffs[29] & !WC1L9Q;
JC5_dffs[28] = DFFE(JC5_dffs[28]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[28] is slaveregister:slaveregister_inst|dom_id[28]
--operation mode is normal

Y1_dom_id[28]_lut_out = LE1_MASTERHWDATA[28];
Y1_dom_id[28] = DFFE(Y1_dom_id[28]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

JC3_dffs[29]_lut_out = Y1_dom_id[29] & (JC3_dffs[30] # ND1_ID_LOAD) # !Y1_dom_id[29] & JC3_dffs[30] & !ND1_ID_LOAD;
JC3_dffs[29] = DFFE(JC3_dffs[29]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

JC2_dffs[29]_lut_out = BB33_sload_path[29] & (JC2_dffs[30] # NB1_tx_time_lat) # !BB33_sload_path[29] & JC2_dffs[30] & !NB1_tx_time_lat;
JC2_dffs[29] = DFFE(JC2_dffs[29]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

JC5_dffs[29]_lut_out = BB33_sload_path[29] & (JC5_dffs[30] # WC1L9Q) # !BB33_sload_path[29] & JC5_dffs[30] & !WC1L9Q;
JC5_dffs[29] = DFFE(JC5_dffs[29]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[29] is slaveregister:slaveregister_inst|dom_id[29]
--operation mode is normal

Y1_dom_id[29]_lut_out = LE1_MASTERHWDATA[29];
Y1_dom_id[29] = DFFE(Y1_dom_id[29]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

JC3_dffs[30]_lut_out = Y1_dom_id[30] & (JC3_dffs[31] # ND1_ID_LOAD) # !Y1_dom_id[30] & JC3_dffs[31] & !ND1_ID_LOAD;
JC3_dffs[30] = DFFE(JC3_dffs[30]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

JC2_dffs[30]_lut_out = BB33_sload_path[30] & (JC2_dffs[31] # NB1_tx_time_lat) # !BB33_sload_path[30] & JC2_dffs[31] & !NB1_tx_time_lat;
JC2_dffs[30] = DFFE(JC2_dffs[30]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

JC5_dffs[30]_lut_out = BB33_sload_path[30] & (JC5_dffs[31] # WC1L9Q) # !BB33_sload_path[30] & JC5_dffs[31] & !WC1L9Q;
JC5_dffs[30] = DFFE(JC5_dffs[30]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[30] is slaveregister:slaveregister_inst|dom_id[30]
--operation mode is normal

Y1_dom_id[30]_lut_out = LE1_MASTERHWDATA[30];
Y1_dom_id[30] = DFFE(Y1_dom_id[30]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

JC3_dffs[31]_lut_out = Y1_dom_id[31] & (JC3_dffs[32] # ND1_ID_LOAD) # !Y1_dom_id[31] & JC3_dffs[32] & !ND1_ID_LOAD;
JC3_dffs[31] = DFFE(JC3_dffs[31]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

JC2_dffs[31]_lut_out = BB33_sload_path[31] & (JC2_dffs[32] # NB1_tx_time_lat) # !BB33_sload_path[31] & JC2_dffs[32] & !NB1_tx_time_lat;
JC2_dffs[31] = DFFE(JC2_dffs[31]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

JC5_dffs[31]_lut_out = BB33_sload_path[31] & (JC5_dffs[32] # WC1L9Q) # !BB33_sload_path[31] & JC5_dffs[32] & !WC1L9Q;
JC5_dffs[31] = DFFE(JC5_dffs[31]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[31] is slaveregister:slaveregister_inst|dom_id[31]
--operation mode is normal

Y1_dom_id[31]_lut_out = LE1_MASTERHWDATA[31];
Y1_dom_id[31] = DFFE(Y1_dom_id[31]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L113);


--JC3_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

JC3_dffs[32]_lut_out = Y1_dom_id[32] & (JC3_dffs[33] # ND1_ID_LOAD) # !Y1_dom_id[32] & JC3_dffs[33] & !ND1_ID_LOAD;
JC3_dffs[32] = DFFE(JC3_dffs[32]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

JC2_dffs[32]_lut_out = BB33_sload_path[32] & (JC2_dffs[33] # NB1_tx_time_lat) # !BB33_sload_path[32] & JC2_dffs[33] & !NB1_tx_time_lat;
JC2_dffs[32] = DFFE(JC2_dffs[32]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

JC5_dffs[32]_lut_out = BB33_sload_path[32] & (JC5_dffs[33] # WC1L9Q) # !BB33_sload_path[32] & JC5_dffs[33] & !WC1L9Q;
JC5_dffs[32] = DFFE(JC5_dffs[32]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[32] is slaveregister:slaveregister_inst|dom_id[32]
--operation mode is normal

Y1_dom_id[32]_lut_out = LE1_MASTERHWDATA[0];
Y1_dom_id[32] = DFFE(Y1_dom_id[32]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--JC3_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

JC3_dffs[33]_lut_out = Y1_dom_id[33] & (JC3_dffs[34] # ND1_ID_LOAD) # !Y1_dom_id[33] & JC3_dffs[34] & !ND1_ID_LOAD;
JC3_dffs[33] = DFFE(JC3_dffs[33]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

JC2_dffs[33]_lut_out = BB33_sload_path[33] & (JC2_dffs[34] # NB1_tx_time_lat) # !BB33_sload_path[33] & JC2_dffs[34] & !NB1_tx_time_lat;
JC2_dffs[33] = DFFE(JC2_dffs[33]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

JC5_dffs[33]_lut_out = BB33_sload_path[33] & (JC5_dffs[34] # WC1L9Q) # !BB33_sload_path[33] & JC5_dffs[34] & !WC1L9Q;
JC5_dffs[33] = DFFE(JC5_dffs[33]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[33] is slaveregister:slaveregister_inst|dom_id[33]
--operation mode is normal

Y1_dom_id[33]_lut_out = LE1_MASTERHWDATA[1];
Y1_dom_id[33] = DFFE(Y1_dom_id[33]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--JC3_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

JC3_dffs[34]_lut_out = Y1_dom_id[34] & (JC3_dffs[35] # ND1_ID_LOAD) # !Y1_dom_id[34] & JC3_dffs[35] & !ND1_ID_LOAD;
JC3_dffs[34] = DFFE(JC3_dffs[34]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

JC2_dffs[34]_lut_out = BB33_sload_path[34] & (JC2_dffs[35] # NB1_tx_time_lat) # !BB33_sload_path[34] & JC2_dffs[35] & !NB1_tx_time_lat;
JC2_dffs[34] = DFFE(JC2_dffs[34]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

JC5_dffs[34]_lut_out = BB33_sload_path[34] & (JC5_dffs[35] # WC1L9Q) # !BB33_sload_path[34] & JC5_dffs[35] & !WC1L9Q;
JC5_dffs[34] = DFFE(JC5_dffs[34]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[34] is slaveregister:slaveregister_inst|dom_id[34]
--operation mode is normal

Y1_dom_id[34]_lut_out = LE1_MASTERHWDATA[2];
Y1_dom_id[34] = DFFE(Y1_dom_id[34]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--JC3_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

JC3_dffs[35]_lut_out = Y1_dom_id[35] & (JC3_dffs[36] # ND1_ID_LOAD) # !Y1_dom_id[35] & JC3_dffs[36] & !ND1_ID_LOAD;
JC3_dffs[35] = DFFE(JC3_dffs[35]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

JC2_dffs[35]_lut_out = BB33_sload_path[35] & (JC2_dffs[36] # NB1_tx_time_lat) # !BB33_sload_path[35] & JC2_dffs[36] & !NB1_tx_time_lat;
JC2_dffs[35] = DFFE(JC2_dffs[35]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

JC5_dffs[35]_lut_out = BB33_sload_path[35] & (JC5_dffs[36] # WC1L9Q) # !BB33_sload_path[35] & JC5_dffs[36] & !WC1L9Q;
JC5_dffs[35] = DFFE(JC5_dffs[35]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[35] is slaveregister:slaveregister_inst|dom_id[35]
--operation mode is normal

Y1_dom_id[35]_lut_out = LE1_MASTERHWDATA[3];
Y1_dom_id[35] = DFFE(Y1_dom_id[35]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--JC3_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

JC3_dffs[36]_lut_out = Y1_dom_id[36] & (JC3_dffs[37] # ND1_ID_LOAD) # !Y1_dom_id[36] & JC3_dffs[37] & !ND1_ID_LOAD;
JC3_dffs[36] = DFFE(JC3_dffs[36]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

JC2_dffs[36]_lut_out = BB33_sload_path[36] & (JC2_dffs[37] # NB1_tx_time_lat) # !BB33_sload_path[36] & JC2_dffs[37] & !NB1_tx_time_lat;
JC2_dffs[36] = DFFE(JC2_dffs[36]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

JC5_dffs[36]_lut_out = BB33_sload_path[36] & (JC5_dffs[37] # WC1L9Q) # !BB33_sload_path[36] & JC5_dffs[37] & !WC1L9Q;
JC5_dffs[36] = DFFE(JC5_dffs[36]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[36] is slaveregister:slaveregister_inst|dom_id[36]
--operation mode is normal

Y1_dom_id[36]_lut_out = LE1_MASTERHWDATA[4];
Y1_dom_id[36] = DFFE(Y1_dom_id[36]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--JC3_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

JC3_dffs[37]_lut_out = Y1_dom_id[37] & (JC3_dffs[38] # ND1_ID_LOAD) # !Y1_dom_id[37] & JC3_dffs[38] & !ND1_ID_LOAD;
JC3_dffs[37] = DFFE(JC3_dffs[37]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

JC2_dffs[37]_lut_out = BB33_sload_path[37] & (JC2_dffs[38] # NB1_tx_time_lat) # !BB33_sload_path[37] & JC2_dffs[38] & !NB1_tx_time_lat;
JC2_dffs[37] = DFFE(JC2_dffs[37]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

JC5_dffs[37]_lut_out = BB33_sload_path[37] & (JC5_dffs[38] # WC1L9Q) # !BB33_sload_path[37] & JC5_dffs[38] & !WC1L9Q;
JC5_dffs[37] = DFFE(JC5_dffs[37]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[37] is slaveregister:slaveregister_inst|dom_id[37]
--operation mode is normal

Y1_dom_id[37]_lut_out = LE1_MASTERHWDATA[5];
Y1_dom_id[37] = DFFE(Y1_dom_id[37]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--JC3_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

JC3_dffs[38]_lut_out = Y1_dom_id[38] & (JC3_dffs[39] # ND1_ID_LOAD) # !Y1_dom_id[38] & JC3_dffs[39] & !ND1_ID_LOAD;
JC3_dffs[38] = DFFE(JC3_dffs[38]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

JC2_dffs[38]_lut_out = BB33_sload_path[38] & (JC2_dffs[39] # NB1_tx_time_lat) # !BB33_sload_path[38] & JC2_dffs[39] & !NB1_tx_time_lat;
JC2_dffs[38] = DFFE(JC2_dffs[38]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

JC5_dffs[38]_lut_out = BB33_sload_path[38] & (JC5_dffs[39] # WC1L9Q) # !BB33_sload_path[38] & JC5_dffs[39] & !WC1L9Q;
JC5_dffs[38] = DFFE(JC5_dffs[38]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[38] is slaveregister:slaveregister_inst|dom_id[38]
--operation mode is normal

Y1_dom_id[38]_lut_out = LE1_MASTERHWDATA[6];
Y1_dom_id[38] = DFFE(Y1_dom_id[38]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--JC3_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

JC3_dffs[39]_lut_out = Y1_dom_id[39] & (JC3_dffs[40] # ND1_ID_LOAD) # !Y1_dom_id[39] & JC3_dffs[40] & !ND1_ID_LOAD;
JC3_dffs[39] = DFFE(JC3_dffs[39]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

JC2_dffs[39]_lut_out = BB33_sload_path[39] & (JC2_dffs[40] # NB1_tx_time_lat) # !BB33_sload_path[39] & JC2_dffs[40] & !NB1_tx_time_lat;
JC2_dffs[39] = DFFE(JC2_dffs[39]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

JC5_dffs[39]_lut_out = BB33_sload_path[39] & (JC5_dffs[40] # WC1L9Q) # !BB33_sload_path[39] & JC5_dffs[40] & !WC1L9Q;
JC5_dffs[39] = DFFE(JC5_dffs[39]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[39] is slaveregister:slaveregister_inst|dom_id[39]
--operation mode is normal

Y1_dom_id[39]_lut_out = LE1_MASTERHWDATA[7];
Y1_dom_id[39] = DFFE(Y1_dom_id[39]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--JC3_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

JC3_dffs[40]_lut_out = Y1_dom_id[40] & (JC3_dffs[41] # ND1_ID_LOAD) # !Y1_dom_id[40] & JC3_dffs[41] & !ND1_ID_LOAD;
JC3_dffs[40] = DFFE(JC3_dffs[40]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

JC2_dffs[40]_lut_out = BB33_sload_path[40] & (JC2_dffs[41] # NB1_tx_time_lat) # !BB33_sload_path[40] & JC2_dffs[41] & !NB1_tx_time_lat;
JC2_dffs[40] = DFFE(JC2_dffs[40]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

JC5_dffs[40]_lut_out = BB33_sload_path[40] & (JC5_dffs[41] # WC1L9Q) # !BB33_sload_path[40] & JC5_dffs[41] & !WC1L9Q;
JC5_dffs[40] = DFFE(JC5_dffs[40]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[40] is slaveregister:slaveregister_inst|dom_id[40]
--operation mode is normal

Y1_dom_id[40]_lut_out = LE1_MASTERHWDATA[8];
Y1_dom_id[40] = DFFE(Y1_dom_id[40]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--JC3_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

JC3_dffs[41]_lut_out = Y1_dom_id[41] & (JC3_dffs[42] # ND1_ID_LOAD) # !Y1_dom_id[41] & JC3_dffs[42] & !ND1_ID_LOAD;
JC3_dffs[41] = DFFE(JC3_dffs[41]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

JC2_dffs[41]_lut_out = BB33_sload_path[41] & (JC2_dffs[42] # NB1_tx_time_lat) # !BB33_sload_path[41] & JC2_dffs[42] & !NB1_tx_time_lat;
JC2_dffs[41] = DFFE(JC2_dffs[41]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

JC5_dffs[41]_lut_out = BB33_sload_path[41] & (JC5_dffs[42] # WC1L9Q) # !BB33_sload_path[41] & JC5_dffs[42] & !WC1L9Q;
JC5_dffs[41] = DFFE(JC5_dffs[41]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[41] is slaveregister:slaveregister_inst|dom_id[41]
--operation mode is normal

Y1_dom_id[41]_lut_out = LE1_MASTERHWDATA[9];
Y1_dom_id[41] = DFFE(Y1_dom_id[41]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--JC3_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

JC3_dffs[42]_lut_out = Y1_dom_id[42] & (JC3_dffs[43] # ND1_ID_LOAD) # !Y1_dom_id[42] & JC3_dffs[43] & !ND1_ID_LOAD;
JC3_dffs[42] = DFFE(JC3_dffs[42]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

JC2_dffs[42]_lut_out = BB33_sload_path[42] & (JC2_dffs[43] # NB1_tx_time_lat) # !BB33_sload_path[42] & JC2_dffs[43] & !NB1_tx_time_lat;
JC2_dffs[42] = DFFE(JC2_dffs[42]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

JC5_dffs[42]_lut_out = BB33_sload_path[42] & (JC5_dffs[43] # WC1L9Q) # !BB33_sload_path[42] & JC5_dffs[43] & !WC1L9Q;
JC5_dffs[42] = DFFE(JC5_dffs[42]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[42] is slaveregister:slaveregister_inst|dom_id[42]
--operation mode is normal

Y1_dom_id[42]_lut_out = LE1_MASTERHWDATA[10];
Y1_dom_id[42] = DFFE(Y1_dom_id[42]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--JC3_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

JC3_dffs[43]_lut_out = Y1_dom_id[43] & (JC3_dffs[44] # ND1_ID_LOAD) # !Y1_dom_id[43] & JC3_dffs[44] & !ND1_ID_LOAD;
JC3_dffs[43] = DFFE(JC3_dffs[43]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

JC2_dffs[43]_lut_out = BB33_sload_path[43] & (JC2_dffs[44] # NB1_tx_time_lat) # !BB33_sload_path[43] & JC2_dffs[44] & !NB1_tx_time_lat;
JC2_dffs[43] = DFFE(JC2_dffs[43]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

JC5_dffs[43]_lut_out = BB33_sload_path[43] & (JC5_dffs[44] # WC1L9Q) # !BB33_sload_path[43] & JC5_dffs[44] & !WC1L9Q;
JC5_dffs[43] = DFFE(JC5_dffs[43]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[43] is slaveregister:slaveregister_inst|dom_id[43]
--operation mode is normal

Y1_dom_id[43]_lut_out = LE1_MASTERHWDATA[11];
Y1_dom_id[43] = DFFE(Y1_dom_id[43]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--JC3_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

JC3_dffs[44]_lut_out = Y1_dom_id[44] & (JC3_dffs[45] # ND1_ID_LOAD) # !Y1_dom_id[44] & JC3_dffs[45] & !ND1_ID_LOAD;
JC3_dffs[44] = DFFE(JC3_dffs[44]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

JC2_dffs[44]_lut_out = BB33_sload_path[44] & (JC2_dffs[45] # NB1_tx_time_lat) # !BB33_sload_path[44] & JC2_dffs[45] & !NB1_tx_time_lat;
JC2_dffs[44] = DFFE(JC2_dffs[44]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

JC5_dffs[44]_lut_out = BB33_sload_path[44] & (JC5_dffs[45] # WC1L9Q) # !BB33_sload_path[44] & JC5_dffs[45] & !WC1L9Q;
JC5_dffs[44] = DFFE(JC5_dffs[44]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[44] is slaveregister:slaveregister_inst|dom_id[44]
--operation mode is normal

Y1_dom_id[44]_lut_out = LE1_MASTERHWDATA[12];
Y1_dom_id[44] = DFFE(Y1_dom_id[44]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--JC3_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

JC3_dffs[45]_lut_out = Y1_dom_id[45] & (JC3_dffs[46] # ND1_ID_LOAD) # !Y1_dom_id[45] & JC3_dffs[46] & !ND1_ID_LOAD;
JC3_dffs[45] = DFFE(JC3_dffs[45]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

JC2_dffs[45]_lut_out = BB33_sload_path[45] & (JC2_dffs[46] # NB1_tx_time_lat) # !BB33_sload_path[45] & JC2_dffs[46] & !NB1_tx_time_lat;
JC2_dffs[45] = DFFE(JC2_dffs[45]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

JC5_dffs[45]_lut_out = BB33_sload_path[45] & (JC5_dffs[46] # WC1L9Q) # !BB33_sload_path[45] & JC5_dffs[46] & !WC1L9Q;
JC5_dffs[45] = DFFE(JC5_dffs[45]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[45] is slaveregister:slaveregister_inst|dom_id[45]
--operation mode is normal

Y1_dom_id[45]_lut_out = LE1_MASTERHWDATA[13];
Y1_dom_id[45] = DFFE(Y1_dom_id[45]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--JC3_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

JC3_dffs[46]_lut_out = Y1_dom_id[46] & (JC3_dffs[47] # ND1_ID_LOAD) # !Y1_dom_id[46] & JC3_dffs[47] & !ND1_ID_LOAD;
JC3_dffs[46] = DFFE(JC3_dffs[46]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

JC2_dffs[46]_lut_out = BB33_sload_path[46] & (JC2_dffs[47] # NB1_tx_time_lat) # !BB33_sload_path[46] & JC2_dffs[47] & !NB1_tx_time_lat;
JC2_dffs[46] = DFFE(JC2_dffs[46]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

JC5_dffs[46]_lut_out = BB33_sload_path[46] & (JC5_dffs[47] # WC1L9Q) # !BB33_sload_path[46] & JC5_dffs[47] & !WC1L9Q;
JC5_dffs[46] = DFFE(JC5_dffs[46]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[46] is slaveregister:slaveregister_inst|dom_id[46]
--operation mode is normal

Y1_dom_id[46]_lut_out = LE1_MASTERHWDATA[14];
Y1_dom_id[46] = DFFE(Y1_dom_id[46]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--JC3_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

JC3_dffs[47]_lut_out = Y1_dom_id[47] & ND1_ID_LOAD;
JC3_dffs[47] = DFFE(JC3_dffs[47]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

JC2_dffs[47]_lut_out = NB1_tx_time_lat & BB33_sload_path[47];
JC2_dffs[47] = DFFE(JC2_dffs[47]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

JC5_dffs[47]_lut_out = WC1L9Q & BB33_sload_path[47];
JC5_dffs[47] = DFFE(JC5_dffs[47]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1_dom_id[47] is slaveregister:slaveregister_inst|dom_id[47]
--operation mode is normal

Y1_dom_id[47]_lut_out = LE1_MASTERHWDATA[15];
Y1_dom_id[47] = DFFE(Y1_dom_id[47]_lut_out, GLOBAL(FE1_outclock0), !V1_RST, , Y1L063);


--Y1L356 is slaveregister:slaveregister_inst|Mux~24739
--operation mode is normal

Y1L356 = C1_reg_address[3] & !C1_reg_address[6] & Y1L147 # !C1_reg_address[3] & Y1L247;


--Y1L456 is slaveregister:slaveregister_inst|Mux~24741
--operation mode is normal

Y1L456 = C1_reg_address[6] & Y1L547 # !C1_reg_address[6] & C1_reg_address[3] & BB4_sload_path[10];


--Y1L556 is slaveregister:slaveregister_inst|Mux~24743
--operation mode is normal

Y1L556 = C1_reg_address[3] & !C1_reg_address[6] & Y1L457 # !C1_reg_address[3] & Y1L557;


--Y1L656 is slaveregister:slaveregister_inst|Mux~24745
--operation mode is normal

Y1L656 = C1_reg_address[6] & Y1L857 # !C1_reg_address[6] & C1_reg_address[3] & BB4_sload_path[11];


--Y1L756 is slaveregister:slaveregister_inst|Mux~24747
--operation mode is normal

Y1L756 = C1_reg_address[3] & !C1_reg_address[6] & Y1L767 # !C1_reg_address[3] & Y1L867;


--Y1L856 is slaveregister:slaveregister_inst|Mux~24749
--operation mode is normal

Y1L856 = C1_reg_address[6] & Y1L177 # !C1_reg_address[6] & C1_reg_address[3] & BB4_sload_path[12];


--Y1L956 is slaveregister:slaveregister_inst|Mux~24751
--operation mode is normal

Y1L956 = C1_reg_address[3] & !C1_reg_address[6] & Y1L087 # !C1_reg_address[3] & Y1L187;


--Y1L066 is slaveregister:slaveregister_inst|Mux~24753
--operation mode is normal

Y1L066 = C1_reg_address[6] & Y1L487 # !C1_reg_address[6] & C1_reg_address[3] & BB4_sload_path[13];


--Y1L166 is slaveregister:slaveregister_inst|Mux~24755
--operation mode is normal

Y1L166 = C1_reg_address[3] & !C1_reg_address[6] & Y1L397 # !C1_reg_address[3] & Y1L497;


--Y1L266 is slaveregister:slaveregister_inst|Mux~24757
--operation mode is normal

Y1L266 = C1_reg_address[6] & Y1L797 # !C1_reg_address[6] & C1_reg_address[3] & BB4_sload_path[14];


--Y1L366 is slaveregister:slaveregister_inst|Mux~24759
--operation mode is normal

Y1L366 = C1_reg_address[6] & Y1L018 # !C1_reg_address[6] & C1_reg_address[3] & BB4_sload_path[15];


--DD1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|b_non_empty~99
--operation mode is normal

DD1L6 = DD1L7 # BB9_pre_out[5] # BB9_pre_out[4] # BB9_pre_out[3];


--DD1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|a_fefifo_b6f:fifo_state|b_non_empty~103
--operation mode is normal

DD1L7 = BB9_pre_out[2] # BB9_pre_out[1] # !WC1_tcwf_rdreq # !BB9_sload_path[0];


--PC01_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC01_aeb_out = BB41_sload_path[4];


--PC4_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC4_aeb_out = BB2_sload_path[4];


--VD23L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

VD23L1 = ND1_muxsel1;


--QC2L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~162
--operation mode is normal

QC2L91 = QC2_or_node[0][6];


--QC1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]~162
--operation mode is normal

QC1L91 = QC1_or_node[0][6];


--JB3L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_anj:auto_generated|a_dpfifo_8uk:dpfifo|altdpram:FIFOram|q[8]~0
--operation mode is normal

JB3L21 = !CD1_rd_ptr_lsb;


--BB1L3 is lpm_counter:\process4:CNT[0]_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~0
--operation mode is normal

BB1L3 = BB1L3 & BB1L4;


--BB4L43 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

BB4L43 = !BB4_cout;


--BB51L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

BB51L11 = BB51_cout;


--BB22L81 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

BB22L81 = !BB22_cout;


--BB8L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

BB8L41 = !BB8_cout;


--BB91L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

BB91L8 = BB91_cout;


--BB02L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

BB02L9 = !BB02_cout;


--BB61L23 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]~0
--operation mode is normal

BB61L23 = !BB61_the_carries[10];


--BB81L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

BB81L81 = !BB81_cout;


--BB41L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

BB41L31 = !BB41_cout;


--BB2L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

BB2L31 = !BB2_cout;


--BB21L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

BB21L81 = !BB21_cout;


--BB02L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0
--operation mode is arithmetic

BB02L3 = CARRY(BB91L8);


--WB1L061 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~18
--operation mode is arithmetic

WB1L061 = CARRY(WB1L441);


--~VCC is ~VCC
--operation mode is normal

~VCC = VCC;


--~GND is ~GND
--operation mode is normal

~GND = GND;


--CLK3p is CLK3p
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p
--operation mode is input

CLK4p = INPUT();


--COM_AD_OTR is COM_AD_OTR
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx
--operation mode is input

HDV_Rx = INPUT();


--FLASH_NCO is FLASH_NCO
--operation mode is input

FLASH_NCO = INPUT();


--COINC_DOWN_B is COINC_DOWN_B
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_DOWN_A is COINC_DOWN_A
--operation mode is input

COINC_DOWN_A = INPUT();


--COINC_UP_B is COINC_UP_B
--operation mode is input

COINC_UP_B = INPUT();


--COINC_UP_A is COINC_UP_A
--operation mode is input

COINC_UP_A = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR
--operation mode is input

COINC_UP_ABAR = INPUT();


--FL_ATTN is FL_ATTN
--operation mode is input

FL_ATTN = INPUT();


--FL_TDO is FL_TDO
--operation mode is input

FL_TDO = INPUT();


--CLK2p is CLK2p
--operation mode is input

CLK2p = INPUT();


--OneSPE is OneSPE
--operation mode is input

OneSPE = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0]
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1]
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2]
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3]
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4]
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5]
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6]
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7]
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8]
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9]
--operation mode is input

FLASH_AD_D[9] = INPUT();


--A_nB is A_nB
--operation mode is input

A_nB = INPUT();


--CLK1p is CLK1p
--operation mode is input

CLK1p = INPUT();


--MultiSPE is MultiSPE
--operation mode is input

MultiSPE = INPUT();


--ATWD0_D[0] is ATWD0_D[0]
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[3] is ATWD0_D[3]
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[2] is ATWD0_D[2]
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[1] is ATWD0_D[1]
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[5] is ATWD0_D[5]
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[4] is ATWD0_D[4]
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[8] is ATWD0_D[8]
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD0_D[9] is ATWD0_D[9]
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[7] is ATWD0_D[7]
--operation mode is input

ATWD0_D[7] = INPUT();


--ATWD0_D[6] is ATWD0_D[6]
--operation mode is input

ATWD0_D[6] = INPUT();


--ATWD1_D[0] is ATWD1_D[0]
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[3] is ATWD1_D[3]
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[2] is ATWD1_D[2]
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[1] is ATWD1_D[1]
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[5] is ATWD1_D[5]
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[4] is ATWD1_D[4]
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[8] is ATWD1_D[8]
--operation mode is input

ATWD1_D[8] = INPUT();


--ATWD1_D[9] is ATWD1_D[9]
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[7] is ATWD1_D[7]
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD1_D[6] is ATWD1_D[6]
--operation mode is input

ATWD1_D[6] = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR
--operation mode is input

COINC_UP_BBAR = INPUT();


--COM_AD_D[9] is COM_AD_D[9]
--operation mode is input

COM_AD_D[9] = INPUT();


--TriggerComplete_0 is TriggerComplete_0
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1
--operation mode is input

TriggerComplete_1 = INPUT();


--COM_AD_D[8] is COM_AD_D[8]
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[0] is COM_AD_D[0]
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_D[1] is COM_AD_D[1]
--operation mode is input

COM_AD_D[1] = INPUT();


--COM_AD_D[7] is COM_AD_D[7]
--operation mode is input

COM_AD_D[7] = INPUT();


--COM_AD_D[2] is COM_AD_D[2]
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[6] is COM_AD_D[6]
--operation mode is input

COM_AD_D[6] = INPUT();


--COM_AD_D[3] is COM_AD_D[3]
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[5] is COM_AD_D[5]
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[4] is COM_AD_D[4]
--operation mode is input

COM_AD_D[4] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p
--operation mode is output

CLKLK_OUT2p = OUTPUT(GLOBAL(FE1_outclock1));


--COMM_RESET is COMM_RESET
--operation mode is output

COMM_RESET = OUTPUT(!KB1_SYS_RESET);


--FPGA_LOADED is FPGA_LOADED
--operation mode is output

FPGA_LOADED = OUTPUT(GND);


--COM_TX_SLEEP is COM_TX_SLEEP
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13]
--operation mode is output

COM_DB[13] = OUTPUT(GD1L51);


--COM_DB[12] is COM_DB[12]
--operation mode is output

COM_DB[12] = OUTPUT(GD1L31);


--COM_DB[11] is COM_DB[11]
--operation mode is output

COM_DB[11] = OUTPUT(GD1L21);


--COM_DB[10] is COM_DB[10]
--operation mode is output

COM_DB[10] = OUTPUT(GD1L9);


--COM_DB[9] is COM_DB[9]
--operation mode is output

COM_DB[9] = OUTPUT(GD1L8);


--COM_DB[8] is COM_DB[8]
--operation mode is output

COM_DB[8] = OUTPUT(GD1L7);


--COM_DB[7] is COM_DB[7]
--operation mode is output

COM_DB[7] = OUTPUT(GD1L6);


--COM_DB[6] is COM_DB[6]
--operation mode is output

COM_DB[6] = OUTPUT(GD1L5);


--HDV_RxENA is HDV_RxENA
--operation mode is output

HDV_RxENA = OUTPUT(VCC);


--HDV_TxENA is HDV_TxENA
--operation mode is output

HDV_TxENA = OUTPUT(GND);


--HDV_IN is HDV_IN
--operation mode is output

HDV_IN = OUTPUT(GND);


--FLASH_AD_STBY is FLASH_AD_STBY
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--ATWDTrigger_0 is ATWDTrigger_0
--operation mode is output

ATWDTrigger_0 = OUTPUT(EB1_ATWDTrigger_sig);


--OutputEnable_0 is OutputEnable_0
--operation mode is output

OutputEnable_0 = OUTPUT(CB1_OutputEnable);


--CounterClock_0 is CounterClock_0
--operation mode is output

CounterClock_0 = OUTPUT(CB1_CounterClock);


--ShiftClock_0 is ShiftClock_0
--operation mode is output

ShiftClock_0 = OUTPUT(DB1_ShiftClock);


--RampSet_0 is RampSet_0
--operation mode is output

RampSet_0 = OUTPUT(CB1_RampSet);


--ChannelSelect_0[1] is ChannelSelect_0[1]
--operation mode is output

ChannelSelect_0[1] = OUTPUT(CB1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0]
--operation mode is output

ChannelSelect_0[0] = OUTPUT(CB1_channel[0]);


--ReadWrite_0 is ReadWrite_0
--operation mode is output

ReadWrite_0 = OUTPUT(CB1_ReadWrite);


--AnalogReset_0 is AnalogReset_0
--operation mode is output

AnalogReset_0 = OUTPUT(CB1_AnalogReset);


--DigitalReset_0 is DigitalReset_0
--operation mode is output

DigitalReset_0 = OUTPUT(CB1_DigitalReset);


--DigitalSet_0 is DigitalSet_0
--operation mode is output

DigitalSet_0 = OUTPUT(CB1_DigitalSet);


--ATWD0VDD_SUP is ATWD0VDD_SUP
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--ATWDTrigger_1 is ATWDTrigger_1
--operation mode is output

ATWDTrigger_1 = OUTPUT(EB2_ATWDTrigger_sig);


--OutputEnable_1 is OutputEnable_1
--operation mode is output

OutputEnable_1 = OUTPUT(CB2_OutputEnable);


--CounterClock_1 is CounterClock_1
--operation mode is output

CounterClock_1 = OUTPUT(CB2_CounterClock);


--ShiftClock_1 is ShiftClock_1
--operation mode is output

ShiftClock_1 = OUTPUT(DB2_ShiftClock);


--RampSet_1 is RampSet_1
--operation mode is output

RampSet_1 = OUTPUT(CB2_RampSet);


--ChannelSelect_1[1] is ChannelSelect_1[1]
--operation mode is output

ChannelSelect_1[1] = OUTPUT(CB2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0]
--operation mode is output

ChannelSelect_1[0] = OUTPUT(CB2_channel[0]);


--ReadWrite_1 is ReadWrite_1
--operation mode is output

ReadWrite_1 = OUTPUT(CB2_ReadWrite);


--AnalogReset_1 is AnalogReset_1
--operation mode is output

AnalogReset_1 = OUTPUT(CB2_AnalogReset);


--DigitalReset_1 is DigitalReset_1
--operation mode is output

DigitalReset_1 = OUTPUT(CB2_DigitalReset);


--DigitalSet_1 is DigitalSet_1
--operation mode is output

DigitalSet_1 = OUTPUT(CB2_DigitalSet);


--ATWD1VDD_SUP is ATWD1VDD_SUP
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl
--operation mode is output

MultiSPE_nl = OUTPUT(!P1_MultiSPE_nl);


--OneSPE_nl is OneSPE_nl
--operation mode is output

OneSPE_nl = OUTPUT(!P1_OneSPE_nl);


--FE_TEST_PULSE is FE_TEST_PULSE
--operation mode is output

FE_TEST_PULSE = OUTPUT(M1_FE_TEST_PULSE);


--FE_PULSER_P[3] is FE_PULSER_P[3]
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(L1L25Q, L1L35Q);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2]
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(L1L15Q, L1L35Q);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1]
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(L1L05Q, L1L35Q);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0]
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(L1L94Q, L1L35Q);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3]
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(L1L84Q, L1L35Q);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2]
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(L1L74Q, L1L35Q);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1]
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(L1L64Q, L1L35Q);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0]
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(L1L54Q, L1L35Q);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[6] is R2BUS[6]
--operation mode is output

R2BUS[6] = OUTPUT(U1_R2BUS[6]);


--R2BUS[5] is R2BUS[5]
--operation mode is output

R2BUS[5] = OUTPUT(U1_R2BUS[5]);


--R2BUS[4] is R2BUS[4]
--operation mode is output

R2BUS[4] = OUTPUT(U1_R2BUS[4]);


--R2BUS[3] is R2BUS[3]
--operation mode is output

R2BUS[3] = OUTPUT(U1_R2BUS[3]);


--R2BUS[2] is R2BUS[2]
--operation mode is output

R2BUS[2] = OUTPUT(U1_R2BUS[2]);


--R2BUS[1] is R2BUS[1]
--operation mode is output

R2BUS[1] = OUTPUT(U1_R2BUS[1]);


--R2BUS[0] is R2BUS[0]
--operation mode is output

R2BUS[0] = OUTPUT(U1_R2BUS[0]);


--SingleLED_TRIGGER is SingleLED_TRIGGER
--operation mode is output

SingleLED_TRIGGER = OUTPUT(W1_SingleLED_TRIGGER);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN
--operation mode is output

COINCIDENCE_OUT_DOWN_tri_out = TRI(K1L743Q, K1L715Q);
COINCIDENCE_OUT_DOWN = OUTPUT(COINCIDENCE_OUT_DOWN_tri_out);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH
--operation mode is output

COINC_DOWN_ALATCH_open_drain_out = OPNDRN(Y1_command_2_local[12]);
COINC_DOWN_ALATCH = OUTPUT(COINC_DOWN_ALATCH_open_drain_out);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH
--operation mode is output

COINC_DOWN_BLATCH_open_drain_out = OPNDRN(Y1_command_2_local[13]);
COINC_DOWN_BLATCH = OUTPUT(COINC_DOWN_BLATCH_open_drain_out);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP
--operation mode is output

COINCIDENCE_OUT_UP_tri_out = TRI(K1L843Q, K1L815Q);
COINCIDENCE_OUT_UP = OUTPUT(COINCIDENCE_OUT_UP_tri_out);


--COINC_UP_ALATCH is COINC_UP_ALATCH
--operation mode is output

COINC_UP_ALATCH_open_drain_out = OPNDRN(Y1_command_2_local[14]);
COINC_UP_ALATCH = OUTPUT(COINC_UP_ALATCH_open_drain_out);


--COINC_UP_BLATCH is COINC_UP_BLATCH
--operation mode is output

COINC_UP_BLATCH_open_drain_out = OPNDRN(Y1_command_2_local[15]);
COINC_UP_BLATCH = OUTPUT(COINC_UP_BLATCH_open_drain_out);


--FL_Trigger is FL_Trigger
--operation mode is output

FL_Trigger = OUTPUT(F1_FL_Trigger);


--FL_Trigger_bar is FL_Trigger_bar
--operation mode is output

FL_Trigger_bar = OUTPUT(!F1_FL_Trigger);


--FL_PRE_TRIG is FL_PRE_TRIG
--operation mode is output

FL_PRE_TRIG = OUTPUT(Y1_command_2_local[26]);


--FL_TMS is FL_TMS
--operation mode is output

FL_TMS_tri_out = TRI(Y1_command_2_local[28], Y1_command_2_local[31]);
FL_TMS = OUTPUT(FL_TMS_tri_out);


--FL_TCK is FL_TCK
--operation mode is output

FL_TCK_tri_out = TRI(Y1_command_2_local[29], Y1_command_2_local[31]);
FL_TCK = OUTPUT(FL_TCK_tri_out);


--FL_TDI is FL_TDI
--operation mode is output

FL_TDI_tri_out = TRI(Y1_command_2_local[30], Y1_command_2_local[31]);
FL_TDI = OUTPUT(FL_TDI_tri_out);


--PDL_FPGA_D[7] is PDL_FPGA_D[7]
--operation mode is output

PDL_FPGA_D[7] = OUTPUT(GND);


--PDL_FPGA_D[6] is PDL_FPGA_D[6]
--operation mode is output

PDL_FPGA_D[6] = OUTPUT(!KB1_SYS_RESET);


--PDL_FPGA_D[5] is PDL_FPGA_D[5]
--operation mode is output

PDL_FPGA_D[5] = OUTPUT(GND);


--PDL_FPGA_D[4] is PDL_FPGA_D[4]
--operation mode is output

PDL_FPGA_D[4] = OUTPUT(VCC);


--PDL_FPGA_D[3] is PDL_FPGA_D[3]
--operation mode is output

PDL_FPGA_D[3] = OUTPUT(GND);


--PDL_FPGA_D[2] is PDL_FPGA_D[2]
--operation mode is output

PDL_FPGA_D[2] = OUTPUT(VCC);


--PDL_FPGA_D[1] is PDL_FPGA_D[1]
--operation mode is output

PDL_FPGA_D[1] = OUTPUT(GND);


--PDL_FPGA_D[0] is PDL_FPGA_D[0]
--operation mode is output

PDL_FPGA_D[0] = OUTPUT(VCC);


--PGM[15] is PGM[15]
--operation mode is output

PGM[15] = OUTPUT(VCC);


--PGM[14] is PGM[14]
--operation mode is output

PGM[14] = OUTPUT(GND);


--PGM[13] is PGM[13]
--operation mode is output

PGM[13] = OUTPUT(GND);


--PGM[12] is PGM[12]
--operation mode is output

PGM[12] = OUTPUT(VCC);


--PGM[11] is PGM[11]
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10]
--operation mode is output

PGM[10] = OUTPUT(BB1_sload_path[0]);


--PGM[9] is PGM[9]
--operation mode is output

PGM[9] = OUTPUT(GND);


--PGM[8] is PGM[8]
--operation mode is output

PGM[8] = OUTPUT(GND);


--PGM[7] is PGM[7]
--operation mode is output

PGM[7] = OUTPUT(GND);


--PGM[6] is PGM[6]
--operation mode is output

PGM[6] = OUTPUT(GND);


--PGM[5] is PGM[5]
--operation mode is output

PGM[5] = OUTPUT(GND);


--PGM[4] is PGM[4]
--operation mode is output

PGM[4] = OUTPUT(GND);


--PGM[3] is PGM[3]
--operation mode is output

PGM[3] = OUTPUT(K1_ATWD_B_launch);


--PGM[2] is PGM[2]
--operation mode is output

PGM[2] = OUTPUT(K1_ATWD_A_launch);


--PGM[1] is PGM[1]
--operation mode is output

PGM[1] = OUTPUT(K1L493);


--PGM[0] is PGM[0]
--operation mode is output

PGM[0] = OUTPUT(K1L693);


--UARTTXD is UARTTXD
--operation mode is output

UARTTXD = OUTPUT(LE1L022);


--UARTRTSN is UARTRTSN
--operation mode is output

UARTRTSN = OUTPUT(LE1L912);


--UARTDTRN is UARTDTRN
--operation mode is output

UARTDTRN = OUTPUT(LE1L712);


--EBICLK is EBICLK
--operation mode is output

EBICLK = OUTPUT(LE1L63);


--EBIWEN is EBIWEN
--operation mode is output

EBIWEN = OUTPUT(LE1L95);


--EBIOEN is EBIOEN
--operation mode is output

EBIOEN = OUTPUT(LE1L85);


--EBIADDR[24] is EBIADDR[24]
--operation mode is output

EBIADDR[24] = OUTPUT(LE1L33);


--EBIADDR[23] is EBIADDR[23]
--operation mode is output

EBIADDR[23] = OUTPUT(LE1L23);


--EBIADDR[22] is EBIADDR[22]
--operation mode is output

EBIADDR[22] = OUTPUT(LE1L13);


--EBIADDR[21] is EBIADDR[21]
--operation mode is output

EBIADDR[21] = OUTPUT(LE1L03);


--EBIADDR[20] is EBIADDR[20]
--operation mode is output

EBIADDR[20] = OUTPUT(LE1L92);


--EBIADDR[19] is EBIADDR[19]
--operation mode is output

EBIADDR[19] = OUTPUT(LE1L82);


--EBIADDR[18] is EBIADDR[18]
--operation mode is output

EBIADDR[18] = OUTPUT(LE1L72);


--EBIADDR[17] is EBIADDR[17]
--operation mode is output

EBIADDR[17] = OUTPUT(LE1L62);


--EBIADDR[16] is EBIADDR[16]
--operation mode is output

EBIADDR[16] = OUTPUT(LE1L52);


--EBIADDR[15] is EBIADDR[15]
--operation mode is output

EBIADDR[15] = OUTPUT(LE1L42);


--EBIADDR[14] is EBIADDR[14]
--operation mode is output

EBIADDR[14] = OUTPUT(LE1L32);


--EBIADDR[13] is EBIADDR[13]
--operation mode is output

EBIADDR[13] = OUTPUT(LE1L22);


--EBIADDR[12] is EBIADDR[12]
--operation mode is output

EBIADDR[12] = OUTPUT(LE1L12);


--EBIADDR[11] is EBIADDR[11]
--operation mode is output

EBIADDR[11] = OUTPUT(LE1L02);


--EBIADDR[10] is EBIADDR[10]
--operation mode is output

EBIADDR[10] = OUTPUT(LE1L91);


--EBIADDR[9] is EBIADDR[9]
--operation mode is output

EBIADDR[9] = OUTPUT(LE1L81);


--EBIADDR[8] is EBIADDR[8]
--operation mode is output

EBIADDR[8] = OUTPUT(LE1L71);


--EBIADDR[7] is EBIADDR[7]
--operation mode is output

EBIADDR[7] = OUTPUT(LE1L61);


--EBIADDR[6] is EBIADDR[6]
--operation mode is output

EBIADDR[6] = OUTPUT(LE1L51);


--EBIADDR[5] is EBIADDR[5]
--operation mode is output

EBIADDR[5] = OUTPUT(LE1L41);


--EBIADDR[4] is EBIADDR[4]
--operation mode is output

EBIADDR[4] = OUTPUT(LE1L31);


--EBIADDR[3] is EBIADDR[3]
--operation mode is output

EBIADDR[3] = OUTPUT(LE1L21);


--EBIADDR[2] is EBIADDR[2]
--operation mode is output

EBIADDR[2] = OUTPUT(LE1L11);


--EBIADDR[1] is EBIADDR[1]
--operation mode is output

EBIADDR[1] = OUTPUT(LE1L01);


--EBIADDR[0] is EBIADDR[0]
--operation mode is output

EBIADDR[0] = OUTPUT(LE1L9);


--EBIBE[1] is EBIBE[1]
--operation mode is output

EBIBE[1] = OUTPUT(LE1L53);


--EBIBE[0] is EBIBE[0]
--operation mode is output

EBIBE[0] = OUTPUT(LE1L43);


--EBICSN[3] is EBICSN[3]
--operation mode is output

EBICSN[3] = OUTPUT(LE1L04);


--EBICSN[2] is EBICSN[2]
--operation mode is output

EBICSN[2] = OUTPUT(LE1L93);


--EBICSN[1] is EBICSN[1]
--operation mode is output

EBICSN[1] = OUTPUT(LE1L83);


--EBICSN[0] is EBICSN[0]
--operation mode is output

EBICSN[0] = OUTPUT(LE1L73);


--SDRAMCLK is SDRAMCLK
--operation mode is output

SDRAMCLK = OUTPUT(LE1L901);


--SDRAMCLKN is SDRAMCLKN
--operation mode is output

SDRAMCLKN = OUTPUT(LE1L111);


--SDRAMCLKE is SDRAMCLKE
--operation mode is output

SDRAMCLKE = OUTPUT(LE1L011);


--SDRAMWEN is SDRAMWEN
--operation mode is output

SDRAMWEN = OUTPUT(LE1L061);


--SDRAMCASN is SDRAMCASN
--operation mode is output

SDRAMCASN = OUTPUT(LE1L801);


--SDRAMRASN is SDRAMRASN
--operation mode is output

SDRAMRASN = OUTPUT(LE1L951);


--SDRAMADDR[14] is SDRAMADDR[14]
--operation mode is output

SDRAMADDR[14] = OUTPUT(LE1L701);


--SDRAMADDR[13] is SDRAMADDR[13]
--operation mode is output

SDRAMADDR[13] = OUTPUT(LE1L601);


--SDRAMADDR[12] is SDRAMADDR[12]
--operation mode is output

SDRAMADDR[12] = OUTPUT(LE1L501);


--SDRAMADDR[11] is SDRAMADDR[11]
--operation mode is output

SDRAMADDR[11] = OUTPUT(LE1L401);


--SDRAMADDR[10] is SDRAMADDR[10]
--operation mode is output

SDRAMADDR[10] = OUTPUT(LE1L301);


--SDRAMADDR[9] is SDRAMADDR[9]
--operation mode is output

SDRAMADDR[9] = OUTPUT(LE1L201);


--SDRAMADDR[8] is SDRAMADDR[8]
--operation mode is output

SDRAMADDR[8] = OUTPUT(LE1L101);


--SDRAMADDR[7] is SDRAMADDR[7]
--operation mode is output

SDRAMADDR[7] = OUTPUT(LE1L001);


--SDRAMADDR[6] is SDRAMADDR[6]
--operation mode is output

SDRAMADDR[6] = OUTPUT(LE1L99);


--SDRAMADDR[5] is SDRAMADDR[5]
--operation mode is output

SDRAMADDR[5] = OUTPUT(LE1L89);


--SDRAMADDR[4] is SDRAMADDR[4]
--operation mode is output

SDRAMADDR[4] = OUTPUT(LE1L79);


--SDRAMADDR[3] is SDRAMADDR[3]
--operation mode is output

SDRAMADDR[3] = OUTPUT(LE1L69);


--SDRAMADDR[2] is SDRAMADDR[2]
--operation mode is output

SDRAMADDR[2] = OUTPUT(LE1L59);


--SDRAMADDR[1] is SDRAMADDR[1]
--operation mode is output

SDRAMADDR[1] = OUTPUT(LE1L49);


--SDRAMADDR[0] is SDRAMADDR[0]
--operation mode is output

SDRAMADDR[0] = OUTPUT(LE1L39);


--SDRAMCSN[1] is SDRAMCSN[1]
--operation mode is output

SDRAMCSN[1] = OUTPUT(LE1L311);


--SDRAMCSN[0] is SDRAMCSN[0]
--operation mode is output

SDRAMCSN[0] = OUTPUT(LE1L211);


--SDRAMDQM[3] is SDRAMDQM[3]
--operation mode is output

SDRAMDQM[3] = OUTPUT(LE1L711);


--SDRAMDQM[2] is SDRAMDQM[2]
--operation mode is output

SDRAMDQM[2] = OUTPUT(LE1L611);


--SDRAMDQM[1] is SDRAMDQM[1]
--operation mode is output

SDRAMDQM[1] = OUTPUT(LE1L511);


--SDRAMDQM[0] is SDRAMDQM[0]
--operation mode is output

SDRAMDQM[0] = OUTPUT(LE1L411);


--CLK_REF is CLK_REF
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR
--operation mode is input

nPOR = INPUT();


--RE1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout
--operation mode is bidir

RE1_combout = nRESET;

--nRESET is nRESET
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(LE1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--EBIACK is EBIACK
--operation mode is input

EBIACK = INPUT();


--UARTCTSN is UARTCTSN
--operation mode is input

UARTCTSN = INPUT();


--QE65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout
--operation mode is bidir

QE65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN
--operation mode is bidir

UARTDCDN_tri_out = TRI(LE1L512, LE1L612);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDSRN is UARTDSRN
--operation mode is input

UARTDSRN = INPUT();


--UARTRXD is UARTRXD
--operation mode is input

UARTRXD = INPUT();


--QE75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout
--operation mode is bidir

QE75_combout = UARTRIN;

--UARTRIN is UARTRIN
--operation mode is bidir

UARTRIN_tri_out = TRI(LE1L812, LE1L612);
UARTRIN = BIDIR(UARTRIN_tri_out);


--INTEXTPIN is INTEXTPIN
--operation mode is input

INTEXTPIN = INPUT();


--QE91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout
--operation mode is bidir

QE91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0]
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(LE1L221, LE1L811);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--QE02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout
--operation mode is bidir

QE02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1]
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(LE1L321, LE1L811);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--QE12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout
--operation mode is bidir

QE12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2]
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(LE1L421, LE1L811);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--QE22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout
--operation mode is bidir

QE22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3]
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(LE1L521, LE1L811);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--QE32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout
--operation mode is bidir

QE32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4]
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(LE1L621, LE1L811);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--QE42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout
--operation mode is bidir

QE42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5]
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(LE1L721, LE1L811);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--QE52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout
--operation mode is bidir

QE52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6]
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(LE1L821, LE1L811);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--QE62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout
--operation mode is bidir

QE62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7]
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(LE1L921, LE1L811);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--QE72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout
--operation mode is bidir

QE72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8]
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(LE1L031, LE1L911);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--QE82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout
--operation mode is bidir

QE82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9]
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(LE1L131, LE1L911);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--QE92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout
--operation mode is bidir

QE92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10]
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(LE1L231, LE1L911);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--QE03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout
--operation mode is bidir

QE03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11]
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(LE1L331, LE1L911);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--QE13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout
--operation mode is bidir

QE13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12]
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(LE1L431, LE1L911);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--QE23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout
--operation mode is bidir

QE23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13]
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(LE1L531, LE1L911);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--QE33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout
--operation mode is bidir

QE33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14]
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(LE1L631, LE1L911);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--QE43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout
--operation mode is bidir

QE43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15]
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(LE1L731, LE1L911);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--QE53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout
--operation mode is bidir

QE53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16]
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(LE1L831, LE1L021);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--QE63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout
--operation mode is bidir

QE63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17]
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(LE1L931, LE1L021);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--QE73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout
--operation mode is bidir

QE73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18]
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(LE1L041, LE1L021);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--QE83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout
--operation mode is bidir

QE83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19]
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(LE1L141, LE1L021);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--QE93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout
--operation mode is bidir

QE93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20]
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(LE1L241, LE1L021);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--QE04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout
--operation mode is bidir

QE04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21]
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(LE1L341, LE1L021);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--QE14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout
--operation mode is bidir

QE14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22]
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(LE1L441, LE1L021);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--QE24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout
--operation mode is bidir

QE24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23]
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(LE1L541, LE1L021);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--QE34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout
--operation mode is bidir

QE34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24]
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(LE1L641, LE1L121);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--QE44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout
--operation mode is bidir

QE44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25]
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(LE1L741, LE1L121);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--QE54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout
--operation mode is bidir

QE54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26]
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(LE1L841, LE1L121);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--QE64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout
--operation mode is bidir

QE64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27]
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(LE1L941, LE1L121);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--QE74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout
--operation mode is bidir

QE74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28]
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(LE1L051, LE1L121);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--QE84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout
--operation mode is bidir

QE84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29]
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(LE1L151, LE1L121);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--QE94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout
--operation mode is bidir

QE94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30]
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(LE1L251, LE1L121);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--QE05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout
--operation mode is bidir

QE05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31]
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(LE1L351, LE1L121);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--QE25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout
--operation mode is bidir

QE25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0]
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(LE1L551, LE1L451);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--QE35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout
--operation mode is bidir

QE35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1]
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(LE1L651, LE1L451);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--QE45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout
--operation mode is bidir

QE45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2]
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(LE1L751, LE1L451);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--QE55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout
--operation mode is bidir

QE55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3]
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(LE1L851, LE1L451);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--QE2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout
--operation mode is bidir

QE2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0]
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(LE1L24, LE1L14);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--QE3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout
--operation mode is bidir

QE3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1]
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(LE1L34, LE1L14);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--QE4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout
--operation mode is bidir

QE4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2]
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(LE1L44, LE1L14);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--QE5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout
--operation mode is bidir

QE5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3]
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(LE1L54, LE1L14);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--QE6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout
--operation mode is bidir

QE6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4]
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(LE1L64, LE1L14);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--QE7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout
--operation mode is bidir

QE7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5]
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(LE1L74, LE1L14);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--QE8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout
--operation mode is bidir

QE8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6]
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(LE1L84, LE1L14);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--QE9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout
--operation mode is bidir

QE9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7]
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(LE1L94, LE1L14);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--QE01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout
--operation mode is bidir

QE01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8]
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(LE1L05, LE1L14);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--QE11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout
--operation mode is bidir

QE11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9]
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(LE1L15, LE1L14);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--QE21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout
--operation mode is bidir

QE21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10]
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(LE1L25, LE1L14);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--QE31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout
--operation mode is bidir

QE31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11]
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(LE1L35, LE1L14);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--QE41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout
--operation mode is bidir

QE41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12]
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(LE1L45, LE1L14);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--QE51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout
--operation mode is bidir

QE51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13]
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(LE1L55, LE1L14);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--QE61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout
--operation mode is bidir

QE61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14]
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(LE1L65, LE1L14);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--QE71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout
--operation mode is bidir

QE71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15]
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(LE1L75, LE1L14);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--PB1L43 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|dac_max[5]~10
--operation mode is normal

PB1L43 = !PB1_dac_max[5];


--PB1L63 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|dac_max[6]~11
--operation mode is normal

PB1L63 = !PB1_dac_max[6];


--PB1L04 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[1]~16
--operation mode is normal

PB1L04 = !PB1_rec_del[1];


--PB1L34 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[3]~17
--operation mode is normal

PB1L34 = !PB1_rec_del[3];


--PB1L05 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[0]~16
--operation mode is normal

PB1L05 = !PB1_send_del[0];


--PB1L25 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[1]~17
--operation mode is normal

PB1L25 = !PB1_send_del[1];


--PB1L45 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[2]~18
--operation mode is normal

PB1L45 = !PB1_send_del[2];


--PB1L65 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[3]~19
--operation mode is normal

PB1L65 = !PB1_send_del[3];


--PB1L85 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[4]~20
--operation mode is normal

PB1L85 = !PB1_send_del[4];


--PB1L06 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[5]~21
--operation mode is normal

PB1L06 = !PB1_send_del[5];


--PB1L26 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[6]~22
--operation mode is normal

PB1L26 = !PB1_send_del[6];


--PB1L46 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[7]~23
--operation mode is normal

PB1L46 = !PB1_send_del[7];


