ADDER.v,verilog,xil_defaultlib,../../../../EcoAttention.gen/sources_1/ip/ADDER/sim/ADDER.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
