
IMU_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00015070  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00415070  00415070  00025070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a5c  20000000  00415078  00030000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00003bdc  20000a60  00415ad8  00030a5c  2**3
                  ALLOC
  4 .stack        00000804  2000463c  004196b4  00030a5c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00030a5c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00030a85  2**0
                  CONTENTS, READONLY
  7 .debug_info   00019393  00000000  00000000  00030ade  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000047af  00000000  00000000  00049e71  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000b5d7  00000000  00000000  0004e620  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001598  00000000  00000000  00059bf7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001348  00000000  00000000  0005b18f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00019e79  00000000  00000000  0005c4d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001f003  00000000  00000000  00076350  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0004bfe1  00000000  00000000  00095353  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00006e38  00000000  00000000  000e1334  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20004e40 	.word	0x20004e40
  400004:	00406369 	.word	0x00406369
  400008:	00406361 	.word	0x00406361
  40000c:	00406361 	.word	0x00406361
  400010:	00406361 	.word	0x00406361
  400014:	00406361 	.word	0x00406361
  400018:	00406361 	.word	0x00406361
	...
  40002c:	00406885 	.word	0x00406885
  400030:	00406361 	.word	0x00406361
  400034:	00000000 	.word	0x00000000
  400038:	0040697d 	.word	0x0040697d
  40003c:	004069bd 	.word	0x004069bd
  400040:	00406361 	.word	0x00406361
  400044:	00406361 	.word	0x00406361
  400048:	00406361 	.word	0x00406361
  40004c:	00406361 	.word	0x00406361
  400050:	00406361 	.word	0x00406361
  400054:	00406361 	.word	0x00406361
  400058:	00406361 	.word	0x00406361
  40005c:	00406361 	.word	0x00406361
  400060:	00403fed 	.word	0x00403fed
  400064:	00404001 	.word	0x00404001
  400068:	00406361 	.word	0x00406361
  40006c:	004059bd 	.word	0x004059bd
  400070:	004059d5 	.word	0x004059d5
  400074:	004059ed 	.word	0x004059ed
  400078:	00406361 	.word	0x00406361
  40007c:	00406361 	.word	0x00406361
  400080:	00406361 	.word	0x00406361
  400084:	00406361 	.word	0x00406361
  400088:	00406361 	.word	0x00406361
  40008c:	00403761 	.word	0x00403761
  400090:	00403775 	.word	0x00403775
  400094:	00401e49 	.word	0x00401e49
  400098:	00406361 	.word	0x00406361
  40009c:	00406361 	.word	0x00406361
  4000a0:	00406361 	.word	0x00406361
  4000a4:	00406361 	.word	0x00406361
  4000a8:	00406361 	.word	0x00406361
  4000ac:	00406361 	.word	0x00406361
  4000b0:	00406361 	.word	0x00406361
  4000b4:	00406361 	.word	0x00406361
  4000b8:	00406361 	.word	0x00406361
  4000bc:	00406361 	.word	0x00406361
  4000c0:	00406361 	.word	0x00406361

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	20000a60 	.word	0x20000a60
  4000e0:	00000000 	.word	0x00000000
  4000e4:	00415078 	.word	0x00415078

004000e8 <frame_dummy>:
  4000e8:	4b08      	ldr	r3, [pc, #32]	; (40010c <frame_dummy+0x24>)
  4000ea:	b510      	push	{r4, lr}
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4908      	ldr	r1, [pc, #32]	; (400110 <frame_dummy+0x28>)
  4000f0:	4808      	ldr	r0, [pc, #32]	; (400114 <frame_dummy+0x2c>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x30>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b903      	cbnz	r3, 4000fe <frame_dummy+0x16>
  4000fc:	bd10      	pop	{r4, pc}
  4000fe:	4b07      	ldr	r3, [pc, #28]	; (40011c <frame_dummy+0x34>)
  400100:	2b00      	cmp	r3, #0
  400102:	d0fb      	beq.n	4000fc <frame_dummy+0x14>
  400104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400108:	4718      	bx	r3
  40010a:	bf00      	nop
  40010c:	00000000 	.word	0x00000000
  400110:	20000a64 	.word	0x20000a64
  400114:	00415078 	.word	0x00415078
  400118:	00415078 	.word	0x00415078
  40011c:	00000000 	.word	0x00000000

00400120 <parseCMD>:
	{	"offsetGyroZ",		cOffsetGyroZ},
	{	"calibrationIMU",	cRunCalibrationIMU},
	{	"end",				cUnknowCommand},
};

static void parseCMD(char *buf, commVar *cmdParse){
  400120:	b580      	push	{r7, lr}
  400122:	b086      	sub	sp, #24
  400124:	af00      	add	r7, sp, #0
  400126:	6078      	str	r0, [r7, #4]
  400128:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
  40012a:	2300      	movs	r3, #0
  40012c:	617b      	str	r3, [r7, #20]
	cmdParse->func = NULL;
  40012e:	683b      	ldr	r3, [r7, #0]
  400130:	2200      	movs	r2, #0
  400132:	601a      	str	r2, [r3, #0]
	cmdParse->type = cGet;
  400134:	683b      	ldr	r3, [r7, #0]
  400136:	2200      	movs	r2, #0
  400138:	711a      	strb	r2, [r3, #4]
	cmdParse->value = 0;
  40013a:	683b      	ldr	r3, [r7, #0]
  40013c:	f04f 0200 	mov.w	r2, #0
  400140:	609a      	str	r2, [r3, #8]
	cmdParse->device = IMU_Low;
  400142:	683b      	ldr	r3, [r7, #0]
  400144:	2268      	movs	r2, #104	; 0x68
  400146:	731a      	strb	r2, [r3, #12]
	char *pch;
	
	if (strstr(buf, ";")){
  400148:	213b      	movs	r1, #59	; 0x3b
  40014a:	6878      	ldr	r0, [r7, #4]
  40014c:	4b3f      	ldr	r3, [pc, #252]	; (40024c <parseCMD+0x12c>)
  40014e:	4798      	blx	r3
  400150:	4603      	mov	r3, r0
  400152:	2b00      	cmp	r3, #0
  400154:	d06f      	beq.n	400236 <parseCMD+0x116>
		pch = strtok(buf, ";");
  400156:	493e      	ldr	r1, [pc, #248]	; (400250 <parseCMD+0x130>)
  400158:	6878      	ldr	r0, [r7, #4]
  40015a:	4b3e      	ldr	r3, [pc, #248]	; (400254 <parseCMD+0x134>)
  40015c:	4798      	blx	r3
  40015e:	6138      	str	r0, [r7, #16]
		while( pch != NULL ){
  400160:	e065      	b.n	40022e <parseCMD+0x10e>
			switch (i++){
  400162:	697b      	ldr	r3, [r7, #20]
  400164:	1c5a      	adds	r2, r3, #1
  400166:	617a      	str	r2, [r7, #20]
  400168:	2b03      	cmp	r3, #3
  40016a:	d855      	bhi.n	400218 <parseCMD+0xf8>
  40016c:	a201      	add	r2, pc, #4	; (adr r2, 400174 <parseCMD+0x54>)
  40016e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400172:	bf00      	nop
  400174:	00400185 	.word	0x00400185
  400178:	00400193 	.word	0x00400193
  40017c:	004001b9 	.word	0x004001b9
  400180:	004001dd 	.word	0x004001dd
				case 0:
					cmdParse->func = cmdToFunc(pch);
  400184:	6938      	ldr	r0, [r7, #16]
  400186:	4b34      	ldr	r3, [pc, #208]	; (400258 <parseCMD+0x138>)
  400188:	4798      	blx	r3
  40018a:	4602      	mov	r2, r0
  40018c:	683b      	ldr	r3, [r7, #0]
  40018e:	601a      	str	r2, [r3, #0]
					break;
  400190:	e048      	b.n	400224 <parseCMD+0x104>
				case 1:
					if (isFloat(pch)){
  400192:	6938      	ldr	r0, [r7, #16]
  400194:	4b31      	ldr	r3, [pc, #196]	; (40025c <parseCMD+0x13c>)
  400196:	4798      	blx	r3
  400198:	4603      	mov	r3, r0
  40019a:	2b00      	cmp	r3, #0
  40019c:	d007      	beq.n	4001ae <parseCMD+0x8e>
						cmdParse->type = atoi(pch);
  40019e:	6938      	ldr	r0, [r7, #16]
  4001a0:	4b2f      	ldr	r3, [pc, #188]	; (400260 <parseCMD+0x140>)
  4001a2:	4798      	blx	r3
  4001a4:	4603      	mov	r3, r0
  4001a6:	b2da      	uxtb	r2, r3
  4001a8:	683b      	ldr	r3, [r7, #0]
  4001aa:	711a      	strb	r2, [r3, #4]
					} else {
						printf_mux("Wrong format [%s]\n", pch);
					}					
					break;
  4001ac:	e03a      	b.n	400224 <parseCMD+0x104>
					break;
				case 1:
					if (isFloat(pch)){
						cmdParse->type = atoi(pch);
					} else {
						printf_mux("Wrong format [%s]\n", pch);
  4001ae:	6939      	ldr	r1, [r7, #16]
  4001b0:	482c      	ldr	r0, [pc, #176]	; (400264 <parseCMD+0x144>)
  4001b2:	4b2d      	ldr	r3, [pc, #180]	; (400268 <parseCMD+0x148>)
  4001b4:	4798      	blx	r3
					}					
					break;
  4001b6:	e035      	b.n	400224 <parseCMD+0x104>
				case 2:
					if (isFloat(pch)){
  4001b8:	6938      	ldr	r0, [r7, #16]
  4001ba:	4b28      	ldr	r3, [pc, #160]	; (40025c <parseCMD+0x13c>)
  4001bc:	4798      	blx	r3
  4001be:	4603      	mov	r3, r0
  4001c0:	2b00      	cmp	r3, #0
  4001c2:	d006      	beq.n	4001d2 <parseCMD+0xb2>
						cmdParse->value = atoff(pch);
  4001c4:	6938      	ldr	r0, [r7, #16]
  4001c6:	4b29      	ldr	r3, [pc, #164]	; (40026c <parseCMD+0x14c>)
  4001c8:	4798      	blx	r3
  4001ca:	4602      	mov	r2, r0
  4001cc:	683b      	ldr	r3, [r7, #0]
  4001ce:	609a      	str	r2, [r3, #8]
					} else {
						printf_mux("Wrong format [%s]\n", pch);
					}
					break;
  4001d0:	e028      	b.n	400224 <parseCMD+0x104>
					break;
				case 2:
					if (isFloat(pch)){
						cmdParse->value = atoff(pch);
					} else {
						printf_mux("Wrong format [%s]\n", pch);
  4001d2:	6939      	ldr	r1, [r7, #16]
  4001d4:	4823      	ldr	r0, [pc, #140]	; (400264 <parseCMD+0x144>)
  4001d6:	4b24      	ldr	r3, [pc, #144]	; (400268 <parseCMD+0x148>)
  4001d8:	4798      	blx	r3
					}
					break;
  4001da:	e023      	b.n	400224 <parseCMD+0x104>
				case 3:
					if (isFloat(pch)) {
  4001dc:	6938      	ldr	r0, [r7, #16]
  4001de:	4b1f      	ldr	r3, [pc, #124]	; (40025c <parseCMD+0x13c>)
  4001e0:	4798      	blx	r3
  4001e2:	4603      	mov	r3, r0
  4001e4:	2b00      	cmp	r3, #0
  4001e6:	d012      	beq.n	40020e <parseCMD+0xee>
						uint8_t dev_addr = atoi(pch);
  4001e8:	6938      	ldr	r0, [r7, #16]
  4001ea:	4b1d      	ldr	r3, [pc, #116]	; (400260 <parseCMD+0x140>)
  4001ec:	4798      	blx	r3
  4001ee:	4603      	mov	r3, r0
  4001f0:	73fb      	strb	r3, [r7, #15]
						if (dev_addr == 1) {
  4001f2:	7bfb      	ldrb	r3, [r7, #15]
  4001f4:	2b01      	cmp	r3, #1
  4001f6:	d103      	bne.n	400200 <parseCMD+0xe0>
							cmdParse->device = IMU_High;
  4001f8:	683b      	ldr	r3, [r7, #0]
  4001fa:	2269      	movs	r2, #105	; 0x69
  4001fc:	731a      	strb	r2, [r3, #12]
							cmdParse->device = IMU_Low;
						}
					} else {
						printf_mux("Wrong format [%s]\n", pch);
					}
					break;
  4001fe:	e010      	b.n	400222 <parseCMD+0x102>
				case 3:
					if (isFloat(pch)) {
						uint8_t dev_addr = atoi(pch);
						if (dev_addr == 1) {
							cmdParse->device = IMU_High;
						} else if (dev_addr == 0) {
  400200:	7bfb      	ldrb	r3, [r7, #15]
  400202:	2b00      	cmp	r3, #0
  400204:	d10d      	bne.n	400222 <parseCMD+0x102>
							cmdParse->device = IMU_Low;
  400206:	683b      	ldr	r3, [r7, #0]
  400208:	2268      	movs	r2, #104	; 0x68
  40020a:	731a      	strb	r2, [r3, #12]
						}
					} else {
						printf_mux("Wrong format [%s]\n", pch);
					}
					break;
  40020c:	e009      	b.n	400222 <parseCMD+0x102>
							cmdParse->device = IMU_High;
						} else if (dev_addr == 0) {
							cmdParse->device = IMU_Low;
						}
					} else {
						printf_mux("Wrong format [%s]\n", pch);
  40020e:	6939      	ldr	r1, [r7, #16]
  400210:	4814      	ldr	r0, [pc, #80]	; (400264 <parseCMD+0x144>)
  400212:	4b15      	ldr	r3, [pc, #84]	; (400268 <parseCMD+0x148>)
  400214:	4798      	blx	r3
					}
					break;
  400216:	e004      	b.n	400222 <parseCMD+0x102>
				default:
					printf_mux("Too much args: [%s]\n", pch);
  400218:	6939      	ldr	r1, [r7, #16]
  40021a:	4815      	ldr	r0, [pc, #84]	; (400270 <parseCMD+0x150>)
  40021c:	4b12      	ldr	r3, [pc, #72]	; (400268 <parseCMD+0x148>)
  40021e:	4798      	blx	r3
					break;
  400220:	e000      	b.n	400224 <parseCMD+0x104>
							cmdParse->device = IMU_Low;
						}
					} else {
						printf_mux("Wrong format [%s]\n", pch);
					}
					break;
  400222:	bf00      	nop
				default:
					printf_mux("Too much args: [%s]\n", pch);
					break;
			}
			pch = strtok(NULL, ";");
  400224:	490a      	ldr	r1, [pc, #40]	; (400250 <parseCMD+0x130>)
  400226:	2000      	movs	r0, #0
  400228:	4b0a      	ldr	r3, [pc, #40]	; (400254 <parseCMD+0x134>)
  40022a:	4798      	blx	r3
  40022c:	6138      	str	r0, [r7, #16]
	cmdParse->device = IMU_Low;
	char *pch;
	
	if (strstr(buf, ";")){
		pch = strtok(buf, ";");
		while( pch != NULL ){
  40022e:	693b      	ldr	r3, [r7, #16]
  400230:	2b00      	cmp	r3, #0
  400232:	d196      	bne.n	400162 <parseCMD+0x42>
			pch = strtok(NULL, ";");
		}
	} else {
		cmdParse->func = cmdToFunc(buf);
	}
}
  400234:	e005      	b.n	400242 <parseCMD+0x122>
					break;
			}
			pch = strtok(NULL, ";");
		}
	} else {
		cmdParse->func = cmdToFunc(buf);
  400236:	6878      	ldr	r0, [r7, #4]
  400238:	4b07      	ldr	r3, [pc, #28]	; (400258 <parseCMD+0x138>)
  40023a:	4798      	blx	r3
  40023c:	4602      	mov	r2, r0
  40023e:	683b      	ldr	r3, [r7, #0]
  400240:	601a      	str	r2, [r3, #0]
	}
}
  400242:	bf00      	nop
  400244:	3718      	adds	r7, #24
  400246:	46bd      	mov	sp, r7
  400248:	bd80      	pop	{r7, pc}
  40024a:	bf00      	nop
  40024c:	0040bda5 	.word	0x0040bda5
  400250:	00413e48 	.word	0x00413e48
  400254:	0040d5b1 	.word	0x0040d5b1
  400258:	00400275 	.word	0x00400275
  40025c:	00400325 	.word	0x00400325
  400260:	0040b981 	.word	0x0040b981
  400264:	00413e4c 	.word	0x00413e4c
  400268:	00401d21 	.word	0x00401d21
  40026c:	0040b979 	.word	0x0040b979
  400270:	00413e60 	.word	0x00413e60

00400274 <cmdToFunc>:

static funcCommand cmdToFunc(char *buf){
  400274:	b580      	push	{r7, lr}
  400276:	b084      	sub	sp, #16
  400278:	af00      	add	r7, sp, #0
  40027a:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; functionsMap[i].func != cUnknowCommand; i++){
  40027c:	2300      	movs	r3, #0
  40027e:	60fb      	str	r3, [r7, #12]
  400280:	e01a      	b.n	4002b8 <cmdToFunc+0x44>
		if (strcmp(buf, functionsMap[i].str) == 0){
  400282:	68fa      	ldr	r2, [r7, #12]
  400284:	4613      	mov	r3, r2
  400286:	00db      	lsls	r3, r3, #3
  400288:	4413      	add	r3, r2
  40028a:	009b      	lsls	r3, r3, #2
  40028c:	4a13      	ldr	r2, [pc, #76]	; (4002dc <cmdToFunc+0x68>)
  40028e:	4413      	add	r3, r2
  400290:	4619      	mov	r1, r3
  400292:	6878      	ldr	r0, [r7, #4]
  400294:	4b12      	ldr	r3, [pc, #72]	; (4002e0 <cmdToFunc+0x6c>)
  400296:	4798      	blx	r3
  400298:	4603      	mov	r3, r0
  40029a:	2b00      	cmp	r3, #0
  40029c:	d109      	bne.n	4002b2 <cmdToFunc+0x3e>
			//Comando encontrado, retornar função:
			return functionsMap[i].func;
  40029e:	490f      	ldr	r1, [pc, #60]	; (4002dc <cmdToFunc+0x68>)
  4002a0:	68fa      	ldr	r2, [r7, #12]
  4002a2:	4613      	mov	r3, r2
  4002a4:	00db      	lsls	r3, r3, #3
  4002a6:	4413      	add	r3, r2
  4002a8:	009b      	lsls	r3, r3, #2
  4002aa:	440b      	add	r3, r1
  4002ac:	3320      	adds	r3, #32
  4002ae:	681b      	ldr	r3, [r3, #0]
  4002b0:	e00f      	b.n	4002d2 <cmdToFunc+0x5e>
	}
}

static funcCommand cmdToFunc(char *buf){
	uint32_t i;
	for (i = 0; functionsMap[i].func != cUnknowCommand; i++){
  4002b2:	68fb      	ldr	r3, [r7, #12]
  4002b4:	3301      	adds	r3, #1
  4002b6:	60fb      	str	r3, [r7, #12]
  4002b8:	4908      	ldr	r1, [pc, #32]	; (4002dc <cmdToFunc+0x68>)
  4002ba:	68fa      	ldr	r2, [r7, #12]
  4002bc:	4613      	mov	r3, r2
  4002be:	00db      	lsls	r3, r3, #3
  4002c0:	4413      	add	r3, r2
  4002c2:	009b      	lsls	r3, r3, #2
  4002c4:	440b      	add	r3, r1
  4002c6:	3320      	adds	r3, #32
  4002c8:	681b      	ldr	r3, [r3, #0]
  4002ca:	4a06      	ldr	r2, [pc, #24]	; (4002e4 <cmdToFunc+0x70>)
  4002cc:	4293      	cmp	r3, r2
  4002ce:	d1d8      	bne.n	400282 <cmdToFunc+0xe>
			return functionsMap[i].func;
		}
	}
	
	//Se não encontrado, retornar função de Command Unknow
	return cUnknowCommand;
  4002d0:	4b04      	ldr	r3, [pc, #16]	; (4002e4 <cmdToFunc+0x70>)
}
  4002d2:	4618      	mov	r0, r3
  4002d4:	3710      	adds	r7, #16
  4002d6:	46bd      	mov	sp, r7
  4002d8:	bd80      	pop	{r7, pc}
  4002da:	bf00      	nop
  4002dc:	00413be4 	.word	0x00413be4
  4002e0:	0040be75 	.word	0x0040be75
  4002e4:	00400371 	.word	0x00400371

004002e8 <receiveCMD>:

void receiveCMD(char *buf){
  4002e8:	b590      	push	{r4, r7, lr}
  4002ea:	b087      	sub	sp, #28
  4002ec:	af00      	add	r7, sp, #0
  4002ee:	6078      	str	r0, [r7, #4]
	commVar cmdVal;
	
	parseCMD(buf, &cmdVal);
  4002f0:	f107 0308 	add.w	r3, r7, #8
  4002f4:	4619      	mov	r1, r3
  4002f6:	6878      	ldr	r0, [r7, #4]
  4002f8:	4b08      	ldr	r3, [pc, #32]	; (40031c <receiveCMD+0x34>)
  4002fa:	4798      	blx	r3
	
	if (cmdVal.func){
  4002fc:	68bb      	ldr	r3, [r7, #8]
  4002fe:	2b00      	cmp	r3, #0
  400300:	d005      	beq.n	40030e <receiveCMD+0x26>
		cmdVal.func(cmdVal);
  400302:	68bc      	ldr	r4, [r7, #8]
  400304:	f107 0308 	add.w	r3, r7, #8
  400308:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  40030a:	47a0      	blx	r4
	} else {
		sendErrorCMD(buf);
	}
}
  40030c:	e002      	b.n	400314 <receiveCMD+0x2c>
	parseCMD(buf, &cmdVal);
	
	if (cmdVal.func){
		cmdVal.func(cmdVal);
	} else {
		sendErrorCMD(buf);
  40030e:	6878      	ldr	r0, [r7, #4]
  400310:	4b03      	ldr	r3, [pc, #12]	; (400320 <receiveCMD+0x38>)
  400312:	4798      	blx	r3
	}
}
  400314:	bf00      	nop
  400316:	371c      	adds	r7, #28
  400318:	46bd      	mov	sp, r7
  40031a:	bd90      	pop	{r4, r7, pc}
  40031c:	00400121 	.word	0x00400121
  400320:	00400395 	.word	0x00400395

00400324 <isFloat>:

static uint8_t isFloat(char *str){
  400324:	b480      	push	{r7}
  400326:	b083      	sub	sp, #12
  400328:	af00      	add	r7, sp, #0
  40032a:	6078      	str	r0, [r7, #4]
	while(*str){
  40032c:	e013      	b.n	400356 <isFloat+0x32>
		if ( (!isdigit((unsigned char)*str)) && ( (*str) != '.' ) ){
  40032e:	4b0f      	ldr	r3, [pc, #60]	; (40036c <isFloat+0x48>)
  400330:	681a      	ldr	r2, [r3, #0]
  400332:	687b      	ldr	r3, [r7, #4]
  400334:	781b      	ldrb	r3, [r3, #0]
  400336:	3301      	adds	r3, #1
  400338:	4413      	add	r3, r2
  40033a:	781b      	ldrb	r3, [r3, #0]
  40033c:	f003 0304 	and.w	r3, r3, #4
  400340:	2b00      	cmp	r3, #0
  400342:	d105      	bne.n	400350 <isFloat+0x2c>
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	781b      	ldrb	r3, [r3, #0]
  400348:	2b2e      	cmp	r3, #46	; 0x2e
  40034a:	d001      	beq.n	400350 <isFloat+0x2c>
			return false;
  40034c:	2300      	movs	r3, #0
  40034e:	e007      	b.n	400360 <isFloat+0x3c>
		}
		str++;
  400350:	687b      	ldr	r3, [r7, #4]
  400352:	3301      	adds	r3, #1
  400354:	607b      	str	r3, [r7, #4]
		sendErrorCMD(buf);
	}
}

static uint8_t isFloat(char *str){
	while(*str){
  400356:	687b      	ldr	r3, [r7, #4]
  400358:	781b      	ldrb	r3, [r3, #0]
  40035a:	2b00      	cmp	r3, #0
  40035c:	d1e7      	bne.n	40032e <isFloat+0xa>
		if ( (!isdigit((unsigned char)*str)) && ( (*str) != '.' ) ){
			return false;
		}
		str++;
	}
	return true;
  40035e:	2301      	movs	r3, #1
}
  400360:	4618      	mov	r0, r3
  400362:	370c      	adds	r7, #12
  400364:	46bd      	mov	sp, r7
  400366:	bc80      	pop	{r7}
  400368:	4770      	bx	lr
  40036a:	bf00      	nop
  40036c:	200001b8 	.word	0x200001b8

00400370 <cUnknowCommand>:

void cUnknowCommand(commVar values){
  400370:	b590      	push	{r4, r7, lr}
  400372:	b085      	sub	sp, #20
  400374:	af00      	add	r7, sp, #0
  400376:	463c      	mov	r4, r7
  400378:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	printf_mux("\tCOMMAND UNKNOW\r\n");
  40037c:	4803      	ldr	r0, [pc, #12]	; (40038c <cUnknowCommand+0x1c>)
  40037e:	4b04      	ldr	r3, [pc, #16]	; (400390 <cUnknowCommand+0x20>)
  400380:	4798      	blx	r3
}
  400382:	bf00      	nop
  400384:	3714      	adds	r7, #20
  400386:	46bd      	mov	sp, r7
  400388:	bd90      	pop	{r4, r7, pc}
  40038a:	bf00      	nop
  40038c:	00413e78 	.word	0x00413e78
  400390:	00401d21 	.word	0x00401d21

00400394 <sendErrorCMD>:

void sendErrorCMD(char *buf){
  400394:	b580      	push	{r7, lr}
  400396:	b082      	sub	sp, #8
  400398:	af00      	add	r7, sp, #0
  40039a:	6078      	str	r0, [r7, #4]
	printf_mux("\tERROR COMMAND [%s]\r\n", buf);
  40039c:	6879      	ldr	r1, [r7, #4]
  40039e:	4803      	ldr	r0, [pc, #12]	; (4003ac <sendErrorCMD+0x18>)
  4003a0:	4b03      	ldr	r3, [pc, #12]	; (4003b0 <sendErrorCMD+0x1c>)
  4003a2:	4798      	blx	r3
  4003a4:	bf00      	nop
  4003a6:	3708      	adds	r7, #8
  4003a8:	46bd      	mov	sp, r7
  4003aa:	bd80      	pop	{r7, pc}
  4003ac:	00413e8c 	.word	0x00413e8c
  4003b0:	00401d21 	.word	0x00401d21

004003b4 <setAlpha>:

#include "ComplementaryFilter.h"

double alpha = 0.7143;//0.8333//0.9091

Bool setAlpha(double val){
  4003b4:	b590      	push	{r4, r7, lr}
  4003b6:	b085      	sub	sp, #20
  4003b8:	af00      	add	r7, sp, #0
  4003ba:	e9c7 0100 	strd	r0, r1, [r7]
	Bool resp = false;
  4003be:	2300      	movs	r3, #0
  4003c0:	73fb      	strb	r3, [r7, #15]
	
	if (val >= 0 && val <= 1) {
  4003c2:	4c10      	ldr	r4, [pc, #64]	; (400404 <setAlpha+0x50>)
  4003c4:	f04f 0200 	mov.w	r2, #0
  4003c8:	f04f 0300 	mov.w	r3, #0
  4003cc:	e9d7 0100 	ldrd	r0, r1, [r7]
  4003d0:	47a0      	blx	r4
  4003d2:	4603      	mov	r3, r0
  4003d4:	2b00      	cmp	r3, #0
  4003d6:	d010      	beq.n	4003fa <setAlpha+0x46>
  4003d8:	4c0b      	ldr	r4, [pc, #44]	; (400408 <setAlpha+0x54>)
  4003da:	f04f 0200 	mov.w	r2, #0
  4003de:	4b0b      	ldr	r3, [pc, #44]	; (40040c <setAlpha+0x58>)
  4003e0:	e9d7 0100 	ldrd	r0, r1, [r7]
  4003e4:	47a0      	blx	r4
  4003e6:	4603      	mov	r3, r0
  4003e8:	2b00      	cmp	r3, #0
  4003ea:	d006      	beq.n	4003fa <setAlpha+0x46>
		alpha = val;
  4003ec:	4a08      	ldr	r2, [pc, #32]	; (400410 <setAlpha+0x5c>)
  4003ee:	e9d7 3400 	ldrd	r3, r4, [r7]
  4003f2:	e9c2 3400 	strd	r3, r4, [r2]
		resp = true;
  4003f6:	2301      	movs	r3, #1
  4003f8:	73fb      	strb	r3, [r7, #15]
	}
	
	return resp;
  4003fa:	7bfb      	ldrb	r3, [r7, #15]
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	3714      	adds	r7, #20
  400400:	46bd      	mov	sp, r7
  400402:	bd90      	pop	{r4, r7, pc}
  400404:	0040b24d 	.word	0x0040b24d
  400408:	0040b239 	.word	0x0040b239
  40040c:	3ff00000 	.word	0x3ff00000
  400410:	20000128 	.word	0x20000128

00400414 <getAlpha>:

double getAlpha(void){
  400414:	b490      	push	{r4, r7}
  400416:	af00      	add	r7, sp, #0
	return alpha;
  400418:	4b03      	ldr	r3, [pc, #12]	; (400428 <getAlpha+0x14>)
  40041a:	cb18      	ldmia	r3, {r3, r4}
}
  40041c:	4618      	mov	r0, r3
  40041e:	4621      	mov	r1, r4
  400420:	46bd      	mov	sp, r7
  400422:	bc90      	pop	{r4, r7}
  400424:	4770      	bx	lr
  400426:	bf00      	nop
  400428:	20000128 	.word	0x20000128

0040042c <initComplFilter>:

double initComplFilter(IMU_Addr_Dev dev){
  40042c:	b590      	push	{r4, r7, lr}
  40042e:	b08b      	sub	sp, #44	; 0x2c
  400430:	af00      	add	r7, sp, #0
  400432:	4603      	mov	r3, r0
  400434:	71fb      	strb	r3, [r7, #7]
	double acelInit[3];
	uint32_t status_dev;
	
	/* Check if IMU exists */
	status_dev = imu_probe(dev);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b10      	ldr	r3, [pc, #64]	; (40047c <initComplFilter+0x50>)
  40043c:	4798      	blx	r3
  40043e:	6278      	str	r0, [r7, #36]	; 0x24
	if (status_dev != TWI_SUCCESS) {
  400440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400442:	2b00      	cmp	r3, #0
  400444:	d007      	beq.n	400456 <initComplFilter+0x2a>
		if (dev == IMU_Low) {
  400446:	79fb      	ldrb	r3, [r7, #7]
  400448:	2b68      	cmp	r3, #104	; 0x68
  40044a:	d102      	bne.n	400452 <initComplFilter+0x26>
			dev = IMU_High;
  40044c:	2369      	movs	r3, #105	; 0x69
  40044e:	71fb      	strb	r3, [r7, #7]
  400450:	e001      	b.n	400456 <initComplFilter+0x2a>
		} else {
			dev = IMU_Low;
  400452:	2368      	movs	r3, #104	; 0x68
  400454:	71fb      	strb	r3, [r7, #7]
		}
	}
	
	getAllAcelValue(dev, acelInit);
  400456:	f107 0208 	add.w	r2, r7, #8
  40045a:	79fb      	ldrb	r3, [r7, #7]
  40045c:	4611      	mov	r1, r2
  40045e:	4618      	mov	r0, r3
  400460:	4b07      	ldr	r3, [pc, #28]	; (400480 <initComplFilter+0x54>)
  400462:	4798      	blx	r3
	return getPureAngle(acelInit);
  400464:	f107 0308 	add.w	r3, r7, #8
  400468:	4618      	mov	r0, r3
  40046a:	4b06      	ldr	r3, [pc, #24]	; (400484 <initComplFilter+0x58>)
  40046c:	4798      	blx	r3
  40046e:	4603      	mov	r3, r0
  400470:	460c      	mov	r4, r1
}
  400472:	4618      	mov	r0, r3
  400474:	4621      	mov	r1, r4
  400476:	372c      	adds	r7, #44	; 0x2c
  400478:	46bd      	mov	sp, r7
  40047a:	bd90      	pop	{r4, r7, pc}
  40047c:	004017cd 	.word	0x004017cd
  400480:	004011b9 	.word	0x004011b9
  400484:	004010b1 	.word	0x004010b1

00400488 <getComplFilterAngle>:

void getComplFilterAngle(double *angle, double angle_measure, double *acel, double *gyro, double dt){	
  400488:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40048c:	b085      	sub	sp, #20
  40048e:	af00      	add	r7, sp, #0
  400490:	60f8      	str	r0, [r7, #12]
  400492:	e9c7 2300 	strd	r2, r3, [r7]
	*angle = (*angle + (gyro[Axis_Z]*dt) )*alpha + (1-alpha)*(angle_measure) ;
  400496:	68fb      	ldr	r3, [r7, #12]
  400498:	e9d3 4500 	ldrd	r4, r5, [r3]
  40049c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  40049e:	3310      	adds	r3, #16
  4004a0:	e9d3 0100 	ldrd	r0, r1, [r3]
  4004a4:	4e1d      	ldr	r6, [pc, #116]	; (40051c <getComplFilterAngle+0x94>)
  4004a6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
  4004aa:	47b0      	blx	r6
  4004ac:	4602      	mov	r2, r0
  4004ae:	460b      	mov	r3, r1
  4004b0:	4e1b      	ldr	r6, [pc, #108]	; (400520 <getComplFilterAngle+0x98>)
  4004b2:	4620      	mov	r0, r4
  4004b4:	4629      	mov	r1, r5
  4004b6:	47b0      	blx	r6
  4004b8:	4603      	mov	r3, r0
  4004ba:	460c      	mov	r4, r1
  4004bc:	4618      	mov	r0, r3
  4004be:	4621      	mov	r1, r4
  4004c0:	4b18      	ldr	r3, [pc, #96]	; (400524 <getComplFilterAngle+0x9c>)
  4004c2:	cb18      	ldmia	r3, {r3, r4}
  4004c4:	4d15      	ldr	r5, [pc, #84]	; (40051c <getComplFilterAngle+0x94>)
  4004c6:	461a      	mov	r2, r3
  4004c8:	4623      	mov	r3, r4
  4004ca:	47a8      	blx	r5
  4004cc:	4603      	mov	r3, r0
  4004ce:	460c      	mov	r4, r1
  4004d0:	4698      	mov	r8, r3
  4004d2:	46a1      	mov	r9, r4
  4004d4:	4b13      	ldr	r3, [pc, #76]	; (400524 <getComplFilterAngle+0x9c>)
  4004d6:	cb18      	ldmia	r3, {r3, r4}
  4004d8:	4d13      	ldr	r5, [pc, #76]	; (400528 <getComplFilterAngle+0xa0>)
  4004da:	461a      	mov	r2, r3
  4004dc:	4623      	mov	r3, r4
  4004de:	f04f 0000 	mov.w	r0, #0
  4004e2:	4912      	ldr	r1, [pc, #72]	; (40052c <getComplFilterAngle+0xa4>)
  4004e4:	47a8      	blx	r5
  4004e6:	4603      	mov	r3, r0
  4004e8:	460c      	mov	r4, r1
  4004ea:	4618      	mov	r0, r3
  4004ec:	4621      	mov	r1, r4
  4004ee:	4c0b      	ldr	r4, [pc, #44]	; (40051c <getComplFilterAngle+0x94>)
  4004f0:	e9d7 2300 	ldrd	r2, r3, [r7]
  4004f4:	47a0      	blx	r4
  4004f6:	4603      	mov	r3, r0
  4004f8:	460c      	mov	r4, r1
  4004fa:	461a      	mov	r2, r3
  4004fc:	4623      	mov	r3, r4
  4004fe:	4c08      	ldr	r4, [pc, #32]	; (400520 <getComplFilterAngle+0x98>)
  400500:	4640      	mov	r0, r8
  400502:	4649      	mov	r1, r9
  400504:	47a0      	blx	r4
  400506:	4603      	mov	r3, r0
  400508:	460c      	mov	r4, r1
  40050a:	68fa      	ldr	r2, [r7, #12]
  40050c:	e9c2 3400 	strd	r3, r4, [r2]
  400510:	bf00      	nop
  400512:	3714      	adds	r7, #20
  400514:	46bd      	mov	sp, r7
  400516:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40051a:	bf00      	nop
  40051c:	0040ad41 	.word	0x0040ad41
  400520:	0040a9dd 	.word	0x0040a9dd
  400524:	20000128 	.word	0x20000128
  400528:	0040a9d9 	.word	0x0040a9d9
  40052c:	3ff00000 	.word	0x3ff00000

00400530 <initKalman>:
double angle = 0;
double bias = 0;

double P[2][2] = {{0}};

void initKalman(KalmanConst *kalmanInit){
  400530:	b490      	push	{r4, r7}
  400532:	b082      	sub	sp, #8
  400534:	af00      	add	r7, sp, #0
  400536:	6078      	str	r0, [r7, #4]
	Qangle		=	kalmanInit->Qangle;
  400538:	687b      	ldr	r3, [r7, #4]
  40053a:	cb18      	ldmia	r3, {r3, r4}
  40053c:	4a23      	ldr	r2, [pc, #140]	; (4005cc <initKalman+0x9c>)
  40053e:	e9c2 3400 	strd	r3, r4, [r2]
	QgyroBias	=	kalmanInit->Qbias;
  400542:	687b      	ldr	r3, [r7, #4]
  400544:	f103 0408 	add.w	r4, r3, #8
  400548:	e9d4 3400 	ldrd	r3, r4, [r4]
  40054c:	4a20      	ldr	r2, [pc, #128]	; (4005d0 <initKalman+0xa0>)
  40054e:	e9c2 3400 	strd	r3, r4, [r2]
	Rmeasure	=	kalmanInit->Rmeasure;
  400552:	687b      	ldr	r3, [r7, #4]
  400554:	f103 0410 	add.w	r4, r3, #16
  400558:	e9d4 3400 	ldrd	r3, r4, [r4]
  40055c:	4a1d      	ldr	r2, [pc, #116]	; (4005d4 <initKalman+0xa4>)
  40055e:	e9c2 3400 	strd	r3, r4, [r2]
	
	angle		=	kalmanInit->angleInit;	//Reset Angle
  400562:	687b      	ldr	r3, [r7, #4]
  400564:	f103 0418 	add.w	r4, r3, #24
  400568:	e9d4 3400 	ldrd	r3, r4, [r4]
  40056c:	4a1a      	ldr	r2, [pc, #104]	; (4005d8 <initKalman+0xa8>)
  40056e:	e9c2 3400 	strd	r3, r4, [r2]
	bias		=	kalmanInit->bias;		//Reset Bias
  400572:	687b      	ldr	r3, [r7, #4]
  400574:	f103 0420 	add.w	r4, r3, #32
  400578:	e9d4 3400 	ldrd	r3, r4, [r4]
  40057c:	4a17      	ldr	r2, [pc, #92]	; (4005dc <initKalman+0xac>)
  40057e:	e9c2 3400 	strd	r3, r4, [r2]
	
	P[0][0]		=	kalmanInit->P[0][0];	//Initialize Error Covariance Matrix
  400582:	687b      	ldr	r3, [r7, #4]
  400584:	f103 0428 	add.w	r4, r3, #40	; 0x28
  400588:	e9d4 3400 	ldrd	r3, r4, [r4]
  40058c:	4a14      	ldr	r2, [pc, #80]	; (4005e0 <initKalman+0xb0>)
  40058e:	e9c2 3400 	strd	r3, r4, [r2]
	P[1][0]		=	kalmanInit->P[1][0];
  400592:	687b      	ldr	r3, [r7, #4]
  400594:	f103 0438 	add.w	r4, r3, #56	; 0x38
  400598:	e9d4 3400 	ldrd	r3, r4, [r4]
  40059c:	4a10      	ldr	r2, [pc, #64]	; (4005e0 <initKalman+0xb0>)
  40059e:	e9c2 3404 	strd	r3, r4, [r2, #16]
	P[0][1]		=	kalmanInit->P[0][1];
  4005a2:	687b      	ldr	r3, [r7, #4]
  4005a4:	f103 0430 	add.w	r4, r3, #48	; 0x30
  4005a8:	e9d4 3400 	ldrd	r3, r4, [r4]
  4005ac:	4a0c      	ldr	r2, [pc, #48]	; (4005e0 <initKalman+0xb0>)
  4005ae:	e9c2 3402 	strd	r3, r4, [r2, #8]
	P[1][1]		=	kalmanInit->P[1][1];
  4005b2:	687b      	ldr	r3, [r7, #4]
  4005b4:	f103 0440 	add.w	r4, r3, #64	; 0x40
  4005b8:	e9d4 3400 	ldrd	r3, r4, [r4]
  4005bc:	4a08      	ldr	r2, [pc, #32]	; (4005e0 <initKalman+0xb0>)
  4005be:	e9c2 3406 	strd	r3, r4, [r2, #24]
}
  4005c2:	bf00      	nop
  4005c4:	3708      	adds	r7, #8
  4005c6:	46bd      	mov	sp, r7
  4005c8:	bc90      	pop	{r4, r7}
  4005ca:	4770      	bx	lr
  4005cc:	20000a80 	.word	0x20000a80
  4005d0:	20000a88 	.word	0x20000a88
  4005d4:	20000a90 	.word	0x20000a90
  4005d8:	20000a98 	.word	0x20000a98
  4005dc:	20000aa0 	.word	0x20000aa0
  4005e0:	20000aa8 	.word	0x20000aa8

004005e4 <getKalmanAngle>:

double getKalmanAngle (float newAngle, float newRate, float dt){
  4005e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4005e8:	b093      	sub	sp, #76	; 0x4c
  4005ea:	af00      	add	r7, sp, #0
  4005ec:	60f8      	str	r0, [r7, #12]
  4005ee:	60b9      	str	r1, [r7, #8]
  4005f0:	607a      	str	r2, [r7, #4]
	
	// Discrete Kalman filter time update equations - Time Update ("Predict")
	// Update xhat - Project the state ahead
	/* Step 1 */
	double rate = newRate - bias;
  4005f2:	4b93      	ldr	r3, [pc, #588]	; (400840 <getKalmanAngle+0x25c>)
  4005f4:	68b8      	ldr	r0, [r7, #8]
  4005f6:	4798      	blx	r3
  4005f8:	4b92      	ldr	r3, [pc, #584]	; (400844 <getKalmanAngle+0x260>)
  4005fa:	cb18      	ldmia	r3, {r3, r4}
  4005fc:	4d92      	ldr	r5, [pc, #584]	; (400848 <getKalmanAngle+0x264>)
  4005fe:	461a      	mov	r2, r3
  400600:	4623      	mov	r3, r4
  400602:	47a8      	blx	r5
  400604:	4603      	mov	r3, r0
  400606:	460c      	mov	r4, r1
  400608:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	angle += dt*rate;
  40060c:	4b8c      	ldr	r3, [pc, #560]	; (400840 <getKalmanAngle+0x25c>)
  40060e:	6878      	ldr	r0, [r7, #4]
  400610:	4798      	blx	r3
  400612:	4c8e      	ldr	r4, [pc, #568]	; (40084c <getKalmanAngle+0x268>)
  400614:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
  400618:	47a0      	blx	r4
  40061a:	4603      	mov	r3, r0
  40061c:	460c      	mov	r4, r1
  40061e:	4618      	mov	r0, r3
  400620:	4621      	mov	r1, r4
  400622:	4b8b      	ldr	r3, [pc, #556]	; (400850 <getKalmanAngle+0x26c>)
  400624:	cb18      	ldmia	r3, {r3, r4}
  400626:	4d8b      	ldr	r5, [pc, #556]	; (400854 <getKalmanAngle+0x270>)
  400628:	461a      	mov	r2, r3
  40062a:	4623      	mov	r3, r4
  40062c:	47a8      	blx	r5
  40062e:	4603      	mov	r3, r0
  400630:	460c      	mov	r4, r1
  400632:	4a87      	ldr	r2, [pc, #540]	; (400850 <getKalmanAngle+0x26c>)
  400634:	e9c2 3400 	strd	r3, r4, [r2]
	
	// Update estimation error covariance - Project the error covariance ahead
	/* Step 2 */
	P[0][0] += dt * (dt*P[1][1] - P[0][1] - P[1][0] + Qangle);
  400638:	4b87      	ldr	r3, [pc, #540]	; (400858 <getKalmanAngle+0x274>)
  40063a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40063e:	4b80      	ldr	r3, [pc, #512]	; (400840 <getKalmanAngle+0x25c>)
  400640:	6878      	ldr	r0, [r7, #4]
  400642:	4798      	blx	r3
  400644:	4680      	mov	r8, r0
  400646:	4689      	mov	r9, r1
  400648:	4b7d      	ldr	r3, [pc, #500]	; (400840 <getKalmanAngle+0x25c>)
  40064a:	6878      	ldr	r0, [r7, #4]
  40064c:	4798      	blx	r3
  40064e:	4b82      	ldr	r3, [pc, #520]	; (400858 <getKalmanAngle+0x274>)
  400650:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  400654:	4e7d      	ldr	r6, [pc, #500]	; (40084c <getKalmanAngle+0x268>)
  400656:	47b0      	blx	r6
  400658:	4602      	mov	r2, r0
  40065a:	460b      	mov	r3, r1
  40065c:	4610      	mov	r0, r2
  40065e:	4619      	mov	r1, r3
  400660:	4b7d      	ldr	r3, [pc, #500]	; (400858 <getKalmanAngle+0x274>)
  400662:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  400666:	4e78      	ldr	r6, [pc, #480]	; (400848 <getKalmanAngle+0x264>)
  400668:	47b0      	blx	r6
  40066a:	4602      	mov	r2, r0
  40066c:	460b      	mov	r3, r1
  40066e:	4610      	mov	r0, r2
  400670:	4619      	mov	r1, r3
  400672:	4b79      	ldr	r3, [pc, #484]	; (400858 <getKalmanAngle+0x274>)
  400674:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  400678:	4e73      	ldr	r6, [pc, #460]	; (400848 <getKalmanAngle+0x264>)
  40067a:	47b0      	blx	r6
  40067c:	4602      	mov	r2, r0
  40067e:	460b      	mov	r3, r1
  400680:	4610      	mov	r0, r2
  400682:	4619      	mov	r1, r3
  400684:	4b75      	ldr	r3, [pc, #468]	; (40085c <getKalmanAngle+0x278>)
  400686:	e9d3 2300 	ldrd	r2, r3, [r3]
  40068a:	4e72      	ldr	r6, [pc, #456]	; (400854 <getKalmanAngle+0x270>)
  40068c:	47b0      	blx	r6
  40068e:	4602      	mov	r2, r0
  400690:	460b      	mov	r3, r1
  400692:	4e6e      	ldr	r6, [pc, #440]	; (40084c <getKalmanAngle+0x268>)
  400694:	4640      	mov	r0, r8
  400696:	4649      	mov	r1, r9
  400698:	47b0      	blx	r6
  40069a:	4602      	mov	r2, r0
  40069c:	460b      	mov	r3, r1
  40069e:	4e6d      	ldr	r6, [pc, #436]	; (400854 <getKalmanAngle+0x270>)
  4006a0:	4620      	mov	r0, r4
  4006a2:	4629      	mov	r1, r5
  4006a4:	47b0      	blx	r6
  4006a6:	4603      	mov	r3, r0
  4006a8:	460c      	mov	r4, r1
  4006aa:	4a6b      	ldr	r2, [pc, #428]	; (400858 <getKalmanAngle+0x274>)
  4006ac:	e9c2 3400 	strd	r3, r4, [r2]
	P[0][1] -= dt * P[1][1];
  4006b0:	4b69      	ldr	r3, [pc, #420]	; (400858 <getKalmanAngle+0x274>)
  4006b2:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
  4006b6:	4b62      	ldr	r3, [pc, #392]	; (400840 <getKalmanAngle+0x25c>)
  4006b8:	6878      	ldr	r0, [r7, #4]
  4006ba:	4798      	blx	r3
  4006bc:	4b66      	ldr	r3, [pc, #408]	; (400858 <getKalmanAngle+0x274>)
  4006be:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  4006c2:	4e62      	ldr	r6, [pc, #392]	; (40084c <getKalmanAngle+0x268>)
  4006c4:	47b0      	blx	r6
  4006c6:	4602      	mov	r2, r0
  4006c8:	460b      	mov	r3, r1
  4006ca:	4e5f      	ldr	r6, [pc, #380]	; (400848 <getKalmanAngle+0x264>)
  4006cc:	4620      	mov	r0, r4
  4006ce:	4629      	mov	r1, r5
  4006d0:	47b0      	blx	r6
  4006d2:	4603      	mov	r3, r0
  4006d4:	460c      	mov	r4, r1
  4006d6:	4a60      	ldr	r2, [pc, #384]	; (400858 <getKalmanAngle+0x274>)
  4006d8:	e9c2 3402 	strd	r3, r4, [r2, #8]
	P[1][0] -= dt * P[1][1];
  4006dc:	4b5e      	ldr	r3, [pc, #376]	; (400858 <getKalmanAngle+0x274>)
  4006de:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
  4006e2:	4b57      	ldr	r3, [pc, #348]	; (400840 <getKalmanAngle+0x25c>)
  4006e4:	6878      	ldr	r0, [r7, #4]
  4006e6:	4798      	blx	r3
  4006e8:	4b5b      	ldr	r3, [pc, #364]	; (400858 <getKalmanAngle+0x274>)
  4006ea:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  4006ee:	4e57      	ldr	r6, [pc, #348]	; (40084c <getKalmanAngle+0x268>)
  4006f0:	47b0      	blx	r6
  4006f2:	4602      	mov	r2, r0
  4006f4:	460b      	mov	r3, r1
  4006f6:	4e54      	ldr	r6, [pc, #336]	; (400848 <getKalmanAngle+0x264>)
  4006f8:	4620      	mov	r0, r4
  4006fa:	4629      	mov	r1, r5
  4006fc:	47b0      	blx	r6
  4006fe:	4603      	mov	r3, r0
  400700:	460c      	mov	r4, r1
  400702:	4a55      	ldr	r2, [pc, #340]	; (400858 <getKalmanAngle+0x274>)
  400704:	e9c2 3404 	strd	r3, r4, [r2, #16]
	P[1][1] += QgyroBias * dt;
  400708:	4b53      	ldr	r3, [pc, #332]	; (400858 <getKalmanAngle+0x274>)
  40070a:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
  40070e:	4b4c      	ldr	r3, [pc, #304]	; (400840 <getKalmanAngle+0x25c>)
  400710:	6878      	ldr	r0, [r7, #4]
  400712:	4798      	blx	r3
  400714:	4b52      	ldr	r3, [pc, #328]	; (400860 <getKalmanAngle+0x27c>)
  400716:	e9d3 2300 	ldrd	r2, r3, [r3]
  40071a:	4e4c      	ldr	r6, [pc, #304]	; (40084c <getKalmanAngle+0x268>)
  40071c:	47b0      	blx	r6
  40071e:	4602      	mov	r2, r0
  400720:	460b      	mov	r3, r1
  400722:	4e4c      	ldr	r6, [pc, #304]	; (400854 <getKalmanAngle+0x270>)
  400724:	4620      	mov	r0, r4
  400726:	4629      	mov	r1, r5
  400728:	47b0      	blx	r6
  40072a:	4603      	mov	r3, r0
  40072c:	460c      	mov	r4, r1
  40072e:	4a4a      	ldr	r2, [pc, #296]	; (400858 <getKalmanAngle+0x274>)
  400730:	e9c2 3406 	strd	r3, r4, [r2, #24]
	
	// Discrete Kalman filter measurement update equations - Measurement Update ("Correct")
	// Calculate Kalman gain - Compute the Kalman gain
	/* Step 4 */
	double S = P[0][0] + Rmeasure; // Estimate error
  400734:	4b48      	ldr	r3, [pc, #288]	; (400858 <getKalmanAngle+0x274>)
  400736:	e9d3 0100 	ldrd	r0, r1, [r3]
  40073a:	4b4a      	ldr	r3, [pc, #296]	; (400864 <getKalmanAngle+0x280>)
  40073c:	cb18      	ldmia	r3, {r3, r4}
  40073e:	4d45      	ldr	r5, [pc, #276]	; (400854 <getKalmanAngle+0x270>)
  400740:	461a      	mov	r2, r3
  400742:	4623      	mov	r3, r4
  400744:	47a8      	blx	r5
  400746:	4603      	mov	r3, r0
  400748:	460c      	mov	r4, r1
  40074a:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	/* Step 5 */
	double K[2]; // Kalman gain - This is a 2x1 vector
	K[0] = P[0][0]/S;
  40074e:	4b42      	ldr	r3, [pc, #264]	; (400858 <getKalmanAngle+0x274>)
  400750:	e9d3 0100 	ldrd	r0, r1, [r3]
  400754:	4c44      	ldr	r4, [pc, #272]	; (400868 <getKalmanAngle+0x284>)
  400756:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
  40075a:	47a0      	blx	r4
  40075c:	4603      	mov	r3, r0
  40075e:	460c      	mov	r4, r1
  400760:	e9c7 3404 	strd	r3, r4, [r7, #16]
	K[1] = P[1][0]/S;
  400764:	4b3c      	ldr	r3, [pc, #240]	; (400858 <getKalmanAngle+0x274>)
  400766:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
  40076a:	4c3f      	ldr	r4, [pc, #252]	; (400868 <getKalmanAngle+0x284>)
  40076c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
  400770:	47a0      	blx	r4
  400772:	4603      	mov	r3, r0
  400774:	460c      	mov	r4, r1
  400776:	e9c7 3406 	strd	r3, r4, [r7, #24]
	
	// Calculate angle and bias - Update estimate with measurement zk (newAngle)
	/* Step 3 */
	double y = newAngle - angle;
  40077a:	4b31      	ldr	r3, [pc, #196]	; (400840 <getKalmanAngle+0x25c>)
  40077c:	68f8      	ldr	r0, [r7, #12]
  40077e:	4798      	blx	r3
  400780:	4b33      	ldr	r3, [pc, #204]	; (400850 <getKalmanAngle+0x26c>)
  400782:	cb18      	ldmia	r3, {r3, r4}
  400784:	4d30      	ldr	r5, [pc, #192]	; (400848 <getKalmanAngle+0x264>)
  400786:	461a      	mov	r2, r3
  400788:	4623      	mov	r3, r4
  40078a:	47a8      	blx	r5
  40078c:	4603      	mov	r3, r0
  40078e:	460c      	mov	r4, r1
  400790:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	/* Step 6 */
	angle += K[0] * y;
  400794:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  400798:	4c2c      	ldr	r4, [pc, #176]	; (40084c <getKalmanAngle+0x268>)
  40079a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  40079e:	47a0      	blx	r4
  4007a0:	4603      	mov	r3, r0
  4007a2:	460c      	mov	r4, r1
  4007a4:	4618      	mov	r0, r3
  4007a6:	4621      	mov	r1, r4
  4007a8:	4b29      	ldr	r3, [pc, #164]	; (400850 <getKalmanAngle+0x26c>)
  4007aa:	cb18      	ldmia	r3, {r3, r4}
  4007ac:	4d29      	ldr	r5, [pc, #164]	; (400854 <getKalmanAngle+0x270>)
  4007ae:	461a      	mov	r2, r3
  4007b0:	4623      	mov	r3, r4
  4007b2:	47a8      	blx	r5
  4007b4:	4603      	mov	r3, r0
  4007b6:	460c      	mov	r4, r1
  4007b8:	4a25      	ldr	r2, [pc, #148]	; (400850 <getKalmanAngle+0x26c>)
  4007ba:	e9c2 3400 	strd	r3, r4, [r2]
	bias += K[1] * y;
  4007be:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  4007c2:	4c22      	ldr	r4, [pc, #136]	; (40084c <getKalmanAngle+0x268>)
  4007c4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  4007c8:	47a0      	blx	r4
  4007ca:	4603      	mov	r3, r0
  4007cc:	460c      	mov	r4, r1
  4007ce:	4618      	mov	r0, r3
  4007d0:	4621      	mov	r1, r4
  4007d2:	4b1c      	ldr	r3, [pc, #112]	; (400844 <getKalmanAngle+0x260>)
  4007d4:	cb18      	ldmia	r3, {r3, r4}
  4007d6:	4d1f      	ldr	r5, [pc, #124]	; (400854 <getKalmanAngle+0x270>)
  4007d8:	461a      	mov	r2, r3
  4007da:	4623      	mov	r3, r4
  4007dc:	47a8      	blx	r5
  4007de:	4603      	mov	r3, r0
  4007e0:	460c      	mov	r4, r1
  4007e2:	4a18      	ldr	r2, [pc, #96]	; (400844 <getKalmanAngle+0x260>)
  4007e4:	e9c2 3400 	strd	r3, r4, [r2]
	
	// Calculate estimation error covariance - Update the error covariance
	/* Step 7 */
	double P00_temp = P[0][0];
  4007e8:	4b1b      	ldr	r3, [pc, #108]	; (400858 <getKalmanAngle+0x274>)
  4007ea:	cb18      	ldmia	r3, {r3, r4}
  4007ec:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	double P01_temp = P[0][1];
  4007f0:	4b19      	ldr	r3, [pc, #100]	; (400858 <getKalmanAngle+0x274>)
  4007f2:	f103 0408 	add.w	r4, r3, #8
  4007f6:	e9d4 3400 	ldrd	r3, r4, [r4]
  4007fa:	e9c7 3408 	strd	r3, r4, [r7, #32]
	
	P[0][0] -= K[0] * P00_temp;
  4007fe:	4b16      	ldr	r3, [pc, #88]	; (400858 <getKalmanAngle+0x274>)
  400800:	e9d3 4500 	ldrd	r4, r5, [r3]
  400804:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  400808:	4e10      	ldr	r6, [pc, #64]	; (40084c <getKalmanAngle+0x268>)
  40080a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
  40080e:	47b0      	blx	r6
  400810:	4602      	mov	r2, r0
  400812:	460b      	mov	r3, r1
  400814:	4e0c      	ldr	r6, [pc, #48]	; (400848 <getKalmanAngle+0x264>)
  400816:	4620      	mov	r0, r4
  400818:	4629      	mov	r1, r5
  40081a:	47b0      	blx	r6
  40081c:	4603      	mov	r3, r0
  40081e:	460c      	mov	r4, r1
  400820:	4a0d      	ldr	r2, [pc, #52]	; (400858 <getKalmanAngle+0x274>)
  400822:	e9c2 3400 	strd	r3, r4, [r2]
	P[0][1] -= K[0] * P01_temp;
  400826:	4b0c      	ldr	r3, [pc, #48]	; (400858 <getKalmanAngle+0x274>)
  400828:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
  40082c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  400830:	4e06      	ldr	r6, [pc, #24]	; (40084c <getKalmanAngle+0x268>)
  400832:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  400836:	47b0      	blx	r6
  400838:	4602      	mov	r2, r0
  40083a:	460b      	mov	r3, r1
  40083c:	e016      	b.n	40086c <getKalmanAngle+0x288>
  40083e:	bf00      	nop
  400840:	0040ac99 	.word	0x0040ac99
  400844:	20000aa0 	.word	0x20000aa0
  400848:	0040a9d9 	.word	0x0040a9d9
  40084c:	0040ad41 	.word	0x0040ad41
  400850:	20000a98 	.word	0x20000a98
  400854:	0040a9dd 	.word	0x0040a9dd
  400858:	20000aa8 	.word	0x20000aa8
  40085c:	20000a80 	.word	0x20000a80
  400860:	20000a88 	.word	0x20000a88
  400864:	20000a90 	.word	0x20000a90
  400868:	0040af95 	.word	0x0040af95
  40086c:	4e1c      	ldr	r6, [pc, #112]	; (4008e0 <getKalmanAngle+0x2fc>)
  40086e:	4620      	mov	r0, r4
  400870:	4629      	mov	r1, r5
  400872:	47b0      	blx	r6
  400874:	4603      	mov	r3, r0
  400876:	460c      	mov	r4, r1
  400878:	4a1a      	ldr	r2, [pc, #104]	; (4008e4 <getKalmanAngle+0x300>)
  40087a:	e9c2 3402 	strd	r3, r4, [r2, #8]
	P[1][0] -= K[1] * P00_temp;
  40087e:	4b19      	ldr	r3, [pc, #100]	; (4008e4 <getKalmanAngle+0x300>)
  400880:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
  400884:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  400888:	4e17      	ldr	r6, [pc, #92]	; (4008e8 <getKalmanAngle+0x304>)
  40088a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
  40088e:	47b0      	blx	r6
  400890:	4602      	mov	r2, r0
  400892:	460b      	mov	r3, r1
  400894:	4e12      	ldr	r6, [pc, #72]	; (4008e0 <getKalmanAngle+0x2fc>)
  400896:	4620      	mov	r0, r4
  400898:	4629      	mov	r1, r5
  40089a:	47b0      	blx	r6
  40089c:	4603      	mov	r3, r0
  40089e:	460c      	mov	r4, r1
  4008a0:	4a10      	ldr	r2, [pc, #64]	; (4008e4 <getKalmanAngle+0x300>)
  4008a2:	e9c2 3404 	strd	r3, r4, [r2, #16]
	P[1][1] -= K[1] * P01_temp;
  4008a6:	4b0f      	ldr	r3, [pc, #60]	; (4008e4 <getKalmanAngle+0x300>)
  4008a8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
  4008ac:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  4008b0:	4e0d      	ldr	r6, [pc, #52]	; (4008e8 <getKalmanAngle+0x304>)
  4008b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  4008b6:	47b0      	blx	r6
  4008b8:	4602      	mov	r2, r0
  4008ba:	460b      	mov	r3, r1
  4008bc:	4e08      	ldr	r6, [pc, #32]	; (4008e0 <getKalmanAngle+0x2fc>)
  4008be:	4620      	mov	r0, r4
  4008c0:	4629      	mov	r1, r5
  4008c2:	47b0      	blx	r6
  4008c4:	4603      	mov	r3, r0
  4008c6:	460c      	mov	r4, r1
  4008c8:	4a06      	ldr	r2, [pc, #24]	; (4008e4 <getKalmanAngle+0x300>)
  4008ca:	e9c2 3406 	strd	r3, r4, [r2, #24]
	
	return angle;
  4008ce:	4b07      	ldr	r3, [pc, #28]	; (4008ec <getKalmanAngle+0x308>)
  4008d0:	cb18      	ldmia	r3, {r3, r4}
  4008d2:	4618      	mov	r0, r3
  4008d4:	4621      	mov	r1, r4
  4008d6:	374c      	adds	r7, #76	; 0x4c
  4008d8:	46bd      	mov	sp, r7
  4008da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4008de:	bf00      	nop
  4008e0:	0040a9d9 	.word	0x0040a9d9
  4008e4:	20000aa8 	.word	0x20000aa8
  4008e8:	0040ad41 	.word	0x0040ad41
  4008ec:	20000a98 	.word	0x20000a98

004008f0 <resetCounterEncoder>:
uint32_t aFlag;
uint32_t bFlag;

int32_t roundEncoder;

void resetCounterEncoder(void){
  4008f0:	b480      	push	{r7}
  4008f2:	af00      	add	r7, sp, #0
	roundEncoder = 0;
  4008f4:	4b06      	ldr	r3, [pc, #24]	; (400910 <resetCounterEncoder+0x20>)
  4008f6:	2200      	movs	r2, #0
  4008f8:	601a      	str	r2, [r3, #0]
	aFlag = 0;
  4008fa:	4b06      	ldr	r3, [pc, #24]	; (400914 <resetCounterEncoder+0x24>)
  4008fc:	2200      	movs	r2, #0
  4008fe:	601a      	str	r2, [r3, #0]
	bFlag = 0;
  400900:	4b05      	ldr	r3, [pc, #20]	; (400918 <resetCounterEncoder+0x28>)
  400902:	2200      	movs	r2, #0
  400904:	601a      	str	r2, [r3, #0]
}
  400906:	bf00      	nop
  400908:	46bd      	mov	sp, r7
  40090a:	bc80      	pop	{r7}
  40090c:	4770      	bx	lr
  40090e:	bf00      	nop
  400910:	20004558 	.word	0x20004558
  400914:	2000455c 	.word	0x2000455c
  400918:	20004554 	.word	0x20004554
  40091c:	00000000 	.word	0x00000000

00400920 <setCounterEncoder>:

void setCounterEncoder(Bool degrees, double value){
  400920:	b590      	push	{r4, r7, lr}
  400922:	b085      	sub	sp, #20
  400924:	af00      	add	r7, sp, #0
  400926:	4601      	mov	r1, r0
  400928:	e9c7 2300 	strd	r2, r3, [r7]
  40092c:	460b      	mov	r3, r1
  40092e:	73fb      	strb	r3, [r7, #15]
	if (degrees){
  400930:	7bfb      	ldrb	r3, [r7, #15]
  400932:	2b00      	cmp	r3, #0
  400934:	d01b      	beq.n	40096e <setCounterEncoder+0x4e>
		roundEncoder = (value/VOLTA_COMP)*ENC_RES;
  400936:	4c20      	ldr	r4, [pc, #128]	; (4009b8 <setCounterEncoder+0x98>)
  400938:	f04f 0200 	mov.w	r2, #0
  40093c:	4b1f      	ldr	r3, [pc, #124]	; (4009bc <setCounterEncoder+0x9c>)
  40093e:	e9d7 0100 	ldrd	r0, r1, [r7]
  400942:	47a0      	blx	r4
  400944:	4603      	mov	r3, r0
  400946:	460c      	mov	r4, r1
  400948:	4618      	mov	r0, r3
  40094a:	4621      	mov	r1, r4
  40094c:	4c1c      	ldr	r4, [pc, #112]	; (4009c0 <setCounterEncoder+0xa0>)
  40094e:	f04f 0200 	mov.w	r2, #0
  400952:	4b1c      	ldr	r3, [pc, #112]	; (4009c4 <setCounterEncoder+0xa4>)
  400954:	47a0      	blx	r4
  400956:	4603      	mov	r3, r0
  400958:	460c      	mov	r4, r1
  40095a:	4619      	mov	r1, r3
  40095c:	4622      	mov	r2, r4
  40095e:	4b1a      	ldr	r3, [pc, #104]	; (4009c8 <setCounterEncoder+0xa8>)
  400960:	4608      	mov	r0, r1
  400962:	4611      	mov	r1, r2
  400964:	4798      	blx	r3
  400966:	4602      	mov	r2, r0
  400968:	4b18      	ldr	r3, [pc, #96]	; (4009cc <setCounterEncoder+0xac>)
  40096a:	601a      	str	r2, [r3, #0]
	} else {
		roundEncoder = (value/M_TWOPI)*ENC_RES;
	}
}
  40096c:	e01a      	b.n	4009a4 <setCounterEncoder+0x84>

void setCounterEncoder(Bool degrees, double value){
	if (degrees){
		roundEncoder = (value/VOLTA_COMP)*ENC_RES;
	} else {
		roundEncoder = (value/M_TWOPI)*ENC_RES;
  40096e:	4c12      	ldr	r4, [pc, #72]	; (4009b8 <setCounterEncoder+0x98>)
  400970:	a30f      	add	r3, pc, #60	; (adr r3, 4009b0 <setCounterEncoder+0x90>)
  400972:	e9d3 2300 	ldrd	r2, r3, [r3]
  400976:	e9d7 0100 	ldrd	r0, r1, [r7]
  40097a:	47a0      	blx	r4
  40097c:	4603      	mov	r3, r0
  40097e:	460c      	mov	r4, r1
  400980:	4618      	mov	r0, r3
  400982:	4621      	mov	r1, r4
  400984:	4c0e      	ldr	r4, [pc, #56]	; (4009c0 <setCounterEncoder+0xa0>)
  400986:	f04f 0200 	mov.w	r2, #0
  40098a:	4b0e      	ldr	r3, [pc, #56]	; (4009c4 <setCounterEncoder+0xa4>)
  40098c:	47a0      	blx	r4
  40098e:	4603      	mov	r3, r0
  400990:	460c      	mov	r4, r1
  400992:	4619      	mov	r1, r3
  400994:	4622      	mov	r2, r4
  400996:	4b0c      	ldr	r3, [pc, #48]	; (4009c8 <setCounterEncoder+0xa8>)
  400998:	4608      	mov	r0, r1
  40099a:	4611      	mov	r1, r2
  40099c:	4798      	blx	r3
  40099e:	4602      	mov	r2, r0
  4009a0:	4b0a      	ldr	r3, [pc, #40]	; (4009cc <setCounterEncoder+0xac>)
  4009a2:	601a      	str	r2, [r3, #0]
	}
}
  4009a4:	bf00      	nop
  4009a6:	3714      	adds	r7, #20
  4009a8:	46bd      	mov	sp, r7
  4009aa:	bd90      	pop	{r4, r7, pc}
  4009ac:	f3af 8000 	nop.w
  4009b0:	54442d18 	.word	0x54442d18
  4009b4:	401921fb 	.word	0x401921fb
  4009b8:	0040af95 	.word	0x0040af95
  4009bc:	40768000 	.word	0x40768000
  4009c0:	0040ad41 	.word	0x0040ad41
  4009c4:	40900000 	.word	0x40900000
  4009c8:	0040b2a1 	.word	0x0040b2a1
  4009cc:	20004558 	.word	0x20004558

004009d0 <getAngleEncoder>:

double getAngleEncoder(Bool degrees){
  4009d0:	b590      	push	{r4, r7, lr}
  4009d2:	b085      	sub	sp, #20
  4009d4:	af00      	add	r7, sp, #0
  4009d6:	4603      	mov	r3, r0
  4009d8:	71fb      	strb	r3, [r7, #7]
	double val = -400;
  4009da:	f04f 0300 	mov.w	r3, #0
  4009de:	4c20      	ldr	r4, [pc, #128]	; (400a60 <getAngleEncoder+0x90>)
  4009e0:	e9c7 3402 	strd	r3, r4, [r7, #8]
	
	if (degrees){
  4009e4:	79fb      	ldrb	r3, [r7, #7]
  4009e6:	2b00      	cmp	r3, #0
  4009e8:	d017      	beq.n	400a1a <getAngleEncoder+0x4a>
		val = ((double)roundEncoder/ENC_RES)*VOLTA_COMP;
  4009ea:	4b1e      	ldr	r3, [pc, #120]	; (400a64 <getAngleEncoder+0x94>)
  4009ec:	681a      	ldr	r2, [r3, #0]
  4009ee:	4b1e      	ldr	r3, [pc, #120]	; (400a68 <getAngleEncoder+0x98>)
  4009f0:	4610      	mov	r0, r2
  4009f2:	4798      	blx	r3
  4009f4:	4c1d      	ldr	r4, [pc, #116]	; (400a6c <getAngleEncoder+0x9c>)
  4009f6:	f04f 0200 	mov.w	r2, #0
  4009fa:	4b1d      	ldr	r3, [pc, #116]	; (400a70 <getAngleEncoder+0xa0>)
  4009fc:	47a0      	blx	r4
  4009fe:	4603      	mov	r3, r0
  400a00:	460c      	mov	r4, r1
  400a02:	4618      	mov	r0, r3
  400a04:	4621      	mov	r1, r4
  400a06:	4c1b      	ldr	r4, [pc, #108]	; (400a74 <getAngleEncoder+0xa4>)
  400a08:	f04f 0200 	mov.w	r2, #0
  400a0c:	4b1a      	ldr	r3, [pc, #104]	; (400a78 <getAngleEncoder+0xa8>)
  400a0e:	47a0      	blx	r4
  400a10:	4603      	mov	r3, r0
  400a12:	460c      	mov	r4, r1
  400a14:	e9c7 3402 	strd	r3, r4, [r7, #8]
  400a18:	e016      	b.n	400a48 <getAngleEncoder+0x78>
	} else {
		val = ((double)roundEncoder/ENC_RES)*M_TWOPI;
  400a1a:	4b12      	ldr	r3, [pc, #72]	; (400a64 <getAngleEncoder+0x94>)
  400a1c:	681a      	ldr	r2, [r3, #0]
  400a1e:	4b12      	ldr	r3, [pc, #72]	; (400a68 <getAngleEncoder+0x98>)
  400a20:	4610      	mov	r0, r2
  400a22:	4798      	blx	r3
  400a24:	4c11      	ldr	r4, [pc, #68]	; (400a6c <getAngleEncoder+0x9c>)
  400a26:	f04f 0200 	mov.w	r2, #0
  400a2a:	4b11      	ldr	r3, [pc, #68]	; (400a70 <getAngleEncoder+0xa0>)
  400a2c:	47a0      	blx	r4
  400a2e:	4603      	mov	r3, r0
  400a30:	460c      	mov	r4, r1
  400a32:	4618      	mov	r0, r3
  400a34:	4621      	mov	r1, r4
  400a36:	4c0f      	ldr	r4, [pc, #60]	; (400a74 <getAngleEncoder+0xa4>)
  400a38:	a307      	add	r3, pc, #28	; (adr r3, 400a58 <getAngleEncoder+0x88>)
  400a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a3e:	47a0      	blx	r4
  400a40:	4603      	mov	r3, r0
  400a42:	460c      	mov	r4, r1
  400a44:	e9c7 3402 	strd	r3, r4, [r7, #8]
	}
	
	return val;
  400a48:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
}
  400a4c:	4618      	mov	r0, r3
  400a4e:	4621      	mov	r1, r4
  400a50:	3714      	adds	r7, #20
  400a52:	46bd      	mov	sp, r7
  400a54:	bd90      	pop	{r4, r7, pc}
  400a56:	bf00      	nop
  400a58:	54442d18 	.word	0x54442d18
  400a5c:	401921fb 	.word	0x401921fb
  400a60:	c0790000 	.word	0xc0790000
  400a64:	20004558 	.word	0x20004558
  400a68:	0040ac75 	.word	0x0040ac75
  400a6c:	0040af95 	.word	0x0040af95
  400a70:	40900000 	.word	0x40900000
  400a74:	0040ad41 	.word	0x0040ad41
  400a78:	40768000 	.word	0x40768000

00400a7c <pin_handler>:

static void pin_handler(uint32_t id, uint32_t mask){
  400a7c:	b480      	push	{r7}
  400a7e:	b083      	sub	sp, #12
  400a80:	af00      	add	r7, sp, #0
  400a82:	6078      	str	r0, [r7, #4]
  400a84:	6039      	str	r1, [r7, #0]
	if (id == ID_ENC){
  400a86:	687b      	ldr	r3, [r7, #4]
  400a88:	2b0b      	cmp	r3, #11
  400a8a:	d12d      	bne.n	400ae8 <pin_handler+0x6c>
		switch (mask){
  400a8c:	683b      	ldr	r3, [r7, #0]
  400a8e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
  400a92:	d014      	beq.n	400abe <pin_handler+0x42>
  400a94:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
  400a98:	d01f      	beq.n	400ada <pin_handler+0x5e>
  400a9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400a9e:	d000      	beq.n	400aa2 <pin_handler+0x26>
				bFlag = 0;
				aFlag = 0;
			break;
		}
	}
}
  400aa0:	e022      	b.n	400ae8 <pin_handler+0x6c>

static void pin_handler(uint32_t id, uint32_t mask){
	if (id == ID_ENC){
		switch (mask){
			case GPIO_A:
				if (bFlag){
  400aa2:	4b14      	ldr	r3, [pc, #80]	; (400af4 <pin_handler+0x78>)
  400aa4:	681b      	ldr	r3, [r3, #0]
  400aa6:	2b00      	cmp	r3, #0
  400aa8:	d005      	beq.n	400ab6 <pin_handler+0x3a>
					roundEncoder++;
  400aaa:	4b13      	ldr	r3, [pc, #76]	; (400af8 <pin_handler+0x7c>)
  400aac:	681b      	ldr	r3, [r3, #0]
  400aae:	3301      	adds	r3, #1
  400ab0:	4a11      	ldr	r2, [pc, #68]	; (400af8 <pin_handler+0x7c>)
  400ab2:	6013      	str	r3, [r2, #0]
				} else {
					aFlag = 1;
				}
			break;
  400ab4:	e018      	b.n	400ae8 <pin_handler+0x6c>
		switch (mask){
			case GPIO_A:
				if (bFlag){
					roundEncoder++;
				} else {
					aFlag = 1;
  400ab6:	4b11      	ldr	r3, [pc, #68]	; (400afc <pin_handler+0x80>)
  400ab8:	2201      	movs	r2, #1
  400aba:	601a      	str	r2, [r3, #0]
				}
			break;
  400abc:	e014      	b.n	400ae8 <pin_handler+0x6c>
			case GPIO_B:
				if (aFlag){
  400abe:	4b0f      	ldr	r3, [pc, #60]	; (400afc <pin_handler+0x80>)
  400ac0:	681b      	ldr	r3, [r3, #0]
  400ac2:	2b00      	cmp	r3, #0
  400ac4:	d005      	beq.n	400ad2 <pin_handler+0x56>
					roundEncoder--;
  400ac6:	4b0c      	ldr	r3, [pc, #48]	; (400af8 <pin_handler+0x7c>)
  400ac8:	681b      	ldr	r3, [r3, #0]
  400aca:	3b01      	subs	r3, #1
  400acc:	4a0a      	ldr	r2, [pc, #40]	; (400af8 <pin_handler+0x7c>)
  400ace:	6013      	str	r3, [r2, #0]
				} else {
					bFlag = 1;
				}
			break;
  400ad0:	e00a      	b.n	400ae8 <pin_handler+0x6c>
			break;
			case GPIO_B:
				if (aFlag){
					roundEncoder--;
				} else {
					bFlag = 1;
  400ad2:	4b08      	ldr	r3, [pc, #32]	; (400af4 <pin_handler+0x78>)
  400ad4:	2201      	movs	r2, #1
  400ad6:	601a      	str	r2, [r3, #0]
				}
			break;
  400ad8:	e006      	b.n	400ae8 <pin_handler+0x6c>
			case GPIO_C:
				bFlag = 0;
  400ada:	4b06      	ldr	r3, [pc, #24]	; (400af4 <pin_handler+0x78>)
  400adc:	2200      	movs	r2, #0
  400ade:	601a      	str	r2, [r3, #0]
				aFlag = 0;
  400ae0:	4b06      	ldr	r3, [pc, #24]	; (400afc <pin_handler+0x80>)
  400ae2:	2200      	movs	r2, #0
  400ae4:	601a      	str	r2, [r3, #0]
			break;
  400ae6:	bf00      	nop
		}
	}
}
  400ae8:	bf00      	nop
  400aea:	370c      	adds	r7, #12
  400aec:	46bd      	mov	sp, r7
  400aee:	bc80      	pop	{r7}
  400af0:	4770      	bx	lr
  400af2:	bf00      	nop
  400af4:	20004554 	.word	0x20004554
  400af8:	20004558 	.word	0x20004558
  400afc:	2000455c 	.word	0x2000455c

00400b00 <configEncoderPin>:

void configEncoderPin(void){
  400b00:	b590      	push	{r4, r7, lr}
  400b02:	b083      	sub	sp, #12
  400b04:	af02      	add	r7, sp, #8
	//Interrupt for A:
	pio_set_input(PIOA, GPIO_A, PIO_DEFAULT);
  400b06:	2200      	movs	r2, #0
  400b08:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400b0c:	4828      	ldr	r0, [pc, #160]	; (400bb0 <configEncoderPin+0xb0>)
  400b0e:	4b29      	ldr	r3, [pc, #164]	; (400bb4 <configEncoderPin+0xb4>)
  400b10:	4798      	blx	r3
	pio_pull_down(PIOA, GPIO_A, ENABLE);
  400b12:	2201      	movs	r2, #1
  400b14:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400b18:	4825      	ldr	r0, [pc, #148]	; (400bb0 <configEncoderPin+0xb0>)
  400b1a:	4b27      	ldr	r3, [pc, #156]	; (400bb8 <configEncoderPin+0xb8>)
  400b1c:	4798      	blx	r3
	pio_handler_set(PIOA, ID_ENC, GPIO_A, PIO_IT_RISE_EDGE, pin_handler);
  400b1e:	4b27      	ldr	r3, [pc, #156]	; (400bbc <configEncoderPin+0xbc>)
  400b20:	9300      	str	r3, [sp, #0]
  400b22:	2370      	movs	r3, #112	; 0x70
  400b24:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400b28:	210b      	movs	r1, #11
  400b2a:	4821      	ldr	r0, [pc, #132]	; (400bb0 <configEncoderPin+0xb0>)
  400b2c:	4c24      	ldr	r4, [pc, #144]	; (400bc0 <configEncoderPin+0xc0>)
  400b2e:	47a0      	blx	r4
	pio_enable_interrupt(PIOA, GPIO_A);
  400b30:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400b34:	481e      	ldr	r0, [pc, #120]	; (400bb0 <configEncoderPin+0xb0>)
  400b36:	4b23      	ldr	r3, [pc, #140]	; (400bc4 <configEncoderPin+0xc4>)
  400b38:	4798      	blx	r3
	
	//Interrupt for B:
	pio_set_input(PIOA, GPIO_B, PIO_DEFAULT);
  400b3a:	2200      	movs	r2, #0
  400b3c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400b40:	481b      	ldr	r0, [pc, #108]	; (400bb0 <configEncoderPin+0xb0>)
  400b42:	4b1c      	ldr	r3, [pc, #112]	; (400bb4 <configEncoderPin+0xb4>)
  400b44:	4798      	blx	r3
	pio_pull_down(PIOA, GPIO_B, ENABLE);
  400b46:	2201      	movs	r2, #1
  400b48:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400b4c:	4818      	ldr	r0, [pc, #96]	; (400bb0 <configEncoderPin+0xb0>)
  400b4e:	4b1a      	ldr	r3, [pc, #104]	; (400bb8 <configEncoderPin+0xb8>)
  400b50:	4798      	blx	r3
	pio_handler_set(PIOA, ID_ENC, GPIO_B, PIO_IT_RISE_EDGE, pin_handler);
  400b52:	4b1a      	ldr	r3, [pc, #104]	; (400bbc <configEncoderPin+0xbc>)
  400b54:	9300      	str	r3, [sp, #0]
  400b56:	2370      	movs	r3, #112	; 0x70
  400b58:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  400b5c:	210b      	movs	r1, #11
  400b5e:	4814      	ldr	r0, [pc, #80]	; (400bb0 <configEncoderPin+0xb0>)
  400b60:	4c17      	ldr	r4, [pc, #92]	; (400bc0 <configEncoderPin+0xc0>)
  400b62:	47a0      	blx	r4
	pio_enable_interrupt(PIOA, GPIO_B);
  400b64:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400b68:	4811      	ldr	r0, [pc, #68]	; (400bb0 <configEncoderPin+0xb0>)
  400b6a:	4b16      	ldr	r3, [pc, #88]	; (400bc4 <configEncoderPin+0xc4>)
  400b6c:	4798      	blx	r3
	
	//Interrupt for C:
	pio_set_input(PIOA, GPIO_C, PIO_DEFAULT);
  400b6e:	2200      	movs	r2, #0
  400b70:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400b74:	480e      	ldr	r0, [pc, #56]	; (400bb0 <configEncoderPin+0xb0>)
  400b76:	4b0f      	ldr	r3, [pc, #60]	; (400bb4 <configEncoderPin+0xb4>)
  400b78:	4798      	blx	r3
	pio_pull_down(PIOA, GPIO_C, ENABLE);
  400b7a:	2201      	movs	r2, #1
  400b7c:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400b80:	480b      	ldr	r0, [pc, #44]	; (400bb0 <configEncoderPin+0xb0>)
  400b82:	4b0d      	ldr	r3, [pc, #52]	; (400bb8 <configEncoderPin+0xb8>)
  400b84:	4798      	blx	r3
	pio_handler_set(PIOA, ID_ENC, GPIO_C, PIO_IT_FALL_EDGE, pin_handler);
  400b86:	4b0d      	ldr	r3, [pc, #52]	; (400bbc <configEncoderPin+0xbc>)
  400b88:	9300      	str	r3, [sp, #0]
  400b8a:	2350      	movs	r3, #80	; 0x50
  400b8c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400b90:	210b      	movs	r1, #11
  400b92:	4807      	ldr	r0, [pc, #28]	; (400bb0 <configEncoderPin+0xb0>)
  400b94:	4c0a      	ldr	r4, [pc, #40]	; (400bc0 <configEncoderPin+0xc0>)
  400b96:	47a0      	blx	r4
	pio_enable_interrupt(PIOA, GPIO_C);
  400b98:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400b9c:	4804      	ldr	r0, [pc, #16]	; (400bb0 <configEncoderPin+0xb0>)
  400b9e:	4b09      	ldr	r3, [pc, #36]	; (400bc4 <configEncoderPin+0xc4>)
  400ba0:	4798      	blx	r3
	
	resetCounterEncoder();
  400ba2:	4b09      	ldr	r3, [pc, #36]	; (400bc8 <configEncoderPin+0xc8>)
  400ba4:	4798      	blx	r3
  400ba6:	bf00      	nop
  400ba8:	3704      	adds	r7, #4
  400baa:	46bd      	mov	sp, r7
  400bac:	bd90      	pop	{r4, r7, pc}
  400bae:	bf00      	nop
  400bb0:	400e0e00 	.word	0x400e0e00
  400bb4:	004052fd 	.word	0x004052fd
  400bb8:	004053e1 	.word	0x004053e1
  400bbc:	00400a7d 	.word	0x00400a7d
  400bc0:	00405955 	.word	0x00405955
  400bc4:	0040547d 	.word	0x0040547d
  400bc8:	004008f1 	.word	0x004008f1

00400bcc <formatVersion>:
#define __HOUR__ ((__TIME__ [0] - '0') * 10 + (__TIME__ [1] - '0'))
#define __MINUTE__ ((__TIME__ [3] - '0') * 10 + (__TIME__ [4] - '0'))
#define __INT_TIMESTAMP__ ( (__YEAR__ - 2000) * 100000000 + __MONTH__ * 1000000 + __DAY__ * 10000 + __HOUR__ * 100 + __MINUTE__)

/* Show the current Version */
void formatVersion(char *buildVersion){
  400bcc:	b590      	push	{r4, r7, lr}
  400bce:	b085      	sub	sp, #20
  400bd0:	af02      	add	r7, sp, #8
  400bd2:	6078      	str	r0, [r7, #4]
	sprintf(buildVersion, "%u.%u.%u.%d", MAJOR_VERSION, MINOR_VERSION, RELEASE_VERSION, __INT_TIMESTAMP__);
  400bd4:	2332      	movs	r3, #50	; 0x32
  400bd6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  400bda:	4613      	mov	r3, r2
  400bdc:	009b      	lsls	r3, r3, #2
  400bde:	4413      	add	r3, r2
  400be0:	005b      	lsls	r3, r3, #1
  400be2:	461a      	mov	r2, r3
  400be4:	2330      	movs	r3, #48	; 0x30
  400be6:	3b30      	subs	r3, #48	; 0x30
  400be8:	441a      	add	r2, r3
  400bea:	4613      	mov	r3, r2
  400bec:	009b      	lsls	r3, r3, #2
  400bee:	4413      	add	r3, r2
  400bf0:	005b      	lsls	r3, r3, #1
  400bf2:	461a      	mov	r2, r3
  400bf4:	2331      	movs	r3, #49	; 0x31
  400bf6:	3b30      	subs	r3, #48	; 0x30
  400bf8:	441a      	add	r2, r3
  400bfa:	4613      	mov	r3, r2
  400bfc:	009b      	lsls	r3, r3, #2
  400bfe:	4413      	add	r3, r2
  400c00:	005b      	lsls	r3, r3, #1
  400c02:	461a      	mov	r2, r3
  400c04:	2337      	movs	r3, #55	; 0x37
  400c06:	3b30      	subs	r3, #48	; 0x30
  400c08:	4413      	add	r3, r2
  400c0a:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
  400c0e:	4a3c      	ldr	r2, [pc, #240]	; (400d00 <formatVersion+0x134>)
  400c10:	fb02 f203 	mul.w	r2, r2, r3
  400c14:	2362      	movs	r3, #98	; 0x62
  400c16:	2b6e      	cmp	r3, #110	; 0x6e
  400c18:	d106      	bne.n	400c28 <formatVersion+0x5c>
  400c1a:	2365      	movs	r3, #101	; 0x65
  400c1c:	2b61      	cmp	r3, #97	; 0x61
  400c1e:	d101      	bne.n	400c24 <formatVersion+0x58>
  400c20:	4b38      	ldr	r3, [pc, #224]	; (400d04 <formatVersion+0x138>)
  400c22:	e02f      	b.n	400c84 <formatVersion+0xb8>
  400c24:	4b38      	ldr	r3, [pc, #224]	; (400d08 <formatVersion+0x13c>)
  400c26:	e02d      	b.n	400c84 <formatVersion+0xb8>
  400c28:	2362      	movs	r3, #98	; 0x62
  400c2a:	2b62      	cmp	r3, #98	; 0x62
  400c2c:	d029      	beq.n	400c82 <formatVersion+0xb6>
  400c2e:	2362      	movs	r3, #98	; 0x62
  400c30:	2b72      	cmp	r3, #114	; 0x72
  400c32:	d106      	bne.n	400c42 <formatVersion+0x76>
  400c34:	2346      	movs	r3, #70	; 0x46
  400c36:	2b4d      	cmp	r3, #77	; 0x4d
  400c38:	d101      	bne.n	400c3e <formatVersion+0x72>
  400c3a:	4b34      	ldr	r3, [pc, #208]	; (400d0c <formatVersion+0x140>)
  400c3c:	e022      	b.n	400c84 <formatVersion+0xb8>
  400c3e:	4b34      	ldr	r3, [pc, #208]	; (400d10 <formatVersion+0x144>)
  400c40:	e020      	b.n	400c84 <formatVersion+0xb8>
  400c42:	2362      	movs	r3, #98	; 0x62
  400c44:	2b79      	cmp	r3, #121	; 0x79
  400c46:	d01a      	beq.n	400c7e <formatVersion+0xb2>
  400c48:	2362      	movs	r3, #98	; 0x62
  400c4a:	2b6c      	cmp	r3, #108	; 0x6c
  400c4c:	d015      	beq.n	400c7a <formatVersion+0xae>
  400c4e:	2362      	movs	r3, #98	; 0x62
  400c50:	2b67      	cmp	r3, #103	; 0x67
  400c52:	d010      	beq.n	400c76 <formatVersion+0xaa>
  400c54:	2362      	movs	r3, #98	; 0x62
  400c56:	2b70      	cmp	r3, #112	; 0x70
  400c58:	d00b      	beq.n	400c72 <formatVersion+0xa6>
  400c5a:	2362      	movs	r3, #98	; 0x62
  400c5c:	2b74      	cmp	r3, #116	; 0x74
  400c5e:	d006      	beq.n	400c6e <formatVersion+0xa2>
  400c60:	2362      	movs	r3, #98	; 0x62
  400c62:	2b76      	cmp	r3, #118	; 0x76
  400c64:	d101      	bne.n	400c6a <formatVersion+0x9e>
  400c66:	4b2b      	ldr	r3, [pc, #172]	; (400d14 <formatVersion+0x148>)
  400c68:	e00c      	b.n	400c84 <formatVersion+0xb8>
  400c6a:	4b2b      	ldr	r3, [pc, #172]	; (400d18 <formatVersion+0x14c>)
  400c6c:	e00a      	b.n	400c84 <formatVersion+0xb8>
  400c6e:	4b2b      	ldr	r3, [pc, #172]	; (400d1c <formatVersion+0x150>)
  400c70:	e008      	b.n	400c84 <formatVersion+0xb8>
  400c72:	4b2b      	ldr	r3, [pc, #172]	; (400d20 <formatVersion+0x154>)
  400c74:	e006      	b.n	400c84 <formatVersion+0xb8>
  400c76:	4b2b      	ldr	r3, [pc, #172]	; (400d24 <formatVersion+0x158>)
  400c78:	e004      	b.n	400c84 <formatVersion+0xb8>
  400c7a:	4b2b      	ldr	r3, [pc, #172]	; (400d28 <formatVersion+0x15c>)
  400c7c:	e002      	b.n	400c84 <formatVersion+0xb8>
  400c7e:	4b2b      	ldr	r3, [pc, #172]	; (400d2c <formatVersion+0x160>)
  400c80:	e000      	b.n	400c84 <formatVersion+0xb8>
  400c82:	4b2b      	ldr	r3, [pc, #172]	; (400d30 <formatVersion+0x164>)
  400c84:	18d1      	adds	r1, r2, r3
  400c86:	2332      	movs	r3, #50	; 0x32
  400c88:	2b20      	cmp	r3, #32
  400c8a:	d008      	beq.n	400c9e <formatVersion+0xd2>
  400c8c:	2332      	movs	r3, #50	; 0x32
  400c8e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  400c92:	4613      	mov	r3, r2
  400c94:	009b      	lsls	r3, r3, #2
  400c96:	4413      	add	r3, r2
  400c98:	005b      	lsls	r3, r3, #1
  400c9a:	461a      	mov	r2, r3
  400c9c:	e000      	b.n	400ca0 <formatVersion+0xd4>
  400c9e:	2200      	movs	r2, #0
  400ca0:	2330      	movs	r3, #48	; 0x30
  400ca2:	3b30      	subs	r3, #48	; 0x30
  400ca4:	4413      	add	r3, r2
  400ca6:	f242 7210 	movw	r2, #10000	; 0x2710
  400caa:	fb02 f303 	mul.w	r3, r2, r3
  400cae:	4419      	add	r1, r3
  400cb0:	2330      	movs	r3, #48	; 0x30
  400cb2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  400cb6:	4613      	mov	r3, r2
  400cb8:	009b      	lsls	r3, r3, #2
  400cba:	4413      	add	r3, r2
  400cbc:	005b      	lsls	r3, r3, #1
  400cbe:	461a      	mov	r2, r3
  400cc0:	2330      	movs	r3, #48	; 0x30
  400cc2:	3b30      	subs	r3, #48	; 0x30
  400cc4:	4413      	add	r3, r2
  400cc6:	2264      	movs	r2, #100	; 0x64
  400cc8:	fb02 f303 	mul.w	r3, r2, r3
  400ccc:	4419      	add	r1, r3
  400cce:	2331      	movs	r3, #49	; 0x31
  400cd0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  400cd4:	4613      	mov	r3, r2
  400cd6:	009b      	lsls	r3, r3, #2
  400cd8:	4413      	add	r3, r2
  400cda:	005b      	lsls	r3, r3, #1
  400cdc:	461a      	mov	r2, r3
  400cde:	2336      	movs	r3, #54	; 0x36
  400ce0:	3b30      	subs	r3, #48	; 0x30
  400ce2:	4413      	add	r3, r2
  400ce4:	440b      	add	r3, r1
  400ce6:	9301      	str	r3, [sp, #4]
  400ce8:	2305      	movs	r3, #5
  400cea:	9300      	str	r3, [sp, #0]
  400cec:	2300      	movs	r3, #0
  400cee:	2200      	movs	r2, #0
  400cf0:	4910      	ldr	r1, [pc, #64]	; (400d34 <formatVersion+0x168>)
  400cf2:	6878      	ldr	r0, [r7, #4]
  400cf4:	4c10      	ldr	r4, [pc, #64]	; (400d38 <formatVersion+0x16c>)
  400cf6:	47a0      	blx	r4
  400cf8:	bf00      	nop
  400cfa:	370c      	adds	r7, #12
  400cfc:	46bd      	mov	sp, r7
  400cfe:	bd90      	pop	{r4, r7, pc}
  400d00:	05f5e100 	.word	0x05f5e100
  400d04:	000f4240 	.word	0x000f4240
  400d08:	005b8d80 	.word	0x005b8d80
  400d0c:	002dc6c0 	.word	0x002dc6c0
  400d10:	003d0900 	.word	0x003d0900
  400d14:	00a7d8c0 	.word	0x00a7d8c0
  400d18:	00b71b00 	.word	0x00b71b00
  400d1c:	00989680 	.word	0x00989680
  400d20:	00895440 	.word	0x00895440
  400d24:	007a1200 	.word	0x007a1200
  400d28:	006acfc0 	.word	0x006acfc0
  400d2c:	004c4b40 	.word	0x004c4b40
  400d30:	001e8480 	.word	0x001e8480
  400d34:	00413ea4 	.word	0x00413ea4
  400d38:	0040bd59 	.word	0x0040bd59

00400d3c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400d3c:	b480      	push	{r7}
  400d3e:	b083      	sub	sp, #12
  400d40:	af00      	add	r7, sp, #0
  400d42:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400d44:	687b      	ldr	r3, [r7, #4]
  400d46:	2b07      	cmp	r3, #7
  400d48:	d825      	bhi.n	400d96 <osc_get_rate+0x5a>
  400d4a:	a201      	add	r2, pc, #4	; (adr r2, 400d50 <osc_get_rate+0x14>)
  400d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400d50:	00400d71 	.word	0x00400d71
  400d54:	00400d77 	.word	0x00400d77
  400d58:	00400d7d 	.word	0x00400d7d
  400d5c:	00400d83 	.word	0x00400d83
  400d60:	00400d87 	.word	0x00400d87
  400d64:	00400d8b 	.word	0x00400d8b
  400d68:	00400d8f 	.word	0x00400d8f
  400d6c:	00400d93 	.word	0x00400d93
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400d70:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400d74:	e010      	b.n	400d98 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400d76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d7a:	e00d      	b.n	400d98 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400d7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d80:	e00a      	b.n	400d98 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400d82:	4b08      	ldr	r3, [pc, #32]	; (400da4 <osc_get_rate+0x68>)
  400d84:	e008      	b.n	400d98 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400d86:	4b08      	ldr	r3, [pc, #32]	; (400da8 <osc_get_rate+0x6c>)
  400d88:	e006      	b.n	400d98 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400d8a:	4b08      	ldr	r3, [pc, #32]	; (400dac <osc_get_rate+0x70>)
  400d8c:	e004      	b.n	400d98 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400d8e:	4b07      	ldr	r3, [pc, #28]	; (400dac <osc_get_rate+0x70>)
  400d90:	e002      	b.n	400d98 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400d92:	4b06      	ldr	r3, [pc, #24]	; (400dac <osc_get_rate+0x70>)
  400d94:	e000      	b.n	400d98 <osc_get_rate+0x5c>
	}

	return 0;
  400d96:	2300      	movs	r3, #0
}
  400d98:	4618      	mov	r0, r3
  400d9a:	370c      	adds	r7, #12
  400d9c:	46bd      	mov	sp, r7
  400d9e:	bc80      	pop	{r7}
  400da0:	4770      	bx	lr
  400da2:	bf00      	nop
  400da4:	003d0900 	.word	0x003d0900
  400da8:	007a1200 	.word	0x007a1200
  400dac:	00b71b00 	.word	0x00b71b00

00400db0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400db0:	b580      	push	{r7, lr}
  400db2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400db4:	2006      	movs	r0, #6
  400db6:	4b03      	ldr	r3, [pc, #12]	; (400dc4 <sysclk_get_main_hz+0x14>)
  400db8:	4798      	blx	r3
  400dba:	4603      	mov	r3, r0
  400dbc:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400dbe:	4618      	mov	r0, r3
  400dc0:	bd80      	pop	{r7, pc}
  400dc2:	bf00      	nop
  400dc4:	00400d3d 	.word	0x00400d3d

00400dc8 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400dc8:	b580      	push	{r7, lr}
  400dca:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400dcc:	4b02      	ldr	r3, [pc, #8]	; (400dd8 <sysclk_get_cpu_hz+0x10>)
  400dce:	4798      	blx	r3
  400dd0:	4603      	mov	r3, r0
  400dd2:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400dd4:	4618      	mov	r0, r3
  400dd6:	bd80      	pop	{r7, pc}
  400dd8:	00400db1 	.word	0x00400db1

00400ddc <setOffsetAccelIMU>:
	GYRO_OFFSET_Z
};

freertos_twi_if freertos_twi;

Bool setOffsetAccelIMU(IMU_Addr_Dev dev, Axis_Op ax, float offset){
  400ddc:	b5b0      	push	{r4, r5, r7, lr}
  400dde:	b084      	sub	sp, #16
  400de0:	af00      	add	r7, sp, #0
  400de2:	4603      	mov	r3, r0
  400de4:	603a      	str	r2, [r7, #0]
  400de6:	71fb      	strb	r3, [r7, #7]
  400de8:	460b      	mov	r3, r1
  400dea:	71bb      	strb	r3, [r7, #6]
	Bool flag = false;
  400dec:	2300      	movs	r3, #0
  400dee:	73fb      	strb	r3, [r7, #15]
	
	/* Defines the device for offset array */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
  400df0:	79fb      	ldrb	r3, [r7, #7]
  400df2:	2b68      	cmp	r3, #104	; 0x68
  400df4:	bf14      	ite	ne
  400df6:	2301      	movne	r3, #1
  400df8:	2300      	moveq	r3, #0
  400dfa:	b2db      	uxtb	r3, r3
  400dfc:	73bb      	strb	r3, [r7, #14]
	
	if ( (offset > (-2000.0)) && (offset < (2000.0)) ) {
  400dfe:	4b12      	ldr	r3, [pc, #72]	; (400e48 <setOffsetAccelIMU+0x6c>)
  400e00:	4912      	ldr	r1, [pc, #72]	; (400e4c <setOffsetAccelIMU+0x70>)
  400e02:	6838      	ldr	r0, [r7, #0]
  400e04:	4798      	blx	r3
  400e06:	4603      	mov	r3, r0
  400e08:	2b00      	cmp	r3, #0
  400e0a:	d018      	beq.n	400e3e <setOffsetAccelIMU+0x62>
  400e0c:	4b10      	ldr	r3, [pc, #64]	; (400e50 <setOffsetAccelIMU+0x74>)
  400e0e:	4911      	ldr	r1, [pc, #68]	; (400e54 <setOffsetAccelIMU+0x78>)
  400e10:	6838      	ldr	r0, [r7, #0]
  400e12:	4798      	blx	r3
  400e14:	4603      	mov	r3, r0
  400e16:	2b00      	cmp	r3, #0
  400e18:	d011      	beq.n	400e3e <setOffsetAccelIMU+0x62>
		offsetAcelIMU[IMUdev][ax] = offset;
  400e1a:	7bbc      	ldrb	r4, [r7, #14]
  400e1c:	79bd      	ldrb	r5, [r7, #6]
  400e1e:	4b0e      	ldr	r3, [pc, #56]	; (400e58 <setOffsetAccelIMU+0x7c>)
  400e20:	6838      	ldr	r0, [r7, #0]
  400e22:	4798      	blx	r3
  400e24:	460a      	mov	r2, r1
  400e26:	4601      	mov	r1, r0
  400e28:	480c      	ldr	r0, [pc, #48]	; (400e5c <setOffsetAccelIMU+0x80>)
  400e2a:	4623      	mov	r3, r4
  400e2c:	005b      	lsls	r3, r3, #1
  400e2e:	4423      	add	r3, r4
  400e30:	442b      	add	r3, r5
  400e32:	00db      	lsls	r3, r3, #3
  400e34:	4403      	add	r3, r0
  400e36:	e9c3 1200 	strd	r1, r2, [r3]
		flag = true;
  400e3a:	2301      	movs	r3, #1
  400e3c:	73fb      	strb	r3, [r7, #15]
	}
	
	return flag;
  400e3e:	7bfb      	ldrb	r3, [r7, #15]
}
  400e40:	4618      	mov	r0, r3
  400e42:	3710      	adds	r7, #16
  400e44:	46bd      	mov	sp, r7
  400e46:	bdb0      	pop	{r4, r5, r7, pc}
  400e48:	0040b925 	.word	0x0040b925
  400e4c:	c4fa0000 	.word	0xc4fa0000
  400e50:	0040b8e9 	.word	0x0040b8e9
  400e54:	44fa0000 	.word	0x44fa0000
  400e58:	0040ac99 	.word	0x0040ac99
  400e5c:	20000130 	.word	0x20000130

00400e60 <getOffsetAccelIMU>:
		flag = true;
	}
	return flag;
}

float getOffsetAccelIMU(IMU_Addr_Dev dev, Axis_Op ax){
  400e60:	b590      	push	{r4, r7, lr}
  400e62:	b085      	sub	sp, #20
  400e64:	af00      	add	r7, sp, #0
  400e66:	4603      	mov	r3, r0
  400e68:	460a      	mov	r2, r1
  400e6a:	71fb      	strb	r3, [r7, #7]
  400e6c:	4613      	mov	r3, r2
  400e6e:	71bb      	strb	r3, [r7, #6]
	
	/* Defines the device for offset array */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
  400e70:	79fb      	ldrb	r3, [r7, #7]
  400e72:	2b68      	cmp	r3, #104	; 0x68
  400e74:	bf14      	ite	ne
  400e76:	2301      	movne	r3, #1
  400e78:	2300      	moveq	r3, #0
  400e7a:	b2db      	uxtb	r3, r3
  400e7c:	73fb      	strb	r3, [r7, #15]
	
	return offsetAcelIMU[IMUdev][ax];
  400e7e:	7bfa      	ldrb	r2, [r7, #15]
  400e80:	79b9      	ldrb	r1, [r7, #6]
  400e82:	4808      	ldr	r0, [pc, #32]	; (400ea4 <getOffsetAccelIMU+0x44>)
  400e84:	4613      	mov	r3, r2
  400e86:	005b      	lsls	r3, r3, #1
  400e88:	4413      	add	r3, r2
  400e8a:	440b      	add	r3, r1
  400e8c:	00db      	lsls	r3, r3, #3
  400e8e:	4403      	add	r3, r0
  400e90:	cb18      	ldmia	r3, {r3, r4}
  400e92:	4a05      	ldr	r2, [pc, #20]	; (400ea8 <getOffsetAccelIMU+0x48>)
  400e94:	4618      	mov	r0, r3
  400e96:	4621      	mov	r1, r4
  400e98:	4790      	blx	r2
  400e9a:	4603      	mov	r3, r0
}
  400e9c:	4618      	mov	r0, r3
  400e9e:	3714      	adds	r7, #20
  400ea0:	46bd      	mov	sp, r7
  400ea2:	bd90      	pop	{r4, r7, pc}
  400ea4:	20000130 	.word	0x20000130
  400ea8:	0040b2f1 	.word	0x0040b2f1

00400eac <setOffsetGyroIMU>:

float getOffsetAccel(Axis_Op ax){
	return offsetAcel[ax];
}

Bool setOffsetGyroIMU(IMU_Addr_Dev dev, Axis_Op ax, float offset){
  400eac:	b5b0      	push	{r4, r5, r7, lr}
  400eae:	b084      	sub	sp, #16
  400eb0:	af00      	add	r7, sp, #0
  400eb2:	4603      	mov	r3, r0
  400eb4:	603a      	str	r2, [r7, #0]
  400eb6:	71fb      	strb	r3, [r7, #7]
  400eb8:	460b      	mov	r3, r1
  400eba:	71bb      	strb	r3, [r7, #6]
	Bool flag = false;
  400ebc:	2300      	movs	r3, #0
  400ebe:	73fb      	strb	r3, [r7, #15]
	
	/* Defines the device for offset array */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
  400ec0:	79fb      	ldrb	r3, [r7, #7]
  400ec2:	2b68      	cmp	r3, #104	; 0x68
  400ec4:	bf14      	ite	ne
  400ec6:	2301      	movne	r3, #1
  400ec8:	2300      	moveq	r3, #0
  400eca:	b2db      	uxtb	r3, r3
  400ecc:	73bb      	strb	r3, [r7, #14]
	
	if ( (offset > (-2000.0)) && (offset < (2000.0)) ) {
  400ece:	4b12      	ldr	r3, [pc, #72]	; (400f18 <setOffsetGyroIMU+0x6c>)
  400ed0:	4912      	ldr	r1, [pc, #72]	; (400f1c <setOffsetGyroIMU+0x70>)
  400ed2:	6838      	ldr	r0, [r7, #0]
  400ed4:	4798      	blx	r3
  400ed6:	4603      	mov	r3, r0
  400ed8:	2b00      	cmp	r3, #0
  400eda:	d018      	beq.n	400f0e <setOffsetGyroIMU+0x62>
  400edc:	4b10      	ldr	r3, [pc, #64]	; (400f20 <setOffsetGyroIMU+0x74>)
  400ede:	4911      	ldr	r1, [pc, #68]	; (400f24 <setOffsetGyroIMU+0x78>)
  400ee0:	6838      	ldr	r0, [r7, #0]
  400ee2:	4798      	blx	r3
  400ee4:	4603      	mov	r3, r0
  400ee6:	2b00      	cmp	r3, #0
  400ee8:	d011      	beq.n	400f0e <setOffsetGyroIMU+0x62>
		offsetGyroIMU[IMUdev][ax] = offset;
  400eea:	7bbc      	ldrb	r4, [r7, #14]
  400eec:	79bd      	ldrb	r5, [r7, #6]
  400eee:	4b0e      	ldr	r3, [pc, #56]	; (400f28 <setOffsetGyroIMU+0x7c>)
  400ef0:	6838      	ldr	r0, [r7, #0]
  400ef2:	4798      	blx	r3
  400ef4:	460a      	mov	r2, r1
  400ef6:	4601      	mov	r1, r0
  400ef8:	480c      	ldr	r0, [pc, #48]	; (400f2c <setOffsetGyroIMU+0x80>)
  400efa:	4623      	mov	r3, r4
  400efc:	005b      	lsls	r3, r3, #1
  400efe:	4423      	add	r3, r4
  400f00:	442b      	add	r3, r5
  400f02:	00db      	lsls	r3, r3, #3
  400f04:	4403      	add	r3, r0
  400f06:	e9c3 1200 	strd	r1, r2, [r3]
		flag = true;
  400f0a:	2301      	movs	r3, #1
  400f0c:	73fb      	strb	r3, [r7, #15]
	}
	
	return flag;
  400f0e:	7bfb      	ldrb	r3, [r7, #15]
}
  400f10:	4618      	mov	r0, r3
  400f12:	3710      	adds	r7, #16
  400f14:	46bd      	mov	sp, r7
  400f16:	bdb0      	pop	{r4, r5, r7, pc}
  400f18:	0040b925 	.word	0x0040b925
  400f1c:	c4fa0000 	.word	0xc4fa0000
  400f20:	0040b8e9 	.word	0x0040b8e9
  400f24:	44fa0000 	.word	0x44fa0000
  400f28:	0040ac99 	.word	0x0040ac99
  400f2c:	20000160 	.word	0x20000160

00400f30 <getOffsetGyroIMU>:
		flag = true;
	}
	return flag;
}

float getOffsetGyroIMU(IMU_Addr_Dev dev, Axis_Op ax){
  400f30:	b590      	push	{r4, r7, lr}
  400f32:	b085      	sub	sp, #20
  400f34:	af00      	add	r7, sp, #0
  400f36:	4603      	mov	r3, r0
  400f38:	460a      	mov	r2, r1
  400f3a:	71fb      	strb	r3, [r7, #7]
  400f3c:	4613      	mov	r3, r2
  400f3e:	71bb      	strb	r3, [r7, #6]
	
	/* Defines the device for offset array */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
  400f40:	79fb      	ldrb	r3, [r7, #7]
  400f42:	2b68      	cmp	r3, #104	; 0x68
  400f44:	bf14      	ite	ne
  400f46:	2301      	movne	r3, #1
  400f48:	2300      	moveq	r3, #0
  400f4a:	b2db      	uxtb	r3, r3
  400f4c:	73fb      	strb	r3, [r7, #15]
	
	return offsetGyroIMU[IMUdev][ax];
  400f4e:	7bfa      	ldrb	r2, [r7, #15]
  400f50:	79b9      	ldrb	r1, [r7, #6]
  400f52:	4808      	ldr	r0, [pc, #32]	; (400f74 <getOffsetGyroIMU+0x44>)
  400f54:	4613      	mov	r3, r2
  400f56:	005b      	lsls	r3, r3, #1
  400f58:	4413      	add	r3, r2
  400f5a:	440b      	add	r3, r1
  400f5c:	00db      	lsls	r3, r3, #3
  400f5e:	4403      	add	r3, r0
  400f60:	cb18      	ldmia	r3, {r3, r4}
  400f62:	4a05      	ldr	r2, [pc, #20]	; (400f78 <getOffsetGyroIMU+0x48>)
  400f64:	4618      	mov	r0, r3
  400f66:	4621      	mov	r1, r4
  400f68:	4790      	blx	r2
  400f6a:	4603      	mov	r3, r0
}
  400f6c:	4618      	mov	r0, r3
  400f6e:	3714      	adds	r7, #20
  400f70:	46bd      	mov	sp, r7
  400f72:	bd90      	pop	{r4, r7, pc}
  400f74:	20000160 	.word	0x20000160
  400f78:	0040b2f1 	.word	0x0040b2f1

00400f7c <sampleIMU>:

float getOffsetGyro(Axis_Op ax){
	return offsetGyro[ax];
}

uint32_t sampleIMU(IMU_Addr_Dev dev, double *acel, double *gyro){
  400f7c:	b580      	push	{r7, lr}
  400f7e:	b086      	sub	sp, #24
  400f80:	af00      	add	r7, sp, #0
  400f82:	4603      	mov	r3, r0
  400f84:	60b9      	str	r1, [r7, #8]
  400f86:	607a      	str	r2, [r7, #4]
  400f88:	73fb      	strb	r3, [r7, #15]
	uint32_t status_imu;
	
	memset(acel, 0, NUM_AXIS);
  400f8a:	2203      	movs	r2, #3
  400f8c:	2100      	movs	r1, #0
  400f8e:	68b8      	ldr	r0, [r7, #8]
  400f90:	4b0f      	ldr	r3, [pc, #60]	; (400fd0 <sampleIMU+0x54>)
  400f92:	4798      	blx	r3
	memset(gyro, 0, NUM_AXIS);
  400f94:	2203      	movs	r2, #3
  400f96:	2100      	movs	r1, #0
  400f98:	6878      	ldr	r0, [r7, #4]
  400f9a:	4b0d      	ldr	r3, [pc, #52]	; (400fd0 <sampleIMU+0x54>)
  400f9c:	4798      	blx	r3
	
	status_imu = imu_probe(dev);
  400f9e:	7bfb      	ldrb	r3, [r7, #15]
  400fa0:	4618      	mov	r0, r3
  400fa2:	4b0c      	ldr	r3, [pc, #48]	; (400fd4 <sampleIMU+0x58>)
  400fa4:	4798      	blx	r3
  400fa6:	6178      	str	r0, [r7, #20]
	if (status_imu != TWI_SUCCESS) {
  400fa8:	697b      	ldr	r3, [r7, #20]
  400faa:	2b00      	cmp	r3, #0
  400fac:	d001      	beq.n	400fb2 <sampleIMU+0x36>
		return status_imu;
  400fae:	697b      	ldr	r3, [r7, #20]
  400fb0:	e00a      	b.n	400fc8 <sampleIMU+0x4c>
	}
	
	getAllAcelValue(dev, acel);
  400fb2:	7bfb      	ldrb	r3, [r7, #15]
  400fb4:	68b9      	ldr	r1, [r7, #8]
  400fb6:	4618      	mov	r0, r3
  400fb8:	4b07      	ldr	r3, [pc, #28]	; (400fd8 <sampleIMU+0x5c>)
  400fba:	4798      	blx	r3
	getAllGyroValue(dev, gyro);
  400fbc:	7bfb      	ldrb	r3, [r7, #15]
  400fbe:	6879      	ldr	r1, [r7, #4]
  400fc0:	4618      	mov	r0, r3
  400fc2:	4b06      	ldr	r3, [pc, #24]	; (400fdc <sampleIMU+0x60>)
  400fc4:	4798      	blx	r3
	
	return status_imu;
  400fc6:	697b      	ldr	r3, [r7, #20]
}
  400fc8:	4618      	mov	r0, r3
  400fca:	3718      	adds	r7, #24
  400fcc:	46bd      	mov	sp, r7
  400fce:	bd80      	pop	{r7, pc}
  400fd0:	0040bb5d 	.word	0x0040bb5d
  400fd4:	004017cd 	.word	0x004017cd
  400fd8:	004011b9 	.word	0x004011b9
  400fdc:	00401359 	.word	0x00401359

00400fe0 <getPureAngleTwoIMU>:
/* Based on "The Cubli: A Cube that can Jump Up and Balance" III - a    */
/************************************************************************/
#define R1		300.0
#define R2		1.0
const float ratioRelation = (R1/R2);
double getPureAngleTwoIMU(double *acelLow, double *acelHigh){
  400fe0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400fe4:	b089      	sub	sp, #36	; 0x24
  400fe6:	af00      	add	r7, sp, #0
  400fe8:	6078      	str	r0, [r7, #4]
  400fea:	6039      	str	r1, [r7, #0]
	double mx,my;
	
	mx = acelHigh[Axis_X] - ratioRelation * acelLow[Axis_X];
  400fec:	683b      	ldr	r3, [r7, #0]
  400fee:	e9d3 8900 	ldrd	r8, r9, [r3]
  400ff2:	4a29      	ldr	r2, [pc, #164]	; (401098 <getPureAngleTwoIMU+0xb8>)
  400ff4:	4b29      	ldr	r3, [pc, #164]	; (40109c <getPureAngleTwoIMU+0xbc>)
  400ff6:	4610      	mov	r0, r2
  400ff8:	4798      	blx	r3
  400ffa:	687b      	ldr	r3, [r7, #4]
  400ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
  401000:	4e27      	ldr	r6, [pc, #156]	; (4010a0 <getPureAngleTwoIMU+0xc0>)
  401002:	47b0      	blx	r6
  401004:	4602      	mov	r2, r0
  401006:	460b      	mov	r3, r1
  401008:	4e26      	ldr	r6, [pc, #152]	; (4010a4 <getPureAngleTwoIMU+0xc4>)
  40100a:	4640      	mov	r0, r8
  40100c:	4649      	mov	r1, r9
  40100e:	47b0      	blx	r6
  401010:	4602      	mov	r2, r0
  401012:	460b      	mov	r3, r1
  401014:	e9c7 2306 	strd	r2, r3, [r7, #24]
	my = acelHigh[Axis_Y] - ratioRelation * acelLow[Axis_Y];
  401018:	683b      	ldr	r3, [r7, #0]
  40101a:	3308      	adds	r3, #8
  40101c:	e9d3 8900 	ldrd	r8, r9, [r3]
  401020:	4a1d      	ldr	r2, [pc, #116]	; (401098 <getPureAngleTwoIMU+0xb8>)
  401022:	4b1e      	ldr	r3, [pc, #120]	; (40109c <getPureAngleTwoIMU+0xbc>)
  401024:	4610      	mov	r0, r2
  401026:	4798      	blx	r3
  401028:	687b      	ldr	r3, [r7, #4]
  40102a:	3308      	adds	r3, #8
  40102c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401030:	4e1b      	ldr	r6, [pc, #108]	; (4010a0 <getPureAngleTwoIMU+0xc0>)
  401032:	47b0      	blx	r6
  401034:	4602      	mov	r2, r0
  401036:	460b      	mov	r3, r1
  401038:	4e1a      	ldr	r6, [pc, #104]	; (4010a4 <getPureAngleTwoIMU+0xc4>)
  40103a:	4640      	mov	r0, r8
  40103c:	4649      	mov	r1, r9
  40103e:	47b0      	blx	r6
  401040:	4602      	mov	r2, r0
  401042:	460b      	mov	r3, r1
  401044:	e9c7 2304 	strd	r2, r3, [r7, #16]
	
	double angle = (atan(-mx/my)) * (180.0/M_PI);
  401048:	69bc      	ldr	r4, [r7, #24]
  40104a:	69fb      	ldr	r3, [r7, #28]
  40104c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
  401050:	4e15      	ldr	r6, [pc, #84]	; (4010a8 <getPureAngleTwoIMU+0xc8>)
  401052:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  401056:	4620      	mov	r0, r4
  401058:	4629      	mov	r1, r5
  40105a:	47b0      	blx	r6
  40105c:	4603      	mov	r3, r0
  40105e:	460c      	mov	r4, r1
  401060:	4618      	mov	r0, r3
  401062:	4621      	mov	r1, r4
  401064:	4b11      	ldr	r3, [pc, #68]	; (4010ac <getPureAngleTwoIMU+0xcc>)
  401066:	4798      	blx	r3
  401068:	4c0d      	ldr	r4, [pc, #52]	; (4010a0 <getPureAngleTwoIMU+0xc0>)
  40106a:	a309      	add	r3, pc, #36	; (adr r3, 401090 <getPureAngleTwoIMU+0xb0>)
  40106c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401070:	47a0      	blx	r4
  401072:	4603      	mov	r3, r0
  401074:	460c      	mov	r4, r1
  401076:	e9c7 3402 	strd	r3, r4, [r7, #8]
	
	return angle;
  40107a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
}
  40107e:	4618      	mov	r0, r3
  401080:	4621      	mov	r1, r4
  401082:	3724      	adds	r7, #36	; 0x24
  401084:	46bd      	mov	sp, r7
  401086:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40108a:	bf00      	nop
  40108c:	f3af 8000 	nop.w
  401090:	1a63c1f8 	.word	0x1a63c1f8
  401094:	404ca5dc 	.word	0x404ca5dc
  401098:	43960000 	.word	0x43960000
  40109c:	0040ac99 	.word	0x0040ac99
  4010a0:	0040ad41 	.word	0x0040ad41
  4010a4:	0040a9d9 	.word	0x0040a9d9
  4010a8:	0040af95 	.word	0x0040af95
  4010ac:	00409ee1 	.word	0x00409ee1

004010b0 <getPureAngle>:

double getPureAngle(double *acel){
  4010b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4010b4:	b085      	sub	sp, #20
  4010b6:	af00      	add	r7, sp, #0
  4010b8:	6078      	str	r0, [r7, #4]
	double angle = 0.0;
  4010ba:	f04f 0300 	mov.w	r3, #0
  4010be:	f04f 0400 	mov.w	r4, #0
  4010c2:	e9c7 3402 	strd	r3, r4, [r7, #8]
	/*angle = acos( (acel[Axis_X]) / sqrt(acel[Axis_Y]*acel[Axis_Y] + acel[Axis_Z]*acel[Axis_Z] + acel[Axis_X]*acel[Axis_X] ) ) * (180.0/M_PI);
	if (acel[Axis_Y] < 0){
		angle = - angle;
	}*/
	
	angle = acos( (acel[Axis_Y]) / sqrt(acel[Axis_Y]*acel[Axis_Y] + acel[Axis_Z]*acel[Axis_Z] + acel[Axis_X]*acel[Axis_X] ) ) * (180.0/M_PI);
  4010c6:	687b      	ldr	r3, [r7, #4]
  4010c8:	3308      	adds	r3, #8
  4010ca:	e9d3 4500 	ldrd	r4, r5, [r3]
  4010ce:	687b      	ldr	r3, [r7, #4]
  4010d0:	3308      	adds	r3, #8
  4010d2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4010d6:	687b      	ldr	r3, [r7, #4]
  4010d8:	3308      	adds	r3, #8
  4010da:	e9d3 2300 	ldrd	r2, r3, [r3]
  4010de:	4e30      	ldr	r6, [pc, #192]	; (4011a0 <getPureAngle+0xf0>)
  4010e0:	47b0      	blx	r6
  4010e2:	4602      	mov	r2, r0
  4010e4:	460b      	mov	r3, r1
  4010e6:	4690      	mov	r8, r2
  4010e8:	4699      	mov	r9, r3
  4010ea:	687b      	ldr	r3, [r7, #4]
  4010ec:	3310      	adds	r3, #16
  4010ee:	e9d3 0100 	ldrd	r0, r1, [r3]
  4010f2:	687b      	ldr	r3, [r7, #4]
  4010f4:	3310      	adds	r3, #16
  4010f6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4010fa:	4e29      	ldr	r6, [pc, #164]	; (4011a0 <getPureAngle+0xf0>)
  4010fc:	47b0      	blx	r6
  4010fe:	4602      	mov	r2, r0
  401100:	460b      	mov	r3, r1
  401102:	4e28      	ldr	r6, [pc, #160]	; (4011a4 <getPureAngle+0xf4>)
  401104:	4640      	mov	r0, r8
  401106:	4649      	mov	r1, r9
  401108:	47b0      	blx	r6
  40110a:	4602      	mov	r2, r0
  40110c:	460b      	mov	r3, r1
  40110e:	4690      	mov	r8, r2
  401110:	4699      	mov	r9, r3
  401112:	687b      	ldr	r3, [r7, #4]
  401114:	e9d3 0100 	ldrd	r0, r1, [r3]
  401118:	687b      	ldr	r3, [r7, #4]
  40111a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40111e:	4e20      	ldr	r6, [pc, #128]	; (4011a0 <getPureAngle+0xf0>)
  401120:	47b0      	blx	r6
  401122:	4602      	mov	r2, r0
  401124:	460b      	mov	r3, r1
  401126:	4e1f      	ldr	r6, [pc, #124]	; (4011a4 <getPureAngle+0xf4>)
  401128:	4640      	mov	r0, r8
  40112a:	4649      	mov	r1, r9
  40112c:	47b0      	blx	r6
  40112e:	4602      	mov	r2, r0
  401130:	460b      	mov	r3, r1
  401132:	4610      	mov	r0, r2
  401134:	4619      	mov	r1, r3
  401136:	4b1c      	ldr	r3, [pc, #112]	; (4011a8 <getPureAngle+0xf8>)
  401138:	4798      	blx	r3
  40113a:	4602      	mov	r2, r0
  40113c:	460b      	mov	r3, r1
  40113e:	4e1b      	ldr	r6, [pc, #108]	; (4011ac <getPureAngle+0xfc>)
  401140:	4620      	mov	r0, r4
  401142:	4629      	mov	r1, r5
  401144:	47b0      	blx	r6
  401146:	4603      	mov	r3, r0
  401148:	460c      	mov	r4, r1
  40114a:	4618      	mov	r0, r3
  40114c:	4621      	mov	r1, r4
  40114e:	4b18      	ldr	r3, [pc, #96]	; (4011b0 <getPureAngle+0x100>)
  401150:	4798      	blx	r3
  401152:	4c13      	ldr	r4, [pc, #76]	; (4011a0 <getPureAngle+0xf0>)
  401154:	a310      	add	r3, pc, #64	; (adr r3, 401198 <getPureAngle+0xe8>)
  401156:	e9d3 2300 	ldrd	r2, r3, [r3]
  40115a:	47a0      	blx	r4
  40115c:	4603      	mov	r3, r0
  40115e:	460c      	mov	r4, r1
  401160:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if (acel[Axis_X] < 0){
  401164:	687b      	ldr	r3, [r7, #4]
  401166:	e9d3 0100 	ldrd	r0, r1, [r3]
  40116a:	4c12      	ldr	r4, [pc, #72]	; (4011b4 <getPureAngle+0x104>)
  40116c:	f04f 0200 	mov.w	r2, #0
  401170:	f04f 0300 	mov.w	r3, #0
  401174:	47a0      	blx	r4
  401176:	4603      	mov	r3, r0
  401178:	2b00      	cmp	r3, #0
  40117a:	d005      	beq.n	401188 <getPureAngle+0xd8>
		angle = - angle;
  40117c:	68bb      	ldr	r3, [r7, #8]
  40117e:	60bb      	str	r3, [r7, #8]
  401180:	68fb      	ldr	r3, [r7, #12]
  401182:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
  401186:	60fb      	str	r3, [r7, #12]
	}
	
	//angle = (sin( acel[Axis_Y]/ acel[Axis_X] ) * (180.0/M_PI));
	
	return angle;
  401188:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
}
  40118c:	4618      	mov	r0, r3
  40118e:	4621      	mov	r1, r4
  401190:	3714      	adds	r7, #20
  401192:	46bd      	mov	sp, r7
  401194:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401198:	1a63c1f8 	.word	0x1a63c1f8
  40119c:	404ca5dc 	.word	0x404ca5dc
  4011a0:	0040ad41 	.word	0x0040ad41
  4011a4:	0040a9dd 	.word	0x0040a9dd
  4011a8:	0040a2d5 	.word	0x0040a2d5
  4011ac:	0040af95 	.word	0x0040af95
  4011b0:	0040a225 	.word	0x0040a225
  4011b4:	0040b225 	.word	0x0040b225

004011b8 <getAllAcelValue>:

void getAllAcelValue(IMU_Addr_Dev dev, double *acel){
  4011b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4011bc:	b087      	sub	sp, #28
  4011be:	af00      	add	r7, sp, #0
  4011c0:	4603      	mov	r3, r0
  4011c2:	6039      	str	r1, [r7, #0]
  4011c4:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	uint8_t b[6] = {0};
  4011c6:	f107 030c 	add.w	r3, r7, #12
  4011ca:	2200      	movs	r2, #0
  4011cc:	601a      	str	r2, [r3, #0]
  4011ce:	809a      	strh	r2, [r3, #4]
	uint16_t raw_accel = 0;
  4011d0:	2300      	movs	r3, #0
  4011d2:	82bb      	strh	r3, [r7, #20]
	uint8_t i = 0;
  4011d4:	2300      	movs	r3, #0
  4011d6:	75fb      	strb	r3, [r7, #23]
	
	/* Reset Buffer: */
	for (i = 0; i < NUM_AXIS; i++) {
  4011d8:	2300      	movs	r3, #0
  4011da:	75fb      	strb	r3, [r7, #23]
  4011dc:	e00b      	b.n	4011f6 <getAllAcelValue+0x3e>
		acel[i] = -16000.0;
  4011de:	7dfb      	ldrb	r3, [r7, #23]
  4011e0:	00db      	lsls	r3, r3, #3
  4011e2:	683a      	ldr	r2, [r7, #0]
  4011e4:	18d1      	adds	r1, r2, r3
  4011e6:	f04f 0200 	mov.w	r2, #0
  4011ea:	4b53      	ldr	r3, [pc, #332]	; (401338 <getAllAcelValue+0x180>)
  4011ec:	e9c1 2300 	strd	r2, r3, [r1]
	uint8_t b[6] = {0};
	uint16_t raw_accel = 0;
	uint8_t i = 0;
	
	/* Reset Buffer: */
	for (i = 0; i < NUM_AXIS; i++) {
  4011f0:	7dfb      	ldrb	r3, [r7, #23]
  4011f2:	3301      	adds	r3, #1
  4011f4:	75fb      	strb	r3, [r7, #23]
  4011f6:	7dfb      	ldrb	r3, [r7, #23]
  4011f8:	2b02      	cmp	r3, #2
  4011fa:	d9f0      	bls.n	4011de <getAllAcelValue+0x26>
		acel[i] = -16000.0;
	}
	
	/* Check if the dev exists: */
	if (imu_probe(dev) != TWI_SUCCESS){
  4011fc:	79fb      	ldrb	r3, [r7, #7]
  4011fe:	4618      	mov	r0, r3
  401200:	4b4e      	ldr	r3, [pc, #312]	; (40133c <getAllAcelValue+0x184>)
  401202:	4798      	blx	r3
  401204:	4603      	mov	r3, r0
  401206:	2b00      	cmp	r3, #0
  401208:	f040 808b 	bne.w	401322 <getAllAcelValue+0x16a>
		return;
	}
	
	//Read all axis address:
	result = imu_read(dev, b, IMU_ACCEL_XOUT_H, sizeof(b));
  40120c:	f107 010c 	add.w	r1, r7, #12
  401210:	79f8      	ldrb	r0, [r7, #7]
  401212:	2306      	movs	r3, #6
  401214:	223b      	movs	r2, #59	; 0x3b
  401216:	4e4a      	ldr	r6, [pc, #296]	; (401340 <getAllAcelValue+0x188>)
  401218:	47b0      	blx	r6
  40121a:	4603      	mov	r3, r0
  40121c:	74fb      	strb	r3, [r7, #19]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  40121e:	f997 3013 	ldrsb.w	r3, [r7, #19]
  401222:	2b00      	cmp	r3, #0
  401224:	d17f      	bne.n	401326 <getAllAcelValue+0x16e>
	
	/* Defines the device for offset array */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
  401226:	79fb      	ldrb	r3, [r7, #7]
  401228:	2b68      	cmp	r3, #104	; 0x68
  40122a:	bf14      	ite	ne
  40122c:	2301      	movne	r3, #1
  40122e:	2300      	moveq	r3, #0
  401230:	b2db      	uxtb	r3, r3
  401232:	74bb      	strb	r3, [r7, #18]
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  401234:	2300      	movs	r3, #0
  401236:	75fb      	strb	r3, [r7, #23]
  401238:	e06f      	b.n	40131a <getAllAcelValue+0x162>
		raw_accel = (uint16_t)( (b[(2*i)] << 8) | b[(2*i)+1] );
  40123a:	7dfb      	ldrb	r3, [r7, #23]
  40123c:	005b      	lsls	r3, r3, #1
  40123e:	f107 0218 	add.w	r2, r7, #24
  401242:	4413      	add	r3, r2
  401244:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  401248:	021b      	lsls	r3, r3, #8
  40124a:	b21a      	sxth	r2, r3
  40124c:	7dfb      	ldrb	r3, [r7, #23]
  40124e:	005b      	lsls	r3, r3, #1
  401250:	3301      	adds	r3, #1
  401252:	f107 0118 	add.w	r1, r7, #24
  401256:	440b      	add	r3, r1
  401258:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  40125c:	b21b      	sxth	r3, r3
  40125e:	4313      	orrs	r3, r2
  401260:	b21b      	sxth	r3, r3
  401262:	82bb      	strh	r3, [r7, #20]
		if ( !(raw_accel & 0x8000) ){
  401264:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
  401268:	2b00      	cmp	r3, #0
  40126a:	db16      	blt.n	40129a <getAllAcelValue+0xe2>
			acel[i] = ((float) raw_accel) / CONST_ACCEL;
  40126c:	7dfb      	ldrb	r3, [r7, #23]
  40126e:	00db      	lsls	r3, r3, #3
  401270:	683a      	ldr	r2, [r7, #0]
  401272:	18d6      	adds	r6, r2, r3
  401274:	8aba      	ldrh	r2, [r7, #20]
  401276:	4b33      	ldr	r3, [pc, #204]	; (401344 <getAllAcelValue+0x18c>)
  401278:	4610      	mov	r0, r2
  40127a:	4798      	blx	r3
  40127c:	4602      	mov	r2, r0
  40127e:	4b32      	ldr	r3, [pc, #200]	; (401348 <getAllAcelValue+0x190>)
  401280:	4610      	mov	r0, r2
  401282:	4798      	blx	r3
  401284:	4b31      	ldr	r3, [pc, #196]	; (40134c <getAllAcelValue+0x194>)
  401286:	461c      	mov	r4, r3
  401288:	a329      	add	r3, pc, #164	; (adr r3, 401330 <getAllAcelValue+0x178>)
  40128a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40128e:	47a0      	blx	r4
  401290:	4602      	mov	r2, r0
  401292:	460b      	mov	r3, r1
  401294:	e9c6 2300 	strd	r2, r3, [r6]
  401298:	e01e      	b.n	4012d8 <getAllAcelValue+0x120>
			} else {
			raw_accel = ( ( (~raw_accel) +1 ) & 0x7FFF);
  40129a:	8abb      	ldrh	r3, [r7, #20]
  40129c:	425b      	negs	r3, r3
  40129e:	b29b      	uxth	r3, r3
  4012a0:	f3c3 030e 	ubfx	r3, r3, #0, #15
  4012a4:	82bb      	strh	r3, [r7, #20]
			acel[i] = -(((float) raw_accel) / CONST_ACCEL );
  4012a6:	7dfb      	ldrb	r3, [r7, #23]
  4012a8:	00db      	lsls	r3, r3, #3
  4012aa:	683a      	ldr	r2, [r7, #0]
  4012ac:	18d6      	adds	r6, r2, r3
  4012ae:	8aba      	ldrh	r2, [r7, #20]
  4012b0:	4b24      	ldr	r3, [pc, #144]	; (401344 <getAllAcelValue+0x18c>)
  4012b2:	4610      	mov	r0, r2
  4012b4:	4798      	blx	r3
  4012b6:	4602      	mov	r2, r0
  4012b8:	4b23      	ldr	r3, [pc, #140]	; (401348 <getAllAcelValue+0x190>)
  4012ba:	4610      	mov	r0, r2
  4012bc:	4798      	blx	r3
  4012be:	4b23      	ldr	r3, [pc, #140]	; (40134c <getAllAcelValue+0x194>)
  4012c0:	461c      	mov	r4, r3
  4012c2:	a31b      	add	r3, pc, #108	; (adr r3, 401330 <getAllAcelValue+0x178>)
  4012c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4012c8:	47a0      	blx	r4
  4012ca:	4602      	mov	r2, r0
  4012cc:	460b      	mov	r3, r1
  4012ce:	4690      	mov	r8, r2
  4012d0:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
  4012d4:	e9c6 8900 	strd	r8, r9, [r6]
		}
		acel[i] += offsetAcelIMU[IMUdev][i];	//Apply Offset
  4012d8:	7dfb      	ldrb	r3, [r7, #23]
  4012da:	00db      	lsls	r3, r3, #3
  4012dc:	683a      	ldr	r2, [r7, #0]
  4012de:	18d6      	adds	r6, r2, r3
  4012e0:	7dfb      	ldrb	r3, [r7, #23]
  4012e2:	00db      	lsls	r3, r3, #3
  4012e4:	683a      	ldr	r2, [r7, #0]
  4012e6:	4413      	add	r3, r2
  4012e8:	e9d3 0100 	ldrd	r0, r1, [r3]
  4012ec:	7cba      	ldrb	r2, [r7, #18]
  4012ee:	f897 e017 	ldrb.w	lr, [r7, #23]
  4012f2:	4b17      	ldr	r3, [pc, #92]	; (401350 <getAllAcelValue+0x198>)
  4012f4:	461c      	mov	r4, r3
  4012f6:	4613      	mov	r3, r2
  4012f8:	005b      	lsls	r3, r3, #1
  4012fa:	4413      	add	r3, r2
  4012fc:	4473      	add	r3, lr
  4012fe:	00db      	lsls	r3, r3, #3
  401300:	4622      	mov	r2, r4
  401302:	4413      	add	r3, r2
  401304:	e9d3 2300 	ldrd	r2, r3, [r3]
  401308:	4c12      	ldr	r4, [pc, #72]	; (401354 <getAllAcelValue+0x19c>)
  40130a:	47a0      	blx	r4
  40130c:	4602      	mov	r2, r0
  40130e:	460b      	mov	r3, r1
  401310:	e9c6 2300 	strd	r2, r3, [r6]
	
	/* Defines the device for offset array */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  401314:	7dfb      	ldrb	r3, [r7, #23]
  401316:	3301      	adds	r3, #1
  401318:	75fb      	strb	r3, [r7, #23]
  40131a:	7dfb      	ldrb	r3, [r7, #23]
  40131c:	2b02      	cmp	r3, #2
  40131e:	d98c      	bls.n	40123a <getAllAcelValue+0x82>
  401320:	e002      	b.n	401328 <getAllAcelValue+0x170>
		acel[i] = -16000.0;
	}
	
	/* Check if the dev exists: */
	if (imu_probe(dev) != TWI_SUCCESS){
		return;
  401322:	bf00      	nop
  401324:	e000      	b.n	401328 <getAllAcelValue+0x170>
	
	//Read all axis address:
	result = imu_read(dev, b, IMU_ACCEL_XOUT_H, sizeof(b));
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  401326:	bf00      	nop
			raw_accel = ( ( (~raw_accel) +1 ) & 0x7FFF);
			acel[i] = -(((float) raw_accel) / CONST_ACCEL );
		}
		acel[i] += offsetAcelIMU[IMUdev][i];	//Apply Offset
	}
}
  401328:	371c      	adds	r7, #28
  40132a:	46bd      	mov	sp, r7
  40132c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401330:	d2f1a9fc 	.word	0xd2f1a9fc
  401334:	4030624d 	.word	0x4030624d
  401338:	c0cf4000 	.word	0xc0cf4000
  40133c:	004017cd 	.word	0x004017cd
  401340:	00401a55 	.word	0x00401a55
  401344:	0040b4fd 	.word	0x0040b4fd
  401348:	0040ac99 	.word	0x0040ac99
  40134c:	0040af95 	.word	0x0040af95
  401350:	20000130 	.word	0x20000130
  401354:	0040a9dd 	.word	0x0040a9dd

00401358 <getAllGyroValue>:

void getAllGyroValue(IMU_Addr_Dev dev, double *gyro){
  401358:	b5f0      	push	{r4, r5, r6, r7, lr}
  40135a:	b087      	sub	sp, #28
  40135c:	af00      	add	r7, sp, #0
  40135e:	4603      	mov	r3, r0
  401360:	6039      	str	r1, [r7, #0]
  401362:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	uint8_t b[6] = {0};
  401364:	f107 030c 	add.w	r3, r7, #12
  401368:	2200      	movs	r2, #0
  40136a:	601a      	str	r2, [r3, #0]
  40136c:	809a      	strh	r2, [r3, #4]
	uint16_t itg = 0;
  40136e:	2300      	movs	r3, #0
  401370:	82bb      	strh	r3, [r7, #20]
	uint8_t i = 0;
  401372:	2300      	movs	r3, #0
  401374:	75fb      	strb	r3, [r7, #23]
	
	/* Reset Buffer: */
	for (i = 0; i < NUM_AXIS; i++) {
  401376:	2300      	movs	r3, #0
  401378:	75fb      	strb	r3, [r7, #23]
  40137a:	e00b      	b.n	401394 <getAllGyroValue+0x3c>
		gyro[i] = -16000.0;
  40137c:	7dfb      	ldrb	r3, [r7, #23]
  40137e:	00db      	lsls	r3, r3, #3
  401380:	683a      	ldr	r2, [r7, #0]
  401382:	441a      	add	r2, r3
  401384:	f04f 0300 	mov.w	r3, #0
  401388:	4c4e      	ldr	r4, [pc, #312]	; (4014c4 <getAllGyroValue+0x16c>)
  40138a:	e9c2 3400 	strd	r3, r4, [r2]
	uint8_t b[6] = {0};
	uint16_t itg = 0;
	uint8_t i = 0;
	
	/* Reset Buffer: */
	for (i = 0; i < NUM_AXIS; i++) {
  40138e:	7dfb      	ldrb	r3, [r7, #23]
  401390:	3301      	adds	r3, #1
  401392:	75fb      	strb	r3, [r7, #23]
  401394:	7dfb      	ldrb	r3, [r7, #23]
  401396:	2b02      	cmp	r3, #2
  401398:	d9f0      	bls.n	40137c <getAllGyroValue+0x24>
		gyro[i] = -16000.0;
	}
	
	/* Check if the dev exists: */
	if (imu_probe(dev) != TWI_SUCCESS){
  40139a:	79fb      	ldrb	r3, [r7, #7]
  40139c:	4618      	mov	r0, r3
  40139e:	4b4a      	ldr	r3, [pc, #296]	; (4014c8 <getAllGyroValue+0x170>)
  4013a0:	4798      	blx	r3
  4013a2:	4603      	mov	r3, r0
  4013a4:	2b00      	cmp	r3, #0
  4013a6:	f040 8087 	bne.w	4014b8 <getAllGyroValue+0x160>
		return;
	}
	
	//Read all axis address:
	result = imu_read(dev, b, IMU_GYRO_XOUT_H, sizeof(b));
  4013aa:	f107 010c 	add.w	r1, r7, #12
  4013ae:	79f8      	ldrb	r0, [r7, #7]
  4013b0:	2306      	movs	r3, #6
  4013b2:	2243      	movs	r2, #67	; 0x43
  4013b4:	4c45      	ldr	r4, [pc, #276]	; (4014cc <getAllGyroValue+0x174>)
  4013b6:	47a0      	blx	r4
  4013b8:	4603      	mov	r3, r0
  4013ba:	74fb      	strb	r3, [r7, #19]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  4013bc:	f997 3013 	ldrsb.w	r3, [r7, #19]
  4013c0:	2b00      	cmp	r3, #0
  4013c2:	d17b      	bne.n	4014bc <getAllGyroValue+0x164>
	
	/* Defines the device for offset array */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
  4013c4:	79fb      	ldrb	r3, [r7, #7]
  4013c6:	2b68      	cmp	r3, #104	; 0x68
  4013c8:	bf14      	ite	ne
  4013ca:	2301      	movne	r3, #1
  4013cc:	2300      	moveq	r3, #0
  4013ce:	b2db      	uxtb	r3, r3
  4013d0:	74bb      	strb	r3, [r7, #18]
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  4013d2:	2300      	movs	r3, #0
  4013d4:	75fb      	strb	r3, [r7, #23]
  4013d6:	e06b      	b.n	4014b0 <getAllGyroValue+0x158>
		itg = (uint16_t)( (b[(2*i)] << 8) | b[(2*i)+1] );
  4013d8:	7dfb      	ldrb	r3, [r7, #23]
  4013da:	005b      	lsls	r3, r3, #1
  4013dc:	f107 0218 	add.w	r2, r7, #24
  4013e0:	4413      	add	r3, r2
  4013e2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  4013e6:	021b      	lsls	r3, r3, #8
  4013e8:	b21a      	sxth	r2, r3
  4013ea:	7dfb      	ldrb	r3, [r7, #23]
  4013ec:	005b      	lsls	r3, r3, #1
  4013ee:	3301      	adds	r3, #1
  4013f0:	f107 0118 	add.w	r1, r7, #24
  4013f4:	440b      	add	r3, r1
  4013f6:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  4013fa:	b21b      	sxth	r3, r3
  4013fc:	4313      	orrs	r3, r2
  4013fe:	b21b      	sxth	r3, r3
  401400:	82bb      	strh	r3, [r7, #20]
		if ( !(itg & 0x8000) ){
  401402:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
  401406:	2b00      	cmp	r3, #0
  401408:	db16      	blt.n	401438 <getAllGyroValue+0xe0>
			gyro[i] = ((float) itg) / CONST_GYRO;
  40140a:	7dfb      	ldrb	r3, [r7, #23]
  40140c:	00db      	lsls	r3, r3, #3
  40140e:	683a      	ldr	r2, [r7, #0]
  401410:	18d5      	adds	r5, r2, r3
  401412:	8aba      	ldrh	r2, [r7, #20]
  401414:	4b2e      	ldr	r3, [pc, #184]	; (4014d0 <getAllGyroValue+0x178>)
  401416:	4610      	mov	r0, r2
  401418:	4798      	blx	r3
  40141a:	4602      	mov	r2, r0
  40141c:	4b2d      	ldr	r3, [pc, #180]	; (4014d4 <getAllGyroValue+0x17c>)
  40141e:	492e      	ldr	r1, [pc, #184]	; (4014d8 <getAllGyroValue+0x180>)
  401420:	4610      	mov	r0, r2
  401422:	4798      	blx	r3
  401424:	4603      	mov	r3, r0
  401426:	461a      	mov	r2, r3
  401428:	4b2c      	ldr	r3, [pc, #176]	; (4014dc <getAllGyroValue+0x184>)
  40142a:	4610      	mov	r0, r2
  40142c:	4798      	blx	r3
  40142e:	4603      	mov	r3, r0
  401430:	460c      	mov	r4, r1
  401432:	e9c5 3400 	strd	r3, r4, [r5]
  401436:	e01c      	b.n	401472 <getAllGyroValue+0x11a>
			} else {
			itg = ( ( (~itg) +1 ) & 0x7FFF);
  401438:	8abb      	ldrh	r3, [r7, #20]
  40143a:	425b      	negs	r3, r3
  40143c:	b29b      	uxth	r3, r3
  40143e:	f3c3 030e 	ubfx	r3, r3, #0, #15
  401442:	82bb      	strh	r3, [r7, #20]
			gyro[i] = -( ((float) itg) / CONST_GYRO );
  401444:	7dfb      	ldrb	r3, [r7, #23]
  401446:	00db      	lsls	r3, r3, #3
  401448:	683a      	ldr	r2, [r7, #0]
  40144a:	18d5      	adds	r5, r2, r3
  40144c:	8aba      	ldrh	r2, [r7, #20]
  40144e:	4b20      	ldr	r3, [pc, #128]	; (4014d0 <getAllGyroValue+0x178>)
  401450:	4610      	mov	r0, r2
  401452:	4798      	blx	r3
  401454:	4602      	mov	r2, r0
  401456:	4b1f      	ldr	r3, [pc, #124]	; (4014d4 <getAllGyroValue+0x17c>)
  401458:	491f      	ldr	r1, [pc, #124]	; (4014d8 <getAllGyroValue+0x180>)
  40145a:	4610      	mov	r0, r2
  40145c:	4798      	blx	r3
  40145e:	4603      	mov	r3, r0
  401460:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
  401464:	4b1d      	ldr	r3, [pc, #116]	; (4014dc <getAllGyroValue+0x184>)
  401466:	4610      	mov	r0, r2
  401468:	4798      	blx	r3
  40146a:	4603      	mov	r3, r0
  40146c:	460c      	mov	r4, r1
  40146e:	e9c5 3400 	strd	r3, r4, [r5]
		}
		gyro[i] += offsetGyroIMU[IMUdev][i];	//Apply Offset
  401472:	7dfb      	ldrb	r3, [r7, #23]
  401474:	00db      	lsls	r3, r3, #3
  401476:	683a      	ldr	r2, [r7, #0]
  401478:	18d5      	adds	r5, r2, r3
  40147a:	7dfb      	ldrb	r3, [r7, #23]
  40147c:	00db      	lsls	r3, r3, #3
  40147e:	683a      	ldr	r2, [r7, #0]
  401480:	4413      	add	r3, r2
  401482:	e9d3 0100 	ldrd	r0, r1, [r3]
  401486:	7cba      	ldrb	r2, [r7, #18]
  401488:	7dfc      	ldrb	r4, [r7, #23]
  40148a:	4e15      	ldr	r6, [pc, #84]	; (4014e0 <getAllGyroValue+0x188>)
  40148c:	4613      	mov	r3, r2
  40148e:	005b      	lsls	r3, r3, #1
  401490:	4413      	add	r3, r2
  401492:	4423      	add	r3, r4
  401494:	00db      	lsls	r3, r3, #3
  401496:	4433      	add	r3, r6
  401498:	cb18      	ldmia	r3, {r3, r4}
  40149a:	4e12      	ldr	r6, [pc, #72]	; (4014e4 <getAllGyroValue+0x18c>)
  40149c:	461a      	mov	r2, r3
  40149e:	4623      	mov	r3, r4
  4014a0:	47b0      	blx	r6
  4014a2:	4603      	mov	r3, r0
  4014a4:	460c      	mov	r4, r1
  4014a6:	e9c5 3400 	strd	r3, r4, [r5]
	
	/* Defines the device for offset array */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  4014aa:	7dfb      	ldrb	r3, [r7, #23]
  4014ac:	3301      	adds	r3, #1
  4014ae:	75fb      	strb	r3, [r7, #23]
  4014b0:	7dfb      	ldrb	r3, [r7, #23]
  4014b2:	2b02      	cmp	r3, #2
  4014b4:	d990      	bls.n	4013d8 <getAllGyroValue+0x80>
  4014b6:	e002      	b.n	4014be <getAllGyroValue+0x166>
		gyro[i] = -16000.0;
	}
	
	/* Check if the dev exists: */
	if (imu_probe(dev) != TWI_SUCCESS){
		return;
  4014b8:	bf00      	nop
  4014ba:	e000      	b.n	4014be <getAllGyroValue+0x166>
	
	//Read all axis address:
	result = imu_read(dev, b, IMU_GYRO_XOUT_H, sizeof(b));
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  4014bc:	bf00      	nop
			itg = ( ( (~itg) +1 ) & 0x7FFF);
			gyro[i] = -( ((float) itg) / CONST_GYRO );
		}
		gyro[i] += offsetGyroIMU[IMUdev][i];	//Apply Offset
	}
}
  4014be:	371c      	adds	r7, #28
  4014c0:	46bd      	mov	sp, r7
  4014c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4014c4:	c0cf4000 	.word	0xc0cf4000
  4014c8:	004017cd 	.word	0x004017cd
  4014cc:	00401a55 	.word	0x00401a55
  4014d0:	0040b4fd 	.word	0x0040b4fd
  4014d4:	0040b715 	.word	0x0040b715
  4014d8:	43030000 	.word	0x43030000
  4014dc:	0040ac99 	.word	0x0040ac99
  4014e0:	20000160 	.word	0x20000160
  4014e4:	0040a9dd 	.word	0x0040a9dd

004014e8 <runIMUCalibration>:
	return acel_value;
}

#define TOTAL_SAMPLE_CALIBRATION		100
#define DELAY_BETWEEN_SAMPLES			(100/portTICK_RATE_MS)
uint32_t runIMUCalibration(IMU_Addr_Dev dev, Axis_Op gAxis, Bool positiveG){
  4014e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4014ea:	b0a5      	sub	sp, #148	; 0x94
  4014ec:	af00      	add	r7, sp, #0
  4014ee:	4603      	mov	r3, r0
  4014f0:	71fb      	strb	r3, [r7, #7]
  4014f2:	460b      	mov	r3, r1
  4014f4:	71bb      	strb	r3, [r7, #6]
  4014f6:	4613      	mov	r3, r2
  4014f8:	717b      	strb	r3, [r7, #5]
	double acel[3] = {0};
  4014fa:	f107 0368 	add.w	r3, r7, #104	; 0x68
  4014fe:	2200      	movs	r2, #0
  401500:	601a      	str	r2, [r3, #0]
  401502:	605a      	str	r2, [r3, #4]
  401504:	609a      	str	r2, [r3, #8]
  401506:	60da      	str	r2, [r3, #12]
  401508:	611a      	str	r2, [r3, #16]
  40150a:	615a      	str	r2, [r3, #20]
	double gyro[3] = {0};
  40150c:	f107 0350 	add.w	r3, r7, #80	; 0x50
  401510:	2200      	movs	r2, #0
  401512:	601a      	str	r2, [r3, #0]
  401514:	605a      	str	r2, [r3, #4]
  401516:	609a      	str	r2, [r3, #8]
  401518:	60da      	str	r2, [r3, #12]
  40151a:	611a      	str	r2, [r3, #16]
  40151c:	615a      	str	r2, [r3, #20]
	double sumAcel[3] = {0};
  40151e:	f107 0338 	add.w	r3, r7, #56	; 0x38
  401522:	2200      	movs	r2, #0
  401524:	601a      	str	r2, [r3, #0]
  401526:	605a      	str	r2, [r3, #4]
  401528:	609a      	str	r2, [r3, #8]
  40152a:	60da      	str	r2, [r3, #12]
  40152c:	611a      	str	r2, [r3, #16]
  40152e:	615a      	str	r2, [r3, #20]
	double sumGyro[3] = {0};
  401530:	f107 0320 	add.w	r3, r7, #32
  401534:	2200      	movs	r2, #0
  401536:	601a      	str	r2, [r3, #0]
  401538:	605a      	str	r2, [r3, #4]
  40153a:	609a      	str	r2, [r3, #8]
  40153c:	60da      	str	r2, [r3, #12]
  40153e:	611a      	str	r2, [r3, #16]
  401540:	615a      	str	r2, [r3, #20]
	double gForce[3] = {0};
  401542:	f107 0308 	add.w	r3, r7, #8
  401546:	2200      	movs	r2, #0
  401548:	601a      	str	r2, [r3, #0]
  40154a:	605a      	str	r2, [r3, #4]
  40154c:	609a      	str	r2, [r3, #8]
  40154e:	60da      	str	r2, [r3, #12]
  401550:	611a      	str	r2, [r3, #16]
  401552:	615a      	str	r2, [r3, #20]
	uint32_t i, j;
	
	/* Check if IMU exists */
	uint32_t result = imu_probe(dev);
  401554:	79fb      	ldrb	r3, [r7, #7]
  401556:	4618      	mov	r0, r3
  401558:	4b91      	ldr	r3, [pc, #580]	; (4017a0 <runIMUCalibration+0x2b8>)
  40155a:	4798      	blx	r3
  40155c:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	if (result != TWI_SUCCESS){
  401560:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
  401564:	2b00      	cmp	r3, #0
  401566:	d002      	beq.n	40156e <runIMUCalibration+0x86>
		return result;
  401568:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
  40156c:	e110      	b.n	401790 <runIMUCalibration+0x2a8>
	}
	
	/* It define what axis from IMU is faced to G Force: */
	gForce[gAxis] = (positiveG ? (1.0) : (-1.0) ) * 1000;
  40156e:	79ba      	ldrb	r2, [r7, #6]
  401570:	797b      	ldrb	r3, [r7, #5]
  401572:	2b00      	cmp	r3, #0
  401574:	d003      	beq.n	40157e <runIMUCalibration+0x96>
  401576:	f04f 0300 	mov.w	r3, #0
  40157a:	4c8a      	ldr	r4, [pc, #552]	; (4017a4 <runIMUCalibration+0x2bc>)
  40157c:	e002      	b.n	401584 <runIMUCalibration+0x9c>
  40157e:	a486      	add	r4, pc, #536	; (adr r4, 401798 <runIMUCalibration+0x2b0>)
  401580:	e9d4 3400 	ldrd	r3, r4, [r4]
  401584:	00d2      	lsls	r2, r2, #3
  401586:	f107 0190 	add.w	r1, r7, #144	; 0x90
  40158a:	440a      	add	r2, r1
  40158c:	3a88      	subs	r2, #136	; 0x88
  40158e:	e9c2 3400 	strd	r3, r4, [r2]
	
	/* Define Zero for all Offsets to not be use in getAllAcelValue and getAllGyroValue */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
  401592:	79fb      	ldrb	r3, [r7, #7]
  401594:	2b68      	cmp	r3, #104	; 0x68
  401596:	bf14      	ite	ne
  401598:	2301      	movne	r3, #1
  40159a:	2300      	moveq	r3, #0
  40159c:	b2db      	uxtb	r3, r3
  40159e:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
	for (j = 0; j < NUM_AXIS; j++)
  4015a2:	2300      	movs	r3, #0
  4015a4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  4015a8:	e026      	b.n	4015f8 <runIMUCalibration+0x110>
	{
		offsetAcelIMU[IMUdev][j] = 0;
  4015aa:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
  4015ae:	497e      	ldr	r1, [pc, #504]	; (4017a8 <runIMUCalibration+0x2c0>)
  4015b0:	4613      	mov	r3, r2
  4015b2:	005b      	lsls	r3, r3, #1
  4015b4:	4413      	add	r3, r2
  4015b6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
  4015ba:	4413      	add	r3, r2
  4015bc:	00db      	lsls	r3, r3, #3
  4015be:	18ca      	adds	r2, r1, r3
  4015c0:	f04f 0300 	mov.w	r3, #0
  4015c4:	f04f 0400 	mov.w	r4, #0
  4015c8:	e9c2 3400 	strd	r3, r4, [r2]
		offsetGyroIMU[IMUdev][j] = 0;
  4015cc:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
  4015d0:	4976      	ldr	r1, [pc, #472]	; (4017ac <runIMUCalibration+0x2c4>)
  4015d2:	4613      	mov	r3, r2
  4015d4:	005b      	lsls	r3, r3, #1
  4015d6:	4413      	add	r3, r2
  4015d8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
  4015dc:	4413      	add	r3, r2
  4015de:	00db      	lsls	r3, r3, #3
  4015e0:	18ca      	adds	r2, r1, r3
  4015e2:	f04f 0300 	mov.w	r3, #0
  4015e6:	f04f 0400 	mov.w	r4, #0
  4015ea:	e9c2 3400 	strd	r3, r4, [r2]
	/* It define what axis from IMU is faced to G Force: */
	gForce[gAxis] = (positiveG ? (1.0) : (-1.0) ) * 1000;
	
	/* Define Zero for all Offsets to not be use in getAllAcelValue and getAllGyroValue */
	uint8_t IMUdev = IMUADDR_TO_NUM(dev);
	for (j = 0; j < NUM_AXIS; j++)
  4015ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  4015f2:	3301      	adds	r3, #1
  4015f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  4015f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  4015fc:	2b02      	cmp	r3, #2
  4015fe:	d9d4      	bls.n	4015aa <runIMUCalibration+0xc2>
		offsetAcelIMU[IMUdev][j] = 0;
		offsetGyroIMU[IMUdev][j] = 0;
	}
	
	/* Here's where it sample: */
	for (i = 0; i < TOTAL_SAMPLE_CALIBRATION; i++) {
  401600:	2300      	movs	r3, #0
  401602:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  401606:	e062      	b.n	4016ce <runIMUCalibration+0x1e6>
		getAllAcelValue(dev, acel);
  401608:	f107 0268 	add.w	r2, r7, #104	; 0x68
  40160c:	79fb      	ldrb	r3, [r7, #7]
  40160e:	4611      	mov	r1, r2
  401610:	4618      	mov	r0, r3
  401612:	4b67      	ldr	r3, [pc, #412]	; (4017b0 <runIMUCalibration+0x2c8>)
  401614:	4798      	blx	r3
		getAllGyroValue(dev, gyro);
  401616:	f107 0250 	add.w	r2, r7, #80	; 0x50
  40161a:	79fb      	ldrb	r3, [r7, #7]
  40161c:	4611      	mov	r1, r2
  40161e:	4618      	mov	r0, r3
  401620:	4b64      	ldr	r3, [pc, #400]	; (4017b4 <runIMUCalibration+0x2cc>)
  401622:	4798      	blx	r3
		
		for (j = 0; j < NUM_AXIS; j++) {
  401624:	2300      	movs	r3, #0
  401626:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  40162a:	e044      	b.n	4016b6 <runIMUCalibration+0x1ce>
			sumAcel[j] += acel[j];
  40162c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  401630:	00db      	lsls	r3, r3, #3
  401632:	f107 0290 	add.w	r2, r7, #144	; 0x90
  401636:	4413      	add	r3, r2
  401638:	3b58      	subs	r3, #88	; 0x58
  40163a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40163e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  401642:	00db      	lsls	r3, r3, #3
  401644:	f107 0290 	add.w	r2, r7, #144	; 0x90
  401648:	4413      	add	r3, r2
  40164a:	3b28      	subs	r3, #40	; 0x28
  40164c:	cb18      	ldmia	r3, {r3, r4}
  40164e:	4d5a      	ldr	r5, [pc, #360]	; (4017b8 <runIMUCalibration+0x2d0>)
  401650:	461a      	mov	r2, r3
  401652:	4623      	mov	r3, r4
  401654:	47a8      	blx	r5
  401656:	4603      	mov	r3, r0
  401658:	460c      	mov	r4, r1
  40165a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
  40165e:	00d2      	lsls	r2, r2, #3
  401660:	f107 0190 	add.w	r1, r7, #144	; 0x90
  401664:	440a      	add	r2, r1
  401666:	3a58      	subs	r2, #88	; 0x58
  401668:	e9c2 3400 	strd	r3, r4, [r2]
			sumGyro[j] += gyro[j];
  40166c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  401670:	00db      	lsls	r3, r3, #3
  401672:	f107 0290 	add.w	r2, r7, #144	; 0x90
  401676:	4413      	add	r3, r2
  401678:	3b70      	subs	r3, #112	; 0x70
  40167a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40167e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  401682:	00db      	lsls	r3, r3, #3
  401684:	f107 0290 	add.w	r2, r7, #144	; 0x90
  401688:	4413      	add	r3, r2
  40168a:	3b40      	subs	r3, #64	; 0x40
  40168c:	cb18      	ldmia	r3, {r3, r4}
  40168e:	4d4a      	ldr	r5, [pc, #296]	; (4017b8 <runIMUCalibration+0x2d0>)
  401690:	461a      	mov	r2, r3
  401692:	4623      	mov	r3, r4
  401694:	47a8      	blx	r5
  401696:	4603      	mov	r3, r0
  401698:	460c      	mov	r4, r1
  40169a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
  40169e:	00d2      	lsls	r2, r2, #3
  4016a0:	f107 0190 	add.w	r1, r7, #144	; 0x90
  4016a4:	440a      	add	r2, r1
  4016a6:	3a70      	subs	r2, #112	; 0x70
  4016a8:	e9c2 3400 	strd	r3, r4, [r2]
	/* Here's where it sample: */
	for (i = 0; i < TOTAL_SAMPLE_CALIBRATION; i++) {
		getAllAcelValue(dev, acel);
		getAllGyroValue(dev, gyro);
		
		for (j = 0; j < NUM_AXIS; j++) {
  4016ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  4016b0:	3301      	adds	r3, #1
  4016b2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  4016b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  4016ba:	2b02      	cmp	r3, #2
  4016bc:	d9b6      	bls.n	40162c <runIMUCalibration+0x144>
			sumAcel[j] += acel[j];
			sumGyro[j] += gyro[j];
		}
		
		vTaskDelay(DELAY_BETWEEN_SAMPLES);
  4016be:	2064      	movs	r0, #100	; 0x64
  4016c0:	4b3e      	ldr	r3, [pc, #248]	; (4017bc <runIMUCalibration+0x2d4>)
  4016c2:	4798      	blx	r3
		offsetAcelIMU[IMUdev][j] = 0;
		offsetGyroIMU[IMUdev][j] = 0;
	}
	
	/* Here's where it sample: */
	for (i = 0; i < TOTAL_SAMPLE_CALIBRATION; i++) {
  4016c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
  4016c8:	3301      	adds	r3, #1
  4016ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  4016ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
  4016d2:	2b63      	cmp	r3, #99	; 0x63
  4016d4:	d998      	bls.n	401608 <runIMUCalibration+0x120>
		
		vTaskDelay(DELAY_BETWEEN_SAMPLES);
	}
	
	/* Update all Offsets */
	for (j = 0; j < NUM_AXIS; j++)
  4016d6:	2300      	movs	r3, #0
  4016d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  4016dc:	e052      	b.n	401784 <runIMUCalibration+0x29c>
	{
		offsetAcelIMU[IMUdev][j] = (sumAcel[j]/TOTAL_SAMPLE_CALIBRATION) - gForce[j];
  4016de:	f897 5083 	ldrb.w	r5, [r7, #131]	; 0x83
  4016e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  4016e6:	00db      	lsls	r3, r3, #3
  4016e8:	f107 0290 	add.w	r2, r7, #144	; 0x90
  4016ec:	4413      	add	r3, r2
  4016ee:	3b58      	subs	r3, #88	; 0x58
  4016f0:	e9d3 0100 	ldrd	r0, r1, [r3]
  4016f4:	4c32      	ldr	r4, [pc, #200]	; (4017c0 <runIMUCalibration+0x2d8>)
  4016f6:	f04f 0200 	mov.w	r2, #0
  4016fa:	4b32      	ldr	r3, [pc, #200]	; (4017c4 <runIMUCalibration+0x2dc>)
  4016fc:	47a0      	blx	r4
  4016fe:	4603      	mov	r3, r0
  401700:	460c      	mov	r4, r1
  401702:	4618      	mov	r0, r3
  401704:	4621      	mov	r1, r4
  401706:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  40170a:	00db      	lsls	r3, r3, #3
  40170c:	f107 0290 	add.w	r2, r7, #144	; 0x90
  401710:	4413      	add	r3, r2
  401712:	3b88      	subs	r3, #136	; 0x88
  401714:	cb18      	ldmia	r3, {r3, r4}
  401716:	4e2c      	ldr	r6, [pc, #176]	; (4017c8 <runIMUCalibration+0x2e0>)
  401718:	461a      	mov	r2, r3
  40171a:	4623      	mov	r3, r4
  40171c:	47b0      	blx	r6
  40171e:	4603      	mov	r3, r0
  401720:	460c      	mov	r4, r1
  401722:	4619      	mov	r1, r3
  401724:	4622      	mov	r2, r4
  401726:	4c20      	ldr	r4, [pc, #128]	; (4017a8 <runIMUCalibration+0x2c0>)
  401728:	462b      	mov	r3, r5
  40172a:	005b      	lsls	r3, r3, #1
  40172c:	442b      	add	r3, r5
  40172e:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
  401732:	4403      	add	r3, r0
  401734:	00db      	lsls	r3, r3, #3
  401736:	4423      	add	r3, r4
  401738:	e9c3 1200 	strd	r1, r2, [r3]
		offsetGyroIMU[IMUdev][j] = (sumGyro[j]/TOTAL_SAMPLE_CALIBRATION);
  40173c:	f897 4083 	ldrb.w	r4, [r7, #131]	; 0x83
  401740:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  401744:	00db      	lsls	r3, r3, #3
  401746:	f107 0290 	add.w	r2, r7, #144	; 0x90
  40174a:	4413      	add	r3, r2
  40174c:	3b70      	subs	r3, #112	; 0x70
  40174e:	e9d3 0100 	ldrd	r0, r1, [r3]
  401752:	4d1b      	ldr	r5, [pc, #108]	; (4017c0 <runIMUCalibration+0x2d8>)
  401754:	f04f 0200 	mov.w	r2, #0
  401758:	4b1a      	ldr	r3, [pc, #104]	; (4017c4 <runIMUCalibration+0x2dc>)
  40175a:	47a8      	blx	r5
  40175c:	4602      	mov	r2, r0
  40175e:	460b      	mov	r3, r1
  401760:	4611      	mov	r1, r2
  401762:	461a      	mov	r2, r3
  401764:	4d11      	ldr	r5, [pc, #68]	; (4017ac <runIMUCalibration+0x2c4>)
  401766:	4623      	mov	r3, r4
  401768:	005b      	lsls	r3, r3, #1
  40176a:	4423      	add	r3, r4
  40176c:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
  401770:	4403      	add	r3, r0
  401772:	00db      	lsls	r3, r3, #3
  401774:	442b      	add	r3, r5
  401776:	e9c3 1200 	strd	r1, r2, [r3]
		
		vTaskDelay(DELAY_BETWEEN_SAMPLES);
	}
	
	/* Update all Offsets */
	for (j = 0; j < NUM_AXIS; j++)
  40177a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  40177e:	3301      	adds	r3, #1
  401780:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  401784:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  401788:	2b02      	cmp	r3, #2
  40178a:	d9a8      	bls.n	4016de <runIMUCalibration+0x1f6>
	{
		offsetAcelIMU[IMUdev][j] = (sumAcel[j]/TOTAL_SAMPLE_CALIBRATION) - gForce[j];
		offsetGyroIMU[IMUdev][j] = (sumGyro[j]/TOTAL_SAMPLE_CALIBRATION);
	}
	
	return result;
  40178c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
}
  401790:	4618      	mov	r0, r3
  401792:	3794      	adds	r7, #148	; 0x94
  401794:	46bd      	mov	sp, r7
  401796:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401798:	00000000 	.word	0x00000000
  40179c:	c08f4000 	.word	0xc08f4000
  4017a0:	004017cd 	.word	0x004017cd
  4017a4:	408f4000 	.word	0x408f4000
  4017a8:	20000130 	.word	0x20000130
  4017ac:	20000160 	.word	0x20000160
  4017b0:	004011b9 	.word	0x004011b9
  4017b4:	00401359 	.word	0x00401359
  4017b8:	0040a9dd 	.word	0x0040a9dd
  4017bc:	004077f5 	.word	0x004077f5
  4017c0:	0040af95 	.word	0x0040af95
  4017c4:	40590000 	.word	0x40590000
  4017c8:	0040a9d9 	.word	0x0040a9d9

004017cc <imu_probe>:

uint32_t imu_probe(IMU_Addr_Dev dev){
  4017cc:	b580      	push	{r7, lr}
  4017ce:	b082      	sub	sp, #8
  4017d0:	af00      	add	r7, sp, #0
  4017d2:	4603      	mov	r3, r0
  4017d4:	71fb      	strb	r3, [r7, #7]
	return imu_write(dev, 0, 0);
  4017d6:	79fb      	ldrb	r3, [r7, #7]
  4017d8:	2200      	movs	r2, #0
  4017da:	2100      	movs	r1, #0
  4017dc:	4618      	mov	r0, r3
  4017de:	4b03      	ldr	r3, [pc, #12]	; (4017ec <imu_probe+0x20>)
  4017e0:	4798      	blx	r3
  4017e2:	4603      	mov	r3, r0
	//return twi_probe(TWI0, dev);
}
  4017e4:	4618      	mov	r0, r3
  4017e6:	3708      	adds	r7, #8
  4017e8:	46bd      	mov	sp, r7
  4017ea:	bd80      	pop	{r7, pc}
  4017ec:	004019f1 	.word	0x004019f1

004017f0 <configIMU>:

status_code_t configIMU(void){
  4017f0:	b580      	push	{r7, lr}
  4017f2:	b082      	sub	sp, #8
  4017f4:	af00      	add	r7, sp, #0
	status_code_t status = ERR_IO_ERROR;
  4017f6:	23ff      	movs	r3, #255	; 0xff
  4017f8:	71fb      	strb	r3, [r7, #7]
	uint32_t probeState = TWI_NO_CHIP_FOUND;
  4017fa:	2303      	movs	r3, #3
  4017fc:	603b      	str	r3, [r7, #0]
	
	if (twi_init() != TWI_SUCCESS){
  4017fe:	4b1f      	ldr	r3, [pc, #124]	; (40187c <configIMU+0x8c>)
  401800:	4798      	blx	r3
  401802:	4603      	mov	r3, r0
  401804:	2b00      	cmp	r3, #0
  401806:	d005      	beq.n	401814 <configIMU+0x24>
		printf_mux("TWI Init Error!");
  401808:	481d      	ldr	r0, [pc, #116]	; (401880 <configIMU+0x90>)
  40180a:	4b1e      	ldr	r3, [pc, #120]	; (401884 <configIMU+0x94>)
  40180c:	4798      	blx	r3
		return ERR_IO_ERROR;
  40180e:	f04f 33ff 	mov.w	r3, #4294967295
  401812:	e02f      	b.n	401874 <configIMU+0x84>
	}
	
	probeState = imu_probe(IMU_Low);
  401814:	2068      	movs	r0, #104	; 0x68
  401816:	4b1c      	ldr	r3, [pc, #112]	; (401888 <configIMU+0x98>)
  401818:	4798      	blx	r3
  40181a:	6038      	str	r0, [r7, #0]
	if (probeState == TWI_SUCCESS) {
  40181c:	683b      	ldr	r3, [r7, #0]
  40181e:	2b00      	cmp	r3, #0
  401820:	d10c      	bne.n	40183c <configIMU+0x4c>
		
		status = imu_init(IMU_Low);
  401822:	2068      	movs	r0, #104	; 0x68
  401824:	4b19      	ldr	r3, [pc, #100]	; (40188c <configIMU+0x9c>)
  401826:	4798      	blx	r3
  401828:	4603      	mov	r3, r0
  40182a:	71fb      	strb	r3, [r7, #7]
		if (status != STATUS_OK){
  40182c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401830:	2b00      	cmp	r3, #0
  401832:	d006      	beq.n	401842 <configIMU+0x52>
			printf_mux("MPU6050 Low Init Error!\n");
  401834:	4816      	ldr	r0, [pc, #88]	; (401890 <configIMU+0xa0>)
  401836:	4b13      	ldr	r3, [pc, #76]	; (401884 <configIMU+0x94>)
  401838:	4798      	blx	r3
  40183a:	e002      	b.n	401842 <configIMU+0x52>
		}
		
	} else {
		printf_mux("IMU Low not Found!\n");
  40183c:	4815      	ldr	r0, [pc, #84]	; (401894 <configIMU+0xa4>)
  40183e:	4b11      	ldr	r3, [pc, #68]	; (401884 <configIMU+0x94>)
  401840:	4798      	blx	r3
	}
	
	probeState = imu_probe(IMU_High);
  401842:	2069      	movs	r0, #105	; 0x69
  401844:	4b10      	ldr	r3, [pc, #64]	; (401888 <configIMU+0x98>)
  401846:	4798      	blx	r3
  401848:	6038      	str	r0, [r7, #0]
	if (probeState == TWI_SUCCESS) {
  40184a:	683b      	ldr	r3, [r7, #0]
  40184c:	2b00      	cmp	r3, #0
  40184e:	d10c      	bne.n	40186a <configIMU+0x7a>
		
		status = imu_init(IMU_High);
  401850:	2069      	movs	r0, #105	; 0x69
  401852:	4b0e      	ldr	r3, [pc, #56]	; (40188c <configIMU+0x9c>)
  401854:	4798      	blx	r3
  401856:	4603      	mov	r3, r0
  401858:	71fb      	strb	r3, [r7, #7]
		if (status != STATUS_OK){
  40185a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40185e:	2b00      	cmp	r3, #0
  401860:	d006      	beq.n	401870 <configIMU+0x80>
			printf_mux("MPU6050 High Init Error!\n");
  401862:	480d      	ldr	r0, [pc, #52]	; (401898 <configIMU+0xa8>)
  401864:	4b07      	ldr	r3, [pc, #28]	; (401884 <configIMU+0x94>)
  401866:	4798      	blx	r3
  401868:	e002      	b.n	401870 <configIMU+0x80>
		}
		
	} else {
		printf_mux("IMU High not Found!\n");
  40186a:	480c      	ldr	r0, [pc, #48]	; (40189c <configIMU+0xac>)
  40186c:	4b05      	ldr	r3, [pc, #20]	; (401884 <configIMU+0x94>)
  40186e:	4798      	blx	r3
	}
	
	return status;
  401870:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
  401874:	4618      	mov	r0, r3
  401876:	3708      	adds	r7, #8
  401878:	46bd      	mov	sp, r7
  40187a:	bd80      	pop	{r7, pc}
  40187c:	004018a1 	.word	0x004018a1
  401880:	00413eb0 	.word	0x00413eb0
  401884:	00401d21 	.word	0x00401d21
  401888:	004017cd 	.word	0x004017cd
  40188c:	00401911 	.word	0x00401911
  401890:	00413ec0 	.word	0x00413ec0
  401894:	00413edc 	.word	0x00413edc
  401898:	00413ef0 	.word	0x00413ef0
  40189c:	00413f0c 	.word	0x00413f0c

004018a0 <twi_init>:

static uint8_t twi_init(void){
  4018a0:	b590      	push	{r4, r7, lr}
  4018a2:	b087      	sub	sp, #28
  4018a4:	af00      	add	r7, sp, #0
	freertos_peripheral_options_t driver_options = {
  4018a6:	4b12      	ldr	r3, [pc, #72]	; (4018f0 <twi_init+0x50>)
  4018a8:	1d3c      	adds	r4, r7, #4
  4018aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4018ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		(configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY),
		TWI_I2C_MASTER,
		( USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX | WAIT_TX_COMPLETE | WAIT_RX_COMPLETE)
	};
	
	freertos_twi = freertos_twi_master_init(TWI0, &driver_options);
  4018b0:	1d3b      	adds	r3, r7, #4
  4018b2:	4619      	mov	r1, r3
  4018b4:	480f      	ldr	r0, [pc, #60]	; (4018f4 <twi_init+0x54>)
  4018b6:	4b10      	ldr	r3, [pc, #64]	; (4018f8 <twi_init+0x58>)
  4018b8:	4798      	blx	r3
  4018ba:	4602      	mov	r2, r0
  4018bc:	4b0f      	ldr	r3, [pc, #60]	; (4018fc <twi_init+0x5c>)
  4018be:	601a      	str	r2, [r3, #0]
	
	configASSERT(freertos_twi);
  4018c0:	4b0e      	ldr	r3, [pc, #56]	; (4018fc <twi_init+0x5c>)
  4018c2:	681b      	ldr	r3, [r3, #0]
  4018c4:	2b00      	cmp	r3, #0
  4018c6:	d103      	bne.n	4018d0 <twi_init+0x30>
  4018c8:	4b0d      	ldr	r3, [pc, #52]	; (401900 <twi_init+0x60>)
  4018ca:	4798      	blx	r3
  4018cc:	bf00      	nop
  4018ce:	e7fd      	b.n	4018cc <twi_init+0x2c>
	uint8_t twi_flag = twi_set_speed(TWI0, TWI_SPEED, sysclk_get_cpu_hz());
  4018d0:	4b0c      	ldr	r3, [pc, #48]	; (401904 <twi_init+0x64>)
  4018d2:	4798      	blx	r3
  4018d4:	4603      	mov	r3, r0
  4018d6:	461a      	mov	r2, r3
  4018d8:	490b      	ldr	r1, [pc, #44]	; (401908 <twi_init+0x68>)
  4018da:	4806      	ldr	r0, [pc, #24]	; (4018f4 <twi_init+0x54>)
  4018dc:	4b0b      	ldr	r3, [pc, #44]	; (40190c <twi_init+0x6c>)
  4018de:	4798      	blx	r3
  4018e0:	4603      	mov	r3, r0
  4018e2:	75fb      	strb	r3, [r7, #23]
	return twi_flag;
  4018e4:	7dfb      	ldrb	r3, [r7, #23]
}
  4018e6:	4618      	mov	r0, r3
  4018e8:	371c      	adds	r7, #28
  4018ea:	46bd      	mov	sp, r7
  4018ec:	bd90      	pop	{r4, r7, pc}
  4018ee:	bf00      	nop
  4018f0:	00413f24 	.word	0x00413f24
  4018f4:	40018000 	.word	0x40018000
  4018f8:	00402dcd 	.word	0x00402dcd
  4018fc:	20004560 	.word	0x20004560
  401900:	00406961 	.word	0x00406961
  401904:	00400dc9 	.word	0x00400dc9
  401908:	00061a80 	.word	0x00061a80
  40190c:	00406049 	.word	0x00406049

00401910 <imu_init>:

static uint8_t imu_init(IMU_Addr_Dev IMU_Dev){
  401910:	b580      	push	{r7, lr}
  401912:	b084      	sub	sp, #16
  401914:	af00      	add	r7, sp, #0
  401916:	4603      	mov	r3, r0
  401918:	71fb      	strb	r3, [r7, #7]
	status_code_t result = STATUS_OK;	
  40191a:	2300      	movs	r3, #0
  40191c:	73fb      	strb	r3, [r7, #15]
	/*
	*	Define Sample Rate:
	*	Sample Rate = Gyroscope Output Rate/(1 + SMPLRT_DIV)
	*	Gyroscope Output Rate = 8 KHz
	*/
	result = imu_write(IMU_Dev, 0, IMU_SMPLRT_DIV);	//Sample Rate = 8 KHz
  40191e:	79fb      	ldrb	r3, [r7, #7]
  401920:	2219      	movs	r2, #25
  401922:	2100      	movs	r1, #0
  401924:	4618      	mov	r0, r3
  401926:	4b31      	ldr	r3, [pc, #196]	; (4019ec <imu_init+0xdc>)
  401928:	4798      	blx	r3
  40192a:	4603      	mov	r3, r0
  40192c:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  40192e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  401932:	2b00      	cmp	r3, #0
  401934:	d001      	beq.n	40193a <imu_init+0x2a>
  401936:	7bfb      	ldrb	r3, [r7, #15]
  401938:	e054      	b.n	4019e4 <imu_init+0xd4>
	*	EXT_SYNC_SET- External Frame Synchronication
	*	DLPF_CFG	- Digital Low Pass Filter
	*		Accel	- BW 260Hz / Delay: 0 ms
	*		Gyro	- BW 256Hz / Delay: 0.98 ms
	*/
	result = imu_write(IMU_Dev, 0, IMU_CONFIG);
  40193a:	79fb      	ldrb	r3, [r7, #7]
  40193c:	221a      	movs	r2, #26
  40193e:	2100      	movs	r1, #0
  401940:	4618      	mov	r0, r3
  401942:	4b2a      	ldr	r3, [pc, #168]	; (4019ec <imu_init+0xdc>)
  401944:	4798      	blx	r3
  401946:	4603      	mov	r3, r0
  401948:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  40194a:	f997 300f 	ldrsb.w	r3, [r7, #15]
  40194e:	2b00      	cmp	r3, #0
  401950:	d001      	beq.n	401956 <imu_init+0x46>
  401952:	7bfb      	ldrb	r3, [r7, #15]
  401954:	e046      	b.n	4019e4 <imu_init+0xd4>
	
	/*
	*	FS_SEL	- Full Scale for Gyroscope
	*		FS_SEL: 0 = +-250 °/s
	*/
	result = imu_write(IMU_Dev, 0, IMU_GYRO_CONFIG);
  401956:	79fb      	ldrb	r3, [r7, #7]
  401958:	221b      	movs	r2, #27
  40195a:	2100      	movs	r1, #0
  40195c:	4618      	mov	r0, r3
  40195e:	4b23      	ldr	r3, [pc, #140]	; (4019ec <imu_init+0xdc>)
  401960:	4798      	blx	r3
  401962:	4603      	mov	r3, r0
  401964:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  401966:	f997 300f 	ldrsb.w	r3, [r7, #15]
  40196a:	2b00      	cmp	r3, #0
  40196c:	d001      	beq.n	401972 <imu_init+0x62>
  40196e:	7bfb      	ldrb	r3, [r7, #15]
  401970:	e038      	b.n	4019e4 <imu_init+0xd4>
	
	/*
	*	AFS_SEL	- Full Scale for Accelerometer
	*		AFS_SEL: 0 = +-2g
	*/
	result = imu_write(IMU_Dev, 0, IMU_ACCEL_CONFIG);
  401972:	79fb      	ldrb	r3, [r7, #7]
  401974:	221c      	movs	r2, #28
  401976:	2100      	movs	r1, #0
  401978:	4618      	mov	r0, r3
  40197a:	4b1c      	ldr	r3, [pc, #112]	; (4019ec <imu_init+0xdc>)
  40197c:	4798      	blx	r3
  40197e:	4603      	mov	r3, r0
  401980:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  401982:	f997 300f 	ldrsb.w	r3, [r7, #15]
  401986:	2b00      	cmp	r3, #0
  401988:	d001      	beq.n	40198e <imu_init+0x7e>
  40198a:	7bfb      	ldrb	r3, [r7, #15]
  40198c:	e02a      	b.n	4019e4 <imu_init+0xd4>
	
	/*
	*	Interrupt Enable
	*		All interrupt disable
	*/
	result = imu_write(IMU_Dev, 0, IMU_INT_ENABLE);
  40198e:	79fb      	ldrb	r3, [r7, #7]
  401990:	2238      	movs	r2, #56	; 0x38
  401992:	2100      	movs	r1, #0
  401994:	4618      	mov	r0, r3
  401996:	4b15      	ldr	r3, [pc, #84]	; (4019ec <imu_init+0xdc>)
  401998:	4798      	blx	r3
  40199a:	4603      	mov	r3, r0
  40199c:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  40199e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4019a2:	2b00      	cmp	r3, #0
  4019a4:	d001      	beq.n	4019aa <imu_init+0x9a>
  4019a6:	7bfb      	ldrb	r3, [r7, #15]
  4019a8:	e01c      	b.n	4019e4 <imu_init+0xd4>
	
	result = imu_write(IMU_Dev, 0, IMU_USER_CTRL);
  4019aa:	79fb      	ldrb	r3, [r7, #7]
  4019ac:	226a      	movs	r2, #106	; 0x6a
  4019ae:	2100      	movs	r1, #0
  4019b0:	4618      	mov	r0, r3
  4019b2:	4b0e      	ldr	r3, [pc, #56]	; (4019ec <imu_init+0xdc>)
  4019b4:	4798      	blx	r3
  4019b6:	4603      	mov	r3, r0
  4019b8:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  4019ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4019be:	2b00      	cmp	r3, #0
  4019c0:	d001      	beq.n	4019c6 <imu_init+0xb6>
  4019c2:	7bfb      	ldrb	r3, [r7, #15]
  4019c4:	e00e      	b.n	4019e4 <imu_init+0xd4>
	*		Disable Temperature sensor
	*		PLL with Z axis gyroscope reference
	*		Enable IMU
	*/
	//result = imu_write(IMU_Dev, 0x0B, IMU_PWR_MGMT_1);
	result = imu_write(IMU_Dev, 0, IMU_PWR_MGMT_1);
  4019c6:	79fb      	ldrb	r3, [r7, #7]
  4019c8:	226b      	movs	r2, #107	; 0x6b
  4019ca:	2100      	movs	r1, #0
  4019cc:	4618      	mov	r0, r3
  4019ce:	4b07      	ldr	r3, [pc, #28]	; (4019ec <imu_init+0xdc>)
  4019d0:	4798      	blx	r3
  4019d2:	4603      	mov	r3, r0
  4019d4:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  4019d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4019da:	2b00      	cmp	r3, #0
  4019dc:	d001      	beq.n	4019e2 <imu_init+0xd2>
  4019de:	7bfb      	ldrb	r3, [r7, #15]
  4019e0:	e000      	b.n	4019e4 <imu_init+0xd4>
	
	return result;
  4019e2:	7bfb      	ldrb	r3, [r7, #15]
}
  4019e4:	4618      	mov	r0, r3
  4019e6:	3710      	adds	r7, #16
  4019e8:	46bd      	mov	sp, r7
  4019ea:	bd80      	pop	{r7, pc}
  4019ec:	004019f1 	.word	0x004019f1

004019f0 <imu_write>:

static status_code_t imu_write(IMU_Addr_Dev imu_addr, uint8_t value, IMU_Addr_Reg imu_reg){
  4019f0:	b590      	push	{r4, r7, lr}
  4019f2:	b089      	sub	sp, #36	; 0x24
  4019f4:	af00      	add	r7, sp, #0
  4019f6:	4603      	mov	r3, r0
  4019f8:	71fb      	strb	r3, [r7, #7]
  4019fa:	460b      	mov	r3, r1
  4019fc:	71bb      	strb	r3, [r7, #6]
  4019fe:	4613      	mov	r3, r2
  401a00:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  401a02:	f107 0308 	add.w	r3, r7, #8
  401a06:	2200      	movs	r2, #0
  401a08:	601a      	str	r2, [r3, #0]
  401a0a:	605a      	str	r2, [r3, #4]
  401a0c:	609a      	str	r2, [r3, #8]
  401a0e:	60da      	str	r2, [r3, #12]
  401a10:	611a      	str	r2, [r3, #16]
  401a12:	797b      	ldrb	r3, [r7, #5]
  401a14:	723b      	strb	r3, [r7, #8]
  401a16:	2301      	movs	r3, #1
  401a18:	60fb      	str	r3, [r7, #12]
  401a1a:	1dbb      	adds	r3, r7, #6
  401a1c:	613b      	str	r3, [r7, #16]
  401a1e:	2301      	movs	r3, #1
  401a20:	617b      	str	r3, [r7, #20]
  401a22:	79fb      	ldrb	r3, [r7, #7]
  401a24:	763b      	strb	r3, [r7, #24]
		.buffer			= &value,
		.length			= 1,
		.chip			= ((uint8_t) imu_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  401a26:	2312      	movs	r3, #18
  401a28:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_write_packet(freertos_twi, &tx, TWI_BLOCK_TIME);
  401a2a:	4b08      	ldr	r3, [pc, #32]	; (401a4c <imu_write+0x5c>)
  401a2c:	6818      	ldr	r0, [r3, #0]
  401a2e:	f107 0108 	add.w	r1, r7, #8
  401a32:	2300      	movs	r3, #0
  401a34:	f04f 32ff 	mov.w	r2, #4294967295
  401a38:	4c05      	ldr	r4, [pc, #20]	; (401a50 <imu_write+0x60>)
  401a3a:	47a0      	blx	r4
  401a3c:	4603      	mov	r3, r0
  401a3e:	77fb      	strb	r3, [r7, #31]
	
	return result;
  401a40:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
  401a44:	4618      	mov	r0, r3
  401a46:	3724      	adds	r7, #36	; 0x24
  401a48:	46bd      	mov	sp, r7
  401a4a:	bd90      	pop	{r4, r7, pc}
  401a4c:	20004560 	.word	0x20004560
  401a50:	00402f4d 	.word	0x00402f4d

00401a54 <imu_read>:

static status_code_t imu_read (IMU_Addr_Dev imu_addr, uint8_t *value, IMU_Addr_Reg imu_reg, uint8_t len){
  401a54:	b590      	push	{r4, r7, lr}
  401a56:	b089      	sub	sp, #36	; 0x24
  401a58:	af00      	add	r7, sp, #0
  401a5a:	6039      	str	r1, [r7, #0]
  401a5c:	4611      	mov	r1, r2
  401a5e:	461a      	mov	r2, r3
  401a60:	4603      	mov	r3, r0
  401a62:	71fb      	strb	r3, [r7, #7]
  401a64:	460b      	mov	r3, r1
  401a66:	71bb      	strb	r3, [r7, #6]
  401a68:	4613      	mov	r3, r2
  401a6a:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  401a6c:	f107 0308 	add.w	r3, r7, #8
  401a70:	2200      	movs	r2, #0
  401a72:	601a      	str	r2, [r3, #0]
  401a74:	605a      	str	r2, [r3, #4]
  401a76:	609a      	str	r2, [r3, #8]
  401a78:	60da      	str	r2, [r3, #12]
  401a7a:	611a      	str	r2, [r3, #16]
  401a7c:	79bb      	ldrb	r3, [r7, #6]
  401a7e:	723b      	strb	r3, [r7, #8]
  401a80:	2301      	movs	r3, #1
  401a82:	60fb      	str	r3, [r7, #12]
  401a84:	683b      	ldr	r3, [r7, #0]
  401a86:	613b      	str	r3, [r7, #16]
  401a88:	797b      	ldrb	r3, [r7, #5]
  401a8a:	617b      	str	r3, [r7, #20]
  401a8c:	79fb      	ldrb	r3, [r7, #7]
  401a8e:	763b      	strb	r3, [r7, #24]
		.buffer			= value,
		.length			= len,
		.chip			= ((uint8_t) imu_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  401a90:	2312      	movs	r3, #18
  401a92:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
  401a94:	4b08      	ldr	r3, [pc, #32]	; (401ab8 <imu_read+0x64>)
  401a96:	6818      	ldr	r0, [r3, #0]
  401a98:	f107 0108 	add.w	r1, r7, #8
  401a9c:	2300      	movs	r3, #0
  401a9e:	f04f 32ff 	mov.w	r2, #4294967295
  401aa2:	4c06      	ldr	r4, [pc, #24]	; (401abc <imu_read+0x68>)
  401aa4:	47a0      	blx	r4
  401aa6:	4603      	mov	r3, r0
  401aa8:	77fb      	strb	r3, [r7, #31]
	
	return result;
  401aaa:	f997 301f 	ldrsb.w	r3, [r7, #31]
  401aae:	4618      	mov	r0, r3
  401ab0:	3724      	adds	r7, #36	; 0x24
  401ab2:	46bd      	mov	sp, r7
  401ab4:	bd90      	pop	{r4, r7, pc}
  401ab6:	bf00      	nop
  401ab8:	20004560 	.word	0x20004560
  401abc:	00403191 	.word	0x00403191

00401ac0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401ac0:	b480      	push	{r7}
  401ac2:	b083      	sub	sp, #12
  401ac4:	af00      	add	r7, sp, #0
  401ac6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401ac8:	687b      	ldr	r3, [r7, #4]
  401aca:	2b07      	cmp	r3, #7
  401acc:	d825      	bhi.n	401b1a <osc_get_rate+0x5a>
  401ace:	a201      	add	r2, pc, #4	; (adr r2, 401ad4 <osc_get_rate+0x14>)
  401ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401ad4:	00401af5 	.word	0x00401af5
  401ad8:	00401afb 	.word	0x00401afb
  401adc:	00401b01 	.word	0x00401b01
  401ae0:	00401b07 	.word	0x00401b07
  401ae4:	00401b0b 	.word	0x00401b0b
  401ae8:	00401b0f 	.word	0x00401b0f
  401aec:	00401b13 	.word	0x00401b13
  401af0:	00401b17 	.word	0x00401b17
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401af4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401af8:	e010      	b.n	401b1c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401afa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401afe:	e00d      	b.n	401b1c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401b00:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401b04:	e00a      	b.n	401b1c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401b06:	4b08      	ldr	r3, [pc, #32]	; (401b28 <osc_get_rate+0x68>)
  401b08:	e008      	b.n	401b1c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401b0a:	4b08      	ldr	r3, [pc, #32]	; (401b2c <osc_get_rate+0x6c>)
  401b0c:	e006      	b.n	401b1c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401b0e:	4b08      	ldr	r3, [pc, #32]	; (401b30 <osc_get_rate+0x70>)
  401b10:	e004      	b.n	401b1c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401b12:	4b07      	ldr	r3, [pc, #28]	; (401b30 <osc_get_rate+0x70>)
  401b14:	e002      	b.n	401b1c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401b16:	4b06      	ldr	r3, [pc, #24]	; (401b30 <osc_get_rate+0x70>)
  401b18:	e000      	b.n	401b1c <osc_get_rate+0x5c>
	}

	return 0;
  401b1a:	2300      	movs	r3, #0
}
  401b1c:	4618      	mov	r0, r3
  401b1e:	370c      	adds	r7, #12
  401b20:	46bd      	mov	sp, r7
  401b22:	bc80      	pop	{r7}
  401b24:	4770      	bx	lr
  401b26:	bf00      	nop
  401b28:	003d0900 	.word	0x003d0900
  401b2c:	007a1200 	.word	0x007a1200
  401b30:	00b71b00 	.word	0x00b71b00

00401b34 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401b34:	b580      	push	{r7, lr}
  401b36:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401b38:	2006      	movs	r0, #6
  401b3a:	4b03      	ldr	r3, [pc, #12]	; (401b48 <sysclk_get_main_hz+0x14>)
  401b3c:	4798      	blx	r3
  401b3e:	4603      	mov	r3, r0
  401b40:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401b42:	4618      	mov	r0, r3
  401b44:	bd80      	pop	{r7, pc}
  401b46:	bf00      	nop
  401b48:	00401ac1 	.word	0x00401ac1

00401b4c <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401b4c:	b580      	push	{r7, lr}
  401b4e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401b50:	4b02      	ldr	r3, [pc, #8]	; (401b5c <sysclk_get_peripheral_hz+0x10>)
  401b52:	4798      	blx	r3
  401b54:	4603      	mov	r3, r0
  401b56:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401b58:	4618      	mov	r0, r3
  401b5a:	bd80      	pop	{r7, pc}
  401b5c:	00401b35 	.word	0x00401b35

00401b60 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401b60:	b580      	push	{r7, lr}
  401b62:	b082      	sub	sp, #8
  401b64:	af00      	add	r7, sp, #0
  401b66:	6078      	str	r0, [r7, #4]
  401b68:	460b      	mov	r3, r1
  401b6a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401b6c:	687b      	ldr	r3, [r7, #4]
  401b6e:	4a20      	ldr	r2, [pc, #128]	; (401bf0 <usart_serial_putchar+0x90>)
  401b70:	4293      	cmp	r3, r2
  401b72:	d10a      	bne.n	401b8a <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401b74:	bf00      	nop
  401b76:	78fb      	ldrb	r3, [r7, #3]
  401b78:	4619      	mov	r1, r3
  401b7a:	6878      	ldr	r0, [r7, #4]
  401b7c:	4b1d      	ldr	r3, [pc, #116]	; (401bf4 <usart_serial_putchar+0x94>)
  401b7e:	4798      	blx	r3
  401b80:	4603      	mov	r3, r0
  401b82:	2b00      	cmp	r3, #0
  401b84:	d1f7      	bne.n	401b76 <usart_serial_putchar+0x16>
		return 1;
  401b86:	2301      	movs	r3, #1
  401b88:	e02d      	b.n	401be6 <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401b8a:	687b      	ldr	r3, [r7, #4]
  401b8c:	4a1a      	ldr	r2, [pc, #104]	; (401bf8 <usart_serial_putchar+0x98>)
  401b8e:	4293      	cmp	r3, r2
  401b90:	d10a      	bne.n	401ba8 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  401b92:	bf00      	nop
  401b94:	78fb      	ldrb	r3, [r7, #3]
  401b96:	4619      	mov	r1, r3
  401b98:	6878      	ldr	r0, [r7, #4]
  401b9a:	4b16      	ldr	r3, [pc, #88]	; (401bf4 <usart_serial_putchar+0x94>)
  401b9c:	4798      	blx	r3
  401b9e:	4603      	mov	r3, r0
  401ba0:	2b00      	cmp	r3, #0
  401ba2:	d1f7      	bne.n	401b94 <usart_serial_putchar+0x34>
		return 1;
  401ba4:	2301      	movs	r3, #1
  401ba6:	e01e      	b.n	401be6 <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401ba8:	687b      	ldr	r3, [r7, #4]
  401baa:	4a14      	ldr	r2, [pc, #80]	; (401bfc <usart_serial_putchar+0x9c>)
  401bac:	4293      	cmp	r3, r2
  401bae:	d10a      	bne.n	401bc6 <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  401bb0:	bf00      	nop
  401bb2:	78fb      	ldrb	r3, [r7, #3]
  401bb4:	4619      	mov	r1, r3
  401bb6:	6878      	ldr	r0, [r7, #4]
  401bb8:	4b11      	ldr	r3, [pc, #68]	; (401c00 <usart_serial_putchar+0xa0>)
  401bba:	4798      	blx	r3
  401bbc:	4603      	mov	r3, r0
  401bbe:	2b00      	cmp	r3, #0
  401bc0:	d1f7      	bne.n	401bb2 <usart_serial_putchar+0x52>
		return 1;
  401bc2:	2301      	movs	r3, #1
  401bc4:	e00f      	b.n	401be6 <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401bc6:	687b      	ldr	r3, [r7, #4]
  401bc8:	4a0e      	ldr	r2, [pc, #56]	; (401c04 <usart_serial_putchar+0xa4>)
  401bca:	4293      	cmp	r3, r2
  401bcc:	d10a      	bne.n	401be4 <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  401bce:	bf00      	nop
  401bd0:	78fb      	ldrb	r3, [r7, #3]
  401bd2:	4619      	mov	r1, r3
  401bd4:	6878      	ldr	r0, [r7, #4]
  401bd6:	4b0a      	ldr	r3, [pc, #40]	; (401c00 <usart_serial_putchar+0xa0>)
  401bd8:	4798      	blx	r3
  401bda:	4603      	mov	r3, r0
  401bdc:	2b00      	cmp	r3, #0
  401bde:	d1f7      	bne.n	401bd0 <usart_serial_putchar+0x70>
		return 1;
  401be0:	2301      	movs	r3, #1
  401be2:	e000      	b.n	401be6 <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401be4:	2300      	movs	r3, #0
}
  401be6:	4618      	mov	r0, r3
  401be8:	3708      	adds	r7, #8
  401bea:	46bd      	mov	sp, r7
  401bec:	bd80      	pop	{r7, pc}
  401bee:	bf00      	nop
  401bf0:	400e0600 	.word	0x400e0600
  401bf4:	0040629d 	.word	0x0040629d
  401bf8:	400e0800 	.word	0x400e0800
  401bfc:	40024000 	.word	0x40024000
  401c00:	004062fd 	.word	0x004062fd
  401c04:	40028000 	.word	0x40028000

00401c08 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401c08:	b580      	push	{r7, lr}
  401c0a:	b084      	sub	sp, #16
  401c0c:	af00      	add	r7, sp, #0
  401c0e:	6078      	str	r0, [r7, #4]
  401c10:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  401c12:	2300      	movs	r3, #0
  401c14:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401c16:	687b      	ldr	r3, [r7, #4]
  401c18:	4a1f      	ldr	r2, [pc, #124]	; (401c98 <usart_serial_getchar+0x90>)
  401c1a:	4293      	cmp	r3, r2
  401c1c:	d107      	bne.n	401c2e <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  401c1e:	bf00      	nop
  401c20:	6839      	ldr	r1, [r7, #0]
  401c22:	6878      	ldr	r0, [r7, #4]
  401c24:	4b1d      	ldr	r3, [pc, #116]	; (401c9c <usart_serial_getchar+0x94>)
  401c26:	4798      	blx	r3
  401c28:	4603      	mov	r3, r0
  401c2a:	2b00      	cmp	r3, #0
  401c2c:	d1f8      	bne.n	401c20 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401c2e:	687b      	ldr	r3, [r7, #4]
  401c30:	4a1b      	ldr	r2, [pc, #108]	; (401ca0 <usart_serial_getchar+0x98>)
  401c32:	4293      	cmp	r3, r2
  401c34:	d107      	bne.n	401c46 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401c36:	bf00      	nop
  401c38:	6839      	ldr	r1, [r7, #0]
  401c3a:	6878      	ldr	r0, [r7, #4]
  401c3c:	4b17      	ldr	r3, [pc, #92]	; (401c9c <usart_serial_getchar+0x94>)
  401c3e:	4798      	blx	r3
  401c40:	4603      	mov	r3, r0
  401c42:	2b00      	cmp	r3, #0
  401c44:	d1f8      	bne.n	401c38 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401c46:	687b      	ldr	r3, [r7, #4]
  401c48:	4a16      	ldr	r2, [pc, #88]	; (401ca4 <usart_serial_getchar+0x9c>)
  401c4a:	4293      	cmp	r3, r2
  401c4c:	d10d      	bne.n	401c6a <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  401c4e:	bf00      	nop
  401c50:	f107 030c 	add.w	r3, r7, #12
  401c54:	4619      	mov	r1, r3
  401c56:	6878      	ldr	r0, [r7, #4]
  401c58:	4b13      	ldr	r3, [pc, #76]	; (401ca8 <usart_serial_getchar+0xa0>)
  401c5a:	4798      	blx	r3
  401c5c:	4603      	mov	r3, r0
  401c5e:	2b00      	cmp	r3, #0
  401c60:	d1f6      	bne.n	401c50 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  401c62:	68fb      	ldr	r3, [r7, #12]
  401c64:	b2da      	uxtb	r2, r3
  401c66:	683b      	ldr	r3, [r7, #0]
  401c68:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401c6a:	687b      	ldr	r3, [r7, #4]
  401c6c:	4a0f      	ldr	r2, [pc, #60]	; (401cac <usart_serial_getchar+0xa4>)
  401c6e:	4293      	cmp	r3, r2
  401c70:	d10d      	bne.n	401c8e <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  401c72:	bf00      	nop
  401c74:	f107 030c 	add.w	r3, r7, #12
  401c78:	4619      	mov	r1, r3
  401c7a:	6878      	ldr	r0, [r7, #4]
  401c7c:	4b0a      	ldr	r3, [pc, #40]	; (401ca8 <usart_serial_getchar+0xa0>)
  401c7e:	4798      	blx	r3
  401c80:	4603      	mov	r3, r0
  401c82:	2b00      	cmp	r3, #0
  401c84:	d1f6      	bne.n	401c74 <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  401c86:	68fb      	ldr	r3, [r7, #12]
  401c88:	b2da      	uxtb	r2, r3
  401c8a:	683b      	ldr	r3, [r7, #0]
  401c8c:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401c8e:	bf00      	nop
  401c90:	3710      	adds	r7, #16
  401c92:	46bd      	mov	sp, r7
  401c94:	bd80      	pop	{r7, pc}
  401c96:	bf00      	nop
  401c98:	400e0600 	.word	0x400e0600
  401c9c:	004062cd 	.word	0x004062cd
  401ca0:	400e0800 	.word	0x400e0800
  401ca4:	40024000 	.word	0x40024000
  401ca8:	0040632d 	.word	0x0040632d
  401cac:	40028000 	.word	0x40028000

00401cb0 <send_uart>:
freertos_uart_if freertos_uart;

uint8_t recBuf[50];
uint32_t sizeRecBuf = sizeof(recBuf);

status_code_t send_uart(char * buf, size_t len){
  401cb0:	b590      	push	{r4, r7, lr}
  401cb2:	b087      	sub	sp, #28
  401cb4:	af02      	add	r7, sp, #8
  401cb6:	6078      	str	r0, [r7, #4]
  401cb8:	6039      	str	r1, [r7, #0]
	status_code_t status = ERR_ABORTED;
  401cba:	23f1      	movs	r3, #241	; 0xf1
  401cbc:	73fb      	strb	r3, [r7, #15]
	
	status = freertos_uart_write_packet(freertos_uart, (const uint8_t *) buf, len, UART_WAIT);
  401cbe:	4b09      	ldr	r3, [pc, #36]	; (401ce4 <send_uart+0x34>)
  401cc0:	6818      	ldr	r0, [r3, #0]
  401cc2:	2300      	movs	r3, #0
  401cc4:	9300      	str	r3, [sp, #0]
  401cc6:	f04f 33ff 	mov.w	r3, #4294967295
  401cca:	683a      	ldr	r2, [r7, #0]
  401ccc:	6879      	ldr	r1, [r7, #4]
  401cce:	4c06      	ldr	r4, [pc, #24]	; (401ce8 <send_uart+0x38>)
  401cd0:	47a0      	blx	r4
  401cd2:	4603      	mov	r3, r0
  401cd4:	73fb      	strb	r3, [r7, #15]
	
	return status;
  401cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
  401cda:	4618      	mov	r0, r3
  401cdc:	3714      	adds	r7, #20
  401cde:	46bd      	mov	sp, r7
  401ce0:	bd90      	pop	{r4, r7, pc}
  401ce2:	bf00      	nop
  401ce4:	20004598 	.word	0x20004598
  401ce8:	00403a59 	.word	0x00403a59

00401cec <read_uart>:

uint32_t read_uart(char *buf, uint32_t len){
  401cec:	b590      	push	{r4, r7, lr}
  401cee:	b085      	sub	sp, #20
  401cf0:	af00      	add	r7, sp, #0
  401cf2:	6078      	str	r0, [r7, #4]
  401cf4:	6039      	str	r1, [r7, #0]
	uint32_t size = 0;
  401cf6:	2300      	movs	r3, #0
  401cf8:	60fb      	str	r3, [r7, #12]
	
	size = freertos_uart_serial_read_packet(freertos_uart,
  401cfa:	4b07      	ldr	r3, [pc, #28]	; (401d18 <read_uart+0x2c>)
  401cfc:	6818      	ldr	r0, [r3, #0]
  401cfe:	f04f 33ff 	mov.w	r3, #4294967295
  401d02:	683a      	ldr	r2, [r7, #0]
  401d04:	6879      	ldr	r1, [r7, #4]
  401d06:	4c05      	ldr	r4, [pc, #20]	; (401d1c <read_uart+0x30>)
  401d08:	47a0      	blx	r4
  401d0a:	60f8      	str	r0, [r7, #12]
											(uint8_t *) buf,
											len,
											UART_WAIT);

	return size;
  401d0c:	68fb      	ldr	r3, [r7, #12]
}
  401d0e:	4618      	mov	r0, r3
  401d10:	3714      	adds	r7, #20
  401d12:	46bd      	mov	sp, r7
  401d14:	bd90      	pop	{r4, r7, pc}
  401d16:	bf00      	nop
  401d18:	20004598 	.word	0x20004598
  401d1c:	00403b0d 	.word	0x00403b0d

00401d20 <printf_mux>:

status_code_t printf_mux( const char * format, ... ){
  401d20:	b40f      	push	{r0, r1, r2, r3}
  401d22:	b580      	push	{r7, lr}
  401d24:	b084      	sub	sp, #16
  401d26:	af00      	add	r7, sp, #0
	status_code_t status = ERR_ABORTED;
  401d28:	23f1      	movs	r3, #241	; 0xf1
  401d2a:	73fb      	strb	r3, [r7, #15]
	//char buffer[128];
	char *buffer = (char *)pvPortMalloc( sizeof(char) * BUFFER_SIZE );
  401d2c:	f240 4004 	movw	r0, #1028	; 0x404
  401d30:	4b10      	ldr	r3, [pc, #64]	; (401d74 <printf_mux+0x54>)
  401d32:	4798      	blx	r3
  401d34:	60b8      	str	r0, [r7, #8]
	uint32_t n = 0;
  401d36:	2300      	movs	r3, #0
  401d38:	607b      	str	r3, [r7, #4]
	va_list(args);
	va_start(args, format);
  401d3a:	f107 031c 	add.w	r3, r7, #28
  401d3e:	603b      	str	r3, [r7, #0]
	n = vsprintf(buffer, format, args);
  401d40:	683a      	ldr	r2, [r7, #0]
  401d42:	69b9      	ldr	r1, [r7, #24]
  401d44:	68b8      	ldr	r0, [r7, #8]
  401d46:	4b0c      	ldr	r3, [pc, #48]	; (401d78 <printf_mux+0x58>)
  401d48:	4798      	blx	r3
  401d4a:	4603      	mov	r3, r0
  401d4c:	607b      	str	r3, [r7, #4]
	status = send_uart(buffer, n);
  401d4e:	6879      	ldr	r1, [r7, #4]
  401d50:	68b8      	ldr	r0, [r7, #8]
  401d52:	4b0a      	ldr	r3, [pc, #40]	; (401d7c <printf_mux+0x5c>)
  401d54:	4798      	blx	r3
  401d56:	4603      	mov	r3, r0
  401d58:	73fb      	strb	r3, [r7, #15]
	//status = freertos_uart_write_packet(freertos_uart, buffer, n, UART_WAIT);
	va_end(args);
	vPortFree(buffer);
  401d5a:	68b8      	ldr	r0, [r7, #8]
  401d5c:	4b08      	ldr	r3, [pc, #32]	; (401d80 <printf_mux+0x60>)
  401d5e:	4798      	blx	r3
	return status;
  401d60:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
  401d64:	4618      	mov	r0, r3
  401d66:	3710      	adds	r7, #16
  401d68:	46bd      	mov	sp, r7
  401d6a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
  401d6e:	b004      	add	sp, #16
  401d70:	4770      	bx	lr
  401d72:	bf00      	nop
  401d74:	00406a21 	.word	0x00406a21
  401d78:	0040fdc1 	.word	0x0040fdc1
  401d7c:	00401cb1 	.word	0x00401cb1
  401d80:	00406b2d 	.word	0x00406b2d

00401d84 <configure_console>:

/**
 * \brief Configure the console UART.
 */
void configure_console(void){
  401d84:	b580      	push	{r7, lr}
  401d86:	b088      	sub	sp, #32
  401d88:	af00      	add	r7, sp, #0
		.charlength = CONF_UART_CHAR_LENGTH,
		.stopbits = CONF_UART_STOP_BITS,
		.paritytype = CONF_UART_PARITY,
	};*/
	
	freertos_peripheral_options_t driver_options = {
  401d8a:	4b21      	ldr	r3, [pc, #132]	; (401e10 <configure_console+0x8c>)
  401d8c:	613b      	str	r3, [r7, #16]
  401d8e:	4b21      	ldr	r3, [pc, #132]	; (401e14 <configure_console+0x90>)
  401d90:	681b      	ldr	r3, [r3, #0]
  401d92:	617b      	str	r3, [r7, #20]
  401d94:	230a      	movs	r3, #10
  401d96:	61bb      	str	r3, [r7, #24]
  401d98:	2301      	movs	r3, #1
  401d9a:	773b      	strb	r3, [r7, #28]
  401d9c:	2303      	movs	r3, #3
  401d9e:	777b      	strb	r3, [r7, #29]
		UART_RS232,
		(USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX)
	};
	
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401da0:	4b1d      	ldr	r3, [pc, #116]	; (401e18 <configure_console+0x94>)
  401da2:	4798      	blx	r3
  401da4:	4603      	mov	r3, r0
  401da6:	607b      	str	r3, [r7, #4]
	uart_settings.ul_baudrate = CONF_UART_BAUDRATE;
  401da8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401dac:	60bb      	str	r3, [r7, #8]
	uart_settings.ul_mode = UART_MR_PAR_NO;
  401dae:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401db2:	60fb      	str	r3, [r7, #12]

	/* Configure console UART. */
	stdio_base = (void *)CONF_UART;
  401db4:	4b19      	ldr	r3, [pc, #100]	; (401e1c <configure_console+0x98>)
  401db6:	4a1a      	ldr	r2, [pc, #104]	; (401e20 <configure_console+0x9c>)
  401db8:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401dba:	4b1a      	ldr	r3, [pc, #104]	; (401e24 <configure_console+0xa0>)
  401dbc:	4a1a      	ldr	r2, [pc, #104]	; (401e28 <configure_console+0xa4>)
  401dbe:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401dc0:	4b1a      	ldr	r3, [pc, #104]	; (401e2c <configure_console+0xa8>)
  401dc2:	4a1b      	ldr	r2, [pc, #108]	; (401e30 <configure_console+0xac>)
  401dc4:	601a      	str	r2, [r3, #0]
	setbuf(stdout, NULL);
  401dc6:	4b1b      	ldr	r3, [pc, #108]	; (401e34 <configure_console+0xb0>)
  401dc8:	681b      	ldr	r3, [r3, #0]
  401dca:	689b      	ldr	r3, [r3, #8]
  401dcc:	2100      	movs	r1, #0
  401dce:	4618      	mov	r0, r3
  401dd0:	4b19      	ldr	r3, [pc, #100]	; (401e38 <configure_console+0xb4>)
  401dd2:	4798      	blx	r3
	setbuf(stdin, NULL);
  401dd4:	4b17      	ldr	r3, [pc, #92]	; (401e34 <configure_console+0xb0>)
  401dd6:	681b      	ldr	r3, [r3, #0]
  401dd8:	685b      	ldr	r3, [r3, #4]
  401dda:	2100      	movs	r1, #0
  401ddc:	4618      	mov	r0, r3
  401dde:	4b16      	ldr	r3, [pc, #88]	; (401e38 <configure_console+0xb4>)
  401de0:	4798      	blx	r3
	
	freertos_uart = freertos_uart_serial_init(UART0, 
  401de2:	f107 0210 	add.w	r2, r7, #16
  401de6:	1d3b      	adds	r3, r7, #4
  401de8:	4619      	mov	r1, r3
  401dea:	480d      	ldr	r0, [pc, #52]	; (401e20 <configure_console+0x9c>)
  401dec:	4b13      	ldr	r3, [pc, #76]	; (401e3c <configure_console+0xb8>)
  401dee:	4798      	blx	r3
  401df0:	4602      	mov	r2, r0
  401df2:	4b13      	ldr	r3, [pc, #76]	; (401e40 <configure_console+0xbc>)
  401df4:	601a      	str	r2, [r3, #0]
											&uart_settings, 
											&driver_options);
	configASSERT(freertos_uart);
  401df6:	4b12      	ldr	r3, [pc, #72]	; (401e40 <configure_console+0xbc>)
  401df8:	681b      	ldr	r3, [r3, #0]
  401dfa:	2b00      	cmp	r3, #0
  401dfc:	d103      	bne.n	401e06 <configure_console+0x82>
  401dfe:	4b11      	ldr	r3, [pc, #68]	; (401e44 <configure_console+0xc0>)
  401e00:	4798      	blx	r3
  401e02:	bf00      	nop
  401e04:	e7fd      	b.n	401e02 <configure_console+0x7e>
  401e06:	bf00      	nop
  401e08:	3720      	adds	r7, #32
  401e0a:	46bd      	mov	sp, r7
  401e0c:	bd80      	pop	{r7, pc}
  401e0e:	bf00      	nop
  401e10:	20004564 	.word	0x20004564
  401e14:	20000190 	.word	0x20000190
  401e18:	00401b4d 	.word	0x00401b4d
  401e1c:	200045b4 	.word	0x200045b4
  401e20:	400e0600 	.word	0x400e0600
  401e24:	200045b0 	.word	0x200045b0
  401e28:	00401b61 	.word	0x00401b61
  401e2c:	200045ac 	.word	0x200045ac
  401e30:	00401c09 	.word	0x00401c09
  401e34:	200005e8 	.word	0x200005e8
  401e38:	0040bbf9 	.word	0x0040bbf9
  401e3c:	00403789 	.word	0x00403789
  401e40:	20004598 	.word	0x20004598
  401e44:	00406961 	.word	0x00406961

00401e48 <SPI_Handler>:
struct ili9225_opt_t g_ili9225_display_opt;
/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void)
{
  401e48:	b580      	push	{r7, lr}
  401e4a:	af00      	add	r7, sp, #0
	ili9225_spi_handler();
  401e4c:	4b01      	ldr	r3, [pc, #4]	; (401e54 <SPI_Handler+0xc>)
  401e4e:	4798      	blx	r3
}
  401e50:	bf00      	nop
  401e52:	bd80      	pop	{r7, pc}
  401e54:	00404ced 	.word	0x00404ced

00401e58 <config_lcd>:

void config_lcd(void){
  401e58:	b580      	push	{r7, lr}
  401e5a:	af00      	add	r7, sp, #0
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  401e5c:	4b0e      	ldr	r3, [pc, #56]	; (401e98 <config_lcd+0x40>)
  401e5e:	22b0      	movs	r2, #176	; 0xb0
  401e60:	601a      	str	r2, [r3, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  401e62:	4b0d      	ldr	r3, [pc, #52]	; (401e98 <config_lcd+0x40>)
  401e64:	22dc      	movs	r2, #220	; 0xdc
  401e66:	605a      	str	r2, [r3, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  401e68:	4b0b      	ldr	r3, [pc, #44]	; (401e98 <config_lcd+0x40>)
  401e6a:	2200      	movs	r2, #0
  401e6c:	609a      	str	r2, [r3, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  401e6e:	4b0a      	ldr	r3, [pc, #40]	; (401e98 <config_lcd+0x40>)
  401e70:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  401e74:	60da      	str	r2, [r3, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  401e76:	4b09      	ldr	r3, [pc, #36]	; (401e9c <config_lcd+0x44>)
  401e78:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  401e7a:	4807      	ldr	r0, [pc, #28]	; (401e98 <config_lcd+0x40>)
  401e7c:	4b08      	ldr	r3, [pc, #32]	; (401ea0 <config_lcd+0x48>)
  401e7e:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401e80:	2008      	movs	r0, #8
  401e82:	4b08      	ldr	r3, [pc, #32]	; (401ea4 <config_lcd+0x4c>)
  401e84:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  401e86:	4b08      	ldr	r3, [pc, #32]	; (401ea8 <config_lcd+0x50>)
  401e88:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
  401e8a:	f64f 70ff 	movw	r0, #65535	; 0xffff
  401e8e:	4b07      	ldr	r3, [pc, #28]	; (401eac <config_lcd+0x54>)
  401e90:	4798      	blx	r3
}
  401e92:	bf00      	nop
  401e94:	bd80      	pop	{r7, pc}
  401e96:	bf00      	nop
  401e98:	2000459c 	.word	0x2000459c
  401e9c:	004046bd 	.word	0x004046bd
  401ea0:	00404aa9 	.word	0x00404aa9
  401ea4:	00404631 	.word	0x00404631
  401ea8:	00404d21 	.word	0x00404d21
  401eac:	00404db1 	.word	0x00404db1

00401eb0 <LCDTask>:

void LCDTask(void *pvParameters){
  401eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
  401eb2:	b0a5      	sub	sp, #148	; 0x94
  401eb4:	af04      	add	r7, sp, #16
  401eb6:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	
	config_lcd();
  401eb8:	4b5c      	ldr	r3, [pc, #368]	; (40202c <LCDTask+0x17c>)
  401eba:	4798      	blx	r3
	
	double lcd_acel[3];
	double lcd_angle[3];
	double lcd_gyro[3];
	char lcd_buf[40];
	uint8_t i = 0;
  401ebc:	2300      	movs	r3, #0
  401ebe:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	signed portBASE_TYPE statusQueue;
	
	ili9225_set_foreground_color(COLOR_BLACK);
  401ec2:	2000      	movs	r0, #0
  401ec4:	4b5a      	ldr	r3, [pc, #360]	; (402030 <LCDTask+0x180>)
  401ec6:	4798      	blx	r3
	ili9225_draw_string(5,10, (uint8_t *)"IMU FreeRTOS");
  401ec8:	4a5a      	ldr	r2, [pc, #360]	; (402034 <LCDTask+0x184>)
  401eca:	210a      	movs	r1, #10
  401ecc:	2005      	movs	r0, #5
  401ece:	4b5a      	ldr	r3, [pc, #360]	; (402038 <LCDTask+0x188>)
  401ed0:	4798      	blx	r3
	
	for (;;){
		vTaskDelay(TASK_DELAY);
  401ed2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  401ed6:	4b59      	ldr	r3, [pc, #356]	; (40203c <LCDTask+0x18c>)
  401ed8:	4798      	blx	r3
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
  401eda:	f107 0360 	add.w	r3, r7, #96	; 0x60
  401ede:	2218      	movs	r2, #24
  401ee0:	2100      	movs	r1, #0
  401ee2:	4618      	mov	r0, r3
  401ee4:	4b56      	ldr	r3, [pc, #344]	; (402040 <LCDTask+0x190>)
  401ee6:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  401ee8:	2300      	movs	r3, #0
  401eea:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401eee:	e01c      	b.n	401f2a <LCDTask+0x7a>
			statusQueue = xQueuePeek(xQueueAcel[1][i], &(lcd_acel[i]),LCD_WAIT);
  401ef0:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401ef4:	4a53      	ldr	r2, [pc, #332]	; (402044 <LCDTask+0x194>)
  401ef6:	3303      	adds	r3, #3
  401ef8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  401efc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401f00:	f107 0260 	add.w	r2, r7, #96	; 0x60
  401f04:	00db      	lsls	r3, r3, #3
  401f06:	18d1      	adds	r1, r2, r3
  401f08:	2301      	movs	r3, #1
  401f0a:	f04f 32ff 	mov.w	r2, #4294967295
  401f0e:	4c4e      	ldr	r4, [pc, #312]	; (402048 <LCDTask+0x198>)
  401f10:	47a0      	blx	r4
  401f12:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  401f14:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  401f16:	2b01      	cmp	r3, #1
  401f18:	d002      	beq.n	401f20 <LCDTask+0x70>
  401f1a:	2000      	movs	r0, #0
  401f1c:	4b4b      	ldr	r3, [pc, #300]	; (40204c <LCDTask+0x19c>)
  401f1e:	4798      	blx	r3
	
	for (;;){
		vTaskDelay(TASK_DELAY);
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
		for (i = 0; i < NUM_AXIS; i++){
  401f20:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401f24:	3301      	adds	r3, #1
  401f26:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401f2a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401f2e:	2b02      	cmp	r3, #2
  401f30:	d9de      	bls.n	401ef0 <LCDTask+0x40>
			statusQueue = xQueuePeek(xQueueAcel[1][i], &(lcd_acel[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_angle, 0, sizeof(lcd_angle));
  401f32:	f107 0348 	add.w	r3, r7, #72	; 0x48
  401f36:	2218      	movs	r2, #24
  401f38:	2100      	movs	r1, #0
  401f3a:	4618      	mov	r0, r3
  401f3c:	4b40      	ldr	r3, [pc, #256]	; (402040 <LCDTask+0x190>)
  401f3e:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  401f40:	2300      	movs	r3, #0
  401f42:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401f46:	e01b      	b.n	401f80 <LCDTask+0xd0>
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
  401f48:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401f4c:	4a40      	ldr	r2, [pc, #256]	; (402050 <LCDTask+0x1a0>)
  401f4e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  401f52:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401f56:	f107 0248 	add.w	r2, r7, #72	; 0x48
  401f5a:	00db      	lsls	r3, r3, #3
  401f5c:	18d1      	adds	r1, r2, r3
  401f5e:	2301      	movs	r3, #1
  401f60:	f04f 32ff 	mov.w	r2, #4294967295
  401f64:	4c38      	ldr	r4, [pc, #224]	; (402048 <LCDTask+0x198>)
  401f66:	47a0      	blx	r4
  401f68:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  401f6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  401f6c:	2b01      	cmp	r3, #1
  401f6e:	d002      	beq.n	401f76 <LCDTask+0xc6>
  401f70:	2000      	movs	r0, #0
  401f72:	4b36      	ldr	r3, [pc, #216]	; (40204c <LCDTask+0x19c>)
  401f74:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAcel[1][i], &(lcd_acel[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_angle, 0, sizeof(lcd_angle));
		for (i = 0; i < NUM_AXIS; i++){
  401f76:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401f7a:	3301      	adds	r3, #1
  401f7c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401f80:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401f84:	2b02      	cmp	r3, #2
  401f86:	d9df      	bls.n	401f48 <LCDTask+0x98>
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
  401f88:	f107 0330 	add.w	r3, r7, #48	; 0x30
  401f8c:	2218      	movs	r2, #24
  401f8e:	2100      	movs	r1, #0
  401f90:	4618      	mov	r0, r3
  401f92:	4b2b      	ldr	r3, [pc, #172]	; (402040 <LCDTask+0x190>)
  401f94:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  401f96:	2300      	movs	r3, #0
  401f98:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401f9c:	e01c      	b.n	401fd8 <LCDTask+0x128>
			statusQueue = xQueuePeek(xQueueGyro[1][i], &(lcd_gyro[i]),LCD_WAIT);
  401f9e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401fa2:	4a2c      	ldr	r2, [pc, #176]	; (402054 <LCDTask+0x1a4>)
  401fa4:	3303      	adds	r3, #3
  401fa6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  401faa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401fae:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401fb2:	00db      	lsls	r3, r3, #3
  401fb4:	18d1      	adds	r1, r2, r3
  401fb6:	2301      	movs	r3, #1
  401fb8:	f04f 32ff 	mov.w	r2, #4294967295
  401fbc:	4c22      	ldr	r4, [pc, #136]	; (402048 <LCDTask+0x198>)
  401fbe:	47a0      	blx	r4
  401fc0:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  401fc2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  401fc4:	2b01      	cmp	r3, #1
  401fc6:	d002      	beq.n	401fce <LCDTask+0x11e>
  401fc8:	2000      	movs	r0, #0
  401fca:	4b20      	ldr	r3, [pc, #128]	; (40204c <LCDTask+0x19c>)
  401fcc:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  401fce:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401fd2:	3301      	adds	r3, #1
  401fd4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401fd8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401fdc:	2b02      	cmp	r3, #2
  401fde:	d9de      	bls.n	401f9e <LCDTask+0xee>
			statusQueue = xQueuePeek(xQueueGyro[1][i], &(lcd_gyro[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		ili9225_set_foreground_color(COLOR_WHITE);
  401fe0:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401fe4:	4b12      	ldr	r3, [pc, #72]	; (402030 <LCDTask+0x180>)
  401fe6:	4798      	blx	r3
		ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  401fe8:	23dc      	movs	r3, #220	; 0xdc
  401fea:	22b0      	movs	r2, #176	; 0xb0
  401fec:	211e      	movs	r1, #30
  401fee:	2000      	movs	r0, #0
  401ff0:	4c19      	ldr	r4, [pc, #100]	; (402058 <LCDTask+0x1a8>)
  401ff2:	47a0      	blx	r4
		
		ili9225_set_foreground_color(COLOR_BLACK);
  401ff4:	2000      	movs	r0, #0
  401ff6:	4b0e      	ldr	r3, [pc, #56]	; (402030 <LCDTask+0x180>)
  401ff8:	4798      	blx	r3
		sprintf(lcd_buf, "Angle Pure:\n%0.3f Graus\nAngle Comp.:\n%0.3f Graus\nAngle Kalman:\n%0.3f Graus", lcd_angle[0], lcd_angle[1],lcd_angle[2]);
  401ffa:	e9d7 5612 	ldrd	r5, r6, [r7, #72]	; 0x48
  401ffe:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
  402002:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
  402006:	f107 0008 	add.w	r0, r7, #8
  40200a:	e9cd 1202 	strd	r1, r2, [sp, #8]
  40200e:	e9cd 3400 	strd	r3, r4, [sp]
  402012:	462a      	mov	r2, r5
  402014:	4633      	mov	r3, r6
  402016:	4911      	ldr	r1, [pc, #68]	; (40205c <LCDTask+0x1ac>)
  402018:	4c11      	ldr	r4, [pc, #68]	; (402060 <LCDTask+0x1b0>)
  40201a:	47a0      	blx	r4
		ili9225_draw_string(5,30, (uint8_t *)lcd_buf);
  40201c:	f107 0308 	add.w	r3, r7, #8
  402020:	461a      	mov	r2, r3
  402022:	211e      	movs	r1, #30
  402024:	2005      	movs	r0, #5
  402026:	4b04      	ldr	r3, [pc, #16]	; (402038 <LCDTask+0x188>)
  402028:	4798      	blx	r3
		/*sprintf(lcd_buf, "Acel:\nX=%0.3f mG\nY=%0.3f mG\nGyro:\n%0.3f Graus/s", lcd_acel[0], lcd_acel[1],lcd_gyro[2]);
		ili9225_draw_string(5,110, (uint8_t *)lcd_buf);*/
		/*sprintf(lcd_buf,"%u bytes Free", (uint32_t)xPortGetFreeHeapSize());
		ili9225_draw_string(5,200, (uint8_t *)lcd_buf);*/
	}
  40202a:	e752      	b.n	401ed2 <LCDTask+0x22>
  40202c:	00401e59 	.word	0x00401e59
  402030:	00404d4d 	.word	0x00404d4d
  402034:	00413f34 	.word	0x00413f34
  402038:	00405099 	.word	0x00405099
  40203c:	004077f5 	.word	0x004077f5
  402040:	0040bb5d 	.word	0x0040bb5d
  402044:	20004618 	.word	0x20004618
  402048:	0040712d 	.word	0x0040712d
  40204c:	00407749 	.word	0x00407749
  402050:	200045c0 	.word	0x200045c0
  402054:	200045cc 	.word	0x200045cc
  402058:	00404ef9 	.word	0x00404ef9
  40205c:	00413f44 	.word	0x00413f44
  402060:	0040bd59 	.word	0x0040bd59

00402064 <vTimerTX>:

uint32_t timer = (1000/portTICK_RATE_MS);

uint8_t enableTX = 0;

static void vTimerTX(void *pvParameters){
  402064:	b580      	push	{r7, lr}
  402066:	b082      	sub	sp, #8
  402068:	af00      	add	r7, sp, #0
  40206a:	6078      	str	r0, [r7, #4]
	LED_Off(LED1_GPIO);
  40206c:	202e      	movs	r0, #46	; 0x2e
  40206e:	4b09      	ldr	r3, [pc, #36]	; (402094 <vTimerTX+0x30>)
  402070:	4798      	blx	r3
	enableTX = 1;
  402072:	4b09      	ldr	r3, [pc, #36]	; (402098 <vTimerTX+0x34>)
  402074:	2201      	movs	r2, #1
  402076:	701a      	strb	r2, [r3, #0]
	if (xLCDHandler) {
  402078:	4b08      	ldr	r3, [pc, #32]	; (40209c <vTimerTX+0x38>)
  40207a:	681b      	ldr	r3, [r3, #0]
  40207c:	2b00      	cmp	r3, #0
  40207e:	d004      	beq.n	40208a <vTimerTX+0x26>
		vTaskResume(xLCDHandler);
  402080:	4b06      	ldr	r3, [pc, #24]	; (40209c <vTimerTX+0x38>)
  402082:	681b      	ldr	r3, [r3, #0]
  402084:	4618      	mov	r0, r3
  402086:	4b06      	ldr	r3, [pc, #24]	; (4020a0 <vTimerTX+0x3c>)
  402088:	4798      	blx	r3
	}
}
  40208a:	bf00      	nop
  40208c:	3708      	adds	r7, #8
  40208e:	46bd      	mov	sp, r7
  402090:	bd80      	pop	{r7, pc}
  402092:	bf00      	nop
  402094:	00404515 	.word	0x00404515
  402098:	20000acc 	.word	0x20000acc
  40209c:	20000ac8 	.word	0x20000ac8
  4020a0:	00407965 	.word	0x00407965

004020a4 <cTotalTimeTest>:

void cTotalTimeTest(commVar val){
  4020a4:	b590      	push	{r4, r7, lr}
  4020a6:	b087      	sub	sp, #28
  4020a8:	af00      	add	r7, sp, #0
  4020aa:	463c      	mov	r4, r7
  4020ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	float value = val.value;
  4020b0:	68bb      	ldr	r3, [r7, #8]
  4020b2:	617b      	str	r3, [r7, #20]
	
	switch (val.type)
  4020b4:	793b      	ldrb	r3, [r7, #4]
  4020b6:	2b00      	cmp	r3, #0
  4020b8:	d038      	beq.n	40212c <cTotalTimeTest+0x88>
  4020ba:	2b01      	cmp	r3, #1
  4020bc:	d000      	beq.n	4020c0 <cTotalTimeTest+0x1c>
		break;
		case cGet:
		printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
		break;
	}
}
  4020be:	e04c      	b.n	40215a <cTotalTimeTest+0xb6>
	float value = val.value;
	
	switch (val.type)
	{
		case cSet:
		if (value > 0){
  4020c0:	4b28      	ldr	r3, [pc, #160]	; (402164 <cTotalTimeTest+0xc0>)
  4020c2:	f04f 0100 	mov.w	r1, #0
  4020c6:	6978      	ldr	r0, [r7, #20]
  4020c8:	4798      	blx	r3
  4020ca:	4603      	mov	r3, r0
  4020cc:	2b00      	cmp	r3, #0
  4020ce:	d022      	beq.n	402116 <cTotalTimeTest+0x72>
			timer = value*(1000/portTICK_RATE_MS);
  4020d0:	4b25      	ldr	r3, [pc, #148]	; (402168 <cTotalTimeTest+0xc4>)
  4020d2:	4926      	ldr	r1, [pc, #152]	; (40216c <cTotalTimeTest+0xc8>)
  4020d4:	6978      	ldr	r0, [r7, #20]
  4020d6:	4798      	blx	r3
  4020d8:	4603      	mov	r3, r0
  4020da:	461a      	mov	r2, r3
  4020dc:	4b24      	ldr	r3, [pc, #144]	; (402170 <cTotalTimeTest+0xcc>)
  4020de:	4610      	mov	r0, r2
  4020e0:	4798      	blx	r3
  4020e2:	4602      	mov	r2, r0
  4020e4:	4b23      	ldr	r3, [pc, #140]	; (402174 <cTotalTimeTest+0xd0>)
  4020e6:	601a      	str	r2, [r3, #0]
			printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
  4020e8:	4b22      	ldr	r3, [pc, #136]	; (402174 <cTotalTimeTest+0xd0>)
  4020ea:	681a      	ldr	r2, [r3, #0]
  4020ec:	4b22      	ldr	r3, [pc, #136]	; (402178 <cTotalTimeTest+0xd4>)
  4020ee:	4610      	mov	r0, r2
  4020f0:	4798      	blx	r3
  4020f2:	4602      	mov	r2, r0
  4020f4:	4b21      	ldr	r3, [pc, #132]	; (40217c <cTotalTimeTest+0xd8>)
  4020f6:	491d      	ldr	r1, [pc, #116]	; (40216c <cTotalTimeTest+0xc8>)
  4020f8:	4610      	mov	r0, r2
  4020fa:	4798      	blx	r3
  4020fc:	4603      	mov	r3, r0
  4020fe:	461a      	mov	r2, r3
  402100:	4b1f      	ldr	r3, [pc, #124]	; (402180 <cTotalTimeTest+0xdc>)
  402102:	4610      	mov	r0, r2
  402104:	4798      	blx	r3
  402106:	4603      	mov	r3, r0
  402108:	460c      	mov	r4, r1
  40210a:	461a      	mov	r2, r3
  40210c:	4623      	mov	r3, r4
  40210e:	481d      	ldr	r0, [pc, #116]	; (402184 <cTotalTimeTest+0xe0>)
  402110:	491d      	ldr	r1, [pc, #116]	; (402188 <cTotalTimeTest+0xe4>)
  402112:	4788      	blx	r1
			} else {
			printf_mux("Timer Value Error [%f]\r\n", value);
		}
		break;
  402114:	e021      	b.n	40215a <cTotalTimeTest+0xb6>
		case cSet:
		if (value > 0){
			timer = value*(1000/portTICK_RATE_MS);
			printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
			} else {
			printf_mux("Timer Value Error [%f]\r\n", value);
  402116:	4b1a      	ldr	r3, [pc, #104]	; (402180 <cTotalTimeTest+0xdc>)
  402118:	6978      	ldr	r0, [r7, #20]
  40211a:	4798      	blx	r3
  40211c:	4603      	mov	r3, r0
  40211e:	460c      	mov	r4, r1
  402120:	461a      	mov	r2, r3
  402122:	4623      	mov	r3, r4
  402124:	4819      	ldr	r0, [pc, #100]	; (40218c <cTotalTimeTest+0xe8>)
  402126:	4918      	ldr	r1, [pc, #96]	; (402188 <cTotalTimeTest+0xe4>)
  402128:	4788      	blx	r1
		}
		break;
  40212a:	e016      	b.n	40215a <cTotalTimeTest+0xb6>
		case cGet:
		printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
  40212c:	4b11      	ldr	r3, [pc, #68]	; (402174 <cTotalTimeTest+0xd0>)
  40212e:	681a      	ldr	r2, [r3, #0]
  402130:	4b11      	ldr	r3, [pc, #68]	; (402178 <cTotalTimeTest+0xd4>)
  402132:	4610      	mov	r0, r2
  402134:	4798      	blx	r3
  402136:	4602      	mov	r2, r0
  402138:	4b10      	ldr	r3, [pc, #64]	; (40217c <cTotalTimeTest+0xd8>)
  40213a:	490c      	ldr	r1, [pc, #48]	; (40216c <cTotalTimeTest+0xc8>)
  40213c:	4610      	mov	r0, r2
  40213e:	4798      	blx	r3
  402140:	4603      	mov	r3, r0
  402142:	461a      	mov	r2, r3
  402144:	4b0e      	ldr	r3, [pc, #56]	; (402180 <cTotalTimeTest+0xdc>)
  402146:	4610      	mov	r0, r2
  402148:	4798      	blx	r3
  40214a:	4603      	mov	r3, r0
  40214c:	460c      	mov	r4, r1
  40214e:	461a      	mov	r2, r3
  402150:	4623      	mov	r3, r4
  402152:	480c      	ldr	r0, [pc, #48]	; (402184 <cTotalTimeTest+0xe0>)
  402154:	490c      	ldr	r1, [pc, #48]	; (402188 <cTotalTimeTest+0xe4>)
  402156:	4788      	blx	r1
		break;
  402158:	bf00      	nop
	}
}
  40215a:	bf00      	nop
  40215c:	371c      	adds	r7, #28
  40215e:	46bd      	mov	sp, r7
  402160:	bd90      	pop	{r4, r7, pc}
  402162:	bf00      	nop
  402164:	0040b925 	.word	0x0040b925
  402168:	0040b5ad 	.word	0x0040b5ad
  40216c:	447a0000 	.word	0x447a0000
  402170:	0040b939 	.word	0x0040b939
  402174:	20000194 	.word	0x20000194
  402178:	0040b4fd 	.word	0x0040b4fd
  40217c:	0040b715 	.word	0x0040b715
  402180:	0040ac99 	.word	0x0040ac99
  402184:	00413f90 	.word	0x00413f90
  402188:	00401d21 	.word	0x00401d21
  40218c:	00413fa8 	.word	0x00413fa8

00402190 <cStartSample>:

void cStartSample(commVar val){
  402190:	b590      	push	{r4, r7, lr}
  402192:	b087      	sub	sp, #28
  402194:	af02      	add	r7, sp, #8
  402196:	463c      	mov	r4, r7
  402198:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (timer){
  40219c:	4b14      	ldr	r3, [pc, #80]	; (4021f0 <cStartSample+0x60>)
  40219e:	681b      	ldr	r3, [r3, #0]
  4021a0:	2b00      	cmp	r3, #0
  4021a2:	d020      	beq.n	4021e6 <cStartSample+0x56>
		if (xLCDHandler) {
  4021a4:	4b13      	ldr	r3, [pc, #76]	; (4021f4 <cStartSample+0x64>)
  4021a6:	681b      	ldr	r3, [r3, #0]
  4021a8:	2b00      	cmp	r3, #0
  4021aa:	d004      	beq.n	4021b6 <cStartSample+0x26>
			vTaskSuspend(xLCDHandler);
  4021ac:	4b11      	ldr	r3, [pc, #68]	; (4021f4 <cStartSample+0x64>)
  4021ae:	681b      	ldr	r3, [r3, #0]
  4021b0:	4618      	mov	r0, r3
  4021b2:	4b11      	ldr	r3, [pc, #68]	; (4021f8 <cStartSample+0x68>)
  4021b4:	4798      	blx	r3
		}
		LED_On(LED1_GPIO);
  4021b6:	202e      	movs	r0, #46	; 0x2e
  4021b8:	4b10      	ldr	r3, [pc, #64]	; (4021fc <cStartSample+0x6c>)
  4021ba:	4798      	blx	r3
		xTimerChangePeriod(xTimerTX, timer, portMAX_DELAY);
  4021bc:	4b10      	ldr	r3, [pc, #64]	; (402200 <cStartSample+0x70>)
  4021be:	6818      	ldr	r0, [r3, #0]
  4021c0:	4b0b      	ldr	r3, [pc, #44]	; (4021f0 <cStartSample+0x60>)
  4021c2:	681a      	ldr	r2, [r3, #0]
  4021c4:	f04f 33ff 	mov.w	r3, #4294967295
  4021c8:	9300      	str	r3, [sp, #0]
  4021ca:	2300      	movs	r3, #0
  4021cc:	2102      	movs	r1, #2
  4021ce:	4c0d      	ldr	r4, [pc, #52]	; (402204 <cStartSample+0x74>)
  4021d0:	47a0      	blx	r4
		enableTX = 2;
  4021d2:	4b0d      	ldr	r3, [pc, #52]	; (402208 <cStartSample+0x78>)
  4021d4:	2202      	movs	r2, #2
  4021d6:	701a      	strb	r2, [r3, #0]
		
		/* Give Semaphore to UART TX Transfer the last IMU Value: */
		xSemaphoreGive(xseIMUValues);
  4021d8:	4b0c      	ldr	r3, [pc, #48]	; (40220c <cStartSample+0x7c>)
  4021da:	6818      	ldr	r0, [r3, #0]
  4021dc:	2300      	movs	r3, #0
  4021de:	2200      	movs	r2, #0
  4021e0:	2100      	movs	r1, #0
  4021e2:	4c0b      	ldr	r4, [pc, #44]	; (402210 <cStartSample+0x80>)
  4021e4:	47a0      	blx	r4
	}
}
  4021e6:	bf00      	nop
  4021e8:	3714      	adds	r7, #20
  4021ea:	46bd      	mov	sp, r7
  4021ec:	bd90      	pop	{r4, r7, pc}
  4021ee:	bf00      	nop
  4021f0:	20000194 	.word	0x20000194
  4021f4:	20000ac8 	.word	0x20000ac8
  4021f8:	0040785d 	.word	0x0040785d
  4021fc:	0040456d 	.word	0x0040456d
  402200:	2000453c 	.word	0x2000453c
  402204:	00408609 	.word	0x00408609
  402208:	20000acc 	.word	0x20000acc
  40220c:	20004540 	.word	0x20004540
  402210:	00406f09 	.word	0x00406f09

00402214 <UARTTXTask>:

/**
 * \UART TX Task
 */
void UARTTXTask (void *pvParameters){
  402214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402218:	b0d9      	sub	sp, #356	; 0x164
  40221a:	af1e      	add	r7, sp, #120	; 0x78
  40221c:	6678      	str	r0, [r7, #100]	; 0x64
	UNUSED(pvParameters);
		
	double uart_acel[2][3];
	double uart_angle[3];
	double uart_gyro[2][3];
	uint8_t i = 0;
  40221e:	2300      	movs	r3, #0
  402220:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
	signed portBASE_TYPE statusQueue;
	
	status_code_t result = STATUS_OK;
  402224:	2300      	movs	r3, #0
  402226:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
	
	for (;;){
		if (enableTX == 1) {
  40222a:	4b4d      	ldr	r3, [pc, #308]	; (402360 <UARTTXTask+0x14c>)
  40222c:	781b      	ldrb	r3, [r3, #0]
  40222e:	2b01      	cmp	r3, #1
  402230:	d10d      	bne.n	40224e <UARTTXTask+0x3a>
			/*Identify that the task did stop by vTimerTX.
			  Sends a message to notify MATLAB:*/
			xSemaphoreTake(xseIMUValues, portMAX_DELAY);
  402232:	4b4c      	ldr	r3, [pc, #304]	; (402364 <UARTTXTask+0x150>)
  402234:	6818      	ldr	r0, [r3, #0]
  402236:	2300      	movs	r3, #0
  402238:	f04f 32ff 	mov.w	r2, #4294967295
  40223c:	2100      	movs	r1, #0
  40223e:	4c4a      	ldr	r4, [pc, #296]	; (402368 <UARTTXTask+0x154>)
  402240:	47a0      	blx	r4
			enableTX = 0;
  402242:	4b47      	ldr	r3, [pc, #284]	; (402360 <UARTTXTask+0x14c>)
  402244:	2200      	movs	r2, #0
  402246:	701a      	strb	r2, [r3, #0]
			printf_mux("STOP\r\n");
  402248:	4848      	ldr	r0, [pc, #288]	; (40236c <UARTTXTask+0x158>)
  40224a:	4b49      	ldr	r3, [pc, #292]	; (402370 <UARTTXTask+0x15c>)
  40224c:	4798      	blx	r3
		}
		xSemaphoreTake(xseIMUValues, portMAX_DELAY);
  40224e:	4b45      	ldr	r3, [pc, #276]	; (402364 <UARTTXTask+0x150>)
  402250:	6818      	ldr	r0, [r3, #0]
  402252:	2300      	movs	r3, #0
  402254:	f04f 32ff 	mov.w	r2, #4294967295
  402258:	2100      	movs	r1, #0
  40225a:	4c43      	ldr	r4, [pc, #268]	; (402368 <UARTTXTask+0x154>)
  40225c:	47a0      	blx	r4
		
		memset(uart_acel, 0, sizeof(uart_acel));
  40225e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
  402262:	2230      	movs	r2, #48	; 0x30
  402264:	2100      	movs	r1, #0
  402266:	4618      	mov	r0, r3
  402268:	4b42      	ldr	r3, [pc, #264]	; (402374 <UARTTXTask+0x160>)
  40226a:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  40226c:	2300      	movs	r3, #0
  40226e:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
  402272:	e038      	b.n	4022e6 <UARTTXTask+0xd2>
			/* Get Acel Values from Low IMU: */
			statusQueue = xQueuePeek(xQueueAcel[0][i], &(uart_acel[0][i]),portMAX_DELAY);
  402274:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
  402278:	4a3f      	ldr	r2, [pc, #252]	; (402378 <UARTTXTask+0x164>)
  40227a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  40227e:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
  402282:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
  402286:	00db      	lsls	r3, r3, #3
  402288:	18d1      	adds	r1, r2, r3
  40228a:	2301      	movs	r3, #1
  40228c:	f04f 32ff 	mov.w	r2, #4294967295
  402290:	4c35      	ldr	r4, [pc, #212]	; (402368 <UARTTXTask+0x154>)
  402292:	47a0      	blx	r4
  402294:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
  402298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
  40229c:	2b01      	cmp	r3, #1
  40229e:	d002      	beq.n	4022a6 <UARTTXTask+0x92>
  4022a0:	2019      	movs	r0, #25
  4022a2:	4b36      	ldr	r3, [pc, #216]	; (40237c <UARTTXTask+0x168>)
  4022a4:	4798      	blx	r3
			
			/* Get Acel Values from High IMU: */
			statusQueue = xQueuePeek(xQueueAcel[1][i], &(uart_acel[1][i]),portMAX_DELAY);
  4022a6:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
  4022aa:	4a33      	ldr	r2, [pc, #204]	; (402378 <UARTTXTask+0x164>)
  4022ac:	3303      	adds	r3, #3
  4022ae:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  4022b2:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
  4022b6:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
  4022ba:	3303      	adds	r3, #3
  4022bc:	00db      	lsls	r3, r3, #3
  4022be:	18d1      	adds	r1, r2, r3
  4022c0:	2301      	movs	r3, #1
  4022c2:	f04f 32ff 	mov.w	r2, #4294967295
  4022c6:	4c28      	ldr	r4, [pc, #160]	; (402368 <UARTTXTask+0x154>)
  4022c8:	47a0      	blx	r4
  4022ca:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
  4022ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
  4022d2:	2b01      	cmp	r3, #1
  4022d4:	d002      	beq.n	4022dc <UARTTXTask+0xc8>
  4022d6:	2019      	movs	r0, #25
  4022d8:	4b28      	ldr	r3, [pc, #160]	; (40237c <UARTTXTask+0x168>)
  4022da:	4798      	blx	r3
			printf_mux("STOP\r\n");
		}
		xSemaphoreTake(xseIMUValues, portMAX_DELAY);
		
		memset(uart_acel, 0, sizeof(uart_acel));
		for (i = 0; i < NUM_AXIS; i++){
  4022dc:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
  4022e0:	3301      	adds	r3, #1
  4022e2:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
  4022e6:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
  4022ea:	2b02      	cmp	r3, #2
  4022ec:	d9c2      	bls.n	402274 <UARTTXTask+0x60>
			/* Get Acel Values from High IMU: */
			statusQueue = xQueuePeek(xQueueAcel[1][i], &(uart_acel[1][i]),portMAX_DELAY);
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
		}
		
		memset(uart_angle, 0, sizeof(uart_angle));
  4022ee:	f107 0398 	add.w	r3, r7, #152	; 0x98
  4022f2:	2218      	movs	r2, #24
  4022f4:	2100      	movs	r1, #0
  4022f6:	4618      	mov	r0, r3
  4022f8:	4b1e      	ldr	r3, [pc, #120]	; (402374 <UARTTXTask+0x160>)
  4022fa:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  4022fc:	2300      	movs	r3, #0
  4022fe:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
  402302:	e01d      	b.n	402340 <UARTTXTask+0x12c>
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),portMAX_DELAY);
  402304:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
  402308:	4a1d      	ldr	r2, [pc, #116]	; (402380 <UARTTXTask+0x16c>)
  40230a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  40230e:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
  402312:	f107 0298 	add.w	r2, r7, #152	; 0x98
  402316:	00db      	lsls	r3, r3, #3
  402318:	18d1      	adds	r1, r2, r3
  40231a:	2301      	movs	r3, #1
  40231c:	f04f 32ff 	mov.w	r2, #4294967295
  402320:	4c11      	ldr	r4, [pc, #68]	; (402368 <UARTTXTask+0x154>)
  402322:	47a0      	blx	r4
  402324:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
  402328:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
  40232c:	2b01      	cmp	r3, #1
  40232e:	d002      	beq.n	402336 <UARTTXTask+0x122>
  402330:	2019      	movs	r0, #25
  402332:	4b12      	ldr	r3, [pc, #72]	; (40237c <UARTTXTask+0x168>)
  402334:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAcel[1][i], &(uart_acel[1][i]),portMAX_DELAY);
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
		}
		
		memset(uart_angle, 0, sizeof(uart_angle));
		for (i = 0; i < NUM_AXIS; i++){
  402336:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
  40233a:	3301      	adds	r3, #1
  40233c:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
  402340:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
  402344:	2b02      	cmp	r3, #2
  402346:	d9dd      	bls.n	402304 <UARTTXTask+0xf0>
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
		}
		
		memset(uart_gyro, 0, sizeof(uart_gyro));
  402348:	f107 0368 	add.w	r3, r7, #104	; 0x68
  40234c:	2230      	movs	r2, #48	; 0x30
  40234e:	2100      	movs	r1, #0
  402350:	4618      	mov	r0, r3
  402352:	4b08      	ldr	r3, [pc, #32]	; (402374 <UARTTXTask+0x160>)
  402354:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  402356:	2300      	movs	r3, #0
  402358:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
  40235c:	e04b      	b.n	4023f6 <UARTTXTask+0x1e2>
  40235e:	bf00      	nop
  402360:	20000acc 	.word	0x20000acc
  402364:	20004540 	.word	0x20004540
  402368:	0040712d 	.word	0x0040712d
  40236c:	00413fc4 	.word	0x00413fc4
  402370:	00401d21 	.word	0x00401d21
  402374:	0040bb5d 	.word	0x0040bb5d
  402378:	20004618 	.word	0x20004618
  40237c:	00405549 	.word	0x00405549
  402380:	200045c0 	.word	0x200045c0
			/* Get Acel Values from Low IMU: */
			statusQueue = xQueuePeek(xQueueGyro[0][i], &(uart_gyro[0][i]),portMAX_DELAY);
  402384:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
  402388:	4a5d      	ldr	r2, [pc, #372]	; (402500 <UARTTXTask+0x2ec>)
  40238a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  40238e:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
  402392:	f107 0268 	add.w	r2, r7, #104	; 0x68
  402396:	00db      	lsls	r3, r3, #3
  402398:	18d1      	adds	r1, r2, r3
  40239a:	2301      	movs	r3, #1
  40239c:	f04f 32ff 	mov.w	r2, #4294967295
  4023a0:	4c58      	ldr	r4, [pc, #352]	; (402504 <UARTTXTask+0x2f0>)
  4023a2:	47a0      	blx	r4
  4023a4:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
  4023a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
  4023ac:	2b01      	cmp	r3, #1
  4023ae:	d002      	beq.n	4023b6 <UARTTXTask+0x1a2>
  4023b0:	2019      	movs	r0, #25
  4023b2:	4b55      	ldr	r3, [pc, #340]	; (402508 <UARTTXTask+0x2f4>)
  4023b4:	4798      	blx	r3
			
			/* Get Acel Values from High IMU: */
			statusQueue = xQueuePeek(xQueueGyro[1][i], &(uart_gyro[1][i]),portMAX_DELAY);
  4023b6:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
  4023ba:	4a51      	ldr	r2, [pc, #324]	; (402500 <UARTTXTask+0x2ec>)
  4023bc:	3303      	adds	r3, #3
  4023be:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  4023c2:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
  4023c6:	f107 0268 	add.w	r2, r7, #104	; 0x68
  4023ca:	3303      	adds	r3, #3
  4023cc:	00db      	lsls	r3, r3, #3
  4023ce:	18d1      	adds	r1, r2, r3
  4023d0:	2301      	movs	r3, #1
  4023d2:	f04f 32ff 	mov.w	r2, #4294967295
  4023d6:	4c4b      	ldr	r4, [pc, #300]	; (402504 <UARTTXTask+0x2f0>)
  4023d8:	47a0      	blx	r4
  4023da:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
  4023de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
  4023e2:	2b01      	cmp	r3, #1
  4023e4:	d002      	beq.n	4023ec <UARTTXTask+0x1d8>
  4023e6:	2019      	movs	r0, #25
  4023e8:	4b47      	ldr	r3, [pc, #284]	; (402508 <UARTTXTask+0x2f4>)
  4023ea:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
		}
		
		memset(uart_gyro, 0, sizeof(uart_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  4023ec:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
  4023f0:	3301      	adds	r3, #1
  4023f2:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
  4023f6:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
  4023fa:	2b02      	cmp	r3, #2
  4023fc:	d9c2      	bls.n	402384 <UARTTXTask+0x170>
			/* Get Acel Values from High IMU: */
			statusQueue = xQueuePeek(xQueueGyro[1][i], &(uart_gyro[1][i]),portMAX_DELAY);
			if (statusQueue != pdPASS) LED_Toggle(LED2_GPIO);
		}
		
		result = printf_mux("%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;\r\n",
  4023fe:	e9d7 342c 	ldrd	r3, r4, [r7, #176]	; 0xb0
  402402:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
  402406:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
  40240a:	e9c7 1214 	strd	r1, r2, [r7, #80]	; 0x50
  40240e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
  402412:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
  402416:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
  40241a:	e9c7 4510 	strd	r4, r5, [r7, #64]	; 0x40
  40241e:	e9d7 5634 	ldrd	r5, r6, [r7, #208]	; 0xd0
  402422:	e9c7 560e 	strd	r5, r6, [r7, #56]	; 0x38
  402426:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
  40242a:	e9c7 890c 	strd	r8, r9, [r7, #48]	; 0x30
  40242e:	e9d7 9a1a 	ldrd	r9, sl, [r7, #104]	; 0x68
  402432:	e9c7 9a0a 	strd	r9, sl, [r7, #40]	; 0x28
  402436:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
  40243a:	e9c7 ab08 	strd	sl, fp, [r7, #32]
  40243e:	e9d7 bc1e 	ldrd	fp, ip, [r7, #120]	; 0x78
  402442:	e9c7 bc06 	strd	fp, ip, [r7, #24]
  402446:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
  40244a:	e9c7 3404 	strd	r3, r4, [r7, #16]
  40244e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
  402452:	e9c7 2302 	strd	r2, r3, [r7, #8]
  402456:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
  40245a:	e9c7 1200 	strd	r1, r2, [r7]
  40245e:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
  402462:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
  402466:	e9d7 562a 	ldrd	r5, r6, [r7, #168]	; 0xa8
  40246a:	2001      	movs	r0, #1
  40246c:	4b27      	ldr	r3, [pc, #156]	; (40250c <UARTTXTask+0x2f8>)
  40246e:	4798      	blx	r3
  402470:	4603      	mov	r3, r0
  402472:	460c      	mov	r4, r1
  402474:	e9cd 341c 	strd	r3, r4, [sp, #112]	; 0x70
  402478:	e9cd 561a 	strd	r5, r6, [sp, #104]	; 0x68
  40247c:	e9cd 8918 	strd	r8, r9, [sp, #96]	; 0x60
  402480:	e9cd ab16 	strd	sl, fp, [sp, #88]	; 0x58
  402484:	e9d7 1200 	ldrd	r1, r2, [r7]
  402488:	e9cd 1214 	strd	r1, r2, [sp, #80]	; 0x50
  40248c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
  402490:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  402494:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
  402498:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
  40249c:	e9d7 bc06 	ldrd	fp, ip, [r7, #24]
  4024a0:	e9cd bc0e 	strd	fp, ip, [sp, #56]	; 0x38
  4024a4:	e9d7 ab08 	ldrd	sl, fp, [r7, #32]
  4024a8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
  4024ac:	e9d7 9a0a 	ldrd	r9, sl, [r7, #40]	; 0x28
  4024b0:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
  4024b4:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	; 0x30
  4024b8:	e9cd 8908 	strd	r8, r9, [sp, #32]
  4024bc:	e9d7 560e 	ldrd	r5, r6, [r7, #56]	; 0x38
  4024c0:	e9cd 5606 	strd	r5, r6, [sp, #24]
  4024c4:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
  4024c8:	e9cd 4504 	strd	r4, r5, [sp, #16]
  4024cc:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
  4024d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4024d4:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
  4024d8:	e9cd 1200 	strd	r1, r2, [sp]
  4024dc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
  4024e0:	480b      	ldr	r0, [pc, #44]	; (402510 <UARTTXTask+0x2fc>)
  4024e2:	490c      	ldr	r1, [pc, #48]	; (402514 <UARTTXTask+0x300>)
  4024e4:	4788      	blx	r1
  4024e6:	4603      	mov	r3, r0
  4024e8:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
							uart_acel[1][0], uart_acel[1][1], uart_acel[1][2],
							uart_gyro[0][0], uart_gyro[0][1], uart_gyro[0][2],
							uart_gyro[1][0], uart_gyro[1][1], uart_gyro[1][2],
							uart_angle[0], uart_angle[1], uart_angle[2],
							getAngleEncoder(true));
		if (result != STATUS_OK) LED_Toggle(LED2_GPIO);
  4024ec:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
  4024f0:	2b00      	cmp	r3, #0
  4024f2:	f43f ae9a 	beq.w	40222a <UARTTXTask+0x16>
  4024f6:	2019      	movs	r0, #25
  4024f8:	4b03      	ldr	r3, [pc, #12]	; (402508 <UARTTXTask+0x2f4>)
  4024fa:	4798      	blx	r3
	}
  4024fc:	e695      	b.n	40222a <UARTTXTask+0x16>
  4024fe:	bf00      	nop
  402500:	200045cc 	.word	0x200045cc
  402504:	0040712d 	.word	0x0040712d
  402508:	00405549 	.word	0x00405549
  40250c:	004009d1 	.word	0x004009d1
  402510:	00413fcc 	.word	0x00413fcc
  402514:	00401d21 	.word	0x00401d21

00402518 <UARTRXTask>:
}

// Task to receive commands via Serial:
void UARTRXTask(void *pvParameters){
  402518:	b590      	push	{r4, r7, lr}
  40251a:	b095      	sub	sp, #84	; 0x54
  40251c:	af02      	add	r7, sp, #8
  40251e:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	
	char receive;
	char buf_msg[50] = {0};
  402520:	f107 030c 	add.w	r3, r7, #12
  402524:	2232      	movs	r2, #50	; 0x32
  402526:	2100      	movs	r1, #0
  402528:	4618      	mov	r0, r3
  40252a:	4b20      	ldr	r3, [pc, #128]	; (4025ac <UARTRXTask+0x94>)
  40252c:	4798      	blx	r3
	uint32_t countChar = 0;
  40252e:	2300      	movs	r3, #0
  402530:	647b      	str	r3, [r7, #68]	; 0x44
	
	uint32_t size = 0;
  402532:	2300      	movs	r3, #0
  402534:	643b      	str	r3, [r7, #64]	; 0x40
	
	xTimerTX = xTimerCreate( (const signed char *) "TimerIMU", (1000/portTICK_RATE_MS) , pdFALSE, NULL, vTimerTX);
  402536:	4b1e      	ldr	r3, [pc, #120]	; (4025b0 <UARTRXTask+0x98>)
  402538:	9300      	str	r3, [sp, #0]
  40253a:	2300      	movs	r3, #0
  40253c:	2200      	movs	r2, #0
  40253e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  402542:	481c      	ldr	r0, [pc, #112]	; (4025b4 <UARTRXTask+0x9c>)
  402544:	4c1c      	ldr	r4, [pc, #112]	; (4025b8 <UARTRXTask+0xa0>)
  402546:	47a0      	blx	r4
  402548:	4602      	mov	r2, r0
  40254a:	4b1c      	ldr	r3, [pc, #112]	; (4025bc <UARTRXTask+0xa4>)
  40254c:	601a      	str	r2, [r3, #0]
	
	for (;;){
		//Receive only one character at a time
		size = read_uart(&receive, sizeof(receive));
  40254e:	f107 033f 	add.w	r3, r7, #63	; 0x3f
  402552:	2101      	movs	r1, #1
  402554:	4618      	mov	r0, r3
  402556:	4b1a      	ldr	r3, [pc, #104]	; (4025c0 <UARTRXTask+0xa8>)
  402558:	4798      	blx	r3
  40255a:	6438      	str	r0, [r7, #64]	; 0x40
		if (size == sizeof(receive)){
  40255c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  40255e:	2b01      	cmp	r3, #1
  402560:	d1f5      	bne.n	40254e <UARTRXTask+0x36>
			//Enter is the end of message:
			if (receive == 13){
  402562:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  402566:	2b0d      	cmp	r3, #13
  402568:	d10e      	bne.n	402588 <UARTRXTask+0x70>
				receiveCMD(buf_msg);
  40256a:	f107 030c 	add.w	r3, r7, #12
  40256e:	4618      	mov	r0, r3
  402570:	4b14      	ldr	r3, [pc, #80]	; (4025c4 <UARTRXTask+0xac>)
  402572:	4798      	blx	r3
				memset(buf_msg, 0, sizeof(buf_msg));
  402574:	f107 030c 	add.w	r3, r7, #12
  402578:	2232      	movs	r2, #50	; 0x32
  40257a:	2100      	movs	r1, #0
  40257c:	4618      	mov	r0, r3
  40257e:	4b0b      	ldr	r3, [pc, #44]	; (4025ac <UARTRXTask+0x94>)
  402580:	4798      	blx	r3
				countChar = 0;
  402582:	2300      	movs	r3, #0
  402584:	647b      	str	r3, [r7, #68]	; 0x44
  402586:	e7e2      	b.n	40254e <UARTRXTask+0x36>
			}
			//Keep receiving characters:
			else {
				buf_msg[countChar++] = receive;
  402588:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  40258a:	1c5a      	adds	r2, r3, #1
  40258c:	647a      	str	r2, [r7, #68]	; 0x44
  40258e:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
  402592:	f107 0148 	add.w	r1, r7, #72	; 0x48
  402596:	440b      	add	r3, r1
  402598:	f803 2c3c 	strb.w	r2, [r3, #-60]
				buf_msg[countChar] = '\0';
  40259c:	f107 020c 	add.w	r2, r7, #12
  4025a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  4025a2:	4413      	add	r3, r2
  4025a4:	2200      	movs	r2, #0
  4025a6:	701a      	strb	r2, [r3, #0]
			}
		}
	}
  4025a8:	e7d1      	b.n	40254e <UARTRXTask+0x36>
  4025aa:	bf00      	nop
  4025ac:	0040bb5d 	.word	0x0040bb5d
  4025b0:	00402065 	.word	0x00402065
  4025b4:	00414030 	.word	0x00414030
  4025b8:	0040858d 	.word	0x0040858d
  4025bc:	2000453c 	.word	0x2000453c
  4025c0:	00401ced 	.word	0x00401ced
  4025c4:	004002e9 	.word	0x004002e9

004025c8 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4025c8:	b580      	push	{r7, lr}
  4025ca:	b082      	sub	sp, #8
  4025cc:	af00      	add	r7, sp, #0
  4025ce:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4025d0:	687b      	ldr	r3, [r7, #4]
  4025d2:	2b07      	cmp	r3, #7
  4025d4:	d831      	bhi.n	40263a <osc_enable+0x72>
  4025d6:	a201      	add	r2, pc, #4	; (adr r2, 4025dc <osc_enable+0x14>)
  4025d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4025dc:	00402639 	.word	0x00402639
  4025e0:	004025fd 	.word	0x004025fd
  4025e4:	00402605 	.word	0x00402605
  4025e8:	0040260d 	.word	0x0040260d
  4025ec:	00402615 	.word	0x00402615
  4025f0:	0040261d 	.word	0x0040261d
  4025f4:	00402625 	.word	0x00402625
  4025f8:	0040262f 	.word	0x0040262f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4025fc:	2000      	movs	r0, #0
  4025fe:	4b11      	ldr	r3, [pc, #68]	; (402644 <osc_enable+0x7c>)
  402600:	4798      	blx	r3
		break;
  402602:	e01a      	b.n	40263a <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  402604:	2001      	movs	r0, #1
  402606:	4b0f      	ldr	r3, [pc, #60]	; (402644 <osc_enable+0x7c>)
  402608:	4798      	blx	r3
		break;
  40260a:	e016      	b.n	40263a <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  40260c:	2000      	movs	r0, #0
  40260e:	4b0e      	ldr	r3, [pc, #56]	; (402648 <osc_enable+0x80>)
  402610:	4798      	blx	r3
		break;
  402612:	e012      	b.n	40263a <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  402614:	2010      	movs	r0, #16
  402616:	4b0c      	ldr	r3, [pc, #48]	; (402648 <osc_enable+0x80>)
  402618:	4798      	blx	r3
		break;
  40261a:	e00e      	b.n	40263a <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40261c:	2020      	movs	r0, #32
  40261e:	4b0a      	ldr	r3, [pc, #40]	; (402648 <osc_enable+0x80>)
  402620:	4798      	blx	r3
		break;
  402622:	e00a      	b.n	40263a <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  402624:	213e      	movs	r1, #62	; 0x3e
  402626:	2000      	movs	r0, #0
  402628:	4b08      	ldr	r3, [pc, #32]	; (40264c <osc_enable+0x84>)
  40262a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40262c:	e005      	b.n	40263a <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40262e:	213e      	movs	r1, #62	; 0x3e
  402630:	2001      	movs	r0, #1
  402632:	4b06      	ldr	r3, [pc, #24]	; (40264c <osc_enable+0x84>)
  402634:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  402636:	e000      	b.n	40263a <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  402638:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40263a:	bf00      	nop
  40263c:	3708      	adds	r7, #8
  40263e:	46bd      	mov	sp, r7
  402640:	bd80      	pop	{r7, pc}
  402642:	bf00      	nop
  402644:	00405a85 	.word	0x00405a85
  402648:	00405af1 	.word	0x00405af1
  40264c:	00405b61 	.word	0x00405b61

00402650 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  402650:	b580      	push	{r7, lr}
  402652:	b082      	sub	sp, #8
  402654:	af00      	add	r7, sp, #0
  402656:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402658:	687b      	ldr	r3, [r7, #4]
  40265a:	2b07      	cmp	r3, #7
  40265c:	d826      	bhi.n	4026ac <osc_is_ready+0x5c>
  40265e:	a201      	add	r2, pc, #4	; (adr r2, 402664 <osc_is_ready+0x14>)
  402660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402664:	00402685 	.word	0x00402685
  402668:	00402689 	.word	0x00402689
  40266c:	00402689 	.word	0x00402689
  402670:	0040269b 	.word	0x0040269b
  402674:	0040269b 	.word	0x0040269b
  402678:	0040269b 	.word	0x0040269b
  40267c:	0040269b 	.word	0x0040269b
  402680:	0040269b 	.word	0x0040269b
	case OSC_SLCK_32K_RC:
		return 1;
  402684:	2301      	movs	r3, #1
  402686:	e012      	b.n	4026ae <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  402688:	4b0b      	ldr	r3, [pc, #44]	; (4026b8 <osc_is_ready+0x68>)
  40268a:	4798      	blx	r3
  40268c:	4603      	mov	r3, r0
  40268e:	2b00      	cmp	r3, #0
  402690:	bf14      	ite	ne
  402692:	2301      	movne	r3, #1
  402694:	2300      	moveq	r3, #0
  402696:	b2db      	uxtb	r3, r3
  402698:	e009      	b.n	4026ae <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40269a:	4b08      	ldr	r3, [pc, #32]	; (4026bc <osc_is_ready+0x6c>)
  40269c:	4798      	blx	r3
  40269e:	4603      	mov	r3, r0
  4026a0:	2b00      	cmp	r3, #0
  4026a2:	bf14      	ite	ne
  4026a4:	2301      	movne	r3, #1
  4026a6:	2300      	moveq	r3, #0
  4026a8:	b2db      	uxtb	r3, r3
  4026aa:	e000      	b.n	4026ae <osc_is_ready+0x5e>
	}

	return 0;
  4026ac:	2300      	movs	r3, #0
}
  4026ae:	4618      	mov	r0, r3
  4026b0:	3708      	adds	r7, #8
  4026b2:	46bd      	mov	sp, r7
  4026b4:	bd80      	pop	{r7, pc}
  4026b6:	bf00      	nop
  4026b8:	00405abd 	.word	0x00405abd
  4026bc:	00405bd9 	.word	0x00405bd9

004026c0 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4026c0:	b480      	push	{r7}
  4026c2:	b083      	sub	sp, #12
  4026c4:	af00      	add	r7, sp, #0
  4026c6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4026c8:	687b      	ldr	r3, [r7, #4]
  4026ca:	2b07      	cmp	r3, #7
  4026cc:	d825      	bhi.n	40271a <osc_get_rate+0x5a>
  4026ce:	a201      	add	r2, pc, #4	; (adr r2, 4026d4 <osc_get_rate+0x14>)
  4026d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4026d4:	004026f5 	.word	0x004026f5
  4026d8:	004026fb 	.word	0x004026fb
  4026dc:	00402701 	.word	0x00402701
  4026e0:	00402707 	.word	0x00402707
  4026e4:	0040270b 	.word	0x0040270b
  4026e8:	0040270f 	.word	0x0040270f
  4026ec:	00402713 	.word	0x00402713
  4026f0:	00402717 	.word	0x00402717
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4026f4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4026f8:	e010      	b.n	40271c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4026fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4026fe:	e00d      	b.n	40271c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  402700:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402704:	e00a      	b.n	40271c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  402706:	4b08      	ldr	r3, [pc, #32]	; (402728 <osc_get_rate+0x68>)
  402708:	e008      	b.n	40271c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40270a:	4b08      	ldr	r3, [pc, #32]	; (40272c <osc_get_rate+0x6c>)
  40270c:	e006      	b.n	40271c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40270e:	4b08      	ldr	r3, [pc, #32]	; (402730 <osc_get_rate+0x70>)
  402710:	e004      	b.n	40271c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  402712:	4b07      	ldr	r3, [pc, #28]	; (402730 <osc_get_rate+0x70>)
  402714:	e002      	b.n	40271c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  402716:	4b06      	ldr	r3, [pc, #24]	; (402730 <osc_get_rate+0x70>)
  402718:	e000      	b.n	40271c <osc_get_rate+0x5c>
	}

	return 0;
  40271a:	2300      	movs	r3, #0
}
  40271c:	4618      	mov	r0, r3
  40271e:	370c      	adds	r7, #12
  402720:	46bd      	mov	sp, r7
  402722:	bc80      	pop	{r7}
  402724:	4770      	bx	lr
  402726:	bf00      	nop
  402728:	003d0900 	.word	0x003d0900
  40272c:	007a1200 	.word	0x007a1200
  402730:	00b71b00 	.word	0x00b71b00

00402734 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  402734:	b580      	push	{r7, lr}
  402736:	b082      	sub	sp, #8
  402738:	af00      	add	r7, sp, #0
  40273a:	4603      	mov	r3, r0
  40273c:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40273e:	bf00      	nop
  402740:	79fb      	ldrb	r3, [r7, #7]
  402742:	4618      	mov	r0, r3
  402744:	4b05      	ldr	r3, [pc, #20]	; (40275c <osc_wait_ready+0x28>)
  402746:	4798      	blx	r3
  402748:	4603      	mov	r3, r0
  40274a:	f083 0301 	eor.w	r3, r3, #1
  40274e:	b2db      	uxtb	r3, r3
  402750:	2b00      	cmp	r3, #0
  402752:	d1f5      	bne.n	402740 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  402754:	bf00      	nop
  402756:	3708      	adds	r7, #8
  402758:	46bd      	mov	sp, r7
  40275a:	bd80      	pop	{r7, pc}
  40275c:	00402651 	.word	0x00402651

00402760 <pll_config_init>:
 * \note The SAM3N PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  402760:	b580      	push	{r7, lr}
  402762:	b086      	sub	sp, #24
  402764:	af00      	add	r7, sp, #0
  402766:	60f8      	str	r0, [r7, #12]
  402768:	607a      	str	r2, [r7, #4]
  40276a:	603b      	str	r3, [r7, #0]
  40276c:	460b      	mov	r3, r1
  40276e:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  402770:	7afb      	ldrb	r3, [r7, #11]
  402772:	4618      	mov	r0, r3
  402774:	4b0d      	ldr	r3, [pc, #52]	; (4027ac <pll_config_init+0x4c>)
  402776:	4798      	blx	r3
  402778:	4602      	mov	r2, r0
  40277a:	687b      	ldr	r3, [r7, #4]
  40277c:	fbb2 f3f3 	udiv	r3, r2, r3
  402780:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  402782:	697b      	ldr	r3, [r7, #20]
  402784:	683a      	ldr	r2, [r7, #0]
  402786:	fb02 f303 	mul.w	r3, r2, r3
  40278a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40278c:	683b      	ldr	r3, [r7, #0]
  40278e:	3b01      	subs	r3, #1
  402790:	041a      	lsls	r2, r3, #16
  402792:	4b07      	ldr	r3, [pc, #28]	; (4027b0 <pll_config_init+0x50>)
  402794:	4013      	ands	r3, r2
  402796:	687a      	ldr	r2, [r7, #4]
  402798:	b2d2      	uxtb	r2, r2
  40279a:	4313      	orrs	r3, r2
  40279c:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4027a0:	68fb      	ldr	r3, [r7, #12]
  4027a2:	601a      	str	r2, [r3, #0]
}
  4027a4:	bf00      	nop
  4027a6:	3718      	adds	r7, #24
  4027a8:	46bd      	mov	sp, r7
  4027aa:	bd80      	pop	{r7, pc}
  4027ac:	004026c1 	.word	0x004026c1
  4027b0:	07ff0000 	.word	0x07ff0000

004027b4 <pll_enable>:
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4027b4:	b580      	push	{r7, lr}
  4027b6:	b082      	sub	sp, #8
  4027b8:	af00      	add	r7, sp, #0
  4027ba:	6078      	str	r0, [r7, #4]
  4027bc:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4027be:	683b      	ldr	r3, [r7, #0]
  4027c0:	2b00      	cmp	r3, #0
  4027c2:	d107      	bne.n	4027d4 <pll_enable+0x20>
		pmc_disable_pllack(); // Always stop PLL first!
  4027c4:	4b05      	ldr	r3, [pc, #20]	; (4027dc <pll_enable+0x28>)
  4027c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4027c8:	4a05      	ldr	r2, [pc, #20]	; (4027e0 <pll_enable+0x2c>)
  4027ca:	687b      	ldr	r3, [r7, #4]
  4027cc:	681b      	ldr	r3, [r3, #0]
  4027ce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4027d2:	6293      	str	r3, [r2, #40]	; 0x28
	}
}
  4027d4:	bf00      	nop
  4027d6:	3708      	adds	r7, #8
  4027d8:	46bd      	mov	sp, r7
  4027da:	bd80      	pop	{r7, pc}
  4027dc:	00405bf1 	.word	0x00405bf1
  4027e0:	400e0400 	.word	0x400e0400

004027e4 <pll_is_locked>:
		pmc_disable_pllack();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4027e4:	b580      	push	{r7, lr}
  4027e6:	b082      	sub	sp, #8
  4027e8:	af00      	add	r7, sp, #0
  4027ea:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4027ec:	687b      	ldr	r3, [r7, #4]
  4027ee:	2b00      	cmp	r3, #0
  4027f0:	d103      	bne.n	4027fa <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  4027f2:	4b04      	ldr	r3, [pc, #16]	; (402804 <pll_is_locked+0x20>)
  4027f4:	4798      	blx	r3
  4027f6:	4603      	mov	r3, r0
  4027f8:	e000      	b.n	4027fc <pll_is_locked+0x18>
	}
	else {
		return 0;
  4027fa:	2300      	movs	r3, #0
	}
}
  4027fc:	4618      	mov	r0, r3
  4027fe:	3708      	adds	r7, #8
  402800:	46bd      	mov	sp, r7
  402802:	bd80      	pop	{r7, pc}
  402804:	00405c09 	.word	0x00405c09

00402808 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  402808:	b580      	push	{r7, lr}
  40280a:	b082      	sub	sp, #8
  40280c:	af00      	add	r7, sp, #0
  40280e:	4603      	mov	r3, r0
  402810:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  402812:	79fb      	ldrb	r3, [r7, #7]
  402814:	3b03      	subs	r3, #3
  402816:	2b04      	cmp	r3, #4
  402818:	d808      	bhi.n	40282c <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40281a:	79fb      	ldrb	r3, [r7, #7]
  40281c:	4618      	mov	r0, r3
  40281e:	4b06      	ldr	r3, [pc, #24]	; (402838 <pll_enable_source+0x30>)
  402820:	4798      	blx	r3
		osc_wait_ready(e_src);
  402822:	79fb      	ldrb	r3, [r7, #7]
  402824:	4618      	mov	r0, r3
  402826:	4b05      	ldr	r3, [pc, #20]	; (40283c <pll_enable_source+0x34>)
  402828:	4798      	blx	r3
		break;
  40282a:	e000      	b.n	40282e <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  40282c:	bf00      	nop
	}
}
  40282e:	bf00      	nop
  402830:	3708      	adds	r7, #8
  402832:	46bd      	mov	sp, r7
  402834:	bd80      	pop	{r7, pc}
  402836:	bf00      	nop
  402838:	004025c9 	.word	0x004025c9
  40283c:	00402735 	.word	0x00402735

00402840 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  402840:	b580      	push	{r7, lr}
  402842:	b082      	sub	sp, #8
  402844:	af00      	add	r7, sp, #0
  402846:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  402848:	bf00      	nop
  40284a:	6878      	ldr	r0, [r7, #4]
  40284c:	4b04      	ldr	r3, [pc, #16]	; (402860 <pll_wait_for_lock+0x20>)
  40284e:	4798      	blx	r3
  402850:	4603      	mov	r3, r0
  402852:	2b00      	cmp	r3, #0
  402854:	d0f9      	beq.n	40284a <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  402856:	2300      	movs	r3, #0
}
  402858:	4618      	mov	r0, r3
  40285a:	3708      	adds	r7, #8
  40285c:	46bd      	mov	sp, r7
  40285e:	bd80      	pop	{r7, pc}
  402860:	004027e5 	.word	0x004027e5

00402864 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  402864:	b580      	push	{r7, lr}
  402866:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  402868:	2006      	movs	r0, #6
  40286a:	4b03      	ldr	r3, [pc, #12]	; (402878 <sysclk_get_main_hz+0x14>)
  40286c:	4798      	blx	r3
  40286e:	4603      	mov	r3, r0
  402870:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  402872:	4618      	mov	r0, r3
  402874:	bd80      	pop	{r7, pc}
  402876:	bf00      	nop
  402878:	004026c1 	.word	0x004026c1

0040287c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40287c:	b580      	push	{r7, lr}
  40287e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402880:	4b02      	ldr	r3, [pc, #8]	; (40288c <sysclk_get_cpu_hz+0x10>)
  402882:	4798      	blx	r3
  402884:	4603      	mov	r3, r0
  402886:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402888:	4618      	mov	r0, r3
  40288a:	bd80      	pop	{r7, pc}
  40288c:	00402865 	.word	0x00402865

00402890 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  402890:	b590      	push	{r4, r7, lr}
  402892:	b083      	sub	sp, #12
  402894:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  402896:	4811      	ldr	r0, [pc, #68]	; (4028dc <sysclk_init+0x4c>)
  402898:	4b11      	ldr	r3, [pc, #68]	; (4028e0 <sysclk_init+0x50>)
  40289a:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  40289c:	2006      	movs	r0, #6
  40289e:	4b11      	ldr	r3, [pc, #68]	; (4028e4 <sysclk_init+0x54>)
  4028a0:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4028a2:	1d38      	adds	r0, r7, #4
  4028a4:	2308      	movs	r3, #8
  4028a6:	2201      	movs	r2, #1
  4028a8:	2106      	movs	r1, #6
  4028aa:	4c0f      	ldr	r4, [pc, #60]	; (4028e8 <sysclk_init+0x58>)
  4028ac:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4028ae:	1d3b      	adds	r3, r7, #4
  4028b0:	2100      	movs	r1, #0
  4028b2:	4618      	mov	r0, r3
  4028b4:	4b0d      	ldr	r3, [pc, #52]	; (4028ec <sysclk_init+0x5c>)
  4028b6:	4798      	blx	r3
		pll_wait_for_lock(0);
  4028b8:	2000      	movs	r0, #0
  4028ba:	4b0d      	ldr	r3, [pc, #52]	; (4028f0 <sysclk_init+0x60>)
  4028bc:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4028be:	2010      	movs	r0, #16
  4028c0:	4b0c      	ldr	r3, [pc, #48]	; (4028f4 <sysclk_init+0x64>)
  4028c2:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4028c4:	4b0c      	ldr	r3, [pc, #48]	; (4028f8 <sysclk_init+0x68>)
  4028c6:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4028c8:	4b0c      	ldr	r3, [pc, #48]	; (4028fc <sysclk_init+0x6c>)
  4028ca:	4798      	blx	r3
  4028cc:	4603      	mov	r3, r0
  4028ce:	4618      	mov	r0, r3
  4028d0:	4b03      	ldr	r3, [pc, #12]	; (4028e0 <sysclk_init+0x50>)
  4028d2:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4028d4:	bf00      	nop
  4028d6:	370c      	adds	r7, #12
  4028d8:	46bd      	mov	sp, r7
  4028da:	bd90      	pop	{r4, r7, pc}
  4028dc:	02dc6c00 	.word	0x02dc6c00
  4028e0:	200000c5 	.word	0x200000c5
  4028e4:	00402809 	.word	0x00402809
  4028e8:	00402761 	.word	0x00402761
  4028ec:	004027b5 	.word	0x004027b5
  4028f0:	00402841 	.word	0x00402841
  4028f4:	00405a05 	.word	0x00405a05
  4028f8:	00406411 	.word	0x00406411
  4028fc:	0040287d 	.word	0x0040287d

00402900 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  402900:	b480      	push	{r7}
  402902:	b083      	sub	sp, #12
  402904:	af00      	add	r7, sp, #0
  402906:	4603      	mov	r3, r0
  402908:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  40290a:	4908      	ldr	r1, [pc, #32]	; (40292c <NVIC_EnableIRQ+0x2c>)
  40290c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402910:	095b      	lsrs	r3, r3, #5
  402912:	79fa      	ldrb	r2, [r7, #7]
  402914:	f002 021f 	and.w	r2, r2, #31
  402918:	2001      	movs	r0, #1
  40291a:	fa00 f202 	lsl.w	r2, r0, r2
  40291e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402922:	bf00      	nop
  402924:	370c      	adds	r7, #12
  402926:	46bd      	mov	sp, r7
  402928:	bc80      	pop	{r7}
  40292a:	4770      	bx	lr
  40292c:	e000e100 	.word	0xe000e100

00402930 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  402930:	b480      	push	{r7}
  402932:	b083      	sub	sp, #12
  402934:	af00      	add	r7, sp, #0
  402936:	4603      	mov	r3, r0
  402938:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40293a:	4909      	ldr	r1, [pc, #36]	; (402960 <NVIC_ClearPendingIRQ+0x30>)
  40293c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402940:	095b      	lsrs	r3, r3, #5
  402942:	79fa      	ldrb	r2, [r7, #7]
  402944:	f002 021f 	and.w	r2, r2, #31
  402948:	2001      	movs	r0, #1
  40294a:	fa00 f202 	lsl.w	r2, r0, r2
  40294e:	3360      	adds	r3, #96	; 0x60
  402950:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402954:	bf00      	nop
  402956:	370c      	adds	r7, #12
  402958:	46bd      	mov	sp, r7
  40295a:	bc80      	pop	{r7}
  40295c:	4770      	bx	lr
  40295e:	bf00      	nop
  402960:	e000e100 	.word	0xe000e100

00402964 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  402964:	b480      	push	{r7}
  402966:	b083      	sub	sp, #12
  402968:	af00      	add	r7, sp, #0
  40296a:	4603      	mov	r3, r0
  40296c:	6039      	str	r1, [r7, #0]
  40296e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402970:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402974:	2b00      	cmp	r3, #0
  402976:	da0b      	bge.n	402990 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402978:	490d      	ldr	r1, [pc, #52]	; (4029b0 <NVIC_SetPriority+0x4c>)
  40297a:	79fb      	ldrb	r3, [r7, #7]
  40297c:	f003 030f 	and.w	r3, r3, #15
  402980:	3b04      	subs	r3, #4
  402982:	683a      	ldr	r2, [r7, #0]
  402984:	b2d2      	uxtb	r2, r2
  402986:	0112      	lsls	r2, r2, #4
  402988:	b2d2      	uxtb	r2, r2
  40298a:	440b      	add	r3, r1
  40298c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  40298e:	e009      	b.n	4029a4 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  402990:	4908      	ldr	r1, [pc, #32]	; (4029b4 <NVIC_SetPriority+0x50>)
  402992:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402996:	683a      	ldr	r2, [r7, #0]
  402998:	b2d2      	uxtb	r2, r2
  40299a:	0112      	lsls	r2, r2, #4
  40299c:	b2d2      	uxtb	r2, r2
  40299e:	440b      	add	r3, r1
  4029a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4029a4:	bf00      	nop
  4029a6:	370c      	adds	r7, #12
  4029a8:	46bd      	mov	sp, r7
  4029aa:	bc80      	pop	{r7}
  4029ac:	4770      	bx	lr
  4029ae:	bf00      	nop
  4029b0:	e000ed00 	.word	0xe000ed00
  4029b4:	e000e100 	.word	0xe000e100

004029b8 <get_pdc_peripheral_details>:
 * peripheral that has the start address specified by peripheral_to_find.
 */
portBASE_TYPE get_pdc_peripheral_details(
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
  4029b8:	b480      	push	{r7}
  4029ba:	b087      	sub	sp, #28
  4029bc:	af00      	add	r7, sp, #0
  4029be:	60f8      	str	r0, [r7, #12]
  4029c0:	60b9      	str	r1, [r7, #8]
  4029c2:	607a      	str	r2, [r7, #4]
	size_t x;

	for (x = 0; x < array_size; x++) {
  4029c4:	2300      	movs	r3, #0
  4029c6:	617b      	str	r3, [r7, #20]
  4029c8:	e00a      	b.n	4029e0 <get_pdc_peripheral_details+0x28>
		if (peripheral_array[x].peripheral_base_address ==
  4029ca:	697b      	ldr	r3, [r7, #20]
  4029cc:	011b      	lsls	r3, r3, #4
  4029ce:	68fa      	ldr	r2, [r7, #12]
  4029d0:	4413      	add	r3, r2
  4029d2:	681a      	ldr	r2, [r3, #0]
  4029d4:	687b      	ldr	r3, [r7, #4]
  4029d6:	429a      	cmp	r2, r3
  4029d8:	d007      	beq.n	4029ea <get_pdc_peripheral_details+0x32>
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
	size_t x;

	for (x = 0; x < array_size; x++) {
  4029da:	697b      	ldr	r3, [r7, #20]
  4029dc:	3301      	adds	r3, #1
  4029de:	617b      	str	r3, [r7, #20]
  4029e0:	697a      	ldr	r2, [r7, #20]
  4029e2:	68bb      	ldr	r3, [r7, #8]
  4029e4:	429a      	cmp	r2, r3
  4029e6:	d3f0      	bcc.n	4029ca <get_pdc_peripheral_details+0x12>
  4029e8:	e000      	b.n	4029ec <get_pdc_peripheral_details+0x34>
		if (peripheral_array[x].peripheral_base_address ==
				peripheral_to_find) {
			break;
  4029ea:	bf00      	nop
		}
	}

	return x;
  4029ec:	697b      	ldr	r3, [r7, #20]
}
  4029ee:	4618      	mov	r0, r3
  4029f0:	371c      	adds	r7, #28
  4029f2:	46bd      	mov	sp, r7
  4029f4:	bc80      	pop	{r7}
  4029f6:	4770      	bx	lr

004029f8 <check_requested_operating_mode>:
 */
bool check_requested_operating_mode(
		const enum peripheral_operation_mode requested_operation_mode,
		const enum peripheral_operation_mode valid_operating_modes[],
		portBASE_TYPE num_valid_operating_modes)
{
  4029f8:	b480      	push	{r7}
  4029fa:	b087      	sub	sp, #28
  4029fc:	af00      	add	r7, sp, #0
  4029fe:	4603      	mov	r3, r0
  402a00:	60b9      	str	r1, [r7, #8]
  402a02:	607a      	str	r2, [r7, #4]
  402a04:	73fb      	strb	r3, [r7, #15]
	bool return_value = false;
  402a06:	2300      	movs	r3, #0
  402a08:	75fb      	strb	r3, [r7, #23]
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  402a0a:	2300      	movs	r3, #0
  402a0c:	613b      	str	r3, [r7, #16]
  402a0e:	e00c      	b.n	402a2a <check_requested_operating_mode+0x32>
			index_position++) {
		if (requested_operation_mode ==
				valid_operating_modes[index_position]) {
  402a10:	693b      	ldr	r3, [r7, #16]
  402a12:	68ba      	ldr	r2, [r7, #8]
  402a14:	4413      	add	r3, r2
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
		if (requested_operation_mode ==
  402a16:	781b      	ldrb	r3, [r3, #0]
  402a18:	7bfa      	ldrb	r2, [r7, #15]
  402a1a:	429a      	cmp	r2, r3
  402a1c:	d102      	bne.n	402a24 <check_requested_operating_mode+0x2c>
				valid_operating_modes[index_position]) {
			return_value = true;
  402a1e:	2301      	movs	r3, #1
  402a20:	75fb      	strb	r3, [r7, #23]
			break;
  402a22:	e006      	b.n	402a32 <check_requested_operating_mode+0x3a>
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
  402a24:	693b      	ldr	r3, [r7, #16]
  402a26:	3301      	adds	r3, #1
  402a28:	613b      	str	r3, [r7, #16]
		portBASE_TYPE num_valid_operating_modes)
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  402a2a:	693a      	ldr	r2, [r7, #16]
  402a2c:	687b      	ldr	r3, [r7, #4]
  402a2e:	429a      	cmp	r2, r3
  402a30:	dbee      	blt.n	402a10 <check_requested_operating_mode+0x18>
			return_value = true;
			break;
		}
	}

	return return_value;
  402a32:	7dfb      	ldrb	r3, [r7, #23]
}
  402a34:	4618      	mov	r0, r3
  402a36:	371c      	adds	r7, #28
  402a38:	46bd      	mov	sp, r7
  402a3a:	bc80      	pop	{r7}
  402a3c:	4770      	bx	lr
  402a3e:	bf00      	nop

00402a40 <create_peripheral_control_semaphores>:
 * with the bits set in the options_flags value.
 */
void create_peripheral_control_semaphores(const uint8_t options_flags,
		freertos_dma_event_control_t *tx_dma_control,
		freertos_dma_event_control_t *rx_dma_control)
{
  402a40:	b590      	push	{r4, r7, lr}
  402a42:	b085      	sub	sp, #20
  402a44:	af00      	add	r7, sp, #0
  402a46:	4603      	mov	r3, r0
  402a48:	60b9      	str	r1, [r7, #8]
  402a4a:	607a      	str	r2, [r7, #4]
  402a4c:	73fb      	strb	r3, [r7, #15]
	/* If the tx driver is to be thread aware then create an access control
	mutex.  An Rx access mutex is not created in this function as half duplex
	peripherals need only use a single access mutex, and the Tx mutex is used
	for the purpose.  Full duplex peripherals have extra configuration steps
	that are performed separately. */
	if ((options_flags & USE_TX_ACCESS_MUTEX) != 0) {
  402a4e:	7bfb      	ldrb	r3, [r7, #15]
  402a50:	f003 0301 	and.w	r3, r3, #1
  402a54:	2b00      	cmp	r3, #0
  402a56:	d00d      	beq.n	402a74 <create_peripheral_control_semaphores+0x34>
		tx_dma_control->peripheral_access_mutex = xSemaphoreCreateMutex();
  402a58:	2001      	movs	r0, #1
  402a5a:	4b35      	ldr	r3, [pc, #212]	; (402b30 <create_peripheral_control_semaphores+0xf0>)
  402a5c:	4798      	blx	r3
  402a5e:	4602      	mov	r2, r0
  402a60:	68bb      	ldr	r3, [r7, #8]
  402a62:	605a      	str	r2, [r3, #4]
		configASSERT(tx_dma_control->peripheral_access_mutex);
  402a64:	68bb      	ldr	r3, [r7, #8]
  402a66:	685b      	ldr	r3, [r3, #4]
  402a68:	2b00      	cmp	r3, #0
  402a6a:	d103      	bne.n	402a74 <create_peripheral_control_semaphores+0x34>
  402a6c:	4b31      	ldr	r3, [pc, #196]	; (402b34 <create_peripheral_control_semaphores+0xf4>)
  402a6e:	4798      	blx	r3
  402a70:	bf00      	nop
  402a72:	e7fd      	b.n	402a70 <create_peripheral_control_semaphores+0x30>
	}

	/* If the transmit function is only going to return once the transmit is
	complete then create an internal notification semaphore. */
	if ((options_flags & WAIT_TX_COMPLETE) != 0) {
  402a74:	7bfb      	ldrb	r3, [r7, #15]
  402a76:	f003 0304 	and.w	r3, r3, #4
  402a7a:	2b00      	cmp	r3, #0
  402a7c:	d022      	beq.n	402ac4 <create_peripheral_control_semaphores+0x84>
		vSemaphoreCreateBinary(
  402a7e:	2203      	movs	r2, #3
  402a80:	2100      	movs	r1, #0
  402a82:	2001      	movs	r0, #1
  402a84:	4b2c      	ldr	r3, [pc, #176]	; (402b38 <create_peripheral_control_semaphores+0xf8>)
  402a86:	4798      	blx	r3
  402a88:	4602      	mov	r2, r0
  402a8a:	68bb      	ldr	r3, [r7, #8]
  402a8c:	601a      	str	r2, [r3, #0]
  402a8e:	68bb      	ldr	r3, [r7, #8]
  402a90:	681b      	ldr	r3, [r3, #0]
  402a92:	2b00      	cmp	r3, #0
  402a94:	d006      	beq.n	402aa4 <create_peripheral_control_semaphores+0x64>
  402a96:	68bb      	ldr	r3, [r7, #8]
  402a98:	6818      	ldr	r0, [r3, #0]
  402a9a:	2300      	movs	r3, #0
  402a9c:	2200      	movs	r2, #0
  402a9e:	2100      	movs	r1, #0
  402aa0:	4c26      	ldr	r4, [pc, #152]	; (402b3c <create_peripheral_control_semaphores+0xfc>)
  402aa2:	47a0      	blx	r4
				tx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  402aa4:	68bb      	ldr	r3, [r7, #8]
  402aa6:	681b      	ldr	r3, [r3, #0]
  402aa8:	2b00      	cmp	r3, #0
  402aaa:	d103      	bne.n	402ab4 <create_peripheral_control_semaphores+0x74>
  402aac:	4b21      	ldr	r3, [pc, #132]	; (402b34 <create_peripheral_control_semaphores+0xf4>)
  402aae:	4798      	blx	r3
  402ab0:	bf00      	nop
  402ab2:	e7fd      	b.n	402ab0 <create_peripheral_control_semaphores+0x70>
				tx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created). */
		xSemaphoreTake(
  402ab4:	68bb      	ldr	r3, [r7, #8]
  402ab6:	6818      	ldr	r0, [r3, #0]
  402ab8:	2300      	movs	r3, #0
  402aba:	2200      	movs	r2, #0
  402abc:	2100      	movs	r1, #0
  402abe:	4c20      	ldr	r4, [pc, #128]	; (402b40 <create_peripheral_control_semaphores+0x100>)
  402ac0:	47a0      	blx	r4
  402ac2:	e002      	b.n	402aca <create_peripheral_control_semaphores+0x8a>
				tx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		tx_dma_control->transaction_complete_notification_semaphore = NULL;
  402ac4:	68bb      	ldr	r3, [r7, #8]
  402ac6:	2200      	movs	r2, #0
  402ac8:	601a      	str	r2, [r3, #0]
	}

	/* If the receive function is only going to return once the receive
	is complete then create an internal notification semaphore. */
	if (((options_flags & WAIT_RX_COMPLETE) != 0) &&
  402aca:	7bfb      	ldrb	r3, [r7, #15]
  402acc:	f003 0308 	and.w	r3, r3, #8
  402ad0:	2b00      	cmp	r3, #0
  402ad2:	d025      	beq.n	402b20 <create_peripheral_control_semaphores+0xe0>
  402ad4:	687b      	ldr	r3, [r7, #4]
  402ad6:	2b00      	cmp	r3, #0
  402ad8:	d022      	beq.n	402b20 <create_peripheral_control_semaphores+0xe0>
			(rx_dma_control != NULL)) {
		vSemaphoreCreateBinary(
  402ada:	2203      	movs	r2, #3
  402adc:	2100      	movs	r1, #0
  402ade:	2001      	movs	r0, #1
  402ae0:	4b15      	ldr	r3, [pc, #84]	; (402b38 <create_peripheral_control_semaphores+0xf8>)
  402ae2:	4798      	blx	r3
  402ae4:	4602      	mov	r2, r0
  402ae6:	687b      	ldr	r3, [r7, #4]
  402ae8:	601a      	str	r2, [r3, #0]
  402aea:	687b      	ldr	r3, [r7, #4]
  402aec:	681b      	ldr	r3, [r3, #0]
  402aee:	2b00      	cmp	r3, #0
  402af0:	d006      	beq.n	402b00 <create_peripheral_control_semaphores+0xc0>
  402af2:	687b      	ldr	r3, [r7, #4]
  402af4:	6818      	ldr	r0, [r3, #0]
  402af6:	2300      	movs	r3, #0
  402af8:	2200      	movs	r2, #0
  402afa:	2100      	movs	r1, #0
  402afc:	4c0f      	ldr	r4, [pc, #60]	; (402b3c <create_peripheral_control_semaphores+0xfc>)
  402afe:	47a0      	blx	r4
				rx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  402b00:	687b      	ldr	r3, [r7, #4]
  402b02:	681b      	ldr	r3, [r3, #0]
  402b04:	2b00      	cmp	r3, #0
  402b06:	d103      	bne.n	402b10 <create_peripheral_control_semaphores+0xd0>
  402b08:	4b0a      	ldr	r3, [pc, #40]	; (402b34 <create_peripheral_control_semaphores+0xf4>)
  402b0a:	4798      	blx	r3
  402b0c:	bf00      	nop
  402b0e:	e7fd      	b.n	402b0c <create_peripheral_control_semaphores+0xcc>
				rx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created. */
		xSemaphoreTake(
  402b10:	687b      	ldr	r3, [r7, #4]
  402b12:	6818      	ldr	r0, [r3, #0]
  402b14:	2300      	movs	r3, #0
  402b16:	2200      	movs	r2, #0
  402b18:	2100      	movs	r1, #0
  402b1a:	4c09      	ldr	r4, [pc, #36]	; (402b40 <create_peripheral_control_semaphores+0x100>)
  402b1c:	47a0      	blx	r4
  402b1e:	e002      	b.n	402b26 <create_peripheral_control_semaphores+0xe6>
				rx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		rx_dma_control->transaction_complete_notification_semaphore = NULL;
  402b20:	687b      	ldr	r3, [r7, #4]
  402b22:	2200      	movs	r2, #0
  402b24:	601a      	str	r2, [r3, #0]
	}
}
  402b26:	bf00      	nop
  402b28:	3714      	adds	r7, #20
  402b2a:	46bd      	mov	sp, r7
  402b2c:	bd90      	pop	{r4, r7, pc}
  402b2e:	bf00      	nop
  402b30:	00406e21 	.word	0x00406e21
  402b34:	00406961 	.word	0x00406961
  402b38:	00406d89 	.word	0x00406d89
  402b3c:	00406f09 	.word	0x00406f09
  402b40:	0040712d 	.word	0x0040712d

00402b44 <configure_interrupt_controller>:
 * Configure the NVIC to enable, and set the priority of, the interrupt
 * specified by peripheral_irq.
 */
void configure_interrupt_controller(const enum IRQn peripheral_irq,
		uint32_t interrupt_priority)
{
  402b44:	b580      	push	{r7, lr}
  402b46:	b082      	sub	sp, #8
  402b48:	af00      	add	r7, sp, #0
  402b4a:	4603      	mov	r3, r0
  402b4c:	6039      	str	r1, [r7, #0]
  402b4e:	71fb      	strb	r3, [r7, #7]
	configASSERT(interrupt_priority <=
  402b50:	683b      	ldr	r3, [r7, #0]
  402b52:	2b0f      	cmp	r3, #15
  402b54:	d903      	bls.n	402b5e <configure_interrupt_controller+0x1a>
  402b56:	4b0f      	ldr	r3, [pc, #60]	; (402b94 <configure_interrupt_controller+0x50>)
  402b58:	4798      	blx	r3
  402b5a:	bf00      	nop
  402b5c:	e7fd      	b.n	402b5a <configure_interrupt_controller+0x16>
            configLIBRARY_LOWEST_INTERRUPT_PRIORITY);
	configASSERT(interrupt_priority >=
  402b5e:	683b      	ldr	r3, [r7, #0]
  402b60:	2b09      	cmp	r3, #9
  402b62:	d803      	bhi.n	402b6c <configure_interrupt_controller+0x28>
  402b64:	4b0b      	ldr	r3, [pc, #44]	; (402b94 <configure_interrupt_controller+0x50>)
  402b66:	4798      	blx	r3
  402b68:	bf00      	nop
  402b6a:	e7fd      	b.n	402b68 <configure_interrupt_controller+0x24>
			configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);

	NVIC_ClearPendingIRQ(peripheral_irq);
  402b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402b70:	4618      	mov	r0, r3
  402b72:	4b09      	ldr	r3, [pc, #36]	; (402b98 <configure_interrupt_controller+0x54>)
  402b74:	4798      	blx	r3
	NVIC_SetPriority(peripheral_irq, interrupt_priority);
  402b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402b7a:	6839      	ldr	r1, [r7, #0]
  402b7c:	4618      	mov	r0, r3
  402b7e:	4b07      	ldr	r3, [pc, #28]	; (402b9c <configure_interrupt_controller+0x58>)
  402b80:	4798      	blx	r3
	NVIC_EnableIRQ(peripheral_irq);
  402b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402b86:	4618      	mov	r0, r3
  402b88:	4b05      	ldr	r3, [pc, #20]	; (402ba0 <configure_interrupt_controller+0x5c>)
  402b8a:	4798      	blx	r3
}
  402b8c:	bf00      	nop
  402b8e:	3708      	adds	r7, #8
  402b90:	46bd      	mov	sp, r7
  402b92:	bd80      	pop	{r7, pc}
  402b94:	00406961 	.word	0x00406961
  402b98:	00402931 	.word	0x00402931
  402b9c:	00402965 	.word	0x00402965
  402ba0:	00402901 	.word	0x00402901

00402ba4 <freertos_copy_bytes_from_pdc_circular_buffer>:
 */
uint32_t freertos_copy_bytes_from_pdc_circular_buffer(
		freertos_pdc_rx_control_t *p_rx_buffer_details,
		uint32_t next_byte_to_be_written, uint8_t *buf,
		uint32_t bytes_to_read)
{
  402ba4:	b590      	push	{r4, r7, lr}
  402ba6:	b087      	sub	sp, #28
  402ba8:	af00      	add	r7, sp, #0
  402baa:	60f8      	str	r0, [r7, #12]
  402bac:	60b9      	str	r1, [r7, #8]
  402bae:	607a      	str	r2, [r7, #4]
  402bb0:	603b      	str	r3, [r7, #0]
	uint32_t number_of_bytes_available, next_byte_to_read;

	/* Locate the position that data will be read from next. */
	next_byte_to_read = (uint32_t) p_rx_buffer_details->next_byte_to_read;
  402bb2:	68fb      	ldr	r3, [r7, #12]
  402bb4:	699b      	ldr	r3, [r3, #24]
  402bb6:	613b      	str	r3, [r7, #16]

	if (next_byte_to_be_written == next_byte_to_read) {
  402bb8:	68ba      	ldr	r2, [r7, #8]
  402bba:	693b      	ldr	r3, [r7, #16]
  402bbc:	429a      	cmp	r2, r3
  402bbe:	d10c      	bne.n	402bda <freertos_copy_bytes_from_pdc_circular_buffer+0x36>
		if (p_rx_buffer_details->rx_pdc_parameters.ul_size == 0) {
  402bc0:	68fb      	ldr	r3, [r7, #12]
  402bc2:	68db      	ldr	r3, [r3, #12]
  402bc4:	2b00      	cmp	r3, #0
  402bc6:	d105      	bne.n	402bd4 <freertos_copy_bytes_from_pdc_circular_buffer+0x30>
			/* The read and write pointers are equal, but as the Rx DMA has been
			stopped, the buffer must be full, not empty.  Data from the read
			pointer up to the end of the buffer is available. */
			number_of_bytes_available =
					p_rx_buffer_details->past_rx_buffer_end_address
  402bc8:	68fb      	ldr	r3, [r7, #12]
  402bca:	685a      	ldr	r2, [r3, #4]
	if (next_byte_to_be_written == next_byte_to_read) {
		if (p_rx_buffer_details->rx_pdc_parameters.ul_size == 0) {
			/* The read and write pointers are equal, but as the Rx DMA has been
			stopped, the buffer must be full, not empty.  Data from the read
			pointer up to the end of the buffer is available. */
			number_of_bytes_available =
  402bcc:	693b      	ldr	r3, [r7, #16]
  402bce:	1ad3      	subs	r3, r2, r3
  402bd0:	617b      	str	r3, [r7, #20]
  402bd2:	e010      	b.n	402bf6 <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
					p_rx_buffer_details->past_rx_buffer_end_address
					- next_byte_to_read;
		} else {
			/* The read and write pointers are equal, but the Rx DMA is still
			in operation, so the buffer must be empty. */
			number_of_bytes_available = 0;
  402bd4:	2300      	movs	r3, #0
  402bd6:	617b      	str	r3, [r7, #20]
  402bd8:	e00d      	b.n	402bf6 <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
		}
	} else if (next_byte_to_be_written > next_byte_to_read) {
  402bda:	68ba      	ldr	r2, [r7, #8]
  402bdc:	693b      	ldr	r3, [r7, #16]
  402bde:	429a      	cmp	r2, r3
  402be0:	d904      	bls.n	402bec <freertos_copy_bytes_from_pdc_circular_buffer+0x48>
		/* The write pointer has not wrapped around from the read pointer, or
		the write and read pointer are the same indicating a buffer overflow.
		Calculate the bytes available between the write and read pointers. */
		number_of_bytes_available = next_byte_to_be_written -
  402be2:	68ba      	ldr	r2, [r7, #8]
  402be4:	693b      	ldr	r3, [r7, #16]
  402be6:	1ad3      	subs	r3, r2, r3
  402be8:	617b      	str	r3, [r7, #20]
  402bea:	e004      	b.n	402bf6 <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
	} else {
		/* The write pointer has wrapped around from the read pointer.
		Calculate the bytes available between the end of the buffer and the
		read pointer. */
		number_of_bytes_available =
				p_rx_buffer_details->past_rx_buffer_end_address
  402bec:	68fb      	ldr	r3, [r7, #12]
  402bee:	685a      	ldr	r2, [r3, #4]
				next_byte_to_read;
	} else {
		/* The write pointer has wrapped around from the read pointer.
		Calculate the bytes available between the end of the buffer and the
		read pointer. */
		number_of_bytes_available =
  402bf0:	693b      	ldr	r3, [r7, #16]
  402bf2:	1ad3      	subs	r3, r2, r3
  402bf4:	617b      	str	r3, [r7, #20]
				p_rx_buffer_details->past_rx_buffer_end_address
				- next_byte_to_read;
	}

	/* Cap the number of requested bytes to those available. */
	if (bytes_to_read > number_of_bytes_available) {
  402bf6:	683a      	ldr	r2, [r7, #0]
  402bf8:	697b      	ldr	r3, [r7, #20]
  402bfa:	429a      	cmp	r2, r3
  402bfc:	d902      	bls.n	402c04 <freertos_copy_bytes_from_pdc_circular_buffer+0x60>
		bytes_to_read = number_of_bytes_available;
  402bfe:	697b      	ldr	r3, [r7, #20]
  402c00:	603b      	str	r3, [r7, #0]
  402c02:	e00a      	b.n	402c1a <freertos_copy_bytes_from_pdc_circular_buffer+0x76>
	} else if (bytes_to_read != number_of_bytes_available) {
  402c04:	683a      	ldr	r2, [r7, #0]
  402c06:	697b      	ldr	r3, [r7, #20]
  402c08:	429a      	cmp	r2, r3
  402c0a:	d006      	beq.n	402c1a <freertos_copy_bytes_from_pdc_circular_buffer+0x76>
		/* There are more bytes available than being read now, so there is no
		need to wait for the interrupt to give the semaphore to indicate that
		new data is available. */
		xSemaphoreGive(p_rx_buffer_details->rx_event_semaphore);
  402c0c:	68fb      	ldr	r3, [r7, #12]
  402c0e:	6918      	ldr	r0, [r3, #16]
  402c10:	2300      	movs	r3, #0
  402c12:	2200      	movs	r2, #0
  402c14:	2100      	movs	r1, #0
  402c16:	4c14      	ldr	r4, [pc, #80]	; (402c68 <freertos_copy_bytes_from_pdc_circular_buffer+0xc4>)
  402c18:	47a0      	blx	r4
	}

	/* Copy the bytes into the user buffer. */
	memcpy(buf, (void *) p_rx_buffer_details->next_byte_to_read,
  402c1a:	68fb      	ldr	r3, [r7, #12]
  402c1c:	699b      	ldr	r3, [r3, #24]
  402c1e:	683a      	ldr	r2, [r7, #0]
  402c20:	4619      	mov	r1, r3
  402c22:	6878      	ldr	r0, [r7, #4]
  402c24:	4b11      	ldr	r3, [pc, #68]	; (402c6c <freertos_copy_bytes_from_pdc_circular_buffer+0xc8>)
  402c26:	4798      	blx	r3
			bytes_to_read);

	/* Move up the read buffer accordingly, wrapping around if it reaches the
	end of the buffer. */
	next_byte_to_read += bytes_to_read;
  402c28:	693a      	ldr	r2, [r7, #16]
  402c2a:	683b      	ldr	r3, [r7, #0]
  402c2c:	4413      	add	r3, r2
  402c2e:	613b      	str	r3, [r7, #16]

	if (next_byte_to_read >=
			p_rx_buffer_details->past_rx_buffer_end_address) {
  402c30:	68fb      	ldr	r3, [r7, #12]
  402c32:	685a      	ldr	r2, [r3, #4]

	/* Move up the read buffer accordingly, wrapping around if it reaches the
	end of the buffer. */
	next_byte_to_read += bytes_to_read;

	if (next_byte_to_read >=
  402c34:	693b      	ldr	r3, [r7, #16]
  402c36:	429a      	cmp	r2, r3
  402c38:	d809      	bhi.n	402c4e <freertos_copy_bytes_from_pdc_circular_buffer+0xaa>
			p_rx_buffer_details->past_rx_buffer_end_address) {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
  402c3a:	4b0d      	ldr	r3, [pc, #52]	; (402c70 <freertos_copy_bytes_from_pdc_circular_buffer+0xcc>)
  402c3c:	4798      	blx	r3
		{
			p_rx_buffer_details->next_byte_to_read =
					(uint8_t *) p_rx_buffer_details->rx_buffer_start_address;
  402c3e:	68fb      	ldr	r3, [r7, #12]
  402c40:	681b      	ldr	r3, [r3, #0]
  402c42:	461a      	mov	r2, r3
			p_rx_buffer_details->past_rx_buffer_end_address) {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
		{
			p_rx_buffer_details->next_byte_to_read =
  402c44:	68fb      	ldr	r3, [r7, #12]
  402c46:	619a      	str	r2, [r3, #24]
					(uint8_t *) p_rx_buffer_details->rx_buffer_start_address;
		}
		taskEXIT_CRITICAL();
  402c48:	4b0a      	ldr	r3, [pc, #40]	; (402c74 <freertos_copy_bytes_from_pdc_circular_buffer+0xd0>)
  402c4a:	4798      	blx	r3
  402c4c:	e006      	b.n	402c5c <freertos_copy_bytes_from_pdc_circular_buffer+0xb8>
	} else {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
  402c4e:	4b08      	ldr	r3, [pc, #32]	; (402c70 <freertos_copy_bytes_from_pdc_circular_buffer+0xcc>)
  402c50:	4798      	blx	r3
		{
			p_rx_buffer_details->next_byte_to_read =
					(uint8_t *) next_byte_to_read;
  402c52:	693a      	ldr	r2, [r7, #16]
	} else {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
		{
			p_rx_buffer_details->next_byte_to_read =
  402c54:	68fb      	ldr	r3, [r7, #12]
  402c56:	619a      	str	r2, [r3, #24]
					(uint8_t *) next_byte_to_read;
		}
		taskEXIT_CRITICAL();
  402c58:	4b06      	ldr	r3, [pc, #24]	; (402c74 <freertos_copy_bytes_from_pdc_circular_buffer+0xd0>)
  402c5a:	4798      	blx	r3
	}

	/* Return the number of bytes actually read. */
	return bytes_to_read;
  402c5c:	683b      	ldr	r3, [r7, #0]
}
  402c5e:	4618      	mov	r0, r3
  402c60:	371c      	adds	r7, #28
  402c62:	46bd      	mov	sp, r7
  402c64:	bd90      	pop	{r4, r7, pc}
  402c66:	bf00      	nop
  402c68:	00406f09 	.word	0x00406f09
  402c6c:	0040ba71 	.word	0x0040ba71
  402c70:	00406919 	.word	0x00406919
  402c74:	00406939 	.word	0x00406939

00402c78 <freertos_obtain_peripheral_access_mutex>:
 * did not become available within max_block_time_ticks tick periods.
 */
status_code_t freertos_obtain_peripheral_access_mutex(
		freertos_dma_event_control_t *dma_event_control,
		portTickType *max_block_time_ticks)
{
  402c78:	b590      	push	{r4, r7, lr}
  402c7a:	b087      	sub	sp, #28
  402c7c:	af00      	add	r7, sp, #0
  402c7e:	6078      	str	r0, [r7, #4]
  402c80:	6039      	str	r1, [r7, #0]
	status_code_t return_value = STATUS_OK;
  402c82:	2300      	movs	r3, #0
  402c84:	75fb      	strb	r3, [r7, #23]
	xTimeOutType time_out_definition;

	if (dma_event_control->peripheral_access_mutex != NULL) {
  402c86:	687b      	ldr	r3, [r7, #4]
  402c88:	685b      	ldr	r3, [r3, #4]
  402c8a:	2b00      	cmp	r3, #0
  402c8c:	d01e      	beq.n	402ccc <freertos_obtain_peripheral_access_mutex+0x54>
		/* Remember the time on entry. */
		vTaskSetTimeOutState(&time_out_definition);
  402c8e:	f107 030c 	add.w	r3, r7, #12
  402c92:	4618      	mov	r0, r3
  402c94:	4b10      	ldr	r3, [pc, #64]	; (402cd8 <freertos_obtain_peripheral_access_mutex+0x60>)
  402c96:	4798      	blx	r3

		/* Wait to get exclusive access to the peripheral. */
		if (xSemaphoreTake(dma_event_control->peripheral_access_mutex,
  402c98:	687b      	ldr	r3, [r7, #4]
  402c9a:	6858      	ldr	r0, [r3, #4]
  402c9c:	683b      	ldr	r3, [r7, #0]
  402c9e:	681a      	ldr	r2, [r3, #0]
  402ca0:	2300      	movs	r3, #0
  402ca2:	2100      	movs	r1, #0
  402ca4:	4c0d      	ldr	r4, [pc, #52]	; (402cdc <freertos_obtain_peripheral_access_mutex+0x64>)
  402ca6:	47a0      	blx	r4
  402ca8:	4603      	mov	r3, r0
  402caa:	2b00      	cmp	r3, #0
  402cac:	d102      	bne.n	402cb4 <freertos_obtain_peripheral_access_mutex+0x3c>
				*max_block_time_ticks) == pdFAIL) {
			return_value = ERR_TIMEOUT;
  402cae:	23fd      	movs	r3, #253	; 0xfd
  402cb0:	75fb      	strb	r3, [r7, #23]
  402cb2:	e00b      	b.n	402ccc <freertos_obtain_peripheral_access_mutex+0x54>
		} else {
			/* Adjust the time out value in case the task had to block to
			wait for the semaphore. */
			if (xTaskCheckForTimeOut(&time_out_definition,
  402cb4:	f107 030c 	add.w	r3, r7, #12
  402cb8:	6839      	ldr	r1, [r7, #0]
  402cba:	4618      	mov	r0, r3
  402cbc:	4b08      	ldr	r3, [pc, #32]	; (402ce0 <freertos_obtain_peripheral_access_mutex+0x68>)
  402cbe:	4798      	blx	r3
  402cc0:	4603      	mov	r3, r0
  402cc2:	2b01      	cmp	r3, #1
  402cc4:	d102      	bne.n	402ccc <freertos_obtain_peripheral_access_mutex+0x54>
					max_block_time_ticks) == pdTRUE) {
				*max_block_time_ticks = 0;
  402cc6:	683b      	ldr	r3, [r7, #0]
  402cc8:	2200      	movs	r2, #0
  402cca:	601a      	str	r2, [r3, #0]
			}
		}
	}

	return return_value;
  402ccc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
  402cd0:	4618      	mov	r0, r3
  402cd2:	371c      	adds	r7, #28
  402cd4:	46bd      	mov	sp, r7
  402cd6:	bd90      	pop	{r4, r7, pc}
  402cd8:	00407fd5 	.word	0x00407fd5
  402cdc:	0040712d 	.word	0x0040712d
  402ce0:	00408011 	.word	0x00408011

00402ce4 <freertos_start_pdc_transfer>:
 */
void freertos_start_pdc_transfer(
		freertos_dma_event_control_t *dma_event_control,
		const uint8_t *data, size_t len, void *pdc_base_address,
		xSemaphoreHandle notification_semaphore, bool is_transmitting)
{
  402ce4:	b590      	push	{r4, r7, lr}
  402ce6:	b087      	sub	sp, #28
  402ce8:	af00      	add	r7, sp, #0
  402cea:	60f8      	str	r0, [r7, #12]
  402cec:	60b9      	str	r1, [r7, #8]
  402cee:	607a      	str	r2, [r7, #4]
  402cf0:	603b      	str	r3, [r7, #0]
	/* Remember which semaphore is to be used to indicate the end of
	transmission.  If notification_semaphore is NULL then either no
	semaphore is being used, or the driver is using an internal notification
	semaphore because it is configured to wait until the transmit has
	completed before returning. */
	if (notification_semaphore != NULL) {
  402cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402cf4:	2b00      	cmp	r3, #0
  402cf6:	d002      	beq.n	402cfe <freertos_start_pdc_transfer+0x1a>
		dma_event_control->transaction_complete_notification_semaphore =
  402cf8:	68fb      	ldr	r3, [r7, #12]
  402cfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402cfc:	601a      	str	r2, [r3, #0]
				notification_semaphore;
	}

	/* Ensure the notification semaphore starts in the expected state in case
	the previous PDC transfer didn't complete for any reason. */
	if (dma_event_control->transaction_complete_notification_semaphore !=
  402cfe:	68fb      	ldr	r3, [r7, #12]
  402d00:	681b      	ldr	r3, [r3, #0]
  402d02:	2b00      	cmp	r3, #0
  402d04:	d006      	beq.n	402d14 <freertos_start_pdc_transfer+0x30>
			NULL) {
		xSemaphoreTake(
  402d06:	68fb      	ldr	r3, [r7, #12]
  402d08:	6818      	ldr	r0, [r3, #0]
  402d0a:	2300      	movs	r3, #0
  402d0c:	2200      	movs	r2, #0
  402d0e:	2100      	movs	r1, #0
  402d10:	4c17      	ldr	r4, [pc, #92]	; (402d70 <freertos_start_pdc_transfer+0x8c>)
  402d12:	47a0      	blx	r4
				dma_event_control->transaction_complete_notification_semaphore,
				0);
	}

	/* Configure the PDC to transmit or receive parameters. */
	pdc_packet.ul_addr = (uint32_t) data;
  402d14:	68bb      	ldr	r3, [r7, #8]
  402d16:	613b      	str	r3, [r7, #16]
	pdc_packet.ul_size = (uint32_t) len;
  402d18:	687b      	ldr	r3, [r7, #4]
  402d1a:	617b      	str	r3, [r7, #20]

	if (is_transmitting == true) {
  402d1c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
  402d20:	2b00      	cmp	r3, #0
  402d22:	d011      	beq.n	402d48 <freertos_start_pdc_transfer+0x64>
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_TXTDIS);
  402d24:	f44f 7100 	mov.w	r1, #512	; 0x200
  402d28:	6838      	ldr	r0, [r7, #0]
  402d2a:	4b12      	ldr	r3, [pc, #72]	; (402d74 <freertos_start_pdc_transfer+0x90>)
  402d2c:	4798      	blx	r3
		pdc_tx_init(pdc_base_address, &pdc_packet, NULL);
  402d2e:	f107 0310 	add.w	r3, r7, #16
  402d32:	2200      	movs	r2, #0
  402d34:	4619      	mov	r1, r3
  402d36:	6838      	ldr	r0, [r7, #0]
  402d38:	4b0f      	ldr	r3, [pc, #60]	; (402d78 <freertos_start_pdc_transfer+0x94>)
  402d3a:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_TXTEN);
  402d3c:	f44f 7180 	mov.w	r1, #256	; 0x100
  402d40:	6838      	ldr	r0, [r7, #0]
  402d42:	4b0e      	ldr	r3, [pc, #56]	; (402d7c <freertos_start_pdc_transfer+0x98>)
  402d44:	4798      	blx	r3
	} else {
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_RXTDIS);
		pdc_rx_init(pdc_base_address, &pdc_packet, NULL);
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_RXTEN);
	}
}
  402d46:	e00e      	b.n	402d66 <freertos_start_pdc_transfer+0x82>
	if (is_transmitting == true) {
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_TXTDIS);
		pdc_tx_init(pdc_base_address, &pdc_packet, NULL);
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_TXTEN);
	} else {
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_RXTDIS);
  402d48:	2102      	movs	r1, #2
  402d4a:	6838      	ldr	r0, [r7, #0]
  402d4c:	4b09      	ldr	r3, [pc, #36]	; (402d74 <freertos_start_pdc_transfer+0x90>)
  402d4e:	4798      	blx	r3
		pdc_rx_init(pdc_base_address, &pdc_packet, NULL);
  402d50:	f107 0310 	add.w	r3, r7, #16
  402d54:	2200      	movs	r2, #0
  402d56:	4619      	mov	r1, r3
  402d58:	6838      	ldr	r0, [r7, #0]
  402d5a:	4b09      	ldr	r3, [pc, #36]	; (402d80 <freertos_start_pdc_transfer+0x9c>)
  402d5c:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_RXTEN);
  402d5e:	2101      	movs	r1, #1
  402d60:	6838      	ldr	r0, [r7, #0]
  402d62:	4b06      	ldr	r3, [pc, #24]	; (402d7c <freertos_start_pdc_transfer+0x98>)
  402d64:	4798      	blx	r3
	}
}
  402d66:	bf00      	nop
  402d68:	371c      	adds	r7, #28
  402d6a:	46bd      	mov	sp, r7
  402d6c:	bd90      	pop	{r4, r7, pc}
  402d6e:	bf00      	nop
  402d70:	0040712d 	.word	0x0040712d
  402d74:	004051a1 	.word	0x004051a1
  402d78:	004050f9 	.word	0x004050f9
  402d7c:	00405181 	.word	0x00405181
  402d80:	0040513d 	.word	0x0040513d

00402d84 <freertos_optionally_wait_transfer_completion>:
 */
status_code_t freertos_optionally_wait_transfer_completion(
		freertos_dma_event_control_t *dma_event_control,
		xSemaphoreHandle notification_semaphore,
		portTickType max_block_time_ticks)
{
  402d84:	b590      	push	{r4, r7, lr}
  402d86:	b087      	sub	sp, #28
  402d88:	af00      	add	r7, sp, #0
  402d8a:	60f8      	str	r0, [r7, #12]
  402d8c:	60b9      	str	r1, [r7, #8]
  402d8e:	607a      	str	r2, [r7, #4]
	status_code_t return_value = STATUS_OK;
  402d90:	2300      	movs	r3, #0
  402d92:	75fb      	strb	r3, [r7, #23]

	if (notification_semaphore == NULL) {
  402d94:	68bb      	ldr	r3, [r7, #8]
  402d96:	2b00      	cmp	r3, #0
  402d98:	d10f      	bne.n	402dba <freertos_optionally_wait_transfer_completion+0x36>
		if (dma_event_control->transaction_complete_notification_semaphore !=
  402d9a:	68fb      	ldr	r3, [r7, #12]
  402d9c:	681b      	ldr	r3, [r3, #0]
  402d9e:	2b00      	cmp	r3, #0
  402da0:	d00b      	beq.n	402dba <freertos_optionally_wait_transfer_completion+0x36>
				NULL) {
			/* Wait until notified by the ISR that transmission is
			complete. */
			if (xSemaphoreTake(dma_event_control->
  402da2:	68fb      	ldr	r3, [r7, #12]
  402da4:	6818      	ldr	r0, [r3, #0]
  402da6:	2300      	movs	r3, #0
  402da8:	687a      	ldr	r2, [r7, #4]
  402daa:	2100      	movs	r1, #0
  402dac:	4c06      	ldr	r4, [pc, #24]	; (402dc8 <freertos_optionally_wait_transfer_completion+0x44>)
  402dae:	47a0      	blx	r4
  402db0:	4603      	mov	r3, r0
  402db2:	2b01      	cmp	r3, #1
  402db4:	d001      	beq.n	402dba <freertos_optionally_wait_transfer_completion+0x36>
					transaction_complete_notification_semaphore,
					max_block_time_ticks) != pdPASS) {
				return_value = ERR_TIMEOUT;
  402db6:	23fd      	movs	r3, #253	; 0xfd
  402db8:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	return return_value;
  402dba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
  402dbe:	4618      	mov	r0, r3
  402dc0:	371c      	adds	r7, #28
  402dc2:	46bd      	mov	sp, r7
  402dc4:	bd90      	pop	{r4, r7, pc}
  402dc6:	bf00      	nop
  402dc8:	0040712d 	.word	0x0040712d

00402dcc <freertos_twi_master_init>:
 *     be used with FreeRTOS TWI read and write functions is returned.  If
 *     the initialisation fails then NULL is returned.
 */
freertos_twi_if freertos_twi_master_init(Twi *p_twi,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  402dcc:	b580      	push	{r7, lr}
  402dce:	b086      	sub	sp, #24
  402dd0:	af00      	add	r7, sp, #0
  402dd2:	6078      	str	r0, [r7, #4]
  402dd4:	6039      	str	r1, [r7, #0]
	portBASE_TYPE twi_index;
	bool is_valid_operating_mode;
	freertos_twi_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {TWI_I2C_MASTER};
  402dd6:	2303      	movs	r3, #3
  402dd8:	733b      	strb	r3, [r7, #12]

	/* Find the index into the all_twi_definitions array that holds details of
	the p_twi peripheral. */
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  402dda:	687a      	ldr	r2, [r7, #4]
  402ddc:	2101      	movs	r1, #1
  402dde:	484b      	ldr	r0, [pc, #300]	; (402f0c <freertos_twi_master_init+0x140>)
  402de0:	4b4b      	ldr	r3, [pc, #300]	; (402f10 <freertos_twi_master_init+0x144>)
  402de2:	4798      	blx	r3
  402de4:	6138      	str	r0, [r7, #16]
			(void *) p_twi);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  402de6:	683b      	ldr	r3, [r7, #0]
  402de8:	7b1b      	ldrb	r3, [r3, #12]
  402dea:	f107 010c 	add.w	r1, r7, #12
  402dee:	2201      	movs	r2, #1
  402df0:	4618      	mov	r0, r3
  402df2:	4b48      	ldr	r3, [pc, #288]	; (402f14 <freertos_twi_master_init+0x148>)
  402df4:	4798      	blx	r3
  402df6:	4603      	mov	r3, r0
  402df8:	73fb      	strb	r3, [r7, #15]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_twi pointer was used, and a valid
	operating mode was requested. */
	if ((twi_index < MAX_TWIS) && (is_valid_operating_mode == true)) {
  402dfa:	693b      	ldr	r3, [r7, #16]
  402dfc:	2b00      	cmp	r3, #0
  402dfe:	dc7d      	bgt.n	402efc <freertos_twi_master_init+0x130>
  402e00:	7bfb      	ldrb	r3, [r7, #15]
  402e02:	2b00      	cmp	r3, #0
  402e04:	d07a      	beq.n	402efc <freertos_twi_master_init+0x130>
		/* This function must be called exactly once per supported twi.  Check
		it has not been called	before. */
		configASSERT(memcmp((void *)&(tx_dma_control[twi_index]),
  402e06:	693b      	ldr	r3, [r7, #16]
  402e08:	00db      	lsls	r3, r3, #3
  402e0a:	4a43      	ldr	r2, [pc, #268]	; (402f18 <freertos_twi_master_init+0x14c>)
  402e0c:	4413      	add	r3, r2
  402e0e:	2208      	movs	r2, #8
  402e10:	4942      	ldr	r1, [pc, #264]	; (402f1c <freertos_twi_master_init+0x150>)
  402e12:	4618      	mov	r0, r3
  402e14:	4b42      	ldr	r3, [pc, #264]	; (402f20 <freertos_twi_master_init+0x154>)
  402e16:	4798      	blx	r3
  402e18:	4603      	mov	r3, r0
  402e1a:	2b00      	cmp	r3, #0
  402e1c:	d003      	beq.n	402e26 <freertos_twi_master_init+0x5a>
  402e1e:	4b41      	ldr	r3, [pc, #260]	; (402f24 <freertos_twi_master_init+0x158>)
  402e20:	4798      	blx	r3
  402e22:	bf00      	nop
  402e24:	e7fd      	b.n	402e22 <freertos_twi_master_init+0x56>
				&null_dma_control,
				sizeof(null_dma_control)) == 0);
		configASSERT(memcmp((void *)&(rx_dma_control[twi_index]),
  402e26:	693b      	ldr	r3, [r7, #16]
  402e28:	00db      	lsls	r3, r3, #3
  402e2a:	4a3f      	ldr	r2, [pc, #252]	; (402f28 <freertos_twi_master_init+0x15c>)
  402e2c:	4413      	add	r3, r2
  402e2e:	2208      	movs	r2, #8
  402e30:	493a      	ldr	r1, [pc, #232]	; (402f1c <freertos_twi_master_init+0x150>)
  402e32:	4618      	mov	r0, r3
  402e34:	4b3a      	ldr	r3, [pc, #232]	; (402f20 <freertos_twi_master_init+0x154>)
  402e36:	4798      	blx	r3
  402e38:	4603      	mov	r3, r0
  402e3a:	2b00      	cmp	r3, #0
  402e3c:	d003      	beq.n	402e46 <freertos_twi_master_init+0x7a>
  402e3e:	4b39      	ldr	r3, [pc, #228]	; (402f24 <freertos_twi_master_init+0x158>)
  402e40:	4798      	blx	r3
  402e42:	bf00      	nop
  402e44:	e7fd      	b.n	402e42 <freertos_twi_master_init+0x76>
		uint32_t temp = (uint32_t)(all_twi_definitions[twi_index].peripheral_base_address - 0x600);
		Flexcom *p_flexcom = (Flexcom *)temp;
		flexcom_enable(p_flexcom);
		flexcom_set_opmode(p_flexcom, FLEXCOM_TWI);
#else
		pmc_enable_periph_clk(
  402e46:	4a31      	ldr	r2, [pc, #196]	; (402f0c <freertos_twi_master_init+0x140>)
  402e48:	693b      	ldr	r3, [r7, #16]
  402e4a:	011b      	lsls	r3, r3, #4
  402e4c:	4413      	add	r3, r2
  402e4e:	3308      	adds	r3, #8
  402e50:	681b      	ldr	r3, [r3, #0]
  402e52:	4618      	mov	r0, r3
  402e54:	4b35      	ldr	r3, [pc, #212]	; (402f2c <freertos_twi_master_init+0x160>)
  402e56:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_id);
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
  402e58:	4a2c      	ldr	r2, [pc, #176]	; (402f0c <freertos_twi_master_init+0x140>)
  402e5a:	693b      	ldr	r3, [r7, #16]
  402e5c:	011b      	lsls	r3, r3, #4
  402e5e:	4413      	add	r3, r2
  402e60:	3304      	adds	r3, #4
  402e62:	681b      	ldr	r3, [r3, #0]
  402e64:	f240 2102 	movw	r1, #514	; 0x202
  402e68:	4618      	mov	r0, r3
  402e6a:	4b31      	ldr	r3, [pc, #196]	; (402f30 <freertos_twi_master_init+0x164>)
  402e6c:	4798      	blx	r3
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  402e6e:	4a27      	ldr	r2, [pc, #156]	; (402f0c <freertos_twi_master_init+0x140>)
  402e70:	693b      	ldr	r3, [r7, #16]
  402e72:	011b      	lsls	r3, r3, #4
  402e74:	4413      	add	r3, r2
  402e76:	681b      	ldr	r3, [r3, #0]
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
  402e78:	f04f 31ff 	mov.w	r1, #4294967295
  402e7c:	4618      	mov	r0, r3
  402e7e:	4b2d      	ldr	r3, [pc, #180]	; (402f34 <freertos_twi_master_init+0x168>)
  402e80:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
				all_twi_definitions[twi_index].peripheral_base_address);
  402e82:	4a22      	ldr	r2, [pc, #136]	; (402f0c <freertos_twi_master_init+0x140>)
  402e84:	693b      	ldr	r3, [r7, #16]
  402e86:	011b      	lsls	r3, r3, #4
  402e88:	4413      	add	r3, r2
  402e8a:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
  402e8c:	4618      	mov	r0, r3
  402e8e:	4b2a      	ldr	r3, [pc, #168]	; (402f38 <freertos_twi_master_init+0x16c>)
  402e90:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
  402e92:	683b      	ldr	r3, [r7, #0]
  402e94:	7b1b      	ldrb	r3, [r3, #12]
  402e96:	2b03      	cmp	r3, #3
  402e98:	d000      	beq.n	402e9c <freertos_twi_master_init+0xd0>
					all_twi_definitions[twi_index].peripheral_base_address);
			break;

		default:
			/* No other modes are currently supported. */
			break;
  402e9a:	e008      	b.n	402eae <freertos_twi_master_init+0xe2>

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
					all_twi_definitions[twi_index].peripheral_base_address);
  402e9c:	4a1b      	ldr	r2, [pc, #108]	; (402f0c <freertos_twi_master_init+0x140>)
  402e9e:	693b      	ldr	r3, [r7, #16]
  402ea0:	011b      	lsls	r3, r3, #4
  402ea2:	4413      	add	r3, r2
  402ea4:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
  402ea6:	4618      	mov	r0, r3
  402ea8:	4b24      	ldr	r3, [pc, #144]	; (402f3c <freertos_twi_master_init+0x170>)
  402eaa:	4798      	blx	r3
					all_twi_definitions[twi_index].peripheral_base_address);
			break;
  402eac:	bf00      	nop
		}

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is half duplex so only a single access
		mutex is required. */
		create_peripheral_control_semaphores(
  402eae:	683b      	ldr	r3, [r7, #0]
  402eb0:	7b58      	ldrb	r0, [r3, #13]
  402eb2:	693b      	ldr	r3, [r7, #16]
  402eb4:	00db      	lsls	r3, r3, #3
  402eb6:	4a18      	ldr	r2, [pc, #96]	; (402f18 <freertos_twi_master_init+0x14c>)
  402eb8:	1899      	adds	r1, r3, r2
  402eba:	693b      	ldr	r3, [r7, #16]
  402ebc:	00db      	lsls	r3, r3, #3
  402ebe:	4a1a      	ldr	r2, [pc, #104]	; (402f28 <freertos_twi_master_init+0x15c>)
  402ec0:	4413      	add	r3, r2
  402ec2:	461a      	mov	r2, r3
  402ec4:	4b1e      	ldr	r3, [pc, #120]	; (402f40 <freertos_twi_master_init+0x174>)
  402ec6:	4798      	blx	r3
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  402ec8:	4a10      	ldr	r2, [pc, #64]	; (402f0c <freertos_twi_master_init+0x140>)
  402eca:	693b      	ldr	r3, [r7, #16]
  402ecc:	011b      	lsls	r3, r3, #4
  402ece:	4413      	add	r3, r2
  402ed0:	681b      	ldr	r3, [r3, #0]
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
  402ed2:	f44f 7150 	mov.w	r1, #832	; 0x340
  402ed6:	4618      	mov	r0, r3
  402ed8:	4b1a      	ldr	r3, [pc, #104]	; (402f44 <freertos_twi_master_init+0x178>)
  402eda:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Configure and enable the TWI interrupt in the interrupt controller. */
		configure_interrupt_controller(
  402edc:	4a0b      	ldr	r2, [pc, #44]	; (402f0c <freertos_twi_master_init+0x140>)
  402ede:	693b      	ldr	r3, [r7, #16]
  402ee0:	011b      	lsls	r3, r3, #4
  402ee2:	4413      	add	r3, r2
  402ee4:	330c      	adds	r3, #12
  402ee6:	f993 2000 	ldrsb.w	r2, [r3]
  402eea:	683b      	ldr	r3, [r7, #0]
  402eec:	689b      	ldr	r3, [r3, #8]
  402eee:	4619      	mov	r1, r3
  402ef0:	4610      	mov	r0, r2
  402ef2:	4b15      	ldr	r3, [pc, #84]	; (402f48 <freertos_twi_master_init+0x17c>)
  402ef4:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		return_value = (freertos_twi_if) p_twi;
  402ef6:	687b      	ldr	r3, [r7, #4]
  402ef8:	617b      	str	r3, [r7, #20]
  402efa:	e001      	b.n	402f00 <freertos_twi_master_init+0x134>
	} else {
		return_value = NULL;
  402efc:	2300      	movs	r3, #0
  402efe:	617b      	str	r3, [r7, #20]
	}

	return return_value;
  402f00:	697b      	ldr	r3, [r7, #20]
}
  402f02:	4618      	mov	r0, r3
  402f04:	3718      	adds	r7, #24
  402f06:	46bd      	mov	sp, r7
  402f08:	bd80      	pop	{r7, pc}
  402f0a:	bf00      	nop
  402f0c:	00414044 	.word	0x00414044
  402f10:	004029b9 	.word	0x004029b9
  402f14:	004029f9 	.word	0x004029f9
  402f18:	20000ad0 	.word	0x20000ad0
  402f1c:	0041403c 	.word	0x0041403c
  402f20:	0040ba0d 	.word	0x0040ba0d
  402f24:	00406961 	.word	0x00406961
  402f28:	20000ad8 	.word	0x20000ad8
  402f2c:	00405c21 	.word	0x00405c21
  402f30:	004051a1 	.word	0x004051a1
  402f34:	004060d5 	.word	0x004060d5
  402f38:	0040613d 	.word	0x0040613d
  402f3c:	00406025 	.word	0x00406025
  402f40:	00402a41 	.word	0x00402a41
  402f44:	004060b9 	.word	0x004060b9
  402f48:	00402b45 	.word	0x00402b45

00402f4c <freertos_twi_write_packet_async>:
 *     the PDC was successfully configured to perform the TWI write operation.
 */
status_code_t freertos_twi_write_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  402f4c:	b590      	push	{r4, r7, lr}
  402f4e:	b08d      	sub	sp, #52	; 0x34
  402f50:	af02      	add	r7, sp, #8
  402f52:	60f8      	str	r0, [r7, #12]
  402f54:	60b9      	str	r1, [r7, #8]
  402f56:	607a      	str	r2, [r7, #4]
  402f58:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  402f5a:	2300      	movs	r3, #0
  402f5c:	623b      	str	r3, [r7, #32]

	twi_base = (Twi *) p_twi;
  402f5e:	68fb      	ldr	r3, [r7, #12]
  402f60:	61bb      	str	r3, [r7, #24]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  402f62:	69ba      	ldr	r2, [r7, #24]
  402f64:	2101      	movs	r1, #1
  402f66:	4880      	ldr	r0, [pc, #512]	; (403168 <freertos_twi_write_packet_async+0x21c>)
  402f68:	4b80      	ldr	r3, [pc, #512]	; (40316c <freertos_twi_write_packet_async+0x220>)
  402f6a:	4798      	blx	r3
  402f6c:	6178      	str	r0, [r7, #20]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  402f6e:	697b      	ldr	r3, [r7, #20]
  402f70:	2b00      	cmp	r3, #0
  402f72:	f300 80f0 	bgt.w	403156 <freertos_twi_write_packet_async+0x20a>
  402f76:	68bb      	ldr	r3, [r7, #8]
  402f78:	68db      	ldr	r3, [r3, #12]
  402f7a:	2b00      	cmp	r3, #0
  402f7c:	f000 80eb 	beq.w	403156 <freertos_twi_write_packet_async+0x20a>
		return_value = freertos_obtain_peripheral_access_mutex(
  402f80:	697b      	ldr	r3, [r7, #20]
  402f82:	00db      	lsls	r3, r3, #3
  402f84:	4a7a      	ldr	r2, [pc, #488]	; (403170 <freertos_twi_write_packet_async+0x224>)
  402f86:	4413      	add	r3, r2
  402f88:	1d3a      	adds	r2, r7, #4
  402f8a:	4611      	mov	r1, r2
  402f8c:	4618      	mov	r0, r3
  402f8e:	4b79      	ldr	r3, [pc, #484]	; (403174 <freertos_twi_write_packet_async+0x228>)
  402f90:	4798      	blx	r3
  402f92:	4603      	mov	r3, r0
  402f94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  402f98:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
  402f9c:	2b00      	cmp	r3, #0
  402f9e:	f040 80dd 	bne.w	40315c <freertos_twi_write_packet_async+0x210>
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
  402fa2:	69bb      	ldr	r3, [r7, #24]
  402fa4:	2200      	movs	r2, #0
  402fa6:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  402fa8:	68bb      	ldr	r3, [r7, #8]
  402faa:	7c1b      	ldrb	r3, [r3, #16]
  402fac:	041b      	lsls	r3, r3, #16
  402fae:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  402fb2:	68bb      	ldr	r3, [r7, #8]
  402fb4:	685b      	ldr	r3, [r3, #4]
  402fb6:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  402fb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  402fbc:	431a      	orrs	r2, r3
  402fbe:	69bb      	ldr	r3, [r7, #24]
  402fc0:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length > 0) {
  402fc2:	68bb      	ldr	r3, [r7, #8]
  402fc4:	685b      	ldr	r3, [r3, #4]
  402fc6:	2b00      	cmp	r3, #0
  402fc8:	d01c      	beq.n	403004 <freertos_twi_write_packet_async+0xb8>
				internal_address = p_packet->addr[0];
  402fca:	68bb      	ldr	r3, [r7, #8]
  402fcc:	781b      	ldrb	r3, [r3, #0]
  402fce:	623b      	str	r3, [r7, #32]
				if (p_packet->addr_length > 1) {
  402fd0:	68bb      	ldr	r3, [r7, #8]
  402fd2:	685b      	ldr	r3, [r3, #4]
  402fd4:	2b01      	cmp	r3, #1
  402fd6:	d908      	bls.n	402fea <freertos_twi_write_packet_async+0x9e>
					internal_address <<= 8;
  402fd8:	6a3b      	ldr	r3, [r7, #32]
  402fda:	021b      	lsls	r3, r3, #8
  402fdc:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[1];
  402fde:	68bb      	ldr	r3, [r7, #8]
  402fe0:	785b      	ldrb	r3, [r3, #1]
  402fe2:	461a      	mov	r2, r3
  402fe4:	6a3b      	ldr	r3, [r7, #32]
  402fe6:	4313      	orrs	r3, r2
  402fe8:	623b      	str	r3, [r7, #32]
				}

				if (p_packet->addr_length > 2) {
  402fea:	68bb      	ldr	r3, [r7, #8]
  402fec:	685b      	ldr	r3, [r3, #4]
  402fee:	2b02      	cmp	r3, #2
  402ff0:	d908      	bls.n	403004 <freertos_twi_write_packet_async+0xb8>
					internal_address <<= 8;
  402ff2:	6a3b      	ldr	r3, [r7, #32]
  402ff4:	021b      	lsls	r3, r3, #8
  402ff6:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[2];
  402ff8:	68bb      	ldr	r3, [r7, #8]
  402ffa:	789b      	ldrb	r3, [r3, #2]
  402ffc:	461a      	mov	r2, r3
  402ffe:	6a3b      	ldr	r3, [r7, #32]
  403000:	4313      	orrs	r3, r2
  403002:	623b      	str	r3, [r7, #32]
				}
			}
			twi_base->TWI_IADR = internal_address;
  403004:	69bb      	ldr	r3, [r7, #24]
  403006:	6a3a      	ldr	r2, [r7, #32]
  403008:	60da      	str	r2, [r3, #12]

			if (p_packet->length == 1) {
  40300a:	68bb      	ldr	r3, [r7, #8]
  40300c:	68db      	ldr	r3, [r3, #12]
  40300e:	2b01      	cmp	r3, #1
  403010:	d16b      	bne.n	4030ea <freertos_twi_write_packet_async+0x19e>
				uint32_t status;
				uint32_t timeout_counter = 0;
  403012:	2300      	movs	r3, #0
  403014:	61fb      	str	r3, [r7, #28]
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  403016:	4a54      	ldr	r2, [pc, #336]	; (403168 <freertos_twi_write_packet_async+0x21c>)
  403018:	697b      	ldr	r3, [r7, #20]
  40301a:	011b      	lsls	r3, r3, #4
  40301c:	4413      	add	r3, r2
  40301e:	681b      	ldr	r3, [r3, #0]

			if (p_packet->length == 1) {
				uint32_t status;
				uint32_t timeout_counter = 0;
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  403020:	f44f 7150 	mov.w	r1, #832	; 0x340
  403024:	4618      	mov	r0, r3
  403026:	4b54      	ldr	r3, [pc, #336]	; (403178 <freertos_twi_write_packet_async+0x22c>)
  403028:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Send start condition */
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
  40302a:	68bb      	ldr	r3, [r7, #8]
  40302c:	689b      	ldr	r3, [r3, #8]
  40302e:	781b      	ldrb	r3, [r3, #0]
  403030:	461a      	mov	r2, r3
  403032:	69bb      	ldr	r3, [r7, #24]
  403034:	635a      	str	r2, [r3, #52]	; 0x34
				while (1) {
					status = twi_base->TWI_SR;
  403036:	69bb      	ldr	r3, [r7, #24]
  403038:	6a1b      	ldr	r3, [r3, #32]
  40303a:	613b      	str	r3, [r7, #16]
					if (status & TWI_SR_NACK) {
  40303c:	693b      	ldr	r3, [r7, #16]
  40303e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  403042:	2b00      	cmp	r3, #0
  403044:	d016      	beq.n	403074 <freertos_twi_write_packet_async+0x128>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  403046:	4a48      	ldr	r2, [pc, #288]	; (403168 <freertos_twi_write_packet_async+0x21c>)
  403048:	697b      	ldr	r3, [r7, #20]
  40304a:	011b      	lsls	r3, r3, #4
  40304c:	4413      	add	r3, r2
  40304e:	681b      	ldr	r3, [r3, #0]
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
				while (1) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  403050:	f44f 7150 	mov.w	r1, #832	; 0x340
  403054:	4618      	mov	r0, r3
  403056:	4b49      	ldr	r3, [pc, #292]	; (40317c <freertos_twi_write_packet_async+0x230>)
  403058:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  40305a:	4a45      	ldr	r2, [pc, #276]	; (403170 <freertos_twi_write_packet_async+0x224>)
  40305c:	697b      	ldr	r3, [r7, #20]
  40305e:	00db      	lsls	r3, r3, #3
  403060:	4413      	add	r3, r2
  403062:	6858      	ldr	r0, [r3, #4]
  403064:	2300      	movs	r3, #0
  403066:	2200      	movs	r2, #0
  403068:	2100      	movs	r1, #0
  40306a:	4c45      	ldr	r4, [pc, #276]	; (403180 <freertos_twi_write_packet_async+0x234>)
  40306c:	47a0      	blx	r4
						return ERR_BUSY;
  40306e:	f06f 0309 	mvn.w	r3, #9
  403072:	e075      	b.n	403160 <freertos_twi_write_packet_async+0x214>
					}
					if (status & TWI_SR_TXRDY) {
  403074:	693b      	ldr	r3, [r7, #16]
  403076:	f003 0304 	and.w	r3, r3, #4
  40307a:	2b00      	cmp	r3, #0
  40307c:	d10a      	bne.n	403094 <freertos_twi_write_packet_async+0x148>
						break;
					}
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40307e:	69fb      	ldr	r3, [r7, #28]
  403080:	3301      	adds	r3, #1
  403082:	61fb      	str	r3, [r7, #28]
  403084:	69fb      	ldr	r3, [r7, #28]
  403086:	f1b3 3fff 	cmp.w	r3, #4294967295
  40308a:	d1d4      	bne.n	403036 <freertos_twi_write_packet_async+0xea>
						return_value = ERR_TIMEOUT;
  40308c:	23fd      	movs	r3, #253	; 0xfd
  40308e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  403092:	e000      	b.n	403096 <freertos_twi_write_packet_async+0x14a>
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
						return ERR_BUSY;
					}
					if (status & TWI_SR_TXRDY) {
						break;
  403094:	bf00      	nop
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
						return_value = ERR_TIMEOUT;
						break;
					}
				}
				twi_base->TWI_CR = TWI_CR_STOP;
  403096:	69bb      	ldr	r3, [r7, #24]
  403098:	2202      	movs	r2, #2
  40309a:	601a      	str	r2, [r3, #0]
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  40309c:	e00a      	b.n	4030b4 <freertos_twi_write_packet_async+0x168>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40309e:	69fb      	ldr	r3, [r7, #28]
  4030a0:	3301      	adds	r3, #1
  4030a2:	61fb      	str	r3, [r7, #28]
  4030a4:	69fb      	ldr	r3, [r7, #28]
  4030a6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4030aa:	d103      	bne.n	4030b4 <freertos_twi_write_packet_async+0x168>
						return_value = ERR_TIMEOUT;
  4030ac:	23fd      	movs	r3, #253	; 0xfd
  4030ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  4030b2:	e005      	b.n	4030c0 <freertos_twi_write_packet_async+0x174>
						break;
					}
				}
				twi_base->TWI_CR = TWI_CR_STOP;
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  4030b4:	69bb      	ldr	r3, [r7, #24]
  4030b6:	6a1b      	ldr	r3, [r3, #32]
  4030b8:	f003 0301 	and.w	r3, r3, #1
  4030bc:	2b00      	cmp	r3, #0
  4030be:	d0ee      	beq.n	40309e <freertos_twi_write_packet_async+0x152>
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  4030c0:	4a29      	ldr	r2, [pc, #164]	; (403168 <freertos_twi_write_packet_async+0x21c>)
  4030c2:	697b      	ldr	r3, [r7, #20]
  4030c4:	011b      	lsls	r3, r3, #4
  4030c6:	4413      	add	r3, r2
  4030c8:	681b      	ldr	r3, [r3, #0]
						break;
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
  4030ca:	f44f 7150 	mov.w	r1, #832	; 0x340
  4030ce:	4618      	mov	r0, r3
  4030d0:	4b2a      	ldr	r3, [pc, #168]	; (40317c <freertos_twi_write_packet_async+0x230>)
  4030d2:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  4030d4:	4a26      	ldr	r2, [pc, #152]	; (403170 <freertos_twi_write_packet_async+0x224>)
  4030d6:	697b      	ldr	r3, [r7, #20]
  4030d8:	00db      	lsls	r3, r3, #3
  4030da:	4413      	add	r3, r2
  4030dc:	6858      	ldr	r0, [r3, #4]
  4030de:	2300      	movs	r3, #0
  4030e0:	2200      	movs	r2, #0
  4030e2:	2100      	movs	r1, #0
  4030e4:	4c26      	ldr	r4, [pc, #152]	; (403180 <freertos_twi_write_packet_async+0x234>)
  4030e6:	47a0      	blx	r4
	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  4030e8:	e038      	b.n	40315c <freertos_twi_write_packet_async+0x210>
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
			} else {

				twis[twi_index].buffer = p_packet->buffer;
  4030ea:	68bb      	ldr	r3, [r7, #8]
  4030ec:	689a      	ldr	r2, [r3, #8]
  4030ee:	4925      	ldr	r1, [pc, #148]	; (403184 <freertos_twi_write_packet_async+0x238>)
  4030f0:	697b      	ldr	r3, [r7, #20]
  4030f2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				twis[twi_index].length = p_packet->length;
  4030f6:	68bb      	ldr	r3, [r7, #8]
  4030f8:	68da      	ldr	r2, [r3, #12]
  4030fa:	4922      	ldr	r1, [pc, #136]	; (403184 <freertos_twi_write_packet_async+0x238>)
  4030fc:	697b      	ldr	r3, [r7, #20]
  4030fe:	00db      	lsls	r3, r3, #3
  403100:	440b      	add	r3, r1
  403102:	605a      	str	r2, [r3, #4]

				freertos_start_pdc_tx(&(tx_dma_control[twi_index]),
  403104:	697b      	ldr	r3, [r7, #20]
  403106:	00db      	lsls	r3, r3, #3
  403108:	4a19      	ldr	r2, [pc, #100]	; (403170 <freertos_twi_write_packet_async+0x224>)
  40310a:	1898      	adds	r0, r3, r2
  40310c:	68bb      	ldr	r3, [r7, #8]
  40310e:	6899      	ldr	r1, [r3, #8]
  403110:	68bb      	ldr	r3, [r7, #8]
  403112:	68db      	ldr	r3, [r3, #12]
  403114:	1e5c      	subs	r4, r3, #1
  403116:	4a14      	ldr	r2, [pc, #80]	; (403168 <freertos_twi_write_packet_async+0x21c>)
  403118:	697b      	ldr	r3, [r7, #20]
  40311a:	011b      	lsls	r3, r3, #4
  40311c:	4413      	add	r3, r2
  40311e:	3304      	adds	r3, #4
  403120:	681a      	ldr	r2, [r3, #0]
  403122:	2301      	movs	r3, #1
  403124:	9301      	str	r3, [sp, #4]
  403126:	683b      	ldr	r3, [r7, #0]
  403128:	9300      	str	r3, [sp, #0]
  40312a:	4613      	mov	r3, r2
  40312c:	4622      	mov	r2, r4
  40312e:	4c16      	ldr	r4, [pc, #88]	; (403188 <freertos_twi_write_packet_async+0x23c>)
  403130:	47a0      	blx	r4
				/* Catch the end of transmission so the access mutex can be
				returned, and the task notified (if it supplied a notification
				semaphore).  The interrupt can be enabled here because the ENDTX
				signal from the PDC to the peripheral will have been de-asserted when
				the next transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDTX);
  403132:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  403136:	69b8      	ldr	r0, [r7, #24]
  403138:	4b10      	ldr	r3, [pc, #64]	; (40317c <freertos_twi_write_packet_async+0x230>)
  40313a:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  40313c:	697b      	ldr	r3, [r7, #20]
  40313e:	00db      	lsls	r3, r3, #3
  403140:	4a0b      	ldr	r2, [pc, #44]	; (403170 <freertos_twi_write_packet_async+0x224>)
  403142:	4413      	add	r3, r2
  403144:	687a      	ldr	r2, [r7, #4]
  403146:	6839      	ldr	r1, [r7, #0]
  403148:	4618      	mov	r0, r3
  40314a:	4b10      	ldr	r3, [pc, #64]	; (40318c <freertos_twi_write_packet_async+0x240>)
  40314c:	4798      	blx	r3
  40314e:	4603      	mov	r3, r0
  403150:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  403154:	e002      	b.n	40315c <freertos_twi_write_packet_async+0x210>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  403156:	23f8      	movs	r3, #248	; 0xf8
  403158:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return return_value;
  40315c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
  403160:	4618      	mov	r0, r3
  403162:	372c      	adds	r7, #44	; 0x2c
  403164:	46bd      	mov	sp, r7
  403166:	bd90      	pop	{r4, r7, pc}
  403168:	00414044 	.word	0x00414044
  40316c:	004029b9 	.word	0x004029b9
  403170:	20000ad0 	.word	0x20000ad0
  403174:	00402c79 	.word	0x00402c79
  403178:	004060d5 	.word	0x004060d5
  40317c:	004060b9 	.word	0x004060b9
  403180:	00406f09 	.word	0x00406f09
  403184:	20000ae0 	.word	0x20000ae0
  403188:	00402ce5 	.word	0x00402ce5
  40318c:	00402d85 	.word	0x00402d85

00403190 <freertos_twi_read_packet_async>:
 *     the PDC was successfully configured to perform the TWI read operation.
 */
status_code_t freertos_twi_read_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  403190:	b590      	push	{r4, r7, lr}
  403192:	b091      	sub	sp, #68	; 0x44
  403194:	af02      	add	r7, sp, #8
  403196:	60f8      	str	r0, [r7, #12]
  403198:	60b9      	str	r1, [r7, #8]
  40319a:	607a      	str	r2, [r7, #4]
  40319c:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  40319e:	2300      	movs	r3, #0
  4031a0:	633b      	str	r3, [r7, #48]	; 0x30

	twi_base = (Twi *) p_twi;
  4031a2:	68fb      	ldr	r3, [r7, #12]
  4031a4:	61fb      	str	r3, [r7, #28]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  4031a6:	69fa      	ldr	r2, [r7, #28]
  4031a8:	2101      	movs	r1, #1
  4031aa:	489a      	ldr	r0, [pc, #616]	; (403414 <freertos_twi_read_packet_async+0x284>)
  4031ac:	4b9a      	ldr	r3, [pc, #616]	; (403418 <freertos_twi_read_packet_async+0x288>)
  4031ae:	4798      	blx	r3
  4031b0:	61b8      	str	r0, [r7, #24]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  4031b2:	69bb      	ldr	r3, [r7, #24]
  4031b4:	2b00      	cmp	r3, #0
  4031b6:	f300 8124 	bgt.w	403402 <freertos_twi_read_packet_async+0x272>
  4031ba:	68bb      	ldr	r3, [r7, #8]
  4031bc:	68db      	ldr	r3, [r3, #12]
  4031be:	2b00      	cmp	r3, #0
  4031c0:	f000 811f 	beq.w	403402 <freertos_twi_read_packet_async+0x272>
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
  4031c4:	69bb      	ldr	r3, [r7, #24]
  4031c6:	00db      	lsls	r3, r3, #3
  4031c8:	4a94      	ldr	r2, [pc, #592]	; (40341c <freertos_twi_read_packet_async+0x28c>)
  4031ca:	4413      	add	r3, r2
  4031cc:	1d3a      	adds	r2, r7, #4
  4031ce:	4611      	mov	r1, r2
  4031d0:	4618      	mov	r0, r3
  4031d2:	4b93      	ldr	r3, [pc, #588]	; (403420 <freertos_twi_read_packet_async+0x290>)
  4031d4:	4798      	blx	r3
  4031d6:	4603      	mov	r3, r0
  4031d8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  4031dc:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
  4031e0:	2b00      	cmp	r3, #0
  4031e2:	f040 8111 	bne.w	403408 <freertos_twi_read_packet_async+0x278>
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);
  4031e6:	69f8      	ldr	r0, [r7, #28]
  4031e8:	4b8e      	ldr	r3, [pc, #568]	; (403424 <freertos_twi_read_packet_async+0x294>)
  4031ea:	4798      	blx	r3

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
  4031ec:	69fb      	ldr	r3, [r7, #28]
  4031ee:	2200      	movs	r2, #0
  4031f0:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  4031f2:	68bb      	ldr	r3, [r7, #8]
  4031f4:	7c1b      	ldrb	r3, [r3, #16]
  4031f6:	041b      	lsls	r3, r3, #16
					p_packet->chip) |
  4031f8:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  4031fc:	68bb      	ldr	r3, [r7, #8]
  4031fe:	685b      	ldr	r3, [r3, #4]
  403200:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  403202:	f403 7340 	and.w	r3, r3, #768	; 0x300
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
					p_packet->chip) |
  403206:	4313      	orrs	r3, r2
  403208:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  40320c:	69fb      	ldr	r3, [r7, #28]
  40320e:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length) {
  403210:	68bb      	ldr	r3, [r7, #8]
  403212:	685b      	ldr	r3, [r3, #4]
  403214:	2b00      	cmp	r3, #0
  403216:	d01c      	beq.n	403252 <freertos_twi_read_packet_async+0xc2>
				internal_address = p_packet->addr [0];
  403218:	68bb      	ldr	r3, [r7, #8]
  40321a:	781b      	ldrb	r3, [r3, #0]
  40321c:	633b      	str	r3, [r7, #48]	; 0x30
				if (p_packet->addr_length > 1) {
  40321e:	68bb      	ldr	r3, [r7, #8]
  403220:	685b      	ldr	r3, [r3, #4]
  403222:	2b01      	cmp	r3, #1
  403224:	d908      	bls.n	403238 <freertos_twi_read_packet_async+0xa8>
					internal_address <<= 8;
  403226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403228:	021b      	lsls	r3, r3, #8
  40322a:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[1];
  40322c:	68bb      	ldr	r3, [r7, #8]
  40322e:	785b      	ldrb	r3, [r3, #1]
  403230:	461a      	mov	r2, r3
  403232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403234:	4313      	orrs	r3, r2
  403236:	633b      	str	r3, [r7, #48]	; 0x30
				}

				if (p_packet->addr_length > 2) {
  403238:	68bb      	ldr	r3, [r7, #8]
  40323a:	685b      	ldr	r3, [r3, #4]
  40323c:	2b02      	cmp	r3, #2
  40323e:	d908      	bls.n	403252 <freertos_twi_read_packet_async+0xc2>
					internal_address <<= 8;
  403240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403242:	021b      	lsls	r3, r3, #8
  403244:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[2];
  403246:	68bb      	ldr	r3, [r7, #8]
  403248:	789b      	ldrb	r3, [r3, #2]
  40324a:	461a      	mov	r2, r3
  40324c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40324e:	4313      	orrs	r3, r2
  403250:	633b      	str	r3, [r7, #48]	; 0x30
				}
			}
			twi_base->TWI_IADR = internal_address;
  403252:	69fb      	ldr	r3, [r7, #28]
  403254:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  403256:	60da      	str	r2, [r3, #12]

			if (p_packet->length <= 2) {
  403258:	68bb      	ldr	r3, [r7, #8]
  40325a:	68db      	ldr	r3, [r3, #12]
  40325c:	2b02      	cmp	r3, #2
  40325e:	f200 8097 	bhi.w	403390 <freertos_twi_read_packet_async+0x200>
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  403262:	4a6c      	ldr	r2, [pc, #432]	; (403414 <freertos_twi_read_packet_async+0x284>)
  403264:	69bb      	ldr	r3, [r7, #24]
  403266:	011b      	lsls	r3, r3, #4
  403268:	4413      	add	r3, r2
  40326a:	681b      	ldr	r3, [r3, #0]
			}
			twi_base->TWI_IADR = internal_address;

			if (p_packet->length <= 2) {
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  40326c:	f44f 7150 	mov.w	r1, #832	; 0x340
  403270:	4618      	mov	r0, r3
  403272:	4b6d      	ldr	r3, [pc, #436]	; (403428 <freertos_twi_read_packet_async+0x298>)
  403274:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);

				/* Cannot use PDC transfer, use normal transfer */
				uint8_t stop_sent = 0;
  403276:	2300      	movs	r3, #0
  403278:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				uint32_t cnt = p_packet->length;
  40327c:	68bb      	ldr	r3, [r7, #8]
  40327e:	68db      	ldr	r3, [r3, #12]
  403280:	62bb      	str	r3, [r7, #40]	; 0x28
				uint32_t status;
				uint8_t *buffer = p_packet->buffer;
  403282:	68bb      	ldr	r3, [r7, #8]
  403284:	689b      	ldr	r3, [r3, #8]
  403286:	627b      	str	r3, [r7, #36]	; 0x24
				uint32_t timeout_counter = 0;
  403288:	2300      	movs	r3, #0
  40328a:	623b      	str	r3, [r7, #32]

				/* Start the transfer. */
				if (cnt == 1) {
  40328c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40328e:	2b01      	cmp	r3, #1
  403290:	d106      	bne.n	4032a0 <freertos_twi_read_packet_async+0x110>
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  403292:	69fb      	ldr	r3, [r7, #28]
  403294:	2203      	movs	r2, #3
  403296:	601a      	str	r2, [r3, #0]
					stop_sent = 1;
  403298:	2301      	movs	r3, #1
  40329a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  40329e:	e04b      	b.n	403338 <freertos_twi_read_packet_async+0x1a8>
				} else {
					twi_base->TWI_CR = TWI_CR_START;
  4032a0:	69fb      	ldr	r3, [r7, #28]
  4032a2:	2201      	movs	r2, #1
  4032a4:	601a      	str	r2, [r3, #0]
				}

				while (cnt > 0) {
  4032a6:	e047      	b.n	403338 <freertos_twi_read_packet_async+0x1a8>
					status = twi_base->TWI_SR;
  4032a8:	69fb      	ldr	r3, [r7, #28]
  4032aa:	6a1b      	ldr	r3, [r3, #32]
  4032ac:	617b      	str	r3, [r7, #20]
					if (status & TWI_SR_NACK) {
  4032ae:	697b      	ldr	r3, [r7, #20]
  4032b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4032b4:	2b00      	cmp	r3, #0
  4032b6:	d016      	beq.n	4032e6 <freertos_twi_read_packet_async+0x156>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  4032b8:	4a56      	ldr	r2, [pc, #344]	; (403414 <freertos_twi_read_packet_async+0x284>)
  4032ba:	69bb      	ldr	r3, [r7, #24]
  4032bc:	011b      	lsls	r3, r3, #4
  4032be:	4413      	add	r3, r2
  4032c0:	681b      	ldr	r3, [r3, #0]

				while (cnt > 0) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  4032c2:	f44f 7150 	mov.w	r1, #832	; 0x340
  4032c6:	4618      	mov	r0, r3
  4032c8:	4b58      	ldr	r3, [pc, #352]	; (40342c <freertos_twi_read_packet_async+0x29c>)
  4032ca:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  4032cc:	4a53      	ldr	r2, [pc, #332]	; (40341c <freertos_twi_read_packet_async+0x28c>)
  4032ce:	69bb      	ldr	r3, [r7, #24]
  4032d0:	00db      	lsls	r3, r3, #3
  4032d2:	4413      	add	r3, r2
  4032d4:	6858      	ldr	r0, [r3, #4]
  4032d6:	2300      	movs	r3, #0
  4032d8:	2200      	movs	r2, #0
  4032da:	2100      	movs	r1, #0
  4032dc:	4c54      	ldr	r4, [pc, #336]	; (403430 <freertos_twi_read_packet_async+0x2a0>)
  4032de:	47a0      	blx	r4
						return ERR_BUSY;
  4032e0:	f06f 0309 	mvn.w	r3, #9
  4032e4:	e092      	b.n	40340c <freertos_twi_read_packet_async+0x27c>
					}
					/* Last byte ? */
					if (cnt == 1 && !stop_sent) {
  4032e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4032e8:	2b01      	cmp	r3, #1
  4032ea:	d109      	bne.n	403300 <freertos_twi_read_packet_async+0x170>
  4032ec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  4032f0:	2b00      	cmp	r3, #0
  4032f2:	d105      	bne.n	403300 <freertos_twi_read_packet_async+0x170>
						twi_base->TWI_CR = TWI_CR_STOP;
  4032f4:	69fb      	ldr	r3, [r7, #28]
  4032f6:	2202      	movs	r2, #2
  4032f8:	601a      	str	r2, [r3, #0]
						stop_sent = 1;
  4032fa:	2301      	movs	r3, #1
  4032fc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					}
					if (!(status & TWI_SR_RXRDY)) {
  403300:	697b      	ldr	r3, [r7, #20]
  403302:	f003 0302 	and.w	r3, r3, #2
  403306:	2b00      	cmp	r3, #0
  403308:	d10a      	bne.n	403320 <freertos_twi_read_packet_async+0x190>
						if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40330a:	6a3b      	ldr	r3, [r7, #32]
  40330c:	3301      	adds	r3, #1
  40330e:	623b      	str	r3, [r7, #32]
  403310:	6a3b      	ldr	r3, [r7, #32]
  403312:	f1b3 3fff 	cmp.w	r3, #4294967295
  403316:	d10f      	bne.n	403338 <freertos_twi_read_packet_async+0x1a8>
							return_value = ERR_TIMEOUT;
  403318:	23fd      	movs	r3, #253	; 0xfd
  40331a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
							break;
  40331e:	e00e      	b.n	40333e <freertos_twi_read_packet_async+0x1ae>
						}
						continue;
					}
					*buffer++ = twi_base->TWI_RHR;
  403320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403322:	1c5a      	adds	r2, r3, #1
  403324:	627a      	str	r2, [r7, #36]	; 0x24
  403326:	69fa      	ldr	r2, [r7, #28]
  403328:	6b12      	ldr	r2, [r2, #48]	; 0x30
  40332a:	b2d2      	uxtb	r2, r2
  40332c:	701a      	strb	r2, [r3, #0]
					cnt--;
  40332e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  403330:	3b01      	subs	r3, #1
  403332:	62bb      	str	r3, [r7, #40]	; 0x28
					timeout_counter = 0;
  403334:	2300      	movs	r3, #0
  403336:	623b      	str	r3, [r7, #32]
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  403338:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40333a:	2b00      	cmp	r3, #0
  40333c:	d1b4      	bne.n	4032a8 <freertos_twi_read_packet_async+0x118>
					*buffer++ = twi_base->TWI_RHR;
					cnt--;
					timeout_counter = 0;
				}

				timeout_counter = 0;
  40333e:	2300      	movs	r3, #0
  403340:	623b      	str	r3, [r7, #32]
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  403342:	e00a      	b.n	40335a <freertos_twi_read_packet_async+0x1ca>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  403344:	6a3b      	ldr	r3, [r7, #32]
  403346:	3301      	adds	r3, #1
  403348:	623b      	str	r3, [r7, #32]
  40334a:	6a3b      	ldr	r3, [r7, #32]
  40334c:	f1b3 3fff 	cmp.w	r3, #4294967295
  403350:	d103      	bne.n	40335a <freertos_twi_read_packet_async+0x1ca>
						return_value = ERR_TIMEOUT;
  403352:	23fd      	movs	r3, #253	; 0xfd
  403354:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						break;
  403358:	e005      	b.n	403366 <freertos_twi_read_packet_async+0x1d6>
					timeout_counter = 0;
				}

				timeout_counter = 0;
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  40335a:	69fb      	ldr	r3, [r7, #28]
  40335c:	6a1b      	ldr	r3, [r3, #32]
  40335e:	f003 0301 	and.w	r3, r3, #1
  403362:	2b00      	cmp	r3, #0
  403364:	d0ee      	beq.n	403344 <freertos_twi_read_packet_async+0x1b4>
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  403366:	4a2b      	ldr	r2, [pc, #172]	; (403414 <freertos_twi_read_packet_async+0x284>)
  403368:	69bb      	ldr	r3, [r7, #24]
  40336a:	011b      	lsls	r3, r3, #4
  40336c:	4413      	add	r3, r2
  40336e:	681b      	ldr	r3, [r3, #0]
						return_value = ERR_TIMEOUT;
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
  403370:	f44f 7150 	mov.w	r1, #832	; 0x340
  403374:	4618      	mov	r0, r3
  403376:	4b2d      	ldr	r3, [pc, #180]	; (40342c <freertos_twi_read_packet_async+0x29c>)
  403378:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  40337a:	4a28      	ldr	r2, [pc, #160]	; (40341c <freertos_twi_read_packet_async+0x28c>)
  40337c:	69bb      	ldr	r3, [r7, #24]
  40337e:	00db      	lsls	r3, r3, #3
  403380:	4413      	add	r3, r2
  403382:	6858      	ldr	r0, [r3, #4]
  403384:	2300      	movs	r3, #0
  403386:	2200      	movs	r2, #0
  403388:	2100      	movs	r1, #0
  40338a:	4c29      	ldr	r4, [pc, #164]	; (403430 <freertos_twi_read_packet_async+0x2a0>)
  40338c:	47a0      	blx	r4
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  40338e:	e03b      	b.n	403408 <freertos_twi_read_packet_async+0x278>
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
			} else {
				/* Start the PDC reception. */
				twis[twi_index].buffer = p_packet->buffer;
  403390:	68bb      	ldr	r3, [r7, #8]
  403392:	689a      	ldr	r2, [r3, #8]
  403394:	4927      	ldr	r1, [pc, #156]	; (403434 <freertos_twi_read_packet_async+0x2a4>)
  403396:	69bb      	ldr	r3, [r7, #24]
  403398:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				twis[twi_index].length = p_packet->length;
  40339c:	68bb      	ldr	r3, [r7, #8]
  40339e:	68da      	ldr	r2, [r3, #12]
  4033a0:	4924      	ldr	r1, [pc, #144]	; (403434 <freertos_twi_read_packet_async+0x2a4>)
  4033a2:	69bb      	ldr	r3, [r7, #24]
  4033a4:	00db      	lsls	r3, r3, #3
  4033a6:	440b      	add	r3, r1
  4033a8:	605a      	str	r2, [r3, #4]
				freertos_start_pdc_rx(&(rx_dma_control[twi_index]),
  4033aa:	69bb      	ldr	r3, [r7, #24]
  4033ac:	00db      	lsls	r3, r3, #3
  4033ae:	4a22      	ldr	r2, [pc, #136]	; (403438 <freertos_twi_read_packet_async+0x2a8>)
  4033b0:	1898      	adds	r0, r3, r2
  4033b2:	68bb      	ldr	r3, [r7, #8]
  4033b4:	6899      	ldr	r1, [r3, #8]
  4033b6:	68bb      	ldr	r3, [r7, #8]
  4033b8:	68db      	ldr	r3, [r3, #12]
  4033ba:	1e9c      	subs	r4, r3, #2
  4033bc:	4a15      	ldr	r2, [pc, #84]	; (403414 <freertos_twi_read_packet_async+0x284>)
  4033be:	69bb      	ldr	r3, [r7, #24]
  4033c0:	011b      	lsls	r3, r3, #4
  4033c2:	4413      	add	r3, r2
  4033c4:	3304      	adds	r3, #4
  4033c6:	681a      	ldr	r2, [r3, #0]
  4033c8:	2300      	movs	r3, #0
  4033ca:	9301      	str	r3, [sp, #4]
  4033cc:	683b      	ldr	r3, [r7, #0]
  4033ce:	9300      	str	r3, [sp, #0]
  4033d0:	4613      	mov	r3, r2
  4033d2:	4622      	mov	r2, r4
  4033d4:	4c19      	ldr	r4, [pc, #100]	; (40343c <freertos_twi_read_packet_async+0x2ac>)
  4033d6:	47a0      	blx	r4
						p_packet->buffer, (p_packet->length)-2,
						all_twi_definitions[twi_index].pdc_base_address,
						notification_semaphore);

				/* Start the transfer. */
				twi_base->TWI_CR = TWI_CR_START;
  4033d8:	69fb      	ldr	r3, [r7, #28]
  4033da:	2201      	movs	r2, #1
  4033dc:	601a      	str	r2, [r3, #0]
				/* Catch the end of reception so the access mutex can be returned,
				and the task notified (if it supplied a notification semaphore).
				The interrupt can be enabled here because the ENDRX	signal from the
				PDC to the peripheral will have been de-asserted when the next
				transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDRX);
  4033de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4033e2:	69f8      	ldr	r0, [r7, #28]
  4033e4:	4b11      	ldr	r3, [pc, #68]	; (40342c <freertos_twi_read_packet_async+0x29c>)
  4033e6:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  4033e8:	69bb      	ldr	r3, [r7, #24]
  4033ea:	00db      	lsls	r3, r3, #3
  4033ec:	4a12      	ldr	r2, [pc, #72]	; (403438 <freertos_twi_read_packet_async+0x2a8>)
  4033ee:	4413      	add	r3, r2
  4033f0:	687a      	ldr	r2, [r7, #4]
  4033f2:	6839      	ldr	r1, [r7, #0]
  4033f4:	4618      	mov	r0, r3
  4033f6:	4b12      	ldr	r3, [pc, #72]	; (403440 <freertos_twi_read_packet_async+0x2b0>)
  4033f8:	4798      	blx	r3
  4033fa:	4603      	mov	r3, r0
  4033fc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  403400:	e002      	b.n	403408 <freertos_twi_read_packet_async+0x278>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  403402:	23f8      	movs	r3, #248	; 0xf8
  403404:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	}

	return return_value;
  403408:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
  40340c:	4618      	mov	r0, r3
  40340e:	373c      	adds	r7, #60	; 0x3c
  403410:	46bd      	mov	sp, r7
  403412:	bd90      	pop	{r4, r7, pc}
  403414:	00414044 	.word	0x00414044
  403418:	004029b9 	.word	0x004029b9
  40341c:	20000ad0 	.word	0x20000ad0
  403420:	00402c79 	.word	0x00402c79
  403424:	00406125 	.word	0x00406125
  403428:	004060d5 	.word	0x004060d5
  40342c:	004060b9 	.word	0x004060b9
  403430:	00406f09 	.word	0x00406f09
  403434:	20000ae0 	.word	0x20000ae0
  403438:	20000ad8 	.word	0x20000ad8
  40343c:	00402ce5 	.word	0x00402ce5
  403440:	00402d85 	.word	0x00402d85

00403444 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  403444:	b590      	push	{r4, r7, lr}
  403446:	b08b      	sub	sp, #44	; 0x2c
  403448:	af00      	add	r7, sp, #0
  40344a:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  40344c:	2300      	movs	r3, #0
  40344e:	60bb      	str	r3, [r7, #8]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  403450:	2300      	movs	r3, #0
  403452:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  403456:	4a7f      	ldr	r2, [pc, #508]	; (403654 <local_twi_handler+0x210>)
  403458:	687b      	ldr	r3, [r7, #4]
  40345a:	011b      	lsls	r3, r3, #4
  40345c:	4413      	add	r3, r2
  40345e:	681b      	ldr	r3, [r3, #0]
  403460:	61bb      	str	r3, [r7, #24]

	twi_status = twi_get_interrupt_status(twi_port);
  403462:	69b8      	ldr	r0, [r7, #24]
  403464:	4b7c      	ldr	r3, [pc, #496]	; (403658 <local_twi_handler+0x214>)
  403466:	4798      	blx	r3
  403468:	6178      	str	r0, [r7, #20]
	twi_status &= twi_get_interrupt_mask(twi_port);
  40346a:	69b8      	ldr	r0, [r7, #24]
  40346c:	4b7b      	ldr	r3, [pc, #492]	; (40365c <local_twi_handler+0x218>)
  40346e:	4798      	blx	r3
  403470:	4602      	mov	r2, r0
  403472:	697b      	ldr	r3, [r7, #20]
  403474:	4013      	ands	r3, r2
  403476:	617b      	str	r3, [r7, #20]

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  403478:	697b      	ldr	r3, [r7, #20]
  40347a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  40347e:	2b00      	cmp	r3, #0
  403480:	d071      	beq.n	403566 <local_twi_handler+0x122>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  403482:	4a74      	ldr	r2, [pc, #464]	; (403654 <local_twi_handler+0x210>)
  403484:	687b      	ldr	r3, [r7, #4]
  403486:	011b      	lsls	r3, r3, #4
  403488:	4413      	add	r3, r2
  40348a:	3304      	adds	r3, #4
  40348c:	681b      	ldr	r3, [r3, #0]
  40348e:	f44f 7100 	mov.w	r1, #512	; 0x200
  403492:	4618      	mov	r0, r3
  403494:	4b72      	ldr	r3, [pc, #456]	; (403660 <local_twi_handler+0x21c>)
  403496:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  403498:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40349c:	69b8      	ldr	r0, [r7, #24]
  40349e:	4b71      	ldr	r3, [pc, #452]	; (403664 <local_twi_handler+0x220>)
  4034a0:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  4034a2:	2300      	movs	r3, #0
  4034a4:	623b      	str	r3, [r7, #32]

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  4034a6:	69bb      	ldr	r3, [r7, #24]
  4034a8:	6a1b      	ldr	r3, [r3, #32]
  4034aa:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXRDY) {
  4034ac:	7cfb      	ldrb	r3, [r7, #19]
  4034ae:	f003 0304 	and.w	r3, r3, #4
  4034b2:	2b00      	cmp	r3, #0
  4034b4:	d10a      	bne.n	4034cc <local_twi_handler+0x88>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4034b6:	6a3b      	ldr	r3, [r7, #32]
  4034b8:	3301      	adds	r3, #1
  4034ba:	623b      	str	r3, [r7, #32]
  4034bc:	6a3b      	ldr	r3, [r7, #32]
  4034be:	f1b3 3fff 	cmp.w	r3, #4294967295
  4034c2:	d1f0      	bne.n	4034a6 <local_twi_handler+0x62>
				transfer_timeout = true;
  4034c4:	2301      	movs	r3, #1
  4034c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  4034ca:	e000      	b.n	4034ce <local_twi_handler+0x8a>

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
			if (status & TWI_SR_TXRDY) {
				break;
  4034cc:	bf00      	nop
				transfer_timeout = true;
				break;
			}
		}
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  4034ce:	69bb      	ldr	r3, [r7, #24]
  4034d0:	2202      	movs	r2, #2
  4034d2:	601a      	str	r2, [r3, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  4034d4:	4a64      	ldr	r2, [pc, #400]	; (403668 <local_twi_handler+0x224>)
  4034d6:	687b      	ldr	r3, [r7, #4]
  4034d8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
  4034dc:	4962      	ldr	r1, [pc, #392]	; (403668 <local_twi_handler+0x224>)
  4034de:	687b      	ldr	r3, [r7, #4]
  4034e0:	00db      	lsls	r3, r3, #3
  4034e2:	440b      	add	r3, r1
  4034e4:	685b      	ldr	r3, [r3, #4]
  4034e6:	3b01      	subs	r3, #1
  4034e8:	4413      	add	r3, r2
  4034ea:	781b      	ldrb	r3, [r3, #0]
  4034ec:	461a      	mov	r2, r3
  4034ee:	69bb      	ldr	r3, [r7, #24]
  4034f0:	635a      	str	r2, [r3, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  4034f2:	69bb      	ldr	r3, [r7, #24]
  4034f4:	6a1b      	ldr	r3, [r3, #32]
  4034f6:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXCOMP) {
  4034f8:	7cfb      	ldrb	r3, [r7, #19]
  4034fa:	f003 0301 	and.w	r3, r3, #1
  4034fe:	2b00      	cmp	r3, #0
  403500:	d10a      	bne.n	403518 <local_twi_handler+0xd4>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  403502:	6a3b      	ldr	r3, [r7, #32]
  403504:	3301      	adds	r3, #1
  403506:	623b      	str	r3, [r7, #32]
  403508:	6a3b      	ldr	r3, [r7, #32]
  40350a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40350e:	d1f0      	bne.n	4034f2 <local_twi_handler+0xae>
				transfer_timeout = true;
  403510:	2301      	movs	r3, #1
  403512:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  403516:	e000      	b.n	40351a <local_twi_handler+0xd6>

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
			if (status & TWI_SR_TXCOMP) {
				break;
  403518:	bf00      	nop
				break;
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  40351a:	4a54      	ldr	r2, [pc, #336]	; (40366c <local_twi_handler+0x228>)
  40351c:	687b      	ldr	r3, [r7, #4]
  40351e:	00db      	lsls	r3, r3, #3
  403520:	4413      	add	r3, r2
  403522:	685b      	ldr	r3, [r3, #4]
  403524:	2b00      	cmp	r3, #0
  403526:	d00a      	beq.n	40353e <local_twi_handler+0xfa>
			xSemaphoreGiveFromISR(
  403528:	4a50      	ldr	r2, [pc, #320]	; (40366c <local_twi_handler+0x228>)
  40352a:	687b      	ldr	r3, [r7, #4]
  40352c:	00db      	lsls	r3, r3, #3
  40352e:	4413      	add	r3, r2
  403530:	6858      	ldr	r0, [r3, #4]
  403532:	f107 0208 	add.w	r2, r7, #8
  403536:	2300      	movs	r3, #0
  403538:	2100      	movs	r1, #0
  40353a:	4c4d      	ldr	r4, [pc, #308]	; (403670 <local_twi_handler+0x22c>)
  40353c:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  40353e:	6a3b      	ldr	r3, [r7, #32]
  403540:	f1b3 3fff 	cmp.w	r3, #4294967295
  403544:	d00f      	beq.n	403566 <local_twi_handler+0x122>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  403546:	4a49      	ldr	r2, [pc, #292]	; (40366c <local_twi_handler+0x228>)
  403548:	687b      	ldr	r3, [r7, #4]
  40354a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  40354e:	2b00      	cmp	r3, #0
  403550:	d009      	beq.n	403566 <local_twi_handler+0x122>
				xSemaphoreGiveFromISR(
  403552:	4a46      	ldr	r2, [pc, #280]	; (40366c <local_twi_handler+0x228>)
  403554:	687b      	ldr	r3, [r7, #4]
  403556:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
  40355a:	f107 0208 	add.w	r2, r7, #8
  40355e:	2300      	movs	r3, #0
  403560:	2100      	movs	r1, #0
  403562:	4c43      	ldr	r4, [pc, #268]	; (403670 <local_twi_handler+0x22c>)
  403564:	47a0      	blx	r4
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  403566:	697b      	ldr	r3, [r7, #20]
  403568:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  40356c:	2b00      	cmp	r3, #0
  40356e:	f000 80a8 	beq.w	4036c2 <local_twi_handler+0x27e>
		uint32_t timeout_counter = 0;
  403572:	2300      	movs	r3, #0
  403574:	61fb      	str	r3, [r7, #28]
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  403576:	4a37      	ldr	r2, [pc, #220]	; (403654 <local_twi_handler+0x210>)
  403578:	687b      	ldr	r3, [r7, #4]
  40357a:	011b      	lsls	r3, r3, #4
  40357c:	4413      	add	r3, r2
  40357e:	3304      	adds	r3, #4
  403580:	681b      	ldr	r3, [r3, #0]
  403582:	2102      	movs	r1, #2
  403584:	4618      	mov	r0, r3
  403586:	4b36      	ldr	r3, [pc, #216]	; (403660 <local_twi_handler+0x21c>)
  403588:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  40358a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40358e:	69b8      	ldr	r0, [r7, #24]
  403590:	4b34      	ldr	r3, [pc, #208]	; (403664 <local_twi_handler+0x220>)
  403592:	4798      	blx	r3

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  403594:	69bb      	ldr	r3, [r7, #24]
  403596:	6a1b      	ldr	r3, [r3, #32]
  403598:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  40359a:	68fb      	ldr	r3, [r7, #12]
  40359c:	f003 0302 	and.w	r3, r3, #2
  4035a0:	2b00      	cmp	r3, #0
  4035a2:	d107      	bne.n	4035b4 <local_twi_handler+0x170>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4035a4:	69fb      	ldr	r3, [r7, #28]
  4035a6:	3301      	adds	r3, #1
  4035a8:	61fb      	str	r3, [r7, #28]
  4035aa:	69fb      	ldr	r3, [r7, #28]
  4035ac:	f1b3 3fff 	cmp.w	r3, #4294967295
  4035b0:	d002      	beq.n	4035b8 <local_twi_handler+0x174>
				break;
			}
		}
  4035b2:	e7ef      	b.n	403594 <local_twi_handler+0x150>

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
			if (status & TWI_SR_RXRDY) {
				break;
  4035b4:	bf00      	nop
  4035b6:	e000      	b.n	4035ba <local_twi_handler+0x176>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				break;
  4035b8:	bf00      	nop
			}
		}
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  4035ba:	69bb      	ldr	r3, [r7, #24]
  4035bc:	2202      	movs	r2, #2
  4035be:	601a      	str	r2, [r3, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  4035c0:	4a29      	ldr	r2, [pc, #164]	; (403668 <local_twi_handler+0x224>)
  4035c2:	687b      	ldr	r3, [r7, #4]
  4035c4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
  4035c8:	4927      	ldr	r1, [pc, #156]	; (403668 <local_twi_handler+0x224>)
  4035ca:	687b      	ldr	r3, [r7, #4]
  4035cc:	00db      	lsls	r3, r3, #3
  4035ce:	440b      	add	r3, r1
  4035d0:	685b      	ldr	r3, [r3, #4]
  4035d2:	3b02      	subs	r3, #2
  4035d4:	4413      	add	r3, r2
  4035d6:	69ba      	ldr	r2, [r7, #24]
  4035d8:	6b12      	ldr	r2, [r2, #48]	; 0x30
  4035da:	b2d2      	uxtb	r2, r2
  4035dc:	701a      	strb	r2, [r3, #0]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  4035de:	69bb      	ldr	r3, [r7, #24]
  4035e0:	6a1b      	ldr	r3, [r3, #32]
  4035e2:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  4035e4:	68fb      	ldr	r3, [r7, #12]
  4035e6:	f003 0302 	and.w	r3, r3, #2
  4035ea:	2b00      	cmp	r3, #0
  4035ec:	d107      	bne.n	4035fe <local_twi_handler+0x1ba>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4035ee:	69fb      	ldr	r3, [r7, #28]
  4035f0:	3301      	adds	r3, #1
  4035f2:	61fb      	str	r3, [r7, #28]
  4035f4:	69fb      	ldr	r3, [r7, #28]
  4035f6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4035fa:	d002      	beq.n	403602 <local_twi_handler+0x1be>
				break;
			}
		}
  4035fc:	e7ef      	b.n	4035de <local_twi_handler+0x19a>

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
			if (status & TWI_SR_RXRDY) {
				break;
  4035fe:	bf00      	nop
  403600:	e000      	b.n	403604 <local_twi_handler+0x1c0>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				break;
  403602:	bf00      	nop
			}
		}

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  403604:	69fb      	ldr	r3, [r7, #28]
  403606:	f1b3 3fff 	cmp.w	r3, #4294967295
  40360a:	d034      	beq.n	403676 <local_twi_handler+0x232>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  40360c:	4a16      	ldr	r2, [pc, #88]	; (403668 <local_twi_handler+0x224>)
  40360e:	687b      	ldr	r3, [r7, #4]
  403610:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
  403614:	4914      	ldr	r1, [pc, #80]	; (403668 <local_twi_handler+0x224>)
  403616:	687b      	ldr	r3, [r7, #4]
  403618:	00db      	lsls	r3, r3, #3
  40361a:	440b      	add	r3, r1
  40361c:	685b      	ldr	r3, [r3, #4]
  40361e:	3b01      	subs	r3, #1
  403620:	4413      	add	r3, r2
  403622:	69ba      	ldr	r2, [r7, #24]
  403624:	6b12      	ldr	r2, [r2, #48]	; 0x30
  403626:	b2d2      	uxtb	r2, r2
  403628:	701a      	strb	r2, [r3, #0]
			timeout_counter = 0;
  40362a:	2300      	movs	r3, #0
  40362c:	61fb      	str	r3, [r7, #28]
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  40362e:	69bb      	ldr	r3, [r7, #24]
  403630:	6a1b      	ldr	r3, [r3, #32]
  403632:	60fb      	str	r3, [r7, #12]
				if (status & TWI_SR_TXCOMP) {
  403634:	68fb      	ldr	r3, [r7, #12]
  403636:	f003 0301 	and.w	r3, r3, #1
  40363a:	2b00      	cmp	r3, #0
  40363c:	d11a      	bne.n	403674 <local_twi_handler+0x230>
					break;
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40363e:	69fb      	ldr	r3, [r7, #28]
  403640:	3301      	adds	r3, #1
  403642:	61fb      	str	r3, [r7, #28]
  403644:	69fb      	ldr	r3, [r7, #28]
  403646:	f1b3 3fff 	cmp.w	r3, #4294967295
  40364a:	d1f0      	bne.n	40362e <local_twi_handler+0x1ea>
					transfer_timeout = true;
  40364c:	2301      	movs	r3, #1
  40364e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
  403652:	e010      	b.n	403676 <local_twi_handler+0x232>
  403654:	00414044 	.word	0x00414044
  403658:	004060f5 	.word	0x004060f5
  40365c:	0040610d 	.word	0x0040610d
  403660:	004051a1 	.word	0x004051a1
  403664:	004060d5 	.word	0x004060d5
  403668:	20000ae0 	.word	0x20000ae0
  40366c:	20000ad0 	.word	0x20000ad0
  403670:	00407071 	.word	0x00407071
			timeout_counter = 0;
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
				if (status & TWI_SR_TXCOMP) {
					break;
  403674:	bf00      	nop
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  403676:	4a33      	ldr	r2, [pc, #204]	; (403744 <local_twi_handler+0x300>)
  403678:	687b      	ldr	r3, [r7, #4]
  40367a:	00db      	lsls	r3, r3, #3
  40367c:	4413      	add	r3, r2
  40367e:	685b      	ldr	r3, [r3, #4]
  403680:	2b00      	cmp	r3, #0
  403682:	d00a      	beq.n	40369a <local_twi_handler+0x256>
			xSemaphoreGiveFromISR(
  403684:	4a2f      	ldr	r2, [pc, #188]	; (403744 <local_twi_handler+0x300>)
  403686:	687b      	ldr	r3, [r7, #4]
  403688:	00db      	lsls	r3, r3, #3
  40368a:	4413      	add	r3, r2
  40368c:	6858      	ldr	r0, [r3, #4]
  40368e:	f107 0208 	add.w	r2, r7, #8
  403692:	2300      	movs	r3, #0
  403694:	2100      	movs	r1, #0
  403696:	4c2c      	ldr	r4, [pc, #176]	; (403748 <local_twi_handler+0x304>)
  403698:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  40369a:	69fb      	ldr	r3, [r7, #28]
  40369c:	f1b3 3fff 	cmp.w	r3, #4294967295
  4036a0:	d00f      	beq.n	4036c2 <local_twi_handler+0x27e>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  4036a2:	4a2a      	ldr	r2, [pc, #168]	; (40374c <local_twi_handler+0x308>)
  4036a4:	687b      	ldr	r3, [r7, #4]
  4036a6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  4036aa:	2b00      	cmp	r3, #0
  4036ac:	d009      	beq.n	4036c2 <local_twi_handler+0x27e>
				xSemaphoreGiveFromISR(
  4036ae:	4a27      	ldr	r2, [pc, #156]	; (40374c <local_twi_handler+0x308>)
  4036b0:	687b      	ldr	r3, [r7, #4]
  4036b2:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
  4036b6:	f107 0208 	add.w	r2, r7, #8
  4036ba:	2300      	movs	r3, #0
  4036bc:	2100      	movs	r1, #0
  4036be:	4c22      	ldr	r4, [pc, #136]	; (403748 <local_twi_handler+0x304>)
  4036c0:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  4036c2:	697b      	ldr	r3, [r7, #20]
  4036c4:	f403 7350 	and.w	r3, r3, #832	; 0x340
  4036c8:	2b00      	cmp	r3, #0
  4036ca:	d103      	bne.n	4036d4 <local_twi_handler+0x290>
  4036cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  4036d0:	2b00      	cmp	r3, #0
  4036d2:	d02e      	beq.n	403732 <local_twi_handler+0x2ee>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  4036d4:	4a1e      	ldr	r2, [pc, #120]	; (403750 <local_twi_handler+0x30c>)
  4036d6:	687b      	ldr	r3, [r7, #4]
  4036d8:	011b      	lsls	r3, r3, #4
  4036da:	4413      	add	r3, r2
  4036dc:	3304      	adds	r3, #4
  4036de:	681b      	ldr	r3, [r3, #0]
  4036e0:	f240 2102 	movw	r1, #514	; 0x202
  4036e4:	4618      	mov	r0, r3
  4036e6:	4b1b      	ldr	r3, [pc, #108]	; (403754 <local_twi_handler+0x310>)
  4036e8:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  4036ea:	697b      	ldr	r3, [r7, #20]
  4036ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4036f0:	2b00      	cmp	r3, #0
  4036f2:	d102      	bne.n	4036fa <local_twi_handler+0x2b6>
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  4036f4:	69bb      	ldr	r3, [r7, #24]
  4036f6:	2202      	movs	r2, #2
  4036f8:	601a      	str	r2, [r3, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  4036fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4036fe:	69b8      	ldr	r0, [r7, #24]
  403700:	4b15      	ldr	r3, [pc, #84]	; (403758 <local_twi_handler+0x314>)
  403702:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  403704:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403708:	69b8      	ldr	r0, [r7, #24]
  40370a:	4b13      	ldr	r3, [pc, #76]	; (403758 <local_twi_handler+0x314>)
  40370c:	4798      	blx	r3

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  40370e:	4a0d      	ldr	r2, [pc, #52]	; (403744 <local_twi_handler+0x300>)
  403710:	687b      	ldr	r3, [r7, #4]
  403712:	00db      	lsls	r3, r3, #3
  403714:	4413      	add	r3, r2
  403716:	685b      	ldr	r3, [r3, #4]
  403718:	2b00      	cmp	r3, #0
  40371a:	d00a      	beq.n	403732 <local_twi_handler+0x2ee>
			xSemaphoreGiveFromISR(
  40371c:	4a09      	ldr	r2, [pc, #36]	; (403744 <local_twi_handler+0x300>)
  40371e:	687b      	ldr	r3, [r7, #4]
  403720:	00db      	lsls	r3, r3, #3
  403722:	4413      	add	r3, r2
  403724:	6858      	ldr	r0, [r3, #4]
  403726:	f107 0208 	add.w	r2, r7, #8
  40372a:	2300      	movs	r3, #0
  40372c:	2100      	movs	r1, #0
  40372e:	4c06      	ldr	r4, [pc, #24]	; (403748 <local_twi_handler+0x304>)
  403730:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  403732:	68bb      	ldr	r3, [r7, #8]
  403734:	2b00      	cmp	r3, #0
  403736:	d001      	beq.n	40373c <local_twi_handler+0x2f8>
  403738:	4b08      	ldr	r3, [pc, #32]	; (40375c <local_twi_handler+0x318>)
  40373a:	4798      	blx	r3
}
  40373c:	bf00      	nop
  40373e:	372c      	adds	r7, #44	; 0x2c
  403740:	46bd      	mov	sp, r7
  403742:	bd90      	pop	{r4, r7, pc}
  403744:	20000ad0 	.word	0x20000ad0
  403748:	00407071 	.word	0x00407071
  40374c:	20000ad8 	.word	0x20000ad8
  403750:	00414044 	.word	0x00414044
  403754:	004051a1 	.word	0x004051a1
  403758:	004060d5 	.word	0x004060d5
  40375c:	00406901 	.word	0x00406901

00403760 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  403760:	b580      	push	{r7, lr}
  403762:	af00      	add	r7, sp, #0
	local_twi_handler(0);
  403764:	2000      	movs	r0, #0
  403766:	4b02      	ldr	r3, [pc, #8]	; (403770 <TWI0_Handler+0x10>)
  403768:	4798      	blx	r3
}
  40376a:	bf00      	nop
  40376c:	bd80      	pop	{r7, pc}
  40376e:	bf00      	nop
  403770:	00403445 	.word	0x00403445

00403774 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  403774:	b580      	push	{r7, lr}
  403776:	af00      	add	r7, sp, #0
	local_twi_handler(1);
  403778:	2001      	movs	r0, #1
  40377a:	4b02      	ldr	r3, [pc, #8]	; (403784 <TWI1_Handler+0x10>)
  40377c:	4798      	blx	r3
}
  40377e:	bf00      	nop
  403780:	bd80      	pop	{r7, pc}
  403782:	bf00      	nop
  403784:	00403445 	.word	0x00403445

00403788 <freertos_uart_serial_init>:
 *     the initialisation fails then NULL is returned.
 */
freertos_uart_if freertos_uart_serial_init(Uart *p_uart,
		const sam_uart_opt_t *const uart_parameters,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  403788:	b580      	push	{r7, lr}
  40378a:	b088      	sub	sp, #32
  40378c:	af00      	add	r7, sp, #0
  40378e:	60f8      	str	r0, [r7, #12]
  403790:	60b9      	str	r1, [r7, #8]
  403792:	607a      	str	r2, [r7, #4]
	portBASE_TYPE uart_index;
	bool is_valid_operating_mode;
	freertos_uart_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {UART_RS232};
  403794:	2301      	movs	r3, #1
  403796:	753b      	strb	r3, [r7, #20]

	/* Find the index into the all_uart_definitions array that holds details of
	the p_uart peripheral. */
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  403798:	68fa      	ldr	r2, [r7, #12]
  40379a:	2101      	movs	r1, #1
  40379c:	4899      	ldr	r0, [pc, #612]	; (403a04 <freertos_uart_serial_init+0x27c>)
  40379e:	4b9a      	ldr	r3, [pc, #616]	; (403a08 <freertos_uart_serial_init+0x280>)
  4037a0:	4798      	blx	r3
  4037a2:	61b8      	str	r0, [r7, #24]
			MAX_UARTS,
			(void *) p_uart);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  4037a4:	687b      	ldr	r3, [r7, #4]
  4037a6:	7b1b      	ldrb	r3, [r3, #12]
  4037a8:	f107 0114 	add.w	r1, r7, #20
  4037ac:	2201      	movs	r2, #1
  4037ae:	4618      	mov	r0, r3
  4037b0:	4b96      	ldr	r3, [pc, #600]	; (403a0c <freertos_uart_serial_init+0x284>)
  4037b2:	4798      	blx	r3
  4037b4:	4603      	mov	r3, r0
  4037b6:	75fb      	strb	r3, [r7, #23]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_uart pointer was used, and a valid
	operating mode was requested. */
	if ((uart_index < MAX_UARTS) && (is_valid_operating_mode == true)) {
  4037b8:	69bb      	ldr	r3, [r7, #24]
  4037ba:	2b00      	cmp	r3, #0
  4037bc:	f300 811a 	bgt.w	4039f4 <freertos_uart_serial_init+0x26c>
  4037c0:	7dfb      	ldrb	r3, [r7, #23]
  4037c2:	2b00      	cmp	r3, #0
  4037c4:	f000 8116 	beq.w	4039f4 <freertos_uart_serial_init+0x26c>
		/* This function must be called exactly once per supported UART.  Check it
		has not been called	before. */
		configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read == NULL);
  4037c8:	4991      	ldr	r1, [pc, #580]	; (403a10 <freertos_uart_serial_init+0x288>)
  4037ca:	69ba      	ldr	r2, [r7, #24]
  4037cc:	4613      	mov	r3, r2
  4037ce:	00db      	lsls	r3, r3, #3
  4037d0:	1a9b      	subs	r3, r3, r2
  4037d2:	009b      	lsls	r3, r3, #2
  4037d4:	440b      	add	r3, r1
  4037d6:	3318      	adds	r3, #24
  4037d8:	681b      	ldr	r3, [r3, #0]
  4037da:	2b00      	cmp	r3, #0
  4037dc:	d003      	beq.n	4037e6 <freertos_uart_serial_init+0x5e>
  4037de:	4b8d      	ldr	r3, [pc, #564]	; (403a14 <freertos_uart_serial_init+0x28c>)
  4037e0:	4798      	blx	r3
  4037e2:	bf00      	nop
  4037e4:	e7fd      	b.n	4037e2 <freertos_uart_serial_init+0x5a>

		/* Disable everything before enabling the clock. */
		uart_disable_tx(p_uart);
  4037e6:	68f8      	ldr	r0, [r7, #12]
  4037e8:	4b8b      	ldr	r3, [pc, #556]	; (403a18 <freertos_uart_serial_init+0x290>)
  4037ea:	4798      	blx	r3
		uart_disable_rx(p_uart);
  4037ec:	68f8      	ldr	r0, [r7, #12]
  4037ee:	4b8b      	ldr	r3, [pc, #556]	; (403a1c <freertos_uart_serial_init+0x294>)
  4037f0:	4798      	blx	r3
		pdc_disable_transfer(all_uart_definitions[uart_index].pdc_base_address,
  4037f2:	4a84      	ldr	r2, [pc, #528]	; (403a04 <freertos_uart_serial_init+0x27c>)
  4037f4:	69bb      	ldr	r3, [r7, #24]
  4037f6:	011b      	lsls	r3, r3, #4
  4037f8:	4413      	add	r3, r2
  4037fa:	3304      	adds	r3, #4
  4037fc:	681b      	ldr	r3, [r3, #0]
  4037fe:	f240 2102 	movw	r1, #514	; 0x202
  403802:	4618      	mov	r0, r3
  403804:	4b86      	ldr	r3, [pc, #536]	; (403a20 <freertos_uart_serial_init+0x298>)
  403806:	4798      	blx	r3
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));

		/* Enable the peripheral clock in the PMC. */
		pmc_enable_periph_clk(
  403808:	4a7e      	ldr	r2, [pc, #504]	; (403a04 <freertos_uart_serial_init+0x27c>)
  40380a:	69bb      	ldr	r3, [r7, #24]
  40380c:	011b      	lsls	r3, r3, #4
  40380e:	4413      	add	r3, r2
  403810:	3308      	adds	r3, #8
  403812:	681b      	ldr	r3, [r3, #0]
  403814:	4618      	mov	r0, r3
  403816:	4b83      	ldr	r3, [pc, #524]	; (403a24 <freertos_uart_serial_init+0x29c>)
  403818:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_id);

		switch (freertos_driver_parameters->operation_mode) {
  40381a:	687b      	ldr	r3, [r7, #4]
  40381c:	7b1b      	ldrb	r3, [r3, #12]
  40381e:	2b01      	cmp	r3, #1
  403820:	d000      	beq.n	403824 <freertos_uart_serial_init+0x9c>
			uart_init(p_uart, uart_parameters);
			break;

		default:
			/* Other modes are not currently supported. */
			break;
  403822:	e004      	b.n	40382e <freertos_uart_serial_init+0xa6>
				all_uart_definitions[uart_index].peripheral_id);

		switch (freertos_driver_parameters->operation_mode) {
		case UART_RS232:
			/* Call the standard ASF init function. */
			uart_init(p_uart, uart_parameters);
  403824:	68b9      	ldr	r1, [r7, #8]
  403826:	68f8      	ldr	r0, [r7, #12]
  403828:	4b7f      	ldr	r3, [pc, #508]	; (403a28 <freertos_uart_serial_init+0x2a0>)
  40382a:	4798      	blx	r3
			break;
  40382c:	bf00      	nop
			/* Other modes are not currently supported. */
			break;
		}

		/* Disable all the interrupts. */
		uart_disable_interrupt(p_uart, MASK_ALL_INTERRUPTS);
  40382e:	f04f 31ff 	mov.w	r1, #4294967295
  403832:	68f8      	ldr	r0, [r7, #12]
  403834:	4b7d      	ldr	r3, [pc, #500]	; (403a2c <freertos_uart_serial_init+0x2a4>)
  403836:	4798      	blx	r3

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is full duplex so only the Tx semaphores
		are created in the following function.  The the Rx semaphores are
		created	separately. */
		create_peripheral_control_semaphores(
  403838:	687b      	ldr	r3, [r7, #4]
  40383a:	7b58      	ldrb	r0, [r3, #13]
  40383c:	69bb      	ldr	r3, [r7, #24]
  40383e:	00db      	lsls	r3, r3, #3
  403840:	4a7b      	ldr	r2, [pc, #492]	; (403a30 <freertos_uart_serial_init+0x2a8>)
  403842:	4413      	add	r3, r2
  403844:	2200      	movs	r2, #0
  403846:	4619      	mov	r1, r3
  403848:	4b7a      	ldr	r3, [pc, #488]	; (403a34 <freertos_uart_serial_init+0x2ac>)
  40384a:	4798      	blx	r3
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[uart_index]),
				NULL /* The rx structures are not created in this function. */);

		/* Is the driver also going to receive? */
		if (freertos_driver_parameters->receive_buffer != NULL) {
  40384c:	687b      	ldr	r3, [r7, #4]
  40384e:	681b      	ldr	r3, [r3, #0]
  403850:	2b00      	cmp	r3, #0
  403852:	f000 80a6 	beq.w	4039a2 <freertos_uart_serial_init+0x21a>
			capped to that available up to the end of the buffer only.  If this
			semaphore was a binary semaphore, it would then be 'taken' even
			though, unknown to the reading task, unread and therefore available
			data remained at the beginning of the buffer. */
			rx_buffer_definitions[uart_index].rx_event_semaphore =
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
  403856:	2100      	movs	r1, #0
  403858:	f04f 30ff 	mov.w	r0, #4294967295
  40385c:	4b76      	ldr	r3, [pc, #472]	; (403a38 <freertos_uart_serial_init+0x2b0>)
  40385e:	4798      	blx	r3
			and the end of the buffer, the actual amount returned will be
			capped to that available up to the end of the buffer only.  If this
			semaphore was a binary semaphore, it would then be 'taken' even
			though, unknown to the reading task, unread and therefore available
			data remained at the beginning of the buffer. */
			rx_buffer_definitions[uart_index].rx_event_semaphore =
  403860:	496b      	ldr	r1, [pc, #428]	; (403a10 <freertos_uart_serial_init+0x288>)
  403862:	69ba      	ldr	r2, [r7, #24]
  403864:	4613      	mov	r3, r2
  403866:	00db      	lsls	r3, r3, #3
  403868:	1a9b      	subs	r3, r3, r2
  40386a:	009b      	lsls	r3, r3, #2
  40386c:	440b      	add	r3, r1
  40386e:	3310      	adds	r3, #16
  403870:	6018      	str	r0, [r3, #0]
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
			configASSERT(rx_buffer_definitions[uart_index].rx_event_semaphore);
  403872:	4967      	ldr	r1, [pc, #412]	; (403a10 <freertos_uart_serial_init+0x288>)
  403874:	69ba      	ldr	r2, [r7, #24]
  403876:	4613      	mov	r3, r2
  403878:	00db      	lsls	r3, r3, #3
  40387a:	1a9b      	subs	r3, r3, r2
  40387c:	009b      	lsls	r3, r3, #2
  40387e:	440b      	add	r3, r1
  403880:	3310      	adds	r3, #16
  403882:	681b      	ldr	r3, [r3, #0]
  403884:	2b00      	cmp	r3, #0
  403886:	d103      	bne.n	403890 <freertos_uart_serial_init+0x108>
  403888:	4b62      	ldr	r3, [pc, #392]	; (403a14 <freertos_uart_serial_init+0x28c>)
  40388a:	4798      	blx	r3
  40388c:	bf00      	nop
  40388e:	e7fd      	b.n	40388c <freertos_uart_serial_init+0x104>

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
					(uint32_t)freertos_driver_parameters->receive_buffer;
  403890:	687b      	ldr	r3, [r7, #4]
  403892:	681b      	ldr	r3, [r3, #0]
  403894:	4618      	mov	r0, r3
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
			configASSERT(rx_buffer_definitions[uart_index].rx_event_semaphore);

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
  403896:	495e      	ldr	r1, [pc, #376]	; (403a10 <freertos_uart_serial_init+0x288>)
  403898:	69ba      	ldr	r2, [r7, #24]
  40389a:	4613      	mov	r3, r2
  40389c:	00db      	lsls	r3, r3, #3
  40389e:	1a9b      	subs	r3, r3, r2
  4038a0:	009b      	lsls	r3, r3, #2
  4038a2:	440b      	add	r3, r1
  4038a4:	3308      	adds	r3, #8
  4038a6:	6018      	str	r0, [r3, #0]
					(uint32_t)freertos_driver_parameters->receive_buffer;
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size =
					freertos_driver_parameters->receive_buffer_size;
  4038a8:	687b      	ldr	r3, [r7, #4]
  4038aa:	6859      	ldr	r1, [r3, #4]

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
					(uint32_t)freertos_driver_parameters->receive_buffer;
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size =
  4038ac:	4858      	ldr	r0, [pc, #352]	; (403a10 <freertos_uart_serial_init+0x288>)
  4038ae:	69ba      	ldr	r2, [r7, #24]
  4038b0:	4613      	mov	r3, r2
  4038b2:	00db      	lsls	r3, r3, #3
  4038b4:	1a9b      	subs	r3, r3, r2
  4038b6:	009b      	lsls	r3, r3, #2
  4038b8:	4403      	add	r3, r0
  4038ba:	330c      	adds	r3, #12
  4038bc:	6019      	str	r1, [r3, #0]
					freertos_driver_parameters->receive_buffer_size;
			pdc_rx_init(
  4038be:	4a51      	ldr	r2, [pc, #324]	; (403a04 <freertos_uart_serial_init+0x27c>)
  4038c0:	69bb      	ldr	r3, [r7, #24]
  4038c2:	011b      	lsls	r3, r3, #4
  4038c4:	4413      	add	r3, r2
  4038c6:	3304      	adds	r3, #4
  4038c8:	6818      	ldr	r0, [r3, #0]
  4038ca:	69ba      	ldr	r2, [r7, #24]
  4038cc:	4613      	mov	r3, r2
  4038ce:	00db      	lsls	r3, r3, #3
  4038d0:	1a9b      	subs	r3, r3, r2
  4038d2:	009b      	lsls	r3, r3, #2
  4038d4:	3308      	adds	r3, #8
  4038d6:	4a4e      	ldr	r2, [pc, #312]	; (403a10 <freertos_uart_serial_init+0x288>)
  4038d8:	4413      	add	r3, r2
  4038da:	2200      	movs	r2, #0
  4038dc:	4619      	mov	r1, r3
  4038de:	4b57      	ldr	r3, [pc, #348]	; (403a3c <freertos_uart_serial_init+0x2b4>)
  4038e0:	4798      	blx	r3
					NULL);

			/* Set the next byte to read to the start of the buffer as no data
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
					freertos_driver_parameters->receive_buffer;
  4038e2:	687b      	ldr	r3, [r7, #4]
  4038e4:	6819      	ldr	r1, [r3, #0]
					&(rx_buffer_definitions[uart_index].rx_pdc_parameters),
					NULL);

			/* Set the next byte to read to the start of the buffer as no data
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
  4038e6:	484a      	ldr	r0, [pc, #296]	; (403a10 <freertos_uart_serial_init+0x288>)
  4038e8:	69ba      	ldr	r2, [r7, #24]
  4038ea:	4613      	mov	r3, r2
  4038ec:	00db      	lsls	r3, r3, #3
  4038ee:	1a9b      	subs	r3, r3, r2
  4038f0:	009b      	lsls	r3, r3, #2
  4038f2:	4403      	add	r3, r0
  4038f4:	3318      	adds	r3, #24
  4038f6:	6019      	str	r1, [r3, #0]
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
  4038f8:	4945      	ldr	r1, [pc, #276]	; (403a10 <freertos_uart_serial_init+0x288>)
  4038fa:	69ba      	ldr	r2, [r7, #24]
  4038fc:	4613      	mov	r3, r2
  4038fe:	00db      	lsls	r3, r3, #3
  403900:	1a9b      	subs	r3, r3, r2
  403902:	009b      	lsls	r3, r3, #2
  403904:	440b      	add	r3, r1
  403906:	3308      	adds	r3, #8
  403908:	6819      	ldr	r1, [r3, #0]
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
  40390a:	4841      	ldr	r0, [pc, #260]	; (403a10 <freertos_uart_serial_init+0x288>)
  40390c:	69ba      	ldr	r2, [r7, #24]
  40390e:	4613      	mov	r3, r2
  403910:	00db      	lsls	r3, r3, #3
  403912:	1a9b      	subs	r3, r3, r2
  403914:	009b      	lsls	r3, r3, #2
  403916:	4403      	add	r3, r0
  403918:	6019      	str	r1, [r3, #0]
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
  40391a:	493d      	ldr	r1, [pc, #244]	; (403a10 <freertos_uart_serial_init+0x288>)
  40391c:	69ba      	ldr	r2, [r7, #24]
  40391e:	4613      	mov	r3, r2
  403920:	00db      	lsls	r3, r3, #3
  403922:	1a9b      	subs	r3, r3, r2
  403924:	009b      	lsls	r3, r3, #2
  403926:	440b      	add	r3, r1
  403928:	681a      	ldr	r2, [r3, #0]
					freertos_driver_parameters->receive_buffer_size;
  40392a:	687b      	ldr	r3, [r7, #4]
  40392c:	685b      	ldr	r3, [r3, #4]

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
  40392e:	18d1      	adds	r1, r2, r3
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
  403930:	4837      	ldr	r0, [pc, #220]	; (403a10 <freertos_uart_serial_init+0x288>)
  403932:	69ba      	ldr	r2, [r7, #24]
  403934:	4613      	mov	r3, r2
  403936:	00db      	lsls	r3, r3, #3
  403938:	1a9b      	subs	r3, r3, r2
  40393a:	009b      	lsls	r3, r3, #2
  40393c:	4403      	add	r3, r0
  40393e:	3304      	adds	r3, #4
  403940:	6019      	str	r1, [r3, #0]
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
					freertos_driver_parameters->receive_buffer_size;

			/* If the rx driver is to be thread aware, create an access control
			mutex. */
			if ((freertos_driver_parameters->options_flags &
  403942:	687b      	ldr	r3, [r7, #4]
  403944:	7b5b      	ldrb	r3, [r3, #13]
  403946:	f003 0302 	and.w	r3, r3, #2
  40394a:	2b00      	cmp	r3, #0
  40394c:	d01a      	beq.n	403984 <freertos_uart_serial_init+0x1fc>
					USE_RX_ACCESS_MUTEX) != 0) {
				rx_buffer_definitions[uart_index].rx_access_mutex =
					xSemaphoreCreateMutex();
  40394e:	2001      	movs	r0, #1
  403950:	4b3b      	ldr	r3, [pc, #236]	; (403a40 <freertos_uart_serial_init+0x2b8>)
  403952:	4798      	blx	r3

			/* If the rx driver is to be thread aware, create an access control
			mutex. */
			if ((freertos_driver_parameters->options_flags &
					USE_RX_ACCESS_MUTEX) != 0) {
				rx_buffer_definitions[uart_index].rx_access_mutex =
  403954:	492e      	ldr	r1, [pc, #184]	; (403a10 <freertos_uart_serial_init+0x288>)
  403956:	69ba      	ldr	r2, [r7, #24]
  403958:	4613      	mov	r3, r2
  40395a:	00db      	lsls	r3, r3, #3
  40395c:	1a9b      	subs	r3, r3, r2
  40395e:	009b      	lsls	r3, r3, #2
  403960:	440b      	add	r3, r1
  403962:	3314      	adds	r3, #20
  403964:	6018      	str	r0, [r3, #0]
					xSemaphoreCreateMutex();
				configASSERT(rx_buffer_definitions[uart_index].rx_access_mutex);
  403966:	492a      	ldr	r1, [pc, #168]	; (403a10 <freertos_uart_serial_init+0x288>)
  403968:	69ba      	ldr	r2, [r7, #24]
  40396a:	4613      	mov	r3, r2
  40396c:	00db      	lsls	r3, r3, #3
  40396e:	1a9b      	subs	r3, r3, r2
  403970:	009b      	lsls	r3, r3, #2
  403972:	440b      	add	r3, r1
  403974:	3314      	adds	r3, #20
  403976:	681b      	ldr	r3, [r3, #0]
  403978:	2b00      	cmp	r3, #0
  40397a:	d103      	bne.n	403984 <freertos_uart_serial_init+0x1fc>
  40397c:	4b25      	ldr	r3, [pc, #148]	; (403a14 <freertos_uart_serial_init+0x28c>)
  40397e:	4798      	blx	r3
  403980:	bf00      	nop
  403982:	e7fd      	b.n	403980 <freertos_uart_serial_init+0x1f8>
			}

			/* Catch the DMA running out of Rx space, and gaps in the
			reception.  These events are both used to signal that there is
			data available in the Rx buffer. */
			uart_enable_interrupt(p_uart, UART_IER_ENDRX | UART_IER_RXRDY);
  403984:	2109      	movs	r1, #9
  403986:	68f8      	ldr	r0, [r7, #12]
  403988:	4b2e      	ldr	r3, [pc, #184]	; (403a44 <freertos_uart_serial_init+0x2bc>)
  40398a:	4798      	blx	r3

			/* The Rx DMA is running all the time, so enable it now. */
			pdc_enable_transfer(
  40398c:	4a1d      	ldr	r2, [pc, #116]	; (403a04 <freertos_uart_serial_init+0x27c>)
  40398e:	69bb      	ldr	r3, [r7, #24]
  403990:	011b      	lsls	r3, r3, #4
  403992:	4413      	add	r3, r2
  403994:	3304      	adds	r3, #4
  403996:	681b      	ldr	r3, [r3, #0]
  403998:	2101      	movs	r1, #1
  40399a:	4618      	mov	r0, r3
  40399c:	4b2a      	ldr	r3, [pc, #168]	; (403a48 <freertos_uart_serial_init+0x2c0>)
  40399e:	4798      	blx	r3
  4039a0:	e009      	b.n	4039b6 <freertos_uart_serial_init+0x22e>
		} else {
			/* next_byte_to_read is used to check to see if this function
			has been called before, so it must be set to something, even if
			it is not going to be used.  The value it is set to is not
			important, provided it is not zero (NULL). */
			rx_buffer_definitions[uart_index].next_byte_to_read = RX_NOT_USED;
  4039a2:	491b      	ldr	r1, [pc, #108]	; (403a10 <freertos_uart_serial_init+0x288>)
  4039a4:	69ba      	ldr	r2, [r7, #24]
  4039a6:	4613      	mov	r3, r2
  4039a8:	00db      	lsls	r3, r3, #3
  4039aa:	1a9b      	subs	r3, r3, r2
  4039ac:	009b      	lsls	r3, r3, #2
  4039ae:	440b      	add	r3, r1
  4039b0:	3318      	adds	r3, #24
  4039b2:	2201      	movs	r2, #1
  4039b4:	601a      	str	r2, [r3, #0]
		}

		/* Configure and enable the UART interrupt in the interrupt controller. */
		configure_interrupt_controller(all_uart_definitions[uart_index].peripheral_irq,
  4039b6:	4a13      	ldr	r2, [pc, #76]	; (403a04 <freertos_uart_serial_init+0x27c>)
  4039b8:	69bb      	ldr	r3, [r7, #24]
  4039ba:	011b      	lsls	r3, r3, #4
  4039bc:	4413      	add	r3, r2
  4039be:	330c      	adds	r3, #12
  4039c0:	f993 2000 	ldrsb.w	r2, [r3]
  4039c4:	687b      	ldr	r3, [r7, #4]
  4039c6:	689b      	ldr	r3, [r3, #8]
  4039c8:	4619      	mov	r1, r3
  4039ca:	4610      	mov	r0, r2
  4039cc:	4b1f      	ldr	r3, [pc, #124]	; (403a4c <freertos_uart_serial_init+0x2c4>)
  4039ce:	4798      	blx	r3
				freertos_driver_parameters->interrupt_priority);

		/* Error interrupts are always enabled. */
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  4039d0:	4a0c      	ldr	r2, [pc, #48]	; (403a04 <freertos_uart_serial_init+0x27c>)
  4039d2:	69bb      	ldr	r3, [r7, #24]
  4039d4:	011b      	lsls	r3, r3, #4
  4039d6:	4413      	add	r3, r2
  4039d8:	681b      	ldr	r3, [r3, #0]
		/* Configure and enable the UART interrupt in the interrupt controller. */
		configure_interrupt_controller(all_uart_definitions[uart_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		/* Error interrupts are always enabled. */
		uart_enable_interrupt(
  4039da:	21e0      	movs	r1, #224	; 0xe0
  4039dc:	4618      	mov	r0, r3
  4039de:	4b19      	ldr	r3, [pc, #100]	; (403a44 <freertos_uart_serial_init+0x2bc>)
  4039e0:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Finally, enable the receiver and transmitter. */
		uart_enable_tx(p_uart);
  4039e2:	68f8      	ldr	r0, [r7, #12]
  4039e4:	4b1a      	ldr	r3, [pc, #104]	; (403a50 <freertos_uart_serial_init+0x2c8>)
  4039e6:	4798      	blx	r3
		uart_enable_rx(p_uart);
  4039e8:	68f8      	ldr	r0, [r7, #12]
  4039ea:	4b1a      	ldr	r3, [pc, #104]	; (403a54 <freertos_uart_serial_init+0x2cc>)
  4039ec:	4798      	blx	r3

		return_value = (freertos_uart_if) p_uart;
  4039ee:	68fb      	ldr	r3, [r7, #12]
  4039f0:	61fb      	str	r3, [r7, #28]
  4039f2:	e001      	b.n	4039f8 <freertos_uart_serial_init+0x270>
	} else {
		return_value = NULL;
  4039f4:	2300      	movs	r3, #0
  4039f6:	61fb      	str	r3, [r7, #28]
	}

	return return_value;
  4039f8:	69fb      	ldr	r3, [r7, #28]
}
  4039fa:	4618      	mov	r0, r3
  4039fc:	3720      	adds	r7, #32
  4039fe:	46bd      	mov	sp, r7
  403a00:	bd80      	pop	{r7, pc}
  403a02:	bf00      	nop
  403a04:	00414054 	.word	0x00414054
  403a08:	004029b9 	.word	0x004029b9
  403a0c:	004029f9 	.word	0x004029f9
  403a10:	20000ae8 	.word	0x20000ae8
  403a14:	00406961 	.word	0x00406961
  403a18:	004061d1 	.word	0x004061d1
  403a1c:	00406201 	.word	0x00406201
  403a20:	004051a1 	.word	0x004051a1
  403a24:	00405c21 	.word	0x00405c21
  403a28:	00406159 	.word	0x00406159
  403a2c:	00406235 	.word	0x00406235
  403a30:	20000b04 	.word	0x20000b04
  403a34:	00402a41 	.word	0x00402a41
  403a38:	00406ec5 	.word	0x00406ec5
  403a3c:	0040513d 	.word	0x0040513d
  403a40:	00406e21 	.word	0x00406e21
  403a44:	00406219 	.word	0x00406219
  403a48:	00405181 	.word	0x00405181
  403a4c:	00402b45 	.word	0x00402b45
  403a50:	004061b9 	.word	0x004061b9
  403a54:	004061e9 	.word	0x004061e9

00403a58 <freertos_uart_write_packet_async>:
 *     operation.
 */
status_code_t freertos_uart_write_packet_async(freertos_uart_if p_uart,
		const uint8_t *data, size_t len, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  403a58:	b590      	push	{r4, r7, lr}
  403a5a:	b08b      	sub	sp, #44	; 0x2c
  403a5c:	af02      	add	r7, sp, #8
  403a5e:	60f8      	str	r0, [r7, #12]
  403a60:	60b9      	str	r1, [r7, #8]
  403a62:	607a      	str	r2, [r7, #4]
  403a64:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE uart_index;
	Uart *uart_base;

	uart_base = (Uart *) p_uart;
  403a66:	68fb      	ldr	r3, [r7, #12]
  403a68:	61bb      	str	r3, [r7, #24]
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  403a6a:	69ba      	ldr	r2, [r7, #24]
  403a6c:	2101      	movs	r1, #1
  403a6e:	4820      	ldr	r0, [pc, #128]	; (403af0 <freertos_uart_write_packet_async+0x98>)
  403a70:	4b20      	ldr	r3, [pc, #128]	; (403af4 <freertos_uart_write_packet_async+0x9c>)
  403a72:	4798      	blx	r3
  403a74:	6178      	str	r0, [r7, #20]
			MAX_UARTS,
			(void *) uart_base);

	/* Don't do anything unless a valid UART pointer was used. */
	if (uart_index < MAX_UARTS) {
  403a76:	697b      	ldr	r3, [r7, #20]
  403a78:	2b00      	cmp	r3, #0
  403a7a:	dc31      	bgt.n	403ae0 <freertos_uart_write_packet_async+0x88>
		return_value = freertos_obtain_peripheral_access_mutex(
  403a7c:	697b      	ldr	r3, [r7, #20]
  403a7e:	00db      	lsls	r3, r3, #3
  403a80:	4a1d      	ldr	r2, [pc, #116]	; (403af8 <freertos_uart_write_packet_async+0xa0>)
  403a82:	4413      	add	r3, r2
  403a84:	463a      	mov	r2, r7
  403a86:	4611      	mov	r1, r2
  403a88:	4618      	mov	r0, r3
  403a8a:	4b1c      	ldr	r3, [pc, #112]	; (403afc <freertos_uart_write_packet_async+0xa4>)
  403a8c:	4798      	blx	r3
  403a8e:	4603      	mov	r3, r0
  403a90:	77fb      	strb	r3, [r7, #31]
				&(tx_dma_control[uart_index]),
				&block_time_ticks);

		if (return_value == STATUS_OK) {
  403a92:	f997 301f 	ldrsb.w	r3, [r7, #31]
  403a96:	2b00      	cmp	r3, #0
  403a98:	d124      	bne.n	403ae4 <freertos_uart_write_packet_async+0x8c>
			freertos_start_pdc_tx(&(tx_dma_control[uart_index]),
  403a9a:	697b      	ldr	r3, [r7, #20]
  403a9c:	00db      	lsls	r3, r3, #3
  403a9e:	4a16      	ldr	r2, [pc, #88]	; (403af8 <freertos_uart_write_packet_async+0xa0>)
  403aa0:	1898      	adds	r0, r3, r2
  403aa2:	4a13      	ldr	r2, [pc, #76]	; (403af0 <freertos_uart_write_packet_async+0x98>)
  403aa4:	697b      	ldr	r3, [r7, #20]
  403aa6:	011b      	lsls	r3, r3, #4
  403aa8:	4413      	add	r3, r2
  403aaa:	3304      	adds	r3, #4
  403aac:	681a      	ldr	r2, [r3, #0]
  403aae:	2301      	movs	r3, #1
  403ab0:	9301      	str	r3, [sp, #4]
  403ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403ab4:	9300      	str	r3, [sp, #0]
  403ab6:	4613      	mov	r3, r2
  403ab8:	687a      	ldr	r2, [r7, #4]
  403aba:	68b9      	ldr	r1, [r7, #8]
  403abc:	4c10      	ldr	r4, [pc, #64]	; (403b00 <freertos_uart_write_packet_async+0xa8>)
  403abe:	47a0      	blx	r4
			/* Catch the end of transmission so the access mutex can be
			returned, and the task notified (if it supplied a notification
			semaphore).  The interrupt can be enabled here because the ENDTX
			signal from the PDC to the UART will have been de-asserted when
			the next transfer was configured. */
			uart_enable_interrupt(uart_base, UART_IER_ENDTX);
  403ac0:	2110      	movs	r1, #16
  403ac2:	69b8      	ldr	r0, [r7, #24]
  403ac4:	4b0f      	ldr	r3, [pc, #60]	; (403b04 <freertos_uart_write_packet_async+0xac>)
  403ac6:	4798      	blx	r3

			return_value = freertos_optionally_wait_transfer_completion(
  403ac8:	697b      	ldr	r3, [r7, #20]
  403aca:	00db      	lsls	r3, r3, #3
  403acc:	4a0a      	ldr	r2, [pc, #40]	; (403af8 <freertos_uart_write_packet_async+0xa0>)
  403ace:	4413      	add	r3, r2
  403ad0:	683a      	ldr	r2, [r7, #0]
  403ad2:	6b39      	ldr	r1, [r7, #48]	; 0x30
  403ad4:	4618      	mov	r0, r3
  403ad6:	4b0c      	ldr	r3, [pc, #48]	; (403b08 <freertos_uart_write_packet_async+0xb0>)
  403ad8:	4798      	blx	r3
  403ada:	4603      	mov	r3, r0
  403adc:	77fb      	strb	r3, [r7, #31]
  403ade:	e001      	b.n	403ae4 <freertos_uart_write_packet_async+0x8c>
					&(tx_dma_control[uart_index]),
					notification_semaphore,
					block_time_ticks);
		}
	} else {
		return_value = ERR_INVALID_ARG;
  403ae0:	23f8      	movs	r3, #248	; 0xf8
  403ae2:	77fb      	strb	r3, [r7, #31]
	}

	return return_value;
  403ae4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
  403ae8:	4618      	mov	r0, r3
  403aea:	3724      	adds	r7, #36	; 0x24
  403aec:	46bd      	mov	sp, r7
  403aee:	bd90      	pop	{r4, r7, pc}
  403af0:	00414054 	.word	0x00414054
  403af4:	004029b9 	.word	0x004029b9
  403af8:	20000b04 	.word	0x20000b04
  403afc:	00402c79 	.word	0x00402c79
  403b00:	00402ce5 	.word	0x00402ce5
  403b04:	00406219 	.word	0x00406219
  403b08:	00402d85 	.word	0x00402d85

00403b0c <freertos_uart_serial_read_packet>:
 * \return     The number of bytes that were copied into data.  This will be
 *     less than the requested number of bytes if a time out occurred.
 */
uint32_t freertos_uart_serial_read_packet(freertos_uart_if p_uart,
		uint8_t *data, uint32_t len, portTickType block_time_ticks)
{
  403b0c:	b590      	push	{r4, r7, lr}
  403b0e:	b08b      	sub	sp, #44	; 0x2c
  403b10:	af00      	add	r7, sp, #0
  403b12:	60f8      	str	r0, [r7, #12]
  403b14:	60b9      	str	r1, [r7, #8]
  403b16:	607a      	str	r2, [r7, #4]
  403b18:	603b      	str	r3, [r7, #0]
	portBASE_TYPE uart_index, attempt_read;
	Uart *uart_base;
	xTimeOutType time_out_definition;
	uint32_t bytes_read = 0;
  403b1a:	2300      	movs	r3, #0
  403b1c:	623b      	str	r3, [r7, #32]

	uart_base = (Uart *) p_uart;
  403b1e:	68fb      	ldr	r3, [r7, #12]
  403b20:	61fb      	str	r3, [r7, #28]
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  403b22:	69fa      	ldr	r2, [r7, #28]
  403b24:	2101      	movs	r1, #1
  403b26:	4875      	ldr	r0, [pc, #468]	; (403cfc <freertos_uart_serial_read_packet+0x1f0>)
  403b28:	4b75      	ldr	r3, [pc, #468]	; (403d00 <freertos_uart_serial_read_packet+0x1f4>)
  403b2a:	4798      	blx	r3
  403b2c:	61b8      	str	r0, [r7, #24]
			MAX_UARTS,
			(void *) uart_base);

	/* It is possible to initialise the peripheral to only use Tx and not Rx.
	Check that Rx has been initialised. */
	configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read);
  403b2e:	4975      	ldr	r1, [pc, #468]	; (403d04 <freertos_uart_serial_read_packet+0x1f8>)
  403b30:	69ba      	ldr	r2, [r7, #24]
  403b32:	4613      	mov	r3, r2
  403b34:	00db      	lsls	r3, r3, #3
  403b36:	1a9b      	subs	r3, r3, r2
  403b38:	009b      	lsls	r3, r3, #2
  403b3a:	440b      	add	r3, r1
  403b3c:	3318      	adds	r3, #24
  403b3e:	681b      	ldr	r3, [r3, #0]
  403b40:	2b00      	cmp	r3, #0
  403b42:	d103      	bne.n	403b4c <freertos_uart_serial_read_packet+0x40>
  403b44:	4b70      	ldr	r3, [pc, #448]	; (403d08 <freertos_uart_serial_read_packet+0x1fc>)
  403b46:	4798      	blx	r3
  403b48:	bf00      	nop
  403b4a:	e7fd      	b.n	403b48 <freertos_uart_serial_read_packet+0x3c>
	configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read !=
  403b4c:	496d      	ldr	r1, [pc, #436]	; (403d04 <freertos_uart_serial_read_packet+0x1f8>)
  403b4e:	69ba      	ldr	r2, [r7, #24]
  403b50:	4613      	mov	r3, r2
  403b52:	00db      	lsls	r3, r3, #3
  403b54:	1a9b      	subs	r3, r3, r2
  403b56:	009b      	lsls	r3, r3, #2
  403b58:	440b      	add	r3, r1
  403b5a:	3318      	adds	r3, #24
  403b5c:	681b      	ldr	r3, [r3, #0]
  403b5e:	2b01      	cmp	r3, #1
  403b60:	d103      	bne.n	403b6a <freertos_uart_serial_read_packet+0x5e>
  403b62:	4b69      	ldr	r3, [pc, #420]	; (403d08 <freertos_uart_serial_read_packet+0x1fc>)
  403b64:	4798      	blx	r3
  403b66:	bf00      	nop
  403b68:	e7fd      	b.n	403b66 <freertos_uart_serial_read_packet+0x5a>
			RX_NOT_USED);

	/* Only do anything if the UART is valid. */
	if (uart_index < MAX_UARTS) {
  403b6a:	69bb      	ldr	r3, [r7, #24]
  403b6c:	2b00      	cmp	r3, #0
  403b6e:	f300 80bf 	bgt.w	403cf0 <freertos_uart_serial_read_packet+0x1e4>
		/* Must not request more bytes than will fit in the buffer. */
		if (len <=
				(rx_buffer_definitions[uart_index].past_rx_buffer_end_address
  403b72:	4964      	ldr	r1, [pc, #400]	; (403d04 <freertos_uart_serial_read_packet+0x1f8>)
  403b74:	69ba      	ldr	r2, [r7, #24]
  403b76:	4613      	mov	r3, r2
  403b78:	00db      	lsls	r3, r3, #3
  403b7a:	1a9b      	subs	r3, r3, r2
  403b7c:	009b      	lsls	r3, r3, #2
  403b7e:	440b      	add	r3, r1
  403b80:	3304      	adds	r3, #4
  403b82:	6819      	ldr	r1, [r3, #0]
				- rx_buffer_definitions[uart_index].rx_buffer_start_address)) {
  403b84:	485f      	ldr	r0, [pc, #380]	; (403d04 <freertos_uart_serial_read_packet+0x1f8>)
  403b86:	69ba      	ldr	r2, [r7, #24]
  403b88:	4613      	mov	r3, r2
  403b8a:	00db      	lsls	r3, r3, #3
  403b8c:	1a9b      	subs	r3, r3, r2
  403b8e:	009b      	lsls	r3, r3, #2
  403b90:	4403      	add	r3, r0
  403b92:	681b      	ldr	r3, [r3, #0]
  403b94:	1aca      	subs	r2, r1, r3
			RX_NOT_USED);

	/* Only do anything if the UART is valid. */
	if (uart_index < MAX_UARTS) {
		/* Must not request more bytes than will fit in the buffer. */
		if (len <=
  403b96:	687b      	ldr	r3, [r7, #4]
  403b98:	429a      	cmp	r2, r3
  403b9a:	f0c0 80a9 	bcc.w	403cf0 <freertos_uart_serial_read_packet+0x1e4>
				(rx_buffer_definitions[uart_index].past_rx_buffer_end_address
				- rx_buffer_definitions[uart_index].rx_buffer_start_address)) {
			/* Remember the time on entry. */
			vTaskSetTimeOutState(&time_out_definition);
  403b9e:	f107 0310 	add.w	r3, r7, #16
  403ba2:	4618      	mov	r0, r3
  403ba4:	4b59      	ldr	r3, [pc, #356]	; (403d0c <freertos_uart_serial_read_packet+0x200>)
  403ba6:	4798      	blx	r3

			/* If an Rx mutex is in use, attempt to obtain it. */
			if (rx_buffer_definitions[uart_index].rx_access_mutex != NULL) {
  403ba8:	4956      	ldr	r1, [pc, #344]	; (403d04 <freertos_uart_serial_read_packet+0x1f8>)
  403baa:	69ba      	ldr	r2, [r7, #24]
  403bac:	4613      	mov	r3, r2
  403bae:	00db      	lsls	r3, r3, #3
  403bb0:	1a9b      	subs	r3, r3, r2
  403bb2:	009b      	lsls	r3, r3, #2
  403bb4:	440b      	add	r3, r1
  403bb6:	3314      	adds	r3, #20
  403bb8:	681b      	ldr	r3, [r3, #0]
  403bba:	2b00      	cmp	r3, #0
  403bbc:	d02c      	beq.n	403c18 <freertos_uart_serial_read_packet+0x10c>
				/* Attempt to obtain the mutex. */
				attempt_read = xSemaphoreTake(
  403bbe:	4951      	ldr	r1, [pc, #324]	; (403d04 <freertos_uart_serial_read_packet+0x1f8>)
  403bc0:	69ba      	ldr	r2, [r7, #24]
  403bc2:	4613      	mov	r3, r2
  403bc4:	00db      	lsls	r3, r3, #3
  403bc6:	1a9b      	subs	r3, r3, r2
  403bc8:	009b      	lsls	r3, r3, #2
  403bca:	440b      	add	r3, r1
  403bcc:	3314      	adds	r3, #20
  403bce:	6818      	ldr	r0, [r3, #0]
  403bd0:	683a      	ldr	r2, [r7, #0]
  403bd2:	2300      	movs	r3, #0
  403bd4:	2100      	movs	r1, #0
  403bd6:	4c4e      	ldr	r4, [pc, #312]	; (403d10 <freertos_uart_serial_read_packet+0x204>)
  403bd8:	47a0      	blx	r4
  403bda:	6278      	str	r0, [r7, #36]	; 0x24
						rx_buffer_definitions[uart_index].rx_access_mutex,
						block_time_ticks);

				if (attempt_read == pdTRUE) {
  403bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403bde:	2b01      	cmp	r3, #1
  403be0:	d11c      	bne.n	403c1c <freertos_uart_serial_read_packet+0x110>
					/* The semaphore was obtained, adjust the block_time_ticks to take
					into account the time taken to obtain the semaphore. */
					if (xTaskCheckForTimeOut(&time_out_definition,
  403be2:	463a      	mov	r2, r7
  403be4:	f107 0310 	add.w	r3, r7, #16
  403be8:	4611      	mov	r1, r2
  403bea:	4618      	mov	r0, r3
  403bec:	4b49      	ldr	r3, [pc, #292]	; (403d14 <freertos_uart_serial_read_packet+0x208>)
  403bee:	4798      	blx	r3
  403bf0:	4603      	mov	r3, r0
  403bf2:	2b01      	cmp	r3, #1
  403bf4:	d112      	bne.n	403c1c <freertos_uart_serial_read_packet+0x110>
							&block_time_ticks) == pdTRUE) {
						attempt_read = pdFALSE;
  403bf6:	2300      	movs	r3, #0
  403bf8:	627b      	str	r3, [r7, #36]	; 0x24

						/* The port is not going to be used, so return the
						mutex now. */
						xSemaphoreGive(rx_buffer_definitions[uart_index].rx_access_mutex);
  403bfa:	4942      	ldr	r1, [pc, #264]	; (403d04 <freertos_uart_serial_read_packet+0x1f8>)
  403bfc:	69ba      	ldr	r2, [r7, #24]
  403bfe:	4613      	mov	r3, r2
  403c00:	00db      	lsls	r3, r3, #3
  403c02:	1a9b      	subs	r3, r3, r2
  403c04:	009b      	lsls	r3, r3, #2
  403c06:	440b      	add	r3, r1
  403c08:	3314      	adds	r3, #20
  403c0a:	6818      	ldr	r0, [r3, #0]
  403c0c:	2300      	movs	r3, #0
  403c0e:	2200      	movs	r2, #0
  403c10:	2100      	movs	r1, #0
  403c12:	4c41      	ldr	r4, [pc, #260]	; (403d18 <freertos_uart_serial_read_packet+0x20c>)
  403c14:	47a0      	blx	r4
  403c16:	e001      	b.n	403c1c <freertos_uart_serial_read_packet+0x110>
					}
				}
			} else {
				attempt_read = pdTRUE;
  403c18:	2301      	movs	r3, #1
  403c1a:	627b      	str	r3, [r7, #36]	; 0x24
			}

			if (attempt_read == pdTRUE) {
  403c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403c1e:	2b01      	cmp	r3, #1
  403c20:	d166      	bne.n	403cf0 <freertos_uart_serial_read_packet+0x1e4>
				do {
					/* Wait until data is available. */
					xSemaphoreTake(rx_buffer_definitions[uart_index].rx_event_semaphore,
  403c22:	4938      	ldr	r1, [pc, #224]	; (403d04 <freertos_uart_serial_read_packet+0x1f8>)
  403c24:	69ba      	ldr	r2, [r7, #24]
  403c26:	4613      	mov	r3, r2
  403c28:	00db      	lsls	r3, r3, #3
  403c2a:	1a9b      	subs	r3, r3, r2
  403c2c:	009b      	lsls	r3, r3, #2
  403c2e:	440b      	add	r3, r1
  403c30:	3310      	adds	r3, #16
  403c32:	6818      	ldr	r0, [r3, #0]
  403c34:	683a      	ldr	r2, [r7, #0]
  403c36:	2300      	movs	r3, #0
  403c38:	2100      	movs	r1, #0
  403c3a:	4c35      	ldr	r4, [pc, #212]	; (403d10 <freertos_uart_serial_read_packet+0x204>)
  403c3c:	47a0      	blx	r4
							block_time_ticks);

					/* Copy as much data as is available, up to however much
					a maximum of the total number of requested bytes. */
					bytes_read += freertos_copy_bytes_from_pdc_circular_buffer(
  403c3e:	69ba      	ldr	r2, [r7, #24]
  403c40:	4613      	mov	r3, r2
  403c42:	00db      	lsls	r3, r3, #3
  403c44:	1a9b      	subs	r3, r3, r2
  403c46:	009b      	lsls	r3, r3, #2
  403c48:	4a2e      	ldr	r2, [pc, #184]	; (403d04 <freertos_uart_serial_read_packet+0x1f8>)
  403c4a:	1898      	adds	r0, r3, r2
							&(rx_buffer_definitions[uart_index]),
							all_uart_definitions[uart_index].pdc_base_address->PERIPH_RPR,
  403c4c:	4a2b      	ldr	r2, [pc, #172]	; (403cfc <freertos_uart_serial_read_packet+0x1f0>)
  403c4e:	69bb      	ldr	r3, [r7, #24]
  403c50:	011b      	lsls	r3, r3, #4
  403c52:	4413      	add	r3, r2
  403c54:	3304      	adds	r3, #4
  403c56:	681b      	ldr	r3, [r3, #0]
					xSemaphoreTake(rx_buffer_definitions[uart_index].rx_event_semaphore,
							block_time_ticks);

					/* Copy as much data as is available, up to however much
					a maximum of the total number of requested bytes. */
					bytes_read += freertos_copy_bytes_from_pdc_circular_buffer(
  403c58:	6819      	ldr	r1, [r3, #0]
  403c5a:	68ba      	ldr	r2, [r7, #8]
  403c5c:	6a3b      	ldr	r3, [r7, #32]
  403c5e:	18d4      	adds	r4, r2, r3
  403c60:	687a      	ldr	r2, [r7, #4]
  403c62:	6a3b      	ldr	r3, [r7, #32]
  403c64:	1ad3      	subs	r3, r2, r3
  403c66:	4622      	mov	r2, r4
  403c68:	4c2c      	ldr	r4, [pc, #176]	; (403d1c <freertos_uart_serial_read_packet+0x210>)
  403c6a:	47a0      	blx	r4
  403c6c:	4602      	mov	r2, r0
  403c6e:	6a3b      	ldr	r3, [r7, #32]
  403c70:	4413      	add	r3, r2
  403c72:	623b      	str	r3, [r7, #32]

					/* The Rx DMA will have stopped if the Rx buffer had become
					full before this read operation.  If bytes were removed by
					this read then there is guaranteed to be space in the Rx
					buffer and the Rx DMA can be restarted. */
					if (bytes_read > 0) {
  403c74:	6a3b      	ldr	r3, [r7, #32]
  403c76:	2b00      	cmp	r3, #0
  403c78:	d013      	beq.n	403ca2 <freertos_uart_serial_read_packet+0x196>
						taskENTER_CRITICAL();
  403c7a:	4b29      	ldr	r3, [pc, #164]	; (403d20 <freertos_uart_serial_read_packet+0x214>)
  403c7c:	4798      	blx	r3
						{
							if(rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size == 0UL) {
  403c7e:	4921      	ldr	r1, [pc, #132]	; (403d04 <freertos_uart_serial_read_packet+0x1f8>)
  403c80:	69ba      	ldr	r2, [r7, #24]
  403c82:	4613      	mov	r3, r2
  403c84:	00db      	lsls	r3, r3, #3
  403c86:	1a9b      	subs	r3, r3, r2
  403c88:	009b      	lsls	r3, r3, #2
  403c8a:	440b      	add	r3, r1
  403c8c:	330c      	adds	r3, #12
  403c8e:	681b      	ldr	r3, [r3, #0]
  403c90:	2b00      	cmp	r3, #0
  403c92:	d104      	bne.n	403c9e <freertos_uart_serial_read_packet+0x192>
								configure_rx_dma(uart_index, data_removed);
  403c94:	69bb      	ldr	r3, [r7, #24]
  403c96:	2101      	movs	r1, #1
  403c98:	4618      	mov	r0, r3
  403c9a:	4b22      	ldr	r3, [pc, #136]	; (403d24 <freertos_uart_serial_read_packet+0x218>)
  403c9c:	4798      	blx	r3
							}
						}
						taskEXIT_CRITICAL();
  403c9e:	4b22      	ldr	r3, [pc, #136]	; (403d28 <freertos_uart_serial_read_packet+0x21c>)
  403ca0:	4798      	blx	r3

				  /* Until all the requested bytes are received, or the function
				  runs out of time. */
				} while ((bytes_read < len) && (xTaskCheckForTimeOut(
						&time_out_definition,
						&block_time_ticks) == pdFALSE));
  403ca2:	6a3a      	ldr	r2, [r7, #32]
  403ca4:	687b      	ldr	r3, [r7, #4]
  403ca6:	429a      	cmp	r2, r3
  403ca8:	d209      	bcs.n	403cbe <freertos_uart_serial_read_packet+0x1b2>
						taskEXIT_CRITICAL();
					}

				  /* Until all the requested bytes are received, or the function
				  runs out of time. */
				} while ((bytes_read < len) && (xTaskCheckForTimeOut(
  403caa:	463a      	mov	r2, r7
  403cac:	f107 0310 	add.w	r3, r7, #16
  403cb0:	4611      	mov	r1, r2
  403cb2:	4618      	mov	r0, r3
  403cb4:	4b17      	ldr	r3, [pc, #92]	; (403d14 <freertos_uart_serial_read_packet+0x208>)
  403cb6:	4798      	blx	r3
  403cb8:	4603      	mov	r3, r0
  403cba:	2b00      	cmp	r3, #0
  403cbc:	d0b1      	beq.n	403c22 <freertos_uart_serial_read_packet+0x116>
						&time_out_definition,
						&block_time_ticks) == pdFALSE));

				if (rx_buffer_definitions[uart_index].rx_access_mutex != NULL) {
  403cbe:	4911      	ldr	r1, [pc, #68]	; (403d04 <freertos_uart_serial_read_packet+0x1f8>)
  403cc0:	69ba      	ldr	r2, [r7, #24]
  403cc2:	4613      	mov	r3, r2
  403cc4:	00db      	lsls	r3, r3, #3
  403cc6:	1a9b      	subs	r3, r3, r2
  403cc8:	009b      	lsls	r3, r3, #2
  403cca:	440b      	add	r3, r1
  403ccc:	3314      	adds	r3, #20
  403cce:	681b      	ldr	r3, [r3, #0]
  403cd0:	2b00      	cmp	r3, #0
  403cd2:	d00d      	beq.n	403cf0 <freertos_uart_serial_read_packet+0x1e4>
					/* Return the mutex. */
					xSemaphoreGive(rx_buffer_definitions[uart_index].rx_access_mutex);
  403cd4:	490b      	ldr	r1, [pc, #44]	; (403d04 <freertos_uart_serial_read_packet+0x1f8>)
  403cd6:	69ba      	ldr	r2, [r7, #24]
  403cd8:	4613      	mov	r3, r2
  403cda:	00db      	lsls	r3, r3, #3
  403cdc:	1a9b      	subs	r3, r3, r2
  403cde:	009b      	lsls	r3, r3, #2
  403ce0:	440b      	add	r3, r1
  403ce2:	3314      	adds	r3, #20
  403ce4:	6818      	ldr	r0, [r3, #0]
  403ce6:	2300      	movs	r3, #0
  403ce8:	2200      	movs	r2, #0
  403cea:	2100      	movs	r1, #0
  403cec:	4c0a      	ldr	r4, [pc, #40]	; (403d18 <freertos_uart_serial_read_packet+0x20c>)
  403cee:	47a0      	blx	r4
				}
			}
		}
	}

	return bytes_read;
  403cf0:	6a3b      	ldr	r3, [r7, #32]
}
  403cf2:	4618      	mov	r0, r3
  403cf4:	372c      	adds	r7, #44	; 0x2c
  403cf6:	46bd      	mov	sp, r7
  403cf8:	bd90      	pop	{r4, r7, pc}
  403cfa:	bf00      	nop
  403cfc:	00414054 	.word	0x00414054
  403d00:	004029b9 	.word	0x004029b9
  403d04:	20000ae8 	.word	0x20000ae8
  403d08:	00406961 	.word	0x00406961
  403d0c:	00407fd5 	.word	0x00407fd5
  403d10:	0040712d 	.word	0x0040712d
  403d14:	00408011 	.word	0x00408011
  403d18:	00406f09 	.word	0x00406f09
  403d1c:	00402ba5 	.word	0x00402ba5
  403d20:	00406919 	.word	0x00406919
  403d24:	00403d2d 	.word	0x00403d2d
  403d28:	00406939 	.word	0x00406939

00403d2c <configure_rx_dma>:
 * For internal use only.
 * Configures the Rx DMA to receive data into free space within the Rx buffer.
 */
static void configure_rx_dma(uint32_t uart_index,
		enum buffer_operations operation_performed)
{
  403d2c:	b580      	push	{r7, lr}
  403d2e:	b084      	sub	sp, #16
  403d30:	af00      	add	r7, sp, #0
  403d32:	6078      	str	r0, [r7, #4]
  403d34:	460b      	mov	r3, r1
  403d36:	70fb      	strb	r3, [r7, #3]
	freertos_pdc_rx_control_t *rx_buffer_definition;

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  403d38:	687a      	ldr	r2, [r7, #4]
  403d3a:	4613      	mov	r3, r2
  403d3c:	00db      	lsls	r3, r3, #3
  403d3e:	1a9b      	subs	r3, r3, r2
  403d40:	009b      	lsls	r3, r3, #2
  403d42:	4a37      	ldr	r2, [pc, #220]	; (403e20 <configure_rx_dma+0xf4>)
  403d44:	4413      	add	r3, r2
  403d46:	60fb      	str	r3, [r7, #12]

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  403d48:	68fb      	ldr	r3, [r7, #12]
  403d4a:	699b      	ldr	r3, [r3, #24]
  403d4c:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  403d4e:	68fb      	ldr	r3, [r7, #12]
  403d50:	689b      	ldr	r3, [r3, #8]
	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  403d52:	429a      	cmp	r2, r3
  403d54:	d10e      	bne.n	403d74 <configure_rx_dma+0x48>
		/* The read pointer and the write pointer are equal.  If this function
		was called because data was added to the buffer, then there is no free
		space in the buffer remaining.  If this function was called because data
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
  403d56:	78fb      	ldrb	r3, [r7, #3]
  403d58:	2b00      	cmp	r3, #0
  403d5a:	d103      	bne.n	403d64 <configure_rx_dma+0x38>
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
  403d5c:	68fb      	ldr	r3, [r7, #12]
  403d5e:	2200      	movs	r2, #0
  403d60:	60da      	str	r2, [r3, #12]
  403d62:	e01e      	b.n	403da2 <configure_rx_dma+0x76>
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  403d64:	68fb      	ldr	r3, [r7, #12]
  403d66:	685a      	ldr	r2, [r3, #4]
  403d68:	68fb      	ldr	r3, [r7, #12]
  403d6a:	689b      	ldr	r3, [r3, #8]
  403d6c:	1ad2      	subs	r2, r2, r3
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
  403d6e:	68fb      	ldr	r3, [r7, #12]
  403d70:	60da      	str	r2, [r3, #12]
  403d72:	e016      	b.n	403da2 <configure_rx_dma+0x76>
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  403d74:	68fb      	ldr	r3, [r7, #12]
  403d76:	699b      	ldr	r3, [r3, #24]
  403d78:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  403d7a:	68fb      	ldr	r3, [r7, #12]
  403d7c:	689b      	ldr	r3, [r3, #8]
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  403d7e:	429a      	cmp	r2, r3
  403d80:	d908      	bls.n	403d94 <configure_rx_dma+0x68>
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  403d82:	68fb      	ldr	r3, [r7, #12]
  403d84:	699b      	ldr	r3, [r3, #24]
  403d86:	461a      	mov	r2, r3
  403d88:	68fb      	ldr	r3, [r7, #12]
  403d8a:	689b      	ldr	r3, [r3, #8]
  403d8c:	1ad2      	subs	r2, r2, r3
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  403d8e:	68fb      	ldr	r3, [r7, #12]
  403d90:	60da      	str	r2, [r3, #12]
  403d92:	e006      	b.n	403da2 <configure_rx_dma+0x76>
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  403d94:	68fb      	ldr	r3, [r7, #12]
  403d96:	685a      	ldr	r2, [r3, #4]
  403d98:	68fb      	ldr	r3, [r7, #12]
  403d9a:	689b      	ldr	r3, [r3, #8]
  403d9c:	1ad2      	subs	r2, r2, r3
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  403d9e:	68fb      	ldr	r3, [r7, #12]
  403da0:	60da      	str	r2, [r3, #12]
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	}

	configASSERT((rx_buffer_definition->rx_pdc_parameters.ul_addr+
  403da2:	68fb      	ldr	r3, [r7, #12]
  403da4:	689a      	ldr	r2, [r3, #8]
  403da6:	68fb      	ldr	r3, [r7, #12]
  403da8:	68db      	ldr	r3, [r3, #12]
  403daa:	441a      	add	r2, r3
  403dac:	68fb      	ldr	r3, [r7, #12]
  403dae:	685b      	ldr	r3, [r3, #4]
  403db0:	429a      	cmp	r2, r3
  403db2:	d903      	bls.n	403dbc <configure_rx_dma+0x90>
  403db4:	4b1b      	ldr	r3, [pc, #108]	; (403e24 <configure_rx_dma+0xf8>)
  403db6:	4798      	blx	r3
  403db8:	bf00      	nop
  403dba:	e7fd      	b.n	403db8 <configure_rx_dma+0x8c>
			rx_buffer_definition->rx_pdc_parameters.ul_size) <=
			rx_buffer_definition->past_rx_buffer_end_address);

	if (rx_buffer_definition->rx_pdc_parameters.ul_size > 0) {
  403dbc:	68fb      	ldr	r3, [r7, #12]
  403dbe:	68db      	ldr	r3, [r3, #12]
  403dc0:	2b00      	cmp	r3, #0
  403dc2:	d01f      	beq.n	403e04 <configure_rx_dma+0xd8>
		/* Restart the DMA to receive into whichever space was calculated
		as remaining.  First clear any characters that might already be in the
		registers. */
		pdc_rx_init(
  403dc4:	4a18      	ldr	r2, [pc, #96]	; (403e28 <configure_rx_dma+0xfc>)
  403dc6:	687b      	ldr	r3, [r7, #4]
  403dc8:	011b      	lsls	r3, r3, #4
  403dca:	4413      	add	r3, r2
  403dcc:	3304      	adds	r3, #4
  403dce:	6818      	ldr	r0, [r3, #0]
  403dd0:	68fb      	ldr	r3, [r7, #12]
  403dd2:	3308      	adds	r3, #8
  403dd4:	2200      	movs	r2, #0
  403dd6:	4619      	mov	r1, r3
  403dd8:	4b14      	ldr	r3, [pc, #80]	; (403e2c <configure_rx_dma+0x100>)
  403dda:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
  403ddc:	4a12      	ldr	r2, [pc, #72]	; (403e28 <configure_rx_dma+0xfc>)
  403dde:	687b      	ldr	r3, [r7, #4]
  403de0:	011b      	lsls	r3, r3, #4
  403de2:	4413      	add	r3, r2
  403de4:	3304      	adds	r3, #4
  403de6:	681b      	ldr	r3, [r3, #0]
  403de8:	2101      	movs	r1, #1
  403dea:	4618      	mov	r0, r3
  403dec:	4b10      	ldr	r3, [pc, #64]	; (403e30 <configure_rx_dma+0x104>)
  403dee:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  403df0:	4a0d      	ldr	r2, [pc, #52]	; (403e28 <configure_rx_dma+0xfc>)
  403df2:	687b      	ldr	r3, [r7, #4]
  403df4:	011b      	lsls	r3, r3, #4
  403df6:	4413      	add	r3, r2
  403df8:	681b      	ldr	r3, [r3, #0]
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
  403dfa:	2109      	movs	r1, #9
  403dfc:	4618      	mov	r0, r3
  403dfe:	4b0d      	ldr	r3, [pc, #52]	; (403e34 <configure_rx_dma+0x108>)
  403e00:	4798      	blx	r3
		space. */
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDRX | UART_IDR_RXRDY);
	}
}
  403e02:	e008      	b.n	403e16 <configure_rx_dma+0xea>
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  403e04:	4a08      	ldr	r2, [pc, #32]	; (403e28 <configure_rx_dma+0xfc>)
  403e06:	687b      	ldr	r3, [r7, #4]
  403e08:	011b      	lsls	r3, r3, #4
  403e0a:	4413      	add	r3, r2
  403e0c:	681b      	ldr	r3, [r3, #0]
				UART_IER_ENDRX | UART_IER_RXRDY);
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
  403e0e:	2109      	movs	r1, #9
  403e10:	4618      	mov	r0, r3
  403e12:	4b09      	ldr	r3, [pc, #36]	; (403e38 <configure_rx_dma+0x10c>)
  403e14:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDRX | UART_IDR_RXRDY);
	}
}
  403e16:	bf00      	nop
  403e18:	3710      	adds	r7, #16
  403e1a:	46bd      	mov	sp, r7
  403e1c:	bd80      	pop	{r7, pc}
  403e1e:	bf00      	nop
  403e20:	20000ae8 	.word	0x20000ae8
  403e24:	00406961 	.word	0x00406961
  403e28:	00414054 	.word	0x00414054
  403e2c:	0040513d 	.word	0x0040513d
  403e30:	00405181 	.word	0x00405181
  403e34:	00406219 	.word	0x00406219
  403e38:	00406235 	.word	0x00406235

00403e3c <local_uart_handler>:
/*
 * For internal use only.
 * A common UART interrupt handler that is called for all UART peripherals.
 */
static void local_uart_handler(const portBASE_TYPE uart_index)
{
  403e3c:	b590      	push	{r4, r7, lr}
  403e3e:	b087      	sub	sp, #28
  403e40:	af00      	add	r7, sp, #0
  403e42:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  403e44:	2300      	movs	r3, #0
  403e46:	60fb      	str	r3, [r7, #12]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
  403e48:	4a5d      	ldr	r2, [pc, #372]	; (403fc0 <local_uart_handler+0x184>)
  403e4a:	687b      	ldr	r3, [r7, #4]
  403e4c:	011b      	lsls	r3, r3, #4
  403e4e:	4413      	add	r3, r2
  403e50:	681b      	ldr	r3, [r3, #0]
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
  403e52:	4618      	mov	r0, r3
  403e54:	4b5b      	ldr	r3, [pc, #364]	; (403fc4 <local_uart_handler+0x188>)
  403e56:	4798      	blx	r3
  403e58:	6178      	str	r0, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
			all_uart_definitions[uart_index].peripheral_base_address);
  403e5a:	4a59      	ldr	r2, [pc, #356]	; (403fc0 <local_uart_handler+0x184>)
  403e5c:	687b      	ldr	r3, [r7, #4]
  403e5e:	011b      	lsls	r3, r3, #4
  403e60:	4413      	add	r3, r2
  403e62:	681b      	ldr	r3, [r3, #0]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
  403e64:	4618      	mov	r0, r3
  403e66:	4b58      	ldr	r3, [pc, #352]	; (403fc8 <local_uart_handler+0x18c>)
  403e68:	4798      	blx	r3
  403e6a:	4602      	mov	r2, r0
  403e6c:	697b      	ldr	r3, [r7, #20]
  403e6e:	4013      	ands	r3, r2
  403e70:	617b      	str	r3, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  403e72:	687a      	ldr	r2, [r7, #4]
  403e74:	4613      	mov	r3, r2
  403e76:	00db      	lsls	r3, r3, #3
  403e78:	1a9b      	subs	r3, r3, r2
  403e7a:	009b      	lsls	r3, r3, #2
  403e7c:	4a53      	ldr	r2, [pc, #332]	; (403fcc <local_uart_handler+0x190>)
  403e7e:	4413      	add	r3, r2
  403e80:	613b      	str	r3, [r7, #16]

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
  403e82:	697b      	ldr	r3, [r7, #20]
  403e84:	f003 0310 	and.w	r3, r3, #16
  403e88:	2b00      	cmp	r3, #0
  403e8a:	d02a      	beq.n	403ee2 <local_uart_handler+0xa6>
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  403e8c:	4a4c      	ldr	r2, [pc, #304]	; (403fc0 <local_uart_handler+0x184>)
  403e8e:	687b      	ldr	r3, [r7, #4]
  403e90:	011b      	lsls	r3, r3, #4
  403e92:	4413      	add	r3, r2
  403e94:	681b      	ldr	r3, [r3, #0]

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
		uart_disable_interrupt(
  403e96:	2110      	movs	r1, #16
  403e98:	4618      	mov	r0, r3
  403e9a:	4b4d      	ldr	r3, [pc, #308]	; (403fd0 <local_uart_handler+0x194>)
  403e9c:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDTX);

		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  403e9e:	4a4d      	ldr	r2, [pc, #308]	; (403fd4 <local_uart_handler+0x198>)
  403ea0:	687b      	ldr	r3, [r7, #4]
  403ea2:	00db      	lsls	r3, r3, #3
  403ea4:	4413      	add	r3, r2
  403ea6:	685b      	ldr	r3, [r3, #4]
  403ea8:	2b00      	cmp	r3, #0
  403eaa:	d00a      	beq.n	403ec2 <local_uart_handler+0x86>
			xSemaphoreGiveFromISR(
  403eac:	4a49      	ldr	r2, [pc, #292]	; (403fd4 <local_uart_handler+0x198>)
  403eae:	687b      	ldr	r3, [r7, #4]
  403eb0:	00db      	lsls	r3, r3, #3
  403eb2:	4413      	add	r3, r2
  403eb4:	6858      	ldr	r0, [r3, #4]
  403eb6:	f107 020c 	add.w	r2, r7, #12
  403eba:	2300      	movs	r3, #0
  403ebc:	2100      	movs	r1, #0
  403ebe:	4c46      	ldr	r4, [pc, #280]	; (403fd8 <local_uart_handler+0x19c>)
  403ec0:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (tx_dma_control[uart_index].transaction_complete_notification_semaphore != NULL) {
  403ec2:	4a44      	ldr	r2, [pc, #272]	; (403fd4 <local_uart_handler+0x198>)
  403ec4:	687b      	ldr	r3, [r7, #4]
  403ec6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  403eca:	2b00      	cmp	r3, #0
  403ecc:	d009      	beq.n	403ee2 <local_uart_handler+0xa6>
			xSemaphoreGiveFromISR(
  403ece:	4a41      	ldr	r2, [pc, #260]	; (403fd4 <local_uart_handler+0x198>)
  403ed0:	687b      	ldr	r3, [r7, #4]
  403ed2:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
  403ed6:	f107 020c 	add.w	r2, r7, #12
  403eda:	2300      	movs	r3, #0
  403edc:	2100      	movs	r1, #0
  403ede:	4c3e      	ldr	r4, [pc, #248]	; (403fd8 <local_uart_handler+0x19c>)
  403ee0:	47a0      	blx	r4
					tx_dma_control[uart_index].transaction_complete_notification_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & UART_SR_ENDRX) != 0UL) {
  403ee2:	697b      	ldr	r3, [r7, #20]
  403ee4:	f003 0308 	and.w	r3, r3, #8
  403ee8:	2b00      	cmp	r3, #0
  403eea:	d031      	beq.n	403f50 <local_uart_handler+0x114>
		/* It is possible to initialise the peripheral to only use Tx and not Rx.
		Check that Rx has been initialised. */
		configASSERT(rx_buffer_definition->next_byte_to_read);
  403eec:	693b      	ldr	r3, [r7, #16]
  403eee:	699b      	ldr	r3, [r3, #24]
  403ef0:	2b00      	cmp	r3, #0
  403ef2:	d103      	bne.n	403efc <local_uart_handler+0xc0>
  403ef4:	4b39      	ldr	r3, [pc, #228]	; (403fdc <local_uart_handler+0x1a0>)
  403ef6:	4798      	blx	r3
  403ef8:	bf00      	nop
  403efa:	e7fd      	b.n	403ef8 <local_uart_handler+0xbc>
		configASSERT(rx_buffer_definition->next_byte_to_read !=
  403efc:	693b      	ldr	r3, [r7, #16]
  403efe:	699b      	ldr	r3, [r3, #24]
  403f00:	2b01      	cmp	r3, #1
  403f02:	d103      	bne.n	403f0c <local_uart_handler+0xd0>
  403f04:	4b35      	ldr	r3, [pc, #212]	; (403fdc <local_uart_handler+0x1a0>)
  403f06:	4798      	blx	r3
  403f08:	bf00      	nop
  403f0a:	e7fd      	b.n	403f08 <local_uart_handler+0xcc>
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  403f0c:	693b      	ldr	r3, [r7, #16]
  403f0e:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;
  403f10:	693b      	ldr	r3, [r7, #16]
  403f12:	68db      	ldr	r3, [r3, #12]
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  403f14:	441a      	add	r2, r3
  403f16:	693b      	ldr	r3, [r7, #16]
  403f18:	609a      	str	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  403f1a:	693b      	ldr	r3, [r7, #16]
  403f1c:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->past_rx_buffer_end_address)
  403f1e:	693b      	ldr	r3, [r7, #16]
  403f20:	685b      	ldr	r3, [r3, #4]
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  403f22:	429a      	cmp	r2, r3
  403f24:	d303      	bcc.n	403f2e <local_uart_handler+0xf2>
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
					rx_buffer_definition->rx_buffer_start_address;
  403f26:	693b      	ldr	r3, [r7, #16]
  403f28:	681a      	ldr	r2, [r3, #0]

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
  403f2a:	693b      	ldr	r3, [r7, #16]
  403f2c:	609a      	str	r2, [r3, #8]
					rx_buffer_definition->rx_buffer_start_address;
		}

		/* Reset the Rx DMA to receive data into whatever free space remains in
		the Rx buffer. */
		configure_rx_dma(uart_index, data_added);
  403f2e:	687b      	ldr	r3, [r7, #4]
  403f30:	2100      	movs	r1, #0
  403f32:	4618      	mov	r0, r3
  403f34:	4b2a      	ldr	r3, [pc, #168]	; (403fe0 <local_uart_handler+0x1a4>)
  403f36:	4798      	blx	r3

		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  403f38:	693b      	ldr	r3, [r7, #16]
  403f3a:	691b      	ldr	r3, [r3, #16]
  403f3c:	2b00      	cmp	r3, #0
  403f3e:	d007      	beq.n	403f50 <local_uart_handler+0x114>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  403f40:	693b      	ldr	r3, [r7, #16]
  403f42:	6918      	ldr	r0, [r3, #16]
  403f44:	f107 020c 	add.w	r2, r7, #12
  403f48:	2300      	movs	r3, #0
  403f4a:	2100      	movs	r1, #0
  403f4c:	4c22      	ldr	r4, [pc, #136]	; (403fd8 <local_uart_handler+0x19c>)
  403f4e:	47a0      	blx	r4
	 * It happened only when in PDC mode with TXRDY and RXRDY interrupts since
	 * the flags has been cleared by PDC.
	 * As the TXRDY is never enabled in this service, here we
	 * check the RXRDY interrupt case.
	 */
	if (uart_status == 0UL) {
  403f50:	697b      	ldr	r3, [r7, #20]
  403f52:	2b00      	cmp	r3, #0
  403f54:	d10b      	bne.n	403f6e <local_uart_handler+0x132>
		/* Character has been placed into the Rx buffer. */
		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  403f56:	693b      	ldr	r3, [r7, #16]
  403f58:	691b      	ldr	r3, [r3, #16]
  403f5a:	2b00      	cmp	r3, #0
  403f5c:	d007      	beq.n	403f6e <local_uart_handler+0x132>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  403f5e:	693b      	ldr	r3, [r7, #16]
  403f60:	6918      	ldr	r0, [r3, #16]
  403f62:	f107 020c 	add.w	r2, r7, #12
  403f66:	2300      	movs	r3, #0
  403f68:	2100      	movs	r1, #0
  403f6a:	4c1b      	ldr	r4, [pc, #108]	; (403fd8 <local_uart_handler+0x19c>)
  403f6c:	47a0      	blx	r4
					rx_buffer_definition->rx_event_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
  403f6e:	697b      	ldr	r3, [r7, #20]
  403f70:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
  403f74:	2b00      	cmp	r3, #0
  403f76:	d019      	beq.n	403fac <local_uart_handler+0x170>
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
				all_uart_definitions[uart_index].peripheral_base_address);
  403f78:	4a11      	ldr	r2, [pc, #68]	; (403fc0 <local_uart_handler+0x184>)
  403f7a:	687b      	ldr	r3, [r7, #4]
  403f7c:	011b      	lsls	r3, r3, #4
  403f7e:	4413      	add	r3, r2
  403f80:	681b      	ldr	r3, [r3, #0]
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
  403f82:	4618      	mov	r0, r3
  403f84:	4b17      	ldr	r3, [pc, #92]	; (403fe4 <local_uart_handler+0x1a8>)
  403f86:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address);
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  403f88:	4a12      	ldr	r2, [pc, #72]	; (403fd4 <local_uart_handler+0x198>)
  403f8a:	687b      	ldr	r3, [r7, #4]
  403f8c:	00db      	lsls	r3, r3, #3
  403f8e:	4413      	add	r3, r2
  403f90:	685b      	ldr	r3, [r3, #4]
  403f92:	2b00      	cmp	r3, #0
  403f94:	d00a      	beq.n	403fac <local_uart_handler+0x170>
			xSemaphoreGiveFromISR(
  403f96:	4a0f      	ldr	r2, [pc, #60]	; (403fd4 <local_uart_handler+0x198>)
  403f98:	687b      	ldr	r3, [r7, #4]
  403f9a:	00db      	lsls	r3, r3, #3
  403f9c:	4413      	add	r3, r2
  403f9e:	6858      	ldr	r0, [r3, #4]
  403fa0:	f107 020c 	add.w	r2, r7, #12
  403fa4:	2300      	movs	r3, #0
  403fa6:	2100      	movs	r1, #0
  403fa8:	4c0b      	ldr	r4, [pc, #44]	; (403fd8 <local_uart_handler+0x19c>)
  403faa:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  403fac:	68fb      	ldr	r3, [r7, #12]
  403fae:	2b00      	cmp	r3, #0
  403fb0:	d001      	beq.n	403fb6 <local_uart_handler+0x17a>
  403fb2:	4b0d      	ldr	r3, [pc, #52]	; (403fe8 <local_uart_handler+0x1ac>)
  403fb4:	4798      	blx	r3
}
  403fb6:	bf00      	nop
  403fb8:	371c      	adds	r7, #28
  403fba:	46bd      	mov	sp, r7
  403fbc:	bd90      	pop	{r4, r7, pc}
  403fbe:	bf00      	nop
  403fc0:	00414054 	.word	0x00414054
  403fc4:	00406269 	.word	0x00406269
  403fc8:	00406251 	.word	0x00406251
  403fcc:	20000ae8 	.word	0x20000ae8
  403fd0:	00406235 	.word	0x00406235
  403fd4:	20000b04 	.word	0x20000b04
  403fd8:	00407071 	.word	0x00407071
  403fdc:	00406961 	.word	0x00406961
  403fe0:	00403d2d 	.word	0x00403d2d
  403fe4:	00406281 	.word	0x00406281
  403fe8:	00406901 	.word	0x00406901

00403fec <UART0_Handler>:
#endif /* UART */

#ifdef UART0

void UART0_Handler(void)
{
  403fec:	b580      	push	{r7, lr}
  403fee:	af00      	add	r7, sp, #0
	local_uart_handler(0);
  403ff0:	2000      	movs	r0, #0
  403ff2:	4b02      	ldr	r3, [pc, #8]	; (403ffc <UART0_Handler+0x10>)
  403ff4:	4798      	blx	r3
}
  403ff6:	bf00      	nop
  403ff8:	bd80      	pop	{r7, pc}
  403ffa:	bf00      	nop
  403ffc:	00403e3d 	.word	0x00403e3d

00404000 <UART1_Handler>:
#endif /* UART0 */

#ifdef UART1

void UART1_Handler(void)
{
  404000:	b580      	push	{r7, lr}
  404002:	af00      	add	r7, sp, #0
	local_uart_handler(1);
  404004:	2001      	movs	r0, #1
  404006:	4b02      	ldr	r3, [pc, #8]	; (404010 <UART1_Handler+0x10>)
  404008:	4798      	blx	r3
}
  40400a:	bf00      	nop
  40400c:	bd80      	pop	{r7, pc}
  40400e:	bf00      	nop
  404010:	00403e3d 	.word	0x00403e3d

00404014 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  404014:	b480      	push	{r7}
  404016:	b083      	sub	sp, #12
  404018:	af00      	add	r7, sp, #0
  40401a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40401c:	687b      	ldr	r3, [r7, #4]
  40401e:	2b07      	cmp	r3, #7
  404020:	d825      	bhi.n	40406e <osc_get_rate+0x5a>
  404022:	a201      	add	r2, pc, #4	; (adr r2, 404028 <osc_get_rate+0x14>)
  404024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404028:	00404049 	.word	0x00404049
  40402c:	0040404f 	.word	0x0040404f
  404030:	00404055 	.word	0x00404055
  404034:	0040405b 	.word	0x0040405b
  404038:	0040405f 	.word	0x0040405f
  40403c:	00404063 	.word	0x00404063
  404040:	00404067 	.word	0x00404067
  404044:	0040406b 	.word	0x0040406b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  404048:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40404c:	e010      	b.n	404070 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40404e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  404052:	e00d      	b.n	404070 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  404054:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  404058:	e00a      	b.n	404070 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40405a:	4b08      	ldr	r3, [pc, #32]	; (40407c <osc_get_rate+0x68>)
  40405c:	e008      	b.n	404070 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40405e:	4b08      	ldr	r3, [pc, #32]	; (404080 <osc_get_rate+0x6c>)
  404060:	e006      	b.n	404070 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  404062:	4b08      	ldr	r3, [pc, #32]	; (404084 <osc_get_rate+0x70>)
  404064:	e004      	b.n	404070 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  404066:	4b07      	ldr	r3, [pc, #28]	; (404084 <osc_get_rate+0x70>)
  404068:	e002      	b.n	404070 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40406a:	4b06      	ldr	r3, [pc, #24]	; (404084 <osc_get_rate+0x70>)
  40406c:	e000      	b.n	404070 <osc_get_rate+0x5c>
	}

	return 0;
  40406e:	2300      	movs	r3, #0
}
  404070:	4618      	mov	r0, r3
  404072:	370c      	adds	r7, #12
  404074:	46bd      	mov	sp, r7
  404076:	bc80      	pop	{r7}
  404078:	4770      	bx	lr
  40407a:	bf00      	nop
  40407c:	003d0900 	.word	0x003d0900
  404080:	007a1200 	.word	0x007a1200
  404084:	00b71b00 	.word	0x00b71b00

00404088 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  404088:	b580      	push	{r7, lr}
  40408a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40408c:	2006      	movs	r0, #6
  40408e:	4b03      	ldr	r3, [pc, #12]	; (40409c <sysclk_get_main_hz+0x14>)
  404090:	4798      	blx	r3
  404092:	4603      	mov	r3, r0
  404094:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  404096:	4618      	mov	r0, r3
  404098:	bd80      	pop	{r7, pc}
  40409a:	bf00      	nop
  40409c:	00404015 	.word	0x00404015

004040a0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4040a0:	b580      	push	{r7, lr}
  4040a2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4040a4:	4b02      	ldr	r3, [pc, #8]	; (4040b0 <sysclk_get_cpu_hz+0x10>)
  4040a6:	4798      	blx	r3
  4040a8:	4603      	mov	r3, r0
  4040aa:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4040ac:	4618      	mov	r0, r3
  4040ae:	bd80      	pop	{r7, pc}
  4040b0:	00404089 	.word	0x00404089

004040b4 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  4040b4:	b480      	push	{r7}
  4040b6:	b083      	sub	sp, #12
  4040b8:	af00      	add	r7, sp, #0
  4040ba:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4040bc:	687b      	ldr	r3, [r7, #4]
  4040be:	2280      	movs	r2, #128	; 0x80
  4040c0:	601a      	str	r2, [r3, #0]
}
  4040c2:	bf00      	nop
  4040c4:	370c      	adds	r7, #12
  4040c6:	46bd      	mov	sp, r7
  4040c8:	bc80      	pop	{r7}
  4040ca:	4770      	bx	lr

004040cc <spi_set_master_mode>:
 * \brief Set SPI to Master mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
  4040cc:	b480      	push	{r7}
  4040ce:	b083      	sub	sp, #12
  4040d0:	af00      	add	r7, sp, #0
  4040d2:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4040d4:	687b      	ldr	r3, [r7, #4]
  4040d6:	685b      	ldr	r3, [r3, #4]
  4040d8:	f043 0201 	orr.w	r2, r3, #1
  4040dc:	687b      	ldr	r3, [r7, #4]
  4040de:	605a      	str	r2, [r3, #4]
}
  4040e0:	bf00      	nop
  4040e2:	370c      	adds	r7, #12
  4040e4:	46bd      	mov	sp, r7
  4040e6:	bc80      	pop	{r7}
  4040e8:	4770      	bx	lr
  4040ea:	bf00      	nop

004040ec <spi_set_fixed_peripheral_select>:
 *  Peripheral Chip Select is controlled by SPI_MR.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
  4040ec:	b480      	push	{r7}
  4040ee:	b083      	sub	sp, #12
  4040f0:	af00      	add	r7, sp, #0
  4040f2:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4040f4:	687b      	ldr	r3, [r7, #4]
  4040f6:	685b      	ldr	r3, [r3, #4]
  4040f8:	f023 0202 	bic.w	r2, r3, #2
  4040fc:	687b      	ldr	r3, [r7, #4]
  4040fe:	605a      	str	r2, [r3, #4]
}
  404100:	bf00      	nop
  404102:	370c      	adds	r7, #12
  404104:	46bd      	mov	sp, r7
  404106:	bc80      	pop	{r7}
  404108:	4770      	bx	lr
  40410a:	bf00      	nop

0040410c <spi_disable_peripheral_select_decode>:
 * \brief Disable Peripheral Select Decode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
  40410c:	b480      	push	{r7}
  40410e:	b083      	sub	sp, #12
  404110:	af00      	add	r7, sp, #0
  404112:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  404114:	687b      	ldr	r3, [r7, #4]
  404116:	685b      	ldr	r3, [r3, #4]
  404118:	f023 0204 	bic.w	r2, r3, #4
  40411c:	687b      	ldr	r3, [r7, #4]
  40411e:	605a      	str	r2, [r3, #4]
}
  404120:	bf00      	nop
  404122:	370c      	adds	r7, #12
  404124:	46bd      	mov	sp, r7
  404126:	bc80      	pop	{r7}
  404128:	4770      	bx	lr
  40412a:	bf00      	nop

0040412c <spi_get_peripheral_select_decode_setting>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
  40412c:	b480      	push	{r7}
  40412e:	b083      	sub	sp, #12
  404130:	af00      	add	r7, sp, #0
  404132:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  404134:	687b      	ldr	r3, [r7, #4]
  404136:	685b      	ldr	r3, [r3, #4]
  404138:	f003 0304 	and.w	r3, r3, #4
  40413c:	2b00      	cmp	r3, #0
  40413e:	d001      	beq.n	404144 <spi_get_peripheral_select_decode_setting+0x18>
		return 1;
  404140:	2301      	movs	r3, #1
  404142:	e000      	b.n	404146 <spi_get_peripheral_select_decode_setting+0x1a>
	} else {
		return 0;
  404144:	2300      	movs	r3, #0
	}
}
  404146:	4618      	mov	r0, r3
  404148:	370c      	adds	r7, #12
  40414a:	46bd      	mov	sp, r7
  40414c:	bc80      	pop	{r7}
  40414e:	4770      	bx	lr

00404150 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  404150:	b480      	push	{r7}
  404152:	b083      	sub	sp, #12
  404154:	af00      	add	r7, sp, #0
  404156:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  404158:	687b      	ldr	r3, [r7, #4]
  40415a:	685b      	ldr	r3, [r3, #4]
  40415c:	f043 0210 	orr.w	r2, r3, #16
  404160:	687b      	ldr	r3, [r7, #4]
  404162:	605a      	str	r2, [r3, #4]
}
  404164:	bf00      	nop
  404166:	370c      	adds	r7, #12
  404168:	46bd      	mov	sp, r7
  40416a:	bc80      	pop	{r7}
  40416c:	4770      	bx	lr
  40416e:	bf00      	nop

00404170 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  404170:	b480      	push	{r7}
  404172:	b083      	sub	sp, #12
  404174:	af00      	add	r7, sp, #0
  404176:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  404178:	687b      	ldr	r3, [r7, #4]
  40417a:	685b      	ldr	r3, [r3, #4]
  40417c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  404180:	687b      	ldr	r3, [r7, #4]
  404182:	605a      	str	r2, [r3, #4]
}
  404184:	bf00      	nop
  404186:	370c      	adds	r7, #12
  404188:	46bd      	mov	sp, r7
  40418a:	bc80      	pop	{r7}
  40418c:	4770      	bx	lr
  40418e:	bf00      	nop

00404190 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  404190:	b580      	push	{r7, lr}
  404192:	b082      	sub	sp, #8
  404194:	af00      	add	r7, sp, #0
  404196:	6078      	str	r0, [r7, #4]
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  404198:	6878      	ldr	r0, [r7, #4]
  40419a:	4b10      	ldr	r3, [pc, #64]	; (4041dc <spi_master_init+0x4c>)
  40419c:	4798      	blx	r3
#endif
	spi_reset(p_spi);
  40419e:	6878      	ldr	r0, [r7, #4]
  4041a0:	4b0f      	ldr	r3, [pc, #60]	; (4041e0 <spi_master_init+0x50>)
  4041a2:	4798      	blx	r3
	spi_set_master_mode(p_spi);
  4041a4:	6878      	ldr	r0, [r7, #4]
  4041a6:	4b0f      	ldr	r3, [pc, #60]	; (4041e4 <spi_master_init+0x54>)
  4041a8:	4798      	blx	r3
	spi_disable_mode_fault_detect(p_spi);
  4041aa:	6878      	ldr	r0, [r7, #4]
  4041ac:	4b0e      	ldr	r3, [pc, #56]	; (4041e8 <spi_master_init+0x58>)
  4041ae:	4798      	blx	r3
	spi_disable_loopback(p_spi);
  4041b0:	6878      	ldr	r0, [r7, #4]
  4041b2:	4b0e      	ldr	r3, [pc, #56]	; (4041ec <spi_master_init+0x5c>)
  4041b4:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  4041b6:	2100      	movs	r1, #0
  4041b8:	6878      	ldr	r0, [r7, #4]
  4041ba:	4b0d      	ldr	r3, [pc, #52]	; (4041f0 <spi_master_init+0x60>)
  4041bc:	4798      	blx	r3
	spi_set_fixed_peripheral_select(p_spi);
  4041be:	6878      	ldr	r0, [r7, #4]
  4041c0:	4b0c      	ldr	r3, [pc, #48]	; (4041f4 <spi_master_init+0x64>)
  4041c2:	4798      	blx	r3
	spi_disable_peripheral_select_decode(p_spi);
  4041c4:	6878      	ldr	r0, [r7, #4]
  4041c6:	4b0c      	ldr	r3, [pc, #48]	; (4041f8 <spi_master_init+0x68>)
  4041c8:	4798      	blx	r3
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4041ca:	2100      	movs	r1, #0
  4041cc:	6878      	ldr	r0, [r7, #4]
  4041ce:	4b0b      	ldr	r3, [pc, #44]	; (4041fc <spi_master_init+0x6c>)
  4041d0:	4798      	blx	r3
}
  4041d2:	bf00      	nop
  4041d4:	3708      	adds	r7, #8
  4041d6:	46bd      	mov	sp, r7
  4041d8:	bd80      	pop	{r7, pc}
  4041da:	bf00      	nop
  4041dc:	00405cb1 	.word	0x00405cb1
  4041e0:	004040b5 	.word	0x004040b5
  4041e4:	004040cd 	.word	0x004040cd
  4041e8:	00404151 	.word	0x00404151
  4041ec:	00404171 	.word	0x00404171
  4041f0:	00405ccd 	.word	0x00405ccd
  4041f4:	004040ed 	.word	0x004040ed
  4041f8:	0040410d 	.word	0x0040410d
  4041fc:	00405d01 	.word	0x00405d01

00404200 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  404200:	b590      	push	{r4, r7, lr}
  404202:	b087      	sub	sp, #28
  404204:	af00      	add	r7, sp, #0
  404206:	60f8      	str	r0, [r7, #12]
  404208:	60b9      	str	r1, [r7, #8]
  40420a:	603b      	str	r3, [r7, #0]
  40420c:	4613      	mov	r3, r2
  40420e:	71fb      	strb	r3, [r7, #7]
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  404210:	4b20      	ldr	r3, [pc, #128]	; (404294 <spi_master_setup_device+0x94>)
  404212:	4798      	blx	r3
  404214:	4603      	mov	r3, r0
  404216:	4619      	mov	r1, r3
  404218:	6838      	ldr	r0, [r7, #0]
  40421a:	4b1f      	ldr	r3, [pc, #124]	; (404298 <spi_master_setup_device+0x98>)
  40421c:	4798      	blx	r3
  40421e:	4603      	mov	r3, r0
  404220:	82fb      	strh	r3, [r7, #22]
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  404222:	68bb      	ldr	r3, [r7, #8]
  404224:	6819      	ldr	r1, [r3, #0]
  404226:	2300      	movs	r3, #0
  404228:	2200      	movs	r2, #0
  40422a:	68f8      	ldr	r0, [r7, #12]
  40422c:	4c1b      	ldr	r4, [pc, #108]	; (40429c <spi_master_setup_device+0x9c>)
  40422e:	47a0      	blx	r4
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  404230:	68bb      	ldr	r3, [r7, #8]
  404232:	681b      	ldr	r3, [r3, #0]
  404234:	2208      	movs	r2, #8
  404236:	4619      	mov	r1, r3
  404238:	68f8      	ldr	r0, [r7, #12]
  40423a:	4b19      	ldr	r3, [pc, #100]	; (4042a0 <spi_master_setup_device+0xa0>)
  40423c:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  40423e:	68bb      	ldr	r3, [r7, #8]
  404240:	681b      	ldr	r3, [r3, #0]
  404242:	8afa      	ldrh	r2, [r7, #22]
  404244:	b2d2      	uxtb	r2, r2
  404246:	4619      	mov	r1, r3
  404248:	68f8      	ldr	r0, [r7, #12]
  40424a:	4b16      	ldr	r3, [pc, #88]	; (4042a4 <spi_master_setup_device+0xa4>)
  40424c:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  40424e:	68bb      	ldr	r3, [r7, #8]
  404250:	681b      	ldr	r3, [r3, #0]
  404252:	2208      	movs	r2, #8
  404254:	4619      	mov	r1, r3
  404256:	68f8      	ldr	r0, [r7, #12]
  404258:	4b13      	ldr	r3, [pc, #76]	; (4042a8 <spi_master_setup_device+0xa8>)
  40425a:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  40425c:	68bb      	ldr	r3, [r7, #8]
  40425e:	6819      	ldr	r1, [r3, #0]
  404260:	79fb      	ldrb	r3, [r7, #7]
  404262:	085b      	lsrs	r3, r3, #1
  404264:	b2db      	uxtb	r3, r3
  404266:	461a      	mov	r2, r3
  404268:	68f8      	ldr	r0, [r7, #12]
  40426a:	4b10      	ldr	r3, [pc, #64]	; (4042ac <spi_master_setup_device+0xac>)
  40426c:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  40426e:	68bb      	ldr	r3, [r7, #8]
  404270:	6819      	ldr	r1, [r3, #0]
  404272:	79fb      	ldrb	r3, [r7, #7]
  404274:	f003 0301 	and.w	r3, r3, #1
  404278:	2b00      	cmp	r3, #0
  40427a:	bf0c      	ite	eq
  40427c:	2301      	moveq	r3, #1
  40427e:	2300      	movne	r3, #0
  404280:	b2db      	uxtb	r3, r3
  404282:	461a      	mov	r2, r3
  404284:	68f8      	ldr	r0, [r7, #12]
  404286:	4b0a      	ldr	r3, [pc, #40]	; (4042b0 <spi_master_setup_device+0xb0>)
  404288:	4798      	blx	r3
}
  40428a:	bf00      	nop
  40428c:	371c      	adds	r7, #28
  40428e:	46bd      	mov	sp, r7
  404290:	bd90      	pop	{r4, r7, pc}
  404292:	bf00      	nop
  404294:	004040a1 	.word	0x004040a1
  404298:	00405f3d 	.word	0x00405f3d
  40429c:	00405fc9 	.word	0x00405fc9
  4042a0:	00405ef5 	.word	0x00405ef5
  4042a4:	00405f79 	.word	0x00405f79
  4042a8:	00405e51 	.word	0x00405e51
  4042ac:	00405db1 	.word	0x00405db1
  4042b0:	00405e01 	.word	0x00405e01

004042b4 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  4042b4:	b580      	push	{r7, lr}
  4042b6:	b082      	sub	sp, #8
  4042b8:	af00      	add	r7, sp, #0
  4042ba:	6078      	str	r0, [r7, #4]
  4042bc:	6039      	str	r1, [r7, #0]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  4042be:	6878      	ldr	r0, [r7, #4]
  4042c0:	4b10      	ldr	r3, [pc, #64]	; (404304 <spi_select_device+0x50>)
  4042c2:	4798      	blx	r3
  4042c4:	4603      	mov	r3, r0
  4042c6:	2b00      	cmp	r3, #0
  4042c8:	d00a      	beq.n	4042e0 <spi_select_device+0x2c>
		if (device->id < MAX_NUM_WITH_DECODER) {
  4042ca:	683b      	ldr	r3, [r7, #0]
  4042cc:	681b      	ldr	r3, [r3, #0]
  4042ce:	2b0f      	cmp	r3, #15
  4042d0:	d814      	bhi.n	4042fc <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  4042d2:	683b      	ldr	r3, [r7, #0]
  4042d4:	681b      	ldr	r3, [r3, #0]
  4042d6:	4619      	mov	r1, r3
  4042d8:	6878      	ldr	r0, [r7, #4]
  4042da:	4b0b      	ldr	r3, [pc, #44]	; (404308 <spi_select_device+0x54>)
  4042dc:	4798      	blx	r3
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
		}
	}
}
  4042de:	e00d      	b.n	4042fc <spi_select_device+0x48>
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
		if (device->id < MAX_NUM_WITH_DECODER) {
			spi_set_peripheral_chip_select_value(p_spi, device->id);
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  4042e0:	683b      	ldr	r3, [r7, #0]
  4042e2:	681b      	ldr	r3, [r3, #0]
  4042e4:	2b03      	cmp	r3, #3
  4042e6:	d809      	bhi.n	4042fc <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  4042e8:	683b      	ldr	r3, [r7, #0]
  4042ea:	681b      	ldr	r3, [r3, #0]
  4042ec:	2201      	movs	r2, #1
  4042ee:	fa02 f303 	lsl.w	r3, r2, r3
  4042f2:	43db      	mvns	r3, r3
  4042f4:	4619      	mov	r1, r3
  4042f6:	6878      	ldr	r0, [r7, #4]
  4042f8:	4b03      	ldr	r3, [pc, #12]	; (404308 <spi_select_device+0x54>)
  4042fa:	4798      	blx	r3
		}
	}
}
  4042fc:	bf00      	nop
  4042fe:	3708      	adds	r7, #8
  404300:	46bd      	mov	sp, r7
  404302:	bd80      	pop	{r7, pc}
  404304:	0040412d 	.word	0x0040412d
  404308:	00405ccd 	.word	0x00405ccd

0040430c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40430c:	b580      	push	{r7, lr}
  40430e:	b086      	sub	sp, #24
  404310:	af00      	add	r7, sp, #0
  404312:	60f8      	str	r0, [r7, #12]
  404314:	60b9      	str	r1, [r7, #8]
  404316:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  404318:	2300      	movs	r3, #0
  40431a:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  40431c:	68fb      	ldr	r3, [r7, #12]
  40431e:	2b00      	cmp	r3, #0
  404320:	d012      	beq.n	404348 <_read+0x3c>
		return -1;
  404322:	f04f 33ff 	mov.w	r3, #4294967295
  404326:	e013      	b.n	404350 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  404328:	4b0b      	ldr	r3, [pc, #44]	; (404358 <_read+0x4c>)
  40432a:	681b      	ldr	r3, [r3, #0]
  40432c:	4a0b      	ldr	r2, [pc, #44]	; (40435c <_read+0x50>)
  40432e:	6812      	ldr	r2, [r2, #0]
  404330:	68b9      	ldr	r1, [r7, #8]
  404332:	4610      	mov	r0, r2
  404334:	4798      	blx	r3
		ptr++;
  404336:	68bb      	ldr	r3, [r7, #8]
  404338:	3301      	adds	r3, #1
  40433a:	60bb      	str	r3, [r7, #8]
		nChars++;
  40433c:	697b      	ldr	r3, [r7, #20]
  40433e:	3301      	adds	r3, #1
  404340:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  404342:	687b      	ldr	r3, [r7, #4]
  404344:	3b01      	subs	r3, #1
  404346:	607b      	str	r3, [r7, #4]
  404348:	687b      	ldr	r3, [r7, #4]
  40434a:	2b00      	cmp	r3, #0
  40434c:	dcec      	bgt.n	404328 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  40434e:	697b      	ldr	r3, [r7, #20]
}
  404350:	4618      	mov	r0, r3
  404352:	3718      	adds	r7, #24
  404354:	46bd      	mov	sp, r7
  404356:	bd80      	pop	{r7, pc}
  404358:	200045ac 	.word	0x200045ac
  40435c:	200045b4 	.word	0x200045b4

00404360 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  404360:	b580      	push	{r7, lr}
  404362:	b086      	sub	sp, #24
  404364:	af00      	add	r7, sp, #0
  404366:	60f8      	str	r0, [r7, #12]
  404368:	60b9      	str	r1, [r7, #8]
  40436a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  40436c:	2300      	movs	r3, #0
  40436e:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  404370:	68fb      	ldr	r3, [r7, #12]
  404372:	2b01      	cmp	r3, #1
  404374:	d01e      	beq.n	4043b4 <_write+0x54>
  404376:	68fb      	ldr	r3, [r7, #12]
  404378:	2b02      	cmp	r3, #2
  40437a:	d01b      	beq.n	4043b4 <_write+0x54>
  40437c:	68fb      	ldr	r3, [r7, #12]
  40437e:	2b03      	cmp	r3, #3
  404380:	d018      	beq.n	4043b4 <_write+0x54>
		return -1;
  404382:	f04f 33ff 	mov.w	r3, #4294967295
  404386:	e019      	b.n	4043bc <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  404388:	4b0e      	ldr	r3, [pc, #56]	; (4043c4 <_write+0x64>)
  40438a:	681a      	ldr	r2, [r3, #0]
  40438c:	4b0e      	ldr	r3, [pc, #56]	; (4043c8 <_write+0x68>)
  40438e:	6818      	ldr	r0, [r3, #0]
  404390:	68bb      	ldr	r3, [r7, #8]
  404392:	1c59      	adds	r1, r3, #1
  404394:	60b9      	str	r1, [r7, #8]
  404396:	781b      	ldrb	r3, [r3, #0]
  404398:	4619      	mov	r1, r3
  40439a:	4790      	blx	r2
  40439c:	4603      	mov	r3, r0
  40439e:	2b00      	cmp	r3, #0
  4043a0:	da02      	bge.n	4043a8 <_write+0x48>
			return -1;
  4043a2:	f04f 33ff 	mov.w	r3, #4294967295
  4043a6:	e009      	b.n	4043bc <_write+0x5c>
		}
		++nChars;
  4043a8:	697b      	ldr	r3, [r7, #20]
  4043aa:	3301      	adds	r3, #1
  4043ac:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4043ae:	687b      	ldr	r3, [r7, #4]
  4043b0:	3b01      	subs	r3, #1
  4043b2:	607b      	str	r3, [r7, #4]
  4043b4:	687b      	ldr	r3, [r7, #4]
  4043b6:	2b00      	cmp	r3, #0
  4043b8:	d1e6      	bne.n	404388 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4043ba:	697b      	ldr	r3, [r7, #20]
}
  4043bc:	4618      	mov	r0, r3
  4043be:	3718      	adds	r7, #24
  4043c0:	46bd      	mov	sp, r7
  4043c2:	bd80      	pop	{r7, pc}
  4043c4:	200045b0 	.word	0x200045b0
  4043c8:	200045b4 	.word	0x200045b4

004043cc <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4043cc:	b580      	push	{r7, lr}
  4043ce:	b082      	sub	sp, #8
  4043d0:	af00      	add	r7, sp, #0
  4043d2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4043d4:	6878      	ldr	r0, [r7, #4]
  4043d6:	4b03      	ldr	r3, [pc, #12]	; (4043e4 <sysclk_enable_peripheral_clock+0x18>)
  4043d8:	4798      	blx	r3
}
  4043da:	bf00      	nop
  4043dc:	3708      	adds	r7, #8
  4043de:	46bd      	mov	sp, r7
  4043e0:	bd80      	pop	{r7, pc}
  4043e2:	bf00      	nop
  4043e4:	00405c21 	.word	0x00405c21

004043e8 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4043e8:	b580      	push	{r7, lr}
  4043ea:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4043ec:	200b      	movs	r0, #11
  4043ee:	4b05      	ldr	r3, [pc, #20]	; (404404 <ioport_init+0x1c>)
  4043f0:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4043f2:	200c      	movs	r0, #12
  4043f4:	4b03      	ldr	r3, [pc, #12]	; (404404 <ioport_init+0x1c>)
  4043f6:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4043f8:	200d      	movs	r0, #13
  4043fa:	4b02      	ldr	r3, [pc, #8]	; (404404 <ioport_init+0x1c>)
  4043fc:	4798      	blx	r3
	arch_ioport_init();
}
  4043fe:	bf00      	nop
  404400:	bd80      	pop	{r7, pc}
  404402:	bf00      	nop
  404404:	004043cd 	.word	0x004043cd

00404408 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  404408:	b580      	push	{r7, lr}
  40440a:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40440c:	4b3a      	ldr	r3, [pc, #232]	; (4044f8 <board_init+0xf0>)
  40440e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  404412:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  404414:	4b39      	ldr	r3, [pc, #228]	; (4044fc <board_init+0xf4>)
  404416:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  404418:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40441c:	2017      	movs	r0, #23
  40441e:	4b38      	ldr	r3, [pc, #224]	; (404500 <board_init+0xf8>)
  404420:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  404422:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  404426:	202e      	movs	r0, #46	; 0x2e
  404428:	4b35      	ldr	r3, [pc, #212]	; (404500 <board_init+0xf8>)
  40442a:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  40442c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  404430:	2019      	movs	r0, #25
  404432:	4b33      	ldr	r3, [pc, #204]	; (404500 <board_init+0xf8>)
  404434:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  404436:	4933      	ldr	r1, [pc, #204]	; (404504 <board_init+0xfc>)
  404438:	200f      	movs	r0, #15
  40443a:	4b31      	ldr	r3, [pc, #196]	; (404500 <board_init+0xf8>)
  40443c:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  40443e:	4932      	ldr	r1, [pc, #200]	; (404508 <board_init+0x100>)
  404440:	2010      	movs	r0, #16
  404442:	4b2f      	ldr	r3, [pc, #188]	; (404500 <board_init+0xf8>)
  404444:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  404446:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  40444a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40444e:	482f      	ldr	r0, [pc, #188]	; (40450c <board_init+0x104>)
  404450:	4b2f      	ldr	r3, [pc, #188]	; (404510 <board_init+0x108>)
  404452:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  404454:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404458:	2000      	movs	r0, #0
  40445a:	4b29      	ldr	r3, [pc, #164]	; (404500 <board_init+0xf8>)
  40445c:	4798      	blx	r3

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  40445e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404462:	2008      	movs	r0, #8
  404464:	4b26      	ldr	r3, [pc, #152]	; (404500 <board_init+0xf8>)
  404466:	4798      	blx	r3
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  404468:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40446c:	2003      	movs	r0, #3
  40446e:	4b24      	ldr	r3, [pc, #144]	; (404500 <board_init+0xf8>)
  404470:	4798      	blx	r3
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  404472:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  404476:	2004      	movs	r0, #4
  404478:	4b21      	ldr	r3, [pc, #132]	; (404500 <board_init+0xf8>)
  40447a:	4798      	blx	r3
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  40447c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  404480:	200c      	movs	r0, #12
  404482:	4b1f      	ldr	r3, [pc, #124]	; (404500 <board_init+0xf8>)
  404484:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  404486:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40448a:	200d      	movs	r0, #13
  40448c:	4b1c      	ldr	r3, [pc, #112]	; (404500 <board_init+0xf8>)
  40448e:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  404490:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  404494:	200e      	movs	r0, #14
  404496:	4b1a      	ldr	r3, [pc, #104]	; (404500 <board_init+0xf8>)
  404498:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  40449a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40449e:	201f      	movs	r0, #31
  4044a0:	4b17      	ldr	r3, [pc, #92]	; (404500 <board_init+0xf8>)
  4044a2:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  4044a4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4044a8:	201e      	movs	r0, #30
  4044aa:	4b15      	ldr	r3, [pc, #84]	; (404500 <board_init+0xf8>)
  4044ac:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4044ae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4044b2:	200c      	movs	r0, #12
  4044b4:	4b12      	ldr	r3, [pc, #72]	; (404500 <board_init+0xf8>)
  4044b6:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4044b8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4044bc:	200d      	movs	r0, #13
  4044be:	4b10      	ldr	r3, [pc, #64]	; (404500 <board_init+0xf8>)
  4044c0:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4044c2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4044c6:	200e      	movs	r0, #14
  4044c8:	4b0d      	ldr	r3, [pc, #52]	; (404500 <board_init+0xf8>)
  4044ca:	4798      	blx	r3
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  4044cc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4044d0:	201e      	movs	r0, #30
  4044d2:	4b0b      	ldr	r3, [pc, #44]	; (404500 <board_init+0xf8>)
  4044d4:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  4044d6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4044da:	201c      	movs	r0, #28
  4044dc:	4b08      	ldr	r3, [pc, #32]	; (404500 <board_init+0xf8>)
  4044de:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  4044e0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4044e4:	201d      	movs	r0, #29
  4044e6:	4b06      	ldr	r3, [pc, #24]	; (404500 <board_init+0xf8>)
  4044e8:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4044ea:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4044ee:	204d      	movs	r0, #77	; 0x4d
  4044f0:	4b03      	ldr	r3, [pc, #12]	; (404500 <board_init+0xf8>)
  4044f2:	4798      	blx	r3
#ifdef CONF_BOARD_ISO7816
	/* Configure ISO7816 interface TXD & SCK pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif
}
  4044f4:	bf00      	nop
  4044f6:	bd80      	pop	{r7, pc}
  4044f8:	400e1450 	.word	0x400e1450
  4044fc:	004043e9 	.word	0x004043e9
  404500:	004055a1 	.word	0x004055a1
  404504:	28000079 	.word	0x28000079
  404508:	28000059 	.word	0x28000059
  40450c:	400e0e00 	.word	0x400e0e00
  404510:	00405751 	.word	0x00405751

00404514 <LED_Off>:
 * \param led_gpio LED to turn off (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_Off(uint32_t led_gpio)
{
  404514:	b580      	push	{r7, lr}
  404516:	b084      	sub	sp, #16
  404518:	af00      	add	r7, sp, #0
  40451a:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  40451c:	2300      	movs	r3, #0
  40451e:	60fb      	str	r3, [r7, #12]
  404520:	e017      	b.n	404552 <LED_Off+0x3e>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  404522:	4a0f      	ldr	r2, [pc, #60]	; (404560 <LED_Off+0x4c>)
  404524:	68fb      	ldr	r3, [r7, #12]
  404526:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
  40452a:	687b      	ldr	r3, [r7, #4]
  40452c:	429a      	cmp	r2, r3
  40452e:	d10d      	bne.n	40454c <LED_Off+0x38>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  404530:	4a0b      	ldr	r2, [pc, #44]	; (404560 <LED_Off+0x4c>)
  404532:	68fb      	ldr	r3, [r7, #12]
  404534:	00db      	lsls	r3, r3, #3
  404536:	4413      	add	r3, r2
  404538:	685b      	ldr	r3, [r3, #4]
  40453a:	2b01      	cmp	r3, #1
  40453c:	d103      	bne.n	404546 <LED_Off+0x32>
				gpio_set_pin_low(led_gpio);
  40453e:	6878      	ldr	r0, [r7, #4]
  404540:	4b08      	ldr	r3, [pc, #32]	; (404564 <LED_Off+0x50>)
  404542:	4798      	blx	r3
  404544:	e002      	b.n	40454c <LED_Off+0x38>
			} else {
				gpio_set_pin_high(led_gpio);
  404546:	6878      	ldr	r0, [r7, #4]
  404548:	4b07      	ldr	r3, [pc, #28]	; (404568 <LED_Off+0x54>)
  40454a:	4798      	blx	r3
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_Off(uint32_t led_gpio)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  40454c:	68fb      	ldr	r3, [r7, #12]
  40454e:	3301      	adds	r3, #1
  404550:	60fb      	str	r3, [r7, #12]
  404552:	68fb      	ldr	r3, [r7, #12]
  404554:	2b03      	cmp	r3, #3
  404556:	d9e4      	bls.n	404522 <LED_Off+0xe>
			} else {
				gpio_set_pin_high(led_gpio);
			}
		}
	}
}
  404558:	bf00      	nop
  40455a:	3710      	adds	r7, #16
  40455c:	46bd      	mov	sp, r7
  40455e:	bd80      	pop	{r7, pc}
  404560:	00414064 	.word	0x00414064
  404564:	00405519 	.word	0x00405519
  404568:	004054e9 	.word	0x004054e9

0040456c <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
  40456c:	b580      	push	{r7, lr}
  40456e:	b084      	sub	sp, #16
  404570:	af00      	add	r7, sp, #0
  404572:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  404574:	2300      	movs	r3, #0
  404576:	60fb      	str	r3, [r7, #12]
  404578:	e017      	b.n	4045aa <LED_On+0x3e>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  40457a:	4a0f      	ldr	r2, [pc, #60]	; (4045b8 <LED_On+0x4c>)
  40457c:	68fb      	ldr	r3, [r7, #12]
  40457e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
  404582:	687b      	ldr	r3, [r7, #4]
  404584:	429a      	cmp	r2, r3
  404586:	d10d      	bne.n	4045a4 <LED_On+0x38>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  404588:	4a0b      	ldr	r2, [pc, #44]	; (4045b8 <LED_On+0x4c>)
  40458a:	68fb      	ldr	r3, [r7, #12]
  40458c:	00db      	lsls	r3, r3, #3
  40458e:	4413      	add	r3, r2
  404590:	685b      	ldr	r3, [r3, #4]
  404592:	2b01      	cmp	r3, #1
  404594:	d103      	bne.n	40459e <LED_On+0x32>
				gpio_set_pin_high(led_gpio);
  404596:	6878      	ldr	r0, [r7, #4]
  404598:	4b08      	ldr	r3, [pc, #32]	; (4045bc <LED_On+0x50>)
  40459a:	4798      	blx	r3
  40459c:	e002      	b.n	4045a4 <LED_On+0x38>
			} else {
				gpio_set_pin_low(led_gpio);
  40459e:	6878      	ldr	r0, [r7, #4]
  4045a0:	4b07      	ldr	r3, [pc, #28]	; (4045c0 <LED_On+0x54>)
  4045a2:	4798      	blx	r3
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  4045a4:	68fb      	ldr	r3, [r7, #12]
  4045a6:	3301      	adds	r3, #1
  4045a8:	60fb      	str	r3, [r7, #12]
  4045aa:	68fb      	ldr	r3, [r7, #12]
  4045ac:	2b03      	cmp	r3, #3
  4045ae:	d9e4      	bls.n	40457a <LED_On+0xe>
			} else {
				gpio_set_pin_low(led_gpio);
			}
		}
	}
}
  4045b0:	bf00      	nop
  4045b2:	3710      	adds	r7, #16
  4045b4:	46bd      	mov	sp, r7
  4045b6:	bd80      	pop	{r7, pc}
  4045b8:	00414064 	.word	0x00414064
  4045bc:	004054e9 	.word	0x004054e9
  4045c0:	00405519 	.word	0x00405519

004045c4 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4045c4:	b480      	push	{r7}
  4045c6:	b08b      	sub	sp, #44	; 0x2c
  4045c8:	af00      	add	r7, sp, #0
  4045ca:	6078      	str	r0, [r7, #4]
  4045cc:	460b      	mov	r3, r1
  4045ce:	70fb      	strb	r3, [r7, #3]
  4045d0:	687b      	ldr	r3, [r7, #4]
  4045d2:	627b      	str	r3, [r7, #36]	; 0x24
  4045d4:	78fb      	ldrb	r3, [r7, #3]
  4045d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  4045da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4045dc:	61fb      	str	r3, [r7, #28]
  4045de:	69fb      	ldr	r3, [r7, #28]
  4045e0:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4045e2:	69bb      	ldr	r3, [r7, #24]
  4045e4:	095b      	lsrs	r3, r3, #5
  4045e6:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4045e8:	697b      	ldr	r3, [r7, #20]
  4045ea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4045ee:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4045f2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4045f4:	613b      	str	r3, [r7, #16]

	if (level) {
  4045f6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  4045fa:	2b00      	cmp	r3, #0
  4045fc:	d009      	beq.n	404612 <ioport_set_pin_level+0x4e>
  4045fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404600:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  404602:	68fb      	ldr	r3, [r7, #12]
  404604:	f003 031f 	and.w	r3, r3, #31
  404608:	2201      	movs	r2, #1
  40460a:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40460c:	693b      	ldr	r3, [r7, #16]
  40460e:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  404610:	e008      	b.n	404624 <ioport_set_pin_level+0x60>
  404612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404614:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  404616:	68bb      	ldr	r3, [r7, #8]
  404618:	f003 031f 	and.w	r3, r3, #31
  40461c:	2201      	movs	r2, #1
  40461e:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  404620:	693b      	ldr	r3, [r7, #16]
  404622:	635a      	str	r2, [r3, #52]	; 0x34
  404624:	bf00      	nop
  404626:	372c      	adds	r7, #44	; 0x2c
  404628:	46bd      	mov	sp, r7
  40462a:	bc80      	pop	{r7}
  40462c:	4770      	bx	lr
  40462e:	bf00      	nop

00404630 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  404630:	b580      	push	{r7, lr}
  404632:	b084      	sub	sp, #16
  404634:	af00      	add	r7, sp, #0
  404636:	6078      	str	r0, [r7, #4]
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  404638:	687b      	ldr	r3, [r7, #4]
  40463a:	f1c3 0311 	rsb	r3, r3, #17
  40463e:	607b      	str	r3, [r7, #4]
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  404640:	687b      	ldr	r3, [r7, #4]
  404642:	2b10      	cmp	r3, #16
  404644:	bf28      	it	cs
  404646:	2310      	movcs	r3, #16
  404648:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  40464a:	687b      	ldr	r3, [r7, #4]
  40464c:	2b00      	cmp	r3, #0
  40464e:	d001      	beq.n	404654 <aat31xx_set_backlight+0x24>
  404650:	687b      	ldr	r3, [r7, #4]
  404652:	e000      	b.n	404656 <aat31xx_set_backlight+0x26>
  404654:	2301      	movs	r3, #1
  404656:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  404658:	2300      	movs	r3, #0
  40465a:	60fb      	str	r3, [r7, #12]
  40465c:	e01a      	b.n	404694 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  40465e:	2100      	movs	r1, #0
  404660:	204d      	movs	r0, #77	; 0x4d
  404662:	4b15      	ldr	r3, [pc, #84]	; (4046b8 <aat31xx_set_backlight+0x88>)
  404664:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  404666:	2318      	movs	r3, #24
  404668:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  40466a:	bf00      	nop
  40466c:	68bb      	ldr	r3, [r7, #8]
  40466e:	1e5a      	subs	r2, r3, #1
  404670:	60ba      	str	r2, [r7, #8]
  404672:	2b00      	cmp	r3, #0
  404674:	d1fa      	bne.n	40466c <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  404676:	2101      	movs	r1, #1
  404678:	204d      	movs	r0, #77	; 0x4d
  40467a:	4b0f      	ldr	r3, [pc, #60]	; (4046b8 <aat31xx_set_backlight+0x88>)
  40467c:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  40467e:	2318      	movs	r3, #24
  404680:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  404682:	bf00      	nop
  404684:	68bb      	ldr	r3, [r7, #8]
  404686:	1e5a      	subs	r2, r3, #1
  404688:	60ba      	str	r2, [r7, #8]
  40468a:	2b00      	cmp	r3, #0
  40468c:	d1fa      	bne.n	404684 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  40468e:	68fb      	ldr	r3, [r7, #12]
  404690:	3301      	adds	r3, #1
  404692:	60fb      	str	r3, [r7, #12]
  404694:	68fa      	ldr	r2, [r7, #12]
  404696:	687b      	ldr	r3, [r7, #4]
  404698:	429a      	cmp	r2, r3
  40469a:	d3e0      	bcc.n	40465e <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  40469c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4046a0:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  4046a2:	bf00      	nop
  4046a4:	68bb      	ldr	r3, [r7, #8]
  4046a6:	1e5a      	subs	r2, r3, #1
  4046a8:	60ba      	str	r2, [r7, #8]
  4046aa:	2b00      	cmp	r3, #0
  4046ac:	d1fa      	bne.n	4046a4 <aat31xx_set_backlight+0x74>
	}
}
  4046ae:	bf00      	nop
  4046b0:	3710      	adds	r7, #16
  4046b2:	46bd      	mov	sp, r7
  4046b4:	bd80      	pop	{r7, pc}
  4046b6:	bf00      	nop
  4046b8:	004045c5 	.word	0x004045c5

004046bc <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4046bc:	b580      	push	{r7, lr}
  4046be:	b082      	sub	sp, #8
  4046c0:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  4046c2:	2100      	movs	r1, #0
  4046c4:	204d      	movs	r0, #77	; 0x4d
  4046c6:	4b07      	ldr	r3, [pc, #28]	; (4046e4 <aat31xx_disable_backlight+0x28>)
  4046c8:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  4046ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4046ce:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  4046d0:	bf00      	nop
  4046d2:	687b      	ldr	r3, [r7, #4]
  4046d4:	1e5a      	subs	r2, r3, #1
  4046d6:	607a      	str	r2, [r7, #4]
  4046d8:	2b00      	cmp	r3, #0
  4046da:	d1fa      	bne.n	4046d2 <aat31xx_disable_backlight+0x16>
	}
}
  4046dc:	bf00      	nop
  4046de:	3708      	adds	r7, #8
  4046e0:	46bd      	mov	sp, r7
  4046e2:	bd80      	pop	{r7, pc}
  4046e4:	004045c5 	.word	0x004045c5

004046e8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4046e8:	b480      	push	{r7}
  4046ea:	b083      	sub	sp, #12
  4046ec:	af00      	add	r7, sp, #0
  4046ee:	4603      	mov	r3, r0
  4046f0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4046f2:	4908      	ldr	r1, [pc, #32]	; (404714 <NVIC_EnableIRQ+0x2c>)
  4046f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4046f8:	095b      	lsrs	r3, r3, #5
  4046fa:	79fa      	ldrb	r2, [r7, #7]
  4046fc:	f002 021f 	and.w	r2, r2, #31
  404700:	2001      	movs	r0, #1
  404702:	fa00 f202 	lsl.w	r2, r0, r2
  404706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40470a:	bf00      	nop
  40470c:	370c      	adds	r7, #12
  40470e:	46bd      	mov	sp, r7
  404710:	bc80      	pop	{r7}
  404712:	4770      	bx	lr
  404714:	e000e100 	.word	0xe000e100

00404718 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  404718:	b480      	push	{r7}
  40471a:	b083      	sub	sp, #12
  40471c:	af00      	add	r7, sp, #0
  40471e:	4603      	mov	r3, r0
  404720:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  404722:	4909      	ldr	r1, [pc, #36]	; (404748 <NVIC_DisableIRQ+0x30>)
  404724:	f997 3007 	ldrsb.w	r3, [r7, #7]
  404728:	095b      	lsrs	r3, r3, #5
  40472a:	79fa      	ldrb	r2, [r7, #7]
  40472c:	f002 021f 	and.w	r2, r2, #31
  404730:	2001      	movs	r0, #1
  404732:	fa00 f202 	lsl.w	r2, r0, r2
  404736:	3320      	adds	r3, #32
  404738:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40473c:	bf00      	nop
  40473e:	370c      	adds	r7, #12
  404740:	46bd      	mov	sp, r7
  404742:	bc80      	pop	{r7}
  404744:	4770      	bx	lr
  404746:	bf00      	nop
  404748:	e000e100 	.word	0xe000e100

0040474c <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  40474c:	b480      	push	{r7}
  40474e:	b083      	sub	sp, #12
  404750:	af00      	add	r7, sp, #0
  404752:	4603      	mov	r3, r0
  404754:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  404756:	4909      	ldr	r1, [pc, #36]	; (40477c <NVIC_ClearPendingIRQ+0x30>)
  404758:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40475c:	095b      	lsrs	r3, r3, #5
  40475e:	79fa      	ldrb	r2, [r7, #7]
  404760:	f002 021f 	and.w	r2, r2, #31
  404764:	2001      	movs	r0, #1
  404766:	fa00 f202 	lsl.w	r2, r0, r2
  40476a:	3360      	adds	r3, #96	; 0x60
  40476c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  404770:	bf00      	nop
  404772:	370c      	adds	r7, #12
  404774:	46bd      	mov	sp, r7
  404776:	bc80      	pop	{r7}
  404778:	4770      	bx	lr
  40477a:	bf00      	nop
  40477c:	e000e100 	.word	0xe000e100

00404780 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  404780:	b480      	push	{r7}
  404782:	b083      	sub	sp, #12
  404784:	af00      	add	r7, sp, #0
  404786:	4603      	mov	r3, r0
  404788:	6039      	str	r1, [r7, #0]
  40478a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  40478c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  404790:	2b00      	cmp	r3, #0
  404792:	da0b      	bge.n	4047ac <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  404794:	490d      	ldr	r1, [pc, #52]	; (4047cc <NVIC_SetPriority+0x4c>)
  404796:	79fb      	ldrb	r3, [r7, #7]
  404798:	f003 030f 	and.w	r3, r3, #15
  40479c:	3b04      	subs	r3, #4
  40479e:	683a      	ldr	r2, [r7, #0]
  4047a0:	b2d2      	uxtb	r2, r2
  4047a2:	0112      	lsls	r2, r2, #4
  4047a4:	b2d2      	uxtb	r2, r2
  4047a6:	440b      	add	r3, r1
  4047a8:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  4047aa:	e009      	b.n	4047c0 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4047ac:	4908      	ldr	r1, [pc, #32]	; (4047d0 <NVIC_SetPriority+0x50>)
  4047ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4047b2:	683a      	ldr	r2, [r7, #0]
  4047b4:	b2d2      	uxtb	r2, r2
  4047b6:	0112      	lsls	r2, r2, #4
  4047b8:	b2d2      	uxtb	r2, r2
  4047ba:	440b      	add	r3, r1
  4047bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4047c0:	bf00      	nop
  4047c2:	370c      	adds	r7, #12
  4047c4:	46bd      	mov	sp, r7
  4047c6:	bc80      	pop	{r7}
  4047c8:	4770      	bx	lr
  4047ca:	bf00      	nop
  4047cc:	e000ed00 	.word	0xe000ed00
  4047d0:	e000e100 	.word	0xe000e100

004047d4 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  4047d4:	b480      	push	{r7}
  4047d6:	b083      	sub	sp, #12
  4047d8:	af00      	add	r7, sp, #0
  4047da:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4047dc:	687b      	ldr	r3, [r7, #4]
  4047de:	2280      	movs	r2, #128	; 0x80
  4047e0:	601a      	str	r2, [r3, #0]
}
  4047e2:	bf00      	nop
  4047e4:	370c      	adds	r7, #12
  4047e6:	46bd      	mov	sp, r7
  4047e8:	bc80      	pop	{r7}
  4047ea:	4770      	bx	lr

004047ec <spi_enable>:
 * \brief Enable SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
  4047ec:	b480      	push	{r7}
  4047ee:	b083      	sub	sp, #12
  4047f0:	af00      	add	r7, sp, #0
  4047f2:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4047f4:	687b      	ldr	r3, [r7, #4]
  4047f6:	2201      	movs	r2, #1
  4047f8:	601a      	str	r2, [r3, #0]
}
  4047fa:	bf00      	nop
  4047fc:	370c      	adds	r7, #12
  4047fe:	46bd      	mov	sp, r7
  404800:	bc80      	pop	{r7}
  404802:	4770      	bx	lr

00404804 <spi_disable>:
 * should check TX_EMPTY before disabling SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
  404804:	b480      	push	{r7}
  404806:	b083      	sub	sp, #12
  404808:	af00      	add	r7, sp, #0
  40480a:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40480c:	687b      	ldr	r3, [r7, #4]
  40480e:	2202      	movs	r2, #2
  404810:	601a      	str	r2, [r3, #0]
}
  404812:	bf00      	nop
  404814:	370c      	adds	r7, #12
  404816:	46bd      	mov	sp, r7
  404818:	bc80      	pop	{r7}
  40481a:	4770      	bx	lr

0040481c <spi_set_lastxfer>:
 *  The next transfer is the last transfer and after that CS is de-asserted.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
  40481c:	b480      	push	{r7}
  40481e:	b083      	sub	sp, #12
  404820:	af00      	add	r7, sp, #0
  404822:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  404824:	687b      	ldr	r3, [r7, #4]
  404826:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  40482a:	601a      	str	r2, [r3, #0]
}
  40482c:	bf00      	nop
  40482e:	370c      	adds	r7, #12
  404830:	46bd      	mov	sp, r7
  404832:	bc80      	pop	{r7}
  404834:	4770      	bx	lr
  404836:	bf00      	nop

00404838 <spi_enable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  404838:	b480      	push	{r7}
  40483a:	b083      	sub	sp, #12
  40483c:	af00      	add	r7, sp, #0
  40483e:	6078      	str	r0, [r7, #4]
  404840:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IER = ul_sources;
  404842:	687b      	ldr	r3, [r7, #4]
  404844:	683a      	ldr	r2, [r7, #0]
  404846:	615a      	str	r2, [r3, #20]
}
  404848:	bf00      	nop
  40484a:	370c      	adds	r7, #12
  40484c:	46bd      	mov	sp, r7
  40484e:	bc80      	pop	{r7}
  404850:	4770      	bx	lr
  404852:	bf00      	nop

00404854 <spi_disable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  404854:	b480      	push	{r7}
  404856:	b083      	sub	sp, #12
  404858:	af00      	add	r7, sp, #0
  40485a:	6078      	str	r0, [r7, #4]
  40485c:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IDR = ul_sources;
  40485e:	687b      	ldr	r3, [r7, #4]
  404860:	683a      	ldr	r2, [r7, #0]
  404862:	619a      	str	r2, [r3, #24]
}
  404864:	bf00      	nop
  404866:	370c      	adds	r7, #12
  404868:	46bd      	mov	sp, r7
  40486a:	bc80      	pop	{r7}
  40486c:	4770      	bx	lr
  40486e:	bf00      	nop

00404870 <spi_read_interrupt_mask>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
  404870:	b480      	push	{r7}
  404872:	b083      	sub	sp, #12
  404874:	af00      	add	r7, sp, #0
  404876:	6078      	str	r0, [r7, #4]
	return p_spi->SPI_IMR;
  404878:	687b      	ldr	r3, [r7, #4]
  40487a:	69db      	ldr	r3, [r3, #28]
}
  40487c:	4618      	mov	r0, r3
  40487e:	370c      	adds	r7, #12
  404880:	46bd      	mov	sp, r7
  404882:	bc80      	pop	{r7}
  404884:	4770      	bx	lr
  404886:	bf00      	nop

00404888 <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  404888:	b590      	push	{r4, r7, lr}
  40488a:	b083      	sub	sp, #12
  40488c:	af00      	add	r7, sp, #0
  40488e:	4603      	mov	r3, r0
  404890:	71fb      	strb	r3, [r7, #7]
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  404892:	2200      	movs	r2, #0
  404894:	2102      	movs	r1, #2
  404896:	480e      	ldr	r0, [pc, #56]	; (4048d0 <ili9225_write_cmd+0x48>)
  404898:	4b0e      	ldr	r3, [pc, #56]	; (4048d4 <ili9225_write_cmd+0x4c>)
  40489a:	4798      	blx	r3
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  40489c:	480c      	ldr	r0, [pc, #48]	; (4048d0 <ili9225_write_cmd+0x48>)
  40489e:	4b0e      	ldr	r3, [pc, #56]	; (4048d8 <ili9225_write_cmd+0x50>)
  4048a0:	4798      	blx	r3

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  4048a2:	201c      	movs	r0, #28
  4048a4:	4b0d      	ldr	r3, [pc, #52]	; (4048dc <ili9225_write_cmd+0x54>)
  4048a6:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  4048a8:	79fb      	ldrb	r3, [r7, #7]
  4048aa:	b299      	uxth	r1, r3
  4048ac:	2300      	movs	r3, #0
  4048ae:	2202      	movs	r2, #2
  4048b0:	4807      	ldr	r0, [pc, #28]	; (4048d0 <ili9225_write_cmd+0x48>)
  4048b2:	4c0b      	ldr	r4, [pc, #44]	; (4048e0 <ili9225_write_cmd+0x58>)
  4048b4:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  4048b6:	4806      	ldr	r0, [pc, #24]	; (4048d0 <ili9225_write_cmd+0x48>)
  4048b8:	4b0a      	ldr	r3, [pc, #40]	; (4048e4 <ili9225_write_cmd+0x5c>)
  4048ba:	4798      	blx	r3

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  4048bc:	2280      	movs	r2, #128	; 0x80
  4048be:	2102      	movs	r1, #2
  4048c0:	4803      	ldr	r0, [pc, #12]	; (4048d0 <ili9225_write_cmd+0x48>)
  4048c2:	4b04      	ldr	r3, [pc, #16]	; (4048d4 <ili9225_write_cmd+0x4c>)
  4048c4:	4798      	blx	r3
}
  4048c6:	bf00      	nop
  4048c8:	370c      	adds	r7, #12
  4048ca:	46bd      	mov	sp, r7
  4048cc:	bd90      	pop	{r4, r7, pc}
  4048ce:	bf00      	nop
  4048d0:	40008000 	.word	0x40008000
  4048d4:	00405ef5 	.word	0x00405ef5
  4048d8:	004047ed 	.word	0x004047ed
  4048dc:	00405519 	.word	0x00405519
  4048e0:	00405d31 	.word	0x00405d31
  4048e4:	00404805 	.word	0x00404805

004048e8 <ili9225_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
  4048e8:	b580      	push	{r7, lr}
  4048ea:	af00      	add	r7, sp, #0
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  4048ec:	2022      	movs	r0, #34	; 0x22
  4048ee:	4b02      	ldr	r3, [pc, #8]	; (4048f8 <ili9225_write_ram_prepare+0x10>)
  4048f0:	4798      	blx	r3
}
  4048f2:	bf00      	nop
  4048f4:	bd80      	pop	{r7, pc}
  4048f6:	bf00      	nop
  4048f8:	00404889 	.word	0x00404889

004048fc <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  4048fc:	b590      	push	{r4, r7, lr}
  4048fe:	b083      	sub	sp, #12
  404900:	af00      	add	r7, sp, #0
  404902:	4603      	mov	r3, r0
  404904:	80fb      	strh	r3, [r7, #6]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  404906:	4809      	ldr	r0, [pc, #36]	; (40492c <ili9225_write_ram+0x30>)
  404908:	4b09      	ldr	r3, [pc, #36]	; (404930 <ili9225_write_ram+0x34>)
  40490a:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  40490c:	201c      	movs	r0, #28
  40490e:	4b09      	ldr	r3, [pc, #36]	; (404934 <ili9225_write_ram+0x38>)
  404910:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  404912:	88f9      	ldrh	r1, [r7, #6]
  404914:	2300      	movs	r3, #0
  404916:	2202      	movs	r2, #2
  404918:	4804      	ldr	r0, [pc, #16]	; (40492c <ili9225_write_ram+0x30>)
  40491a:	4c07      	ldr	r4, [pc, #28]	; (404938 <ili9225_write_ram+0x3c>)
  40491c:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  40491e:	4803      	ldr	r0, [pc, #12]	; (40492c <ili9225_write_ram+0x30>)
  404920:	4b06      	ldr	r3, [pc, #24]	; (40493c <ili9225_write_ram+0x40>)
  404922:	4798      	blx	r3
}
  404924:	bf00      	nop
  404926:	370c      	adds	r7, #12
  404928:	46bd      	mov	sp, r7
  40492a:	bd90      	pop	{r4, r7, pc}
  40492c:	40008000 	.word	0x40008000
  404930:	004047ed 	.word	0x004047ed
  404934:	004054e9 	.word	0x004054e9
  404938:	00405d31 	.word	0x00405d31
  40493c:	00404805 	.word	0x00404805

00404940 <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  404940:	b590      	push	{r4, r7, lr}
  404942:	b085      	sub	sp, #20
  404944:	af00      	add	r7, sp, #0
  404946:	6078      	str	r0, [r7, #4]
  404948:	6039      	str	r1, [r7, #0]
	volatile uint32_t i;
	if (ul_size == 0)
  40494a:	683b      	ldr	r3, [r7, #0]
  40494c:	2b00      	cmp	r3, #0
  40494e:	d01d      	beq.n	40498c <ili9225_write_ram_buffer+0x4c>
		return;

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  404950:	4810      	ldr	r0, [pc, #64]	; (404994 <ili9225_write_ram_buffer+0x54>)
  404952:	4b11      	ldr	r3, [pc, #68]	; (404998 <ili9225_write_ram_buffer+0x58>)
  404954:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  404956:	201c      	movs	r0, #28
  404958:	4b10      	ldr	r3, [pc, #64]	; (40499c <ili9225_write_ram_buffer+0x5c>)
  40495a:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  40495c:	2300      	movs	r3, #0
  40495e:	60fb      	str	r3, [r7, #12]
  404960:	e00c      	b.n	40497c <ili9225_write_ram_buffer+0x3c>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  404962:	68fb      	ldr	r3, [r7, #12]
  404964:	005b      	lsls	r3, r3, #1
  404966:	687a      	ldr	r2, [r7, #4]
  404968:	4413      	add	r3, r2
  40496a:	8819      	ldrh	r1, [r3, #0]
  40496c:	2300      	movs	r3, #0
  40496e:	2202      	movs	r2, #2
  404970:	4808      	ldr	r0, [pc, #32]	; (404994 <ili9225_write_ram_buffer+0x54>)
  404972:	4c0b      	ldr	r4, [pc, #44]	; (4049a0 <ili9225_write_ram_buffer+0x60>)
  404974:	47a0      	blx	r4
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  404976:	68fb      	ldr	r3, [r7, #12]
  404978:	3301      	adds	r3, #1
  40497a:	60fb      	str	r3, [r7, #12]
  40497c:	68fa      	ldr	r2, [r7, #12]
  40497e:	683b      	ldr	r3, [r7, #0]
  404980:	429a      	cmp	r2, r3
  404982:	d3ee      	bcc.n	404962 <ili9225_write_ram_buffer+0x22>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
  404984:	4803      	ldr	r0, [pc, #12]	; (404994 <ili9225_write_ram_buffer+0x54>)
  404986:	4b07      	ldr	r3, [pc, #28]	; (4049a4 <ili9225_write_ram_buffer+0x64>)
  404988:	4798      	blx	r3
  40498a:	e000      	b.n	40498e <ili9225_write_ram_buffer+0x4e>
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
	volatile uint32_t i;
	if (ul_size == 0)
		return;
  40498c:	bf00      	nop
	for(i = 0; i < ul_size; i++){
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
}
  40498e:	3714      	adds	r7, #20
  404990:	46bd      	mov	sp, r7
  404992:	bd90      	pop	{r4, r7, pc}
  404994:	40008000 	.word	0x40008000
  404998:	004047ed 	.word	0x004047ed
  40499c:	004054e9 	.word	0x004054e9
  4049a0:	00405d31 	.word	0x00405d31
  4049a4:	00404805 	.word	0x00404805

004049a8 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  4049a8:	b580      	push	{r7, lr}
  4049aa:	b082      	sub	sp, #8
  4049ac:	af00      	add	r7, sp, #0
  4049ae:	4603      	mov	r3, r0
  4049b0:	460a      	mov	r2, r1
  4049b2:	71fb      	strb	r3, [r7, #7]
  4049b4:	4613      	mov	r3, r2
  4049b6:	80bb      	strh	r3, [r7, #4]
	ili9225_write_cmd(uc_reg);
  4049b8:	79fb      	ldrb	r3, [r7, #7]
  4049ba:	4618      	mov	r0, r3
  4049bc:	4b04      	ldr	r3, [pc, #16]	; (4049d0 <ili9225_write_register+0x28>)
  4049be:	4798      	blx	r3
	ili9225_write_ram(us_data);
  4049c0:	88bb      	ldrh	r3, [r7, #4]
  4049c2:	4618      	mov	r0, r3
  4049c4:	4b03      	ldr	r3, [pc, #12]	; (4049d4 <ili9225_write_register+0x2c>)
  4049c6:	4798      	blx	r3
}
  4049c8:	bf00      	nop
  4049ca:	3708      	adds	r7, #8
  4049cc:	46bd      	mov	sp, r7
  4049ce:	bd80      	pop	{r7, pc}
  4049d0:	00404889 	.word	0x00404889
  4049d4:	004048fd 	.word	0x004048fd

004049d8 <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  4049d8:	b480      	push	{r7}
  4049da:	b085      	sub	sp, #20
  4049dc:	af00      	add	r7, sp, #0
  4049de:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  4049e0:	2300      	movs	r3, #0
  4049e2:	60fb      	str	r3, [r7, #12]
  4049e4:	e00c      	b.n	404a00 <ili9225_delay+0x28>
		for(i = 0; i < 100000; i++) {
  4049e6:	2300      	movs	r3, #0
  4049e8:	60fb      	str	r3, [r7, #12]
  4049ea:	e002      	b.n	4049f2 <ili9225_delay+0x1a>
  4049ec:	68fb      	ldr	r3, [r7, #12]
  4049ee:	3301      	adds	r3, #1
  4049f0:	60fb      	str	r3, [r7, #12]
  4049f2:	68fb      	ldr	r3, [r7, #12]
  4049f4:	4a07      	ldr	r2, [pc, #28]	; (404a14 <ili9225_delay+0x3c>)
  4049f6:	4293      	cmp	r3, r2
  4049f8:	d9f8      	bls.n	4049ec <ili9225_delay+0x14>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  4049fa:	68fb      	ldr	r3, [r7, #12]
  4049fc:	3301      	adds	r3, #1
  4049fe:	60fb      	str	r3, [r7, #12]
  404a00:	68fa      	ldr	r2, [r7, #12]
  404a02:	687b      	ldr	r3, [r7, #4]
  404a04:	429a      	cmp	r2, r3
  404a06:	d3ee      	bcc.n	4049e6 <ili9225_delay+0xe>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  404a08:	bf00      	nop
  404a0a:	3714      	adds	r7, #20
  404a0c:	46bd      	mov	sp, r7
  404a0e:	bc80      	pop	{r7}
  404a10:	4770      	bx	lr
  404a12:	bf00      	nop
  404a14:	0001869f 	.word	0x0001869f

00404a18 <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  404a18:	b480      	push	{r7}
  404a1a:	b087      	sub	sp, #28
  404a1c:	af00      	add	r7, sp, #0
  404a1e:	60f8      	str	r0, [r7, #12]
  404a20:	60b9      	str	r1, [r7, #8]
  404a22:	607a      	str	r2, [r7, #4]
  404a24:	603b      	str	r3, [r7, #0]
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  404a26:	68fb      	ldr	r3, [r7, #12]
  404a28:	681b      	ldr	r3, [r3, #0]
  404a2a:	2baf      	cmp	r3, #175	; 0xaf
  404a2c:	d902      	bls.n	404a34 <ili9225_check_box_coordinates+0x1c>
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  404a2e:	68fb      	ldr	r3, [r7, #12]
  404a30:	22af      	movs	r2, #175	; 0xaf
  404a32:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  404a34:	687b      	ldr	r3, [r7, #4]
  404a36:	681b      	ldr	r3, [r3, #0]
  404a38:	2baf      	cmp	r3, #175	; 0xaf
  404a3a:	d902      	bls.n	404a42 <ili9225_check_box_coordinates+0x2a>
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  404a3c:	687b      	ldr	r3, [r7, #4]
  404a3e:	22af      	movs	r2, #175	; 0xaf
  404a40:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  404a42:	68bb      	ldr	r3, [r7, #8]
  404a44:	681b      	ldr	r3, [r3, #0]
  404a46:	2bdb      	cmp	r3, #219	; 0xdb
  404a48:	d902      	bls.n	404a50 <ili9225_check_box_coordinates+0x38>
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  404a4a:	68bb      	ldr	r3, [r7, #8]
  404a4c:	22db      	movs	r2, #219	; 0xdb
  404a4e:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  404a50:	683b      	ldr	r3, [r7, #0]
  404a52:	681b      	ldr	r3, [r3, #0]
  404a54:	2bdb      	cmp	r3, #219	; 0xdb
  404a56:	d902      	bls.n	404a5e <ili9225_check_box_coordinates+0x46>
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  404a58:	683b      	ldr	r3, [r7, #0]
  404a5a:	22db      	movs	r2, #219	; 0xdb
  404a5c:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  404a5e:	68fb      	ldr	r3, [r7, #12]
  404a60:	681a      	ldr	r2, [r3, #0]
  404a62:	687b      	ldr	r3, [r7, #4]
  404a64:	681b      	ldr	r3, [r3, #0]
  404a66:	429a      	cmp	r2, r3
  404a68:	d909      	bls.n	404a7e <ili9225_check_box_coordinates+0x66>
		ul = *p_ul_x1;
  404a6a:	68fb      	ldr	r3, [r7, #12]
  404a6c:	681b      	ldr	r3, [r3, #0]
  404a6e:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  404a70:	687b      	ldr	r3, [r7, #4]
  404a72:	681a      	ldr	r2, [r3, #0]
  404a74:	68fb      	ldr	r3, [r7, #12]
  404a76:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = ul;
  404a78:	687b      	ldr	r3, [r7, #4]
  404a7a:	697a      	ldr	r2, [r7, #20]
  404a7c:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  404a7e:	68bb      	ldr	r3, [r7, #8]
  404a80:	681a      	ldr	r2, [r3, #0]
  404a82:	683b      	ldr	r3, [r7, #0]
  404a84:	681b      	ldr	r3, [r3, #0]
  404a86:	429a      	cmp	r2, r3
  404a88:	d909      	bls.n	404a9e <ili9225_check_box_coordinates+0x86>
		ul = *p_ul_y1;
  404a8a:	68bb      	ldr	r3, [r7, #8]
  404a8c:	681b      	ldr	r3, [r3, #0]
  404a8e:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  404a90:	683b      	ldr	r3, [r7, #0]
  404a92:	681a      	ldr	r2, [r3, #0]
  404a94:	68bb      	ldr	r3, [r7, #8]
  404a96:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = ul;
  404a98:	683b      	ldr	r3, [r7, #0]
  404a9a:	697a      	ldr	r2, [r7, #20]
  404a9c:	601a      	str	r2, [r3, #0]
	}
}
  404a9e:	bf00      	nop
  404aa0:	371c      	adds	r7, #28
  404aa2:	46bd      	mov	sp, r7
  404aa4:	bc80      	pop	{r7}
  404aa6:	4770      	bx	lr

00404aa8 <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  404aa8:	b590      	push	{r4, r7, lr}
  404aaa:	b087      	sub	sp, #28
  404aac:	af02      	add	r7, sp, #8
  404aae:	6078      	str	r0, [r7, #4]
	struct spi_device ILI9225_SPI_DEVICE = {
  404ab0:	2302      	movs	r3, #2
  404ab2:	60fb      	str	r3, [r7, #12]
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  404ab4:	201d      	movs	r0, #29
  404ab6:	4b77      	ldr	r3, [pc, #476]	; (404c94 <ili9225_init+0x1ec>)
  404ab8:	4798      	blx	r3
	ili9225_delay(2); /* wait for at least 2ms */
  404aba:	2002      	movs	r0, #2
  404abc:	4b76      	ldr	r3, [pc, #472]	; (404c98 <ili9225_init+0x1f0>)
  404abe:	4798      	blx	r3

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  404ac0:	201d      	movs	r0, #29
  404ac2:	4b76      	ldr	r3, [pc, #472]	; (404c9c <ili9225_init+0x1f4>)
  404ac4:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  404ac6:	2014      	movs	r0, #20
  404ac8:	4b73      	ldr	r3, [pc, #460]	; (404c98 <ili9225_init+0x1f0>)
  404aca:	4798      	blx	r3

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  404acc:	201d      	movs	r0, #29
  404ace:	4b71      	ldr	r3, [pc, #452]	; (404c94 <ili9225_init+0x1ec>)
  404ad0:	4798      	blx	r3
	ili9225_delay(50); /* wait for at least 50ms */
  404ad2:	2032      	movs	r0, #50	; 0x32
  404ad4:	4b70      	ldr	r3, [pc, #448]	; (404c98 <ili9225_init+0x1f0>)
  404ad6:	4798      	blx	r3

	/* Finish current transfer and reset SPI */
	spi_disable(BOARD_ILI9225_SPI);
  404ad8:	4871      	ldr	r0, [pc, #452]	; (404ca0 <ili9225_init+0x1f8>)
  404ada:	4b72      	ldr	r3, [pc, #456]	; (404ca4 <ili9225_init+0x1fc>)
  404adc:	4798      	blx	r3
	spi_reset(BOARD_ILI9225_SPI);
  404ade:	4870      	ldr	r0, [pc, #448]	; (404ca0 <ili9225_init+0x1f8>)
  404ae0:	4b71      	ldr	r3, [pc, #452]	; (404ca8 <ili9225_init+0x200>)
  404ae2:	4798      	blx	r3
	spi_set_lastxfer(BOARD_ILI9225_SPI);
  404ae4:	486e      	ldr	r0, [pc, #440]	; (404ca0 <ili9225_init+0x1f8>)
  404ae6:	4b71      	ldr	r3, [pc, #452]	; (404cac <ili9225_init+0x204>)
  404ae8:	4798      	blx	r3

	/* Enable Interrupt */
	NVIC_DisableIRQ(BOARD_ILI9225_SPI_IRQN);
  404aea:	2015      	movs	r0, #21
  404aec:	4b70      	ldr	r3, [pc, #448]	; (404cb0 <ili9225_init+0x208>)
  404aee:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
  404af0:	2015      	movs	r0, #21
  404af2:	4b70      	ldr	r3, [pc, #448]	; (404cb4 <ili9225_init+0x20c>)
  404af4:	4798      	blx	r3
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
  404af6:	2100      	movs	r1, #0
  404af8:	2015      	movs	r0, #21
  404afa:	4b6f      	ldr	r3, [pc, #444]	; (404cb8 <ili9225_init+0x210>)
  404afc:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);
  404afe:	2015      	movs	r0, #21
  404b00:	4b6e      	ldr	r3, [pc, #440]	; (404cbc <ili9225_init+0x214>)
  404b02:	4798      	blx	r3

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  404b04:	4866      	ldr	r0, [pc, #408]	; (404ca0 <ili9225_init+0x1f8>)
  404b06:	4b6e      	ldr	r3, [pc, #440]	; (404cc0 <ili9225_init+0x218>)
  404b08:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  404b0a:	f107 010c 	add.w	r1, r7, #12
  404b0e:	2300      	movs	r3, #0
  404b10:	9300      	str	r3, [sp, #0]
  404b12:	4b6c      	ldr	r3, [pc, #432]	; (404cc4 <ili9225_init+0x21c>)
  404b14:	2200      	movs	r2, #0
  404b16:	4862      	ldr	r0, [pc, #392]	; (404ca0 <ili9225_init+0x1f8>)
  404b18:	4c6b      	ldr	r4, [pc, #428]	; (404cc8 <ili9225_init+0x220>)
  404b1a:	47a0      	blx	r4
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  404b1c:	f107 030c 	add.w	r3, r7, #12
  404b20:	4619      	mov	r1, r3
  404b22:	485f      	ldr	r0, [pc, #380]	; (404ca0 <ili9225_init+0x1f8>)
  404b24:	4b69      	ldr	r3, [pc, #420]	; (404ccc <ili9225_init+0x224>)
  404b26:	4798      	blx	r3

	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
  404b28:	485d      	ldr	r0, [pc, #372]	; (404ca0 <ili9225_init+0x1f8>)
  404b2a:	4b69      	ldr	r3, [pc, #420]	; (404cd0 <ili9225_init+0x228>)
  404b2c:	4798      	blx	r3
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);
  404b2e:	2101      	movs	r1, #1
  404b30:	485b      	ldr	r0, [pc, #364]	; (404ca0 <ili9225_init+0x1f8>)
  404b32:	4b68      	ldr	r3, [pc, #416]	; (404cd4 <ili9225_init+0x22c>)
  404b34:	4798      	blx	r3

	/* Turn off LCD */
	ili9225_display_off();
  404b36:	4b68      	ldr	r3, [pc, #416]	; (404cd8 <ili9225_init+0x230>)
  404b38:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  404b3a:	f44f 718e 	mov.w	r1, #284	; 0x11c
  404b3e:	2001      	movs	r0, #1
  404b40:	4b66      	ldr	r3, [pc, #408]	; (404cdc <ili9225_init+0x234>)
  404b42:	4798      	blx	r3
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  404b44:	f44f 7180 	mov.w	r1, #256	; 0x100
  404b48:	2002      	movs	r0, #2
  404b4a:	4b64      	ldr	r3, [pc, #400]	; (404cdc <ili9225_init+0x234>)
  404b4c:	4798      	blx	r3
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  404b4e:	f241 0130 	movw	r1, #4144	; 0x1030
  404b52:	2003      	movs	r0, #3
  404b54:	4b61      	ldr	r3, [pc, #388]	; (404cdc <ili9225_init+0x234>)
  404b56:	4798      	blx	r3
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  404b58:	f640 0108 	movw	r1, #2056	; 0x808
  404b5c:	2008      	movs	r0, #8
  404b5e:	4b5f      	ldr	r3, [pc, #380]	; (404cdc <ili9225_init+0x234>)
  404b60:	4798      	blx	r3
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  404b62:	2101      	movs	r1, #1
  404b64:	200c      	movs	r0, #12
  404b66:	4b5d      	ldr	r3, [pc, #372]	; (404cdc <ili9225_init+0x234>)
  404b68:	4798      	blx	r3
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  404b6a:	f640 2101 	movw	r1, #2561	; 0xa01
  404b6e:	200f      	movs	r0, #15
  404b70:	4b5a      	ldr	r3, [pc, #360]	; (404cdc <ili9225_init+0x234>)
  404b72:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  404b74:	21b0      	movs	r1, #176	; 0xb0
  404b76:	2020      	movs	r0, #32
  404b78:	4b58      	ldr	r3, [pc, #352]	; (404cdc <ili9225_init+0x234>)
  404b7a:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  404b7c:	21dc      	movs	r1, #220	; 0xdc
  404b7e:	2021      	movs	r0, #33	; 0x21
  404b80:	4b56      	ldr	r3, [pc, #344]	; (404cdc <ili9225_init+0x234>)
  404b82:	4798      	blx	r3

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  404b84:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  404b88:	2010      	movs	r0, #16
  404b8a:	4b54      	ldr	r3, [pc, #336]	; (404cdc <ili9225_init+0x234>)
  404b8c:	4798      	blx	r3
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  404b8e:	f241 0138 	movw	r1, #4152	; 0x1038
  404b92:	2011      	movs	r0, #17
  404b94:	4b51      	ldr	r3, [pc, #324]	; (404cdc <ili9225_init+0x234>)
  404b96:	4798      	blx	r3
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  404b98:	2032      	movs	r0, #50	; 0x32
  404b9a:	4b3f      	ldr	r3, [pc, #252]	; (404c98 <ili9225_init+0x1f0>)
  404b9c:	4798      	blx	r3

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  404b9e:	f241 1121 	movw	r1, #4385	; 0x1121
  404ba2:	2012      	movs	r0, #18
  404ba4:	4b4d      	ldr	r3, [pc, #308]	; (404cdc <ili9225_init+0x234>)
  404ba6:	4798      	blx	r3
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  404ba8:	214e      	movs	r1, #78	; 0x4e
  404baa:	2013      	movs	r0, #19
  404bac:	4b4b      	ldr	r3, [pc, #300]	; (404cdc <ili9225_init+0x234>)
  404bae:	4798      	blx	r3
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  404bb0:	f246 716f 	movw	r1, #26479	; 0x676f
  404bb4:	2014      	movs	r0, #20
  404bb6:	4b49      	ldr	r3, [pc, #292]	; (404cdc <ili9225_init+0x234>)
  404bb8:	4798      	blx	r3
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  404bba:	2100      	movs	r1, #0
  404bbc:	2030      	movs	r0, #48	; 0x30
  404bbe:	4b47      	ldr	r3, [pc, #284]	; (404cdc <ili9225_init+0x234>)
  404bc0:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  404bc2:	21db      	movs	r1, #219	; 0xdb
  404bc4:	2031      	movs	r0, #49	; 0x31
  404bc6:	4b45      	ldr	r3, [pc, #276]	; (404cdc <ili9225_init+0x234>)
  404bc8:	4798      	blx	r3
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  404bca:	2100      	movs	r1, #0
  404bcc:	2032      	movs	r0, #50	; 0x32
  404bce:	4b43      	ldr	r3, [pc, #268]	; (404cdc <ili9225_init+0x234>)
  404bd0:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  404bd2:	2100      	movs	r1, #0
  404bd4:	2033      	movs	r0, #51	; 0x33
  404bd6:	4b41      	ldr	r3, [pc, #260]	; (404cdc <ili9225_init+0x234>)
  404bd8:	4798      	blx	r3
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  404bda:	21db      	movs	r1, #219	; 0xdb
  404bdc:	2034      	movs	r0, #52	; 0x34
  404bde:	4b3f      	ldr	r3, [pc, #252]	; (404cdc <ili9225_init+0x234>)
  404be0:	4798      	blx	r3
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  404be2:	2100      	movs	r1, #0
  404be4:	2035      	movs	r0, #53	; 0x35
  404be6:	4b3d      	ldr	r3, [pc, #244]	; (404cdc <ili9225_init+0x234>)
  404be8:	4798      	blx	r3
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  404bea:	21b0      	movs	r1, #176	; 0xb0
  404bec:	2036      	movs	r0, #54	; 0x36
  404bee:	4b3b      	ldr	r3, [pc, #236]	; (404cdc <ili9225_init+0x234>)
  404bf0:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  404bf2:	2100      	movs	r1, #0
  404bf4:	2037      	movs	r0, #55	; 0x37
  404bf6:	4b39      	ldr	r3, [pc, #228]	; (404cdc <ili9225_init+0x234>)
  404bf8:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  404bfa:	21dc      	movs	r1, #220	; 0xdc
  404bfc:	2038      	movs	r0, #56	; 0x38
  404bfe:	4b37      	ldr	r3, [pc, #220]	; (404cdc <ili9225_init+0x234>)
  404c00:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  404c02:	2100      	movs	r1, #0
  404c04:	2039      	movs	r0, #57	; 0x39
  404c06:	4b35      	ldr	r3, [pc, #212]	; (404cdc <ili9225_init+0x234>)
  404c08:	4798      	blx	r3

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  404c0a:	2100      	movs	r1, #0
  404c0c:	2050      	movs	r0, #80	; 0x50
  404c0e:	4b33      	ldr	r3, [pc, #204]	; (404cdc <ili9225_init+0x234>)
  404c10:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  404c12:	f240 610a 	movw	r1, #1546	; 0x60a
  404c16:	2051      	movs	r0, #81	; 0x51
  404c18:	4b30      	ldr	r3, [pc, #192]	; (404cdc <ili9225_init+0x234>)
  404c1a:	4798      	blx	r3
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  404c1c:	f640 510a 	movw	r1, #3338	; 0xd0a
  404c20:	2052      	movs	r0, #82	; 0x52
  404c22:	4b2e      	ldr	r3, [pc, #184]	; (404cdc <ili9225_init+0x234>)
  404c24:	4798      	blx	r3
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  404c26:	f240 3103 	movw	r1, #771	; 0x303
  404c2a:	2053      	movs	r0, #83	; 0x53
  404c2c:	4b2b      	ldr	r3, [pc, #172]	; (404cdc <ili9225_init+0x234>)
  404c2e:	4798      	blx	r3
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  404c30:	f640 210d 	movw	r1, #2573	; 0xa0d
  404c34:	2054      	movs	r0, #84	; 0x54
  404c36:	4b29      	ldr	r3, [pc, #164]	; (404cdc <ili9225_init+0x234>)
  404c38:	4798      	blx	r3
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  404c3a:	f640 2106 	movw	r1, #2566	; 0xa06
  404c3e:	2055      	movs	r0, #85	; 0x55
  404c40:	4b26      	ldr	r3, [pc, #152]	; (404cdc <ili9225_init+0x234>)
  404c42:	4798      	blx	r3
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  404c44:	2100      	movs	r1, #0
  404c46:	2056      	movs	r0, #86	; 0x56
  404c48:	4b24      	ldr	r3, [pc, #144]	; (404cdc <ili9225_init+0x234>)
  404c4a:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  404c4c:	f240 3103 	movw	r1, #771	; 0x303
  404c50:	2057      	movs	r0, #87	; 0x57
  404c52:	4b22      	ldr	r3, [pc, #136]	; (404cdc <ili9225_init+0x234>)
  404c54:	4798      	blx	r3
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  404c56:	2100      	movs	r1, #0
  404c58:	2058      	movs	r0, #88	; 0x58
  404c5a:	4b20      	ldr	r3, [pc, #128]	; (404cdc <ili9225_init+0x234>)
  404c5c:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  404c5e:	2100      	movs	r1, #0
  404c60:	2059      	movs	r0, #89	; 0x59
  404c62:	4b1e      	ldr	r3, [pc, #120]	; (404cdc <ili9225_init+0x234>)
  404c64:	4798      	blx	r3

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  404c66:	687b      	ldr	r3, [r7, #4]
  404c68:	681a      	ldr	r2, [r3, #0]
  404c6a:	687b      	ldr	r3, [r7, #4]
  404c6c:	685b      	ldr	r3, [r3, #4]
  404c6e:	2100      	movs	r1, #0
  404c70:	2000      	movs	r0, #0
  404c72:	4c1b      	ldr	r4, [pc, #108]	; (404ce0 <ili9225_init+0x238>)
  404c74:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  404c76:	687b      	ldr	r3, [r7, #4]
  404c78:	689b      	ldr	r3, [r3, #8]
  404c7a:	4618      	mov	r0, r3
  404c7c:	4b19      	ldr	r3, [pc, #100]	; (404ce4 <ili9225_init+0x23c>)
  404c7e:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  404c80:	2100      	movs	r1, #0
  404c82:	2000      	movs	r0, #0
  404c84:	4b18      	ldr	r3, [pc, #96]	; (404ce8 <ili9225_init+0x240>)
  404c86:	4798      	blx	r3
	return 0;
  404c88:	2300      	movs	r3, #0
}
  404c8a:	4618      	mov	r0, r3
  404c8c:	3714      	adds	r7, #20
  404c8e:	46bd      	mov	sp, r7
  404c90:	bd90      	pop	{r4, r7, pc}
  404c92:	bf00      	nop
  404c94:	004054e9 	.word	0x004054e9
  404c98:	004049d9 	.word	0x004049d9
  404c9c:	00405519 	.word	0x00405519
  404ca0:	40008000 	.word	0x40008000
  404ca4:	00404805 	.word	0x00404805
  404ca8:	004047d5 	.word	0x004047d5
  404cac:	0040481d 	.word	0x0040481d
  404cb0:	00404719 	.word	0x00404719
  404cb4:	0040474d 	.word	0x0040474d
  404cb8:	00404781 	.word	0x00404781
  404cbc:	004046e9 	.word	0x004046e9
  404cc0:	00404191 	.word	0x00404191
  404cc4:	00bebc20 	.word	0x00bebc20
  404cc8:	00404201 	.word	0x00404201
  404ccc:	004042b5 	.word	0x004042b5
  404cd0:	004047ed 	.word	0x004047ed
  404cd4:	00404839 	.word	0x00404839
  404cd8:	00404d39 	.word	0x00404d39
  404cdc:	004049a9 	.word	0x004049a9
  404ce0:	00404df9 	.word	0x00404df9
  404ce4:	00404d4d 	.word	0x00404d4d
  404ce8:	00404e6d 	.word	0x00404e6d

00404cec <ili9225_spi_handler>:
/**
 * \brief The SPI_Handler must be called by the SPI Interrupt Service Routine with the
 * corresponding SPI instance to enable ILI9225 driver support.
 */
void ili9225_spi_handler(void)
{
  404cec:	b580      	push	{r7, lr}
  404cee:	b082      	sub	sp, #8
  404cf0:	af00      	add	r7, sp, #0
	uint32_t ul_spi_reg;

	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
  404cf2:	4807      	ldr	r0, [pc, #28]	; (404d10 <ili9225_spi_handler+0x24>)
  404cf4:	4b07      	ldr	r3, [pc, #28]	; (404d14 <ili9225_spi_handler+0x28>)
  404cf6:	4798      	blx	r3
  404cf8:	6078      	str	r0, [r7, #4]
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);
  404cfa:	6879      	ldr	r1, [r7, #4]
  404cfc:	4804      	ldr	r0, [pc, #16]	; (404d10 <ili9225_spi_handler+0x24>)
  404cfe:	4b06      	ldr	r3, [pc, #24]	; (404d18 <ili9225_spi_handler+0x2c>)
  404d00:	4798      	blx	r3

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  404d02:	4b06      	ldr	r3, [pc, #24]	; (404d1c <ili9225_spi_handler+0x30>)
  404d04:	2201      	movs	r2, #1
  404d06:	701a      	strb	r2, [r3, #0]
}
  404d08:	bf00      	nop
  404d0a:	3708      	adds	r7, #8
  404d0c:	46bd      	mov	sp, r7
  404d0e:	bd80      	pop	{r7, pc}
  404d10:	40008000 	.word	0x40008000
  404d14:	00404871 	.word	0x00404871
  404d18:	00404855 	.word	0x00404855
  404d1c:	20000c6c 	.word	0x20000c6c

00404d20 <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  404d20:	b580      	push	{r7, lr}
  404d22:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1,
  404d24:	f241 0117 	movw	r1, #4119	; 0x1017
  404d28:	2007      	movs	r0, #7
  404d2a:	4b02      	ldr	r3, [pc, #8]	; (404d34 <ili9225_display_on+0x14>)
  404d2c:	4798      	blx	r3
			ILI9225_DISP_CTRL1_TEMON |
			ILI9225_DISP_CTRL1_GON |
			ILI9225_DISP_CTRL1_REV |
			ILI9225_DISP_CTRL1_D(0x03));
}
  404d2e:	bf00      	nop
  404d30:	bd80      	pop	{r7, pc}
  404d32:	bf00      	nop
  404d34:	004049a9 	.word	0x004049a9

00404d38 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  404d38:	b580      	push	{r7, lr}
  404d3a:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  404d3c:	2100      	movs	r1, #0
  404d3e:	2007      	movs	r0, #7
  404d40:	4b01      	ldr	r3, [pc, #4]	; (404d48 <ili9225_display_off+0x10>)
  404d42:	4798      	blx	r3
}
  404d44:	bf00      	nop
  404d46:	bd80      	pop	{r7, pc}
  404d48:	004049a9 	.word	0x004049a9

00404d4c <ili9225_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_rgb24bits foreground color.
 */
void ili9225_set_foreground_color(uint32_t ul_rgb24bits)
{
  404d4c:	b480      	push	{r7}
  404d4e:	b085      	sub	sp, #20
  404d50:	af00      	add	r7, sp, #0
  404d52:	6078      	str	r0, [r7, #4]
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  404d54:	687b      	ldr	r3, [r7, #4]
  404d56:	0a1b      	lsrs	r3, r3, #8
  404d58:	b29b      	uxth	r3, r3
  404d5a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
  404d5e:	f023 0307 	bic.w	r3, r3, #7
  404d62:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
  404d64:	687b      	ldr	r3, [r7, #4]
  404d66:	095b      	lsrs	r3, r3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  404d68:	b29b      	uxth	r3, r3
  404d6a:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
  404d6e:	b29b      	uxth	r3, r3
  404d70:	4313      	orrs	r3, r2
  404d72:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  404d74:	687b      	ldr	r3, [r7, #4]
  404d76:	08db      	lsrs	r3, r3, #3
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  404d78:	b29b      	uxth	r3, r3
  404d7a:	f003 031f 	and.w	r3, r3, #31
  404d7e:	b29b      	uxth	r3, r3
  404d80:	4313      	orrs	r3, r2
  404d82:	817b      	strh	r3, [r7, #10]
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  404d84:	2300      	movs	r3, #0
  404d86:	60fb      	str	r3, [r7, #12]
  404d88:	e007      	b.n	404d9a <ili9225_set_foreground_color+0x4e>
		g_ul_pixel_cache[i] = w_color;
  404d8a:	4908      	ldr	r1, [pc, #32]	; (404dac <ili9225_set_foreground_color+0x60>)
  404d8c:	68fb      	ldr	r3, [r7, #12]
  404d8e:	897a      	ldrh	r2, [r7, #10]
  404d90:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  404d94:	68fb      	ldr	r3, [r7, #12]
  404d96:	3301      	adds	r3, #1
  404d98:	60fb      	str	r3, [r7, #12]
  404d9a:	68fb      	ldr	r3, [r7, #12]
  404d9c:	2baf      	cmp	r3, #175	; 0xaf
  404d9e:	d9f4      	bls.n	404d8a <ili9225_set_foreground_color+0x3e>
		g_ul_pixel_cache[i] = w_color;
	}
}
  404da0:	bf00      	nop
  404da2:	3714      	adds	r7, #20
  404da4:	46bd      	mov	sp, r7
  404da6:	bc80      	pop	{r7}
  404da8:	4770      	bx	lr
  404daa:	bf00      	nop
  404dac:	20000b0c 	.word	0x20000b0c

00404db0 <ili9225_fill>:
 * \brief Fill the LCD buffer with the specified color.
 *
 * \param us_color fill color.
 */
void ili9225_fill(ili9225_color_t us_color)
{
  404db0:	b580      	push	{r7, lr}
  404db2:	b084      	sub	sp, #16
  404db4:	af00      	add	r7, sp, #0
  404db6:	4603      	mov	r3, r0
  404db8:	80fb      	strh	r3, [r7, #6]
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
  404dba:	2100      	movs	r1, #0
  404dbc:	2000      	movs	r0, #0
  404dbe:	4b0b      	ldr	r3, [pc, #44]	; (404dec <ili9225_fill+0x3c>)
  404dc0:	4798      	blx	r3
	ili9225_write_ram_prepare();
  404dc2:	4b0b      	ldr	r3, [pc, #44]	; (404df0 <ili9225_fill+0x40>)
  404dc4:	4798      	blx	r3

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  404dc6:	f249 7340 	movw	r3, #38720	; 0x9740
  404dca:	60fb      	str	r3, [r7, #12]
  404dcc:	e006      	b.n	404ddc <ili9225_fill+0x2c>
		ili9225_write_ram(us_color);
  404dce:	88fb      	ldrh	r3, [r7, #6]
  404dd0:	4618      	mov	r0, r3
  404dd2:	4b08      	ldr	r3, [pc, #32]	; (404df4 <ili9225_fill+0x44>)
  404dd4:	4798      	blx	r3
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
	ili9225_write_ram_prepare();

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  404dd6:	68fb      	ldr	r3, [r7, #12]
  404dd8:	3b01      	subs	r3, #1
  404dda:	60fb      	str	r3, [r7, #12]
  404ddc:	68fb      	ldr	r3, [r7, #12]
  404dde:	2b00      	cmp	r3, #0
  404de0:	d1f5      	bne.n	404dce <ili9225_fill+0x1e>
		ili9225_write_ram(us_color);
	}
}
  404de2:	bf00      	nop
  404de4:	3710      	adds	r7, #16
  404de6:	46bd      	mov	sp, r7
  404de8:	bd80      	pop	{r7, pc}
  404dea:	bf00      	nop
  404dec:	00404e6d 	.word	0x00404e6d
  404df0:	004048e9 	.word	0x004048e9
  404df4:	004048fd 	.word	0x004048fd

00404df8 <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  404df8:	b580      	push	{r7, lr}
  404dfa:	b084      	sub	sp, #16
  404dfc:	af00      	add	r7, sp, #0
  404dfe:	60f8      	str	r0, [r7, #12]
  404e00:	60b9      	str	r1, [r7, #8]
  404e02:	607a      	str	r2, [r7, #4]
  404e04:	603b      	str	r3, [r7, #0]
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  404e06:	68fb      	ldr	r3, [r7, #12]
  404e08:	b29a      	uxth	r2, r3
  404e0a:	687b      	ldr	r3, [r7, #4]
  404e0c:	b29b      	uxth	r3, r3
  404e0e:	4413      	add	r3, r2
  404e10:	b29b      	uxth	r3, r3
  404e12:	3b01      	subs	r3, #1
  404e14:	b29b      	uxth	r3, r3
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  404e16:	b2db      	uxtb	r3, r3
  404e18:	b29b      	uxth	r3, r3
  404e1a:	4619      	mov	r1, r3
  404e1c:	2036      	movs	r0, #54	; 0x36
  404e1e:	4b12      	ldr	r3, [pc, #72]	; (404e68 <ili9225_set_window+0x70>)
  404e20:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  404e22:	68fb      	ldr	r3, [r7, #12]
  404e24:	b29b      	uxth	r3, r3
  404e26:	b2db      	uxtb	r3, r3
  404e28:	b29b      	uxth	r3, r3
  404e2a:	4619      	mov	r1, r3
  404e2c:	2037      	movs	r0, #55	; 0x37
  404e2e:	4b0e      	ldr	r3, [pc, #56]	; (404e68 <ili9225_set_window+0x70>)
  404e30:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  404e32:	68bb      	ldr	r3, [r7, #8]
  404e34:	b29a      	uxth	r2, r3
  404e36:	683b      	ldr	r3, [r7, #0]
  404e38:	b29b      	uxth	r3, r3
  404e3a:	4413      	add	r3, r2
  404e3c:	b29b      	uxth	r3, r3
  404e3e:	3b01      	subs	r3, #1
  404e40:	b29b      	uxth	r3, r3
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  404e42:	b2db      	uxtb	r3, r3
  404e44:	b29b      	uxth	r3, r3
  404e46:	4619      	mov	r1, r3
  404e48:	2038      	movs	r0, #56	; 0x38
  404e4a:	4b07      	ldr	r3, [pc, #28]	; (404e68 <ili9225_set_window+0x70>)
  404e4c:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  404e4e:	68bb      	ldr	r3, [r7, #8]
  404e50:	b29b      	uxth	r3, r3
  404e52:	b2db      	uxtb	r3, r3
  404e54:	b29b      	uxth	r3, r3
  404e56:	4619      	mov	r1, r3
  404e58:	2039      	movs	r0, #57	; 0x39
  404e5a:	4b03      	ldr	r3, [pc, #12]	; (404e68 <ili9225_set_window+0x70>)
  404e5c:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
}
  404e5e:	bf00      	nop
  404e60:	3710      	adds	r7, #16
  404e62:	46bd      	mov	sp, r7
  404e64:	bd80      	pop	{r7, pc}
  404e66:	bf00      	nop
  404e68:	004049a9 	.word	0x004049a9

00404e6c <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  404e6c:	b580      	push	{r7, lr}
  404e6e:	b082      	sub	sp, #8
  404e70:	af00      	add	r7, sp, #0
  404e72:	4603      	mov	r3, r0
  404e74:	460a      	mov	r2, r1
  404e76:	80fb      	strh	r3, [r7, #6]
  404e78:	4613      	mov	r3, r2
  404e7a:	80bb      	strh	r3, [r7, #4]
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  404e7c:	88fb      	ldrh	r3, [r7, #6]
  404e7e:	b2db      	uxtb	r3, r3
  404e80:	b29b      	uxth	r3, r3
  404e82:	4619      	mov	r1, r3
  404e84:	2020      	movs	r0, #32
  404e86:	4b06      	ldr	r3, [pc, #24]	; (404ea0 <ili9225_set_cursor_position+0x34>)
  404e88:	4798      	blx	r3
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  404e8a:	88bb      	ldrh	r3, [r7, #4]
  404e8c:	b2db      	uxtb	r3, r3
  404e8e:	b29b      	uxth	r3, r3
  404e90:	4619      	mov	r1, r3
  404e92:	2021      	movs	r0, #33	; 0x21
  404e94:	4b02      	ldr	r3, [pc, #8]	; (404ea0 <ili9225_set_cursor_position+0x34>)
  404e96:	4798      	blx	r3
}
  404e98:	bf00      	nop
  404e9a:	3708      	adds	r7, #8
  404e9c:	46bd      	mov	sp, r7
  404e9e:	bd80      	pop	{r7, pc}
  404ea0:	004049a9 	.word	0x004049a9

00404ea4 <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  404ea4:	b580      	push	{r7, lr}
  404ea6:	b082      	sub	sp, #8
  404ea8:	af00      	add	r7, sp, #0
  404eaa:	6078      	str	r0, [r7, #4]
  404eac:	6039      	str	r1, [r7, #0]
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  404eae:	687b      	ldr	r3, [r7, #4]
  404eb0:	2baf      	cmp	r3, #175	; 0xaf
  404eb2:	d802      	bhi.n	404eba <ili9225_draw_pixel+0x16>
  404eb4:	683b      	ldr	r3, [r7, #0]
  404eb6:	2bdb      	cmp	r3, #219	; 0xdb
  404eb8:	d901      	bls.n	404ebe <ili9225_draw_pixel+0x1a>
		return 1;
  404eba:	2301      	movs	r3, #1
  404ebc:	e00f      	b.n	404ede <ili9225_draw_pixel+0x3a>
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  404ebe:	687b      	ldr	r3, [r7, #4]
  404ec0:	b29b      	uxth	r3, r3
  404ec2:	683a      	ldr	r2, [r7, #0]
  404ec4:	b292      	uxth	r2, r2
  404ec6:	4611      	mov	r1, r2
  404ec8:	4618      	mov	r0, r3
  404eca:	4b07      	ldr	r3, [pc, #28]	; (404ee8 <ili9225_draw_pixel+0x44>)
  404ecc:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  404ece:	4b07      	ldr	r3, [pc, #28]	; (404eec <ili9225_draw_pixel+0x48>)
  404ed0:	4798      	blx	r3
	ili9225_write_ram(*g_ul_pixel_cache);
  404ed2:	4b07      	ldr	r3, [pc, #28]	; (404ef0 <ili9225_draw_pixel+0x4c>)
  404ed4:	881b      	ldrh	r3, [r3, #0]
  404ed6:	4618      	mov	r0, r3
  404ed8:	4b06      	ldr	r3, [pc, #24]	; (404ef4 <ili9225_draw_pixel+0x50>)
  404eda:	4798      	blx	r3
	return 0;
  404edc:	2300      	movs	r3, #0
}
  404ede:	4618      	mov	r0, r3
  404ee0:	3708      	adds	r7, #8
  404ee2:	46bd      	mov	sp, r7
  404ee4:	bd80      	pop	{r7, pc}
  404ee6:	bf00      	nop
  404ee8:	00404e6d 	.word	0x00404e6d
  404eec:	004048e9 	.word	0x004048e9
  404ef0:	20000b0c 	.word	0x20000b0c
  404ef4:	004048fd 	.word	0x004048fd

00404ef8 <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  404ef8:	b590      	push	{r4, r7, lr}
  404efa:	b087      	sub	sp, #28
  404efc:	af00      	add	r7, sp, #0
  404efe:	60f8      	str	r0, [r7, #12]
  404f00:	60b9      	str	r1, [r7, #8]
  404f02:	607a      	str	r2, [r7, #4]
  404f04:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  404f06:	463b      	mov	r3, r7
  404f08:	1d3a      	adds	r2, r7, #4
  404f0a:	f107 0108 	add.w	r1, r7, #8
  404f0e:	f107 000c 	add.w	r0, r7, #12
  404f12:	4c25      	ldr	r4, [pc, #148]	; (404fa8 <ili9225_draw_filled_rectangle+0xb0>)
  404f14:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  404f16:	68f8      	ldr	r0, [r7, #12]
  404f18:	68b9      	ldr	r1, [r7, #8]
  404f1a:	687a      	ldr	r2, [r7, #4]
  404f1c:	68fb      	ldr	r3, [r7, #12]
  404f1e:	1ad3      	subs	r3, r2, r3
  404f20:	1c5c      	adds	r4, r3, #1
  404f22:	683a      	ldr	r2, [r7, #0]
  404f24:	68bb      	ldr	r3, [r7, #8]
  404f26:	1ad3      	subs	r3, r2, r3
  404f28:	3301      	adds	r3, #1
  404f2a:	4622      	mov	r2, r4
  404f2c:	4c1f      	ldr	r4, [pc, #124]	; (404fac <ili9225_draw_filled_rectangle+0xb4>)
  404f2e:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  404f30:	68fb      	ldr	r3, [r7, #12]
  404f32:	b29b      	uxth	r3, r3
  404f34:	68ba      	ldr	r2, [r7, #8]
  404f36:	b292      	uxth	r2, r2
  404f38:	4611      	mov	r1, r2
  404f3a:	4618      	mov	r0, r3
  404f3c:	4b1c      	ldr	r3, [pc, #112]	; (404fb0 <ili9225_draw_filled_rectangle+0xb8>)
  404f3e:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  404f40:	4b1c      	ldr	r3, [pc, #112]	; (404fb4 <ili9225_draw_filled_rectangle+0xbc>)
  404f42:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  404f44:	687a      	ldr	r2, [r7, #4]
  404f46:	68fb      	ldr	r3, [r7, #12]
  404f48:	1ad3      	subs	r3, r2, r3
  404f4a:	3301      	adds	r3, #1
  404f4c:	6839      	ldr	r1, [r7, #0]
  404f4e:	68ba      	ldr	r2, [r7, #8]
  404f50:	1a8a      	subs	r2, r1, r2
  404f52:	3201      	adds	r2, #1
  404f54:	fb02 f303 	mul.w	r3, r2, r3
  404f58:	613b      	str	r3, [r7, #16]
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  404f5a:	693b      	ldr	r3, [r7, #16]
  404f5c:	4a16      	ldr	r2, [pc, #88]	; (404fb8 <ili9225_draw_filled_rectangle+0xc0>)
  404f5e:	fba2 2303 	umull	r2, r3, r2, r3
  404f62:	09db      	lsrs	r3, r3, #7
  404f64:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  404f66:	e003      	b.n	404f70 <ili9225_draw_filled_rectangle+0x78>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  404f68:	21b0      	movs	r1, #176	; 0xb0
  404f6a:	4814      	ldr	r0, [pc, #80]	; (404fbc <ili9225_draw_filled_rectangle+0xc4>)
  404f6c:	4b14      	ldr	r3, [pc, #80]	; (404fc0 <ili9225_draw_filled_rectangle+0xc8>)
  404f6e:	4798      	blx	r3
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  404f70:	697b      	ldr	r3, [r7, #20]
  404f72:	1e5a      	subs	r2, r3, #1
  404f74:	617a      	str	r2, [r7, #20]
  404f76:	2b00      	cmp	r3, #0
  404f78:	d1f6      	bne.n	404f68 <ili9225_draw_filled_rectangle+0x70>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  404f7a:	693a      	ldr	r2, [r7, #16]
  404f7c:	4b0e      	ldr	r3, [pc, #56]	; (404fb8 <ili9225_draw_filled_rectangle+0xc0>)
  404f7e:	fba3 1302 	umull	r1, r3, r3, r2
  404f82:	09db      	lsrs	r3, r3, #7
  404f84:	21b0      	movs	r1, #176	; 0xb0
  404f86:	fb01 f303 	mul.w	r3, r1, r3
  404f8a:	1ad3      	subs	r3, r2, r3
  404f8c:	4619      	mov	r1, r3
  404f8e:	480b      	ldr	r0, [pc, #44]	; (404fbc <ili9225_draw_filled_rectangle+0xc4>)
  404f90:	4b0b      	ldr	r3, [pc, #44]	; (404fc0 <ili9225_draw_filled_rectangle+0xc8>)
  404f92:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  404f94:	23dc      	movs	r3, #220	; 0xdc
  404f96:	22b0      	movs	r2, #176	; 0xb0
  404f98:	2100      	movs	r1, #0
  404f9a:	2000      	movs	r0, #0
  404f9c:	4c03      	ldr	r4, [pc, #12]	; (404fac <ili9225_draw_filled_rectangle+0xb4>)
  404f9e:	47a0      	blx	r4
}
  404fa0:	bf00      	nop
  404fa2:	371c      	adds	r7, #28
  404fa4:	46bd      	mov	sp, r7
  404fa6:	bd90      	pop	{r4, r7, pc}
  404fa8:	00404a19 	.word	0x00404a19
  404fac:	00404df9 	.word	0x00404df9
  404fb0:	00404e6d 	.word	0x00404e6d
  404fb4:	004048e9 	.word	0x004048e9
  404fb8:	ba2e8ba3 	.word	0xba2e8ba3
  404fbc:	20000b0c 	.word	0x20000b0c
  404fc0:	00404941 	.word	0x00404941

00404fc4 <ili9225_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili9225_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  404fc4:	b580      	push	{r7, lr}
  404fc6:	b08a      	sub	sp, #40	; 0x28
  404fc8:	af00      	add	r7, sp, #0
  404fca:	60f8      	str	r0, [r7, #12]
  404fcc:	60b9      	str	r1, [r7, #8]
  404fce:	4613      	mov	r3, r2
  404fd0:	71fb      	strb	r3, [r7, #7]
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  404fd2:	79fa      	ldrb	r2, [r7, #7]
  404fd4:	4613      	mov	r3, r2
  404fd6:	009b      	lsls	r3, r3, #2
  404fd8:	4413      	add	r3, r2
  404fda:	009b      	lsls	r3, r3, #2
  404fdc:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  404fe0:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  404fe2:	2300      	movs	r3, #0
  404fe4:	623b      	str	r3, [r7, #32]
  404fe6:	e04b      	b.n	405080 <ili9225_draw_char+0xbc>
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  404fe8:	6a3b      	ldr	r3, [r7, #32]
  404fea:	005a      	lsls	r2, r3, #1
  404fec:	69fb      	ldr	r3, [r7, #28]
  404fee:	4413      	add	r3, r2
  404ff0:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  404ff2:	69bb      	ldr	r3, [r7, #24]
  404ff4:	3301      	adds	r3, #1
  404ff6:	617b      	str	r3, [r7, #20]

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  404ff8:	2300      	movs	r3, #0
  404ffa:	627b      	str	r3, [r7, #36]	; 0x24
  404ffc:	e019      	b.n	405032 <ili9225_draw_char+0x6e>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  404ffe:	4a24      	ldr	r2, [pc, #144]	; (405090 <ili9225_draw_char+0xcc>)
  405000:	69bb      	ldr	r3, [r7, #24]
  405002:	4413      	add	r3, r2
  405004:	781b      	ldrb	r3, [r3, #0]
  405006:	461a      	mov	r2, r3
  405008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40500a:	f1c3 0307 	rsb	r3, r3, #7
  40500e:	fa42 f303 	asr.w	r3, r2, r3
  405012:	f003 0301 	and.w	r3, r3, #1
  405016:	2b00      	cmp	r3, #0
  405018:	d008      	beq.n	40502c <ili9225_draw_char+0x68>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  40501a:	68fa      	ldr	r2, [r7, #12]
  40501c:	6a3b      	ldr	r3, [r7, #32]
  40501e:	18d0      	adds	r0, r2, r3
  405020:	68ba      	ldr	r2, [r7, #8]
  405022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405024:	4413      	add	r3, r2
  405026:	4619      	mov	r1, r3
  405028:	4b1a      	ldr	r3, [pc, #104]	; (405094 <ili9225_draw_char+0xd0>)
  40502a:	4798      	blx	r3
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  40502c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40502e:	3301      	adds	r3, #1
  405030:	627b      	str	r3, [r7, #36]	; 0x24
  405032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405034:	2b07      	cmp	r3, #7
  405036:	d9e2      	bls.n	404ffe <ili9225_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  405038:	2300      	movs	r3, #0
  40503a:	627b      	str	r3, [r7, #36]	; 0x24
  40503c:	e01a      	b.n	405074 <ili9225_draw_char+0xb0>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  40503e:	4a14      	ldr	r2, [pc, #80]	; (405090 <ili9225_draw_char+0xcc>)
  405040:	697b      	ldr	r3, [r7, #20]
  405042:	4413      	add	r3, r2
  405044:	781b      	ldrb	r3, [r3, #0]
  405046:	461a      	mov	r2, r3
  405048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40504a:	f1c3 0307 	rsb	r3, r3, #7
  40504e:	fa42 f303 	asr.w	r3, r2, r3
  405052:	f003 0301 	and.w	r3, r3, #1
  405056:	2b00      	cmp	r3, #0
  405058:	d009      	beq.n	40506e <ili9225_draw_char+0xaa>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  40505a:	68fa      	ldr	r2, [r7, #12]
  40505c:	6a3b      	ldr	r3, [r7, #32]
  40505e:	18d0      	adds	r0, r2, r3
  405060:	68ba      	ldr	r2, [r7, #8]
  405062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405064:	4413      	add	r3, r2
  405066:	3308      	adds	r3, #8
  405068:	4619      	mov	r1, r3
  40506a:	4b0a      	ldr	r3, [pc, #40]	; (405094 <ili9225_draw_char+0xd0>)
  40506c:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  40506e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405070:	3301      	adds	r3, #1
  405072:	627b      	str	r3, [r7, #36]	; 0x24
  405074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405076:	2b05      	cmp	r3, #5
  405078:	d9e1      	bls.n	40503e <ili9225_draw_char+0x7a>

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  40507a:	6a3b      	ldr	r3, [r7, #32]
  40507c:	3301      	adds	r3, #1
  40507e:	623b      	str	r3, [r7, #32]
  405080:	6a3b      	ldr	r3, [r7, #32]
  405082:	2b09      	cmp	r3, #9
  405084:	d9b0      	bls.n	404fe8 <ili9225_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  405086:	bf00      	nop
  405088:	3728      	adds	r7, #40	; 0x28
  40508a:	46bd      	mov	sp, r7
  40508c:	bd80      	pop	{r7, pc}
  40508e:	bf00      	nop
  405090:	00414084 	.word	0x00414084
  405094:	00404ea5 	.word	0x00404ea5

00405098 <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  405098:	b580      	push	{r7, lr}
  40509a:	b086      	sub	sp, #24
  40509c:	af00      	add	r7, sp, #0
  40509e:	60f8      	str	r0, [r7, #12]
  4050a0:	60b9      	str	r1, [r7, #8]
  4050a2:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  4050a4:	68fb      	ldr	r3, [r7, #12]
  4050a6:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  4050a8:	e01c      	b.n	4050e4 <ili9225_draw_string+0x4c>
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  4050aa:	687b      	ldr	r3, [r7, #4]
  4050ac:	781b      	ldrb	r3, [r3, #0]
  4050ae:	2b0a      	cmp	r3, #10
  4050b0:	d108      	bne.n	4050c4 <ili9225_draw_string+0x2c>
			ul_y += gfont.height + 2;
  4050b2:	230e      	movs	r3, #14
  4050b4:	461a      	mov	r2, r3
  4050b6:	68bb      	ldr	r3, [r7, #8]
  4050b8:	4413      	add	r3, r2
  4050ba:	3302      	adds	r3, #2
  4050bc:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  4050be:	697b      	ldr	r3, [r7, #20]
  4050c0:	60fb      	str	r3, [r7, #12]
  4050c2:	e00c      	b.n	4050de <ili9225_draw_string+0x46>
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
  4050c4:	687b      	ldr	r3, [r7, #4]
  4050c6:	781b      	ldrb	r3, [r3, #0]
  4050c8:	461a      	mov	r2, r3
  4050ca:	68b9      	ldr	r1, [r7, #8]
  4050cc:	68f8      	ldr	r0, [r7, #12]
  4050ce:	4b09      	ldr	r3, [pc, #36]	; (4050f4 <ili9225_draw_string+0x5c>)
  4050d0:	4798      	blx	r3
			ul_x += gfont.width + 2;
  4050d2:	230a      	movs	r3, #10
  4050d4:	461a      	mov	r2, r3
  4050d6:	68fb      	ldr	r3, [r7, #12]
  4050d8:	4413      	add	r3, r2
  4050da:	3302      	adds	r3, #2
  4050dc:	60fb      	str	r3, [r7, #12]
		}
		p_str++;
  4050de:	687b      	ldr	r3, [r7, #4]
  4050e0:	3301      	adds	r3, #1
  4050e2:	607b      	str	r3, [r7, #4]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4050e4:	687b      	ldr	r3, [r7, #4]
  4050e6:	781b      	ldrb	r3, [r3, #0]
  4050e8:	2b00      	cmp	r3, #0
  4050ea:	d1de      	bne.n	4050aa <ili9225_draw_string+0x12>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  4050ec:	bf00      	nop
  4050ee:	3718      	adds	r7, #24
  4050f0:	46bd      	mov	sp, r7
  4050f2:	bd80      	pop	{r7, pc}
  4050f4:	00404fc5 	.word	0x00404fc5

004050f8 <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  4050f8:	b480      	push	{r7}
  4050fa:	b085      	sub	sp, #20
  4050fc:	af00      	add	r7, sp, #0
  4050fe:	60f8      	str	r0, [r7, #12]
  405100:	60b9      	str	r1, [r7, #8]
  405102:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  405104:	68bb      	ldr	r3, [r7, #8]
  405106:	2b00      	cmp	r3, #0
  405108:	d007      	beq.n	40511a <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  40510a:	68bb      	ldr	r3, [r7, #8]
  40510c:	681a      	ldr	r2, [r3, #0]
  40510e:	68fb      	ldr	r3, [r7, #12]
  405110:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  405112:	68bb      	ldr	r3, [r7, #8]
  405114:	685a      	ldr	r2, [r3, #4]
  405116:	68fb      	ldr	r3, [r7, #12]
  405118:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
  40511a:	687b      	ldr	r3, [r7, #4]
  40511c:	2b00      	cmp	r3, #0
  40511e:	d007      	beq.n	405130 <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  405120:	687b      	ldr	r3, [r7, #4]
  405122:	681a      	ldr	r2, [r3, #0]
  405124:	68fb      	ldr	r3, [r7, #12]
  405126:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  405128:	687b      	ldr	r3, [r7, #4]
  40512a:	685a      	ldr	r2, [r3, #4]
  40512c:	68fb      	ldr	r3, [r7, #12]
  40512e:	61da      	str	r2, [r3, #28]
	}
}
  405130:	bf00      	nop
  405132:	3714      	adds	r7, #20
  405134:	46bd      	mov	sp, r7
  405136:	bc80      	pop	{r7}
  405138:	4770      	bx	lr
  40513a:	bf00      	nop

0040513c <pdc_rx_init>:
 */
void pdc_rx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  40513c:	b480      	push	{r7}
  40513e:	b085      	sub	sp, #20
  405140:	af00      	add	r7, sp, #0
  405142:	60f8      	str	r0, [r7, #12]
  405144:	60b9      	str	r1, [r7, #8]
  405146:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  405148:	68bb      	ldr	r3, [r7, #8]
  40514a:	2b00      	cmp	r3, #0
  40514c:	d007      	beq.n	40515e <pdc_rx_init+0x22>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
  40514e:	68bb      	ldr	r3, [r7, #8]
  405150:	681a      	ldr	r2, [r3, #0]
  405152:	68fb      	ldr	r3, [r7, #12]
  405154:	601a      	str	r2, [r3, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
  405156:	68bb      	ldr	r3, [r7, #8]
  405158:	685a      	ldr	r2, [r3, #4]
  40515a:	68fb      	ldr	r3, [r7, #12]
  40515c:	605a      	str	r2, [r3, #4]
	}
	if (p_next_packet) {
  40515e:	687b      	ldr	r3, [r7, #4]
  405160:	2b00      	cmp	r3, #0
  405162:	d007      	beq.n	405174 <pdc_rx_init+0x38>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  405164:	687b      	ldr	r3, [r7, #4]
  405166:	681a      	ldr	r2, [r3, #0]
  405168:	68fb      	ldr	r3, [r7, #12]
  40516a:	611a      	str	r2, [r3, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  40516c:	687b      	ldr	r3, [r7, #4]
  40516e:	685a      	ldr	r2, [r3, #4]
  405170:	68fb      	ldr	r3, [r7, #12]
  405172:	615a      	str	r2, [r3, #20]
	}
}
  405174:	bf00      	nop
  405176:	3714      	adds	r7, #20
  405178:	46bd      	mov	sp, r7
  40517a:	bc80      	pop	{r7}
  40517c:	4770      	bx	lr
  40517e:	bf00      	nop

00405180 <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  405180:	b480      	push	{r7}
  405182:	b083      	sub	sp, #12
  405184:	af00      	add	r7, sp, #0
  405186:	6078      	str	r0, [r7, #4]
  405188:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  40518a:	683a      	ldr	r2, [r7, #0]
  40518c:	f240 1301 	movw	r3, #257	; 0x101
  405190:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  405192:	687a      	ldr	r2, [r7, #4]
  405194:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
}
  405196:	bf00      	nop
  405198:	370c      	adds	r7, #12
  40519a:	46bd      	mov	sp, r7
  40519c:	bc80      	pop	{r7}
  40519e:	4770      	bx	lr

004051a0 <pdc_disable_transfer>:
 *                        (bit PERIPH_PTCR_TXTDIS, bit PERIPH_PTCR_TXTDIS)
 */
void pdc_disable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  4051a0:	b480      	push	{r7}
  4051a2:	b083      	sub	sp, #12
  4051a4:	af00      	add	r7, sp, #0
  4051a6:	6078      	str	r0, [r7, #4]
  4051a8:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  4051aa:	683a      	ldr	r2, [r7, #0]
  4051ac:	f240 2302 	movw	r3, #514	; 0x202
  4051b0:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  4051b2:	687a      	ldr	r2, [r7, #4]
  4051b4:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
}
  4051b6:	bf00      	nop
  4051b8:	370c      	adds	r7, #12
  4051ba:	46bd      	mov	sp, r7
  4051bc:	bc80      	pop	{r7}
  4051be:	4770      	bx	lr

004051c0 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4051c0:	b480      	push	{r7}
  4051c2:	b085      	sub	sp, #20
  4051c4:	af00      	add	r7, sp, #0
  4051c6:	60f8      	str	r0, [r7, #12]
  4051c8:	60b9      	str	r1, [r7, #8]
  4051ca:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4051cc:	687b      	ldr	r3, [r7, #4]
  4051ce:	2b00      	cmp	r3, #0
  4051d0:	d003      	beq.n	4051da <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4051d2:	68fb      	ldr	r3, [r7, #12]
  4051d4:	68ba      	ldr	r2, [r7, #8]
  4051d6:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4051d8:	e002      	b.n	4051e0 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4051da:	68fb      	ldr	r3, [r7, #12]
  4051dc:	68ba      	ldr	r2, [r7, #8]
  4051de:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4051e0:	bf00      	nop
  4051e2:	3714      	adds	r7, #20
  4051e4:	46bd      	mov	sp, r7
  4051e6:	bc80      	pop	{r7}
  4051e8:	4770      	bx	lr
  4051ea:	bf00      	nop

004051ec <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4051ec:	b480      	push	{r7}
  4051ee:	b087      	sub	sp, #28
  4051f0:	af00      	add	r7, sp, #0
  4051f2:	60f8      	str	r0, [r7, #12]
  4051f4:	60b9      	str	r1, [r7, #8]
  4051f6:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4051f8:	68fb      	ldr	r3, [r7, #12]
  4051fa:	687a      	ldr	r2, [r7, #4]
  4051fc:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4051fe:	68bb      	ldr	r3, [r7, #8]
  405200:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  405204:	d04a      	beq.n	40529c <pio_set_peripheral+0xb0>
  405206:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40520a:	d808      	bhi.n	40521e <pio_set_peripheral+0x32>
  40520c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  405210:	d016      	beq.n	405240 <pio_set_peripheral+0x54>
  405212:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  405216:	d02c      	beq.n	405272 <pio_set_peripheral+0x86>
  405218:	2b00      	cmp	r3, #0
  40521a:	d069      	beq.n	4052f0 <pio_set_peripheral+0x104>
  40521c:	e064      	b.n	4052e8 <pio_set_peripheral+0xfc>
  40521e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  405222:	d065      	beq.n	4052f0 <pio_set_peripheral+0x104>
  405224:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  405228:	d803      	bhi.n	405232 <pio_set_peripheral+0x46>
  40522a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40522e:	d04a      	beq.n	4052c6 <pio_set_peripheral+0xda>
  405230:	e05a      	b.n	4052e8 <pio_set_peripheral+0xfc>
  405232:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  405236:	d05b      	beq.n	4052f0 <pio_set_peripheral+0x104>
  405238:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40523c:	d058      	beq.n	4052f0 <pio_set_peripheral+0x104>
  40523e:	e053      	b.n	4052e8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  405240:	68fb      	ldr	r3, [r7, #12]
  405242:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  405244:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  405246:	68fb      	ldr	r3, [r7, #12]
  405248:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40524a:	687b      	ldr	r3, [r7, #4]
  40524c:	43d9      	mvns	r1, r3
  40524e:	697b      	ldr	r3, [r7, #20]
  405250:	400b      	ands	r3, r1
  405252:	401a      	ands	r2, r3
  405254:	68fb      	ldr	r3, [r7, #12]
  405256:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  405258:	68fb      	ldr	r3, [r7, #12]
  40525a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40525c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40525e:	68fb      	ldr	r3, [r7, #12]
  405260:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  405262:	687b      	ldr	r3, [r7, #4]
  405264:	43d9      	mvns	r1, r3
  405266:	697b      	ldr	r3, [r7, #20]
  405268:	400b      	ands	r3, r1
  40526a:	401a      	ands	r2, r3
  40526c:	68fb      	ldr	r3, [r7, #12]
  40526e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  405270:	e03a      	b.n	4052e8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  405272:	68fb      	ldr	r3, [r7, #12]
  405274:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  405276:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  405278:	687a      	ldr	r2, [r7, #4]
  40527a:	697b      	ldr	r3, [r7, #20]
  40527c:	431a      	orrs	r2, r3
  40527e:	68fb      	ldr	r3, [r7, #12]
  405280:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  405282:	68fb      	ldr	r3, [r7, #12]
  405284:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  405286:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  405288:	68fb      	ldr	r3, [r7, #12]
  40528a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40528c:	687b      	ldr	r3, [r7, #4]
  40528e:	43d9      	mvns	r1, r3
  405290:	697b      	ldr	r3, [r7, #20]
  405292:	400b      	ands	r3, r1
  405294:	401a      	ands	r2, r3
  405296:	68fb      	ldr	r3, [r7, #12]
  405298:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40529a:	e025      	b.n	4052e8 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40529c:	68fb      	ldr	r3, [r7, #12]
  40529e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4052a0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4052a2:	68fb      	ldr	r3, [r7, #12]
  4052a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4052a6:	687b      	ldr	r3, [r7, #4]
  4052a8:	43d9      	mvns	r1, r3
  4052aa:	697b      	ldr	r3, [r7, #20]
  4052ac:	400b      	ands	r3, r1
  4052ae:	401a      	ands	r2, r3
  4052b0:	68fb      	ldr	r3, [r7, #12]
  4052b2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4052b4:	68fb      	ldr	r3, [r7, #12]
  4052b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4052b8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4052ba:	687a      	ldr	r2, [r7, #4]
  4052bc:	697b      	ldr	r3, [r7, #20]
  4052be:	431a      	orrs	r2, r3
  4052c0:	68fb      	ldr	r3, [r7, #12]
  4052c2:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4052c4:	e010      	b.n	4052e8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4052c6:	68fb      	ldr	r3, [r7, #12]
  4052c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4052ca:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4052cc:	687a      	ldr	r2, [r7, #4]
  4052ce:	697b      	ldr	r3, [r7, #20]
  4052d0:	431a      	orrs	r2, r3
  4052d2:	68fb      	ldr	r3, [r7, #12]
  4052d4:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4052d6:	68fb      	ldr	r3, [r7, #12]
  4052d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4052da:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4052dc:	687a      	ldr	r2, [r7, #4]
  4052de:	697b      	ldr	r3, [r7, #20]
  4052e0:	431a      	orrs	r2, r3
  4052e2:	68fb      	ldr	r3, [r7, #12]
  4052e4:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4052e6:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4052e8:	68fb      	ldr	r3, [r7, #12]
  4052ea:	687a      	ldr	r2, [r7, #4]
  4052ec:	605a      	str	r2, [r3, #4]
  4052ee:	e000      	b.n	4052f2 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  4052f0:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  4052f2:	371c      	adds	r7, #28
  4052f4:	46bd      	mov	sp, r7
  4052f6:	bc80      	pop	{r7}
  4052f8:	4770      	bx	lr
  4052fa:	bf00      	nop

004052fc <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4052fc:	b580      	push	{r7, lr}
  4052fe:	b084      	sub	sp, #16
  405300:	af00      	add	r7, sp, #0
  405302:	60f8      	str	r0, [r7, #12]
  405304:	60b9      	str	r1, [r7, #8]
  405306:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  405308:	68b9      	ldr	r1, [r7, #8]
  40530a:	68f8      	ldr	r0, [r7, #12]
  40530c:	4b19      	ldr	r3, [pc, #100]	; (405374 <pio_set_input+0x78>)
  40530e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  405310:	687b      	ldr	r3, [r7, #4]
  405312:	f003 0301 	and.w	r3, r3, #1
  405316:	461a      	mov	r2, r3
  405318:	68b9      	ldr	r1, [r7, #8]
  40531a:	68f8      	ldr	r0, [r7, #12]
  40531c:	4b16      	ldr	r3, [pc, #88]	; (405378 <pio_set_input+0x7c>)
  40531e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  405320:	687b      	ldr	r3, [r7, #4]
  405322:	f003 030a 	and.w	r3, r3, #10
  405326:	2b00      	cmp	r3, #0
  405328:	d003      	beq.n	405332 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40532a:	68fb      	ldr	r3, [r7, #12]
  40532c:	68ba      	ldr	r2, [r7, #8]
  40532e:	621a      	str	r2, [r3, #32]
  405330:	e002      	b.n	405338 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  405332:	68fb      	ldr	r3, [r7, #12]
  405334:	68ba      	ldr	r2, [r7, #8]
  405336:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  405338:	687b      	ldr	r3, [r7, #4]
  40533a:	f003 0302 	and.w	r3, r3, #2
  40533e:	2b00      	cmp	r3, #0
  405340:	d004      	beq.n	40534c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  405342:	68fb      	ldr	r3, [r7, #12]
  405344:	68ba      	ldr	r2, [r7, #8]
  405346:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40534a:	e008      	b.n	40535e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40534c:	687b      	ldr	r3, [r7, #4]
  40534e:	f003 0308 	and.w	r3, r3, #8
  405352:	2b00      	cmp	r3, #0
  405354:	d003      	beq.n	40535e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  405356:	68fb      	ldr	r3, [r7, #12]
  405358:	68ba      	ldr	r2, [r7, #8]
  40535a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40535e:	68fb      	ldr	r3, [r7, #12]
  405360:	68ba      	ldr	r2, [r7, #8]
  405362:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  405364:	68fb      	ldr	r3, [r7, #12]
  405366:	68ba      	ldr	r2, [r7, #8]
  405368:	601a      	str	r2, [r3, #0]
}
  40536a:	bf00      	nop
  40536c:	3710      	adds	r7, #16
  40536e:	46bd      	mov	sp, r7
  405370:	bd80      	pop	{r7, pc}
  405372:	bf00      	nop
  405374:	0040549d 	.word	0x0040549d
  405378:	004051c1 	.word	0x004051c1

0040537c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40537c:	b580      	push	{r7, lr}
  40537e:	b084      	sub	sp, #16
  405380:	af00      	add	r7, sp, #0
  405382:	60f8      	str	r0, [r7, #12]
  405384:	60b9      	str	r1, [r7, #8]
  405386:	607a      	str	r2, [r7, #4]
  405388:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40538a:	68b9      	ldr	r1, [r7, #8]
  40538c:	68f8      	ldr	r0, [r7, #12]
  40538e:	4b12      	ldr	r3, [pc, #72]	; (4053d8 <pio_set_output+0x5c>)
  405390:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  405392:	69ba      	ldr	r2, [r7, #24]
  405394:	68b9      	ldr	r1, [r7, #8]
  405396:	68f8      	ldr	r0, [r7, #12]
  405398:	4b10      	ldr	r3, [pc, #64]	; (4053dc <pio_set_output+0x60>)
  40539a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40539c:	683b      	ldr	r3, [r7, #0]
  40539e:	2b00      	cmp	r3, #0
  4053a0:	d003      	beq.n	4053aa <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4053a2:	68fb      	ldr	r3, [r7, #12]
  4053a4:	68ba      	ldr	r2, [r7, #8]
  4053a6:	651a      	str	r2, [r3, #80]	; 0x50
  4053a8:	e002      	b.n	4053b0 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4053aa:	68fb      	ldr	r3, [r7, #12]
  4053ac:	68ba      	ldr	r2, [r7, #8]
  4053ae:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4053b0:	687b      	ldr	r3, [r7, #4]
  4053b2:	2b00      	cmp	r3, #0
  4053b4:	d003      	beq.n	4053be <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4053b6:	68fb      	ldr	r3, [r7, #12]
  4053b8:	68ba      	ldr	r2, [r7, #8]
  4053ba:	631a      	str	r2, [r3, #48]	; 0x30
  4053bc:	e002      	b.n	4053c4 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4053be:	68fb      	ldr	r3, [r7, #12]
  4053c0:	68ba      	ldr	r2, [r7, #8]
  4053c2:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4053c4:	68fb      	ldr	r3, [r7, #12]
  4053c6:	68ba      	ldr	r2, [r7, #8]
  4053c8:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4053ca:	68fb      	ldr	r3, [r7, #12]
  4053cc:	68ba      	ldr	r2, [r7, #8]
  4053ce:	601a      	str	r2, [r3, #0]
}
  4053d0:	bf00      	nop
  4053d2:	3710      	adds	r7, #16
  4053d4:	46bd      	mov	sp, r7
  4053d6:	bd80      	pop	{r7, pc}
  4053d8:	0040549d 	.word	0x0040549d
  4053dc:	004051c1 	.word	0x004051c1

004053e0 <pio_pull_down>:
 * \param ul_pull_down_enable Indicates if the pin(s) internal pull-down shall
 * be configured.
 */
void pio_pull_down(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_down_enable)
{
  4053e0:	b480      	push	{r7}
  4053e2:	b085      	sub	sp, #20
  4053e4:	af00      	add	r7, sp, #0
  4053e6:	60f8      	str	r0, [r7, #12]
  4053e8:	60b9      	str	r1, [r7, #8]
  4053ea:	607a      	str	r2, [r7, #4]
	/* Enable the pull-down if necessary */
	if (ul_pull_down_enable) {
  4053ec:	687b      	ldr	r3, [r7, #4]
  4053ee:	2b00      	cmp	r3, #0
  4053f0:	d004      	beq.n	4053fc <pio_pull_down+0x1c>
		p_pio->PIO_PPDER = ul_mask;
  4053f2:	68fb      	ldr	r3, [r7, #12]
  4053f4:	68ba      	ldr	r2, [r7, #8]
  4053f6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	} else {
		p_pio->PIO_PPDDR = ul_mask;
	}
}
  4053fa:	e003      	b.n	405404 <pio_pull_down+0x24>
{
	/* Enable the pull-down if necessary */
	if (ul_pull_down_enable) {
		p_pio->PIO_PPDER = ul_mask;
	} else {
		p_pio->PIO_PPDDR = ul_mask;
  4053fc:	68fb      	ldr	r3, [r7, #12]
  4053fe:	68ba      	ldr	r2, [r7, #8]
  405400:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
}
  405404:	bf00      	nop
  405406:	3714      	adds	r7, #20
  405408:	46bd      	mov	sp, r7
  40540a:	bc80      	pop	{r7}
  40540c:	4770      	bx	lr
  40540e:	bf00      	nop

00405410 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  405410:	b480      	push	{r7}
  405412:	b085      	sub	sp, #20
  405414:	af00      	add	r7, sp, #0
  405416:	60f8      	str	r0, [r7, #12]
  405418:	60b9      	str	r1, [r7, #8]
  40541a:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  40541c:	687b      	ldr	r3, [r7, #4]
  40541e:	f003 0310 	and.w	r3, r3, #16
  405422:	2b00      	cmp	r3, #0
  405424:	d020      	beq.n	405468 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  405426:	68fb      	ldr	r3, [r7, #12]
  405428:	68ba      	ldr	r2, [r7, #8]
  40542a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40542e:	687b      	ldr	r3, [r7, #4]
  405430:	f003 0320 	and.w	r3, r3, #32
  405434:	2b00      	cmp	r3, #0
  405436:	d004      	beq.n	405442 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  405438:	68fb      	ldr	r3, [r7, #12]
  40543a:	68ba      	ldr	r2, [r7, #8]
  40543c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  405440:	e003      	b.n	40544a <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  405442:	68fb      	ldr	r3, [r7, #12]
  405444:	68ba      	ldr	r2, [r7, #8]
  405446:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40544a:	687b      	ldr	r3, [r7, #4]
  40544c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  405450:	2b00      	cmp	r3, #0
  405452:	d004      	beq.n	40545e <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  405454:	68fb      	ldr	r3, [r7, #12]
  405456:	68ba      	ldr	r2, [r7, #8]
  405458:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  40545c:	e008      	b.n	405470 <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40545e:	68fb      	ldr	r3, [r7, #12]
  405460:	68ba      	ldr	r2, [r7, #8]
  405462:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  405466:	e003      	b.n	405470 <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  405468:	68fb      	ldr	r3, [r7, #12]
  40546a:	68ba      	ldr	r2, [r7, #8]
  40546c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  405470:	bf00      	nop
  405472:	3714      	adds	r7, #20
  405474:	46bd      	mov	sp, r7
  405476:	bc80      	pop	{r7}
  405478:	4770      	bx	lr
  40547a:	bf00      	nop

0040547c <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40547c:	b480      	push	{r7}
  40547e:	b083      	sub	sp, #12
  405480:	af00      	add	r7, sp, #0
  405482:	6078      	str	r0, [r7, #4]
  405484:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  405486:	687b      	ldr	r3, [r7, #4]
  405488:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  40548a:	687b      	ldr	r3, [r7, #4]
  40548c:	683a      	ldr	r2, [r7, #0]
  40548e:	641a      	str	r2, [r3, #64]	; 0x40
}
  405490:	bf00      	nop
  405492:	370c      	adds	r7, #12
  405494:	46bd      	mov	sp, r7
  405496:	bc80      	pop	{r7}
  405498:	4770      	bx	lr
  40549a:	bf00      	nop

0040549c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40549c:	b480      	push	{r7}
  40549e:	b083      	sub	sp, #12
  4054a0:	af00      	add	r7, sp, #0
  4054a2:	6078      	str	r0, [r7, #4]
  4054a4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4054a6:	687b      	ldr	r3, [r7, #4]
  4054a8:	683a      	ldr	r2, [r7, #0]
  4054aa:	645a      	str	r2, [r3, #68]	; 0x44
}
  4054ac:	bf00      	nop
  4054ae:	370c      	adds	r7, #12
  4054b0:	46bd      	mov	sp, r7
  4054b2:	bc80      	pop	{r7}
  4054b4:	4770      	bx	lr
  4054b6:	bf00      	nop

004054b8 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4054b8:	b480      	push	{r7}
  4054ba:	b083      	sub	sp, #12
  4054bc:	af00      	add	r7, sp, #0
  4054be:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4054c0:	687b      	ldr	r3, [r7, #4]
  4054c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4054c4:	4618      	mov	r0, r3
  4054c6:	370c      	adds	r7, #12
  4054c8:	46bd      	mov	sp, r7
  4054ca:	bc80      	pop	{r7}
  4054cc:	4770      	bx	lr
  4054ce:	bf00      	nop

004054d0 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4054d0:	b480      	push	{r7}
  4054d2:	b083      	sub	sp, #12
  4054d4:	af00      	add	r7, sp, #0
  4054d6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4054d8:	687b      	ldr	r3, [r7, #4]
  4054da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4054dc:	4618      	mov	r0, r3
  4054de:	370c      	adds	r7, #12
  4054e0:	46bd      	mov	sp, r7
  4054e2:	bc80      	pop	{r7}
  4054e4:	4770      	bx	lr
  4054e6:	bf00      	nop

004054e8 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  4054e8:	b580      	push	{r7, lr}
  4054ea:	b084      	sub	sp, #16
  4054ec:	af00      	add	r7, sp, #0
  4054ee:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4054f0:	6878      	ldr	r0, [r7, #4]
  4054f2:	4b08      	ldr	r3, [pc, #32]	; (405514 <pio_set_pin_high+0x2c>)
  4054f4:	4798      	blx	r3
  4054f6:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4054f8:	687b      	ldr	r3, [r7, #4]
  4054fa:	f003 031f 	and.w	r3, r3, #31
  4054fe:	2201      	movs	r2, #1
  405500:	fa02 f303 	lsl.w	r3, r2, r3
  405504:	461a      	mov	r2, r3
  405506:	68fb      	ldr	r3, [r7, #12]
  405508:	631a      	str	r2, [r3, #48]	; 0x30
}
  40550a:	bf00      	nop
  40550c:	3710      	adds	r7, #16
  40550e:	46bd      	mov	sp, r7
  405510:	bd80      	pop	{r7, pc}
  405512:	bf00      	nop
  405514:	0040587d 	.word	0x0040587d

00405518 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  405518:	b580      	push	{r7, lr}
  40551a:	b084      	sub	sp, #16
  40551c:	af00      	add	r7, sp, #0
  40551e:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  405520:	6878      	ldr	r0, [r7, #4]
  405522:	4b08      	ldr	r3, [pc, #32]	; (405544 <pio_set_pin_low+0x2c>)
  405524:	4798      	blx	r3
  405526:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  405528:	687b      	ldr	r3, [r7, #4]
  40552a:	f003 031f 	and.w	r3, r3, #31
  40552e:	2201      	movs	r2, #1
  405530:	fa02 f303 	lsl.w	r3, r2, r3
  405534:	461a      	mov	r2, r3
  405536:	68fb      	ldr	r3, [r7, #12]
  405538:	635a      	str	r2, [r3, #52]	; 0x34
}
  40553a:	bf00      	nop
  40553c:	3710      	adds	r7, #16
  40553e:	46bd      	mov	sp, r7
  405540:	bd80      	pop	{r7, pc}
  405542:	bf00      	nop
  405544:	0040587d 	.word	0x0040587d

00405548 <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
  405548:	b580      	push	{r7, lr}
  40554a:	b084      	sub	sp, #16
  40554c:	af00      	add	r7, sp, #0
  40554e:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  405550:	6878      	ldr	r0, [r7, #4]
  405552:	4b12      	ldr	r3, [pc, #72]	; (40559c <pio_toggle_pin+0x54>)
  405554:	4798      	blx	r3
  405556:	60f8      	str	r0, [r7, #12]

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  405558:	68fb      	ldr	r3, [r7, #12]
  40555a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  40555c:	687a      	ldr	r2, [r7, #4]
  40555e:	f002 021f 	and.w	r2, r2, #31
  405562:	2101      	movs	r1, #1
  405564:	fa01 f202 	lsl.w	r2, r1, r2
  405568:	4013      	ands	r3, r2
  40556a:	2b00      	cmp	r3, #0
  40556c:	d009      	beq.n	405582 <pio_toggle_pin+0x3a>
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  40556e:	687b      	ldr	r3, [r7, #4]
  405570:	f003 031f 	and.w	r3, r3, #31
  405574:	2201      	movs	r2, #1
  405576:	fa02 f303 	lsl.w	r3, r2, r3
  40557a:	461a      	mov	r2, r3
  40557c:	68fb      	ldr	r3, [r7, #12]
  40557e:	635a      	str	r2, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
	}
}
  405580:	e008      	b.n	405594 <pio_toggle_pin+0x4c>
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  405582:	687b      	ldr	r3, [r7, #4]
  405584:	f003 031f 	and.w	r3, r3, #31
  405588:	2201      	movs	r2, #1
  40558a:	fa02 f303 	lsl.w	r3, r2, r3
  40558e:	461a      	mov	r2, r3
  405590:	68fb      	ldr	r3, [r7, #12]
  405592:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
  405594:	bf00      	nop
  405596:	3710      	adds	r7, #16
  405598:	46bd      	mov	sp, r7
  40559a:	bd80      	pop	{r7, pc}
  40559c:	0040587d 	.word	0x0040587d

004055a0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4055a0:	b590      	push	{r4, r7, lr}
  4055a2:	b087      	sub	sp, #28
  4055a4:	af02      	add	r7, sp, #8
  4055a6:	6078      	str	r0, [r7, #4]
  4055a8:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4055aa:	6878      	ldr	r0, [r7, #4]
  4055ac:	4b63      	ldr	r3, [pc, #396]	; (40573c <pio_configure_pin+0x19c>)
  4055ae:	4798      	blx	r3
  4055b0:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4055b2:	683b      	ldr	r3, [r7, #0]
  4055b4:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  4055b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4055bc:	d067      	beq.n	40568e <pio_configure_pin+0xee>
  4055be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4055c2:	d809      	bhi.n	4055d8 <pio_configure_pin+0x38>
  4055c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4055c8:	d02b      	beq.n	405622 <pio_configure_pin+0x82>
  4055ca:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4055ce:	d043      	beq.n	405658 <pio_configure_pin+0xb8>
  4055d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4055d4:	d00a      	beq.n	4055ec <pio_configure_pin+0x4c>
  4055d6:	e0a9      	b.n	40572c <pio_configure_pin+0x18c>
  4055d8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4055dc:	d07e      	beq.n	4056dc <pio_configure_pin+0x13c>
  4055de:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4055e2:	d07b      	beq.n	4056dc <pio_configure_pin+0x13c>
  4055e4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4055e8:	d06c      	beq.n	4056c4 <pio_configure_pin+0x124>
  4055ea:	e09f      	b.n	40572c <pio_configure_pin+0x18c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4055ec:	687b      	ldr	r3, [r7, #4]
  4055ee:	f003 031f 	and.w	r3, r3, #31
  4055f2:	2201      	movs	r2, #1
  4055f4:	fa02 f303 	lsl.w	r3, r2, r3
  4055f8:	461a      	mov	r2, r3
  4055fa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4055fe:	68f8      	ldr	r0, [r7, #12]
  405600:	4b4f      	ldr	r3, [pc, #316]	; (405740 <pio_configure_pin+0x1a0>)
  405602:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  405604:	687b      	ldr	r3, [r7, #4]
  405606:	f003 031f 	and.w	r3, r3, #31
  40560a:	2201      	movs	r2, #1
  40560c:	fa02 f303 	lsl.w	r3, r2, r3
  405610:	4619      	mov	r1, r3
  405612:	683b      	ldr	r3, [r7, #0]
  405614:	f003 0301 	and.w	r3, r3, #1
  405618:	461a      	mov	r2, r3
  40561a:	68f8      	ldr	r0, [r7, #12]
  40561c:	4b49      	ldr	r3, [pc, #292]	; (405744 <pio_configure_pin+0x1a4>)
  40561e:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  405620:	e086      	b.n	405730 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  405622:	687b      	ldr	r3, [r7, #4]
  405624:	f003 031f 	and.w	r3, r3, #31
  405628:	2201      	movs	r2, #1
  40562a:	fa02 f303 	lsl.w	r3, r2, r3
  40562e:	461a      	mov	r2, r3
  405630:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  405634:	68f8      	ldr	r0, [r7, #12]
  405636:	4b42      	ldr	r3, [pc, #264]	; (405740 <pio_configure_pin+0x1a0>)
  405638:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40563a:	687b      	ldr	r3, [r7, #4]
  40563c:	f003 031f 	and.w	r3, r3, #31
  405640:	2201      	movs	r2, #1
  405642:	fa02 f303 	lsl.w	r3, r2, r3
  405646:	4619      	mov	r1, r3
  405648:	683b      	ldr	r3, [r7, #0]
  40564a:	f003 0301 	and.w	r3, r3, #1
  40564e:	461a      	mov	r2, r3
  405650:	68f8      	ldr	r0, [r7, #12]
  405652:	4b3c      	ldr	r3, [pc, #240]	; (405744 <pio_configure_pin+0x1a4>)
  405654:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  405656:	e06b      	b.n	405730 <pio_configure_pin+0x190>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  405658:	687b      	ldr	r3, [r7, #4]
  40565a:	f003 031f 	and.w	r3, r3, #31
  40565e:	2201      	movs	r2, #1
  405660:	fa02 f303 	lsl.w	r3, r2, r3
  405664:	461a      	mov	r2, r3
  405666:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40566a:	68f8      	ldr	r0, [r7, #12]
  40566c:	4b34      	ldr	r3, [pc, #208]	; (405740 <pio_configure_pin+0x1a0>)
  40566e:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  405670:	687b      	ldr	r3, [r7, #4]
  405672:	f003 031f 	and.w	r3, r3, #31
  405676:	2201      	movs	r2, #1
  405678:	fa02 f303 	lsl.w	r3, r2, r3
  40567c:	4619      	mov	r1, r3
  40567e:	683b      	ldr	r3, [r7, #0]
  405680:	f003 0301 	and.w	r3, r3, #1
  405684:	461a      	mov	r2, r3
  405686:	68f8      	ldr	r0, [r7, #12]
  405688:	4b2e      	ldr	r3, [pc, #184]	; (405744 <pio_configure_pin+0x1a4>)
  40568a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40568c:	e050      	b.n	405730 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40568e:	687b      	ldr	r3, [r7, #4]
  405690:	f003 031f 	and.w	r3, r3, #31
  405694:	2201      	movs	r2, #1
  405696:	fa02 f303 	lsl.w	r3, r2, r3
  40569a:	461a      	mov	r2, r3
  40569c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4056a0:	68f8      	ldr	r0, [r7, #12]
  4056a2:	4b27      	ldr	r3, [pc, #156]	; (405740 <pio_configure_pin+0x1a0>)
  4056a4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4056a6:	687b      	ldr	r3, [r7, #4]
  4056a8:	f003 031f 	and.w	r3, r3, #31
  4056ac:	2201      	movs	r2, #1
  4056ae:	fa02 f303 	lsl.w	r3, r2, r3
  4056b2:	4619      	mov	r1, r3
  4056b4:	683b      	ldr	r3, [r7, #0]
  4056b6:	f003 0301 	and.w	r3, r3, #1
  4056ba:	461a      	mov	r2, r3
  4056bc:	68f8      	ldr	r0, [r7, #12]
  4056be:	4b21      	ldr	r3, [pc, #132]	; (405744 <pio_configure_pin+0x1a4>)
  4056c0:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4056c2:	e035      	b.n	405730 <pio_configure_pin+0x190>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4056c4:	687b      	ldr	r3, [r7, #4]
  4056c6:	f003 031f 	and.w	r3, r3, #31
  4056ca:	2201      	movs	r2, #1
  4056cc:	fa02 f303 	lsl.w	r3, r2, r3
  4056d0:	683a      	ldr	r2, [r7, #0]
  4056d2:	4619      	mov	r1, r3
  4056d4:	68f8      	ldr	r0, [r7, #12]
  4056d6:	4b1c      	ldr	r3, [pc, #112]	; (405748 <pio_configure_pin+0x1a8>)
  4056d8:	4798      	blx	r3
		break;
  4056da:	e029      	b.n	405730 <pio_configure_pin+0x190>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4056dc:	687b      	ldr	r3, [r7, #4]
  4056de:	f003 031f 	and.w	r3, r3, #31
  4056e2:	2201      	movs	r2, #1
  4056e4:	fa02 f303 	lsl.w	r3, r2, r3
  4056e8:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4056ea:	683b      	ldr	r3, [r7, #0]
  4056ec:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4056f0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4056f4:	bf0c      	ite	eq
  4056f6:	2301      	moveq	r3, #1
  4056f8:	2300      	movne	r3, #0
  4056fa:	b2db      	uxtb	r3, r3
  4056fc:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  4056fe:	683b      	ldr	r3, [r7, #0]
  405700:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  405704:	2b00      	cmp	r3, #0
  405706:	bf14      	ite	ne
  405708:	2301      	movne	r3, #1
  40570a:	2300      	moveq	r3, #0
  40570c:	b2db      	uxtb	r3, r3
  40570e:	4618      	mov	r0, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  405710:	683b      	ldr	r3, [r7, #0]
  405712:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  405716:	2b00      	cmp	r3, #0
  405718:	bf14      	ite	ne
  40571a:	2301      	movne	r3, #1
  40571c:	2300      	moveq	r3, #0
  40571e:	b2db      	uxtb	r3, r3
  405720:	9300      	str	r3, [sp, #0]
  405722:	4603      	mov	r3, r0
  405724:	68f8      	ldr	r0, [r7, #12]
  405726:	4c09      	ldr	r4, [pc, #36]	; (40574c <pio_configure_pin+0x1ac>)
  405728:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40572a:	e001      	b.n	405730 <pio_configure_pin+0x190>

	default:
		return 0;
  40572c:	2300      	movs	r3, #0
  40572e:	e000      	b.n	405732 <pio_configure_pin+0x192>
	}

	return 1;
  405730:	2301      	movs	r3, #1
}
  405732:	4618      	mov	r0, r3
  405734:	3714      	adds	r7, #20
  405736:	46bd      	mov	sp, r7
  405738:	bd90      	pop	{r4, r7, pc}
  40573a:	bf00      	nop
  40573c:	0040587d 	.word	0x0040587d
  405740:	004051ed 	.word	0x004051ed
  405744:	004051c1 	.word	0x004051c1
  405748:	004052fd 	.word	0x004052fd
  40574c:	0040537d 	.word	0x0040537d

00405750 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  405750:	b590      	push	{r4, r7, lr}
  405752:	b087      	sub	sp, #28
  405754:	af02      	add	r7, sp, #8
  405756:	60f8      	str	r0, [r7, #12]
  405758:	60b9      	str	r1, [r7, #8]
  40575a:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40575c:	687b      	ldr	r3, [r7, #4]
  40575e:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  405762:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  405766:	d043      	beq.n	4057f0 <pio_configure_pin_group+0xa0>
  405768:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40576c:	d809      	bhi.n	405782 <pio_configure_pin_group+0x32>
  40576e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  405772:	d01f      	beq.n	4057b4 <pio_configure_pin_group+0x64>
  405774:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  405778:	d02b      	beq.n	4057d2 <pio_configure_pin_group+0x82>
  40577a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40577e:	d00a      	beq.n	405796 <pio_configure_pin_group+0x46>
  405780:	e06d      	b.n	40585e <pio_configure_pin_group+0x10e>
  405782:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  405786:	d048      	beq.n	40581a <pio_configure_pin_group+0xca>
  405788:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40578c:	d045      	beq.n	40581a <pio_configure_pin_group+0xca>
  40578e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  405792:	d03c      	beq.n	40580e <pio_configure_pin_group+0xbe>
  405794:	e063      	b.n	40585e <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  405796:	68ba      	ldr	r2, [r7, #8]
  405798:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40579c:	68f8      	ldr	r0, [r7, #12]
  40579e:	4b33      	ldr	r3, [pc, #204]	; (40586c <pio_configure_pin_group+0x11c>)
  4057a0:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4057a2:	687b      	ldr	r3, [r7, #4]
  4057a4:	f003 0301 	and.w	r3, r3, #1
  4057a8:	461a      	mov	r2, r3
  4057aa:	68b9      	ldr	r1, [r7, #8]
  4057ac:	68f8      	ldr	r0, [r7, #12]
  4057ae:	4b30      	ldr	r3, [pc, #192]	; (405870 <pio_configure_pin_group+0x120>)
  4057b0:	4798      	blx	r3
		break;
  4057b2:	e056      	b.n	405862 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4057b4:	68ba      	ldr	r2, [r7, #8]
  4057b6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4057ba:	68f8      	ldr	r0, [r7, #12]
  4057bc:	4b2b      	ldr	r3, [pc, #172]	; (40586c <pio_configure_pin_group+0x11c>)
  4057be:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4057c0:	687b      	ldr	r3, [r7, #4]
  4057c2:	f003 0301 	and.w	r3, r3, #1
  4057c6:	461a      	mov	r2, r3
  4057c8:	68b9      	ldr	r1, [r7, #8]
  4057ca:	68f8      	ldr	r0, [r7, #12]
  4057cc:	4b28      	ldr	r3, [pc, #160]	; (405870 <pio_configure_pin_group+0x120>)
  4057ce:	4798      	blx	r3
		break;
  4057d0:	e047      	b.n	405862 <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4057d2:	68ba      	ldr	r2, [r7, #8]
  4057d4:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4057d8:	68f8      	ldr	r0, [r7, #12]
  4057da:	4b24      	ldr	r3, [pc, #144]	; (40586c <pio_configure_pin_group+0x11c>)
  4057dc:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4057de:	687b      	ldr	r3, [r7, #4]
  4057e0:	f003 0301 	and.w	r3, r3, #1
  4057e4:	461a      	mov	r2, r3
  4057e6:	68b9      	ldr	r1, [r7, #8]
  4057e8:	68f8      	ldr	r0, [r7, #12]
  4057ea:	4b21      	ldr	r3, [pc, #132]	; (405870 <pio_configure_pin_group+0x120>)
  4057ec:	4798      	blx	r3
		break;
  4057ee:	e038      	b.n	405862 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4057f0:	68ba      	ldr	r2, [r7, #8]
  4057f2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4057f6:	68f8      	ldr	r0, [r7, #12]
  4057f8:	4b1c      	ldr	r3, [pc, #112]	; (40586c <pio_configure_pin_group+0x11c>)
  4057fa:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4057fc:	687b      	ldr	r3, [r7, #4]
  4057fe:	f003 0301 	and.w	r3, r3, #1
  405802:	461a      	mov	r2, r3
  405804:	68b9      	ldr	r1, [r7, #8]
  405806:	68f8      	ldr	r0, [r7, #12]
  405808:	4b19      	ldr	r3, [pc, #100]	; (405870 <pio_configure_pin_group+0x120>)
  40580a:	4798      	blx	r3
		break;
  40580c:	e029      	b.n	405862 <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  40580e:	687a      	ldr	r2, [r7, #4]
  405810:	68b9      	ldr	r1, [r7, #8]
  405812:	68f8      	ldr	r0, [r7, #12]
  405814:	4b17      	ldr	r3, [pc, #92]	; (405874 <pio_configure_pin_group+0x124>)
  405816:	4798      	blx	r3
		break;
  405818:	e023      	b.n	405862 <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40581a:	687b      	ldr	r3, [r7, #4]
  40581c:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  405820:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  405824:	bf0c      	ite	eq
  405826:	2301      	moveq	r3, #1
  405828:	2300      	movne	r3, #0
  40582a:	b2db      	uxtb	r3, r3
  40582c:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  40582e:	687b      	ldr	r3, [r7, #4]
  405830:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  405834:	2b00      	cmp	r3, #0
  405836:	bf14      	ite	ne
  405838:	2301      	movne	r3, #1
  40583a:	2300      	moveq	r3, #0
  40583c:	b2db      	uxtb	r3, r3
  40583e:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  405840:	687b      	ldr	r3, [r7, #4]
  405842:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  405846:	2b00      	cmp	r3, #0
  405848:	bf14      	ite	ne
  40584a:	2301      	movne	r3, #1
  40584c:	2300      	moveq	r3, #0
  40584e:	b2db      	uxtb	r3, r3
  405850:	9300      	str	r3, [sp, #0]
  405852:	460b      	mov	r3, r1
  405854:	68b9      	ldr	r1, [r7, #8]
  405856:	68f8      	ldr	r0, [r7, #12]
  405858:	4c07      	ldr	r4, [pc, #28]	; (405878 <pio_configure_pin_group+0x128>)
  40585a:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40585c:	e001      	b.n	405862 <pio_configure_pin_group+0x112>

	default:
		return 0;
  40585e:	2300      	movs	r3, #0
  405860:	e000      	b.n	405864 <pio_configure_pin_group+0x114>
	}

	return 1;
  405862:	2301      	movs	r3, #1
}
  405864:	4618      	mov	r0, r3
  405866:	3714      	adds	r7, #20
  405868:	46bd      	mov	sp, r7
  40586a:	bd90      	pop	{r4, r7, pc}
  40586c:	004051ed 	.word	0x004051ed
  405870:	004051c1 	.word	0x004051c1
  405874:	004052fd 	.word	0x004052fd
  405878:	0040537d 	.word	0x0040537d

0040587c <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  40587c:	b480      	push	{r7}
  40587e:	b085      	sub	sp, #20
  405880:	af00      	add	r7, sp, #0
  405882:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  405884:	687b      	ldr	r3, [r7, #4]
  405886:	095b      	lsrs	r3, r3, #5
  405888:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40588c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  405890:	025b      	lsls	r3, r3, #9
  405892:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  405894:	68fb      	ldr	r3, [r7, #12]
}
  405896:	4618      	mov	r0, r3
  405898:	3714      	adds	r7, #20
  40589a:	46bd      	mov	sp, r7
  40589c:	bc80      	pop	{r7}
  40589e:	4770      	bx	lr

004058a0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4058a0:	b580      	push	{r7, lr}
  4058a2:	b084      	sub	sp, #16
  4058a4:	af00      	add	r7, sp, #0
  4058a6:	6078      	str	r0, [r7, #4]
  4058a8:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4058aa:	6878      	ldr	r0, [r7, #4]
  4058ac:	4b26      	ldr	r3, [pc, #152]	; (405948 <pio_handler_process+0xa8>)
  4058ae:	4798      	blx	r3
  4058b0:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4058b2:	6878      	ldr	r0, [r7, #4]
  4058b4:	4b25      	ldr	r3, [pc, #148]	; (40594c <pio_handler_process+0xac>)
  4058b6:	4798      	blx	r3
  4058b8:	4602      	mov	r2, r0
  4058ba:	68fb      	ldr	r3, [r7, #12]
  4058bc:	4013      	ands	r3, r2
  4058be:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4058c0:	68fb      	ldr	r3, [r7, #12]
  4058c2:	2b00      	cmp	r3, #0
  4058c4:	d03c      	beq.n	405940 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4058c6:	2300      	movs	r3, #0
  4058c8:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4058ca:	e034      	b.n	405936 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4058cc:	4a20      	ldr	r2, [pc, #128]	; (405950 <pio_handler_process+0xb0>)
  4058ce:	68bb      	ldr	r3, [r7, #8]
  4058d0:	011b      	lsls	r3, r3, #4
  4058d2:	4413      	add	r3, r2
  4058d4:	681a      	ldr	r2, [r3, #0]
  4058d6:	683b      	ldr	r3, [r7, #0]
  4058d8:	429a      	cmp	r2, r3
  4058da:	d126      	bne.n	40592a <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4058dc:	4a1c      	ldr	r2, [pc, #112]	; (405950 <pio_handler_process+0xb0>)
  4058de:	68bb      	ldr	r3, [r7, #8]
  4058e0:	011b      	lsls	r3, r3, #4
  4058e2:	4413      	add	r3, r2
  4058e4:	3304      	adds	r3, #4
  4058e6:	681a      	ldr	r2, [r3, #0]
  4058e8:	68fb      	ldr	r3, [r7, #12]
  4058ea:	4013      	ands	r3, r2
  4058ec:	2b00      	cmp	r3, #0
  4058ee:	d01c      	beq.n	40592a <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4058f0:	4a17      	ldr	r2, [pc, #92]	; (405950 <pio_handler_process+0xb0>)
  4058f2:	68bb      	ldr	r3, [r7, #8]
  4058f4:	011b      	lsls	r3, r3, #4
  4058f6:	4413      	add	r3, r2
  4058f8:	330c      	adds	r3, #12
  4058fa:	681b      	ldr	r3, [r3, #0]
  4058fc:	4914      	ldr	r1, [pc, #80]	; (405950 <pio_handler_process+0xb0>)
  4058fe:	68ba      	ldr	r2, [r7, #8]
  405900:	0112      	lsls	r2, r2, #4
  405902:	440a      	add	r2, r1
  405904:	6810      	ldr	r0, [r2, #0]
  405906:	4912      	ldr	r1, [pc, #72]	; (405950 <pio_handler_process+0xb0>)
  405908:	68ba      	ldr	r2, [r7, #8]
  40590a:	0112      	lsls	r2, r2, #4
  40590c:	440a      	add	r2, r1
  40590e:	3204      	adds	r2, #4
  405910:	6812      	ldr	r2, [r2, #0]
  405912:	4611      	mov	r1, r2
  405914:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  405916:	4a0e      	ldr	r2, [pc, #56]	; (405950 <pio_handler_process+0xb0>)
  405918:	68bb      	ldr	r3, [r7, #8]
  40591a:	011b      	lsls	r3, r3, #4
  40591c:	4413      	add	r3, r2
  40591e:	3304      	adds	r3, #4
  405920:	681b      	ldr	r3, [r3, #0]
  405922:	43db      	mvns	r3, r3
  405924:	68fa      	ldr	r2, [r7, #12]
  405926:	4013      	ands	r3, r2
  405928:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  40592a:	68bb      	ldr	r3, [r7, #8]
  40592c:	3301      	adds	r3, #1
  40592e:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  405930:	68bb      	ldr	r3, [r7, #8]
  405932:	2b06      	cmp	r3, #6
  405934:	d803      	bhi.n	40593e <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  405936:	68fb      	ldr	r3, [r7, #12]
  405938:	2b00      	cmp	r3, #0
  40593a:	d1c7      	bne.n	4058cc <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  40593c:	e000      	b.n	405940 <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  40593e:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  405940:	bf00      	nop
  405942:	3710      	adds	r7, #16
  405944:	46bd      	mov	sp, r7
  405946:	bd80      	pop	{r7, pc}
  405948:	004054b9 	.word	0x004054b9
  40594c:	004054d1 	.word	0x004054d1
  405950:	20000c70 	.word	0x20000c70

00405954 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  405954:	b580      	push	{r7, lr}
  405956:	b086      	sub	sp, #24
  405958:	af00      	add	r7, sp, #0
  40595a:	60f8      	str	r0, [r7, #12]
  40595c:	60b9      	str	r1, [r7, #8]
  40595e:	607a      	str	r2, [r7, #4]
  405960:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  405962:	4b13      	ldr	r3, [pc, #76]	; (4059b0 <pio_handler_set+0x5c>)
  405964:	681b      	ldr	r3, [r3, #0]
  405966:	2b06      	cmp	r3, #6
  405968:	d901      	bls.n	40596e <pio_handler_set+0x1a>
		return 1;
  40596a:	2301      	movs	r3, #1
  40596c:	e01c      	b.n	4059a8 <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  40596e:	4b10      	ldr	r3, [pc, #64]	; (4059b0 <pio_handler_set+0x5c>)
  405970:	681b      	ldr	r3, [r3, #0]
  405972:	011b      	lsls	r3, r3, #4
  405974:	4a0f      	ldr	r2, [pc, #60]	; (4059b4 <pio_handler_set+0x60>)
  405976:	4413      	add	r3, r2
  405978:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  40597a:	697b      	ldr	r3, [r7, #20]
  40597c:	68ba      	ldr	r2, [r7, #8]
  40597e:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  405980:	697b      	ldr	r3, [r7, #20]
  405982:	687a      	ldr	r2, [r7, #4]
  405984:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  405986:	697b      	ldr	r3, [r7, #20]
  405988:	683a      	ldr	r2, [r7, #0]
  40598a:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  40598c:	697b      	ldr	r3, [r7, #20]
  40598e:	6a3a      	ldr	r2, [r7, #32]
  405990:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  405992:	4b07      	ldr	r3, [pc, #28]	; (4059b0 <pio_handler_set+0x5c>)
  405994:	681b      	ldr	r3, [r3, #0]
  405996:	3301      	adds	r3, #1
  405998:	4a05      	ldr	r2, [pc, #20]	; (4059b0 <pio_handler_set+0x5c>)
  40599a:	6013      	str	r3, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40599c:	683a      	ldr	r2, [r7, #0]
  40599e:	6879      	ldr	r1, [r7, #4]
  4059a0:	68f8      	ldr	r0, [r7, #12]
  4059a2:	4b05      	ldr	r3, [pc, #20]	; (4059b8 <pio_handler_set+0x64>)
  4059a4:	4798      	blx	r3

	return 0;
  4059a6:	2300      	movs	r3, #0
}
  4059a8:	4618      	mov	r0, r3
  4059aa:	3718      	adds	r7, #24
  4059ac:	46bd      	mov	sp, r7
  4059ae:	bd80      	pop	{r7, pc}
  4059b0:	20000ce0 	.word	0x20000ce0
  4059b4:	20000c70 	.word	0x20000c70
  4059b8:	00405411 	.word	0x00405411

004059bc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4059bc:	b580      	push	{r7, lr}
  4059be:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4059c0:	210b      	movs	r1, #11
  4059c2:	4802      	ldr	r0, [pc, #8]	; (4059cc <PIOA_Handler+0x10>)
  4059c4:	4b02      	ldr	r3, [pc, #8]	; (4059d0 <PIOA_Handler+0x14>)
  4059c6:	4798      	blx	r3
}
  4059c8:	bf00      	nop
  4059ca:	bd80      	pop	{r7, pc}
  4059cc:	400e0e00 	.word	0x400e0e00
  4059d0:	004058a1 	.word	0x004058a1

004059d4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4059d4:	b580      	push	{r7, lr}
  4059d6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4059d8:	210c      	movs	r1, #12
  4059da:	4802      	ldr	r0, [pc, #8]	; (4059e4 <PIOB_Handler+0x10>)
  4059dc:	4b02      	ldr	r3, [pc, #8]	; (4059e8 <PIOB_Handler+0x14>)
  4059de:	4798      	blx	r3
}
  4059e0:	bf00      	nop
  4059e2:	bd80      	pop	{r7, pc}
  4059e4:	400e1000 	.word	0x400e1000
  4059e8:	004058a1 	.word	0x004058a1

004059ec <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4059ec:	b580      	push	{r7, lr}
  4059ee:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4059f0:	210d      	movs	r1, #13
  4059f2:	4802      	ldr	r0, [pc, #8]	; (4059fc <PIOC_Handler+0x10>)
  4059f4:	4b02      	ldr	r3, [pc, #8]	; (405a00 <PIOC_Handler+0x14>)
  4059f6:	4798      	blx	r3
}
  4059f8:	bf00      	nop
  4059fa:	bd80      	pop	{r7, pc}
  4059fc:	400e1200 	.word	0x400e1200
  405a00:	004058a1 	.word	0x004058a1

00405a04 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  405a04:	b480      	push	{r7}
  405a06:	b085      	sub	sp, #20
  405a08:	af00      	add	r7, sp, #0
  405a0a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  405a0c:	491c      	ldr	r1, [pc, #112]	; (405a80 <pmc_switch_mck_to_pllack+0x7c>)
  405a0e:	4b1c      	ldr	r3, [pc, #112]	; (405a80 <pmc_switch_mck_to_pllack+0x7c>)
  405a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405a12:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  405a16:	687b      	ldr	r3, [r7, #4]
  405a18:	4313      	orrs	r3, r2
  405a1a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  405a1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  405a20:	60fb      	str	r3, [r7, #12]
  405a22:	e007      	b.n	405a34 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  405a24:	68fb      	ldr	r3, [r7, #12]
  405a26:	2b00      	cmp	r3, #0
  405a28:	d101      	bne.n	405a2e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  405a2a:	2301      	movs	r3, #1
  405a2c:	e023      	b.n	405a76 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  405a2e:	68fb      	ldr	r3, [r7, #12]
  405a30:	3b01      	subs	r3, #1
  405a32:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  405a34:	4b12      	ldr	r3, [pc, #72]	; (405a80 <pmc_switch_mck_to_pllack+0x7c>)
  405a36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405a38:	f003 0308 	and.w	r3, r3, #8
  405a3c:	2b00      	cmp	r3, #0
  405a3e:	d0f1      	beq.n	405a24 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  405a40:	4a0f      	ldr	r2, [pc, #60]	; (405a80 <pmc_switch_mck_to_pllack+0x7c>)
  405a42:	4b0f      	ldr	r3, [pc, #60]	; (405a80 <pmc_switch_mck_to_pllack+0x7c>)
  405a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405a46:	f023 0303 	bic.w	r3, r3, #3
  405a4a:	f043 0302 	orr.w	r3, r3, #2
  405a4e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  405a50:	f44f 6300 	mov.w	r3, #2048	; 0x800
  405a54:	60fb      	str	r3, [r7, #12]
  405a56:	e007      	b.n	405a68 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  405a58:	68fb      	ldr	r3, [r7, #12]
  405a5a:	2b00      	cmp	r3, #0
  405a5c:	d101      	bne.n	405a62 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  405a5e:	2301      	movs	r3, #1
  405a60:	e009      	b.n	405a76 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  405a62:	68fb      	ldr	r3, [r7, #12]
  405a64:	3b01      	subs	r3, #1
  405a66:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  405a68:	4b05      	ldr	r3, [pc, #20]	; (405a80 <pmc_switch_mck_to_pllack+0x7c>)
  405a6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405a6c:	f003 0308 	and.w	r3, r3, #8
  405a70:	2b00      	cmp	r3, #0
  405a72:	d0f1      	beq.n	405a58 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  405a74:	2300      	movs	r3, #0
}
  405a76:	4618      	mov	r0, r3
  405a78:	3714      	adds	r7, #20
  405a7a:	46bd      	mov	sp, r7
  405a7c:	bc80      	pop	{r7}
  405a7e:	4770      	bx	lr
  405a80:	400e0400 	.word	0x400e0400

00405a84 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  405a84:	b480      	push	{r7}
  405a86:	b083      	sub	sp, #12
  405a88:	af00      	add	r7, sp, #0
  405a8a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  405a8c:	687b      	ldr	r3, [r7, #4]
  405a8e:	2b01      	cmp	r3, #1
  405a90:	d107      	bne.n	405aa2 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  405a92:	4a08      	ldr	r2, [pc, #32]	; (405ab4 <pmc_switch_sclk_to_32kxtal+0x30>)
  405a94:	4b07      	ldr	r3, [pc, #28]	; (405ab4 <pmc_switch_sclk_to_32kxtal+0x30>)
  405a96:	689b      	ldr	r3, [r3, #8]
  405a98:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  405a9c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405aa0:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  405aa2:	4b04      	ldr	r3, [pc, #16]	; (405ab4 <pmc_switch_sclk_to_32kxtal+0x30>)
  405aa4:	4a04      	ldr	r2, [pc, #16]	; (405ab8 <pmc_switch_sclk_to_32kxtal+0x34>)
  405aa6:	601a      	str	r2, [r3, #0]
}
  405aa8:	bf00      	nop
  405aaa:	370c      	adds	r7, #12
  405aac:	46bd      	mov	sp, r7
  405aae:	bc80      	pop	{r7}
  405ab0:	4770      	bx	lr
  405ab2:	bf00      	nop
  405ab4:	400e1410 	.word	0x400e1410
  405ab8:	a5000008 	.word	0xa5000008

00405abc <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  405abc:	b480      	push	{r7}
  405abe:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  405ac0:	4b09      	ldr	r3, [pc, #36]	; (405ae8 <pmc_osc_is_ready_32kxtal+0x2c>)
  405ac2:	695b      	ldr	r3, [r3, #20]
  405ac4:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  405ac8:	2b00      	cmp	r3, #0
  405aca:	d007      	beq.n	405adc <pmc_osc_is_ready_32kxtal+0x20>
  405acc:	4b07      	ldr	r3, [pc, #28]	; (405aec <pmc_osc_is_ready_32kxtal+0x30>)
  405ace:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405ad0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  405ad4:	2b00      	cmp	r3, #0
  405ad6:	d001      	beq.n	405adc <pmc_osc_is_ready_32kxtal+0x20>
  405ad8:	2301      	movs	r3, #1
  405ada:	e000      	b.n	405ade <pmc_osc_is_ready_32kxtal+0x22>
  405adc:	2300      	movs	r3, #0
}
  405ade:	4618      	mov	r0, r3
  405ae0:	46bd      	mov	sp, r7
  405ae2:	bc80      	pop	{r7}
  405ae4:	4770      	bx	lr
  405ae6:	bf00      	nop
  405ae8:	400e1410 	.word	0x400e1410
  405aec:	400e0400 	.word	0x400e0400

00405af0 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  405af0:	b480      	push	{r7}
  405af2:	b083      	sub	sp, #12
  405af4:	af00      	add	r7, sp, #0
  405af6:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  405af8:	4a18      	ldr	r2, [pc, #96]	; (405b5c <pmc_switch_mainck_to_fastrc+0x6c>)
  405afa:	4b18      	ldr	r3, [pc, #96]	; (405b5c <pmc_switch_mainck_to_fastrc+0x6c>)
  405afc:	6a1b      	ldr	r3, [r3, #32]
  405afe:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  405b02:	f043 0308 	orr.w	r3, r3, #8
  405b06:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  405b08:	bf00      	nop
  405b0a:	4b14      	ldr	r3, [pc, #80]	; (405b5c <pmc_switch_mainck_to_fastrc+0x6c>)
  405b0c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  405b12:	2b00      	cmp	r3, #0
  405b14:	d0f9      	beq.n	405b0a <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  405b16:	4911      	ldr	r1, [pc, #68]	; (405b5c <pmc_switch_mainck_to_fastrc+0x6c>)
  405b18:	4b10      	ldr	r3, [pc, #64]	; (405b5c <pmc_switch_mainck_to_fastrc+0x6c>)
  405b1a:	6a1b      	ldr	r3, [r3, #32]
  405b1c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  405b20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  405b24:	687a      	ldr	r2, [r7, #4]
  405b26:	4313      	orrs	r3, r2
  405b28:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  405b2c:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  405b2e:	bf00      	nop
  405b30:	4b0a      	ldr	r3, [pc, #40]	; (405b5c <pmc_switch_mainck_to_fastrc+0x6c>)
  405b32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405b34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  405b38:	2b00      	cmp	r3, #0
  405b3a:	d0f9      	beq.n	405b30 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  405b3c:	4a07      	ldr	r2, [pc, #28]	; (405b5c <pmc_switch_mainck_to_fastrc+0x6c>)
  405b3e:	4b07      	ldr	r3, [pc, #28]	; (405b5c <pmc_switch_mainck_to_fastrc+0x6c>)
  405b40:	6a1b      	ldr	r3, [r3, #32]
  405b42:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  405b46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  405b4a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  405b4e:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  405b50:	bf00      	nop
  405b52:	370c      	adds	r7, #12
  405b54:	46bd      	mov	sp, r7
  405b56:	bc80      	pop	{r7}
  405b58:	4770      	bx	lr
  405b5a:	bf00      	nop
  405b5c:	400e0400 	.word	0x400e0400

00405b60 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  405b60:	b480      	push	{r7}
  405b62:	b083      	sub	sp, #12
  405b64:	af00      	add	r7, sp, #0
  405b66:	6078      	str	r0, [r7, #4]
  405b68:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  405b6a:	687b      	ldr	r3, [r7, #4]
  405b6c:	2b00      	cmp	r3, #0
  405b6e:	d008      	beq.n	405b82 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  405b70:	4916      	ldr	r1, [pc, #88]	; (405bcc <pmc_switch_mainck_to_xtal+0x6c>)
  405b72:	4b16      	ldr	r3, [pc, #88]	; (405bcc <pmc_switch_mainck_to_xtal+0x6c>)
  405b74:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  405b76:	4a16      	ldr	r2, [pc, #88]	; (405bd0 <pmc_switch_mainck_to_xtal+0x70>)
  405b78:	401a      	ands	r2, r3
  405b7a:	4b16      	ldr	r3, [pc, #88]	; (405bd4 <pmc_switch_mainck_to_xtal+0x74>)
  405b7c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  405b7e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  405b80:	e01e      	b.n	405bc0 <pmc_switch_mainck_to_xtal+0x60>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  405b82:	4912      	ldr	r1, [pc, #72]	; (405bcc <pmc_switch_mainck_to_xtal+0x6c>)
  405b84:	4b11      	ldr	r3, [pc, #68]	; (405bcc <pmc_switch_mainck_to_xtal+0x6c>)
  405b86:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  405b88:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  405b8c:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  405b90:	683a      	ldr	r2, [r7, #0]
  405b92:	0212      	lsls	r2, r2, #8
  405b94:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  405b96:	4313      	orrs	r3, r2
  405b98:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  405b9c:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  405ba0:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  405ba2:	bf00      	nop
  405ba4:	4b09      	ldr	r3, [pc, #36]	; (405bcc <pmc_switch_mainck_to_xtal+0x6c>)
  405ba6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405ba8:	f003 0301 	and.w	r3, r3, #1
  405bac:	2b00      	cmp	r3, #0
  405bae:	d0f9      	beq.n	405ba4 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  405bb0:	4a06      	ldr	r2, [pc, #24]	; (405bcc <pmc_switch_mainck_to_xtal+0x6c>)
  405bb2:	4b06      	ldr	r3, [pc, #24]	; (405bcc <pmc_switch_mainck_to_xtal+0x6c>)
  405bb4:	6a1b      	ldr	r3, [r3, #32]
  405bb6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  405bba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  405bbe:	6213      	str	r3, [r2, #32]
	}
}
  405bc0:	bf00      	nop
  405bc2:	370c      	adds	r7, #12
  405bc4:	46bd      	mov	sp, r7
  405bc6:	bc80      	pop	{r7}
  405bc8:	4770      	bx	lr
  405bca:	bf00      	nop
  405bcc:	400e0400 	.word	0x400e0400
  405bd0:	fec8fffc 	.word	0xfec8fffc
  405bd4:	01370002 	.word	0x01370002

00405bd8 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  405bd8:	b480      	push	{r7}
  405bda:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  405bdc:	4b03      	ldr	r3, [pc, #12]	; (405bec <pmc_osc_is_ready_mainck+0x14>)
  405bde:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405be0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  405be4:	4618      	mov	r0, r3
  405be6:	46bd      	mov	sp, r7
  405be8:	bc80      	pop	{r7}
  405bea:	4770      	bx	lr
  405bec:	400e0400 	.word	0x400e0400

00405bf0 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  405bf0:	b480      	push	{r7}
  405bf2:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  405bf4:	4b03      	ldr	r3, [pc, #12]	; (405c04 <pmc_disable_pllack+0x14>)
  405bf6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  405bfa:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  405bfc:	bf00      	nop
  405bfe:	46bd      	mov	sp, r7
  405c00:	bc80      	pop	{r7}
  405c02:	4770      	bx	lr
  405c04:	400e0400 	.word	0x400e0400

00405c08 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  405c08:	b480      	push	{r7}
  405c0a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  405c0c:	4b03      	ldr	r3, [pc, #12]	; (405c1c <pmc_is_locked_pllack+0x14>)
  405c0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405c10:	f003 0302 	and.w	r3, r3, #2
}
  405c14:	4618      	mov	r0, r3
  405c16:	46bd      	mov	sp, r7
  405c18:	bc80      	pop	{r7}
  405c1a:	4770      	bx	lr
  405c1c:	400e0400 	.word	0x400e0400

00405c20 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  405c20:	b480      	push	{r7}
  405c22:	b083      	sub	sp, #12
  405c24:	af00      	add	r7, sp, #0
  405c26:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  405c28:	687b      	ldr	r3, [r7, #4]
  405c2a:	2b1f      	cmp	r3, #31
  405c2c:	d901      	bls.n	405c32 <pmc_enable_periph_clk+0x12>
		return 1;
  405c2e:	2301      	movs	r3, #1
  405c30:	e016      	b.n	405c60 <pmc_enable_periph_clk+0x40>
	}

	if (ul_id < 32) {
  405c32:	687b      	ldr	r3, [r7, #4]
  405c34:	2b1f      	cmp	r3, #31
  405c36:	d812      	bhi.n	405c5e <pmc_enable_periph_clk+0x3e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  405c38:	4b0c      	ldr	r3, [pc, #48]	; (405c6c <pmc_enable_periph_clk+0x4c>)
  405c3a:	699a      	ldr	r2, [r3, #24]
  405c3c:	2101      	movs	r1, #1
  405c3e:	687b      	ldr	r3, [r7, #4]
  405c40:	fa01 f303 	lsl.w	r3, r1, r3
  405c44:	401a      	ands	r2, r3
  405c46:	2101      	movs	r1, #1
  405c48:	687b      	ldr	r3, [r7, #4]
  405c4a:	fa01 f303 	lsl.w	r3, r1, r3
  405c4e:	429a      	cmp	r2, r3
  405c50:	d005      	beq.n	405c5e <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER0 = 1 << ul_id;
  405c52:	4a06      	ldr	r2, [pc, #24]	; (405c6c <pmc_enable_periph_clk+0x4c>)
  405c54:	2101      	movs	r1, #1
  405c56:	687b      	ldr	r3, [r7, #4]
  405c58:	fa01 f303 	lsl.w	r3, r1, r3
  405c5c:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  405c5e:	2300      	movs	r3, #0
}
  405c60:	4618      	mov	r0, r3
  405c62:	370c      	adds	r7, #12
  405c64:	46bd      	mov	sp, r7
  405c66:	bc80      	pop	{r7}
  405c68:	4770      	bx	lr
  405c6a:	bf00      	nop
  405c6c:	400e0400 	.word	0x400e0400

00405c70 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  405c70:	b480      	push	{r7}
  405c72:	b083      	sub	sp, #12
  405c74:	af00      	add	r7, sp, #0
  405c76:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  405c78:	687b      	ldr	r3, [r7, #4]
  405c7a:	685b      	ldr	r3, [r3, #4]
  405c7c:	f003 0302 	and.w	r3, r3, #2
  405c80:	2b00      	cmp	r3, #0
  405c82:	d001      	beq.n	405c88 <spi_get_peripheral_select_mode+0x18>
		return 1;
  405c84:	2301      	movs	r3, #1
  405c86:	e000      	b.n	405c8a <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  405c88:	2300      	movs	r3, #0
	}
}
  405c8a:	4618      	mov	r0, r3
  405c8c:	370c      	adds	r7, #12
  405c8e:	46bd      	mov	sp, r7
  405c90:	bc80      	pop	{r7}
  405c92:	4770      	bx	lr

00405c94 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  405c94:	b580      	push	{r7, lr}
  405c96:	b082      	sub	sp, #8
  405c98:	af00      	add	r7, sp, #0
  405c9a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  405c9c:	6878      	ldr	r0, [r7, #4]
  405c9e:	4b03      	ldr	r3, [pc, #12]	; (405cac <sysclk_enable_peripheral_clock+0x18>)
  405ca0:	4798      	blx	r3
}
  405ca2:	bf00      	nop
  405ca4:	3708      	adds	r7, #8
  405ca6:	46bd      	mov	sp, r7
  405ca8:	bd80      	pop	{r7, pc}
  405caa:	bf00      	nop
  405cac:	00405c21 	.word	0x00405c21

00405cb0 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  405cb0:	b580      	push	{r7, lr}
  405cb2:	b082      	sub	sp, #8
  405cb4:	af00      	add	r7, sp, #0
  405cb6:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
  405cb8:	2015      	movs	r0, #21
  405cba:	4b03      	ldr	r3, [pc, #12]	; (405cc8 <spi_enable_clock+0x18>)
  405cbc:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  405cbe:	bf00      	nop
  405cc0:	3708      	adds	r7, #8
  405cc2:	46bd      	mov	sp, r7
  405cc4:	bd80      	pop	{r7, pc}
  405cc6:	bf00      	nop
  405cc8:	00405c95 	.word	0x00405c95

00405ccc <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  405ccc:	b480      	push	{r7}
  405cce:	b083      	sub	sp, #12
  405cd0:	af00      	add	r7, sp, #0
  405cd2:	6078      	str	r0, [r7, #4]
  405cd4:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  405cd6:	687b      	ldr	r3, [r7, #4]
  405cd8:	685b      	ldr	r3, [r3, #4]
  405cda:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  405cde:	687b      	ldr	r3, [r7, #4]
  405ce0:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  405ce2:	687b      	ldr	r3, [r7, #4]
  405ce4:	685a      	ldr	r2, [r3, #4]
  405ce6:	683b      	ldr	r3, [r7, #0]
  405ce8:	041b      	lsls	r3, r3, #16
  405cea:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  405cee:	431a      	orrs	r2, r3
  405cf0:	687b      	ldr	r3, [r7, #4]
  405cf2:	605a      	str	r2, [r3, #4]
}
  405cf4:	bf00      	nop
  405cf6:	370c      	adds	r7, #12
  405cf8:	46bd      	mov	sp, r7
  405cfa:	bc80      	pop	{r7}
  405cfc:	4770      	bx	lr
  405cfe:	bf00      	nop

00405d00 <spi_set_delay_between_chip_select>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
  405d00:	b480      	push	{r7}
  405d02:	b083      	sub	sp, #12
  405d04:	af00      	add	r7, sp, #0
  405d06:	6078      	str	r0, [r7, #4]
  405d08:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  405d0a:	687b      	ldr	r3, [r7, #4]
  405d0c:	685b      	ldr	r3, [r3, #4]
  405d0e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  405d12:	687b      	ldr	r3, [r7, #4]
  405d14:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  405d16:	687b      	ldr	r3, [r7, #4]
  405d18:	685a      	ldr	r2, [r3, #4]
  405d1a:	683b      	ldr	r3, [r7, #0]
  405d1c:	061b      	lsls	r3, r3, #24
  405d1e:	431a      	orrs	r2, r3
  405d20:	687b      	ldr	r3, [r7, #4]
  405d22:	605a      	str	r2, [r3, #4]
}
  405d24:	bf00      	nop
  405d26:	370c      	adds	r7, #12
  405d28:	46bd      	mov	sp, r7
  405d2a:	bc80      	pop	{r7}
  405d2c:	4770      	bx	lr
  405d2e:	bf00      	nop

00405d30 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  405d30:	b580      	push	{r7, lr}
  405d32:	b084      	sub	sp, #16
  405d34:	af00      	add	r7, sp, #0
  405d36:	6078      	str	r0, [r7, #4]
  405d38:	4608      	mov	r0, r1
  405d3a:	4611      	mov	r1, r2
  405d3c:	461a      	mov	r2, r3
  405d3e:	4603      	mov	r3, r0
  405d40:	807b      	strh	r3, [r7, #2]
  405d42:	460b      	mov	r3, r1
  405d44:	707b      	strb	r3, [r7, #1]
  405d46:	4613      	mov	r3, r2
  405d48:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  405d4a:	f643 2398 	movw	r3, #15000	; 0x3a98
  405d4e:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  405d50:	e006      	b.n	405d60 <spi_write+0x30>
		if (!timeout--) {
  405d52:	68fb      	ldr	r3, [r7, #12]
  405d54:	1e5a      	subs	r2, r3, #1
  405d56:	60fa      	str	r2, [r7, #12]
  405d58:	2b00      	cmp	r3, #0
  405d5a:	d101      	bne.n	405d60 <spi_write+0x30>
			return SPI_ERROR_TIMEOUT;
  405d5c:	2301      	movs	r3, #1
  405d5e:	e020      	b.n	405da2 <spi_write+0x72>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  405d60:	687b      	ldr	r3, [r7, #4]
  405d62:	691b      	ldr	r3, [r3, #16]
  405d64:	f003 0302 	and.w	r3, r3, #2
  405d68:	2b00      	cmp	r3, #0
  405d6a:	d0f2      	beq.n	405d52 <spi_write+0x22>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  405d6c:	6878      	ldr	r0, [r7, #4]
  405d6e:	4b0f      	ldr	r3, [pc, #60]	; (405dac <spi_write+0x7c>)
  405d70:	4798      	blx	r3
  405d72:	4603      	mov	r3, r0
  405d74:	2b00      	cmp	r3, #0
  405d76:	d00e      	beq.n	405d96 <spi_write+0x66>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  405d78:	887a      	ldrh	r2, [r7, #2]
  405d7a:	787b      	ldrb	r3, [r7, #1]
  405d7c:	041b      	lsls	r3, r3, #16
  405d7e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  405d82:	4313      	orrs	r3, r2
  405d84:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  405d86:	783b      	ldrb	r3, [r7, #0]
  405d88:	2b00      	cmp	r3, #0
  405d8a:	d006      	beq.n	405d9a <spi_write+0x6a>
			value |= SPI_TDR_LASTXFER;
  405d8c:	68bb      	ldr	r3, [r7, #8]
  405d8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  405d92:	60bb      	str	r3, [r7, #8]
  405d94:	e001      	b.n	405d9a <spi_write+0x6a>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  405d96:	887b      	ldrh	r3, [r7, #2]
  405d98:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  405d9a:	687b      	ldr	r3, [r7, #4]
  405d9c:	68ba      	ldr	r2, [r7, #8]
  405d9e:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  405da0:	2300      	movs	r3, #0
}
  405da2:	4618      	mov	r0, r3
  405da4:	3710      	adds	r7, #16
  405da6:	46bd      	mov	sp, r7
  405da8:	bd80      	pop	{r7, pc}
  405daa:	bf00      	nop
  405dac:	00405c71 	.word	0x00405c71

00405db0 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  405db0:	b480      	push	{r7}
  405db2:	b085      	sub	sp, #20
  405db4:	af00      	add	r7, sp, #0
  405db6:	60f8      	str	r0, [r7, #12]
  405db8:	60b9      	str	r1, [r7, #8]
  405dba:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  405dbc:	687b      	ldr	r3, [r7, #4]
  405dbe:	2b00      	cmp	r3, #0
  405dc0:	d00c      	beq.n	405ddc <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  405dc2:	68fb      	ldr	r3, [r7, #12]
  405dc4:	68ba      	ldr	r2, [r7, #8]
  405dc6:	320c      	adds	r2, #12
  405dc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405dcc:	f043 0101 	orr.w	r1, r3, #1
  405dd0:	68fb      	ldr	r3, [r7, #12]
  405dd2:	68ba      	ldr	r2, [r7, #8]
  405dd4:	320c      	adds	r2, #12
  405dd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  405dda:	e00b      	b.n	405df4 <spi_set_clock_polarity+0x44>
		uint32_t ul_polarity)
{
	if (ul_polarity) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  405ddc:	68fb      	ldr	r3, [r7, #12]
  405dde:	68ba      	ldr	r2, [r7, #8]
  405de0:	320c      	adds	r2, #12
  405de2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405de6:	f023 0101 	bic.w	r1, r3, #1
  405dea:	68fb      	ldr	r3, [r7, #12]
  405dec:	68ba      	ldr	r2, [r7, #8]
  405dee:	320c      	adds	r2, #12
  405df0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  405df4:	bf00      	nop
  405df6:	3714      	adds	r7, #20
  405df8:	46bd      	mov	sp, r7
  405dfa:	bc80      	pop	{r7}
  405dfc:	4770      	bx	lr
  405dfe:	bf00      	nop

00405e00 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  405e00:	b480      	push	{r7}
  405e02:	b085      	sub	sp, #20
  405e04:	af00      	add	r7, sp, #0
  405e06:	60f8      	str	r0, [r7, #12]
  405e08:	60b9      	str	r1, [r7, #8]
  405e0a:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  405e0c:	687b      	ldr	r3, [r7, #4]
  405e0e:	2b00      	cmp	r3, #0
  405e10:	d00c      	beq.n	405e2c <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  405e12:	68fb      	ldr	r3, [r7, #12]
  405e14:	68ba      	ldr	r2, [r7, #8]
  405e16:	320c      	adds	r2, #12
  405e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405e1c:	f043 0102 	orr.w	r1, r3, #2
  405e20:	68fb      	ldr	r3, [r7, #12]
  405e22:	68ba      	ldr	r2, [r7, #8]
  405e24:	320c      	adds	r2, #12
  405e26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  405e2a:	e00b      	b.n	405e44 <spi_set_clock_phase+0x44>
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  405e2c:	68fb      	ldr	r3, [r7, #12]
  405e2e:	68ba      	ldr	r2, [r7, #8]
  405e30:	320c      	adds	r2, #12
  405e32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405e36:	f023 0102 	bic.w	r1, r3, #2
  405e3a:	68fb      	ldr	r3, [r7, #12]
  405e3c:	68ba      	ldr	r2, [r7, #8]
  405e3e:	320c      	adds	r2, #12
  405e40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  405e44:	bf00      	nop
  405e46:	3714      	adds	r7, #20
  405e48:	46bd      	mov	sp, r7
  405e4a:	bc80      	pop	{r7}
  405e4c:	4770      	bx	lr
  405e4e:	bf00      	nop

00405e50 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  405e50:	b480      	push	{r7}
  405e52:	b085      	sub	sp, #20
  405e54:	af00      	add	r7, sp, #0
  405e56:	60f8      	str	r0, [r7, #12]
  405e58:	60b9      	str	r1, [r7, #8]
  405e5a:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  405e5c:	687b      	ldr	r3, [r7, #4]
  405e5e:	2b04      	cmp	r3, #4
  405e60:	d118      	bne.n	405e94 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  405e62:	68fb      	ldr	r3, [r7, #12]
  405e64:	68ba      	ldr	r2, [r7, #8]
  405e66:	320c      	adds	r2, #12
  405e68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405e6c:	f023 0108 	bic.w	r1, r3, #8
  405e70:	68fb      	ldr	r3, [r7, #12]
  405e72:	68ba      	ldr	r2, [r7, #8]
  405e74:	320c      	adds	r2, #12
  405e76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  405e7a:	68fb      	ldr	r3, [r7, #12]
  405e7c:	68ba      	ldr	r2, [r7, #8]
  405e7e:	320c      	adds	r2, #12
  405e80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405e84:	f043 0104 	orr.w	r1, r3, #4
  405e88:	68fb      	ldr	r3, [r7, #12]
  405e8a:	68ba      	ldr	r2, [r7, #8]
  405e8c:	320c      	adds	r2, #12
  405e8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  405e92:	e02a      	b.n	405eea <spi_configure_cs_behavior+0x9a>
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  405e94:	687b      	ldr	r3, [r7, #4]
  405e96:	2b00      	cmp	r3, #0
  405e98:	d118      	bne.n	405ecc <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  405e9a:	68fb      	ldr	r3, [r7, #12]
  405e9c:	68ba      	ldr	r2, [r7, #8]
  405e9e:	320c      	adds	r2, #12
  405ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405ea4:	f023 0108 	bic.w	r1, r3, #8
  405ea8:	68fb      	ldr	r3, [r7, #12]
  405eaa:	68ba      	ldr	r2, [r7, #8]
  405eac:	320c      	adds	r2, #12
  405eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  405eb2:	68fb      	ldr	r3, [r7, #12]
  405eb4:	68ba      	ldr	r2, [r7, #8]
  405eb6:	320c      	adds	r2, #12
  405eb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405ebc:	f023 0104 	bic.w	r1, r3, #4
  405ec0:	68fb      	ldr	r3, [r7, #12]
  405ec2:	68ba      	ldr	r2, [r7, #8]
  405ec4:	320c      	adds	r2, #12
  405ec6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  405eca:	e00e      	b.n	405eea <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  405ecc:	687b      	ldr	r3, [r7, #4]
  405ece:	2b08      	cmp	r3, #8
  405ed0:	d10b      	bne.n	405eea <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  405ed2:	68fb      	ldr	r3, [r7, #12]
  405ed4:	68ba      	ldr	r2, [r7, #8]
  405ed6:	320c      	adds	r2, #12
  405ed8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405edc:	f043 0108 	orr.w	r1, r3, #8
  405ee0:	68fb      	ldr	r3, [r7, #12]
  405ee2:	68ba      	ldr	r2, [r7, #8]
  405ee4:	320c      	adds	r2, #12
  405ee6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  405eea:	bf00      	nop
  405eec:	3714      	adds	r7, #20
  405eee:	46bd      	mov	sp, r7
  405ef0:	bc80      	pop	{r7}
  405ef2:	4770      	bx	lr

00405ef4 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  405ef4:	b480      	push	{r7}
  405ef6:	b085      	sub	sp, #20
  405ef8:	af00      	add	r7, sp, #0
  405efa:	60f8      	str	r0, [r7, #12]
  405efc:	60b9      	str	r1, [r7, #8]
  405efe:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  405f00:	68fb      	ldr	r3, [r7, #12]
  405f02:	68ba      	ldr	r2, [r7, #8]
  405f04:	320c      	adds	r2, #12
  405f06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405f0a:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  405f0e:	68fb      	ldr	r3, [r7, #12]
  405f10:	68ba      	ldr	r2, [r7, #8]
  405f12:	320c      	adds	r2, #12
  405f14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  405f18:	68fb      	ldr	r3, [r7, #12]
  405f1a:	68ba      	ldr	r2, [r7, #8]
  405f1c:	320c      	adds	r2, #12
  405f1e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  405f22:	687b      	ldr	r3, [r7, #4]
  405f24:	ea42 0103 	orr.w	r1, r2, r3
  405f28:	68fb      	ldr	r3, [r7, #12]
  405f2a:	68ba      	ldr	r2, [r7, #8]
  405f2c:	320c      	adds	r2, #12
  405f2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  405f32:	bf00      	nop
  405f34:	3714      	adds	r7, #20
  405f36:	46bd      	mov	sp, r7
  405f38:	bc80      	pop	{r7}
  405f3a:	4770      	bx	lr

00405f3c <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  405f3c:	b480      	push	{r7}
  405f3e:	b085      	sub	sp, #20
  405f40:	af00      	add	r7, sp, #0
  405f42:	6078      	str	r0, [r7, #4]
  405f44:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  405f46:	683a      	ldr	r2, [r7, #0]
  405f48:	687b      	ldr	r3, [r7, #4]
  405f4a:	4413      	add	r3, r2
  405f4c:	1e5a      	subs	r2, r3, #1
  405f4e:	687b      	ldr	r3, [r7, #4]
  405f50:	fbb2 f3f3 	udiv	r3, r2, r3
  405f54:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  405f56:	68fb      	ldr	r3, [r7, #12]
  405f58:	2b00      	cmp	r3, #0
  405f5a:	dd02      	ble.n	405f62 <spi_calc_baudrate_div+0x26>
  405f5c:	68fb      	ldr	r3, [r7, #12]
  405f5e:	2bff      	cmp	r3, #255	; 0xff
  405f60:	dd02      	ble.n	405f68 <spi_calc_baudrate_div+0x2c>
		return -1;
  405f62:	f04f 33ff 	mov.w	r3, #4294967295
  405f66:	e001      	b.n	405f6c <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  405f68:	68fb      	ldr	r3, [r7, #12]
  405f6a:	b21b      	sxth	r3, r3
}
  405f6c:	4618      	mov	r0, r3
  405f6e:	3714      	adds	r7, #20
  405f70:	46bd      	mov	sp, r7
  405f72:	bc80      	pop	{r7}
  405f74:	4770      	bx	lr
  405f76:	bf00      	nop

00405f78 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  405f78:	b480      	push	{r7}
  405f7a:	b085      	sub	sp, #20
  405f7c:	af00      	add	r7, sp, #0
  405f7e:	60f8      	str	r0, [r7, #12]
  405f80:	60b9      	str	r1, [r7, #8]
  405f82:	4613      	mov	r3, r2
  405f84:	71fb      	strb	r3, [r7, #7]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  405f86:	68fb      	ldr	r3, [r7, #12]
  405f88:	68ba      	ldr	r2, [r7, #8]
  405f8a:	320c      	adds	r2, #12
  405f8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405f90:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  405f94:	68fb      	ldr	r3, [r7, #12]
  405f96:	68ba      	ldr	r2, [r7, #8]
  405f98:	320c      	adds	r2, #12
  405f9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  405f9e:	68fb      	ldr	r3, [r7, #12]
  405fa0:	68ba      	ldr	r2, [r7, #8]
  405fa2:	320c      	adds	r2, #12
  405fa4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  405fa8:	79fb      	ldrb	r3, [r7, #7]
  405faa:	021b      	lsls	r3, r3, #8
  405fac:	b29b      	uxth	r3, r3
  405fae:	ea42 0103 	orr.w	r1, r2, r3
  405fb2:	68fb      	ldr	r3, [r7, #12]
  405fb4:	68ba      	ldr	r2, [r7, #8]
  405fb6:	320c      	adds	r2, #12
  405fb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  405fbc:	bf00      	nop
  405fbe:	3714      	adds	r7, #20
  405fc0:	46bd      	mov	sp, r7
  405fc2:	bc80      	pop	{r7}
  405fc4:	4770      	bx	lr
  405fc6:	bf00      	nop

00405fc8 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  405fc8:	b480      	push	{r7}
  405fca:	b085      	sub	sp, #20
  405fcc:	af00      	add	r7, sp, #0
  405fce:	60f8      	str	r0, [r7, #12]
  405fd0:	60b9      	str	r1, [r7, #8]
  405fd2:	4611      	mov	r1, r2
  405fd4:	461a      	mov	r2, r3
  405fd6:	460b      	mov	r3, r1
  405fd8:	71fb      	strb	r3, [r7, #7]
  405fda:	4613      	mov	r3, r2
  405fdc:	71bb      	strb	r3, [r7, #6]
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  405fde:	68fb      	ldr	r3, [r7, #12]
  405fe0:	68ba      	ldr	r2, [r7, #8]
  405fe2:	320c      	adds	r2, #12
  405fe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405fe8:	b299      	uxth	r1, r3
  405fea:	68fb      	ldr	r3, [r7, #12]
  405fec:	68ba      	ldr	r2, [r7, #8]
  405fee:	320c      	adds	r2, #12
  405ff0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  405ff4:	68fb      	ldr	r3, [r7, #12]
  405ff6:	68ba      	ldr	r2, [r7, #8]
  405ff8:	320c      	adds	r2, #12
  405ffa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  405ffe:	79fb      	ldrb	r3, [r7, #7]
  406000:	041b      	lsls	r3, r3, #16
  406002:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
			| SPI_CSR_DLYBCT(uc_dlybct);
  406006:	79b9      	ldrb	r1, [r7, #6]
  406008:	0609      	lsls	r1, r1, #24
  40600a:	430b      	orrs	r3, r1
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  40600c:	ea42 0103 	orr.w	r1, r2, r3
  406010:	68fb      	ldr	r3, [r7, #12]
  406012:	68ba      	ldr	r2, [r7, #8]
  406014:	320c      	adds	r2, #12
  406016:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  40601a:	bf00      	nop
  40601c:	3714      	adds	r7, #20
  40601e:	46bd      	mov	sp, r7
  406020:	bc80      	pop	{r7}
  406022:	4770      	bx	lr

00406024 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  406024:	b480      	push	{r7}
  406026:	b083      	sub	sp, #12
  406028:	af00      	add	r7, sp, #0
  40602a:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  40602c:	687b      	ldr	r3, [r7, #4]
  40602e:	2208      	movs	r2, #8
  406030:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  406032:	687b      	ldr	r3, [r7, #4]
  406034:	2220      	movs	r2, #32
  406036:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  406038:	687b      	ldr	r3, [r7, #4]
  40603a:	2204      	movs	r2, #4
  40603c:	601a      	str	r2, [r3, #0]
}
  40603e:	bf00      	nop
  406040:	370c      	adds	r7, #12
  406042:	46bd      	mov	sp, r7
  406044:	bc80      	pop	{r7}
  406046:	4770      	bx	lr

00406048 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  406048:	b480      	push	{r7}
  40604a:	b087      	sub	sp, #28
  40604c:	af00      	add	r7, sp, #0
  40604e:	60f8      	str	r0, [r7, #12]
  406050:	60b9      	str	r1, [r7, #8]
  406052:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  406054:	2300      	movs	r3, #0
  406056:	617b      	str	r3, [r7, #20]
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  406058:	68bb      	ldr	r3, [r7, #8]
  40605a:	4a16      	ldr	r2, [pc, #88]	; (4060b4 <twi_set_speed+0x6c>)
  40605c:	4293      	cmp	r3, r2
  40605e:	d901      	bls.n	406064 <twi_set_speed+0x1c>
		return FAIL;
  406060:	2301      	movs	r3, #1
  406062:	e021      	b.n	4060a8 <twi_set_speed+0x60>
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  406064:	68bb      	ldr	r3, [r7, #8]
  406066:	005b      	lsls	r3, r3, #1
  406068:	687a      	ldr	r2, [r7, #4]
  40606a:	fbb2 f3f3 	udiv	r3, r2, r3
  40606e:	3b04      	subs	r3, #4
  406070:	613b      	str	r3, [r7, #16]

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  406072:	e005      	b.n	406080 <twi_set_speed+0x38>
		/* Increase clock divider */
		ckdiv++;
  406074:	697b      	ldr	r3, [r7, #20]
  406076:	3301      	adds	r3, #1
  406078:	617b      	str	r3, [r7, #20]
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  40607a:	693b      	ldr	r3, [r7, #16]
  40607c:	085b      	lsrs	r3, r3, #1
  40607e:	613b      	str	r3, [r7, #16]
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  406080:	693b      	ldr	r3, [r7, #16]
  406082:	2bff      	cmp	r3, #255	; 0xff
  406084:	d902      	bls.n	40608c <twi_set_speed+0x44>
  406086:	697b      	ldr	r3, [r7, #20]
  406088:	2b06      	cmp	r3, #6
  40608a:	d9f3      	bls.n	406074 <twi_set_speed+0x2c>
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40608c:	693b      	ldr	r3, [r7, #16]
  40608e:	b2da      	uxtb	r2, r3
  406090:	693b      	ldr	r3, [r7, #16]
  406092:	021b      	lsls	r3, r3, #8
  406094:	b29b      	uxth	r3, r3
  406096:	431a      	orrs	r2, r3
			TWI_CWGR_CKDIV(ckdiv);
  406098:	697b      	ldr	r3, [r7, #20]
  40609a:	041b      	lsls	r3, r3, #16
  40609c:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4060a0:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  4060a2:	68fb      	ldr	r3, [r7, #12]
  4060a4:	611a      	str	r2, [r3, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  4060a6:	2300      	movs	r3, #0
}
  4060a8:	4618      	mov	r0, r3
  4060aa:	371c      	adds	r7, #28
  4060ac:	46bd      	mov	sp, r7
  4060ae:	bc80      	pop	{r7}
  4060b0:	4770      	bx	lr
  4060b2:	bf00      	nop
  4060b4:	00061a80 	.word	0x00061a80

004060b8 <twi_enable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be enabled.
 */
void twi_enable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  4060b8:	b480      	push	{r7}
  4060ba:	b083      	sub	sp, #12
  4060bc:	af00      	add	r7, sp, #0
  4060be:	6078      	str	r0, [r7, #4]
  4060c0:	6039      	str	r1, [r7, #0]
	/* Enable the specified interrupts */
	p_twi->TWI_IER = ul_sources;
  4060c2:	687b      	ldr	r3, [r7, #4]
  4060c4:	683a      	ldr	r2, [r7, #0]
  4060c6:	625a      	str	r2, [r3, #36]	; 0x24
}
  4060c8:	bf00      	nop
  4060ca:	370c      	adds	r7, #12
  4060cc:	46bd      	mov	sp, r7
  4060ce:	bc80      	pop	{r7}
  4060d0:	4770      	bx	lr
  4060d2:	bf00      	nop

004060d4 <twi_disable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  4060d4:	b480      	push	{r7}
  4060d6:	b083      	sub	sp, #12
  4060d8:	af00      	add	r7, sp, #0
  4060da:	6078      	str	r0, [r7, #4]
  4060dc:	6039      	str	r1, [r7, #0]
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  4060de:	687b      	ldr	r3, [r7, #4]
  4060e0:	683a      	ldr	r2, [r7, #0]
  4060e2:	629a      	str	r2, [r3, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  4060e4:	687b      	ldr	r3, [r7, #4]
  4060e6:	6a1b      	ldr	r3, [r3, #32]
}
  4060e8:	bf00      	nop
  4060ea:	370c      	adds	r7, #12
  4060ec:	46bd      	mov	sp, r7
  4060ee:	bc80      	pop	{r7}
  4060f0:	4770      	bx	lr
  4060f2:	bf00      	nop

004060f4 <twi_get_interrupt_status>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
  4060f4:	b480      	push	{r7}
  4060f6:	b083      	sub	sp, #12
  4060f8:	af00      	add	r7, sp, #0
  4060fa:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_SR;
  4060fc:	687b      	ldr	r3, [r7, #4]
  4060fe:	6a1b      	ldr	r3, [r3, #32]
}
  406100:	4618      	mov	r0, r3
  406102:	370c      	adds	r7, #12
  406104:	46bd      	mov	sp, r7
  406106:	bc80      	pop	{r7}
  406108:	4770      	bx	lr
  40610a:	bf00      	nop

0040610c <twi_get_interrupt_mask>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
  40610c:	b480      	push	{r7}
  40610e:	b083      	sub	sp, #12
  406110:	af00      	add	r7, sp, #0
  406112:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_IMR;
  406114:	687b      	ldr	r3, [r7, #4]
  406116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  406118:	4618      	mov	r0, r3
  40611a:	370c      	adds	r7, #12
  40611c:	46bd      	mov	sp, r7
  40611e:	bc80      	pop	{r7}
  406120:	4770      	bx	lr
  406122:	bf00      	nop

00406124 <twi_read_byte>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The byte read.
 */
uint8_t twi_read_byte(Twi *p_twi)
{
  406124:	b480      	push	{r7}
  406126:	b083      	sub	sp, #12
  406128:	af00      	add	r7, sp, #0
  40612a:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_RHR;
  40612c:	687b      	ldr	r3, [r7, #4]
  40612e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  406130:	b2db      	uxtb	r3, r3
}
  406132:	4618      	mov	r0, r3
  406134:	370c      	adds	r7, #12
  406136:	46bd      	mov	sp, r7
  406138:	bc80      	pop	{r7}
  40613a:	4770      	bx	lr

0040613c <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  40613c:	b480      	push	{r7}
  40613e:	b083      	sub	sp, #12
  406140:	af00      	add	r7, sp, #0
  406142:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  406144:	687b      	ldr	r3, [r7, #4]
  406146:	2280      	movs	r2, #128	; 0x80
  406148:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  40614a:	687b      	ldr	r3, [r7, #4]
  40614c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  40614e:	bf00      	nop
  406150:	370c      	adds	r7, #12
  406152:	46bd      	mov	sp, r7
  406154:	bc80      	pop	{r7}
  406156:	4770      	bx	lr

00406158 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  406158:	b480      	push	{r7}
  40615a:	b085      	sub	sp, #20
  40615c:	af00      	add	r7, sp, #0
  40615e:	6078      	str	r0, [r7, #4]
  406160:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  406162:	2300      	movs	r3, #0
  406164:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  406166:	687b      	ldr	r3, [r7, #4]
  406168:	22ac      	movs	r2, #172	; 0xac
  40616a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40616c:	683b      	ldr	r3, [r7, #0]
  40616e:	681a      	ldr	r2, [r3, #0]
  406170:	683b      	ldr	r3, [r7, #0]
  406172:	685b      	ldr	r3, [r3, #4]
  406174:	fbb2 f3f3 	udiv	r3, r2, r3
  406178:	091b      	lsrs	r3, r3, #4
  40617a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40617c:	68fb      	ldr	r3, [r7, #12]
  40617e:	2b00      	cmp	r3, #0
  406180:	d003      	beq.n	40618a <uart_init+0x32>
  406182:	68fb      	ldr	r3, [r7, #12]
  406184:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  406188:	d301      	bcc.n	40618e <uart_init+0x36>
		return 1;
  40618a:	2301      	movs	r3, #1
  40618c:	e00f      	b.n	4061ae <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  40618e:	687b      	ldr	r3, [r7, #4]
  406190:	68fa      	ldr	r2, [r7, #12]
  406192:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  406194:	683b      	ldr	r3, [r7, #0]
  406196:	689a      	ldr	r2, [r3, #8]
  406198:	687b      	ldr	r3, [r7, #4]
  40619a:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  40619c:	687b      	ldr	r3, [r7, #4]
  40619e:	f240 2202 	movw	r2, #514	; 0x202
  4061a2:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4061a6:	687b      	ldr	r3, [r7, #4]
  4061a8:	2250      	movs	r2, #80	; 0x50
  4061aa:	601a      	str	r2, [r3, #0]

	return 0;
  4061ac:	2300      	movs	r3, #0
}
  4061ae:	4618      	mov	r0, r3
  4061b0:	3714      	adds	r7, #20
  4061b2:	46bd      	mov	sp, r7
  4061b4:	bc80      	pop	{r7}
  4061b6:	4770      	bx	lr

004061b8 <uart_enable_tx>:
 * \brief Enable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_tx(Uart *p_uart)
{
  4061b8:	b480      	push	{r7}
  4061ba:	b083      	sub	sp, #12
  4061bc:	af00      	add	r7, sp, #0
  4061be:	6078      	str	r0, [r7, #4]
	/* Enable transmitter */
	p_uart->UART_CR = UART_CR_TXEN;
  4061c0:	687b      	ldr	r3, [r7, #4]
  4061c2:	2240      	movs	r2, #64	; 0x40
  4061c4:	601a      	str	r2, [r3, #0]
}
  4061c6:	bf00      	nop
  4061c8:	370c      	adds	r7, #12
  4061ca:	46bd      	mov	sp, r7
  4061cc:	bc80      	pop	{r7}
  4061ce:	4770      	bx	lr

004061d0 <uart_disable_tx>:
 * \brief Disable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_tx(Uart *p_uart)
{
  4061d0:	b480      	push	{r7}
  4061d2:	b083      	sub	sp, #12
  4061d4:	af00      	add	r7, sp, #0
  4061d6:	6078      	str	r0, [r7, #4]
	/* Disable transmitter */
	p_uart->UART_CR = UART_CR_TXDIS;
  4061d8:	687b      	ldr	r3, [r7, #4]
  4061da:	2280      	movs	r2, #128	; 0x80
  4061dc:	601a      	str	r2, [r3, #0]
}
  4061de:	bf00      	nop
  4061e0:	370c      	adds	r7, #12
  4061e2:	46bd      	mov	sp, r7
  4061e4:	bc80      	pop	{r7}
  4061e6:	4770      	bx	lr

004061e8 <uart_enable_rx>:
 * \brief Enable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_rx(Uart *p_uart)
{
  4061e8:	b480      	push	{r7}
  4061ea:	b083      	sub	sp, #12
  4061ec:	af00      	add	r7, sp, #0
  4061ee:	6078      	str	r0, [r7, #4]
	/* Enable receiver */
	p_uart->UART_CR = UART_CR_RXEN;
  4061f0:	687b      	ldr	r3, [r7, #4]
  4061f2:	2210      	movs	r2, #16
  4061f4:	601a      	str	r2, [r3, #0]
}
  4061f6:	bf00      	nop
  4061f8:	370c      	adds	r7, #12
  4061fa:	46bd      	mov	sp, r7
  4061fc:	bc80      	pop	{r7}
  4061fe:	4770      	bx	lr

00406200 <uart_disable_rx>:
 * \brief Disable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_rx(Uart *p_uart)
{
  406200:	b480      	push	{r7}
  406202:	b083      	sub	sp, #12
  406204:	af00      	add	r7, sp, #0
  406206:	6078      	str	r0, [r7, #4]
	/* Disable receiver */
	p_uart->UART_CR = UART_CR_RXDIS;
  406208:	687b      	ldr	r3, [r7, #4]
  40620a:	2220      	movs	r2, #32
  40620c:	601a      	str	r2, [r3, #0]
}
  40620e:	bf00      	nop
  406210:	370c      	adds	r7, #12
  406212:	46bd      	mov	sp, r7
  406214:	bc80      	pop	{r7}
  406216:	4770      	bx	lr

00406218 <uart_enable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  406218:	b480      	push	{r7}
  40621a:	b083      	sub	sp, #12
  40621c:	af00      	add	r7, sp, #0
  40621e:	6078      	str	r0, [r7, #4]
  406220:	6039      	str	r1, [r7, #0]
	p_uart->UART_IER = ul_sources;
  406222:	687b      	ldr	r3, [r7, #4]
  406224:	683a      	ldr	r2, [r7, #0]
  406226:	609a      	str	r2, [r3, #8]
}
  406228:	bf00      	nop
  40622a:	370c      	adds	r7, #12
  40622c:	46bd      	mov	sp, r7
  40622e:	bc80      	pop	{r7}
  406230:	4770      	bx	lr
  406232:	bf00      	nop

00406234 <uart_disable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be disabled.
 */
void uart_disable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  406234:	b480      	push	{r7}
  406236:	b083      	sub	sp, #12
  406238:	af00      	add	r7, sp, #0
  40623a:	6078      	str	r0, [r7, #4]
  40623c:	6039      	str	r1, [r7, #0]
	p_uart->UART_IDR = ul_sources;
  40623e:	687b      	ldr	r3, [r7, #4]
  406240:	683a      	ldr	r2, [r7, #0]
  406242:	60da      	str	r2, [r3, #12]
}
  406244:	bf00      	nop
  406246:	370c      	adds	r7, #12
  406248:	46bd      	mov	sp, r7
  40624a:	bc80      	pop	{r7}
  40624c:	4770      	bx	lr
  40624e:	bf00      	nop

00406250 <uart_get_interrupt_mask>:
 * \param p_uart Pointer to a UART instance.
 *
 *  \return The interrupt mask value.
 */
uint32_t uart_get_interrupt_mask(Uart *p_uart)
{
  406250:	b480      	push	{r7}
  406252:	b083      	sub	sp, #12
  406254:	af00      	add	r7, sp, #0
  406256:	6078      	str	r0, [r7, #4]
	return p_uart->UART_IMR;
  406258:	687b      	ldr	r3, [r7, #4]
  40625a:	691b      	ldr	r3, [r3, #16]
}
  40625c:	4618      	mov	r0, r3
  40625e:	370c      	adds	r7, #12
  406260:	46bd      	mov	sp, r7
  406262:	bc80      	pop	{r7}
  406264:	4770      	bx	lr
  406266:	bf00      	nop

00406268 <uart_get_status>:
 * \param p_uart Pointer to a UART instance.
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
  406268:	b480      	push	{r7}
  40626a:	b083      	sub	sp, #12
  40626c:	af00      	add	r7, sp, #0
  40626e:	6078      	str	r0, [r7, #4]
	return p_uart->UART_SR;
  406270:	687b      	ldr	r3, [r7, #4]
  406272:	695b      	ldr	r3, [r3, #20]
}
  406274:	4618      	mov	r0, r3
  406276:	370c      	adds	r7, #12
  406278:	46bd      	mov	sp, r7
  40627a:	bc80      	pop	{r7}
  40627c:	4770      	bx	lr
  40627e:	bf00      	nop

00406280 <uart_reset_status>:
 * \brief Reset status bits.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_reset_status(Uart *p_uart)
{
  406280:	b480      	push	{r7}
  406282:	b083      	sub	sp, #12
  406284:	af00      	add	r7, sp, #0
  406286:	6078      	str	r0, [r7, #4]
	p_uart->UART_CR = UART_CR_RSTSTA;
  406288:	687b      	ldr	r3, [r7, #4]
  40628a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40628e:	601a      	str	r2, [r3, #0]
}
  406290:	bf00      	nop
  406292:	370c      	adds	r7, #12
  406294:	46bd      	mov	sp, r7
  406296:	bc80      	pop	{r7}
  406298:	4770      	bx	lr
  40629a:	bf00      	nop

0040629c <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  40629c:	b480      	push	{r7}
  40629e:	b083      	sub	sp, #12
  4062a0:	af00      	add	r7, sp, #0
  4062a2:	6078      	str	r0, [r7, #4]
  4062a4:	460b      	mov	r3, r1
  4062a6:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4062a8:	687b      	ldr	r3, [r7, #4]
  4062aa:	695b      	ldr	r3, [r3, #20]
  4062ac:	f003 0302 	and.w	r3, r3, #2
  4062b0:	2b00      	cmp	r3, #0
  4062b2:	d101      	bne.n	4062b8 <uart_write+0x1c>
		return 1;
  4062b4:	2301      	movs	r3, #1
  4062b6:	e003      	b.n	4062c0 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  4062b8:	78fa      	ldrb	r2, [r7, #3]
  4062ba:	687b      	ldr	r3, [r7, #4]
  4062bc:	61da      	str	r2, [r3, #28]
	return 0;
  4062be:	2300      	movs	r3, #0
}
  4062c0:	4618      	mov	r0, r3
  4062c2:	370c      	adds	r7, #12
  4062c4:	46bd      	mov	sp, r7
  4062c6:	bc80      	pop	{r7}
  4062c8:	4770      	bx	lr
  4062ca:	bf00      	nop

004062cc <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  4062cc:	b480      	push	{r7}
  4062ce:	b083      	sub	sp, #12
  4062d0:	af00      	add	r7, sp, #0
  4062d2:	6078      	str	r0, [r7, #4]
  4062d4:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4062d6:	687b      	ldr	r3, [r7, #4]
  4062d8:	695b      	ldr	r3, [r3, #20]
  4062da:	f003 0301 	and.w	r3, r3, #1
  4062de:	2b00      	cmp	r3, #0
  4062e0:	d101      	bne.n	4062e6 <uart_read+0x1a>
		return 1;
  4062e2:	2301      	movs	r3, #1
  4062e4:	e005      	b.n	4062f2 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4062e6:	687b      	ldr	r3, [r7, #4]
  4062e8:	699b      	ldr	r3, [r3, #24]
  4062ea:	b2da      	uxtb	r2, r3
  4062ec:	683b      	ldr	r3, [r7, #0]
  4062ee:	701a      	strb	r2, [r3, #0]
	return 0;
  4062f0:	2300      	movs	r3, #0
}
  4062f2:	4618      	mov	r0, r3
  4062f4:	370c      	adds	r7, #12
  4062f6:	46bd      	mov	sp, r7
  4062f8:	bc80      	pop	{r7}
  4062fa:	4770      	bx	lr

004062fc <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  4062fc:	b480      	push	{r7}
  4062fe:	b083      	sub	sp, #12
  406300:	af00      	add	r7, sp, #0
  406302:	6078      	str	r0, [r7, #4]
  406304:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  406306:	687b      	ldr	r3, [r7, #4]
  406308:	695b      	ldr	r3, [r3, #20]
  40630a:	f003 0302 	and.w	r3, r3, #2
  40630e:	2b00      	cmp	r3, #0
  406310:	d101      	bne.n	406316 <usart_write+0x1a>
		return 1;
  406312:	2301      	movs	r3, #1
  406314:	e005      	b.n	406322 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  406316:	683b      	ldr	r3, [r7, #0]
  406318:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40631c:	687b      	ldr	r3, [r7, #4]
  40631e:	61da      	str	r2, [r3, #28]
	return 0;
  406320:	2300      	movs	r3, #0
}
  406322:	4618      	mov	r0, r3
  406324:	370c      	adds	r7, #12
  406326:	46bd      	mov	sp, r7
  406328:	bc80      	pop	{r7}
  40632a:	4770      	bx	lr

0040632c <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  40632c:	b480      	push	{r7}
  40632e:	b083      	sub	sp, #12
  406330:	af00      	add	r7, sp, #0
  406332:	6078      	str	r0, [r7, #4]
  406334:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  406336:	687b      	ldr	r3, [r7, #4]
  406338:	695b      	ldr	r3, [r3, #20]
  40633a:	f003 0301 	and.w	r3, r3, #1
  40633e:	2b00      	cmp	r3, #0
  406340:	d101      	bne.n	406346 <usart_read+0x1a>
		return 1;
  406342:	2301      	movs	r3, #1
  406344:	e006      	b.n	406354 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  406346:	687b      	ldr	r3, [r7, #4]
  406348:	699b      	ldr	r3, [r3, #24]
  40634a:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40634e:	683b      	ldr	r3, [r7, #0]
  406350:	601a      	str	r2, [r3, #0]

	return 0;
  406352:	2300      	movs	r3, #0
}
  406354:	4618      	mov	r0, r3
  406356:	370c      	adds	r7, #12
  406358:	46bd      	mov	sp, r7
  40635a:	bc80      	pop	{r7}
  40635c:	4770      	bx	lr
  40635e:	bf00      	nop

00406360 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  406360:	b480      	push	{r7}
  406362:	af00      	add	r7, sp, #0
	while (1) {
	}
  406364:	e7fe      	b.n	406364 <Dummy_Handler+0x4>
  406366:	bf00      	nop

00406368 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  406368:	b580      	push	{r7, lr}
  40636a:	b082      	sub	sp, #8
  40636c:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  40636e:	4b1e      	ldr	r3, [pc, #120]	; (4063e8 <Reset_Handler+0x80>)
  406370:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
  406372:	4b1e      	ldr	r3, [pc, #120]	; (4063ec <Reset_Handler+0x84>)
  406374:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
  406376:	687a      	ldr	r2, [r7, #4]
  406378:	683b      	ldr	r3, [r7, #0]
  40637a:	429a      	cmp	r2, r3
  40637c:	d00c      	beq.n	406398 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  40637e:	e007      	b.n	406390 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  406380:	683b      	ldr	r3, [r7, #0]
  406382:	1d1a      	adds	r2, r3, #4
  406384:	603a      	str	r2, [r7, #0]
  406386:	687a      	ldr	r2, [r7, #4]
  406388:	1d11      	adds	r1, r2, #4
  40638a:	6079      	str	r1, [r7, #4]
  40638c:	6812      	ldr	r2, [r2, #0]
  40638e:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  406390:	683b      	ldr	r3, [r7, #0]
  406392:	4a17      	ldr	r2, [pc, #92]	; (4063f0 <Reset_Handler+0x88>)
  406394:	4293      	cmp	r3, r2
  406396:	d3f3      	bcc.n	406380 <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  406398:	4b16      	ldr	r3, [pc, #88]	; (4063f4 <Reset_Handler+0x8c>)
  40639a:	603b      	str	r3, [r7, #0]
  40639c:	e004      	b.n	4063a8 <Reset_Handler+0x40>
		*pDest++ = 0;
  40639e:	683b      	ldr	r3, [r7, #0]
  4063a0:	1d1a      	adds	r2, r3, #4
  4063a2:	603a      	str	r2, [r7, #0]
  4063a4:	2200      	movs	r2, #0
  4063a6:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4063a8:	683b      	ldr	r3, [r7, #0]
  4063aa:	4a13      	ldr	r2, [pc, #76]	; (4063f8 <Reset_Handler+0x90>)
  4063ac:	4293      	cmp	r3, r2
  4063ae:	d3f6      	bcc.n	40639e <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  4063b0:	4b12      	ldr	r3, [pc, #72]	; (4063fc <Reset_Handler+0x94>)
  4063b2:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4063b4:	4a12      	ldr	r2, [pc, #72]	; (406400 <Reset_Handler+0x98>)
  4063b6:	687b      	ldr	r3, [r7, #4]
  4063b8:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
  4063bc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4063c0:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  4063c2:	687b      	ldr	r3, [r7, #4]
  4063c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4063c8:	d309      	bcc.n	4063de <Reset_Handler+0x76>
  4063ca:	687b      	ldr	r3, [r7, #4]
  4063cc:	4a0d      	ldr	r2, [pc, #52]	; (406404 <Reset_Handler+0x9c>)
  4063ce:	4293      	cmp	r3, r2
  4063d0:	d805      	bhi.n	4063de <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  4063d2:	4a0b      	ldr	r2, [pc, #44]	; (406400 <Reset_Handler+0x98>)
  4063d4:	4b0a      	ldr	r3, [pc, #40]	; (406400 <Reset_Handler+0x98>)
  4063d6:	689b      	ldr	r3, [r3, #8]
  4063d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4063dc:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  4063de:	4b0a      	ldr	r3, [pc, #40]	; (406408 <Reset_Handler+0xa0>)
  4063e0:	4798      	blx	r3

	/* Branch to main function */
	main();
  4063e2:	4b0a      	ldr	r3, [pc, #40]	; (40640c <Reset_Handler+0xa4>)
  4063e4:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4063e6:	e7fe      	b.n	4063e6 <Reset_Handler+0x7e>
  4063e8:	00415078 	.word	0x00415078
  4063ec:	20000000 	.word	0x20000000
  4063f0:	20000a5c 	.word	0x20000a5c
  4063f4:	20000a60 	.word	0x20000a60
  4063f8:	2000463c 	.word	0x2000463c
  4063fc:	00400000 	.word	0x00400000
  406400:	e000ed00 	.word	0xe000ed00
  406404:	20005fff 	.word	0x20005fff
  406408:	0040b995 	.word	0x0040b995
  40640c:	00409ce5 	.word	0x00409ce5

00406410 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
  406410:	b480      	push	{r7}
  406412:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  406414:	4b4e      	ldr	r3, [pc, #312]	; (406550 <SystemCoreClockUpdate+0x140>)
  406416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  406418:	f003 0303 	and.w	r3, r3, #3
  40641c:	2b01      	cmp	r3, #1
  40641e:	d014      	beq.n	40644a <SystemCoreClockUpdate+0x3a>
  406420:	2b01      	cmp	r3, #1
  406422:	d302      	bcc.n	40642a <SystemCoreClockUpdate+0x1a>
  406424:	2b02      	cmp	r3, #2
  406426:	d038      	beq.n	40649a <SystemCoreClockUpdate+0x8a>
  406428:	e074      	b.n	406514 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  40642a:	4b4a      	ldr	r3, [pc, #296]	; (406554 <SystemCoreClockUpdate+0x144>)
  40642c:	695b      	ldr	r3, [r3, #20]
  40642e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  406432:	2b00      	cmp	r3, #0
  406434:	d004      	beq.n	406440 <SystemCoreClockUpdate+0x30>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  406436:	4b48      	ldr	r3, [pc, #288]	; (406558 <SystemCoreClockUpdate+0x148>)
  406438:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40643c:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
  40643e:	e069      	b.n	406514 <SystemCoreClockUpdate+0x104>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  406440:	4b45      	ldr	r3, [pc, #276]	; (406558 <SystemCoreClockUpdate+0x148>)
  406442:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  406446:	601a      	str	r2, [r3, #0]
		}
		break;
  406448:	e064      	b.n	406514 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  40644a:	4b41      	ldr	r3, [pc, #260]	; (406550 <SystemCoreClockUpdate+0x140>)
  40644c:	6a1b      	ldr	r3, [r3, #32]
  40644e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  406452:	2b00      	cmp	r3, #0
  406454:	d003      	beq.n	40645e <SystemCoreClockUpdate+0x4e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  406456:	4b40      	ldr	r3, [pc, #256]	; (406558 <SystemCoreClockUpdate+0x148>)
  406458:	4a40      	ldr	r2, [pc, #256]	; (40655c <SystemCoreClockUpdate+0x14c>)
  40645a:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		break;
  40645c:	e05a      	b.n	406514 <SystemCoreClockUpdate+0x104>
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40645e:	4b3e      	ldr	r3, [pc, #248]	; (406558 <SystemCoreClockUpdate+0x148>)
  406460:	4a3f      	ldr	r2, [pc, #252]	; (406560 <SystemCoreClockUpdate+0x150>)
  406462:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  406464:	4b3a      	ldr	r3, [pc, #232]	; (406550 <SystemCoreClockUpdate+0x140>)
  406466:	6a1b      	ldr	r3, [r3, #32]
  406468:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40646c:	2b10      	cmp	r3, #16
  40646e:	d004      	beq.n	40647a <SystemCoreClockUpdate+0x6a>
  406470:	2b20      	cmp	r3, #32
  406472:	d008      	beq.n	406486 <SystemCoreClockUpdate+0x76>
  406474:	2b00      	cmp	r3, #0
  406476:	d00e      	beq.n	406496 <SystemCoreClockUpdate+0x86>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  406478:	e00e      	b.n	406498 <SystemCoreClockUpdate+0x88>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  40647a:	4b37      	ldr	r3, [pc, #220]	; (406558 <SystemCoreClockUpdate+0x148>)
  40647c:	681b      	ldr	r3, [r3, #0]
  40647e:	005b      	lsls	r3, r3, #1
  406480:	4a35      	ldr	r2, [pc, #212]	; (406558 <SystemCoreClockUpdate+0x148>)
  406482:	6013      	str	r3, [r2, #0]
				break;
  406484:	e008      	b.n	406498 <SystemCoreClockUpdate+0x88>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  406486:	4b34      	ldr	r3, [pc, #208]	; (406558 <SystemCoreClockUpdate+0x148>)
  406488:	681a      	ldr	r2, [r3, #0]
  40648a:	4613      	mov	r3, r2
  40648c:	005b      	lsls	r3, r3, #1
  40648e:	4413      	add	r3, r2
  406490:	4a31      	ldr	r2, [pc, #196]	; (406558 <SystemCoreClockUpdate+0x148>)
  406492:	6013      	str	r3, [r2, #0]
				break;
  406494:	e000      	b.n	406498 <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  406496:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
  406498:	e03c      	b.n	406514 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  40649a:	4b2d      	ldr	r3, [pc, #180]	; (406550 <SystemCoreClockUpdate+0x140>)
  40649c:	6a1b      	ldr	r3, [r3, #32]
  40649e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4064a2:	2b00      	cmp	r3, #0
  4064a4:	d003      	beq.n	4064ae <SystemCoreClockUpdate+0x9e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4064a6:	4b2c      	ldr	r3, [pc, #176]	; (406558 <SystemCoreClockUpdate+0x148>)
  4064a8:	4a2c      	ldr	r2, [pc, #176]	; (40655c <SystemCoreClockUpdate+0x14c>)
  4064aa:	601a      	str	r2, [r3, #0]
  4064ac:	e01c      	b.n	4064e8 <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4064ae:	4b2a      	ldr	r3, [pc, #168]	; (406558 <SystemCoreClockUpdate+0x148>)
  4064b0:	4a2b      	ldr	r2, [pc, #172]	; (406560 <SystemCoreClockUpdate+0x150>)
  4064b2:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4064b4:	4b26      	ldr	r3, [pc, #152]	; (406550 <SystemCoreClockUpdate+0x140>)
  4064b6:	6a1b      	ldr	r3, [r3, #32]
  4064b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4064bc:	2b10      	cmp	r3, #16
  4064be:	d004      	beq.n	4064ca <SystemCoreClockUpdate+0xba>
  4064c0:	2b20      	cmp	r3, #32
  4064c2:	d008      	beq.n	4064d6 <SystemCoreClockUpdate+0xc6>
  4064c4:	2b00      	cmp	r3, #0
  4064c6:	d00e      	beq.n	4064e6 <SystemCoreClockUpdate+0xd6>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  4064c8:	e00e      	b.n	4064e8 <SystemCoreClockUpdate+0xd8>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  4064ca:	4b23      	ldr	r3, [pc, #140]	; (406558 <SystemCoreClockUpdate+0x148>)
  4064cc:	681b      	ldr	r3, [r3, #0]
  4064ce:	005b      	lsls	r3, r3, #1
  4064d0:	4a21      	ldr	r2, [pc, #132]	; (406558 <SystemCoreClockUpdate+0x148>)
  4064d2:	6013      	str	r3, [r2, #0]
				break;
  4064d4:	e008      	b.n	4064e8 <SystemCoreClockUpdate+0xd8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  4064d6:	4b20      	ldr	r3, [pc, #128]	; (406558 <SystemCoreClockUpdate+0x148>)
  4064d8:	681a      	ldr	r2, [r3, #0]
  4064da:	4613      	mov	r3, r2
  4064dc:	005b      	lsls	r3, r3, #1
  4064de:	4413      	add	r3, r2
  4064e0:	4a1d      	ldr	r2, [pc, #116]	; (406558 <SystemCoreClockUpdate+0x148>)
  4064e2:	6013      	str	r3, [r2, #0]
				break;
  4064e4:	e000      	b.n	4064e8 <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  4064e6:	bf00      	nop
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4064e8:	4b19      	ldr	r3, [pc, #100]	; (406550 <SystemCoreClockUpdate+0x140>)
  4064ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4064ec:	4b1d      	ldr	r3, [pc, #116]	; (406564 <SystemCoreClockUpdate+0x154>)
  4064ee:	4013      	ands	r3, r2
  4064f0:	0c1b      	lsrs	r3, r3, #16
			                         CKGR_PLLAR_MULA_Pos) + 1U);
  4064f2:	3301      	adds	r3, #1
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4064f4:	4a18      	ldr	r2, [pc, #96]	; (406558 <SystemCoreClockUpdate+0x148>)
  4064f6:	6812      	ldr	r2, [r2, #0]
  4064f8:	fb02 f303 	mul.w	r3, r2, r3
  4064fc:	4a16      	ldr	r2, [pc, #88]	; (406558 <SystemCoreClockUpdate+0x148>)
  4064fe:	6013      	str	r3, [r2, #0]
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  406500:	4b13      	ldr	r3, [pc, #76]	; (406550 <SystemCoreClockUpdate+0x140>)
  406502:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  406504:	b2db      	uxtb	r3, r3
  406506:	4a14      	ldr	r2, [pc, #80]	; (406558 <SystemCoreClockUpdate+0x148>)
  406508:	6812      	ldr	r2, [r2, #0]
  40650a:	fbb2 f3f3 	udiv	r3, r2, r3
  40650e:	4a12      	ldr	r2, [pc, #72]	; (406558 <SystemCoreClockUpdate+0x148>)
  406510:	6013      	str	r3, [r2, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
  406512:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  406514:	4b0e      	ldr	r3, [pc, #56]	; (406550 <SystemCoreClockUpdate+0x140>)
  406516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  406518:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40651c:	2b70      	cmp	r3, #112	; 0x70
  40651e:	d108      	bne.n	406532 <SystemCoreClockUpdate+0x122>
		SystemCoreClock /= 3U;
  406520:	4b0d      	ldr	r3, [pc, #52]	; (406558 <SystemCoreClockUpdate+0x148>)
  406522:	681b      	ldr	r3, [r3, #0]
  406524:	4a10      	ldr	r2, [pc, #64]	; (406568 <SystemCoreClockUpdate+0x158>)
  406526:	fba2 2303 	umull	r2, r3, r2, r3
  40652a:	085b      	lsrs	r3, r3, #1
  40652c:	4a0a      	ldr	r2, [pc, #40]	; (406558 <SystemCoreClockUpdate+0x148>)
  40652e:	6013      	str	r3, [r2, #0]
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
			                           PMC_MCKR_PRES_Pos);
	}
}
  406530:	e00a      	b.n	406548 <SystemCoreClockUpdate+0x138>
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
		SystemCoreClock /= 3U;
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  406532:	4b07      	ldr	r3, [pc, #28]	; (406550 <SystemCoreClockUpdate+0x140>)
  406534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  406536:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40653a:	091b      	lsrs	r3, r3, #4
  40653c:	4a06      	ldr	r2, [pc, #24]	; (406558 <SystemCoreClockUpdate+0x148>)
  40653e:	6812      	ldr	r2, [r2, #0]
  406540:	fa22 f303 	lsr.w	r3, r2, r3
  406544:	4a04      	ldr	r2, [pc, #16]	; (406558 <SystemCoreClockUpdate+0x148>)
  406546:	6013      	str	r3, [r2, #0]
			                           PMC_MCKR_PRES_Pos);
	}
}
  406548:	bf00      	nop
  40654a:	46bd      	mov	sp, r7
  40654c:	bc80      	pop	{r7}
  40654e:	4770      	bx	lr
  406550:	400e0400 	.word	0x400e0400
  406554:	400e1410 	.word	0x400e1410
  406558:	20000198 	.word	0x20000198
  40655c:	00b71b00 	.word	0x00b71b00
  406560:	003d0900 	.word	0x003d0900
  406564:	07ff0000 	.word	0x07ff0000
  406568:	aaaaaaab 	.word	0xaaaaaaab

0040656c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  40656c:	b480      	push	{r7}
  40656e:	b085      	sub	sp, #20
  406570:	af00      	add	r7, sp, #0
  406572:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  406574:	4b10      	ldr	r3, [pc, #64]	; (4065b8 <_sbrk+0x4c>)
  406576:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  406578:	4b10      	ldr	r3, [pc, #64]	; (4065bc <_sbrk+0x50>)
  40657a:	681b      	ldr	r3, [r3, #0]
  40657c:	2b00      	cmp	r3, #0
  40657e:	d102      	bne.n	406586 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  406580:	4b0e      	ldr	r3, [pc, #56]	; (4065bc <_sbrk+0x50>)
  406582:	4a0f      	ldr	r2, [pc, #60]	; (4065c0 <_sbrk+0x54>)
  406584:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  406586:	4b0d      	ldr	r3, [pc, #52]	; (4065bc <_sbrk+0x50>)
  406588:	681b      	ldr	r3, [r3, #0]
  40658a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40658c:	68ba      	ldr	r2, [r7, #8]
  40658e:	687b      	ldr	r3, [r7, #4]
  406590:	441a      	add	r2, r3
  406592:	68fb      	ldr	r3, [r7, #12]
  406594:	429a      	cmp	r2, r3
  406596:	dd02      	ble.n	40659e <_sbrk+0x32>
		return (caddr_t) -1;	
  406598:	f04f 33ff 	mov.w	r3, #4294967295
  40659c:	e006      	b.n	4065ac <_sbrk+0x40>
	}

	heap += incr;
  40659e:	4b07      	ldr	r3, [pc, #28]	; (4065bc <_sbrk+0x50>)
  4065a0:	681a      	ldr	r2, [r3, #0]
  4065a2:	687b      	ldr	r3, [r7, #4]
  4065a4:	4413      	add	r3, r2
  4065a6:	4a05      	ldr	r2, [pc, #20]	; (4065bc <_sbrk+0x50>)
  4065a8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4065aa:	68bb      	ldr	r3, [r7, #8]
}
  4065ac:	4618      	mov	r0, r3
  4065ae:	3714      	adds	r7, #20
  4065b0:	46bd      	mov	sp, r7
  4065b2:	bc80      	pop	{r7}
  4065b4:	4770      	bx	lr
  4065b6:	bf00      	nop
  4065b8:	20005ffc 	.word	0x20005ffc
  4065bc:	20000ce4 	.word	0x20000ce4
  4065c0:	20004e40 	.word	0x20004e40

004065c4 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  4065c4:	b480      	push	{r7}
  4065c6:	b083      	sub	sp, #12
  4065c8:	af00      	add	r7, sp, #0
  4065ca:	6078      	str	r0, [r7, #4]
	return -1;
  4065cc:	f04f 33ff 	mov.w	r3, #4294967295
}
  4065d0:	4618      	mov	r0, r3
  4065d2:	370c      	adds	r7, #12
  4065d4:	46bd      	mov	sp, r7
  4065d6:	bc80      	pop	{r7}
  4065d8:	4770      	bx	lr
  4065da:	bf00      	nop

004065dc <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  4065dc:	b480      	push	{r7}
  4065de:	b083      	sub	sp, #12
  4065e0:	af00      	add	r7, sp, #0
  4065e2:	6078      	str	r0, [r7, #4]
  4065e4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  4065e6:	683b      	ldr	r3, [r7, #0]
  4065e8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4065ec:	605a      	str	r2, [r3, #4]

	return 0;
  4065ee:	2300      	movs	r3, #0
}
  4065f0:	4618      	mov	r0, r3
  4065f2:	370c      	adds	r7, #12
  4065f4:	46bd      	mov	sp, r7
  4065f6:	bc80      	pop	{r7}
  4065f8:	4770      	bx	lr
  4065fa:	bf00      	nop

004065fc <_isatty>:

extern int _isatty(int file)
{
  4065fc:	b480      	push	{r7}
  4065fe:	b083      	sub	sp, #12
  406600:	af00      	add	r7, sp, #0
  406602:	6078      	str	r0, [r7, #4]
	return 1;
  406604:	2301      	movs	r3, #1
}
  406606:	4618      	mov	r0, r3
  406608:	370c      	adds	r7, #12
  40660a:	46bd      	mov	sp, r7
  40660c:	bc80      	pop	{r7}
  40660e:	4770      	bx	lr

00406610 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  406610:	b480      	push	{r7}
  406612:	b085      	sub	sp, #20
  406614:	af00      	add	r7, sp, #0
  406616:	60f8      	str	r0, [r7, #12]
  406618:	60b9      	str	r1, [r7, #8]
  40661a:	607a      	str	r2, [r7, #4]
	return 0;
  40661c:	2300      	movs	r3, #0
}
  40661e:	4618      	mov	r0, r3
  406620:	3714      	adds	r7, #20
  406622:	46bd      	mov	sp, r7
  406624:	bc80      	pop	{r7}
  406626:	4770      	bx	lr

00406628 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
  406628:	b480      	push	{r7}
  40662a:	b083      	sub	sp, #12
  40662c:	af00      	add	r7, sp, #0
  40662e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  406630:	687b      	ldr	r3, [r7, #4]
  406632:	f103 0208 	add.w	r2, r3, #8
  406636:	687b      	ldr	r3, [r7, #4]
  406638:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  40663a:	687b      	ldr	r3, [r7, #4]
  40663c:	f04f 32ff 	mov.w	r2, #4294967295
  406640:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  406642:	687b      	ldr	r3, [r7, #4]
  406644:	f103 0208 	add.w	r2, r3, #8
  406648:	687b      	ldr	r3, [r7, #4]
  40664a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  40664c:	687b      	ldr	r3, [r7, #4]
  40664e:	f103 0208 	add.w	r2, r3, #8
  406652:	687b      	ldr	r3, [r7, #4]
  406654:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  406656:	687b      	ldr	r3, [r7, #4]
  406658:	2200      	movs	r2, #0
  40665a:	601a      	str	r2, [r3, #0]
}
  40665c:	bf00      	nop
  40665e:	370c      	adds	r7, #12
  406660:	46bd      	mov	sp, r7
  406662:	bc80      	pop	{r7}
  406664:	4770      	bx	lr
  406666:	bf00      	nop

00406668 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
  406668:	b480      	push	{r7}
  40666a:	b083      	sub	sp, #12
  40666c:	af00      	add	r7, sp, #0
  40666e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  406670:	687b      	ldr	r3, [r7, #4]
  406672:	2200      	movs	r2, #0
  406674:	611a      	str	r2, [r3, #16]
}
  406676:	bf00      	nop
  406678:	370c      	adds	r7, #12
  40667a:	46bd      	mov	sp, r7
  40667c:	bc80      	pop	{r7}
  40667e:	4770      	bx	lr

00406680 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
  406680:	b480      	push	{r7}
  406682:	b085      	sub	sp, #20
  406684:	af00      	add	r7, sp, #0
  406686:	6078      	str	r0, [r7, #4]
  406688:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  40668a:	687b      	ldr	r3, [r7, #4]
  40668c:	685b      	ldr	r3, [r3, #4]
  40668e:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
  406690:	68fb      	ldr	r3, [r7, #12]
  406692:	685a      	ldr	r2, [r3, #4]
  406694:	683b      	ldr	r3, [r7, #0]
  406696:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  406698:	687b      	ldr	r3, [r7, #4]
  40669a:	685a      	ldr	r2, [r3, #4]
  40669c:	683b      	ldr	r3, [r7, #0]
  40669e:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  4066a0:	68fb      	ldr	r3, [r7, #12]
  4066a2:	685b      	ldr	r3, [r3, #4]
  4066a4:	683a      	ldr	r2, [r7, #0]
  4066a6:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  4066a8:	68fb      	ldr	r3, [r7, #12]
  4066aa:	683a      	ldr	r2, [r7, #0]
  4066ac:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  4066ae:	687b      	ldr	r3, [r7, #4]
  4066b0:	683a      	ldr	r2, [r7, #0]
  4066b2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4066b4:	683b      	ldr	r3, [r7, #0]
  4066b6:	687a      	ldr	r2, [r7, #4]
  4066b8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  4066ba:	687b      	ldr	r3, [r7, #4]
  4066bc:	681b      	ldr	r3, [r3, #0]
  4066be:	1c5a      	adds	r2, r3, #1
  4066c0:	687b      	ldr	r3, [r7, #4]
  4066c2:	601a      	str	r2, [r3, #0]
}
  4066c4:	bf00      	nop
  4066c6:	3714      	adds	r7, #20
  4066c8:	46bd      	mov	sp, r7
  4066ca:	bc80      	pop	{r7}
  4066cc:	4770      	bx	lr
  4066ce:	bf00      	nop

004066d0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  4066d0:	b480      	push	{r7}
  4066d2:	b085      	sub	sp, #20
  4066d4:	af00      	add	r7, sp, #0
  4066d6:	6078      	str	r0, [r7, #4]
  4066d8:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  4066da:	683b      	ldr	r3, [r7, #0]
  4066dc:	681b      	ldr	r3, [r3, #0]
  4066de:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4066e0:	68bb      	ldr	r3, [r7, #8]
  4066e2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4066e6:	d103      	bne.n	4066f0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  4066e8:	687b      	ldr	r3, [r7, #4]
  4066ea:	691b      	ldr	r3, [r3, #16]
  4066ec:	60fb      	str	r3, [r7, #12]
  4066ee:	e00c      	b.n	40670a <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  4066f0:	687b      	ldr	r3, [r7, #4]
  4066f2:	3308      	adds	r3, #8
  4066f4:	60fb      	str	r3, [r7, #12]
  4066f6:	e002      	b.n	4066fe <vListInsert+0x2e>
  4066f8:	68fb      	ldr	r3, [r7, #12]
  4066fa:	685b      	ldr	r3, [r3, #4]
  4066fc:	60fb      	str	r3, [r7, #12]
  4066fe:	68fb      	ldr	r3, [r7, #12]
  406700:	685b      	ldr	r3, [r3, #4]
  406702:	681a      	ldr	r2, [r3, #0]
  406704:	68bb      	ldr	r3, [r7, #8]
  406706:	429a      	cmp	r2, r3
  406708:	d9f6      	bls.n	4066f8 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  40670a:	68fb      	ldr	r3, [r7, #12]
  40670c:	685a      	ldr	r2, [r3, #4]
  40670e:	683b      	ldr	r3, [r7, #0]
  406710:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  406712:	683b      	ldr	r3, [r7, #0]
  406714:	685b      	ldr	r3, [r3, #4]
  406716:	683a      	ldr	r2, [r7, #0]
  406718:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  40671a:	683b      	ldr	r3, [r7, #0]
  40671c:	68fa      	ldr	r2, [r7, #12]
  40671e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  406720:	68fb      	ldr	r3, [r7, #12]
  406722:	683a      	ldr	r2, [r7, #0]
  406724:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  406726:	683b      	ldr	r3, [r7, #0]
  406728:	687a      	ldr	r2, [r7, #4]
  40672a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  40672c:	687b      	ldr	r3, [r7, #4]
  40672e:	681b      	ldr	r3, [r3, #0]
  406730:	1c5a      	adds	r2, r3, #1
  406732:	687b      	ldr	r3, [r7, #4]
  406734:	601a      	str	r2, [r3, #0]
}
  406736:	bf00      	nop
  406738:	3714      	adds	r7, #20
  40673a:	46bd      	mov	sp, r7
  40673c:	bc80      	pop	{r7}
  40673e:	4770      	bx	lr

00406740 <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
  406740:	b480      	push	{r7}
  406742:	b085      	sub	sp, #20
  406744:	af00      	add	r7, sp, #0
  406746:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  406748:	687b      	ldr	r3, [r7, #4]
  40674a:	685b      	ldr	r3, [r3, #4]
  40674c:	687a      	ldr	r2, [r7, #4]
  40674e:	6892      	ldr	r2, [r2, #8]
  406750:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  406752:	687b      	ldr	r3, [r7, #4]
  406754:	689b      	ldr	r3, [r3, #8]
  406756:	687a      	ldr	r2, [r7, #4]
  406758:	6852      	ldr	r2, [r2, #4]
  40675a:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  40675c:	687b      	ldr	r3, [r7, #4]
  40675e:	691b      	ldr	r3, [r3, #16]
  406760:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  406762:	68fb      	ldr	r3, [r7, #12]
  406764:	685a      	ldr	r2, [r3, #4]
  406766:	687b      	ldr	r3, [r7, #4]
  406768:	429a      	cmp	r2, r3
  40676a:	d103      	bne.n	406774 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  40676c:	687b      	ldr	r3, [r7, #4]
  40676e:	689a      	ldr	r2, [r3, #8]
  406770:	68fb      	ldr	r3, [r7, #12]
  406772:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  406774:	687b      	ldr	r3, [r7, #4]
  406776:	2200      	movs	r2, #0
  406778:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  40677a:	68fb      	ldr	r3, [r7, #12]
  40677c:	681b      	ldr	r3, [r3, #0]
  40677e:	1e5a      	subs	r2, r3, #1
  406780:	68fb      	ldr	r3, [r7, #12]
  406782:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  406784:	68fb      	ldr	r3, [r7, #12]
  406786:	681b      	ldr	r3, [r3, #0]
}
  406788:	4618      	mov	r0, r3
  40678a:	3714      	adds	r7, #20
  40678c:	46bd      	mov	sp, r7
  40678e:	bc80      	pop	{r7}
  406790:	4770      	bx	lr
  406792:	bf00      	nop

00406794 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  406794:	b480      	push	{r7}
  406796:	b083      	sub	sp, #12
  406798:	af00      	add	r7, sp, #0
  40679a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40679c:	687b      	ldr	r3, [r7, #4]
  40679e:	2b07      	cmp	r3, #7
  4067a0:	d825      	bhi.n	4067ee <osc_get_rate+0x5a>
  4067a2:	a201      	add	r2, pc, #4	; (adr r2, 4067a8 <osc_get_rate+0x14>)
  4067a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4067a8:	004067c9 	.word	0x004067c9
  4067ac:	004067cf 	.word	0x004067cf
  4067b0:	004067d5 	.word	0x004067d5
  4067b4:	004067db 	.word	0x004067db
  4067b8:	004067df 	.word	0x004067df
  4067bc:	004067e3 	.word	0x004067e3
  4067c0:	004067e7 	.word	0x004067e7
  4067c4:	004067eb 	.word	0x004067eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4067c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4067cc:	e010      	b.n	4067f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4067ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4067d2:	e00d      	b.n	4067f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4067d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4067d8:	e00a      	b.n	4067f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4067da:	4b08      	ldr	r3, [pc, #32]	; (4067fc <osc_get_rate+0x68>)
  4067dc:	e008      	b.n	4067f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4067de:	4b08      	ldr	r3, [pc, #32]	; (406800 <osc_get_rate+0x6c>)
  4067e0:	e006      	b.n	4067f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4067e2:	4b08      	ldr	r3, [pc, #32]	; (406804 <osc_get_rate+0x70>)
  4067e4:	e004      	b.n	4067f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4067e6:	4b07      	ldr	r3, [pc, #28]	; (406804 <osc_get_rate+0x70>)
  4067e8:	e002      	b.n	4067f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4067ea:	4b06      	ldr	r3, [pc, #24]	; (406804 <osc_get_rate+0x70>)
  4067ec:	e000      	b.n	4067f0 <osc_get_rate+0x5c>
	}

	return 0;
  4067ee:	2300      	movs	r3, #0
}
  4067f0:	4618      	mov	r0, r3
  4067f2:	370c      	adds	r7, #12
  4067f4:	46bd      	mov	sp, r7
  4067f6:	bc80      	pop	{r7}
  4067f8:	4770      	bx	lr
  4067fa:	bf00      	nop
  4067fc:	003d0900 	.word	0x003d0900
  406800:	007a1200 	.word	0x007a1200
  406804:	00b71b00 	.word	0x00b71b00

00406808 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  406808:	b580      	push	{r7, lr}
  40680a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40680c:	2006      	movs	r0, #6
  40680e:	4b03      	ldr	r3, [pc, #12]	; (40681c <sysclk_get_main_hz+0x14>)
  406810:	4798      	blx	r3
  406812:	4603      	mov	r3, r0
  406814:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  406816:	4618      	mov	r0, r3
  406818:	bd80      	pop	{r7, pc}
  40681a:	bf00      	nop
  40681c:	00406795 	.word	0x00406795

00406820 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  406820:	b580      	push	{r7, lr}
  406822:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  406824:	4b02      	ldr	r3, [pc, #8]	; (406830 <sysclk_get_cpu_hz+0x10>)
  406826:	4798      	blx	r3
  406828:	4603      	mov	r3, r0
  40682a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40682c:	4618      	mov	r0, r3
  40682e:	bd80      	pop	{r7, pc}
  406830:	00406809 	.word	0x00406809

00406834 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
  406834:	b480      	push	{r7}
  406836:	b085      	sub	sp, #20
  406838:	af00      	add	r7, sp, #0
  40683a:	60f8      	str	r0, [r7, #12]
  40683c:	60b9      	str	r1, [r7, #8]
  40683e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
  406840:	68fb      	ldr	r3, [r7, #12]
  406842:	3b04      	subs	r3, #4
  406844:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  406846:	68fb      	ldr	r3, [r7, #12]
  406848:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  40684c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  40684e:	68fb      	ldr	r3, [r7, #12]
  406850:	3b04      	subs	r3, #4
  406852:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  406854:	68ba      	ldr	r2, [r7, #8]
  406856:	68fb      	ldr	r3, [r7, #12]
  406858:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  40685a:	68fb      	ldr	r3, [r7, #12]
  40685c:	3b04      	subs	r3, #4
  40685e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
  406860:	68fb      	ldr	r3, [r7, #12]
  406862:	2200      	movs	r2, #0
  406864:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
  406866:	68fb      	ldr	r3, [r7, #12]
  406868:	3b14      	subs	r3, #20
  40686a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  40686c:	687a      	ldr	r2, [r7, #4]
  40686e:	68fb      	ldr	r3, [r7, #12]
  406870:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
  406872:	68fb      	ldr	r3, [r7, #12]
  406874:	3b20      	subs	r3, #32
  406876:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
  406878:	68fb      	ldr	r3, [r7, #12]
}
  40687a:	4618      	mov	r0, r3
  40687c:	3714      	adds	r7, #20
  40687e:	46bd      	mov	sp, r7
  406880:	bc80      	pop	{r7}
  406882:	4770      	bx	lr

00406884 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  406884:	4b06      	ldr	r3, [pc, #24]	; (4068a0 <pxCurrentTCBConst2>)
  406886:	6819      	ldr	r1, [r3, #0]
  406888:	6808      	ldr	r0, [r1, #0]
  40688a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40688e:	f380 8809 	msr	PSP, r0
  406892:	f04f 0000 	mov.w	r0, #0
  406896:	f380 8811 	msr	BASEPRI, r0
  40689a:	f04e 0e0d 	orr.w	lr, lr, #13
  40689e:	4770      	bx	lr

004068a0 <pxCurrentTCBConst2>:
  4068a0:	200042e4 	.word	0x200042e4
					"	bx r14							\n"
					"									\n"
					"	.align 2						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
  4068a4:	bf00      	nop
  4068a6:	bf00      	nop

004068a8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  4068a8:	4804      	ldr	r0, [pc, #16]	; (4068bc <prvPortStartFirstTask+0x14>)
  4068aa:	6800      	ldr	r0, [r0, #0]
  4068ac:	6800      	ldr	r0, [r0, #0]
  4068ae:	f380 8808 	msr	MSP, r0
  4068b2:	b662      	cpsie	i
  4068b4:	df00      	svc	0
  4068b6:	bf00      	nop
					" msr msp, r0			\n" /* Set the msp back to the start of the stack. */
					" cpsie i				\n" /* Globally enable interrupts. */
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
  4068b8:	bf00      	nop
  4068ba:	0000      	.short	0x0000
  4068bc:	e000ed08 	.word	0xe000ed08

004068c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  4068c0:	b580      	push	{r7, lr}
  4068c2:	af00      	add	r7, sp, #0
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4068c4:	4a0a      	ldr	r2, [pc, #40]	; (4068f0 <xPortStartScheduler+0x30>)
  4068c6:	4b0a      	ldr	r3, [pc, #40]	; (4068f0 <xPortStartScheduler+0x30>)
  4068c8:	681b      	ldr	r3, [r3, #0]
  4068ca:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4068ce:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4068d0:	4a07      	ldr	r2, [pc, #28]	; (4068f0 <xPortStartScheduler+0x30>)
  4068d2:	4b07      	ldr	r3, [pc, #28]	; (4068f0 <xPortStartScheduler+0x30>)
  4068d4:	681b      	ldr	r3, [r3, #0]
  4068d6:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
  4068da:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  4068dc:	4b05      	ldr	r3, [pc, #20]	; (4068f4 <xPortStartScheduler+0x34>)
  4068de:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  4068e0:	4b05      	ldr	r3, [pc, #20]	; (4068f8 <xPortStartScheduler+0x38>)
  4068e2:	2200      	movs	r2, #0
  4068e4:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  4068e6:	4b05      	ldr	r3, [pc, #20]	; (4068fc <xPortStartScheduler+0x3c>)
  4068e8:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  4068ea:	2300      	movs	r3, #0
}
  4068ec:	4618      	mov	r0, r3
  4068ee:	bd80      	pop	{r7, pc}
  4068f0:	e000ed20 	.word	0xe000ed20
  4068f4:	004069ed 	.word	0x004069ed
  4068f8:	2000019c 	.word	0x2000019c
  4068fc:	004068a9 	.word	0x004068a9

00406900 <vPortYieldFromISR>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
  406900:	b480      	push	{r7}
  406902:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  406904:	4b03      	ldr	r3, [pc, #12]	; (406914 <vPortYieldFromISR+0x14>)
  406906:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40690a:	601a      	str	r2, [r3, #0]
}
  40690c:	bf00      	nop
  40690e:	46bd      	mov	sp, r7
  406910:	bc80      	pop	{r7}
  406912:	4770      	bx	lr
  406914:	e000ed04 	.word	0xe000ed04

00406918 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  406918:	b580      	push	{r7, lr}
  40691a:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
  40691c:	4b04      	ldr	r3, [pc, #16]	; (406930 <vPortEnterCritical+0x18>)
  40691e:	4798      	blx	r3
	uxCriticalNesting++;
  406920:	4b04      	ldr	r3, [pc, #16]	; (406934 <vPortEnterCritical+0x1c>)
  406922:	681b      	ldr	r3, [r3, #0]
  406924:	3301      	adds	r3, #1
  406926:	4a03      	ldr	r2, [pc, #12]	; (406934 <vPortEnterCritical+0x1c>)
  406928:	6013      	str	r3, [r2, #0]
}
  40692a:	bf00      	nop
  40692c:	bd80      	pop	{r7, pc}
  40692e:	bf00      	nop
  406930:	00406961 	.word	0x00406961
  406934:	2000019c 	.word	0x2000019c

00406938 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  406938:	b580      	push	{r7, lr}
  40693a:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
  40693c:	4b06      	ldr	r3, [pc, #24]	; (406958 <vPortExitCritical+0x20>)
  40693e:	681b      	ldr	r3, [r3, #0]
  406940:	3b01      	subs	r3, #1
  406942:	4a05      	ldr	r2, [pc, #20]	; (406958 <vPortExitCritical+0x20>)
  406944:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  406946:	4b04      	ldr	r3, [pc, #16]	; (406958 <vPortExitCritical+0x20>)
  406948:	681b      	ldr	r3, [r3, #0]
  40694a:	2b00      	cmp	r3, #0
  40694c:	d102      	bne.n	406954 <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
  40694e:	2000      	movs	r0, #0
  406950:	4b02      	ldr	r3, [pc, #8]	; (40695c <vPortExitCritical+0x24>)
  406952:	4798      	blx	r3
	}
}
  406954:	bf00      	nop
  406956:	bd80      	pop	{r7, pc}
  406958:	2000019c 	.word	0x2000019c
  40695c:	00406975 	.word	0x00406975

00406960 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  406960:	f3ef 8011 	mrs	r0, BASEPRI
  406964:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  406968:	f381 8811 	msr	BASEPRI, r1
  40696c:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
  40696e:	2300      	movs	r3, #0
}
  406970:	4618      	mov	r0, r3
  406972:	bf00      	nop

00406974 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  406974:	f380 8811 	msr	BASEPRI, r0
  406978:	4770      	bx	lr
		:::"r0"														\
	);
	
	/* Just to avoid compiler warnings. */
	( void ) ulNewMaskValue;
}
  40697a:	bf00      	nop

0040697c <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  40697c:	f3ef 8009 	mrs	r0, PSP
  406980:	4b0c      	ldr	r3, [pc, #48]	; (4069b4 <pxCurrentTCBConst>)
  406982:	681a      	ldr	r2, [r3, #0]
  406984:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  406988:	6010      	str	r0, [r2, #0]
  40698a:	e92d 4008 	stmdb	sp!, {r3, lr}
  40698e:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  406992:	f380 8811 	msr	BASEPRI, r0
  406996:	f001 f9e5 	bl	407d64 <vTaskSwitchContext>
  40699a:	f04f 0000 	mov.w	r0, #0
  40699e:	f380 8811 	msr	BASEPRI, r0
  4069a2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  4069a6:	6819      	ldr	r1, [r3, #0]
  4069a8:	6808      	ldr	r0, [r1, #0]
  4069aa:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4069ae:	f380 8809 	msr	PSP, r0
  4069b2:	4770      	bx	lr

004069b4 <pxCurrentTCBConst>:
  4069b4:	200042e4 	.word	0x200042e4
	"										\n"
	"	.align 2							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
  4069b8:	bf00      	nop
  4069ba:	bf00      	nop

004069bc <SysTick_Handler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  4069bc:	b580      	push	{r7, lr}
  4069be:	af00      	add	r7, sp, #0
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4069c0:	4b06      	ldr	r3, [pc, #24]	; (4069dc <SysTick_Handler+0x20>)
  4069c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4069c6:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  4069c8:	4b05      	ldr	r3, [pc, #20]	; (4069e0 <SysTick_Handler+0x24>)
  4069ca:	4798      	blx	r3
	{
		vTaskIncrementTick();
  4069cc:	4b05      	ldr	r3, [pc, #20]	; (4069e4 <SysTick_Handler+0x28>)
  4069ce:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  4069d0:	2000      	movs	r0, #0
  4069d2:	4b05      	ldr	r3, [pc, #20]	; (4069e8 <SysTick_Handler+0x2c>)
  4069d4:	4798      	blx	r3
}
  4069d6:	bf00      	nop
  4069d8:	bd80      	pop	{r7, pc}
  4069da:	bf00      	nop
  4069dc:	e000ed04 	.word	0xe000ed04
  4069e0:	00406961 	.word	0x00406961
  4069e4:	00407c09 	.word	0x00407c09
  4069e8:	00406975 	.word	0x00406975

004069ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
  4069ec:	b598      	push	{r3, r4, r7, lr}
  4069ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  4069f0:	4c07      	ldr	r4, [pc, #28]	; (406a10 <vPortSetupTimerInterrupt+0x24>)
  4069f2:	4b08      	ldr	r3, [pc, #32]	; (406a14 <vPortSetupTimerInterrupt+0x28>)
  4069f4:	4798      	blx	r3
  4069f6:	4602      	mov	r2, r0
  4069f8:	4b07      	ldr	r3, [pc, #28]	; (406a18 <vPortSetupTimerInterrupt+0x2c>)
  4069fa:	fba3 2302 	umull	r2, r3, r3, r2
  4069fe:	099b      	lsrs	r3, r3, #6
  406a00:	3b01      	subs	r3, #1
  406a02:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  406a04:	4b05      	ldr	r3, [pc, #20]	; (406a1c <vPortSetupTimerInterrupt+0x30>)
  406a06:	2207      	movs	r2, #7
  406a08:	601a      	str	r2, [r3, #0]
}
  406a0a:	bf00      	nop
  406a0c:	bd98      	pop	{r3, r4, r7, pc}
  406a0e:	bf00      	nop
  406a10:	e000e014 	.word	0xe000e014
  406a14:	00406821 	.word	0x00406821
  406a18:	10624dd3 	.word	0x10624dd3
  406a1c:	e000e010 	.word	0xe000e010

00406a20 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
  406a20:	b580      	push	{r7, lr}
  406a22:	b086      	sub	sp, #24
  406a24:	af00      	add	r7, sp, #0
  406a26:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  406a28:	2300      	movs	r3, #0
  406a2a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
  406a2c:	4b37      	ldr	r3, [pc, #220]	; (406b0c <pvPortMalloc+0xec>)
  406a2e:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  406a30:	4b37      	ldr	r3, [pc, #220]	; (406b10 <pvPortMalloc+0xf0>)
  406a32:	681b      	ldr	r3, [r3, #0]
  406a34:	2b00      	cmp	r3, #0
  406a36:	d101      	bne.n	406a3c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
  406a38:	4b36      	ldr	r3, [pc, #216]	; (406b14 <pvPortMalloc+0xf4>)
  406a3a:	4798      	blx	r3
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  406a3c:	687b      	ldr	r3, [r7, #4]
  406a3e:	2b00      	cmp	r3, #0
  406a40:	d00e      	beq.n	406a60 <pvPortMalloc+0x40>
		{
			xWantedSize += heapSTRUCT_SIZE;
  406a42:	2310      	movs	r3, #16
  406a44:	461a      	mov	r2, r3
  406a46:	687b      	ldr	r3, [r7, #4]
  406a48:	4413      	add	r3, r2
  406a4a:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  406a4c:	687b      	ldr	r3, [r7, #4]
  406a4e:	f003 0307 	and.w	r3, r3, #7
  406a52:	2b00      	cmp	r3, #0
  406a54:	d004      	beq.n	406a60 <pvPortMalloc+0x40>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  406a56:	687b      	ldr	r3, [r7, #4]
  406a58:	f023 0307 	bic.w	r3, r3, #7
  406a5c:	3308      	adds	r3, #8
  406a5e:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  406a60:	687b      	ldr	r3, [r7, #4]
  406a62:	2b00      	cmp	r3, #0
  406a64:	d045      	beq.n	406af2 <pvPortMalloc+0xd2>
  406a66:	f243 52f0 	movw	r2, #13808	; 0x35f0
  406a6a:	687b      	ldr	r3, [r7, #4]
  406a6c:	4293      	cmp	r3, r2
  406a6e:	d240      	bcs.n	406af2 <pvPortMalloc+0xd2>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
  406a70:	4b29      	ldr	r3, [pc, #164]	; (406b18 <pvPortMalloc+0xf8>)
  406a72:	613b      	str	r3, [r7, #16]
			pxBlock = xStart.pxNextFreeBlock;
  406a74:	4b28      	ldr	r3, [pc, #160]	; (406b18 <pvPortMalloc+0xf8>)
  406a76:	681b      	ldr	r3, [r3, #0]
  406a78:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  406a7a:	e004      	b.n	406a86 <pvPortMalloc+0x66>
			{
				pxPreviousBlock = pxBlock;
  406a7c:	697b      	ldr	r3, [r7, #20]
  406a7e:	613b      	str	r3, [r7, #16]
				pxBlock = pxBlock->pxNextFreeBlock;
  406a80:	697b      	ldr	r3, [r7, #20]
  406a82:	681b      	ldr	r3, [r3, #0]
  406a84:	617b      	str	r3, [r7, #20]
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  406a86:	697b      	ldr	r3, [r7, #20]
  406a88:	685a      	ldr	r2, [r3, #4]
  406a8a:	687b      	ldr	r3, [r7, #4]
  406a8c:	429a      	cmp	r2, r3
  406a8e:	d203      	bcs.n	406a98 <pvPortMalloc+0x78>
  406a90:	697b      	ldr	r3, [r7, #20]
  406a92:	681b      	ldr	r3, [r3, #0]
  406a94:	2b00      	cmp	r3, #0
  406a96:	d1f1      	bne.n	406a7c <pvPortMalloc+0x5c>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  406a98:	4b1d      	ldr	r3, [pc, #116]	; (406b10 <pvPortMalloc+0xf0>)
  406a9a:	681b      	ldr	r3, [r3, #0]
  406a9c:	697a      	ldr	r2, [r7, #20]
  406a9e:	429a      	cmp	r2, r3
  406aa0:	d027      	beq.n	406af2 <pvPortMalloc+0xd2>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  406aa2:	693b      	ldr	r3, [r7, #16]
  406aa4:	681b      	ldr	r3, [r3, #0]
  406aa6:	2210      	movs	r2, #16
  406aa8:	4413      	add	r3, r2
  406aaa:	60fb      	str	r3, [r7, #12]

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  406aac:	697b      	ldr	r3, [r7, #20]
  406aae:	681a      	ldr	r2, [r3, #0]
  406ab0:	693b      	ldr	r3, [r7, #16]
  406ab2:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  406ab4:	697b      	ldr	r3, [r7, #20]
  406ab6:	685a      	ldr	r2, [r3, #4]
  406ab8:	687b      	ldr	r3, [r7, #4]
  406aba:	1ad3      	subs	r3, r2, r3
  406abc:	2210      	movs	r2, #16
  406abe:	0052      	lsls	r2, r2, #1
  406ac0:	4293      	cmp	r3, r2
  406ac2:	d90f      	bls.n	406ae4 <pvPortMalloc+0xc4>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  406ac4:	697a      	ldr	r2, [r7, #20]
  406ac6:	687b      	ldr	r3, [r7, #4]
  406ac8:	4413      	add	r3, r2
  406aca:	60bb      	str	r3, [r7, #8]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  406acc:	697b      	ldr	r3, [r7, #20]
  406ace:	685a      	ldr	r2, [r3, #4]
  406ad0:	687b      	ldr	r3, [r7, #4]
  406ad2:	1ad2      	subs	r2, r2, r3
  406ad4:	68bb      	ldr	r3, [r7, #8]
  406ad6:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
  406ad8:	697b      	ldr	r3, [r7, #20]
  406ada:	687a      	ldr	r2, [r7, #4]
  406adc:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  406ade:	68b8      	ldr	r0, [r7, #8]
  406ae0:	4b0e      	ldr	r3, [pc, #56]	; (406b1c <pvPortMalloc+0xfc>)
  406ae2:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  406ae4:	4b0e      	ldr	r3, [pc, #56]	; (406b20 <pvPortMalloc+0x100>)
  406ae6:	681a      	ldr	r2, [r3, #0]
  406ae8:	697b      	ldr	r3, [r7, #20]
  406aea:	685b      	ldr	r3, [r3, #4]
  406aec:	1ad3      	subs	r3, r2, r3
  406aee:	4a0c      	ldr	r2, [pc, #48]	; (406b20 <pvPortMalloc+0x100>)
  406af0:	6013      	str	r3, [r2, #0]
			}
		}
	}
	xTaskResumeAll();
  406af2:	4b0c      	ldr	r3, [pc, #48]	; (406b24 <pvPortMalloc+0x104>)
  406af4:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  406af6:	68fb      	ldr	r3, [r7, #12]
  406af8:	2b00      	cmp	r3, #0
  406afa:	d101      	bne.n	406b00 <pvPortMalloc+0xe0>
		{
			vApplicationMallocFailedHook();
  406afc:	4b0a      	ldr	r3, [pc, #40]	; (406b28 <pvPortMalloc+0x108>)
  406afe:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
  406b00:	68fb      	ldr	r3, [r7, #12]
}
  406b02:	4618      	mov	r0, r3
  406b04:	3718      	adds	r7, #24
  406b06:	46bd      	mov	sp, r7
  406b08:	bd80      	pop	{r7, pc}
  406b0a:	bf00      	nop
  406b0c:	00407aa1 	.word	0x00407aa1
  406b10:	200042e0 	.word	0x200042e0
  406b14:	00406b81 	.word	0x00406b81
  406b18:	200042d8 	.word	0x200042d8
  406b1c:	00406c11 	.word	0x00406c11
  406b20:	200001a0 	.word	0x200001a0
  406b24:	00407abd 	.word	0x00407abd
  406b28:	00409bc1 	.word	0x00409bc1

00406b2c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  406b2c:	b580      	push	{r7, lr}
  406b2e:	b084      	sub	sp, #16
  406b30:	af00      	add	r7, sp, #0
  406b32:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
  406b34:	687b      	ldr	r3, [r7, #4]
  406b36:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
  406b38:	687b      	ldr	r3, [r7, #4]
  406b3a:	2b00      	cmp	r3, #0
  406b3c:	d014      	beq.n	406b68 <vPortFree+0x3c>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
  406b3e:	2310      	movs	r3, #16
  406b40:	425b      	negs	r3, r3
  406b42:	68fa      	ldr	r2, [r7, #12]
  406b44:	4413      	add	r3, r2
  406b46:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
  406b48:	68fb      	ldr	r3, [r7, #12]
  406b4a:	60bb      	str	r3, [r7, #8]

		vTaskSuspendAll();
  406b4c:	4b08      	ldr	r3, [pc, #32]	; (406b70 <vPortFree+0x44>)
  406b4e:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  406b50:	68bb      	ldr	r3, [r7, #8]
  406b52:	685a      	ldr	r2, [r3, #4]
  406b54:	4b07      	ldr	r3, [pc, #28]	; (406b74 <vPortFree+0x48>)
  406b56:	681b      	ldr	r3, [r3, #0]
  406b58:	4413      	add	r3, r2
  406b5a:	4a06      	ldr	r2, [pc, #24]	; (406b74 <vPortFree+0x48>)
  406b5c:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  406b5e:	68b8      	ldr	r0, [r7, #8]
  406b60:	4b05      	ldr	r3, [pc, #20]	; (406b78 <vPortFree+0x4c>)
  406b62:	4798      	blx	r3
		}
		xTaskResumeAll();
  406b64:	4b05      	ldr	r3, [pc, #20]	; (406b7c <vPortFree+0x50>)
  406b66:	4798      	blx	r3
	}
}
  406b68:	bf00      	nop
  406b6a:	3710      	adds	r7, #16
  406b6c:	46bd      	mov	sp, r7
  406b6e:	bd80      	pop	{r7, pc}
  406b70:	00407aa1 	.word	0x00407aa1
  406b74:	200001a0 	.word	0x200001a0
  406b78:	00406c11 	.word	0x00406c11
  406b7c:	00407abd 	.word	0x00407abd

00406b80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
  406b80:	b580      	push	{r7, lr}
  406b82:	b082      	sub	sp, #8
  406b84:	af00      	add	r7, sp, #0
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  406b86:	4b1d      	ldr	r3, [pc, #116]	; (406bfc <prvHeapInit+0x7c>)
  406b88:	4a1d      	ldr	r2, [pc, #116]	; (406c00 <prvHeapInit+0x80>)
  406b8a:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
  406b8c:	4b1b      	ldr	r3, [pc, #108]	; (406bfc <prvHeapInit+0x7c>)
  406b8e:	2200      	movs	r2, #0
  406b90:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
  406b92:	f243 52f0 	movw	r2, #13808	; 0x35f0
  406b96:	4b1a      	ldr	r3, [pc, #104]	; (406c00 <prvHeapInit+0x80>)
  406b98:	4413      	add	r3, r2
  406b9a:	607b      	str	r3, [r7, #4]
	pucHeapEnd -= heapSTRUCT_SIZE;
  406b9c:	2310      	movs	r3, #16
  406b9e:	425b      	negs	r3, r3
  406ba0:	687a      	ldr	r2, [r7, #4]
  406ba2:	4413      	add	r3, r2
  406ba4:	607b      	str	r3, [r7, #4]
	pxEnd = ( void * ) pucHeapEnd;
  406ba6:	4a17      	ldr	r2, [pc, #92]	; (406c04 <prvHeapInit+0x84>)
  406ba8:	687b      	ldr	r3, [r7, #4]
  406baa:	6013      	str	r3, [r2, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
  406bac:	4b15      	ldr	r3, [pc, #84]	; (406c04 <prvHeapInit+0x84>)
  406bae:	681b      	ldr	r3, [r3, #0]
  406bb0:	f003 0307 	and.w	r3, r3, #7
  406bb4:	2b00      	cmp	r3, #0
  406bb6:	d003      	beq.n	406bc0 <prvHeapInit+0x40>
  406bb8:	4b13      	ldr	r3, [pc, #76]	; (406c08 <prvHeapInit+0x88>)
  406bba:	4798      	blx	r3
  406bbc:	bf00      	nop
  406bbe:	e7fd      	b.n	406bbc <prvHeapInit+0x3c>
	pxEnd->xBlockSize = 0;
  406bc0:	4b10      	ldr	r3, [pc, #64]	; (406c04 <prvHeapInit+0x84>)
  406bc2:	681b      	ldr	r3, [r3, #0]
  406bc4:	2200      	movs	r2, #0
  406bc6:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
  406bc8:	4b0e      	ldr	r3, [pc, #56]	; (406c04 <prvHeapInit+0x84>)
  406bca:	681b      	ldr	r3, [r3, #0]
  406bcc:	2200      	movs	r2, #0
  406bce:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
  406bd0:	4b0b      	ldr	r3, [pc, #44]	; (406c00 <prvHeapInit+0x80>)
  406bd2:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  406bd4:	f243 53f0 	movw	r3, #13808	; 0x35f0
  406bd8:	2210      	movs	r2, #16
  406bda:	1a9a      	subs	r2, r3, r2
  406bdc:	683b      	ldr	r3, [r7, #0]
  406bde:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  406be0:	4b08      	ldr	r3, [pc, #32]	; (406c04 <prvHeapInit+0x84>)
  406be2:	681a      	ldr	r2, [r3, #0]
  406be4:	683b      	ldr	r3, [r7, #0]
  406be6:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  406be8:	4b08      	ldr	r3, [pc, #32]	; (406c0c <prvHeapInit+0x8c>)
  406bea:	681b      	ldr	r3, [r3, #0]
  406bec:	2210      	movs	r2, #16
  406bee:	1a9b      	subs	r3, r3, r2
  406bf0:	4a06      	ldr	r2, [pc, #24]	; (406c0c <prvHeapInit+0x8c>)
  406bf2:	6013      	str	r3, [r2, #0]
}
  406bf4:	bf00      	nop
  406bf6:	3708      	adds	r7, #8
  406bf8:	46bd      	mov	sp, r7
  406bfa:	bd80      	pop	{r7, pc}
  406bfc:	200042d8 	.word	0x200042d8
  406c00:	20000ce8 	.word	0x20000ce8
  406c04:	200042e0 	.word	0x200042e0
  406c08:	00406961 	.word	0x00406961
  406c0c:	200001a0 	.word	0x200001a0

00406c10 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  406c10:	b480      	push	{r7}
  406c12:	b085      	sub	sp, #20
  406c14:	af00      	add	r7, sp, #0
  406c16:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  406c18:	4b27      	ldr	r3, [pc, #156]	; (406cb8 <prvInsertBlockIntoFreeList+0xa8>)
  406c1a:	60fb      	str	r3, [r7, #12]
  406c1c:	e002      	b.n	406c24 <prvInsertBlockIntoFreeList+0x14>
  406c1e:	68fb      	ldr	r3, [r7, #12]
  406c20:	681b      	ldr	r3, [r3, #0]
  406c22:	60fb      	str	r3, [r7, #12]
  406c24:	68fb      	ldr	r3, [r7, #12]
  406c26:	681a      	ldr	r2, [r3, #0]
  406c28:	687b      	ldr	r3, [r7, #4]
  406c2a:	429a      	cmp	r2, r3
  406c2c:	d3f7      	bcc.n	406c1e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
  406c2e:	68fb      	ldr	r3, [r7, #12]
  406c30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  406c32:	68fb      	ldr	r3, [r7, #12]
  406c34:	685b      	ldr	r3, [r3, #4]
  406c36:	68ba      	ldr	r2, [r7, #8]
  406c38:	441a      	add	r2, r3
  406c3a:	687b      	ldr	r3, [r7, #4]
  406c3c:	429a      	cmp	r2, r3
  406c3e:	d108      	bne.n	406c52 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  406c40:	68fb      	ldr	r3, [r7, #12]
  406c42:	685a      	ldr	r2, [r3, #4]
  406c44:	687b      	ldr	r3, [r7, #4]
  406c46:	685b      	ldr	r3, [r3, #4]
  406c48:	441a      	add	r2, r3
  406c4a:	68fb      	ldr	r3, [r7, #12]
  406c4c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
  406c4e:	68fb      	ldr	r3, [r7, #12]
  406c50:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
  406c52:	687b      	ldr	r3, [r7, #4]
  406c54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  406c56:	687b      	ldr	r3, [r7, #4]
  406c58:	685b      	ldr	r3, [r3, #4]
  406c5a:	68ba      	ldr	r2, [r7, #8]
  406c5c:	441a      	add	r2, r3
  406c5e:	68fb      	ldr	r3, [r7, #12]
  406c60:	681b      	ldr	r3, [r3, #0]
  406c62:	429a      	cmp	r2, r3
  406c64:	d118      	bne.n	406c98 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  406c66:	68fb      	ldr	r3, [r7, #12]
  406c68:	681a      	ldr	r2, [r3, #0]
  406c6a:	4b14      	ldr	r3, [pc, #80]	; (406cbc <prvInsertBlockIntoFreeList+0xac>)
  406c6c:	681b      	ldr	r3, [r3, #0]
  406c6e:	429a      	cmp	r2, r3
  406c70:	d00d      	beq.n	406c8e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  406c72:	687b      	ldr	r3, [r7, #4]
  406c74:	685a      	ldr	r2, [r3, #4]
  406c76:	68fb      	ldr	r3, [r7, #12]
  406c78:	681b      	ldr	r3, [r3, #0]
  406c7a:	685b      	ldr	r3, [r3, #4]
  406c7c:	441a      	add	r2, r3
  406c7e:	687b      	ldr	r3, [r7, #4]
  406c80:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  406c82:	68fb      	ldr	r3, [r7, #12]
  406c84:	681b      	ldr	r3, [r3, #0]
  406c86:	681a      	ldr	r2, [r3, #0]
  406c88:	687b      	ldr	r3, [r7, #4]
  406c8a:	601a      	str	r2, [r3, #0]
  406c8c:	e008      	b.n	406ca0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  406c8e:	4b0b      	ldr	r3, [pc, #44]	; (406cbc <prvInsertBlockIntoFreeList+0xac>)
  406c90:	681a      	ldr	r2, [r3, #0]
  406c92:	687b      	ldr	r3, [r7, #4]
  406c94:	601a      	str	r2, [r3, #0]
  406c96:	e003      	b.n	406ca0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  406c98:	68fb      	ldr	r3, [r7, #12]
  406c9a:	681a      	ldr	r2, [r3, #0]
  406c9c:	687b      	ldr	r3, [r7, #4]
  406c9e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  406ca0:	68fa      	ldr	r2, [r7, #12]
  406ca2:	687b      	ldr	r3, [r7, #4]
  406ca4:	429a      	cmp	r2, r3
  406ca6:	d002      	beq.n	406cae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  406ca8:	68fb      	ldr	r3, [r7, #12]
  406caa:	687a      	ldr	r2, [r7, #4]
  406cac:	601a      	str	r2, [r3, #0]
	}
}
  406cae:	bf00      	nop
  406cb0:	3714      	adds	r7, #20
  406cb2:	46bd      	mov	sp, r7
  406cb4:	bc80      	pop	{r7}
  406cb6:	4770      	bx	lr
  406cb8:	200042d8 	.word	0x200042d8
  406cbc:	200042e0 	.word	0x200042e0

00406cc0 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  406cc0:	b580      	push	{r7, lr}
  406cc2:	b082      	sub	sp, #8
  406cc4:	af00      	add	r7, sp, #0
  406cc6:	6078      	str	r0, [r7, #4]
  406cc8:	6039      	str	r1, [r7, #0]
	configASSERT( pxQueue );
  406cca:	687b      	ldr	r3, [r7, #4]
  406ccc:	2b00      	cmp	r3, #0
  406cce:	d103      	bne.n	406cd8 <xQueueGenericReset+0x18>
  406cd0:	4b27      	ldr	r3, [pc, #156]	; (406d70 <xQueueGenericReset+0xb0>)
  406cd2:	4798      	blx	r3
  406cd4:	bf00      	nop
  406cd6:	e7fd      	b.n	406cd4 <xQueueGenericReset+0x14>

	taskENTER_CRITICAL();
  406cd8:	4b26      	ldr	r3, [pc, #152]	; (406d74 <xQueueGenericReset+0xb4>)
  406cda:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  406cdc:	687b      	ldr	r3, [r7, #4]
  406cde:	681a      	ldr	r2, [r3, #0]
  406ce0:	687b      	ldr	r3, [r7, #4]
  406ce2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  406ce4:	6879      	ldr	r1, [r7, #4]
  406ce6:	6c09      	ldr	r1, [r1, #64]	; 0x40
  406ce8:	fb01 f303 	mul.w	r3, r1, r3
  406cec:	441a      	add	r2, r3
  406cee:	687b      	ldr	r3, [r7, #4]
  406cf0:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  406cf2:	687b      	ldr	r3, [r7, #4]
  406cf4:	2200      	movs	r2, #0
  406cf6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  406cf8:	687b      	ldr	r3, [r7, #4]
  406cfa:	681a      	ldr	r2, [r3, #0]
  406cfc:	687b      	ldr	r3, [r7, #4]
  406cfe:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  406d00:	687b      	ldr	r3, [r7, #4]
  406d02:	681a      	ldr	r2, [r3, #0]
  406d04:	687b      	ldr	r3, [r7, #4]
  406d06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  406d08:	3b01      	subs	r3, #1
  406d0a:	6879      	ldr	r1, [r7, #4]
  406d0c:	6c09      	ldr	r1, [r1, #64]	; 0x40
  406d0e:	fb01 f303 	mul.w	r3, r1, r3
  406d12:	441a      	add	r2, r3
  406d14:	687b      	ldr	r3, [r7, #4]
  406d16:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  406d18:	687b      	ldr	r3, [r7, #4]
  406d1a:	f04f 32ff 	mov.w	r2, #4294967295
  406d1e:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  406d20:	687b      	ldr	r3, [r7, #4]
  406d22:	f04f 32ff 	mov.w	r2, #4294967295
  406d26:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  406d28:	683b      	ldr	r3, [r7, #0]
  406d2a:	2b00      	cmp	r3, #0
  406d2c:	d10e      	bne.n	406d4c <xQueueGenericReset+0x8c>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  406d2e:	687b      	ldr	r3, [r7, #4]
  406d30:	691b      	ldr	r3, [r3, #16]
  406d32:	2b00      	cmp	r3, #0
  406d34:	d014      	beq.n	406d60 <xQueueGenericReset+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  406d36:	687b      	ldr	r3, [r7, #4]
  406d38:	3310      	adds	r3, #16
  406d3a:	4618      	mov	r0, r3
  406d3c:	4b0e      	ldr	r3, [pc, #56]	; (406d78 <xQueueGenericReset+0xb8>)
  406d3e:	4798      	blx	r3
  406d40:	4603      	mov	r3, r0
  406d42:	2b01      	cmp	r3, #1
  406d44:	d10c      	bne.n	406d60 <xQueueGenericReset+0xa0>
				{
					portYIELD_WITHIN_API();
  406d46:	4b0d      	ldr	r3, [pc, #52]	; (406d7c <xQueueGenericReset+0xbc>)
  406d48:	4798      	blx	r3
  406d4a:	e009      	b.n	406d60 <xQueueGenericReset+0xa0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  406d4c:	687b      	ldr	r3, [r7, #4]
  406d4e:	3310      	adds	r3, #16
  406d50:	4618      	mov	r0, r3
  406d52:	4b0b      	ldr	r3, [pc, #44]	; (406d80 <xQueueGenericReset+0xc0>)
  406d54:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  406d56:	687b      	ldr	r3, [r7, #4]
  406d58:	3324      	adds	r3, #36	; 0x24
  406d5a:	4618      	mov	r0, r3
  406d5c:	4b08      	ldr	r3, [pc, #32]	; (406d80 <xQueueGenericReset+0xc0>)
  406d5e:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  406d60:	4b08      	ldr	r3, [pc, #32]	; (406d84 <xQueueGenericReset+0xc4>)
  406d62:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  406d64:	2301      	movs	r3, #1
}
  406d66:	4618      	mov	r0, r3
  406d68:	3708      	adds	r7, #8
  406d6a:	46bd      	mov	sp, r7
  406d6c:	bd80      	pop	{r7, pc}
  406d6e:	bf00      	nop
  406d70:	00406961 	.word	0x00406961
  406d74:	00406919 	.word	0x00406919
  406d78:	00407f19 	.word	0x00407f19
  406d7c:	00406901 	.word	0x00406901
  406d80:	00406629 	.word	0x00406629
  406d84:	00406939 	.word	0x00406939

00406d88 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  406d88:	b580      	push	{r7, lr}
  406d8a:	b088      	sub	sp, #32
  406d8c:	af00      	add	r7, sp, #0
  406d8e:	60f8      	str	r0, [r7, #12]
  406d90:	60b9      	str	r1, [r7, #8]
  406d92:	4613      	mov	r3, r2
  406d94:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
  406d96:	2300      	movs	r3, #0
  406d98:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  406d9a:	68fb      	ldr	r3, [r7, #12]
  406d9c:	2b00      	cmp	r3, #0
  406d9e:	d02a      	beq.n	406df6 <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  406da0:	2050      	movs	r0, #80	; 0x50
  406da2:	4b1b      	ldr	r3, [pc, #108]	; (406e10 <xQueueGenericCreate+0x88>)
  406da4:	4798      	blx	r3
  406da6:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
  406da8:	69bb      	ldr	r3, [r7, #24]
  406daa:	2b00      	cmp	r3, #0
  406dac:	d023      	beq.n	406df6 <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  406dae:	68fb      	ldr	r3, [r7, #12]
  406db0:	68ba      	ldr	r2, [r7, #8]
  406db2:	fb02 f303 	mul.w	r3, r2, r3
  406db6:	3301      	adds	r3, #1
  406db8:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  406dba:	6978      	ldr	r0, [r7, #20]
  406dbc:	4b14      	ldr	r3, [pc, #80]	; (406e10 <xQueueGenericCreate+0x88>)
  406dbe:	4798      	blx	r3
  406dc0:	4602      	mov	r2, r0
  406dc2:	69bb      	ldr	r3, [r7, #24]
  406dc4:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
  406dc6:	69bb      	ldr	r3, [r7, #24]
  406dc8:	681b      	ldr	r3, [r3, #0]
  406dca:	2b00      	cmp	r3, #0
  406dcc:	d010      	beq.n	406df0 <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  406dce:	69bb      	ldr	r3, [r7, #24]
  406dd0:	68fa      	ldr	r2, [r7, #12]
  406dd2:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  406dd4:	69bb      	ldr	r3, [r7, #24]
  406dd6:	68ba      	ldr	r2, [r7, #8]
  406dd8:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  406dda:	2101      	movs	r1, #1
  406ddc:	69b8      	ldr	r0, [r7, #24]
  406dde:	4b0d      	ldr	r3, [pc, #52]	; (406e14 <xQueueGenericCreate+0x8c>)
  406de0:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  406de2:	69bb      	ldr	r3, [r7, #24]
  406de4:	79fa      	ldrb	r2, [r7, #7]
  406de6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
  406dea:	69bb      	ldr	r3, [r7, #24]
  406dec:	61fb      	str	r3, [r7, #28]
  406dee:	e002      	b.n	406df6 <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  406df0:	69b8      	ldr	r0, [r7, #24]
  406df2:	4b09      	ldr	r3, [pc, #36]	; (406e18 <xQueueGenericCreate+0x90>)
  406df4:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  406df6:	69fb      	ldr	r3, [r7, #28]
  406df8:	2b00      	cmp	r3, #0
  406dfa:	d103      	bne.n	406e04 <xQueueGenericCreate+0x7c>
  406dfc:	4b07      	ldr	r3, [pc, #28]	; (406e1c <xQueueGenericCreate+0x94>)
  406dfe:	4798      	blx	r3
  406e00:	bf00      	nop
  406e02:	e7fd      	b.n	406e00 <xQueueGenericCreate+0x78>

	return xReturn;
  406e04:	69fb      	ldr	r3, [r7, #28]
}
  406e06:	4618      	mov	r0, r3
  406e08:	3720      	adds	r7, #32
  406e0a:	46bd      	mov	sp, r7
  406e0c:	bd80      	pop	{r7, pc}
  406e0e:	bf00      	nop
  406e10:	00406a21 	.word	0x00406a21
  406e14:	00406cc1 	.word	0x00406cc1
  406e18:	00406b2d 	.word	0x00406b2d
  406e1c:	00406961 	.word	0x00406961

00406e20 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	xQueueHandle xQueueCreateMutex( unsigned char ucQueueType )
	{
  406e20:	b590      	push	{r4, r7, lr}
  406e22:	b085      	sub	sp, #20
  406e24:	af00      	add	r7, sp, #0
  406e26:	4603      	mov	r3, r0
  406e28:	71fb      	strb	r3, [r7, #7]
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  406e2a:	2050      	movs	r0, #80	; 0x50
  406e2c:	4b21      	ldr	r3, [pc, #132]	; (406eb4 <xQueueCreateMutex+0x94>)
  406e2e:	4798      	blx	r3
  406e30:	60f8      	str	r0, [r7, #12]
		if( pxNewQueue != NULL )
  406e32:	68fb      	ldr	r3, [r7, #12]
  406e34:	2b00      	cmp	r3, #0
  406e36:	d030      	beq.n	406e9a <xQueueCreateMutex+0x7a>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
  406e38:	68fb      	ldr	r3, [r7, #12]
  406e3a:	2200      	movs	r2, #0
  406e3c:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
  406e3e:	68fb      	ldr	r3, [r7, #12]
  406e40:	2200      	movs	r2, #0
  406e42:	601a      	str	r2, [r3, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
  406e44:	68fb      	ldr	r3, [r7, #12]
  406e46:	2200      	movs	r2, #0
  406e48:	609a      	str	r2, [r3, #8]
			pxNewQueue->pcReadFrom = NULL;
  406e4a:	68fb      	ldr	r3, [r7, #12]
  406e4c:	2200      	movs	r2, #0
  406e4e:	60da      	str	r2, [r3, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  406e50:	68fb      	ldr	r3, [r7, #12]
  406e52:	2200      	movs	r2, #0
  406e54:	639a      	str	r2, [r3, #56]	; 0x38
			pxNewQueue->uxLength = ( unsigned portBASE_TYPE ) 1U;
  406e56:	68fb      	ldr	r3, [r7, #12]
  406e58:	2201      	movs	r2, #1
  406e5a:	63da      	str	r2, [r3, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( unsigned portBASE_TYPE ) 0U;
  406e5c:	68fb      	ldr	r3, [r7, #12]
  406e5e:	2200      	movs	r2, #0
  406e60:	641a      	str	r2, [r3, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
  406e62:	68fb      	ldr	r3, [r7, #12]
  406e64:	f04f 32ff 	mov.w	r2, #4294967295
  406e68:	645a      	str	r2, [r3, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
  406e6a:	68fb      	ldr	r3, [r7, #12]
  406e6c:	f04f 32ff 	mov.w	r2, #4294967295
  406e70:	649a      	str	r2, [r3, #72]	; 0x48

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				pxNewQueue->ucQueueType = ucQueueType;
  406e72:	68fb      	ldr	r3, [r7, #12]
  406e74:	79fa      	ldrb	r2, [r7, #7]
  406e76:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
  406e7a:	68fb      	ldr	r3, [r7, #12]
  406e7c:	3310      	adds	r3, #16
  406e7e:	4618      	mov	r0, r3
  406e80:	4b0d      	ldr	r3, [pc, #52]	; (406eb8 <xQueueCreateMutex+0x98>)
  406e82:	4798      	blx	r3
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
  406e84:	68fb      	ldr	r3, [r7, #12]
  406e86:	3324      	adds	r3, #36	; 0x24
  406e88:	4618      	mov	r0, r3
  406e8a:	4b0b      	ldr	r3, [pc, #44]	; (406eb8 <xQueueCreateMutex+0x98>)
  406e8c:	4798      	blx	r3

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			xQueueGenericSend( pxNewQueue, NULL, ( portTickType ) 0U, queueSEND_TO_BACK );
  406e8e:	2300      	movs	r3, #0
  406e90:	2200      	movs	r2, #0
  406e92:	2100      	movs	r1, #0
  406e94:	68f8      	ldr	r0, [r7, #12]
  406e96:	4c09      	ldr	r4, [pc, #36]	; (406ebc <xQueueCreateMutex+0x9c>)
  406e98:	47a0      	blx	r4
		else
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
  406e9a:	68fb      	ldr	r3, [r7, #12]
  406e9c:	2b00      	cmp	r3, #0
  406e9e:	d103      	bne.n	406ea8 <xQueueCreateMutex+0x88>
  406ea0:	4b07      	ldr	r3, [pc, #28]	; (406ec0 <xQueueCreateMutex+0xa0>)
  406ea2:	4798      	blx	r3
  406ea4:	bf00      	nop
  406ea6:	e7fd      	b.n	406ea4 <xQueueCreateMutex+0x84>
		return pxNewQueue;
  406ea8:	68fb      	ldr	r3, [r7, #12]
	}
  406eaa:	4618      	mov	r0, r3
  406eac:	3714      	adds	r7, #20
  406eae:	46bd      	mov	sp, r7
  406eb0:	bd90      	pop	{r4, r7, pc}
  406eb2:	bf00      	nop
  406eb4:	00406a21 	.word	0x00406a21
  406eb8:	00406629 	.word	0x00406629
  406ebc:	00406f09 	.word	0x00406f09
  406ec0:	00406961 	.word	0x00406961

00406ec4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if configUSE_COUNTING_SEMAPHORES == 1

	xQueueHandle xQueueCreateCountingSemaphore( unsigned portBASE_TYPE uxCountValue, unsigned portBASE_TYPE uxInitialCount )
	{
  406ec4:	b580      	push	{r7, lr}
  406ec6:	b084      	sub	sp, #16
  406ec8:	af00      	add	r7, sp, #0
  406eca:	6078      	str	r0, [r7, #4]
  406ecc:	6039      	str	r1, [r7, #0]
	xQueueHandle pxHandle;

		pxHandle = xQueueGenericCreate( ( unsigned portBASE_TYPE ) uxCountValue, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
  406ece:	2202      	movs	r2, #2
  406ed0:	2100      	movs	r1, #0
  406ed2:	6878      	ldr	r0, [r7, #4]
  406ed4:	4b0a      	ldr	r3, [pc, #40]	; (406f00 <xQueueCreateCountingSemaphore+0x3c>)
  406ed6:	4798      	blx	r3
  406ed8:	60f8      	str	r0, [r7, #12]

		if( pxHandle != NULL )
  406eda:	68fb      	ldr	r3, [r7, #12]
  406edc:	2b00      	cmp	r3, #0
  406ede:	d002      	beq.n	406ee6 <xQueueCreateCountingSemaphore+0x22>
		{
			pxHandle->uxMessagesWaiting = uxInitialCount;
  406ee0:	68fb      	ldr	r3, [r7, #12]
  406ee2:	683a      	ldr	r2, [r7, #0]
  406ee4:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( pxHandle );
  406ee6:	68fb      	ldr	r3, [r7, #12]
  406ee8:	2b00      	cmp	r3, #0
  406eea:	d103      	bne.n	406ef4 <xQueueCreateCountingSemaphore+0x30>
  406eec:	4b05      	ldr	r3, [pc, #20]	; (406f04 <xQueueCreateCountingSemaphore+0x40>)
  406eee:	4798      	blx	r3
  406ef0:	bf00      	nop
  406ef2:	e7fd      	b.n	406ef0 <xQueueCreateCountingSemaphore+0x2c>
		return pxHandle;
  406ef4:	68fb      	ldr	r3, [r7, #12]
	}
  406ef6:	4618      	mov	r0, r3
  406ef8:	3710      	adds	r7, #16
  406efa:	46bd      	mov	sp, r7
  406efc:	bd80      	pop	{r7, pc}
  406efe:	bf00      	nop
  406f00:	00406d89 	.word	0x00406d89
  406f04:	00406961 	.word	0x00406961

00406f08 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  406f08:	b580      	push	{r7, lr}
  406f0a:	b088      	sub	sp, #32
  406f0c:	af00      	add	r7, sp, #0
  406f0e:	60f8      	str	r0, [r7, #12]
  406f10:	60b9      	str	r1, [r7, #8]
  406f12:	607a      	str	r2, [r7, #4]
  406f14:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  406f16:	2300      	movs	r3, #0
  406f18:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  406f1a:	68fb      	ldr	r3, [r7, #12]
  406f1c:	2b00      	cmp	r3, #0
  406f1e:	d103      	bne.n	406f28 <xQueueGenericSend+0x20>
  406f20:	4b46      	ldr	r3, [pc, #280]	; (40703c <xQueueGenericSend+0x134>)
  406f22:	4798      	blx	r3
  406f24:	bf00      	nop
  406f26:	e7fd      	b.n	406f24 <xQueueGenericSend+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  406f28:	68bb      	ldr	r3, [r7, #8]
  406f2a:	2b00      	cmp	r3, #0
  406f2c:	d103      	bne.n	406f36 <xQueueGenericSend+0x2e>
  406f2e:	68fb      	ldr	r3, [r7, #12]
  406f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406f32:	2b00      	cmp	r3, #0
  406f34:	d101      	bne.n	406f3a <xQueueGenericSend+0x32>
  406f36:	2301      	movs	r3, #1
  406f38:	e000      	b.n	406f3c <xQueueGenericSend+0x34>
  406f3a:	2300      	movs	r3, #0
  406f3c:	2b00      	cmp	r3, #0
  406f3e:	d103      	bne.n	406f48 <xQueueGenericSend+0x40>
  406f40:	4b3e      	ldr	r3, [pc, #248]	; (40703c <xQueueGenericSend+0x134>)
  406f42:	4798      	blx	r3
  406f44:	bf00      	nop
  406f46:	e7fd      	b.n	406f44 <xQueueGenericSend+0x3c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  406f48:	4b3d      	ldr	r3, [pc, #244]	; (407040 <xQueueGenericSend+0x138>)
  406f4a:	4798      	blx	r3
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  406f4c:	68fb      	ldr	r3, [r7, #12]
  406f4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  406f50:	68fb      	ldr	r3, [r7, #12]
  406f52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  406f54:	429a      	cmp	r2, r3
  406f56:	d216      	bcs.n	406f86 <xQueueGenericSend+0x7e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  406f58:	683a      	ldr	r2, [r7, #0]
  406f5a:	68b9      	ldr	r1, [r7, #8]
  406f5c:	68f8      	ldr	r0, [r7, #12]
  406f5e:	4b39      	ldr	r3, [pc, #228]	; (407044 <xQueueGenericSend+0x13c>)
  406f60:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  406f62:	68fb      	ldr	r3, [r7, #12]
  406f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406f66:	2b00      	cmp	r3, #0
  406f68:	d009      	beq.n	406f7e <xQueueGenericSend+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  406f6a:	68fb      	ldr	r3, [r7, #12]
  406f6c:	3324      	adds	r3, #36	; 0x24
  406f6e:	4618      	mov	r0, r3
  406f70:	4b35      	ldr	r3, [pc, #212]	; (407048 <xQueueGenericSend+0x140>)
  406f72:	4798      	blx	r3
  406f74:	4603      	mov	r3, r0
  406f76:	2b01      	cmp	r3, #1
  406f78:	d101      	bne.n	406f7e <xQueueGenericSend+0x76>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  406f7a:	4b34      	ldr	r3, [pc, #208]	; (40704c <xQueueGenericSend+0x144>)
  406f7c:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  406f7e:	4b34      	ldr	r3, [pc, #208]	; (407050 <xQueueGenericSend+0x148>)
  406f80:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  406f82:	2301      	movs	r3, #1
  406f84:	e056      	b.n	407034 <xQueueGenericSend+0x12c>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  406f86:	687b      	ldr	r3, [r7, #4]
  406f88:	2b00      	cmp	r3, #0
  406f8a:	d103      	bne.n	406f94 <xQueueGenericSend+0x8c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  406f8c:	4b30      	ldr	r3, [pc, #192]	; (407050 <xQueueGenericSend+0x148>)
  406f8e:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  406f90:	2300      	movs	r3, #0
  406f92:	e04f      	b.n	407034 <xQueueGenericSend+0x12c>
				}
				else if( xEntryTimeSet == pdFALSE )
  406f94:	69fb      	ldr	r3, [r7, #28]
  406f96:	2b00      	cmp	r3, #0
  406f98:	d106      	bne.n	406fa8 <xQueueGenericSend+0xa0>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  406f9a:	f107 0314 	add.w	r3, r7, #20
  406f9e:	4618      	mov	r0, r3
  406fa0:	4b2c      	ldr	r3, [pc, #176]	; (407054 <xQueueGenericSend+0x14c>)
  406fa2:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  406fa4:	2301      	movs	r3, #1
  406fa6:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  406fa8:	4b29      	ldr	r3, [pc, #164]	; (407050 <xQueueGenericSend+0x148>)
  406faa:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  406fac:	4b2a      	ldr	r3, [pc, #168]	; (407058 <xQueueGenericSend+0x150>)
  406fae:	4798      	blx	r3
		prvLockQueue( pxQueue );
  406fb0:	4b23      	ldr	r3, [pc, #140]	; (407040 <xQueueGenericSend+0x138>)
  406fb2:	4798      	blx	r3
  406fb4:	68fb      	ldr	r3, [r7, #12]
  406fb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  406fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
  406fbc:	d102      	bne.n	406fc4 <xQueueGenericSend+0xbc>
  406fbe:	68fb      	ldr	r3, [r7, #12]
  406fc0:	2200      	movs	r2, #0
  406fc2:	645a      	str	r2, [r3, #68]	; 0x44
  406fc4:	68fb      	ldr	r3, [r7, #12]
  406fc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
  406fcc:	d102      	bne.n	406fd4 <xQueueGenericSend+0xcc>
  406fce:	68fb      	ldr	r3, [r7, #12]
  406fd0:	2200      	movs	r2, #0
  406fd2:	649a      	str	r2, [r3, #72]	; 0x48
  406fd4:	4b1e      	ldr	r3, [pc, #120]	; (407050 <xQueueGenericSend+0x148>)
  406fd6:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  406fd8:	1d3a      	adds	r2, r7, #4
  406fda:	f107 0314 	add.w	r3, r7, #20
  406fde:	4611      	mov	r1, r2
  406fe0:	4618      	mov	r0, r3
  406fe2:	4b1e      	ldr	r3, [pc, #120]	; (40705c <xQueueGenericSend+0x154>)
  406fe4:	4798      	blx	r3
  406fe6:	4603      	mov	r3, r0
  406fe8:	2b00      	cmp	r3, #0
  406fea:	d11d      	bne.n	407028 <xQueueGenericSend+0x120>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  406fec:	68f8      	ldr	r0, [r7, #12]
  406fee:	4b1c      	ldr	r3, [pc, #112]	; (407060 <xQueueGenericSend+0x158>)
  406ff0:	4798      	blx	r3
  406ff2:	4603      	mov	r3, r0
  406ff4:	2b00      	cmp	r3, #0
  406ff6:	d011      	beq.n	40701c <xQueueGenericSend+0x114>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  406ff8:	68fb      	ldr	r3, [r7, #12]
  406ffa:	3310      	adds	r3, #16
  406ffc:	687a      	ldr	r2, [r7, #4]
  406ffe:	4611      	mov	r1, r2
  407000:	4618      	mov	r0, r3
  407002:	4b18      	ldr	r3, [pc, #96]	; (407064 <xQueueGenericSend+0x15c>)
  407004:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  407006:	68f8      	ldr	r0, [r7, #12]
  407008:	4b17      	ldr	r3, [pc, #92]	; (407068 <xQueueGenericSend+0x160>)
  40700a:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  40700c:	4b17      	ldr	r3, [pc, #92]	; (40706c <xQueueGenericSend+0x164>)
  40700e:	4798      	blx	r3
  407010:	4603      	mov	r3, r0
  407012:	2b00      	cmp	r3, #0
  407014:	d198      	bne.n	406f48 <xQueueGenericSend+0x40>
				{
					portYIELD_WITHIN_API();
  407016:	4b0d      	ldr	r3, [pc, #52]	; (40704c <xQueueGenericSend+0x144>)
  407018:	4798      	blx	r3
  40701a:	e795      	b.n	406f48 <xQueueGenericSend+0x40>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  40701c:	68f8      	ldr	r0, [r7, #12]
  40701e:	4b12      	ldr	r3, [pc, #72]	; (407068 <xQueueGenericSend+0x160>)
  407020:	4798      	blx	r3
				( void ) xTaskResumeAll();
  407022:	4b12      	ldr	r3, [pc, #72]	; (40706c <xQueueGenericSend+0x164>)
  407024:	4798      	blx	r3
  407026:	e78f      	b.n	406f48 <xQueueGenericSend+0x40>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  407028:	68f8      	ldr	r0, [r7, #12]
  40702a:	4b0f      	ldr	r3, [pc, #60]	; (407068 <xQueueGenericSend+0x160>)
  40702c:	4798      	blx	r3
			( void ) xTaskResumeAll();
  40702e:	4b0f      	ldr	r3, [pc, #60]	; (40706c <xQueueGenericSend+0x164>)
  407030:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  407032:	2300      	movs	r3, #0
		}
	}
}
  407034:	4618      	mov	r0, r3
  407036:	3720      	adds	r7, #32
  407038:	46bd      	mov	sp, r7
  40703a:	bd80      	pop	{r7, pc}
  40703c:	00406961 	.word	0x00406961
  407040:	00406919 	.word	0x00406919
  407044:	00407301 	.word	0x00407301
  407048:	00407f19 	.word	0x00407f19
  40704c:	00406901 	.word	0x00406901
  407050:	00406939 	.word	0x00406939
  407054:	00407fd5 	.word	0x00407fd5
  407058:	00407aa1 	.word	0x00407aa1
  40705c:	00408011 	.word	0x00408011
  407060:	004074ed 	.word	0x004074ed
  407064:	00407e31 	.word	0x00407e31
  407068:	00407411 	.word	0x00407411
  40706c:	00407abd 	.word	0x00407abd

00407070 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  407070:	b580      	push	{r7, lr}
  407072:	b086      	sub	sp, #24
  407074:	af00      	add	r7, sp, #0
  407076:	60f8      	str	r0, [r7, #12]
  407078:	60b9      	str	r1, [r7, #8]
  40707a:	607a      	str	r2, [r7, #4]
  40707c:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  40707e:	68fb      	ldr	r3, [r7, #12]
  407080:	2b00      	cmp	r3, #0
  407082:	d103      	bne.n	40708c <xQueueGenericSendFromISR+0x1c>
  407084:	4b25      	ldr	r3, [pc, #148]	; (40711c <xQueueGenericSendFromISR+0xac>)
  407086:	4798      	blx	r3
  407088:	bf00      	nop
  40708a:	e7fd      	b.n	407088 <xQueueGenericSendFromISR+0x18>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  40708c:	68bb      	ldr	r3, [r7, #8]
  40708e:	2b00      	cmp	r3, #0
  407090:	d103      	bne.n	40709a <xQueueGenericSendFromISR+0x2a>
  407092:	68fb      	ldr	r3, [r7, #12]
  407094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  407096:	2b00      	cmp	r3, #0
  407098:	d101      	bne.n	40709e <xQueueGenericSendFromISR+0x2e>
  40709a:	2301      	movs	r3, #1
  40709c:	e000      	b.n	4070a0 <xQueueGenericSendFromISR+0x30>
  40709e:	2300      	movs	r3, #0
  4070a0:	2b00      	cmp	r3, #0
  4070a2:	d103      	bne.n	4070ac <xQueueGenericSendFromISR+0x3c>
  4070a4:	4b1d      	ldr	r3, [pc, #116]	; (40711c <xQueueGenericSendFromISR+0xac>)
  4070a6:	4798      	blx	r3
  4070a8:	bf00      	nop
  4070aa:	e7fd      	b.n	4070a8 <xQueueGenericSendFromISR+0x38>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  4070ac:	4b1b      	ldr	r3, [pc, #108]	; (40711c <xQueueGenericSendFromISR+0xac>)
  4070ae:	4798      	blx	r3
  4070b0:	6138      	str	r0, [r7, #16]
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4070b2:	68fb      	ldr	r3, [r7, #12]
  4070b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4070b6:	68fb      	ldr	r3, [r7, #12]
  4070b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4070ba:	429a      	cmp	r2, r3
  4070bc:	d224      	bcs.n	407108 <xQueueGenericSendFromISR+0x98>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4070be:	683a      	ldr	r2, [r7, #0]
  4070c0:	68b9      	ldr	r1, [r7, #8]
  4070c2:	68f8      	ldr	r0, [r7, #12]
  4070c4:	4b16      	ldr	r3, [pc, #88]	; (407120 <xQueueGenericSendFromISR+0xb0>)
  4070c6:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  4070c8:	68fb      	ldr	r3, [r7, #12]
  4070ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4070cc:	f1b3 3fff 	cmp.w	r3, #4294967295
  4070d0:	d112      	bne.n	4070f8 <xQueueGenericSendFromISR+0x88>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4070d2:	68fb      	ldr	r3, [r7, #12]
  4070d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4070d6:	2b00      	cmp	r3, #0
  4070d8:	d013      	beq.n	407102 <xQueueGenericSendFromISR+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4070da:	68fb      	ldr	r3, [r7, #12]
  4070dc:	3324      	adds	r3, #36	; 0x24
  4070de:	4618      	mov	r0, r3
  4070e0:	4b10      	ldr	r3, [pc, #64]	; (407124 <xQueueGenericSendFromISR+0xb4>)
  4070e2:	4798      	blx	r3
  4070e4:	4603      	mov	r3, r0
  4070e6:	2b00      	cmp	r3, #0
  4070e8:	d00b      	beq.n	407102 <xQueueGenericSendFromISR+0x92>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  4070ea:	687b      	ldr	r3, [r7, #4]
  4070ec:	2b00      	cmp	r3, #0
  4070ee:	d008      	beq.n	407102 <xQueueGenericSendFromISR+0x92>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  4070f0:	687b      	ldr	r3, [r7, #4]
  4070f2:	2201      	movs	r2, #1
  4070f4:	601a      	str	r2, [r3, #0]
  4070f6:	e004      	b.n	407102 <xQueueGenericSendFromISR+0x92>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  4070f8:	68fb      	ldr	r3, [r7, #12]
  4070fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4070fc:	1c5a      	adds	r2, r3, #1
  4070fe:	68fb      	ldr	r3, [r7, #12]
  407100:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  407102:	2301      	movs	r3, #1
  407104:	617b      	str	r3, [r7, #20]
  407106:	e001      	b.n	40710c <xQueueGenericSendFromISR+0x9c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  407108:	2300      	movs	r3, #0
  40710a:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  40710c:	6938      	ldr	r0, [r7, #16]
  40710e:	4b06      	ldr	r3, [pc, #24]	; (407128 <xQueueGenericSendFromISR+0xb8>)
  407110:	4798      	blx	r3

	return xReturn;
  407112:	697b      	ldr	r3, [r7, #20]
}
  407114:	4618      	mov	r0, r3
  407116:	3718      	adds	r7, #24
  407118:	46bd      	mov	sp, r7
  40711a:	bd80      	pop	{r7, pc}
  40711c:	00406961 	.word	0x00406961
  407120:	00407301 	.word	0x00407301
  407124:	00407f19 	.word	0x00407f19
  407128:	00406975 	.word	0x00406975

0040712c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  40712c:	b580      	push	{r7, lr}
  40712e:	b088      	sub	sp, #32
  407130:	af00      	add	r7, sp, #0
  407132:	60f8      	str	r0, [r7, #12]
  407134:	60b9      	str	r1, [r7, #8]
  407136:	607a      	str	r2, [r7, #4]
  407138:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  40713a:	2300      	movs	r3, #0
  40713c:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  40713e:	68fb      	ldr	r3, [r7, #12]
  407140:	2b00      	cmp	r3, #0
  407142:	d103      	bne.n	40714c <xQueueGenericReceive+0x20>
  407144:	4b5f      	ldr	r3, [pc, #380]	; (4072c4 <xQueueGenericReceive+0x198>)
  407146:	4798      	blx	r3
  407148:	bf00      	nop
  40714a:	e7fd      	b.n	407148 <xQueueGenericReceive+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  40714c:	68bb      	ldr	r3, [r7, #8]
  40714e:	2b00      	cmp	r3, #0
  407150:	d103      	bne.n	40715a <xQueueGenericReceive+0x2e>
  407152:	68fb      	ldr	r3, [r7, #12]
  407154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  407156:	2b00      	cmp	r3, #0
  407158:	d101      	bne.n	40715e <xQueueGenericReceive+0x32>
  40715a:	2301      	movs	r3, #1
  40715c:	e000      	b.n	407160 <xQueueGenericReceive+0x34>
  40715e:	2300      	movs	r3, #0
  407160:	2b00      	cmp	r3, #0
  407162:	d103      	bne.n	40716c <xQueueGenericReceive+0x40>
  407164:	4b57      	ldr	r3, [pc, #348]	; (4072c4 <xQueueGenericReceive+0x198>)
  407166:	4798      	blx	r3
  407168:	bf00      	nop
  40716a:	e7fd      	b.n	407168 <xQueueGenericReceive+0x3c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  40716c:	4b56      	ldr	r3, [pc, #344]	; (4072c8 <xQueueGenericReceive+0x19c>)
  40716e:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  407170:	68fb      	ldr	r3, [r7, #12]
  407172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  407174:	2b00      	cmp	r3, #0
  407176:	d03b      	beq.n	4071f0 <xQueueGenericReceive+0xc4>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  407178:	68fb      	ldr	r3, [r7, #12]
  40717a:	68db      	ldr	r3, [r3, #12]
  40717c:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  40717e:	68b9      	ldr	r1, [r7, #8]
  407180:	68f8      	ldr	r0, [r7, #12]
  407182:	4b52      	ldr	r3, [pc, #328]	; (4072cc <xQueueGenericReceive+0x1a0>)
  407184:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  407186:	683b      	ldr	r3, [r7, #0]
  407188:	2b00      	cmp	r3, #0
  40718a:	d11c      	bne.n	4071c6 <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  40718c:	68fb      	ldr	r3, [r7, #12]
  40718e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  407190:	1e5a      	subs	r2, r3, #1
  407192:	68fb      	ldr	r3, [r7, #12]
  407194:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  407196:	68fb      	ldr	r3, [r7, #12]
  407198:	681b      	ldr	r3, [r3, #0]
  40719a:	2b00      	cmp	r3, #0
  40719c:	d104      	bne.n	4071a8 <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  40719e:	4b4c      	ldr	r3, [pc, #304]	; (4072d0 <xQueueGenericReceive+0x1a4>)
  4071a0:	4798      	blx	r3
  4071a2:	4602      	mov	r2, r0
  4071a4:	68fb      	ldr	r3, [r7, #12]
  4071a6:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4071a8:	68fb      	ldr	r3, [r7, #12]
  4071aa:	691b      	ldr	r3, [r3, #16]
  4071ac:	2b00      	cmp	r3, #0
  4071ae:	d01b      	beq.n	4071e8 <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4071b0:	68fb      	ldr	r3, [r7, #12]
  4071b2:	3310      	adds	r3, #16
  4071b4:	4618      	mov	r0, r3
  4071b6:	4b47      	ldr	r3, [pc, #284]	; (4072d4 <xQueueGenericReceive+0x1a8>)
  4071b8:	4798      	blx	r3
  4071ba:	4603      	mov	r3, r0
  4071bc:	2b01      	cmp	r3, #1
  4071be:	d113      	bne.n	4071e8 <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
  4071c0:	4b45      	ldr	r3, [pc, #276]	; (4072d8 <xQueueGenericReceive+0x1ac>)
  4071c2:	4798      	blx	r3
  4071c4:	e010      	b.n	4071e8 <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  4071c6:	68fb      	ldr	r3, [r7, #12]
  4071c8:	69ba      	ldr	r2, [r7, #24]
  4071ca:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4071cc:	68fb      	ldr	r3, [r7, #12]
  4071ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4071d0:	2b00      	cmp	r3, #0
  4071d2:	d009      	beq.n	4071e8 <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4071d4:	68fb      	ldr	r3, [r7, #12]
  4071d6:	3324      	adds	r3, #36	; 0x24
  4071d8:	4618      	mov	r0, r3
  4071da:	4b3e      	ldr	r3, [pc, #248]	; (4072d4 <xQueueGenericReceive+0x1a8>)
  4071dc:	4798      	blx	r3
  4071de:	4603      	mov	r3, r0
  4071e0:	2b00      	cmp	r3, #0
  4071e2:	d001      	beq.n	4071e8 <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  4071e4:	4b3c      	ldr	r3, [pc, #240]	; (4072d8 <xQueueGenericReceive+0x1ac>)
  4071e6:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  4071e8:	4b3c      	ldr	r3, [pc, #240]	; (4072dc <xQueueGenericReceive+0x1b0>)
  4071ea:	4798      	blx	r3
				return pdPASS;
  4071ec:	2301      	movs	r3, #1
  4071ee:	e064      	b.n	4072ba <xQueueGenericReceive+0x18e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  4071f0:	687b      	ldr	r3, [r7, #4]
  4071f2:	2b00      	cmp	r3, #0
  4071f4:	d103      	bne.n	4071fe <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  4071f6:	4b39      	ldr	r3, [pc, #228]	; (4072dc <xQueueGenericReceive+0x1b0>)
  4071f8:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  4071fa:	2300      	movs	r3, #0
  4071fc:	e05d      	b.n	4072ba <xQueueGenericReceive+0x18e>
				}
				else if( xEntryTimeSet == pdFALSE )
  4071fe:	69fb      	ldr	r3, [r7, #28]
  407200:	2b00      	cmp	r3, #0
  407202:	d106      	bne.n	407212 <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  407204:	f107 0310 	add.w	r3, r7, #16
  407208:	4618      	mov	r0, r3
  40720a:	4b35      	ldr	r3, [pc, #212]	; (4072e0 <xQueueGenericReceive+0x1b4>)
  40720c:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  40720e:	2301      	movs	r3, #1
  407210:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  407212:	4b32      	ldr	r3, [pc, #200]	; (4072dc <xQueueGenericReceive+0x1b0>)
  407214:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  407216:	4b33      	ldr	r3, [pc, #204]	; (4072e4 <xQueueGenericReceive+0x1b8>)
  407218:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40721a:	4b2b      	ldr	r3, [pc, #172]	; (4072c8 <xQueueGenericReceive+0x19c>)
  40721c:	4798      	blx	r3
  40721e:	68fb      	ldr	r3, [r7, #12]
  407220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  407222:	f1b3 3fff 	cmp.w	r3, #4294967295
  407226:	d102      	bne.n	40722e <xQueueGenericReceive+0x102>
  407228:	68fb      	ldr	r3, [r7, #12]
  40722a:	2200      	movs	r2, #0
  40722c:	645a      	str	r2, [r3, #68]	; 0x44
  40722e:	68fb      	ldr	r3, [r7, #12]
  407230:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  407232:	f1b3 3fff 	cmp.w	r3, #4294967295
  407236:	d102      	bne.n	40723e <xQueueGenericReceive+0x112>
  407238:	68fb      	ldr	r3, [r7, #12]
  40723a:	2200      	movs	r2, #0
  40723c:	649a      	str	r2, [r3, #72]	; 0x48
  40723e:	4b27      	ldr	r3, [pc, #156]	; (4072dc <xQueueGenericReceive+0x1b0>)
  407240:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  407242:	1d3a      	adds	r2, r7, #4
  407244:	f107 0310 	add.w	r3, r7, #16
  407248:	4611      	mov	r1, r2
  40724a:	4618      	mov	r0, r3
  40724c:	4b26      	ldr	r3, [pc, #152]	; (4072e8 <xQueueGenericReceive+0x1bc>)
  40724e:	4798      	blx	r3
  407250:	4603      	mov	r3, r0
  407252:	2b00      	cmp	r3, #0
  407254:	d12b      	bne.n	4072ae <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  407256:	68f8      	ldr	r0, [r7, #12]
  407258:	4b24      	ldr	r3, [pc, #144]	; (4072ec <xQueueGenericReceive+0x1c0>)
  40725a:	4798      	blx	r3
  40725c:	4603      	mov	r3, r0
  40725e:	2b00      	cmp	r3, #0
  407260:	d01f      	beq.n	4072a2 <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  407262:	68fb      	ldr	r3, [r7, #12]
  407264:	681b      	ldr	r3, [r3, #0]
  407266:	2b00      	cmp	r3, #0
  407268:	d108      	bne.n	40727c <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
  40726a:	4b17      	ldr	r3, [pc, #92]	; (4072c8 <xQueueGenericReceive+0x19c>)
  40726c:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  40726e:	68fb      	ldr	r3, [r7, #12]
  407270:	685b      	ldr	r3, [r3, #4]
  407272:	4618      	mov	r0, r3
  407274:	4b1e      	ldr	r3, [pc, #120]	; (4072f0 <xQueueGenericReceive+0x1c4>)
  407276:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  407278:	4b18      	ldr	r3, [pc, #96]	; (4072dc <xQueueGenericReceive+0x1b0>)
  40727a:	4798      	blx	r3
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  40727c:	68fb      	ldr	r3, [r7, #12]
  40727e:	3324      	adds	r3, #36	; 0x24
  407280:	687a      	ldr	r2, [r7, #4]
  407282:	4611      	mov	r1, r2
  407284:	4618      	mov	r0, r3
  407286:	4b1b      	ldr	r3, [pc, #108]	; (4072f4 <xQueueGenericReceive+0x1c8>)
  407288:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  40728a:	68f8      	ldr	r0, [r7, #12]
  40728c:	4b1a      	ldr	r3, [pc, #104]	; (4072f8 <xQueueGenericReceive+0x1cc>)
  40728e:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  407290:	4b1a      	ldr	r3, [pc, #104]	; (4072fc <xQueueGenericReceive+0x1d0>)
  407292:	4798      	blx	r3
  407294:	4603      	mov	r3, r0
  407296:	2b00      	cmp	r3, #0
  407298:	f47f af68 	bne.w	40716c <xQueueGenericReceive+0x40>
				{
					portYIELD_WITHIN_API();
  40729c:	4b0e      	ldr	r3, [pc, #56]	; (4072d8 <xQueueGenericReceive+0x1ac>)
  40729e:	4798      	blx	r3
  4072a0:	e764      	b.n	40716c <xQueueGenericReceive+0x40>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4072a2:	68f8      	ldr	r0, [r7, #12]
  4072a4:	4b14      	ldr	r3, [pc, #80]	; (4072f8 <xQueueGenericReceive+0x1cc>)
  4072a6:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4072a8:	4b14      	ldr	r3, [pc, #80]	; (4072fc <xQueueGenericReceive+0x1d0>)
  4072aa:	4798      	blx	r3
  4072ac:	e75e      	b.n	40716c <xQueueGenericReceive+0x40>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  4072ae:	68f8      	ldr	r0, [r7, #12]
  4072b0:	4b11      	ldr	r3, [pc, #68]	; (4072f8 <xQueueGenericReceive+0x1cc>)
  4072b2:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4072b4:	4b11      	ldr	r3, [pc, #68]	; (4072fc <xQueueGenericReceive+0x1d0>)
  4072b6:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  4072b8:	2300      	movs	r3, #0
		}
	}
}
  4072ba:	4618      	mov	r0, r3
  4072bc:	3720      	adds	r7, #32
  4072be:	46bd      	mov	sp, r7
  4072c0:	bd80      	pop	{r7, pc}
  4072c2:	bf00      	nop
  4072c4:	00406961 	.word	0x00406961
  4072c8:	00406919 	.word	0x00406919
  4072cc:	004073c1 	.word	0x004073c1
  4072d0:	00408399 	.word	0x00408399
  4072d4:	00407f19 	.word	0x00407f19
  4072d8:	00406901 	.word	0x00406901
  4072dc:	00406939 	.word	0x00406939
  4072e0:	00407fd5 	.word	0x00407fd5
  4072e4:	00407aa1 	.word	0x00407aa1
  4072e8:	00408011 	.word	0x00408011
  4072ec:	004074b9 	.word	0x004074b9
  4072f0:	004083f1 	.word	0x004083f1
  4072f4:	00407e31 	.word	0x00407e31
  4072f8:	00407411 	.word	0x00407411
  4072fc:	00407abd 	.word	0x00407abd

00407300 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  407300:	b580      	push	{r7, lr}
  407302:	b084      	sub	sp, #16
  407304:	af00      	add	r7, sp, #0
  407306:	60f8      	str	r0, [r7, #12]
  407308:	60b9      	str	r1, [r7, #8]
  40730a:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  40730c:	68fb      	ldr	r3, [r7, #12]
  40730e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  407310:	2b00      	cmp	r3, #0
  407312:	d10c      	bne.n	40732e <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  407314:	68fb      	ldr	r3, [r7, #12]
  407316:	681b      	ldr	r3, [r3, #0]
  407318:	2b00      	cmp	r3, #0
  40731a:	d143      	bne.n	4073a4 <prvCopyDataToQueue+0xa4>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  40731c:	68fb      	ldr	r3, [r7, #12]
  40731e:	685b      	ldr	r3, [r3, #4]
  407320:	4618      	mov	r0, r3
  407322:	4b25      	ldr	r3, [pc, #148]	; (4073b8 <prvCopyDataToQueue+0xb8>)
  407324:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  407326:	68fb      	ldr	r3, [r7, #12]
  407328:	2200      	movs	r2, #0
  40732a:	605a      	str	r2, [r3, #4]
  40732c:	e03a      	b.n	4073a4 <prvCopyDataToQueue+0xa4>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  40732e:	687b      	ldr	r3, [r7, #4]
  407330:	2b00      	cmp	r3, #0
  407332:	d119      	bne.n	407368 <prvCopyDataToQueue+0x68>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  407334:	68fb      	ldr	r3, [r7, #12]
  407336:	6898      	ldr	r0, [r3, #8]
  407338:	68fb      	ldr	r3, [r7, #12]
  40733a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40733c:	461a      	mov	r2, r3
  40733e:	68b9      	ldr	r1, [r7, #8]
  407340:	4b1e      	ldr	r3, [pc, #120]	; (4073bc <prvCopyDataToQueue+0xbc>)
  407342:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  407344:	68fb      	ldr	r3, [r7, #12]
  407346:	689a      	ldr	r2, [r3, #8]
  407348:	68fb      	ldr	r3, [r7, #12]
  40734a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40734c:	441a      	add	r2, r3
  40734e:	68fb      	ldr	r3, [r7, #12]
  407350:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  407352:	68fb      	ldr	r3, [r7, #12]
  407354:	689a      	ldr	r2, [r3, #8]
  407356:	68fb      	ldr	r3, [r7, #12]
  407358:	685b      	ldr	r3, [r3, #4]
  40735a:	429a      	cmp	r2, r3
  40735c:	d322      	bcc.n	4073a4 <prvCopyDataToQueue+0xa4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  40735e:	68fb      	ldr	r3, [r7, #12]
  407360:	681a      	ldr	r2, [r3, #0]
  407362:	68fb      	ldr	r3, [r7, #12]
  407364:	609a      	str	r2, [r3, #8]
  407366:	e01d      	b.n	4073a4 <prvCopyDataToQueue+0xa4>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  407368:	68fb      	ldr	r3, [r7, #12]
  40736a:	68d8      	ldr	r0, [r3, #12]
  40736c:	68fb      	ldr	r3, [r7, #12]
  40736e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  407370:	461a      	mov	r2, r3
  407372:	68b9      	ldr	r1, [r7, #8]
  407374:	4b11      	ldr	r3, [pc, #68]	; (4073bc <prvCopyDataToQueue+0xbc>)
  407376:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  407378:	68fb      	ldr	r3, [r7, #12]
  40737a:	68da      	ldr	r2, [r3, #12]
  40737c:	68fb      	ldr	r3, [r7, #12]
  40737e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  407380:	425b      	negs	r3, r3
  407382:	441a      	add	r2, r3
  407384:	68fb      	ldr	r3, [r7, #12]
  407386:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  407388:	68fb      	ldr	r3, [r7, #12]
  40738a:	68da      	ldr	r2, [r3, #12]
  40738c:	68fb      	ldr	r3, [r7, #12]
  40738e:	681b      	ldr	r3, [r3, #0]
  407390:	429a      	cmp	r2, r3
  407392:	d207      	bcs.n	4073a4 <prvCopyDataToQueue+0xa4>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  407394:	68fb      	ldr	r3, [r7, #12]
  407396:	685a      	ldr	r2, [r3, #4]
  407398:	68fb      	ldr	r3, [r7, #12]
  40739a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40739c:	425b      	negs	r3, r3
  40739e:	441a      	add	r2, r3
  4073a0:	68fb      	ldr	r3, [r7, #12]
  4073a2:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4073a4:	68fb      	ldr	r3, [r7, #12]
  4073a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4073a8:	1c5a      	adds	r2, r3, #1
  4073aa:	68fb      	ldr	r3, [r7, #12]
  4073ac:	639a      	str	r2, [r3, #56]	; 0x38
}
  4073ae:	bf00      	nop
  4073b0:	3710      	adds	r7, #16
  4073b2:	46bd      	mov	sp, r7
  4073b4:	bd80      	pop	{r7, pc}
  4073b6:	bf00      	nop
  4073b8:	004084a5 	.word	0x004084a5
  4073bc:	0040ba71 	.word	0x0040ba71

004073c0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  4073c0:	b580      	push	{r7, lr}
  4073c2:	b082      	sub	sp, #8
  4073c4:	af00      	add	r7, sp, #0
  4073c6:	6078      	str	r0, [r7, #4]
  4073c8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  4073ca:	687b      	ldr	r3, [r7, #4]
  4073cc:	681b      	ldr	r3, [r3, #0]
  4073ce:	2b00      	cmp	r3, #0
  4073d0:	d018      	beq.n	407404 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  4073d2:	687b      	ldr	r3, [r7, #4]
  4073d4:	68da      	ldr	r2, [r3, #12]
  4073d6:	687b      	ldr	r3, [r7, #4]
  4073d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4073da:	441a      	add	r2, r3
  4073dc:	687b      	ldr	r3, [r7, #4]
  4073de:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  4073e0:	687b      	ldr	r3, [r7, #4]
  4073e2:	68da      	ldr	r2, [r3, #12]
  4073e4:	687b      	ldr	r3, [r7, #4]
  4073e6:	685b      	ldr	r3, [r3, #4]
  4073e8:	429a      	cmp	r2, r3
  4073ea:	d303      	bcc.n	4073f4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  4073ec:	687b      	ldr	r3, [r7, #4]
  4073ee:	681a      	ldr	r2, [r3, #0]
  4073f0:	687b      	ldr	r3, [r7, #4]
  4073f2:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  4073f4:	687b      	ldr	r3, [r7, #4]
  4073f6:	68d9      	ldr	r1, [r3, #12]
  4073f8:	687b      	ldr	r3, [r7, #4]
  4073fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4073fc:	461a      	mov	r2, r3
  4073fe:	6838      	ldr	r0, [r7, #0]
  407400:	4b02      	ldr	r3, [pc, #8]	; (40740c <prvCopyDataFromQueue+0x4c>)
  407402:	4798      	blx	r3
	}
}
  407404:	bf00      	nop
  407406:	3708      	adds	r7, #8
  407408:	46bd      	mov	sp, r7
  40740a:	bd80      	pop	{r7, pc}
  40740c:	0040ba71 	.word	0x0040ba71

00407410 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  407410:	b580      	push	{r7, lr}
  407412:	b082      	sub	sp, #8
  407414:	af00      	add	r7, sp, #0
  407416:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  407418:	4b23      	ldr	r3, [pc, #140]	; (4074a8 <prvUnlockQueue+0x98>)
  40741a:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  40741c:	e012      	b.n	407444 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40741e:	687b      	ldr	r3, [r7, #4]
  407420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  407422:	2b00      	cmp	r3, #0
  407424:	d013      	beq.n	40744e <prvUnlockQueue+0x3e>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  407426:	687b      	ldr	r3, [r7, #4]
  407428:	3324      	adds	r3, #36	; 0x24
  40742a:	4618      	mov	r0, r3
  40742c:	4b1f      	ldr	r3, [pc, #124]	; (4074ac <prvUnlockQueue+0x9c>)
  40742e:	4798      	blx	r3
  407430:	4603      	mov	r3, r0
  407432:	2b00      	cmp	r3, #0
  407434:	d001      	beq.n	40743a <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  407436:	4b1e      	ldr	r3, [pc, #120]	; (4074b0 <prvUnlockQueue+0xa0>)
  407438:	4798      	blx	r3
				}

				--( pxQueue->xTxLock );
  40743a:	687b      	ldr	r3, [r7, #4]
  40743c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  40743e:	1e5a      	subs	r2, r3, #1
  407440:	687b      	ldr	r3, [r7, #4]
  407442:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  407444:	687b      	ldr	r3, [r7, #4]
  407446:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  407448:	2b00      	cmp	r3, #0
  40744a:	dce8      	bgt.n	40741e <prvUnlockQueue+0xe>
  40744c:	e000      	b.n	407450 <prvUnlockQueue+0x40>

				--( pxQueue->xTxLock );
			}
			else
			{
				break;
  40744e:	bf00      	nop
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  407450:	687b      	ldr	r3, [r7, #4]
  407452:	f04f 32ff 	mov.w	r2, #4294967295
  407456:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  407458:	4b16      	ldr	r3, [pc, #88]	; (4074b4 <prvUnlockQueue+0xa4>)
  40745a:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  40745c:	4b12      	ldr	r3, [pc, #72]	; (4074a8 <prvUnlockQueue+0x98>)
  40745e:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  407460:	e012      	b.n	407488 <prvUnlockQueue+0x78>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  407462:	687b      	ldr	r3, [r7, #4]
  407464:	691b      	ldr	r3, [r3, #16]
  407466:	2b00      	cmp	r3, #0
  407468:	d013      	beq.n	407492 <prvUnlockQueue+0x82>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  40746a:	687b      	ldr	r3, [r7, #4]
  40746c:	3310      	adds	r3, #16
  40746e:	4618      	mov	r0, r3
  407470:	4b0e      	ldr	r3, [pc, #56]	; (4074ac <prvUnlockQueue+0x9c>)
  407472:	4798      	blx	r3
  407474:	4603      	mov	r3, r0
  407476:	2b00      	cmp	r3, #0
  407478:	d001      	beq.n	40747e <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
  40747a:	4b0d      	ldr	r3, [pc, #52]	; (4074b0 <prvUnlockQueue+0xa0>)
  40747c:	4798      	blx	r3
				}

				--( pxQueue->xRxLock );
  40747e:	687b      	ldr	r3, [r7, #4]
  407480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  407482:	1e5a      	subs	r2, r3, #1
  407484:	687b      	ldr	r3, [r7, #4]
  407486:	645a      	str	r2, [r3, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  407488:	687b      	ldr	r3, [r7, #4]
  40748a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  40748c:	2b00      	cmp	r3, #0
  40748e:	dce8      	bgt.n	407462 <prvUnlockQueue+0x52>
  407490:	e000      	b.n	407494 <prvUnlockQueue+0x84>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
  407492:	bf00      	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  407494:	687b      	ldr	r3, [r7, #4]
  407496:	f04f 32ff 	mov.w	r2, #4294967295
  40749a:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  40749c:	4b05      	ldr	r3, [pc, #20]	; (4074b4 <prvUnlockQueue+0xa4>)
  40749e:	4798      	blx	r3
}
  4074a0:	bf00      	nop
  4074a2:	3708      	adds	r7, #8
  4074a4:	46bd      	mov	sp, r7
  4074a6:	bd80      	pop	{r7, pc}
  4074a8:	00406919 	.word	0x00406919
  4074ac:	00407f19 	.word	0x00407f19
  4074b0:	004080c5 	.word	0x004080c5
  4074b4:	00406939 	.word	0x00406939

004074b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
  4074b8:	b580      	push	{r7, lr}
  4074ba:	b084      	sub	sp, #16
  4074bc:	af00      	add	r7, sp, #0
  4074be:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  4074c0:	4b08      	ldr	r3, [pc, #32]	; (4074e4 <prvIsQueueEmpty+0x2c>)
  4074c2:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  4074c4:	687b      	ldr	r3, [r7, #4]
  4074c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4074c8:	2b00      	cmp	r3, #0
  4074ca:	bf0c      	ite	eq
  4074cc:	2301      	moveq	r3, #1
  4074ce:	2300      	movne	r3, #0
  4074d0:	b2db      	uxtb	r3, r3
  4074d2:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  4074d4:	4b04      	ldr	r3, [pc, #16]	; (4074e8 <prvIsQueueEmpty+0x30>)
  4074d6:	4798      	blx	r3

	return xReturn;
  4074d8:	68fb      	ldr	r3, [r7, #12]
}
  4074da:	4618      	mov	r0, r3
  4074dc:	3710      	adds	r7, #16
  4074de:	46bd      	mov	sp, r7
  4074e0:	bd80      	pop	{r7, pc}
  4074e2:	bf00      	nop
  4074e4:	00406919 	.word	0x00406919
  4074e8:	00406939 	.word	0x00406939

004074ec <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
  4074ec:	b580      	push	{r7, lr}
  4074ee:	b084      	sub	sp, #16
  4074f0:	af00      	add	r7, sp, #0
  4074f2:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  4074f4:	4b09      	ldr	r3, [pc, #36]	; (40751c <prvIsQueueFull+0x30>)
  4074f6:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  4074f8:	687b      	ldr	r3, [r7, #4]
  4074fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4074fc:	687b      	ldr	r3, [r7, #4]
  4074fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  407500:	429a      	cmp	r2, r3
  407502:	bf0c      	ite	eq
  407504:	2301      	moveq	r3, #1
  407506:	2300      	movne	r3, #0
  407508:	b2db      	uxtb	r3, r3
  40750a:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  40750c:	4b04      	ldr	r3, [pc, #16]	; (407520 <prvIsQueueFull+0x34>)
  40750e:	4798      	blx	r3

	return xReturn;
  407510:	68fb      	ldr	r3, [r7, #12]
}
  407512:	4618      	mov	r0, r3
  407514:	3710      	adds	r7, #16
  407516:	46bd      	mov	sp, r7
  407518:	bd80      	pop	{r7, pc}
  40751a:	bf00      	nop
  40751c:	00406919 	.word	0x00406919
  407520:	00406939 	.word	0x00406939

00407524 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  407524:	b580      	push	{r7, lr}
  407526:	b082      	sub	sp, #8
  407528:	af00      	add	r7, sp, #0
  40752a:	6078      	str	r0, [r7, #4]
  40752c:	6039      	str	r1, [r7, #0]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  40752e:	4b12      	ldr	r3, [pc, #72]	; (407578 <vQueueWaitForMessageRestricted+0x54>)
  407530:	4798      	blx	r3
  407532:	687b      	ldr	r3, [r7, #4]
  407534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  407536:	f1b3 3fff 	cmp.w	r3, #4294967295
  40753a:	d102      	bne.n	407542 <vQueueWaitForMessageRestricted+0x1e>
  40753c:	687b      	ldr	r3, [r7, #4]
  40753e:	2200      	movs	r2, #0
  407540:	645a      	str	r2, [r3, #68]	; 0x44
  407542:	687b      	ldr	r3, [r7, #4]
  407544:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  407546:	f1b3 3fff 	cmp.w	r3, #4294967295
  40754a:	d102      	bne.n	407552 <vQueueWaitForMessageRestricted+0x2e>
  40754c:	687b      	ldr	r3, [r7, #4]
  40754e:	2200      	movs	r2, #0
  407550:	649a      	str	r2, [r3, #72]	; 0x48
  407552:	4b0a      	ldr	r3, [pc, #40]	; (40757c <vQueueWaitForMessageRestricted+0x58>)
  407554:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  407556:	687b      	ldr	r3, [r7, #4]
  407558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  40755a:	2b00      	cmp	r3, #0
  40755c:	d105      	bne.n	40756a <vQueueWaitForMessageRestricted+0x46>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  40755e:	687b      	ldr	r3, [r7, #4]
  407560:	3324      	adds	r3, #36	; 0x24
  407562:	6839      	ldr	r1, [r7, #0]
  407564:	4618      	mov	r0, r3
  407566:	4b06      	ldr	r3, [pc, #24]	; (407580 <vQueueWaitForMessageRestricted+0x5c>)
  407568:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  40756a:	6878      	ldr	r0, [r7, #4]
  40756c:	4b05      	ldr	r3, [pc, #20]	; (407584 <vQueueWaitForMessageRestricted+0x60>)
  40756e:	4798      	blx	r3
	}
  407570:	bf00      	nop
  407572:	3708      	adds	r7, #8
  407574:	46bd      	mov	sp, r7
  407576:	bd80      	pop	{r7, pc}
  407578:	00406919 	.word	0x00406919
  40757c:	00406939 	.word	0x00406939
  407580:	00407eb5 	.word	0x00407eb5
  407584:	00407411 	.word	0x00407411

00407588 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  407588:	b590      	push	{r4, r7, lr}
  40758a:	b08b      	sub	sp, #44	; 0x2c
  40758c:	af02      	add	r7, sp, #8
  40758e:	60f8      	str	r0, [r7, #12]
  407590:	60b9      	str	r1, [r7, #8]
  407592:	603b      	str	r3, [r7, #0]
  407594:	4613      	mov	r3, r2
  407596:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  407598:	68fb      	ldr	r3, [r7, #12]
  40759a:	2b00      	cmp	r3, #0
  40759c:	d103      	bne.n	4075a6 <xTaskGenericCreate+0x1e>
  40759e:	4b5a      	ldr	r3, [pc, #360]	; (407708 <xTaskGenericCreate+0x180>)
  4075a0:	4798      	blx	r3
  4075a2:	bf00      	nop
  4075a4:	e7fd      	b.n	4075a2 <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  4075a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4075a8:	2b05      	cmp	r3, #5
  4075aa:	d903      	bls.n	4075b4 <xTaskGenericCreate+0x2c>
  4075ac:	4b56      	ldr	r3, [pc, #344]	; (407708 <xTaskGenericCreate+0x180>)
  4075ae:	4798      	blx	r3
  4075b0:	bf00      	nop
  4075b2:	e7fd      	b.n	4075b0 <xTaskGenericCreate+0x28>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  4075b4:	88fb      	ldrh	r3, [r7, #6]
  4075b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  4075b8:	4618      	mov	r0, r3
  4075ba:	4b54      	ldr	r3, [pc, #336]	; (40770c <xTaskGenericCreate+0x184>)
  4075bc:	4798      	blx	r3
  4075be:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
  4075c0:	69bb      	ldr	r3, [r7, #24]
  4075c2:	2b00      	cmp	r3, #0
  4075c4:	f000 8088 	beq.w	4076d8 <xTaskGenericCreate+0x150>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  4075c8:	69bb      	ldr	r3, [r7, #24]
  4075ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4075cc:	88fb      	ldrh	r3, [r7, #6]
  4075ce:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  4075d2:	3b01      	subs	r3, #1
  4075d4:	009b      	lsls	r3, r3, #2
  4075d6:	4413      	add	r3, r2
  4075d8:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  4075da:	697b      	ldr	r3, [r7, #20]
  4075dc:	f023 0307 	bic.w	r3, r3, #7
  4075e0:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  4075e2:	697b      	ldr	r3, [r7, #20]
  4075e4:	f003 0307 	and.w	r3, r3, #7
  4075e8:	2b00      	cmp	r3, #0
  4075ea:	d003      	beq.n	4075f4 <xTaskGenericCreate+0x6c>
  4075ec:	4b46      	ldr	r3, [pc, #280]	; (407708 <xTaskGenericCreate+0x180>)
  4075ee:	4798      	blx	r3
  4075f0:	bf00      	nop
  4075f2:	e7fd      	b.n	4075f0 <xTaskGenericCreate+0x68>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  4075f4:	88fb      	ldrh	r3, [r7, #6]
  4075f6:	9300      	str	r3, [sp, #0]
  4075f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4075fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  4075fc:	68b9      	ldr	r1, [r7, #8]
  4075fe:	69b8      	ldr	r0, [r7, #24]
  407600:	4c43      	ldr	r4, [pc, #268]	; (407710 <xTaskGenericCreate+0x188>)
  407602:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  407604:	683a      	ldr	r2, [r7, #0]
  407606:	68f9      	ldr	r1, [r7, #12]
  407608:	6978      	ldr	r0, [r7, #20]
  40760a:	4b42      	ldr	r3, [pc, #264]	; (407714 <xTaskGenericCreate+0x18c>)
  40760c:	4798      	blx	r3
  40760e:	4602      	mov	r2, r0
  407610:	69bb      	ldr	r3, [r7, #24]
  407612:	601a      	str	r2, [r3, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  407614:	69bb      	ldr	r3, [r7, #24]
  407616:	681b      	ldr	r3, [r3, #0]
  407618:	f003 0307 	and.w	r3, r3, #7
  40761c:	2b00      	cmp	r3, #0
  40761e:	d003      	beq.n	407628 <xTaskGenericCreate+0xa0>
  407620:	4b39      	ldr	r3, [pc, #228]	; (407708 <xTaskGenericCreate+0x180>)
  407622:	4798      	blx	r3
  407624:	bf00      	nop
  407626:	e7fd      	b.n	407624 <xTaskGenericCreate+0x9c>

		if( ( void * ) pxCreatedTask != NULL )
  407628:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  40762a:	2b00      	cmp	r3, #0
  40762c:	d002      	beq.n	407634 <xTaskGenericCreate+0xac>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  40762e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  407630:	69ba      	ldr	r2, [r7, #24]
  407632:	601a      	str	r2, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  407634:	4b38      	ldr	r3, [pc, #224]	; (407718 <xTaskGenericCreate+0x190>)
  407636:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  407638:	4b38      	ldr	r3, [pc, #224]	; (40771c <xTaskGenericCreate+0x194>)
  40763a:	681b      	ldr	r3, [r3, #0]
  40763c:	3301      	adds	r3, #1
  40763e:	4a37      	ldr	r2, [pc, #220]	; (40771c <xTaskGenericCreate+0x194>)
  407640:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  407642:	4b37      	ldr	r3, [pc, #220]	; (407720 <xTaskGenericCreate+0x198>)
  407644:	681b      	ldr	r3, [r3, #0]
  407646:	2b00      	cmp	r3, #0
  407648:	d109      	bne.n	40765e <xTaskGenericCreate+0xd6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  40764a:	4a35      	ldr	r2, [pc, #212]	; (407720 <xTaskGenericCreate+0x198>)
  40764c:	69bb      	ldr	r3, [r7, #24]
  40764e:	6013      	str	r3, [r2, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  407650:	4b32      	ldr	r3, [pc, #200]	; (40771c <xTaskGenericCreate+0x194>)
  407652:	681b      	ldr	r3, [r3, #0]
  407654:	2b01      	cmp	r3, #1
  407656:	d10f      	bne.n	407678 <xTaskGenericCreate+0xf0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  407658:	4b32      	ldr	r3, [pc, #200]	; (407724 <xTaskGenericCreate+0x19c>)
  40765a:	4798      	blx	r3
  40765c:	e00c      	b.n	407678 <xTaskGenericCreate+0xf0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  40765e:	4b32      	ldr	r3, [pc, #200]	; (407728 <xTaskGenericCreate+0x1a0>)
  407660:	681b      	ldr	r3, [r3, #0]
  407662:	2b00      	cmp	r3, #0
  407664:	d108      	bne.n	407678 <xTaskGenericCreate+0xf0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  407666:	4b2e      	ldr	r3, [pc, #184]	; (407720 <xTaskGenericCreate+0x198>)
  407668:	681b      	ldr	r3, [r3, #0]
  40766a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40766c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40766e:	429a      	cmp	r2, r3
  407670:	d802      	bhi.n	407678 <xTaskGenericCreate+0xf0>
					{
						pxCurrentTCB = pxNewTCB;
  407672:	4a2b      	ldr	r2, [pc, #172]	; (407720 <xTaskGenericCreate+0x198>)
  407674:	69bb      	ldr	r3, [r7, #24]
  407676:	6013      	str	r3, [r2, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  407678:	69bb      	ldr	r3, [r7, #24]
  40767a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40767c:	4b2b      	ldr	r3, [pc, #172]	; (40772c <xTaskGenericCreate+0x1a4>)
  40767e:	681b      	ldr	r3, [r3, #0]
  407680:	429a      	cmp	r2, r3
  407682:	d903      	bls.n	40768c <xTaskGenericCreate+0x104>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  407684:	69bb      	ldr	r3, [r7, #24]
  407686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407688:	4a28      	ldr	r2, [pc, #160]	; (40772c <xTaskGenericCreate+0x1a4>)
  40768a:	6013      	str	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  40768c:	4b28      	ldr	r3, [pc, #160]	; (407730 <xTaskGenericCreate+0x1a8>)
  40768e:	681a      	ldr	r2, [r3, #0]
  407690:	69bb      	ldr	r3, [r7, #24]
  407692:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  407694:	4b26      	ldr	r3, [pc, #152]	; (407730 <xTaskGenericCreate+0x1a8>)
  407696:	681b      	ldr	r3, [r3, #0]
  407698:	3301      	adds	r3, #1
  40769a:	4a25      	ldr	r2, [pc, #148]	; (407730 <xTaskGenericCreate+0x1a8>)
  40769c:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  40769e:	69bb      	ldr	r3, [r7, #24]
  4076a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4076a2:	4b24      	ldr	r3, [pc, #144]	; (407734 <xTaskGenericCreate+0x1ac>)
  4076a4:	681b      	ldr	r3, [r3, #0]
  4076a6:	429a      	cmp	r2, r3
  4076a8:	d903      	bls.n	4076b2 <xTaskGenericCreate+0x12a>
  4076aa:	69bb      	ldr	r3, [r7, #24]
  4076ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4076ae:	4a21      	ldr	r2, [pc, #132]	; (407734 <xTaskGenericCreate+0x1ac>)
  4076b0:	6013      	str	r3, [r2, #0]
  4076b2:	69bb      	ldr	r3, [r7, #24]
  4076b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4076b6:	4613      	mov	r3, r2
  4076b8:	009b      	lsls	r3, r3, #2
  4076ba:	4413      	add	r3, r2
  4076bc:	009b      	lsls	r3, r3, #2
  4076be:	4a1e      	ldr	r2, [pc, #120]	; (407738 <xTaskGenericCreate+0x1b0>)
  4076c0:	441a      	add	r2, r3
  4076c2:	69bb      	ldr	r3, [r7, #24]
  4076c4:	3304      	adds	r3, #4
  4076c6:	4619      	mov	r1, r3
  4076c8:	4610      	mov	r0, r2
  4076ca:	4b1c      	ldr	r3, [pc, #112]	; (40773c <xTaskGenericCreate+0x1b4>)
  4076cc:	4798      	blx	r3

			xReturn = pdPASS;
  4076ce:	2301      	movs	r3, #1
  4076d0:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  4076d2:	4b1b      	ldr	r3, [pc, #108]	; (407740 <xTaskGenericCreate+0x1b8>)
  4076d4:	4798      	blx	r3
  4076d6:	e002      	b.n	4076de <xTaskGenericCreate+0x156>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4076d8:	f04f 33ff 	mov.w	r3, #4294967295
  4076dc:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  4076de:	69fb      	ldr	r3, [r7, #28]
  4076e0:	2b01      	cmp	r3, #1
  4076e2:	d10b      	bne.n	4076fc <xTaskGenericCreate+0x174>
	{
		if( xSchedulerRunning != pdFALSE )
  4076e4:	4b10      	ldr	r3, [pc, #64]	; (407728 <xTaskGenericCreate+0x1a0>)
  4076e6:	681b      	ldr	r3, [r3, #0]
  4076e8:	2b00      	cmp	r3, #0
  4076ea:	d007      	beq.n	4076fc <xTaskGenericCreate+0x174>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  4076ec:	4b0c      	ldr	r3, [pc, #48]	; (407720 <xTaskGenericCreate+0x198>)
  4076ee:	681b      	ldr	r3, [r3, #0]
  4076f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4076f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4076f4:	429a      	cmp	r2, r3
  4076f6:	d201      	bcs.n	4076fc <xTaskGenericCreate+0x174>
			{
				portYIELD_WITHIN_API();
  4076f8:	4b12      	ldr	r3, [pc, #72]	; (407744 <xTaskGenericCreate+0x1bc>)
  4076fa:	4798      	blx	r3
			}
		}
	}

	return xReturn;
  4076fc:	69fb      	ldr	r3, [r7, #28]
}
  4076fe:	4618      	mov	r0, r3
  407700:	3724      	adds	r7, #36	; 0x24
  407702:	46bd      	mov	sp, r7
  407704:	bd90      	pop	{r4, r7, pc}
  407706:	bf00      	nop
  407708:	00406961 	.word	0x00406961
  40770c:	00408305 	.word	0x00408305
  407710:	0040810d 	.word	0x0040810d
  407714:	00406835 	.word	0x00406835
  407718:	00406919 	.word	0x00406919
  40771c:	200043d0 	.word	0x200043d0
  407720:	200042e4 	.word	0x200042e4
  407724:	00408181 	.word	0x00408181
  407728:	200043e0 	.word	0x200043e0
  40772c:	200043d8 	.word	0x200043d8
  407730:	200043f4 	.word	0x200043f4
  407734:	200043dc 	.word	0x200043dc
  407738:	200042e8 	.word	0x200042e8
  40773c:	00406681 	.word	0x00406681
  407740:	00406939 	.word	0x00406939
  407744:	00406901 	.word	0x00406901

00407748 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
  407748:	b580      	push	{r7, lr}
  40774a:	b084      	sub	sp, #16
  40774c:	af00      	add	r7, sp, #0
  40774e:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  407750:	4b1e      	ldr	r3, [pc, #120]	; (4077cc <vTaskDelete+0x84>)
  407752:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
  407754:	4b1e      	ldr	r3, [pc, #120]	; (4077d0 <vTaskDelete+0x88>)
  407756:	681b      	ldr	r3, [r3, #0]
  407758:	687a      	ldr	r2, [r7, #4]
  40775a:	429a      	cmp	r2, r3
  40775c:	d101      	bne.n	407762 <vTaskDelete+0x1a>
			{
				pxTaskToDelete = NULL;
  40775e:	2300      	movs	r3, #0
  407760:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
  407762:	687b      	ldr	r3, [r7, #4]
  407764:	2b00      	cmp	r3, #0
  407766:	d102      	bne.n	40776e <vTaskDelete+0x26>
  407768:	4b19      	ldr	r3, [pc, #100]	; (4077d0 <vTaskDelete+0x88>)
  40776a:	681b      	ldr	r3, [r3, #0]
  40776c:	e000      	b.n	407770 <vTaskDelete+0x28>
  40776e:	687b      	ldr	r3, [r7, #4]
  407770:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  407772:	68fb      	ldr	r3, [r7, #12]
  407774:	3304      	adds	r3, #4
  407776:	4618      	mov	r0, r3
  407778:	4b16      	ldr	r3, [pc, #88]	; (4077d4 <vTaskDelete+0x8c>)
  40777a:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  40777c:	68fb      	ldr	r3, [r7, #12]
  40777e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  407780:	2b00      	cmp	r3, #0
  407782:	d004      	beq.n	40778e <vTaskDelete+0x46>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  407784:	68fb      	ldr	r3, [r7, #12]
  407786:	3318      	adds	r3, #24
  407788:	4618      	mov	r0, r3
  40778a:	4b12      	ldr	r3, [pc, #72]	; (4077d4 <vTaskDelete+0x8c>)
  40778c:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
  40778e:	68fb      	ldr	r3, [r7, #12]
  407790:	3304      	adds	r3, #4
  407792:	4619      	mov	r1, r3
  407794:	4810      	ldr	r0, [pc, #64]	; (4077d8 <vTaskDelete+0x90>)
  407796:	4b11      	ldr	r3, [pc, #68]	; (4077dc <vTaskDelete+0x94>)
  407798:	4798      	blx	r3

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
  40779a:	4b11      	ldr	r3, [pc, #68]	; (4077e0 <vTaskDelete+0x98>)
  40779c:	681b      	ldr	r3, [r3, #0]
  40779e:	3301      	adds	r3, #1
  4077a0:	4a0f      	ldr	r2, [pc, #60]	; (4077e0 <vTaskDelete+0x98>)
  4077a2:	6013      	str	r3, [r2, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
  4077a4:	4b0f      	ldr	r3, [pc, #60]	; (4077e4 <vTaskDelete+0x9c>)
  4077a6:	681b      	ldr	r3, [r3, #0]
  4077a8:	3301      	adds	r3, #1
  4077aa:	4a0e      	ldr	r2, [pc, #56]	; (4077e4 <vTaskDelete+0x9c>)
  4077ac:	6013      	str	r3, [r2, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
  4077ae:	4b0e      	ldr	r3, [pc, #56]	; (4077e8 <vTaskDelete+0xa0>)
  4077b0:	4798      	blx	r3

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
  4077b2:	4b0e      	ldr	r3, [pc, #56]	; (4077ec <vTaskDelete+0xa4>)
  4077b4:	681b      	ldr	r3, [r3, #0]
  4077b6:	2b00      	cmp	r3, #0
  4077b8:	d004      	beq.n	4077c4 <vTaskDelete+0x7c>
		{
			if( ( void * ) pxTaskToDelete == NULL )
  4077ba:	687b      	ldr	r3, [r7, #4]
  4077bc:	2b00      	cmp	r3, #0
  4077be:	d101      	bne.n	4077c4 <vTaskDelete+0x7c>
			{
				portYIELD_WITHIN_API();
  4077c0:	4b0b      	ldr	r3, [pc, #44]	; (4077f0 <vTaskDelete+0xa8>)
  4077c2:	4798      	blx	r3
			}
		}
	}
  4077c4:	bf00      	nop
  4077c6:	3710      	adds	r7, #16
  4077c8:	46bd      	mov	sp, r7
  4077ca:	bd80      	pop	{r7, pc}
  4077cc:	00406919 	.word	0x00406919
  4077d0:	200042e4 	.word	0x200042e4
  4077d4:	00406741 	.word	0x00406741
  4077d8:	200043a4 	.word	0x200043a4
  4077dc:	00406681 	.word	0x00406681
  4077e0:	200043b8 	.word	0x200043b8
  4077e4:	200043f4 	.word	0x200043f4
  4077e8:	00406939 	.word	0x00406939
  4077ec:	200043e0 	.word	0x200043e0
  4077f0:	00406901 	.word	0x00406901

004077f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  4077f4:	b580      	push	{r7, lr}
  4077f6:	b084      	sub	sp, #16
  4077f8:	af00      	add	r7, sp, #0
  4077fa:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  4077fc:	2300      	movs	r3, #0
  4077fe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  407800:	687b      	ldr	r3, [r7, #4]
  407802:	2b00      	cmp	r3, #0
  407804:	d012      	beq.n	40782c <vTaskDelay+0x38>
		{
			vTaskSuspendAll();
  407806:	4b0e      	ldr	r3, [pc, #56]	; (407840 <vTaskDelay+0x4c>)
  407808:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  40780a:	4b0e      	ldr	r3, [pc, #56]	; (407844 <vTaskDelay+0x50>)
  40780c:	681a      	ldr	r2, [r3, #0]
  40780e:	687b      	ldr	r3, [r7, #4]
  407810:	4413      	add	r3, r2
  407812:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  407814:	4b0c      	ldr	r3, [pc, #48]	; (407848 <vTaskDelay+0x54>)
  407816:	681b      	ldr	r3, [r3, #0]
  407818:	3304      	adds	r3, #4
  40781a:	4618      	mov	r0, r3
  40781c:	4b0b      	ldr	r3, [pc, #44]	; (40784c <vTaskDelay+0x58>)
  40781e:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  407820:	68b8      	ldr	r0, [r7, #8]
  407822:	4b0b      	ldr	r3, [pc, #44]	; (407850 <vTaskDelay+0x5c>)
  407824:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  407826:	4b0b      	ldr	r3, [pc, #44]	; (407854 <vTaskDelay+0x60>)
  407828:	4798      	blx	r3
  40782a:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  40782c:	68fb      	ldr	r3, [r7, #12]
  40782e:	2b00      	cmp	r3, #0
  407830:	d101      	bne.n	407836 <vTaskDelay+0x42>
		{
			portYIELD_WITHIN_API();
  407832:	4b09      	ldr	r3, [pc, #36]	; (407858 <vTaskDelay+0x64>)
  407834:	4798      	blx	r3
		}
	}
  407836:	bf00      	nop
  407838:	3710      	adds	r7, #16
  40783a:	46bd      	mov	sp, r7
  40783c:	bd80      	pop	{r7, pc}
  40783e:	bf00      	nop
  407840:	00407aa1 	.word	0x00407aa1
  407844:	200043d4 	.word	0x200043d4
  407848:	200042e4 	.word	0x200042e4
  40784c:	00406741 	.word	0x00406741
  407850:	00408295 	.word	0x00408295
  407854:	00407abd 	.word	0x00407abd
  407858:	00406901 	.word	0x00406901

0040785c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( xTaskHandle pxTaskToSuspend )
	{
  40785c:	b580      	push	{r7, lr}
  40785e:	b084      	sub	sp, #16
  407860:	af00      	add	r7, sp, #0
  407862:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  407864:	4b20      	ldr	r3, [pc, #128]	; (4078e8 <vTaskSuspend+0x8c>)
  407866:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			suspended. */
			if( pxTaskToSuspend == pxCurrentTCB )
  407868:	4b20      	ldr	r3, [pc, #128]	; (4078ec <vTaskSuspend+0x90>)
  40786a:	681b      	ldr	r3, [r3, #0]
  40786c:	687a      	ldr	r2, [r7, #4]
  40786e:	429a      	cmp	r2, r3
  407870:	d101      	bne.n	407876 <vTaskSuspend+0x1a>
			{
				pxTaskToSuspend = NULL;
  407872:	2300      	movs	r3, #0
  407874:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
  407876:	687b      	ldr	r3, [r7, #4]
  407878:	2b00      	cmp	r3, #0
  40787a:	d102      	bne.n	407882 <vTaskSuspend+0x26>
  40787c:	4b1b      	ldr	r3, [pc, #108]	; (4078ec <vTaskSuspend+0x90>)
  40787e:	681b      	ldr	r3, [r3, #0]
  407880:	e000      	b.n	407884 <vTaskSuspend+0x28>
  407882:	687b      	ldr	r3, [r7, #4]
  407884:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  407886:	68fb      	ldr	r3, [r7, #12]
  407888:	3304      	adds	r3, #4
  40788a:	4618      	mov	r0, r3
  40788c:	4b18      	ldr	r3, [pc, #96]	; (4078f0 <vTaskSuspend+0x94>)
  40788e:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  407890:	68fb      	ldr	r3, [r7, #12]
  407892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  407894:	2b00      	cmp	r3, #0
  407896:	d004      	beq.n	4078a2 <vTaskSuspend+0x46>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  407898:	68fb      	ldr	r3, [r7, #12]
  40789a:	3318      	adds	r3, #24
  40789c:	4618      	mov	r0, r3
  40789e:	4b14      	ldr	r3, [pc, #80]	; (4078f0 <vTaskSuspend+0x94>)
  4078a0:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
  4078a2:	68fb      	ldr	r3, [r7, #12]
  4078a4:	3304      	adds	r3, #4
  4078a6:	4619      	mov	r1, r3
  4078a8:	4812      	ldr	r0, [pc, #72]	; (4078f4 <vTaskSuspend+0x98>)
  4078aa:	4b13      	ldr	r3, [pc, #76]	; (4078f8 <vTaskSuspend+0x9c>)
  4078ac:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
  4078ae:	4b13      	ldr	r3, [pc, #76]	; (4078fc <vTaskSuspend+0xa0>)
  4078b0:	4798      	blx	r3

		if( ( void * ) pxTaskToSuspend == NULL )
  4078b2:	687b      	ldr	r3, [r7, #4]
  4078b4:	2b00      	cmp	r3, #0
  4078b6:	d112      	bne.n	4078de <vTaskSuspend+0x82>
		{
			if( xSchedulerRunning != pdFALSE )
  4078b8:	4b11      	ldr	r3, [pc, #68]	; (407900 <vTaskSuspend+0xa4>)
  4078ba:	681b      	ldr	r3, [r3, #0]
  4078bc:	2b00      	cmp	r3, #0
  4078be:	d002      	beq.n	4078c6 <vTaskSuspend+0x6a>
			{
				/* We have just suspended the current task. */
				portYIELD_WITHIN_API();
  4078c0:	4b10      	ldr	r3, [pc, #64]	; (407904 <vTaskSuspend+0xa8>)
  4078c2:	4798      	blx	r3
				{
					vTaskSwitchContext();
				}
			}
		}
	}
  4078c4:	e00b      	b.n	4078de <vTaskSuspend+0x82>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
  4078c6:	4b0b      	ldr	r3, [pc, #44]	; (4078f4 <vTaskSuspend+0x98>)
  4078c8:	681a      	ldr	r2, [r3, #0]
  4078ca:	4b0f      	ldr	r3, [pc, #60]	; (407908 <vTaskSuspend+0xac>)
  4078cc:	681b      	ldr	r3, [r3, #0]
  4078ce:	429a      	cmp	r2, r3
  4078d0:	d103      	bne.n	4078da <vTaskSuspend+0x7e>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
  4078d2:	4b06      	ldr	r3, [pc, #24]	; (4078ec <vTaskSuspend+0x90>)
  4078d4:	2200      	movs	r2, #0
  4078d6:	601a      	str	r2, [r3, #0]
				{
					vTaskSwitchContext();
				}
			}
		}
	}
  4078d8:	e001      	b.n	4078de <vTaskSuspend+0x82>
					is. */
					pxCurrentTCB = NULL;
				}
				else
				{
					vTaskSwitchContext();
  4078da:	4b0c      	ldr	r3, [pc, #48]	; (40790c <vTaskSuspend+0xb0>)
  4078dc:	4798      	blx	r3
				}
			}
		}
	}
  4078de:	bf00      	nop
  4078e0:	3710      	adds	r7, #16
  4078e2:	46bd      	mov	sp, r7
  4078e4:	bd80      	pop	{r7, pc}
  4078e6:	bf00      	nop
  4078e8:	00406919 	.word	0x00406919
  4078ec:	200042e4 	.word	0x200042e4
  4078f0:	00406741 	.word	0x00406741
  4078f4:	200043bc 	.word	0x200043bc
  4078f8:	00406681 	.word	0x00406681
  4078fc:	00406939 	.word	0x00406939
  407900:	200043e0 	.word	0x200043e0
  407904:	00406901 	.word	0x00406901
  407908:	200043d0 	.word	0x200043d0
  40790c:	00407d65 	.word	0x00407d65

00407910 <xTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
  407910:	b580      	push	{r7, lr}
  407912:	b084      	sub	sp, #16
  407914:	af00      	add	r7, sp, #0
  407916:	6078      	str	r0, [r7, #4]
	portBASE_TYPE xReturn = pdFALSE;
  407918:	2300      	movs	r3, #0
  40791a:	60fb      	str	r3, [r7, #12]
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;
  40791c:	687b      	ldr	r3, [r7, #4]
  40791e:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
  407920:	687b      	ldr	r3, [r7, #4]
  407922:	2b00      	cmp	r3, #0
  407924:	d103      	bne.n	40792e <xTaskIsTaskSuspended+0x1e>
  407926:	4b0c      	ldr	r3, [pc, #48]	; (407958 <xTaskIsTaskSuspended+0x48>)
  407928:	4798      	blx	r3
  40792a:	bf00      	nop
  40792c:	e7fd      	b.n	40792a <xTaskIsTaskSuspended+0x1a>

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
  40792e:	68bb      	ldr	r3, [r7, #8]
  407930:	695b      	ldr	r3, [r3, #20]
  407932:	4a0a      	ldr	r2, [pc, #40]	; (40795c <xTaskIsTaskSuspended+0x4c>)
  407934:	4293      	cmp	r3, r2
  407936:	d10a      	bne.n	40794e <xTaskIsTaskSuspended+0x3e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
  407938:	68bb      	ldr	r3, [r7, #8]
  40793a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40793c:	4a08      	ldr	r2, [pc, #32]	; (407960 <xTaskIsTaskSuspended+0x50>)
  40793e:	4293      	cmp	r3, r2
  407940:	d005      	beq.n	40794e <xTaskIsTaskSuspended+0x3e>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) == pdTRUE )
  407942:	68bb      	ldr	r3, [r7, #8]
  407944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  407946:	2b00      	cmp	r3, #0
  407948:	d101      	bne.n	40794e <xTaskIsTaskSuspended+0x3e>
				{
					xReturn = pdTRUE;
  40794a:	2301      	movs	r3, #1
  40794c:	60fb      	str	r3, [r7, #12]
				}
			}
		}

		return xReturn;
  40794e:	68fb      	ldr	r3, [r7, #12]
	}
  407950:	4618      	mov	r0, r3
  407952:	3710      	adds	r7, #16
  407954:	46bd      	mov	sp, r7
  407956:	bd80      	pop	{r7, pc}
  407958:	00406961 	.word	0x00406961
  40795c:	200043bc 	.word	0x200043bc
  407960:	20004390 	.word	0x20004390

00407964 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( xTaskHandle pxTaskToResume )
	{
  407964:	b580      	push	{r7, lr}
  407966:	b084      	sub	sp, #16
  407968:	af00      	add	r7, sp, #0
  40796a:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		/* It does not make sense to resume the calling task. */
		configASSERT( pxTaskToResume );
  40796c:	687b      	ldr	r3, [r7, #4]
  40796e:	2b00      	cmp	r3, #0
  407970:	d103      	bne.n	40797a <vTaskResume+0x16>
  407972:	4b21      	ldr	r3, [pc, #132]	; (4079f8 <vTaskResume+0x94>)
  407974:	4798      	blx	r3
  407976:	bf00      	nop
  407978:	e7fd      	b.n	407976 <vTaskResume+0x12>

		/* Remove the task from whichever list it is currently in, and place
		it in the ready list. */
		pxTCB = ( tskTCB * ) pxTaskToResume;
  40797a:	687b      	ldr	r3, [r7, #4]
  40797c:	60fb      	str	r3, [r7, #12]

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
  40797e:	68fb      	ldr	r3, [r7, #12]
  407980:	2b00      	cmp	r3, #0
  407982:	d034      	beq.n	4079ee <vTaskResume+0x8a>
  407984:	4b1d      	ldr	r3, [pc, #116]	; (4079fc <vTaskResume+0x98>)
  407986:	681b      	ldr	r3, [r3, #0]
  407988:	68fa      	ldr	r2, [r7, #12]
  40798a:	429a      	cmp	r2, r3
  40798c:	d02f      	beq.n	4079ee <vTaskResume+0x8a>
		{
			taskENTER_CRITICAL();
  40798e:	4b1c      	ldr	r3, [pc, #112]	; (407a00 <vTaskResume+0x9c>)
  407990:	4798      	blx	r3
			{
				if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
  407992:	68f8      	ldr	r0, [r7, #12]
  407994:	4b1b      	ldr	r3, [pc, #108]	; (407a04 <vTaskResume+0xa0>)
  407996:	4798      	blx	r3
  407998:	4603      	mov	r3, r0
  40799a:	2b01      	cmp	r3, #1
  40799c:	d125      	bne.n	4079ea <vTaskResume+0x86>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					uxListRemove(  &( pxTCB->xGenericListItem ) );
  40799e:	68fb      	ldr	r3, [r7, #12]
  4079a0:	3304      	adds	r3, #4
  4079a2:	4618      	mov	r0, r3
  4079a4:	4b18      	ldr	r3, [pc, #96]	; (407a08 <vTaskResume+0xa4>)
  4079a6:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  4079a8:	68fb      	ldr	r3, [r7, #12]
  4079aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4079ac:	4b17      	ldr	r3, [pc, #92]	; (407a0c <vTaskResume+0xa8>)
  4079ae:	681b      	ldr	r3, [r3, #0]
  4079b0:	429a      	cmp	r2, r3
  4079b2:	d903      	bls.n	4079bc <vTaskResume+0x58>
  4079b4:	68fb      	ldr	r3, [r7, #12]
  4079b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4079b8:	4a14      	ldr	r2, [pc, #80]	; (407a0c <vTaskResume+0xa8>)
  4079ba:	6013      	str	r3, [r2, #0]
  4079bc:	68fb      	ldr	r3, [r7, #12]
  4079be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4079c0:	4613      	mov	r3, r2
  4079c2:	009b      	lsls	r3, r3, #2
  4079c4:	4413      	add	r3, r2
  4079c6:	009b      	lsls	r3, r3, #2
  4079c8:	4a11      	ldr	r2, [pc, #68]	; (407a10 <vTaskResume+0xac>)
  4079ca:	441a      	add	r2, r3
  4079cc:	68fb      	ldr	r3, [r7, #12]
  4079ce:	3304      	adds	r3, #4
  4079d0:	4619      	mov	r1, r3
  4079d2:	4610      	mov	r0, r2
  4079d4:	4b0f      	ldr	r3, [pc, #60]	; (407a14 <vTaskResume+0xb0>)
  4079d6:	4798      	blx	r3

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4079d8:	68fb      	ldr	r3, [r7, #12]
  4079da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4079dc:	4b07      	ldr	r3, [pc, #28]	; (4079fc <vTaskResume+0x98>)
  4079de:	681b      	ldr	r3, [r3, #0]
  4079e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4079e2:	429a      	cmp	r2, r3
  4079e4:	d301      	bcc.n	4079ea <vTaskResume+0x86>
					{
						/* This yield may not cause the task just resumed to run, but
						will leave the lists in the correct state for the next yield. */
						portYIELD_WITHIN_API();
  4079e6:	4b0c      	ldr	r3, [pc, #48]	; (407a18 <vTaskResume+0xb4>)
  4079e8:	4798      	blx	r3
					}
				}
			}
			taskEXIT_CRITICAL();
  4079ea:	4b0c      	ldr	r3, [pc, #48]	; (407a1c <vTaskResume+0xb8>)
  4079ec:	4798      	blx	r3
		}
	}
  4079ee:	bf00      	nop
  4079f0:	3710      	adds	r7, #16
  4079f2:	46bd      	mov	sp, r7
  4079f4:	bd80      	pop	{r7, pc}
  4079f6:	bf00      	nop
  4079f8:	00406961 	.word	0x00406961
  4079fc:	200042e4 	.word	0x200042e4
  407a00:	00406919 	.word	0x00406919
  407a04:	00407911 	.word	0x00407911
  407a08:	00406741 	.word	0x00406741
  407a0c:	200043dc 	.word	0x200043dc
  407a10:	200042e8 	.word	0x200042e8
  407a14:	00406681 	.word	0x00406681
  407a18:	00406901 	.word	0x00406901
  407a1c:	00406939 	.word	0x00406939

00407a20 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  407a20:	b590      	push	{r4, r7, lr}
  407a22:	b087      	sub	sp, #28
  407a24:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  407a26:	2300      	movs	r3, #0
  407a28:	9303      	str	r3, [sp, #12]
  407a2a:	2300      	movs	r3, #0
  407a2c:	9302      	str	r3, [sp, #8]
  407a2e:	2300      	movs	r3, #0
  407a30:	9301      	str	r3, [sp, #4]
  407a32:	2300      	movs	r3, #0
  407a34:	9300      	str	r3, [sp, #0]
  407a36:	2300      	movs	r3, #0
  407a38:	2246      	movs	r2, #70	; 0x46
  407a3a:	4911      	ldr	r1, [pc, #68]	; (407a80 <vTaskStartScheduler+0x60>)
  407a3c:	4811      	ldr	r0, [pc, #68]	; (407a84 <vTaskStartScheduler+0x64>)
  407a3e:	4c12      	ldr	r4, [pc, #72]	; (407a88 <vTaskStartScheduler+0x68>)
  407a40:	47a0      	blx	r4
  407a42:	6078      	str	r0, [r7, #4]
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  407a44:	687b      	ldr	r3, [r7, #4]
  407a46:	2b01      	cmp	r3, #1
  407a48:	d102      	bne.n	407a50 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
  407a4a:	4b10      	ldr	r3, [pc, #64]	; (407a8c <vTaskStartScheduler+0x6c>)
  407a4c:	4798      	blx	r3
  407a4e:	6078      	str	r0, [r7, #4]
		}
	}
	#endif

	if( xReturn == pdPASS )
  407a50:	687b      	ldr	r3, [r7, #4]
  407a52:	2b01      	cmp	r3, #1
  407a54:	d109      	bne.n	407a6a <vTaskStartScheduler+0x4a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  407a56:	4b0e      	ldr	r3, [pc, #56]	; (407a90 <vTaskStartScheduler+0x70>)
  407a58:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  407a5a:	4b0e      	ldr	r3, [pc, #56]	; (407a94 <vTaskStartScheduler+0x74>)
  407a5c:	2201      	movs	r2, #1
  407a5e:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  407a60:	4b0d      	ldr	r3, [pc, #52]	; (407a98 <vTaskStartScheduler+0x78>)
  407a62:	2200      	movs	r2, #0
  407a64:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  407a66:	4b0d      	ldr	r3, [pc, #52]	; (407a9c <vTaskStartScheduler+0x7c>)
  407a68:	4798      	blx	r3
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  407a6a:	687b      	ldr	r3, [r7, #4]
  407a6c:	2b00      	cmp	r3, #0
  407a6e:	d103      	bne.n	407a78 <vTaskStartScheduler+0x58>
  407a70:	4b07      	ldr	r3, [pc, #28]	; (407a90 <vTaskStartScheduler+0x70>)
  407a72:	4798      	blx	r3
  407a74:	bf00      	nop
  407a76:	e7fd      	b.n	407a74 <vTaskStartScheduler+0x54>
}
  407a78:	bf00      	nop
  407a7a:	370c      	adds	r7, #12
  407a7c:	46bd      	mov	sp, r7
  407a7e:	bd90      	pop	{r4, r7, pc}
  407a80:	00414804 	.word	0x00414804
  407a84:	004080dd 	.word	0x004080dd
  407a88:	00407589 	.word	0x00407589
  407a8c:	00408529 	.word	0x00408529
  407a90:	00406961 	.word	0x00406961
  407a94:	200043e0 	.word	0x200043e0
  407a98:	200043d4 	.word	0x200043d4
  407a9c:	004068c1 	.word	0x004068c1

00407aa0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
  407aa0:	b480      	push	{r7}
  407aa2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  407aa4:	4b04      	ldr	r3, [pc, #16]	; (407ab8 <vTaskSuspendAll+0x18>)
  407aa6:	681b      	ldr	r3, [r3, #0]
  407aa8:	3301      	adds	r3, #1
  407aaa:	4a03      	ldr	r2, [pc, #12]	; (407ab8 <vTaskSuspendAll+0x18>)
  407aac:	6013      	str	r3, [r2, #0]
}
  407aae:	bf00      	nop
  407ab0:	46bd      	mov	sp, r7
  407ab2:	bc80      	pop	{r7}
  407ab4:	4770      	bx	lr
  407ab6:	bf00      	nop
  407ab8:	200043e4 	.word	0x200043e4

00407abc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  407abc:	b590      	push	{r4, r7, lr}
  407abe:	b083      	sub	sp, #12
  407ac0:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  407ac2:	2300      	movs	r3, #0
  407ac4:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  407ac6:	4b36      	ldr	r3, [pc, #216]	; (407ba0 <xTaskResumeAll+0xe4>)
  407ac8:	681b      	ldr	r3, [r3, #0]
  407aca:	2b00      	cmp	r3, #0
  407acc:	d103      	bne.n	407ad6 <xTaskResumeAll+0x1a>
  407ace:	4b35      	ldr	r3, [pc, #212]	; (407ba4 <xTaskResumeAll+0xe8>)
  407ad0:	4798      	blx	r3
  407ad2:	bf00      	nop
  407ad4:	e7fd      	b.n	407ad2 <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  407ad6:	4b34      	ldr	r3, [pc, #208]	; (407ba8 <xTaskResumeAll+0xec>)
  407ad8:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  407ada:	4b31      	ldr	r3, [pc, #196]	; (407ba0 <xTaskResumeAll+0xe4>)
  407adc:	681b      	ldr	r3, [r3, #0]
  407ade:	3b01      	subs	r3, #1
  407ae0:	4a2f      	ldr	r2, [pc, #188]	; (407ba0 <xTaskResumeAll+0xe4>)
  407ae2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  407ae4:	4b2e      	ldr	r3, [pc, #184]	; (407ba0 <xTaskResumeAll+0xe4>)
  407ae6:	681b      	ldr	r3, [r3, #0]
  407ae8:	2b00      	cmp	r3, #0
  407aea:	d152      	bne.n	407b92 <xTaskResumeAll+0xd6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  407aec:	4b2f      	ldr	r3, [pc, #188]	; (407bac <xTaskResumeAll+0xf0>)
  407aee:	681b      	ldr	r3, [r3, #0]
  407af0:	2b00      	cmp	r3, #0
  407af2:	d04e      	beq.n	407b92 <xTaskResumeAll+0xd6>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
  407af4:	2300      	movs	r3, #0
  407af6:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  407af8:	e027      	b.n	407b4a <xTaskResumeAll+0x8e>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  407afa:	4b2d      	ldr	r3, [pc, #180]	; (407bb0 <xTaskResumeAll+0xf4>)
  407afc:	68db      	ldr	r3, [r3, #12]
  407afe:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  407b00:	f104 0318 	add.w	r3, r4, #24
  407b04:	4618      	mov	r0, r3
  407b06:	4b2b      	ldr	r3, [pc, #172]	; (407bb4 <xTaskResumeAll+0xf8>)
  407b08:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
  407b0a:	1d23      	adds	r3, r4, #4
  407b0c:	4618      	mov	r0, r3
  407b0e:	4b29      	ldr	r3, [pc, #164]	; (407bb4 <xTaskResumeAll+0xf8>)
  407b10:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  407b12:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  407b14:	4b28      	ldr	r3, [pc, #160]	; (407bb8 <xTaskResumeAll+0xfc>)
  407b16:	681b      	ldr	r3, [r3, #0]
  407b18:	429a      	cmp	r2, r3
  407b1a:	d902      	bls.n	407b22 <xTaskResumeAll+0x66>
  407b1c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407b1e:	4a26      	ldr	r2, [pc, #152]	; (407bb8 <xTaskResumeAll+0xfc>)
  407b20:	6013      	str	r3, [r2, #0]
  407b22:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  407b24:	4613      	mov	r3, r2
  407b26:	009b      	lsls	r3, r3, #2
  407b28:	4413      	add	r3, r2
  407b2a:	009b      	lsls	r3, r3, #2
  407b2c:	4a23      	ldr	r2, [pc, #140]	; (407bbc <xTaskResumeAll+0x100>)
  407b2e:	4413      	add	r3, r2
  407b30:	1d22      	adds	r2, r4, #4
  407b32:	4611      	mov	r1, r2
  407b34:	4618      	mov	r0, r3
  407b36:	4b22      	ldr	r3, [pc, #136]	; (407bc0 <xTaskResumeAll+0x104>)
  407b38:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  407b3a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  407b3c:	4b21      	ldr	r3, [pc, #132]	; (407bc4 <xTaskResumeAll+0x108>)
  407b3e:	681b      	ldr	r3, [r3, #0]
  407b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407b42:	429a      	cmp	r2, r3
  407b44:	d301      	bcc.n	407b4a <xTaskResumeAll+0x8e>
					{
						xYieldRequired = pdTRUE;
  407b46:	2301      	movs	r3, #1
  407b48:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  407b4a:	4b19      	ldr	r3, [pc, #100]	; (407bb0 <xTaskResumeAll+0xf4>)
  407b4c:	681b      	ldr	r3, [r3, #0]
  407b4e:	2b00      	cmp	r3, #0
  407b50:	d1d3      	bne.n	407afa <xTaskResumeAll+0x3e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  407b52:	4b1d      	ldr	r3, [pc, #116]	; (407bc8 <xTaskResumeAll+0x10c>)
  407b54:	681b      	ldr	r3, [r3, #0]
  407b56:	2b00      	cmp	r3, #0
  407b58:	d00d      	beq.n	407b76 <xTaskResumeAll+0xba>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  407b5a:	e006      	b.n	407b6a <xTaskResumeAll+0xae>
					{
						vTaskIncrementTick();
  407b5c:	4b1b      	ldr	r3, [pc, #108]	; (407bcc <xTaskResumeAll+0x110>)
  407b5e:	4798      	blx	r3
						--uxMissedTicks;
  407b60:	4b19      	ldr	r3, [pc, #100]	; (407bc8 <xTaskResumeAll+0x10c>)
  407b62:	681b      	ldr	r3, [r3, #0]
  407b64:	3b01      	subs	r3, #1
  407b66:	4a18      	ldr	r2, [pc, #96]	; (407bc8 <xTaskResumeAll+0x10c>)
  407b68:	6013      	str	r3, [r2, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  407b6a:	4b17      	ldr	r3, [pc, #92]	; (407bc8 <xTaskResumeAll+0x10c>)
  407b6c:	681b      	ldr	r3, [r3, #0]
  407b6e:	2b00      	cmp	r3, #0
  407b70:	d1f4      	bne.n	407b5c <xTaskResumeAll+0xa0>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
  407b72:	2301      	movs	r3, #1
  407b74:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  407b76:	683b      	ldr	r3, [r7, #0]
  407b78:	2b01      	cmp	r3, #1
  407b7a:	d003      	beq.n	407b84 <xTaskResumeAll+0xc8>
  407b7c:	4b14      	ldr	r3, [pc, #80]	; (407bd0 <xTaskResumeAll+0x114>)
  407b7e:	681b      	ldr	r3, [r3, #0]
  407b80:	2b01      	cmp	r3, #1
  407b82:	d106      	bne.n	407b92 <xTaskResumeAll+0xd6>
				{
					xAlreadyYielded = pdTRUE;
  407b84:	2301      	movs	r3, #1
  407b86:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
  407b88:	4b11      	ldr	r3, [pc, #68]	; (407bd0 <xTaskResumeAll+0x114>)
  407b8a:	2200      	movs	r2, #0
  407b8c:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  407b8e:	4b11      	ldr	r3, [pc, #68]	; (407bd4 <xTaskResumeAll+0x118>)
  407b90:	4798      	blx	r3
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  407b92:	4b11      	ldr	r3, [pc, #68]	; (407bd8 <xTaskResumeAll+0x11c>)
  407b94:	4798      	blx	r3

	return xAlreadyYielded;
  407b96:	687b      	ldr	r3, [r7, #4]
}
  407b98:	4618      	mov	r0, r3
  407b9a:	370c      	adds	r7, #12
  407b9c:	46bd      	mov	sp, r7
  407b9e:	bd90      	pop	{r4, r7, pc}
  407ba0:	200043e4 	.word	0x200043e4
  407ba4:	00406961 	.word	0x00406961
  407ba8:	00406919 	.word	0x00406919
  407bac:	200043d0 	.word	0x200043d0
  407bb0:	20004390 	.word	0x20004390
  407bb4:	00406741 	.word	0x00406741
  407bb8:	200043dc 	.word	0x200043dc
  407bbc:	200042e8 	.word	0x200042e8
  407bc0:	00406681 	.word	0x00406681
  407bc4:	200042e4 	.word	0x200042e4
  407bc8:	200043e8 	.word	0x200043e8
  407bcc:	00407c09 	.word	0x00407c09
  407bd0:	200043ec 	.word	0x200043ec
  407bd4:	00406901 	.word	0x00406901
  407bd8:	00406939 	.word	0x00406939

00407bdc <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  407bdc:	b580      	push	{r7, lr}
  407bde:	b082      	sub	sp, #8
  407be0:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  407be2:	4b06      	ldr	r3, [pc, #24]	; (407bfc <xTaskGetTickCount+0x20>)
  407be4:	4798      	blx	r3
	{
		xTicks = xTickCount;
  407be6:	4b06      	ldr	r3, [pc, #24]	; (407c00 <xTaskGetTickCount+0x24>)
  407be8:	681b      	ldr	r3, [r3, #0]
  407bea:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
  407bec:	4b05      	ldr	r3, [pc, #20]	; (407c04 <xTaskGetTickCount+0x28>)
  407bee:	4798      	blx	r3

	return xTicks;
  407bf0:	687b      	ldr	r3, [r7, #4]
}
  407bf2:	4618      	mov	r0, r3
  407bf4:	3708      	adds	r7, #8
  407bf6:	46bd      	mov	sp, r7
  407bf8:	bd80      	pop	{r7, pc}
  407bfa:	bf00      	nop
  407bfc:	00406919 	.word	0x00406919
  407c00:	200043d4 	.word	0x200043d4
  407c04:	00406939 	.word	0x00406939

00407c08 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  407c08:	b580      	push	{r7, lr}
  407c0a:	b084      	sub	sp, #16
  407c0c:	af00      	add	r7, sp, #0

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  407c0e:	4b48      	ldr	r3, [pc, #288]	; (407d30 <vTaskIncrementTick+0x128>)
  407c10:	681b      	ldr	r3, [r3, #0]
  407c12:	2b00      	cmp	r3, #0
  407c14:	d17b      	bne.n	407d0e <vTaskIncrementTick+0x106>
	{
		++xTickCount;
  407c16:	4b47      	ldr	r3, [pc, #284]	; (407d34 <vTaskIncrementTick+0x12c>)
  407c18:	681b      	ldr	r3, [r3, #0]
  407c1a:	3301      	adds	r3, #1
  407c1c:	4a45      	ldr	r2, [pc, #276]	; (407d34 <vTaskIncrementTick+0x12c>)
  407c1e:	6013      	str	r3, [r2, #0]
		if( xTickCount == ( portTickType ) 0U )
  407c20:	4b44      	ldr	r3, [pc, #272]	; (407d34 <vTaskIncrementTick+0x12c>)
  407c22:	681b      	ldr	r3, [r3, #0]
  407c24:	2b00      	cmp	r3, #0
  407c26:	d12a      	bne.n	407c7e <vTaskIncrementTick+0x76>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  407c28:	4b43      	ldr	r3, [pc, #268]	; (407d38 <vTaskIncrementTick+0x130>)
  407c2a:	681b      	ldr	r3, [r3, #0]
  407c2c:	681b      	ldr	r3, [r3, #0]
  407c2e:	2b00      	cmp	r3, #0
  407c30:	d003      	beq.n	407c3a <vTaskIncrementTick+0x32>
  407c32:	4b42      	ldr	r3, [pc, #264]	; (407d3c <vTaskIncrementTick+0x134>)
  407c34:	4798      	blx	r3
  407c36:	bf00      	nop
  407c38:	e7fd      	b.n	407c36 <vTaskIncrementTick+0x2e>

			pxTemp = pxDelayedTaskList;
  407c3a:	4b3f      	ldr	r3, [pc, #252]	; (407d38 <vTaskIncrementTick+0x130>)
  407c3c:	681b      	ldr	r3, [r3, #0]
  407c3e:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  407c40:	4b3f      	ldr	r3, [pc, #252]	; (407d40 <vTaskIncrementTick+0x138>)
  407c42:	681b      	ldr	r3, [r3, #0]
  407c44:	4a3c      	ldr	r2, [pc, #240]	; (407d38 <vTaskIncrementTick+0x130>)
  407c46:	6013      	str	r3, [r2, #0]
			pxOverflowDelayedTaskList = pxTemp;
  407c48:	4a3d      	ldr	r2, [pc, #244]	; (407d40 <vTaskIncrementTick+0x138>)
  407c4a:	68fb      	ldr	r3, [r7, #12]
  407c4c:	6013      	str	r3, [r2, #0]
			xNumOfOverflows++;
  407c4e:	4b3d      	ldr	r3, [pc, #244]	; (407d44 <vTaskIncrementTick+0x13c>)
  407c50:	681b      	ldr	r3, [r3, #0]
  407c52:	3301      	adds	r3, #1
  407c54:	4a3b      	ldr	r2, [pc, #236]	; (407d44 <vTaskIncrementTick+0x13c>)
  407c56:	6013      	str	r3, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  407c58:	4b37      	ldr	r3, [pc, #220]	; (407d38 <vTaskIncrementTick+0x130>)
  407c5a:	681b      	ldr	r3, [r3, #0]
  407c5c:	681b      	ldr	r3, [r3, #0]
  407c5e:	2b00      	cmp	r3, #0
  407c60:	d104      	bne.n	407c6c <vTaskIncrementTick+0x64>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  407c62:	4b39      	ldr	r3, [pc, #228]	; (407d48 <vTaskIncrementTick+0x140>)
  407c64:	f04f 32ff 	mov.w	r2, #4294967295
  407c68:	601a      	str	r2, [r3, #0]
  407c6a:	e008      	b.n	407c7e <vTaskIncrementTick+0x76>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  407c6c:	4b32      	ldr	r3, [pc, #200]	; (407d38 <vTaskIncrementTick+0x130>)
  407c6e:	681b      	ldr	r3, [r3, #0]
  407c70:	68db      	ldr	r3, [r3, #12]
  407c72:	68db      	ldr	r3, [r3, #12]
  407c74:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  407c76:	68bb      	ldr	r3, [r7, #8]
  407c78:	685b      	ldr	r3, [r3, #4]
  407c7a:	4a33      	ldr	r2, [pc, #204]	; (407d48 <vTaskIncrementTick+0x140>)
  407c7c:	6013      	str	r3, [r2, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  407c7e:	4b2d      	ldr	r3, [pc, #180]	; (407d34 <vTaskIncrementTick+0x12c>)
  407c80:	681a      	ldr	r2, [r3, #0]
  407c82:	4b31      	ldr	r3, [pc, #196]	; (407d48 <vTaskIncrementTick+0x140>)
  407c84:	681b      	ldr	r3, [r3, #0]
  407c86:	429a      	cmp	r2, r3
  407c88:	d348      	bcc.n	407d1c <vTaskIncrementTick+0x114>
  407c8a:	4b2b      	ldr	r3, [pc, #172]	; (407d38 <vTaskIncrementTick+0x130>)
  407c8c:	681b      	ldr	r3, [r3, #0]
  407c8e:	681b      	ldr	r3, [r3, #0]
  407c90:	2b00      	cmp	r3, #0
  407c92:	d104      	bne.n	407c9e <vTaskIncrementTick+0x96>
  407c94:	4b2c      	ldr	r3, [pc, #176]	; (407d48 <vTaskIncrementTick+0x140>)
  407c96:	f04f 32ff 	mov.w	r2, #4294967295
  407c9a:	601a      	str	r2, [r3, #0]
  407c9c:	e03e      	b.n	407d1c <vTaskIncrementTick+0x114>
  407c9e:	4b26      	ldr	r3, [pc, #152]	; (407d38 <vTaskIncrementTick+0x130>)
  407ca0:	681b      	ldr	r3, [r3, #0]
  407ca2:	68db      	ldr	r3, [r3, #12]
  407ca4:	68db      	ldr	r3, [r3, #12]
  407ca6:	60bb      	str	r3, [r7, #8]
  407ca8:	68bb      	ldr	r3, [r7, #8]
  407caa:	685b      	ldr	r3, [r3, #4]
  407cac:	607b      	str	r3, [r7, #4]
  407cae:	4b21      	ldr	r3, [pc, #132]	; (407d34 <vTaskIncrementTick+0x12c>)
  407cb0:	681a      	ldr	r2, [r3, #0]
  407cb2:	687b      	ldr	r3, [r7, #4]
  407cb4:	429a      	cmp	r2, r3
  407cb6:	d203      	bcs.n	407cc0 <vTaskIncrementTick+0xb8>
  407cb8:	4a23      	ldr	r2, [pc, #140]	; (407d48 <vTaskIncrementTick+0x140>)
  407cba:	687b      	ldr	r3, [r7, #4]
  407cbc:	6013      	str	r3, [r2, #0]
  407cbe:	e02d      	b.n	407d1c <vTaskIncrementTick+0x114>
  407cc0:	68bb      	ldr	r3, [r7, #8]
  407cc2:	3304      	adds	r3, #4
  407cc4:	4618      	mov	r0, r3
  407cc6:	4b21      	ldr	r3, [pc, #132]	; (407d4c <vTaskIncrementTick+0x144>)
  407cc8:	4798      	blx	r3
  407cca:	68bb      	ldr	r3, [r7, #8]
  407ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  407cce:	2b00      	cmp	r3, #0
  407cd0:	d004      	beq.n	407cdc <vTaskIncrementTick+0xd4>
  407cd2:	68bb      	ldr	r3, [r7, #8]
  407cd4:	3318      	adds	r3, #24
  407cd6:	4618      	mov	r0, r3
  407cd8:	4b1c      	ldr	r3, [pc, #112]	; (407d4c <vTaskIncrementTick+0x144>)
  407cda:	4798      	blx	r3
  407cdc:	68bb      	ldr	r3, [r7, #8]
  407cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407ce0:	4b1b      	ldr	r3, [pc, #108]	; (407d50 <vTaskIncrementTick+0x148>)
  407ce2:	681b      	ldr	r3, [r3, #0]
  407ce4:	429a      	cmp	r2, r3
  407ce6:	d903      	bls.n	407cf0 <vTaskIncrementTick+0xe8>
  407ce8:	68bb      	ldr	r3, [r7, #8]
  407cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407cec:	4a18      	ldr	r2, [pc, #96]	; (407d50 <vTaskIncrementTick+0x148>)
  407cee:	6013      	str	r3, [r2, #0]
  407cf0:	68bb      	ldr	r3, [r7, #8]
  407cf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407cf4:	4613      	mov	r3, r2
  407cf6:	009b      	lsls	r3, r3, #2
  407cf8:	4413      	add	r3, r2
  407cfa:	009b      	lsls	r3, r3, #2
  407cfc:	4a15      	ldr	r2, [pc, #84]	; (407d54 <vTaskIncrementTick+0x14c>)
  407cfe:	441a      	add	r2, r3
  407d00:	68bb      	ldr	r3, [r7, #8]
  407d02:	3304      	adds	r3, #4
  407d04:	4619      	mov	r1, r3
  407d06:	4610      	mov	r0, r2
  407d08:	4b13      	ldr	r3, [pc, #76]	; (407d58 <vTaskIncrementTick+0x150>)
  407d0a:	4798      	blx	r3
  407d0c:	e7bd      	b.n	407c8a <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
  407d0e:	4b13      	ldr	r3, [pc, #76]	; (407d5c <vTaskIncrementTick+0x154>)
  407d10:	681b      	ldr	r3, [r3, #0]
  407d12:	3301      	adds	r3, #1
  407d14:	4a11      	ldr	r2, [pc, #68]	; (407d5c <vTaskIncrementTick+0x154>)
  407d16:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
  407d18:	4b11      	ldr	r3, [pc, #68]	; (407d60 <vTaskIncrementTick+0x158>)
  407d1a:	4798      	blx	r3

	#if ( configUSE_TICK_HOOK == 1 )
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
  407d1c:	4b0f      	ldr	r3, [pc, #60]	; (407d5c <vTaskIncrementTick+0x154>)
  407d1e:	681b      	ldr	r3, [r3, #0]
  407d20:	2b00      	cmp	r3, #0
  407d22:	d101      	bne.n	407d28 <vTaskIncrementTick+0x120>
		{
			vApplicationTickHook();
  407d24:	4b0e      	ldr	r3, [pc, #56]	; (407d60 <vTaskIncrementTick+0x158>)
  407d26:	4798      	blx	r3
		}
	}
	#endif
}
  407d28:	bf00      	nop
  407d2a:	3710      	adds	r7, #16
  407d2c:	46bd      	mov	sp, r7
  407d2e:	bd80      	pop	{r7, pc}
  407d30:	200043e4 	.word	0x200043e4
  407d34:	200043d4 	.word	0x200043d4
  407d38:	20004388 	.word	0x20004388
  407d3c:	00406961 	.word	0x00406961
  407d40:	2000438c 	.word	0x2000438c
  407d44:	200043f0 	.word	0x200043f0
  407d48:	200001a4 	.word	0x200001a4
  407d4c:	00406741 	.word	0x00406741
  407d50:	200043dc 	.word	0x200043dc
  407d54:	200042e8 	.word	0x200042e8
  407d58:	00406681 	.word	0x00406681
  407d5c:	200043e8 	.word	0x200043e8
  407d60:	00409ba5 	.word	0x00409ba5

00407d64 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  407d64:	b580      	push	{r7, lr}
  407d66:	b082      	sub	sp, #8
  407d68:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  407d6a:	4b2a      	ldr	r3, [pc, #168]	; (407e14 <vTaskSwitchContext+0xb0>)
  407d6c:	681b      	ldr	r3, [r3, #0]
  407d6e:	2b00      	cmp	r3, #0
  407d70:	d003      	beq.n	407d7a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  407d72:	4b29      	ldr	r3, [pc, #164]	; (407e18 <vTaskSwitchContext+0xb4>)
  407d74:	2201      	movs	r2, #1
  407d76:	601a      	str	r2, [r3, #0]

		taskSELECT_HIGHEST_PRIORITY_TASK();

		traceTASK_SWITCHED_IN();
	}
}
  407d78:	e047      	b.n	407e0a <vTaskSwitchContext+0xa6>
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
				ulTaskSwitchedInTime = ulTempCounter;
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  407d7a:	4b28      	ldr	r3, [pc, #160]	; (407e1c <vTaskSwitchContext+0xb8>)
  407d7c:	681b      	ldr	r3, [r3, #0]
  407d7e:	681a      	ldr	r2, [r3, #0]
  407d80:	4b26      	ldr	r3, [pc, #152]	; (407e1c <vTaskSwitchContext+0xb8>)
  407d82:	681b      	ldr	r3, [r3, #0]
  407d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  407d86:	429a      	cmp	r2, r3
  407d88:	d816      	bhi.n	407db8 <vTaskSwitchContext+0x54>
  407d8a:	4b24      	ldr	r3, [pc, #144]	; (407e1c <vTaskSwitchContext+0xb8>)
  407d8c:	681a      	ldr	r2, [r3, #0]
  407d8e:	4b23      	ldr	r3, [pc, #140]	; (407e1c <vTaskSwitchContext+0xb8>)
  407d90:	681b      	ldr	r3, [r3, #0]
  407d92:	3334      	adds	r3, #52	; 0x34
  407d94:	4619      	mov	r1, r3
  407d96:	4610      	mov	r0, r2
  407d98:	4b21      	ldr	r3, [pc, #132]	; (407e20 <vTaskSwitchContext+0xbc>)
  407d9a:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  407d9c:	e00c      	b.n	407db8 <vTaskSwitchContext+0x54>
  407d9e:	4b21      	ldr	r3, [pc, #132]	; (407e24 <vTaskSwitchContext+0xc0>)
  407da0:	681b      	ldr	r3, [r3, #0]
  407da2:	2b00      	cmp	r3, #0
  407da4:	d103      	bne.n	407dae <vTaskSwitchContext+0x4a>
  407da6:	4b20      	ldr	r3, [pc, #128]	; (407e28 <vTaskSwitchContext+0xc4>)
  407da8:	4798      	blx	r3
  407daa:	bf00      	nop
  407dac:	e7fd      	b.n	407daa <vTaskSwitchContext+0x46>
  407dae:	4b1d      	ldr	r3, [pc, #116]	; (407e24 <vTaskSwitchContext+0xc0>)
  407db0:	681b      	ldr	r3, [r3, #0]
  407db2:	3b01      	subs	r3, #1
  407db4:	4a1b      	ldr	r2, [pc, #108]	; (407e24 <vTaskSwitchContext+0xc0>)
  407db6:	6013      	str	r3, [r2, #0]
  407db8:	4b1a      	ldr	r3, [pc, #104]	; (407e24 <vTaskSwitchContext+0xc0>)
  407dba:	681a      	ldr	r2, [r3, #0]
  407dbc:	491b      	ldr	r1, [pc, #108]	; (407e2c <vTaskSwitchContext+0xc8>)
  407dbe:	4613      	mov	r3, r2
  407dc0:	009b      	lsls	r3, r3, #2
  407dc2:	4413      	add	r3, r2
  407dc4:	009b      	lsls	r3, r3, #2
  407dc6:	440b      	add	r3, r1
  407dc8:	681b      	ldr	r3, [r3, #0]
  407dca:	2b00      	cmp	r3, #0
  407dcc:	d0e7      	beq.n	407d9e <vTaskSwitchContext+0x3a>
  407dce:	4b15      	ldr	r3, [pc, #84]	; (407e24 <vTaskSwitchContext+0xc0>)
  407dd0:	681a      	ldr	r2, [r3, #0]
  407dd2:	4613      	mov	r3, r2
  407dd4:	009b      	lsls	r3, r3, #2
  407dd6:	4413      	add	r3, r2
  407dd8:	009b      	lsls	r3, r3, #2
  407dda:	4a14      	ldr	r2, [pc, #80]	; (407e2c <vTaskSwitchContext+0xc8>)
  407ddc:	4413      	add	r3, r2
  407dde:	607b      	str	r3, [r7, #4]
  407de0:	687b      	ldr	r3, [r7, #4]
  407de2:	685b      	ldr	r3, [r3, #4]
  407de4:	685a      	ldr	r2, [r3, #4]
  407de6:	687b      	ldr	r3, [r7, #4]
  407de8:	605a      	str	r2, [r3, #4]
  407dea:	687b      	ldr	r3, [r7, #4]
  407dec:	685a      	ldr	r2, [r3, #4]
  407dee:	687b      	ldr	r3, [r7, #4]
  407df0:	3308      	adds	r3, #8
  407df2:	429a      	cmp	r2, r3
  407df4:	d104      	bne.n	407e00 <vTaskSwitchContext+0x9c>
  407df6:	687b      	ldr	r3, [r7, #4]
  407df8:	685b      	ldr	r3, [r3, #4]
  407dfa:	685a      	ldr	r2, [r3, #4]
  407dfc:	687b      	ldr	r3, [r7, #4]
  407dfe:	605a      	str	r2, [r3, #4]
  407e00:	687b      	ldr	r3, [r7, #4]
  407e02:	685b      	ldr	r3, [r3, #4]
  407e04:	68db      	ldr	r3, [r3, #12]
  407e06:	4a05      	ldr	r2, [pc, #20]	; (407e1c <vTaskSwitchContext+0xb8>)
  407e08:	6013      	str	r3, [r2, #0]

		traceTASK_SWITCHED_IN();
	}
}
  407e0a:	bf00      	nop
  407e0c:	3708      	adds	r7, #8
  407e0e:	46bd      	mov	sp, r7
  407e10:	bd80      	pop	{r7, pc}
  407e12:	bf00      	nop
  407e14:	200043e4 	.word	0x200043e4
  407e18:	200043ec 	.word	0x200043ec
  407e1c:	200042e4 	.word	0x200042e4
  407e20:	00409b69 	.word	0x00409b69
  407e24:	200043dc 	.word	0x200043dc
  407e28:	00406961 	.word	0x00406961
  407e2c:	200042e8 	.word	0x200042e8

00407e30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  407e30:	b580      	push	{r7, lr}
  407e32:	b084      	sub	sp, #16
  407e34:	af00      	add	r7, sp, #0
  407e36:	6078      	str	r0, [r7, #4]
  407e38:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
  407e3a:	687b      	ldr	r3, [r7, #4]
  407e3c:	2b00      	cmp	r3, #0
  407e3e:	d103      	bne.n	407e48 <vTaskPlaceOnEventList+0x18>
  407e40:	4b14      	ldr	r3, [pc, #80]	; (407e94 <vTaskPlaceOnEventList+0x64>)
  407e42:	4798      	blx	r3
  407e44:	bf00      	nop
  407e46:	e7fd      	b.n	407e44 <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  407e48:	4b13      	ldr	r3, [pc, #76]	; (407e98 <vTaskPlaceOnEventList+0x68>)
  407e4a:	681b      	ldr	r3, [r3, #0]
  407e4c:	3318      	adds	r3, #24
  407e4e:	4619      	mov	r1, r3
  407e50:	6878      	ldr	r0, [r7, #4]
  407e52:	4b12      	ldr	r3, [pc, #72]	; (407e9c <vTaskPlaceOnEventList+0x6c>)
  407e54:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  407e56:	4b10      	ldr	r3, [pc, #64]	; (407e98 <vTaskPlaceOnEventList+0x68>)
  407e58:	681b      	ldr	r3, [r3, #0]
  407e5a:	3304      	adds	r3, #4
  407e5c:	4618      	mov	r0, r3
  407e5e:	4b10      	ldr	r3, [pc, #64]	; (407ea0 <vTaskPlaceOnEventList+0x70>)
  407e60:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  407e62:	683b      	ldr	r3, [r7, #0]
  407e64:	f1b3 3fff 	cmp.w	r3, #4294967295
  407e68:	d107      	bne.n	407e7a <vTaskPlaceOnEventList+0x4a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  407e6a:	4b0b      	ldr	r3, [pc, #44]	; (407e98 <vTaskPlaceOnEventList+0x68>)
  407e6c:	681b      	ldr	r3, [r3, #0]
  407e6e:	3304      	adds	r3, #4
  407e70:	4619      	mov	r1, r3
  407e72:	480c      	ldr	r0, [pc, #48]	; (407ea4 <vTaskPlaceOnEventList+0x74>)
  407e74:	4b0c      	ldr	r3, [pc, #48]	; (407ea8 <vTaskPlaceOnEventList+0x78>)
  407e76:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  407e78:	e007      	b.n	407e8a <vTaskPlaceOnEventList+0x5a>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  407e7a:	4b0c      	ldr	r3, [pc, #48]	; (407eac <vTaskPlaceOnEventList+0x7c>)
  407e7c:	681a      	ldr	r2, [r3, #0]
  407e7e:	683b      	ldr	r3, [r7, #0]
  407e80:	4413      	add	r3, r2
  407e82:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  407e84:	68f8      	ldr	r0, [r7, #12]
  407e86:	4b0a      	ldr	r3, [pc, #40]	; (407eb0 <vTaskPlaceOnEventList+0x80>)
  407e88:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  407e8a:	bf00      	nop
  407e8c:	3710      	adds	r7, #16
  407e8e:	46bd      	mov	sp, r7
  407e90:	bd80      	pop	{r7, pc}
  407e92:	bf00      	nop
  407e94:	00406961 	.word	0x00406961
  407e98:	200042e4 	.word	0x200042e4
  407e9c:	004066d1 	.word	0x004066d1
  407ea0:	00406741 	.word	0x00406741
  407ea4:	200043bc 	.word	0x200043bc
  407ea8:	00406681 	.word	0x00406681
  407eac:	200043d4 	.word	0x200043d4
  407eb0:	00408295 	.word	0x00408295

00407eb4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  407eb4:	b580      	push	{r7, lr}
  407eb6:	b084      	sub	sp, #16
  407eb8:	af00      	add	r7, sp, #0
  407eba:	6078      	str	r0, [r7, #4]
  407ebc:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  407ebe:	687b      	ldr	r3, [r7, #4]
  407ec0:	2b00      	cmp	r3, #0
  407ec2:	d103      	bne.n	407ecc <vTaskPlaceOnEventListRestricted+0x18>
  407ec4:	4b0e      	ldr	r3, [pc, #56]	; (407f00 <vTaskPlaceOnEventListRestricted+0x4c>)
  407ec6:	4798      	blx	r3
  407ec8:	bf00      	nop
  407eca:	e7fd      	b.n	407ec8 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  407ecc:	4b0d      	ldr	r3, [pc, #52]	; (407f04 <vTaskPlaceOnEventListRestricted+0x50>)
  407ece:	681b      	ldr	r3, [r3, #0]
  407ed0:	3318      	adds	r3, #24
  407ed2:	4619      	mov	r1, r3
  407ed4:	6878      	ldr	r0, [r7, #4]
  407ed6:	4b0c      	ldr	r3, [pc, #48]	; (407f08 <vTaskPlaceOnEventListRestricted+0x54>)
  407ed8:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  407eda:	4b0a      	ldr	r3, [pc, #40]	; (407f04 <vTaskPlaceOnEventListRestricted+0x50>)
  407edc:	681b      	ldr	r3, [r3, #0]
  407ede:	3304      	adds	r3, #4
  407ee0:	4618      	mov	r0, r3
  407ee2:	4b0a      	ldr	r3, [pc, #40]	; (407f0c <vTaskPlaceOnEventListRestricted+0x58>)
  407ee4:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  407ee6:	4b0a      	ldr	r3, [pc, #40]	; (407f10 <vTaskPlaceOnEventListRestricted+0x5c>)
  407ee8:	681a      	ldr	r2, [r3, #0]
  407eea:	683b      	ldr	r3, [r7, #0]
  407eec:	4413      	add	r3, r2
  407eee:	60fb      	str	r3, [r7, #12]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  407ef0:	68f8      	ldr	r0, [r7, #12]
  407ef2:	4b08      	ldr	r3, [pc, #32]	; (407f14 <vTaskPlaceOnEventListRestricted+0x60>)
  407ef4:	4798      	blx	r3
	}
  407ef6:	bf00      	nop
  407ef8:	3710      	adds	r7, #16
  407efa:	46bd      	mov	sp, r7
  407efc:	bd80      	pop	{r7, pc}
  407efe:	bf00      	nop
  407f00:	00406961 	.word	0x00406961
  407f04:	200042e4 	.word	0x200042e4
  407f08:	00406681 	.word	0x00406681
  407f0c:	00406741 	.word	0x00406741
  407f10:	200043d4 	.word	0x200043d4
  407f14:	00408295 	.word	0x00408295

00407f18 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  407f18:	b580      	push	{r7, lr}
  407f1a:	b084      	sub	sp, #16
  407f1c:	af00      	add	r7, sp, #0
  407f1e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  407f20:	687b      	ldr	r3, [r7, #4]
  407f22:	68db      	ldr	r3, [r3, #12]
  407f24:	68db      	ldr	r3, [r3, #12]
  407f26:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
  407f28:	68bb      	ldr	r3, [r7, #8]
  407f2a:	2b00      	cmp	r3, #0
  407f2c:	d103      	bne.n	407f36 <xTaskRemoveFromEventList+0x1e>
  407f2e:	4b21      	ldr	r3, [pc, #132]	; (407fb4 <xTaskRemoveFromEventList+0x9c>)
  407f30:	4798      	blx	r3
  407f32:	bf00      	nop
  407f34:	e7fd      	b.n	407f32 <xTaskRemoveFromEventList+0x1a>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  407f36:	68bb      	ldr	r3, [r7, #8]
  407f38:	3318      	adds	r3, #24
  407f3a:	4618      	mov	r0, r3
  407f3c:	4b1e      	ldr	r3, [pc, #120]	; (407fb8 <xTaskRemoveFromEventList+0xa0>)
  407f3e:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  407f40:	4b1e      	ldr	r3, [pc, #120]	; (407fbc <xTaskRemoveFromEventList+0xa4>)
  407f42:	681b      	ldr	r3, [r3, #0]
  407f44:	2b00      	cmp	r3, #0
  407f46:	d11d      	bne.n	407f84 <xTaskRemoveFromEventList+0x6c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  407f48:	68bb      	ldr	r3, [r7, #8]
  407f4a:	3304      	adds	r3, #4
  407f4c:	4618      	mov	r0, r3
  407f4e:	4b1a      	ldr	r3, [pc, #104]	; (407fb8 <xTaskRemoveFromEventList+0xa0>)
  407f50:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  407f52:	68bb      	ldr	r3, [r7, #8]
  407f54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407f56:	4b1a      	ldr	r3, [pc, #104]	; (407fc0 <xTaskRemoveFromEventList+0xa8>)
  407f58:	681b      	ldr	r3, [r3, #0]
  407f5a:	429a      	cmp	r2, r3
  407f5c:	d903      	bls.n	407f66 <xTaskRemoveFromEventList+0x4e>
  407f5e:	68bb      	ldr	r3, [r7, #8]
  407f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407f62:	4a17      	ldr	r2, [pc, #92]	; (407fc0 <xTaskRemoveFromEventList+0xa8>)
  407f64:	6013      	str	r3, [r2, #0]
  407f66:	68bb      	ldr	r3, [r7, #8]
  407f68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407f6a:	4613      	mov	r3, r2
  407f6c:	009b      	lsls	r3, r3, #2
  407f6e:	4413      	add	r3, r2
  407f70:	009b      	lsls	r3, r3, #2
  407f72:	4a14      	ldr	r2, [pc, #80]	; (407fc4 <xTaskRemoveFromEventList+0xac>)
  407f74:	441a      	add	r2, r3
  407f76:	68bb      	ldr	r3, [r7, #8]
  407f78:	3304      	adds	r3, #4
  407f7a:	4619      	mov	r1, r3
  407f7c:	4610      	mov	r0, r2
  407f7e:	4b12      	ldr	r3, [pc, #72]	; (407fc8 <xTaskRemoveFromEventList+0xb0>)
  407f80:	4798      	blx	r3
  407f82:	e005      	b.n	407f90 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  407f84:	68bb      	ldr	r3, [r7, #8]
  407f86:	3318      	adds	r3, #24
  407f88:	4619      	mov	r1, r3
  407f8a:	4810      	ldr	r0, [pc, #64]	; (407fcc <xTaskRemoveFromEventList+0xb4>)
  407f8c:	4b0e      	ldr	r3, [pc, #56]	; (407fc8 <xTaskRemoveFromEventList+0xb0>)
  407f8e:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  407f90:	68bb      	ldr	r3, [r7, #8]
  407f92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407f94:	4b0e      	ldr	r3, [pc, #56]	; (407fd0 <xTaskRemoveFromEventList+0xb8>)
  407f96:	681b      	ldr	r3, [r3, #0]
  407f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407f9a:	429a      	cmp	r2, r3
  407f9c:	d302      	bcc.n	407fa4 <xTaskRemoveFromEventList+0x8c>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
  407f9e:	2301      	movs	r3, #1
  407fa0:	60fb      	str	r3, [r7, #12]
  407fa2:	e001      	b.n	407fa8 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		xReturn = pdFALSE;
  407fa4:	2300      	movs	r3, #0
  407fa6:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
  407fa8:	68fb      	ldr	r3, [r7, #12]
}
  407faa:	4618      	mov	r0, r3
  407fac:	3710      	adds	r7, #16
  407fae:	46bd      	mov	sp, r7
  407fb0:	bd80      	pop	{r7, pc}
  407fb2:	bf00      	nop
  407fb4:	00406961 	.word	0x00406961
  407fb8:	00406741 	.word	0x00406741
  407fbc:	200043e4 	.word	0x200043e4
  407fc0:	200043dc 	.word	0x200043dc
  407fc4:	200042e8 	.word	0x200042e8
  407fc8:	00406681 	.word	0x00406681
  407fcc:	20004390 	.word	0x20004390
  407fd0:	200042e4 	.word	0x200042e4

00407fd4 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  407fd4:	b580      	push	{r7, lr}
  407fd6:	b082      	sub	sp, #8
  407fd8:	af00      	add	r7, sp, #0
  407fda:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
  407fdc:	687b      	ldr	r3, [r7, #4]
  407fde:	2b00      	cmp	r3, #0
  407fe0:	d103      	bne.n	407fea <vTaskSetTimeOutState+0x16>
  407fe2:	4b08      	ldr	r3, [pc, #32]	; (408004 <vTaskSetTimeOutState+0x30>)
  407fe4:	4798      	blx	r3
  407fe6:	bf00      	nop
  407fe8:	e7fd      	b.n	407fe6 <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  407fea:	4b07      	ldr	r3, [pc, #28]	; (408008 <vTaskSetTimeOutState+0x34>)
  407fec:	681a      	ldr	r2, [r3, #0]
  407fee:	687b      	ldr	r3, [r7, #4]
  407ff0:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  407ff2:	4b06      	ldr	r3, [pc, #24]	; (40800c <vTaskSetTimeOutState+0x38>)
  407ff4:	681a      	ldr	r2, [r3, #0]
  407ff6:	687b      	ldr	r3, [r7, #4]
  407ff8:	605a      	str	r2, [r3, #4]
}
  407ffa:	bf00      	nop
  407ffc:	3708      	adds	r7, #8
  407ffe:	46bd      	mov	sp, r7
  408000:	bd80      	pop	{r7, pc}
  408002:	bf00      	nop
  408004:	00406961 	.word	0x00406961
  408008:	200043f0 	.word	0x200043f0
  40800c:	200043d4 	.word	0x200043d4

00408010 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  408010:	b580      	push	{r7, lr}
  408012:	b084      	sub	sp, #16
  408014:	af00      	add	r7, sp, #0
  408016:	6078      	str	r0, [r7, #4]
  408018:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  40801a:	687b      	ldr	r3, [r7, #4]
  40801c:	2b00      	cmp	r3, #0
  40801e:	d103      	bne.n	408028 <xTaskCheckForTimeOut+0x18>
  408020:	4b22      	ldr	r3, [pc, #136]	; (4080ac <xTaskCheckForTimeOut+0x9c>)
  408022:	4798      	blx	r3
  408024:	bf00      	nop
  408026:	e7fd      	b.n	408024 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
  408028:	683b      	ldr	r3, [r7, #0]
  40802a:	2b00      	cmp	r3, #0
  40802c:	d103      	bne.n	408036 <xTaskCheckForTimeOut+0x26>
  40802e:	4b1f      	ldr	r3, [pc, #124]	; (4080ac <xTaskCheckForTimeOut+0x9c>)
  408030:	4798      	blx	r3
  408032:	bf00      	nop
  408034:	e7fd      	b.n	408032 <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
  408036:	4b1e      	ldr	r3, [pc, #120]	; (4080b0 <xTaskCheckForTimeOut+0xa0>)
  408038:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  40803a:	683b      	ldr	r3, [r7, #0]
  40803c:	681b      	ldr	r3, [r3, #0]
  40803e:	f1b3 3fff 	cmp.w	r3, #4294967295
  408042:	d102      	bne.n	40804a <xTaskCheckForTimeOut+0x3a>
			{
				xReturn = pdFALSE;
  408044:	2300      	movs	r3, #0
  408046:	60fb      	str	r3, [r7, #12]
  408048:	e029      	b.n	40809e <xTaskCheckForTimeOut+0x8e>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  40804a:	687b      	ldr	r3, [r7, #4]
  40804c:	681a      	ldr	r2, [r3, #0]
  40804e:	4b19      	ldr	r3, [pc, #100]	; (4080b4 <xTaskCheckForTimeOut+0xa4>)
  408050:	681b      	ldr	r3, [r3, #0]
  408052:	429a      	cmp	r2, r3
  408054:	d008      	beq.n	408068 <xTaskCheckForTimeOut+0x58>
  408056:	687b      	ldr	r3, [r7, #4]
  408058:	685a      	ldr	r2, [r3, #4]
  40805a:	4b17      	ldr	r3, [pc, #92]	; (4080b8 <xTaskCheckForTimeOut+0xa8>)
  40805c:	681b      	ldr	r3, [r3, #0]
  40805e:	429a      	cmp	r2, r3
  408060:	d802      	bhi.n	408068 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  408062:	2301      	movs	r3, #1
  408064:	60fb      	str	r3, [r7, #12]
  408066:	e01a      	b.n	40809e <xTaskCheckForTimeOut+0x8e>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  408068:	4b13      	ldr	r3, [pc, #76]	; (4080b8 <xTaskCheckForTimeOut+0xa8>)
  40806a:	681a      	ldr	r2, [r3, #0]
  40806c:	687b      	ldr	r3, [r7, #4]
  40806e:	685b      	ldr	r3, [r3, #4]
  408070:	1ad2      	subs	r2, r2, r3
  408072:	683b      	ldr	r3, [r7, #0]
  408074:	681b      	ldr	r3, [r3, #0]
  408076:	429a      	cmp	r2, r3
  408078:	d20f      	bcs.n	40809a <xTaskCheckForTimeOut+0x8a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  40807a:	4b0f      	ldr	r3, [pc, #60]	; (4080b8 <xTaskCheckForTimeOut+0xa8>)
  40807c:	681a      	ldr	r2, [r3, #0]
  40807e:	687b      	ldr	r3, [r7, #4]
  408080:	685b      	ldr	r3, [r3, #4]
  408082:	1ad3      	subs	r3, r2, r3
  408084:	683a      	ldr	r2, [r7, #0]
  408086:	6812      	ldr	r2, [r2, #0]
  408088:	1ad2      	subs	r2, r2, r3
  40808a:	683b      	ldr	r3, [r7, #0]
  40808c:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  40808e:	6878      	ldr	r0, [r7, #4]
  408090:	4b0a      	ldr	r3, [pc, #40]	; (4080bc <xTaskCheckForTimeOut+0xac>)
  408092:	4798      	blx	r3
			xReturn = pdFALSE;
  408094:	2300      	movs	r3, #0
  408096:	60fb      	str	r3, [r7, #12]
  408098:	e001      	b.n	40809e <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			xReturn = pdTRUE;
  40809a:	2301      	movs	r3, #1
  40809c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  40809e:	4b08      	ldr	r3, [pc, #32]	; (4080c0 <xTaskCheckForTimeOut+0xb0>)
  4080a0:	4798      	blx	r3

	return xReturn;
  4080a2:	68fb      	ldr	r3, [r7, #12]
}
  4080a4:	4618      	mov	r0, r3
  4080a6:	3710      	adds	r7, #16
  4080a8:	46bd      	mov	sp, r7
  4080aa:	bd80      	pop	{r7, pc}
  4080ac:	00406961 	.word	0x00406961
  4080b0:	00406919 	.word	0x00406919
  4080b4:	200043f0 	.word	0x200043f0
  4080b8:	200043d4 	.word	0x200043d4
  4080bc:	00407fd5 	.word	0x00407fd5
  4080c0:	00406939 	.word	0x00406939

004080c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
  4080c4:	b480      	push	{r7}
  4080c6:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
  4080c8:	4b03      	ldr	r3, [pc, #12]	; (4080d8 <vTaskMissedYield+0x14>)
  4080ca:	2201      	movs	r2, #1
  4080cc:	601a      	str	r2, [r3, #0]
}
  4080ce:	bf00      	nop
  4080d0:	46bd      	mov	sp, r7
  4080d2:	bc80      	pop	{r7}
  4080d4:	4770      	bx	lr
  4080d6:	bf00      	nop
  4080d8:	200043ec 	.word	0x200043ec

004080dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  4080dc:	b580      	push	{r7, lr}
  4080de:	b082      	sub	sp, #8
  4080e0:	af00      	add	r7, sp, #0
  4080e2:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  4080e4:	4b05      	ldr	r3, [pc, #20]	; (4080fc <prvIdleTask+0x20>)
  4080e6:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  4080e8:	4b05      	ldr	r3, [pc, #20]	; (408100 <prvIdleTask+0x24>)
  4080ea:	681b      	ldr	r3, [r3, #0]
  4080ec:	2b01      	cmp	r3, #1
  4080ee:	d901      	bls.n	4080f4 <prvIdleTask+0x18>
			{
				taskYIELD();
  4080f0:	4b04      	ldr	r3, [pc, #16]	; (408104 <prvIdleTask+0x28>)
  4080f2:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  4080f4:	4b04      	ldr	r3, [pc, #16]	; (408108 <prvIdleTask+0x2c>)
  4080f6:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  4080f8:	e7f4      	b.n	4080e4 <prvIdleTask+0x8>
  4080fa:	bf00      	nop
  4080fc:	00408205 	.word	0x00408205
  408100:	200042e8 	.word	0x200042e8
  408104:	00406901 	.word	0x00406901
  408108:	00409b95 	.word	0x00409b95

0040810c <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
  40810c:	b580      	push	{r7, lr}
  40810e:	b084      	sub	sp, #16
  408110:	af00      	add	r7, sp, #0
  408112:	60f8      	str	r0, [r7, #12]
  408114:	60b9      	str	r1, [r7, #8]
  408116:	607a      	str	r2, [r7, #4]
  408118:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  40811a:	68fb      	ldr	r3, [r7, #12]
  40811c:	3334      	adds	r3, #52	; 0x34
  40811e:	220a      	movs	r2, #10
  408120:	68b9      	ldr	r1, [r7, #8]
  408122:	4618      	mov	r0, r3
  408124:	4b14      	ldr	r3, [pc, #80]	; (408178 <prvInitialiseTCBVariables+0x6c>)
  408126:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  408128:	68fb      	ldr	r3, [r7, #12]
  40812a:	2200      	movs	r2, #0
  40812c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
  408130:	687b      	ldr	r3, [r7, #4]
  408132:	2b05      	cmp	r3, #5
  408134:	d901      	bls.n	40813a <prvInitialiseTCBVariables+0x2e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
  408136:	2305      	movs	r3, #5
  408138:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
  40813a:	68fb      	ldr	r3, [r7, #12]
  40813c:	687a      	ldr	r2, [r7, #4]
  40813e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  408140:	68fb      	ldr	r3, [r7, #12]
  408142:	687a      	ldr	r2, [r7, #4]
  408144:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  408146:	68fb      	ldr	r3, [r7, #12]
  408148:	3304      	adds	r3, #4
  40814a:	4618      	mov	r0, r3
  40814c:	4b0b      	ldr	r3, [pc, #44]	; (40817c <prvInitialiseTCBVariables+0x70>)
  40814e:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  408150:	68fb      	ldr	r3, [r7, #12]
  408152:	3318      	adds	r3, #24
  408154:	4618      	mov	r0, r3
  408156:	4b09      	ldr	r3, [pc, #36]	; (40817c <prvInitialiseTCBVariables+0x70>)
  408158:	4798      	blx	r3

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  40815a:	68fb      	ldr	r3, [r7, #12]
  40815c:	68fa      	ldr	r2, [r7, #12]
  40815e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  408160:	687b      	ldr	r3, [r7, #4]
  408162:	f1c3 0206 	rsb	r2, r3, #6
  408166:	68fb      	ldr	r3, [r7, #12]
  408168:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  40816a:	68fb      	ldr	r3, [r7, #12]
  40816c:	68fa      	ldr	r2, [r7, #12]
  40816e:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
  408170:	bf00      	nop
  408172:	3710      	adds	r7, #16
  408174:	46bd      	mov	sp, r7
  408176:	bd80      	pop	{r7, pc}
  408178:	0040c129 	.word	0x0040c129
  40817c:	00406669 	.word	0x00406669

00408180 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
  408180:	b580      	push	{r7, lr}
  408182:	b082      	sub	sp, #8
  408184:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  408186:	2300      	movs	r3, #0
  408188:	607b      	str	r3, [r7, #4]
  40818a:	e00c      	b.n	4081a6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  40818c:	687a      	ldr	r2, [r7, #4]
  40818e:	4613      	mov	r3, r2
  408190:	009b      	lsls	r3, r3, #2
  408192:	4413      	add	r3, r2
  408194:	009b      	lsls	r3, r3, #2
  408196:	4a12      	ldr	r2, [pc, #72]	; (4081e0 <prvInitialiseTaskLists+0x60>)
  408198:	4413      	add	r3, r2
  40819a:	4618      	mov	r0, r3
  40819c:	4b11      	ldr	r3, [pc, #68]	; (4081e4 <prvInitialiseTaskLists+0x64>)
  40819e:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  4081a0:	687b      	ldr	r3, [r7, #4]
  4081a2:	3301      	adds	r3, #1
  4081a4:	607b      	str	r3, [r7, #4]
  4081a6:	687b      	ldr	r3, [r7, #4]
  4081a8:	2b05      	cmp	r3, #5
  4081aa:	d9ef      	bls.n	40818c <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  4081ac:	480e      	ldr	r0, [pc, #56]	; (4081e8 <prvInitialiseTaskLists+0x68>)
  4081ae:	4b0d      	ldr	r3, [pc, #52]	; (4081e4 <prvInitialiseTaskLists+0x64>)
  4081b0:	4798      	blx	r3
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  4081b2:	480e      	ldr	r0, [pc, #56]	; (4081ec <prvInitialiseTaskLists+0x6c>)
  4081b4:	4b0b      	ldr	r3, [pc, #44]	; (4081e4 <prvInitialiseTaskLists+0x64>)
  4081b6:	4798      	blx	r3
	vListInitialise( ( xList * ) &xPendingReadyList );
  4081b8:	480d      	ldr	r0, [pc, #52]	; (4081f0 <prvInitialiseTaskLists+0x70>)
  4081ba:	4b0a      	ldr	r3, [pc, #40]	; (4081e4 <prvInitialiseTaskLists+0x64>)
  4081bc:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  4081be:	480d      	ldr	r0, [pc, #52]	; (4081f4 <prvInitialiseTaskLists+0x74>)
  4081c0:	4b08      	ldr	r3, [pc, #32]	; (4081e4 <prvInitialiseTaskLists+0x64>)
  4081c2:	4798      	blx	r3
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  4081c4:	480c      	ldr	r0, [pc, #48]	; (4081f8 <prvInitialiseTaskLists+0x78>)
  4081c6:	4b07      	ldr	r3, [pc, #28]	; (4081e4 <prvInitialiseTaskLists+0x64>)
  4081c8:	4798      	blx	r3
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  4081ca:	4b0c      	ldr	r3, [pc, #48]	; (4081fc <prvInitialiseTaskLists+0x7c>)
  4081cc:	4a06      	ldr	r2, [pc, #24]	; (4081e8 <prvInitialiseTaskLists+0x68>)
  4081ce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  4081d0:	4b0b      	ldr	r3, [pc, #44]	; (408200 <prvInitialiseTaskLists+0x80>)
  4081d2:	4a06      	ldr	r2, [pc, #24]	; (4081ec <prvInitialiseTaskLists+0x6c>)
  4081d4:	601a      	str	r2, [r3, #0]
}
  4081d6:	bf00      	nop
  4081d8:	3708      	adds	r7, #8
  4081da:	46bd      	mov	sp, r7
  4081dc:	bd80      	pop	{r7, pc}
  4081de:	bf00      	nop
  4081e0:	200042e8 	.word	0x200042e8
  4081e4:	00406629 	.word	0x00406629
  4081e8:	20004360 	.word	0x20004360
  4081ec:	20004374 	.word	0x20004374
  4081f0:	20004390 	.word	0x20004390
  4081f4:	200043a4 	.word	0x200043a4
  4081f8:	200043bc 	.word	0x200043bc
  4081fc:	20004388 	.word	0x20004388
  408200:	2000438c 	.word	0x2000438c

00408204 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  408204:	b580      	push	{r7, lr}
  408206:	b082      	sub	sp, #8
  408208:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  40820a:	e028      	b.n	40825e <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
  40820c:	4b18      	ldr	r3, [pc, #96]	; (408270 <prvCheckTasksWaitingTermination+0x6c>)
  40820e:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  408210:	4b18      	ldr	r3, [pc, #96]	; (408274 <prvCheckTasksWaitingTermination+0x70>)
  408212:	681b      	ldr	r3, [r3, #0]
  408214:	2b00      	cmp	r3, #0
  408216:	bf0c      	ite	eq
  408218:	2301      	moveq	r3, #1
  40821a:	2300      	movne	r3, #0
  40821c:	b2db      	uxtb	r3, r3
  40821e:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
  408220:	4b15      	ldr	r3, [pc, #84]	; (408278 <prvCheckTasksWaitingTermination+0x74>)
  408222:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  408224:	687b      	ldr	r3, [r7, #4]
  408226:	2b00      	cmp	r3, #0
  408228:	d119      	bne.n	40825e <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  40822a:	4b14      	ldr	r3, [pc, #80]	; (40827c <prvCheckTasksWaitingTermination+0x78>)
  40822c:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  40822e:	4b11      	ldr	r3, [pc, #68]	; (408274 <prvCheckTasksWaitingTermination+0x70>)
  408230:	68db      	ldr	r3, [r3, #12]
  408232:	68db      	ldr	r3, [r3, #12]
  408234:	603b      	str	r3, [r7, #0]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  408236:	683b      	ldr	r3, [r7, #0]
  408238:	3304      	adds	r3, #4
  40823a:	4618      	mov	r0, r3
  40823c:	4b10      	ldr	r3, [pc, #64]	; (408280 <prvCheckTasksWaitingTermination+0x7c>)
  40823e:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  408240:	4b10      	ldr	r3, [pc, #64]	; (408284 <prvCheckTasksWaitingTermination+0x80>)
  408242:	681b      	ldr	r3, [r3, #0]
  408244:	3b01      	subs	r3, #1
  408246:	4a0f      	ldr	r2, [pc, #60]	; (408284 <prvCheckTasksWaitingTermination+0x80>)
  408248:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  40824a:	4b0f      	ldr	r3, [pc, #60]	; (408288 <prvCheckTasksWaitingTermination+0x84>)
  40824c:	681b      	ldr	r3, [r3, #0]
  40824e:	3b01      	subs	r3, #1
  408250:	4a0d      	ldr	r2, [pc, #52]	; (408288 <prvCheckTasksWaitingTermination+0x84>)
  408252:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
  408254:	4b0d      	ldr	r3, [pc, #52]	; (40828c <prvCheckTasksWaitingTermination+0x88>)
  408256:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  408258:	6838      	ldr	r0, [r7, #0]
  40825a:	4b0d      	ldr	r3, [pc, #52]	; (408290 <prvCheckTasksWaitingTermination+0x8c>)
  40825c:	4798      	blx	r3
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  40825e:	4b0a      	ldr	r3, [pc, #40]	; (408288 <prvCheckTasksWaitingTermination+0x84>)
  408260:	681b      	ldr	r3, [r3, #0]
  408262:	2b00      	cmp	r3, #0
  408264:	d1d2      	bne.n	40820c <prvCheckTasksWaitingTermination+0x8>
				prvDeleteTCB( pxTCB );
			}
		}
	}
	#endif
}
  408266:	bf00      	nop
  408268:	3708      	adds	r7, #8
  40826a:	46bd      	mov	sp, r7
  40826c:	bd80      	pop	{r7, pc}
  40826e:	bf00      	nop
  408270:	00407aa1 	.word	0x00407aa1
  408274:	200043a4 	.word	0x200043a4
  408278:	00407abd 	.word	0x00407abd
  40827c:	00406919 	.word	0x00406919
  408280:	00406741 	.word	0x00406741
  408284:	200043d0 	.word	0x200043d0
  408288:	200043b8 	.word	0x200043b8
  40828c:	00406939 	.word	0x00406939
  408290:	00408375 	.word	0x00408375

00408294 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  408294:	b580      	push	{r7, lr}
  408296:	b082      	sub	sp, #8
  408298:	af00      	add	r7, sp, #0
  40829a:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  40829c:	4b13      	ldr	r3, [pc, #76]	; (4082ec <prvAddCurrentTaskToDelayedList+0x58>)
  40829e:	681b      	ldr	r3, [r3, #0]
  4082a0:	687a      	ldr	r2, [r7, #4]
  4082a2:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  4082a4:	4b12      	ldr	r3, [pc, #72]	; (4082f0 <prvAddCurrentTaskToDelayedList+0x5c>)
  4082a6:	681b      	ldr	r3, [r3, #0]
  4082a8:	687a      	ldr	r2, [r7, #4]
  4082aa:	429a      	cmp	r2, r3
  4082ac:	d209      	bcs.n	4082c2 <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4082ae:	4b11      	ldr	r3, [pc, #68]	; (4082f4 <prvAddCurrentTaskToDelayedList+0x60>)
  4082b0:	681a      	ldr	r2, [r3, #0]
  4082b2:	4b0e      	ldr	r3, [pc, #56]	; (4082ec <prvAddCurrentTaskToDelayedList+0x58>)
  4082b4:	681b      	ldr	r3, [r3, #0]
  4082b6:	3304      	adds	r3, #4
  4082b8:	4619      	mov	r1, r3
  4082ba:	4610      	mov	r0, r2
  4082bc:	4b0e      	ldr	r3, [pc, #56]	; (4082f8 <prvAddCurrentTaskToDelayedList+0x64>)
  4082be:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
		{
			xNextTaskUnblockTime = xTimeToWake;
		}
	}
}
  4082c0:	e010      	b.n	4082e4 <prvAddCurrentTaskToDelayedList+0x50>
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4082c2:	4b0e      	ldr	r3, [pc, #56]	; (4082fc <prvAddCurrentTaskToDelayedList+0x68>)
  4082c4:	681a      	ldr	r2, [r3, #0]
  4082c6:	4b09      	ldr	r3, [pc, #36]	; (4082ec <prvAddCurrentTaskToDelayedList+0x58>)
  4082c8:	681b      	ldr	r3, [r3, #0]
  4082ca:	3304      	adds	r3, #4
  4082cc:	4619      	mov	r1, r3
  4082ce:	4610      	mov	r0, r2
  4082d0:	4b09      	ldr	r3, [pc, #36]	; (4082f8 <prvAddCurrentTaskToDelayedList+0x64>)
  4082d2:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  4082d4:	4b0a      	ldr	r3, [pc, #40]	; (408300 <prvAddCurrentTaskToDelayedList+0x6c>)
  4082d6:	681b      	ldr	r3, [r3, #0]
  4082d8:	687a      	ldr	r2, [r7, #4]
  4082da:	429a      	cmp	r2, r3
  4082dc:	d202      	bcs.n	4082e4 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
  4082de:	4a08      	ldr	r2, [pc, #32]	; (408300 <prvAddCurrentTaskToDelayedList+0x6c>)
  4082e0:	687b      	ldr	r3, [r7, #4]
  4082e2:	6013      	str	r3, [r2, #0]
		}
	}
}
  4082e4:	bf00      	nop
  4082e6:	3708      	adds	r7, #8
  4082e8:	46bd      	mov	sp, r7
  4082ea:	bd80      	pop	{r7, pc}
  4082ec:	200042e4 	.word	0x200042e4
  4082f0:	200043d4 	.word	0x200043d4
  4082f4:	2000438c 	.word	0x2000438c
  4082f8:	004066d1 	.word	0x004066d1
  4082fc:	20004388 	.word	0x20004388
  408300:	200001a4 	.word	0x200001a4

00408304 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
  408304:	b580      	push	{r7, lr}
  408306:	b084      	sub	sp, #16
  408308:	af00      	add	r7, sp, #0
  40830a:	4603      	mov	r3, r0
  40830c:	6039      	str	r1, [r7, #0]
  40830e:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  408310:	204c      	movs	r0, #76	; 0x4c
  408312:	4b15      	ldr	r3, [pc, #84]	; (408368 <prvAllocateTCBAndStack+0x64>)
  408314:	4798      	blx	r3
  408316:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
  408318:	68fb      	ldr	r3, [r7, #12]
  40831a:	2b00      	cmp	r3, #0
  40831c:	d01e      	beq.n	40835c <prvAllocateTCBAndStack+0x58>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  40831e:	683b      	ldr	r3, [r7, #0]
  408320:	2b00      	cmp	r3, #0
  408322:	d106      	bne.n	408332 <prvAllocateTCBAndStack+0x2e>
  408324:	88fb      	ldrh	r3, [r7, #6]
  408326:	009b      	lsls	r3, r3, #2
  408328:	4618      	mov	r0, r3
  40832a:	4b0f      	ldr	r3, [pc, #60]	; (408368 <prvAllocateTCBAndStack+0x64>)
  40832c:	4798      	blx	r3
  40832e:	4603      	mov	r3, r0
  408330:	e000      	b.n	408334 <prvAllocateTCBAndStack+0x30>
  408332:	683b      	ldr	r3, [r7, #0]
  408334:	68fa      	ldr	r2, [r7, #12]
  408336:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  408338:	68fb      	ldr	r3, [r7, #12]
  40833a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40833c:	2b00      	cmp	r3, #0
  40833e:	d105      	bne.n	40834c <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  408340:	68f8      	ldr	r0, [r7, #12]
  408342:	4b0a      	ldr	r3, [pc, #40]	; (40836c <prvAllocateTCBAndStack+0x68>)
  408344:	4798      	blx	r3
			pxNewTCB = NULL;
  408346:	2300      	movs	r3, #0
  408348:	60fb      	str	r3, [r7, #12]
  40834a:	e007      	b.n	40835c <prvAllocateTCBAndStack+0x58>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  40834c:	68fb      	ldr	r3, [r7, #12]
  40834e:	6b18      	ldr	r0, [r3, #48]	; 0x30
  408350:	88fb      	ldrh	r3, [r7, #6]
  408352:	009b      	lsls	r3, r3, #2
  408354:	461a      	mov	r2, r3
  408356:	21a5      	movs	r1, #165	; 0xa5
  408358:	4b05      	ldr	r3, [pc, #20]	; (408370 <prvAllocateTCBAndStack+0x6c>)
  40835a:	4798      	blx	r3
		}
	}

	return pxNewTCB;
  40835c:	68fb      	ldr	r3, [r7, #12]
}
  40835e:	4618      	mov	r0, r3
  408360:	3710      	adds	r7, #16
  408362:	46bd      	mov	sp, r7
  408364:	bd80      	pop	{r7, pc}
  408366:	bf00      	nop
  408368:	00406a21 	.word	0x00406a21
  40836c:	00406b2d 	.word	0x00406b2d
  408370:	0040bb5d 	.word	0x0040bb5d

00408374 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
  408374:	b580      	push	{r7, lr}
  408376:	b082      	sub	sp, #8
  408378:	af00      	add	r7, sp, #0
  40837a:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  40837c:	687b      	ldr	r3, [r7, #4]
  40837e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  408380:	4618      	mov	r0, r3
  408382:	4b04      	ldr	r3, [pc, #16]	; (408394 <prvDeleteTCB+0x20>)
  408384:	4798      	blx	r3
		vPortFree( pxTCB );
  408386:	6878      	ldr	r0, [r7, #4]
  408388:	4b02      	ldr	r3, [pc, #8]	; (408394 <prvDeleteTCB+0x20>)
  40838a:	4798      	blx	r3
	}
  40838c:	bf00      	nop
  40838e:	3708      	adds	r7, #8
  408390:	46bd      	mov	sp, r7
  408392:	bd80      	pop	{r7, pc}
  408394:	00406b2d 	.word	0x00406b2d

00408398 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
  408398:	b480      	push	{r7}
  40839a:	b083      	sub	sp, #12
  40839c:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  40839e:	4b04      	ldr	r3, [pc, #16]	; (4083b0 <xTaskGetCurrentTaskHandle+0x18>)
  4083a0:	681b      	ldr	r3, [r3, #0]
  4083a2:	607b      	str	r3, [r7, #4]

		return xReturn;
  4083a4:	687b      	ldr	r3, [r7, #4]
	}
  4083a6:	4618      	mov	r0, r3
  4083a8:	370c      	adds	r7, #12
  4083aa:	46bd      	mov	sp, r7
  4083ac:	bc80      	pop	{r7}
  4083ae:	4770      	bx	lr
  4083b0:	200042e4 	.word	0x200042e4

004083b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
  4083b4:	b480      	push	{r7}
  4083b6:	b083      	sub	sp, #12
  4083b8:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  4083ba:	4b0b      	ldr	r3, [pc, #44]	; (4083e8 <xTaskGetSchedulerState+0x34>)
  4083bc:	681b      	ldr	r3, [r3, #0]
  4083be:	2b00      	cmp	r3, #0
  4083c0:	d102      	bne.n	4083c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  4083c2:	2300      	movs	r3, #0
  4083c4:	607b      	str	r3, [r7, #4]
  4083c6:	e008      	b.n	4083da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4083c8:	4b08      	ldr	r3, [pc, #32]	; (4083ec <xTaskGetSchedulerState+0x38>)
  4083ca:	681b      	ldr	r3, [r3, #0]
  4083cc:	2b00      	cmp	r3, #0
  4083ce:	d102      	bne.n	4083d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
  4083d0:	2301      	movs	r3, #1
  4083d2:	607b      	str	r3, [r7, #4]
  4083d4:	e001      	b.n	4083da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  4083d6:	2302      	movs	r3, #2
  4083d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
  4083da:	687b      	ldr	r3, [r7, #4]
	}
  4083dc:	4618      	mov	r0, r3
  4083de:	370c      	adds	r7, #12
  4083e0:	46bd      	mov	sp, r7
  4083e2:	bc80      	pop	{r7}
  4083e4:	4770      	bx	lr
  4083e6:	bf00      	nop
  4083e8:	200043e0 	.word	0x200043e0
  4083ec:	200043e4 	.word	0x200043e4

004083f0 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  4083f0:	b580      	push	{r7, lr}
  4083f2:	b084      	sub	sp, #16
  4083f4:	af00      	add	r7, sp, #0
  4083f6:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  4083f8:	687b      	ldr	r3, [r7, #4]
  4083fa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  4083fc:	687b      	ldr	r3, [r7, #4]
  4083fe:	2b00      	cmp	r3, #0
  408400:	d041      	beq.n	408486 <vTaskPriorityInherit+0x96>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  408402:	68fb      	ldr	r3, [r7, #12]
  408404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  408406:	4b22      	ldr	r3, [pc, #136]	; (408490 <vTaskPriorityInherit+0xa0>)
  408408:	681b      	ldr	r3, [r3, #0]
  40840a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40840c:	429a      	cmp	r2, r3
  40840e:	d23a      	bcs.n	408486 <vTaskPriorityInherit+0x96>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  408410:	4b1f      	ldr	r3, [pc, #124]	; (408490 <vTaskPriorityInherit+0xa0>)
  408412:	681b      	ldr	r3, [r3, #0]
  408414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  408416:	f1c3 0206 	rsb	r2, r3, #6
  40841a:	68fb      	ldr	r3, [r7, #12]
  40841c:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  40841e:	68fb      	ldr	r3, [r7, #12]
  408420:	6959      	ldr	r1, [r3, #20]
  408422:	68fb      	ldr	r3, [r7, #12]
  408424:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  408426:	4613      	mov	r3, r2
  408428:	009b      	lsls	r3, r3, #2
  40842a:	4413      	add	r3, r2
  40842c:	009b      	lsls	r3, r3, #2
  40842e:	4a19      	ldr	r2, [pc, #100]	; (408494 <vTaskPriorityInherit+0xa4>)
  408430:	4413      	add	r3, r2
  408432:	4299      	cmp	r1, r3
  408434:	d122      	bne.n	40847c <vTaskPriorityInherit+0x8c>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  408436:	68fb      	ldr	r3, [r7, #12]
  408438:	3304      	adds	r3, #4
  40843a:	4618      	mov	r0, r3
  40843c:	4b16      	ldr	r3, [pc, #88]	; (408498 <vTaskPriorityInherit+0xa8>)
  40843e:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  408440:	4b13      	ldr	r3, [pc, #76]	; (408490 <vTaskPriorityInherit+0xa0>)
  408442:	681b      	ldr	r3, [r3, #0]
  408444:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  408446:	68fb      	ldr	r3, [r7, #12]
  408448:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  40844a:	68fb      	ldr	r3, [r7, #12]
  40844c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40844e:	4b13      	ldr	r3, [pc, #76]	; (40849c <vTaskPriorityInherit+0xac>)
  408450:	681b      	ldr	r3, [r3, #0]
  408452:	429a      	cmp	r2, r3
  408454:	d903      	bls.n	40845e <vTaskPriorityInherit+0x6e>
  408456:	68fb      	ldr	r3, [r7, #12]
  408458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40845a:	4a10      	ldr	r2, [pc, #64]	; (40849c <vTaskPriorityInherit+0xac>)
  40845c:	6013      	str	r3, [r2, #0]
  40845e:	68fb      	ldr	r3, [r7, #12]
  408460:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  408462:	4613      	mov	r3, r2
  408464:	009b      	lsls	r3, r3, #2
  408466:	4413      	add	r3, r2
  408468:	009b      	lsls	r3, r3, #2
  40846a:	4a0a      	ldr	r2, [pc, #40]	; (408494 <vTaskPriorityInherit+0xa4>)
  40846c:	441a      	add	r2, r3
  40846e:	68fb      	ldr	r3, [r7, #12]
  408470:	3304      	adds	r3, #4
  408472:	4619      	mov	r1, r3
  408474:	4610      	mov	r0, r2
  408476:	4b0a      	ldr	r3, [pc, #40]	; (4084a0 <vTaskPriorityInherit+0xb0>)
  408478:	4798      	blx	r3
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  40847a:	e004      	b.n	408486 <vTaskPriorityInherit+0x96>
					prvAddTaskToReadyQueue( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40847c:	4b04      	ldr	r3, [pc, #16]	; (408490 <vTaskPriorityInherit+0xa0>)
  40847e:	681b      	ldr	r3, [r3, #0]
  408480:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  408482:	68fb      	ldr	r3, [r7, #12]
  408484:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  408486:	bf00      	nop
  408488:	3710      	adds	r7, #16
  40848a:	46bd      	mov	sp, r7
  40848c:	bd80      	pop	{r7, pc}
  40848e:	bf00      	nop
  408490:	200042e4 	.word	0x200042e4
  408494:	200042e8 	.word	0x200042e8
  408498:	00406741 	.word	0x00406741
  40849c:	200043dc 	.word	0x200043dc
  4084a0:	00406681 	.word	0x00406681

004084a4 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  4084a4:	b580      	push	{r7, lr}
  4084a6:	b084      	sub	sp, #16
  4084a8:	af00      	add	r7, sp, #0
  4084aa:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  4084ac:	687b      	ldr	r3, [r7, #4]
  4084ae:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
  4084b0:	687b      	ldr	r3, [r7, #4]
  4084b2:	2b00      	cmp	r3, #0
  4084b4:	d02c      	beq.n	408510 <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  4084b6:	68fb      	ldr	r3, [r7, #12]
  4084b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4084ba:	68fb      	ldr	r3, [r7, #12]
  4084bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4084be:	429a      	cmp	r2, r3
  4084c0:	d026      	beq.n	408510 <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  4084c2:	68fb      	ldr	r3, [r7, #12]
  4084c4:	3304      	adds	r3, #4
  4084c6:	4618      	mov	r0, r3
  4084c8:	4b13      	ldr	r3, [pc, #76]	; (408518 <vTaskPriorityDisinherit+0x74>)
  4084ca:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  4084cc:	68fb      	ldr	r3, [r7, #12]
  4084ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  4084d0:	68fb      	ldr	r3, [r7, #12]
  4084d2:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  4084d4:	68fb      	ldr	r3, [r7, #12]
  4084d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4084d8:	f1c3 0206 	rsb	r2, r3, #6
  4084dc:	68fb      	ldr	r3, [r7, #12]
  4084de:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
  4084e0:	68fb      	ldr	r3, [r7, #12]
  4084e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4084e4:	4b0d      	ldr	r3, [pc, #52]	; (40851c <vTaskPriorityDisinherit+0x78>)
  4084e6:	681b      	ldr	r3, [r3, #0]
  4084e8:	429a      	cmp	r2, r3
  4084ea:	d903      	bls.n	4084f4 <vTaskPriorityDisinherit+0x50>
  4084ec:	68fb      	ldr	r3, [r7, #12]
  4084ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4084f0:	4a0a      	ldr	r2, [pc, #40]	; (40851c <vTaskPriorityDisinherit+0x78>)
  4084f2:	6013      	str	r3, [r2, #0]
  4084f4:	68fb      	ldr	r3, [r7, #12]
  4084f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4084f8:	4613      	mov	r3, r2
  4084fa:	009b      	lsls	r3, r3, #2
  4084fc:	4413      	add	r3, r2
  4084fe:	009b      	lsls	r3, r3, #2
  408500:	4a07      	ldr	r2, [pc, #28]	; (408520 <vTaskPriorityDisinherit+0x7c>)
  408502:	441a      	add	r2, r3
  408504:	68fb      	ldr	r3, [r7, #12]
  408506:	3304      	adds	r3, #4
  408508:	4619      	mov	r1, r3
  40850a:	4610      	mov	r0, r2
  40850c:	4b05      	ldr	r3, [pc, #20]	; (408524 <vTaskPriorityDisinherit+0x80>)
  40850e:	4798      	blx	r3
			}
		}
	}
  408510:	bf00      	nop
  408512:	3710      	adds	r7, #16
  408514:	46bd      	mov	sp, r7
  408516:	bd80      	pop	{r7, pc}
  408518:	00406741 	.word	0x00406741
  40851c:	200043dc 	.word	0x200043dc
  408520:	200042e8 	.word	0x200042e8
  408524:	00406681 	.word	0x00406681

00408528 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  408528:	b590      	push	{r4, r7, lr}
  40852a:	b087      	sub	sp, #28
  40852c:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
  40852e:	2300      	movs	r3, #0
  408530:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  408532:	4b10      	ldr	r3, [pc, #64]	; (408574 <xTimerCreateTimerTask+0x4c>)
  408534:	4798      	blx	r3

	if( xTimerQueue != NULL )
  408536:	4b10      	ldr	r3, [pc, #64]	; (408578 <xTimerCreateTimerTask+0x50>)
  408538:	681b      	ldr	r3, [r3, #0]
  40853a:	2b00      	cmp	r3, #0
  40853c:	d00e      	beq.n	40855c <xTimerCreateTimerTask+0x34>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  40853e:	2300      	movs	r3, #0
  408540:	9303      	str	r3, [sp, #12]
  408542:	2300      	movs	r3, #0
  408544:	9302      	str	r3, [sp, #8]
  408546:	2300      	movs	r3, #0
  408548:	9301      	str	r3, [sp, #4]
  40854a:	2305      	movs	r3, #5
  40854c:	9300      	str	r3, [sp, #0]
  40854e:	2300      	movs	r3, #0
  408550:	228c      	movs	r2, #140	; 0x8c
  408552:	490a      	ldr	r1, [pc, #40]	; (40857c <xTimerCreateTimerTask+0x54>)
  408554:	480a      	ldr	r0, [pc, #40]	; (408580 <xTimerCreateTimerTask+0x58>)
  408556:	4c0b      	ldr	r4, [pc, #44]	; (408584 <xTimerCreateTimerTask+0x5c>)
  408558:	47a0      	blx	r4
  40855a:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
  40855c:	687b      	ldr	r3, [r7, #4]
  40855e:	2b00      	cmp	r3, #0
  408560:	d103      	bne.n	40856a <xTimerCreateTimerTask+0x42>
  408562:	4b09      	ldr	r3, [pc, #36]	; (408588 <xTimerCreateTimerTask+0x60>)
  408564:	4798      	blx	r3
  408566:	bf00      	nop
  408568:	e7fd      	b.n	408566 <xTimerCreateTimerTask+0x3e>
	return xReturn;
  40856a:	687b      	ldr	r3, [r7, #4]
}
  40856c:	4618      	mov	r0, r3
  40856e:	370c      	adds	r7, #12
  408570:	46bd      	mov	sp, r7
  408572:	bd90      	pop	{r4, r7, pc}
  408574:	00408abd 	.word	0x00408abd
  408578:	20004428 	.word	0x20004428
  40857c:	00414824 	.word	0x00414824
  408580:	00408719 	.word	0x00408719
  408584:	00407589 	.word	0x00407589
  408588:	00406961 	.word	0x00406961

0040858c <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  40858c:	b580      	push	{r7, lr}
  40858e:	b086      	sub	sp, #24
  408590:	af00      	add	r7, sp, #0
  408592:	60f8      	str	r0, [r7, #12]
  408594:	60b9      	str	r1, [r7, #8]
  408596:	607a      	str	r2, [r7, #4]
  408598:	603b      	str	r3, [r7, #0]
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  40859a:	68bb      	ldr	r3, [r7, #8]
  40859c:	2b00      	cmp	r3, #0
  40859e:	d108      	bne.n	4085b2 <xTimerCreate+0x26>
	{
		pxNewTimer = NULL;
  4085a0:	2300      	movs	r3, #0
  4085a2:	617b      	str	r3, [r7, #20]
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  4085a4:	68bb      	ldr	r3, [r7, #8]
  4085a6:	2b00      	cmp	r3, #0
  4085a8:	d120      	bne.n	4085ec <xTimerCreate+0x60>
  4085aa:	4b13      	ldr	r3, [pc, #76]	; (4085f8 <xTimerCreate+0x6c>)
  4085ac:	4798      	blx	r3
  4085ae:	bf00      	nop
  4085b0:	e7fd      	b.n	4085ae <xTimerCreate+0x22>
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  4085b2:	2028      	movs	r0, #40	; 0x28
  4085b4:	4b11      	ldr	r3, [pc, #68]	; (4085fc <xTimerCreate+0x70>)
  4085b6:	4798      	blx	r3
  4085b8:	6178      	str	r0, [r7, #20]
		if( pxNewTimer != NULL )
  4085ba:	697b      	ldr	r3, [r7, #20]
  4085bc:	2b00      	cmp	r3, #0
  4085be:	d015      	beq.n	4085ec <xTimerCreate+0x60>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  4085c0:	4b0f      	ldr	r3, [pc, #60]	; (408600 <xTimerCreate+0x74>)
  4085c2:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  4085c4:	697b      	ldr	r3, [r7, #20]
  4085c6:	68fa      	ldr	r2, [r7, #12]
  4085c8:	601a      	str	r2, [r3, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  4085ca:	697b      	ldr	r3, [r7, #20]
  4085cc:	68ba      	ldr	r2, [r7, #8]
  4085ce:	619a      	str	r2, [r3, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  4085d0:	697b      	ldr	r3, [r7, #20]
  4085d2:	687a      	ldr	r2, [r7, #4]
  4085d4:	61da      	str	r2, [r3, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  4085d6:	697b      	ldr	r3, [r7, #20]
  4085d8:	683a      	ldr	r2, [r7, #0]
  4085da:	621a      	str	r2, [r3, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  4085dc:	697b      	ldr	r3, [r7, #20]
  4085de:	6a3a      	ldr	r2, [r7, #32]
  4085e0:	625a      	str	r2, [r3, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  4085e2:	697b      	ldr	r3, [r7, #20]
  4085e4:	3304      	adds	r3, #4
  4085e6:	4618      	mov	r0, r3
  4085e8:	4b06      	ldr	r3, [pc, #24]	; (408604 <xTimerCreate+0x78>)
  4085ea:	4798      	blx	r3
		{
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
  4085ec:	697b      	ldr	r3, [r7, #20]
}
  4085ee:	4618      	mov	r0, r3
  4085f0:	3718      	adds	r7, #24
  4085f2:	46bd      	mov	sp, r7
  4085f4:	bd80      	pop	{r7, pc}
  4085f6:	bf00      	nop
  4085f8:	00406961 	.word	0x00406961
  4085fc:	00406a21 	.word	0x00406a21
  408600:	00408abd 	.word	0x00408abd
  408604:	00406669 	.word	0x00406669

00408608 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  408608:	b590      	push	{r4, r7, lr}
  40860a:	b089      	sub	sp, #36	; 0x24
  40860c:	af00      	add	r7, sp, #0
  40860e:	60f8      	str	r0, [r7, #12]
  408610:	60b9      	str	r1, [r7, #8]
  408612:	607a      	str	r2, [r7, #4]
  408614:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
  408616:	2300      	movs	r3, #0
  408618:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  40861a:	4b1a      	ldr	r3, [pc, #104]	; (408684 <xTimerGenericCommand+0x7c>)
  40861c:	681b      	ldr	r3, [r3, #0]
  40861e:	2b00      	cmp	r3, #0
  408620:	d02a      	beq.n	408678 <xTimerGenericCommand+0x70>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  408622:	68bb      	ldr	r3, [r7, #8]
  408624:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
  408626:	687b      	ldr	r3, [r7, #4]
  408628:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  40862a:	68fb      	ldr	r3, [r7, #12]
  40862c:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
  40862e:	683b      	ldr	r3, [r7, #0]
  408630:	2b00      	cmp	r3, #0
  408632:	d118      	bne.n	408666 <xTimerGenericCommand+0x5e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  408634:	4b14      	ldr	r3, [pc, #80]	; (408688 <xTimerGenericCommand+0x80>)
  408636:	4798      	blx	r3
  408638:	4603      	mov	r3, r0
  40863a:	2b01      	cmp	r3, #1
  40863c:	d109      	bne.n	408652 <xTimerGenericCommand+0x4a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  40863e:	4b11      	ldr	r3, [pc, #68]	; (408684 <xTimerGenericCommand+0x7c>)
  408640:	6818      	ldr	r0, [r3, #0]
  408642:	f107 0110 	add.w	r1, r7, #16
  408646:	2300      	movs	r3, #0
  408648:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  40864a:	4c10      	ldr	r4, [pc, #64]	; (40868c <xTimerGenericCommand+0x84>)
  40864c:	47a0      	blx	r4
  40864e:	61f8      	str	r0, [r7, #28]
  408650:	e012      	b.n	408678 <xTimerGenericCommand+0x70>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  408652:	4b0c      	ldr	r3, [pc, #48]	; (408684 <xTimerGenericCommand+0x7c>)
  408654:	6818      	ldr	r0, [r3, #0]
  408656:	f107 0110 	add.w	r1, r7, #16
  40865a:	2300      	movs	r3, #0
  40865c:	2200      	movs	r2, #0
  40865e:	4c0b      	ldr	r4, [pc, #44]	; (40868c <xTimerGenericCommand+0x84>)
  408660:	47a0      	blx	r4
  408662:	61f8      	str	r0, [r7, #28]
  408664:	e008      	b.n	408678 <xTimerGenericCommand+0x70>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  408666:	4b07      	ldr	r3, [pc, #28]	; (408684 <xTimerGenericCommand+0x7c>)
  408668:	6818      	ldr	r0, [r3, #0]
  40866a:	f107 0110 	add.w	r1, r7, #16
  40866e:	2300      	movs	r3, #0
  408670:	683a      	ldr	r2, [r7, #0]
  408672:	4c07      	ldr	r4, [pc, #28]	; (408690 <xTimerGenericCommand+0x88>)
  408674:	47a0      	blx	r4
  408676:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
  408678:	69fb      	ldr	r3, [r7, #28]
}
  40867a:	4618      	mov	r0, r3
  40867c:	3724      	adds	r7, #36	; 0x24
  40867e:	46bd      	mov	sp, r7
  408680:	bd90      	pop	{r4, r7, pc}
  408682:	bf00      	nop
  408684:	20004428 	.word	0x20004428
  408688:	004083b5 	.word	0x004083b5
  40868c:	00406f09 	.word	0x00406f09
  408690:	00407071 	.word	0x00407071

00408694 <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
  408694:	b590      	push	{r4, r7, lr}
  408696:	b087      	sub	sp, #28
  408698:	af02      	add	r7, sp, #8
  40869a:	6078      	str	r0, [r7, #4]
  40869c:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40869e:	4b19      	ldr	r3, [pc, #100]	; (408704 <prvProcessExpiredTimer+0x70>)
  4086a0:	681b      	ldr	r3, [r3, #0]
  4086a2:	68db      	ldr	r3, [r3, #12]
  4086a4:	68db      	ldr	r3, [r3, #12]
  4086a6:	60fb      	str	r3, [r7, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  4086a8:	68fb      	ldr	r3, [r7, #12]
  4086aa:	3304      	adds	r3, #4
  4086ac:	4618      	mov	r0, r3
  4086ae:	4b16      	ldr	r3, [pc, #88]	; (408708 <prvProcessExpiredTimer+0x74>)
  4086b0:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  4086b2:	68fb      	ldr	r3, [r7, #12]
  4086b4:	69db      	ldr	r3, [r3, #28]
  4086b6:	2b01      	cmp	r3, #1
  4086b8:	d11b      	bne.n	4086f2 <prvProcessExpiredTimer+0x5e>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  4086ba:	68fb      	ldr	r3, [r7, #12]
  4086bc:	699a      	ldr	r2, [r3, #24]
  4086be:	687b      	ldr	r3, [r7, #4]
  4086c0:	18d1      	adds	r1, r2, r3
  4086c2:	687b      	ldr	r3, [r7, #4]
  4086c4:	683a      	ldr	r2, [r7, #0]
  4086c6:	68f8      	ldr	r0, [r7, #12]
  4086c8:	4c10      	ldr	r4, [pc, #64]	; (40870c <prvProcessExpiredTimer+0x78>)
  4086ca:	47a0      	blx	r4
  4086cc:	4603      	mov	r3, r0
  4086ce:	2b01      	cmp	r3, #1
  4086d0:	d10f      	bne.n	4086f2 <prvProcessExpiredTimer+0x5e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  4086d2:	2300      	movs	r3, #0
  4086d4:	9300      	str	r3, [sp, #0]
  4086d6:	2300      	movs	r3, #0
  4086d8:	687a      	ldr	r2, [r7, #4]
  4086da:	2100      	movs	r1, #0
  4086dc:	68f8      	ldr	r0, [r7, #12]
  4086de:	4c0c      	ldr	r4, [pc, #48]	; (408710 <prvProcessExpiredTimer+0x7c>)
  4086e0:	47a0      	blx	r4
  4086e2:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
  4086e4:	68bb      	ldr	r3, [r7, #8]
  4086e6:	2b00      	cmp	r3, #0
  4086e8:	d103      	bne.n	4086f2 <prvProcessExpiredTimer+0x5e>
  4086ea:	4b0a      	ldr	r3, [pc, #40]	; (408714 <prvProcessExpiredTimer+0x80>)
  4086ec:	4798      	blx	r3
  4086ee:	bf00      	nop
  4086f0:	e7fd      	b.n	4086ee <prvProcessExpiredTimer+0x5a>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4086f2:	68fb      	ldr	r3, [r7, #12]
  4086f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4086f6:	68f8      	ldr	r0, [r7, #12]
  4086f8:	4798      	blx	r3
}
  4086fa:	bf00      	nop
  4086fc:	3714      	adds	r7, #20
  4086fe:	46bd      	mov	sp, r7
  408700:	bd90      	pop	{r4, r7, pc}
  408702:	bf00      	nop
  408704:	20004420 	.word	0x20004420
  408708:	00406741 	.word	0x00406741
  40870c:	00408861 	.word	0x00408861
  408710:	00408609 	.word	0x00408609
  408714:	00406961 	.word	0x00406961

00408718 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  408718:	b580      	push	{r7, lr}
  40871a:	b084      	sub	sp, #16
  40871c:	af00      	add	r7, sp, #0
  40871e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  408720:	f107 0308 	add.w	r3, r7, #8
  408724:	4618      	mov	r0, r3
  408726:	4b05      	ldr	r3, [pc, #20]	; (40873c <prvTimerTask+0x24>)
  408728:	4798      	blx	r3
  40872a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  40872c:	68bb      	ldr	r3, [r7, #8]
  40872e:	4619      	mov	r1, r3
  408730:	68f8      	ldr	r0, [r7, #12]
  408732:	4b03      	ldr	r3, [pc, #12]	; (408740 <prvTimerTask+0x28>)
  408734:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  408736:	4b03      	ldr	r3, [pc, #12]	; (408744 <prvTimerTask+0x2c>)
  408738:	4798      	blx	r3
	}
  40873a:	e7f1      	b.n	408720 <prvTimerTask+0x8>
  40873c:	004087cd 	.word	0x004087cd
  408740:	00408749 	.word	0x00408749
  408744:	004088e9 	.word	0x004088e9

00408748 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
  408748:	b580      	push	{r7, lr}
  40874a:	b084      	sub	sp, #16
  40874c:	af00      	add	r7, sp, #0
  40874e:	6078      	str	r0, [r7, #4]
  408750:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  408752:	4b17      	ldr	r3, [pc, #92]	; (4087b0 <prvProcessTimerOrBlockTask+0x68>)
  408754:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  408756:	f107 0308 	add.w	r3, r7, #8
  40875a:	4618      	mov	r0, r3
  40875c:	4b15      	ldr	r3, [pc, #84]	; (4087b4 <prvProcessTimerOrBlockTask+0x6c>)
  40875e:	4798      	blx	r3
  408760:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  408762:	68bb      	ldr	r3, [r7, #8]
  408764:	2b00      	cmp	r3, #0
  408766:	d11d      	bne.n	4087a4 <prvProcessTimerOrBlockTask+0x5c>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  408768:	683b      	ldr	r3, [r7, #0]
  40876a:	2b00      	cmp	r3, #0
  40876c:	d10a      	bne.n	408784 <prvProcessTimerOrBlockTask+0x3c>
  40876e:	687a      	ldr	r2, [r7, #4]
  408770:	68fb      	ldr	r3, [r7, #12]
  408772:	429a      	cmp	r2, r3
  408774:	d806      	bhi.n	408784 <prvProcessTimerOrBlockTask+0x3c>
			{
				xTaskResumeAll();
  408776:	4b10      	ldr	r3, [pc, #64]	; (4087b8 <prvProcessTimerOrBlockTask+0x70>)
  408778:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  40877a:	68f9      	ldr	r1, [r7, #12]
  40877c:	6878      	ldr	r0, [r7, #4]
  40877e:	4b0f      	ldr	r3, [pc, #60]	; (4087bc <prvProcessTimerOrBlockTask+0x74>)
  408780:	4798      	blx	r3
		else
		{
			xTaskResumeAll();
		}
	}
}
  408782:	e011      	b.n	4087a8 <prvProcessTimerOrBlockTask+0x60>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  408784:	4b0e      	ldr	r3, [pc, #56]	; (4087c0 <prvProcessTimerOrBlockTask+0x78>)
  408786:	6818      	ldr	r0, [r3, #0]
  408788:	687a      	ldr	r2, [r7, #4]
  40878a:	68fb      	ldr	r3, [r7, #12]
  40878c:	1ad3      	subs	r3, r2, r3
  40878e:	4619      	mov	r1, r3
  408790:	4b0c      	ldr	r3, [pc, #48]	; (4087c4 <prvProcessTimerOrBlockTask+0x7c>)
  408792:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  408794:	4b08      	ldr	r3, [pc, #32]	; (4087b8 <prvProcessTimerOrBlockTask+0x70>)
  408796:	4798      	blx	r3
  408798:	4603      	mov	r3, r0
  40879a:	2b00      	cmp	r3, #0
  40879c:	d104      	bne.n	4087a8 <prvProcessTimerOrBlockTask+0x60>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  40879e:	4b0a      	ldr	r3, [pc, #40]	; (4087c8 <prvProcessTimerOrBlockTask+0x80>)
  4087a0:	4798      	blx	r3
		else
		{
			xTaskResumeAll();
		}
	}
}
  4087a2:	e001      	b.n	4087a8 <prvProcessTimerOrBlockTask+0x60>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  4087a4:	4b04      	ldr	r3, [pc, #16]	; (4087b8 <prvProcessTimerOrBlockTask+0x70>)
  4087a6:	4798      	blx	r3
		}
	}
}
  4087a8:	bf00      	nop
  4087aa:	3710      	adds	r7, #16
  4087ac:	46bd      	mov	sp, r7
  4087ae:	bd80      	pop	{r7, pc}
  4087b0:	00407aa1 	.word	0x00407aa1
  4087b4:	00408815 	.word	0x00408815
  4087b8:	00407abd 	.word	0x00407abd
  4087bc:	00408695 	.word	0x00408695
  4087c0:	20004428 	.word	0x20004428
  4087c4:	00407525 	.word	0x00407525
  4087c8:	00406901 	.word	0x00406901

004087cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
  4087cc:	b480      	push	{r7}
  4087ce:	b085      	sub	sp, #20
  4087d0:	af00      	add	r7, sp, #0
  4087d2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  4087d4:	4b0e      	ldr	r3, [pc, #56]	; (408810 <prvGetNextExpireTime+0x44>)
  4087d6:	681b      	ldr	r3, [r3, #0]
  4087d8:	681b      	ldr	r3, [r3, #0]
  4087da:	2b00      	cmp	r3, #0
  4087dc:	bf0c      	ite	eq
  4087de:	2301      	moveq	r3, #1
  4087e0:	2300      	movne	r3, #0
  4087e2:	b2db      	uxtb	r3, r3
  4087e4:	461a      	mov	r2, r3
  4087e6:	687b      	ldr	r3, [r7, #4]
  4087e8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  4087ea:	687b      	ldr	r3, [r7, #4]
  4087ec:	681b      	ldr	r3, [r3, #0]
  4087ee:	2b00      	cmp	r3, #0
  4087f0:	d105      	bne.n	4087fe <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4087f2:	4b07      	ldr	r3, [pc, #28]	; (408810 <prvGetNextExpireTime+0x44>)
  4087f4:	681b      	ldr	r3, [r3, #0]
  4087f6:	68db      	ldr	r3, [r3, #12]
  4087f8:	681b      	ldr	r3, [r3, #0]
  4087fa:	60fb      	str	r3, [r7, #12]
  4087fc:	e001      	b.n	408802 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  4087fe:	2300      	movs	r3, #0
  408800:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
  408802:	68fb      	ldr	r3, [r7, #12]
}
  408804:	4618      	mov	r0, r3
  408806:	3714      	adds	r7, #20
  408808:	46bd      	mov	sp, r7
  40880a:	bc80      	pop	{r7}
  40880c:	4770      	bx	lr
  40880e:	bf00      	nop
  408810:	20004420 	.word	0x20004420

00408814 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  408814:	b580      	push	{r7, lr}
  408816:	b084      	sub	sp, #16
  408818:	af00      	add	r7, sp, #0
  40881a:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  40881c:	4b0d      	ldr	r3, [pc, #52]	; (408854 <prvSampleTimeNow+0x40>)
  40881e:	4798      	blx	r3
  408820:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
  408822:	4b0d      	ldr	r3, [pc, #52]	; (408858 <prvSampleTimeNow+0x44>)
  408824:	681b      	ldr	r3, [r3, #0]
  408826:	68fa      	ldr	r2, [r7, #12]
  408828:	429a      	cmp	r2, r3
  40882a:	d208      	bcs.n	40883e <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
  40882c:	4b0a      	ldr	r3, [pc, #40]	; (408858 <prvSampleTimeNow+0x44>)
  40882e:	681b      	ldr	r3, [r3, #0]
  408830:	4618      	mov	r0, r3
  408832:	4b0a      	ldr	r3, [pc, #40]	; (40885c <prvSampleTimeNow+0x48>)
  408834:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  408836:	687b      	ldr	r3, [r7, #4]
  408838:	2201      	movs	r2, #1
  40883a:	601a      	str	r2, [r3, #0]
  40883c:	e002      	b.n	408844 <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  40883e:	687b      	ldr	r3, [r7, #4]
  408840:	2200      	movs	r2, #0
  408842:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  408844:	4a04      	ldr	r2, [pc, #16]	; (408858 <prvSampleTimeNow+0x44>)
  408846:	68fb      	ldr	r3, [r7, #12]
  408848:	6013      	str	r3, [r2, #0]

	return xTimeNow;
  40884a:	68fb      	ldr	r3, [r7, #12]
}
  40884c:	4618      	mov	r0, r3
  40884e:	3710      	adds	r7, #16
  408850:	46bd      	mov	sp, r7
  408852:	bd80      	pop	{r7, pc}
  408854:	00407bdd 	.word	0x00407bdd
  408858:	2000442c 	.word	0x2000442c
  40885c:	004089f5 	.word	0x004089f5

00408860 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  408860:	b580      	push	{r7, lr}
  408862:	b086      	sub	sp, #24
  408864:	af00      	add	r7, sp, #0
  408866:	60f8      	str	r0, [r7, #12]
  408868:	60b9      	str	r1, [r7, #8]
  40886a:	607a      	str	r2, [r7, #4]
  40886c:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
  40886e:	2300      	movs	r3, #0
  408870:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  408872:	68fb      	ldr	r3, [r7, #12]
  408874:	68ba      	ldr	r2, [r7, #8]
  408876:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  408878:	68fb      	ldr	r3, [r7, #12]
  40887a:	68fa      	ldr	r2, [r7, #12]
  40887c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  40887e:	68ba      	ldr	r2, [r7, #8]
  408880:	687b      	ldr	r3, [r7, #4]
  408882:	429a      	cmp	r2, r3
  408884:	d812      	bhi.n	4088ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  408886:	687a      	ldr	r2, [r7, #4]
  408888:	683b      	ldr	r3, [r7, #0]
  40888a:	1ad2      	subs	r2, r2, r3
  40888c:	68fb      	ldr	r3, [r7, #12]
  40888e:	699b      	ldr	r3, [r3, #24]
  408890:	429a      	cmp	r2, r3
  408892:	d302      	bcc.n	40889a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  408894:	2301      	movs	r3, #1
  408896:	617b      	str	r3, [r7, #20]
  408898:	e01b      	b.n	4088d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  40889a:	4b10      	ldr	r3, [pc, #64]	; (4088dc <prvInsertTimerInActiveList+0x7c>)
  40889c:	681a      	ldr	r2, [r3, #0]
  40889e:	68fb      	ldr	r3, [r7, #12]
  4088a0:	3304      	adds	r3, #4
  4088a2:	4619      	mov	r1, r3
  4088a4:	4610      	mov	r0, r2
  4088a6:	4b0e      	ldr	r3, [pc, #56]	; (4088e0 <prvInsertTimerInActiveList+0x80>)
  4088a8:	4798      	blx	r3
  4088aa:	e012      	b.n	4088d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  4088ac:	687a      	ldr	r2, [r7, #4]
  4088ae:	683b      	ldr	r3, [r7, #0]
  4088b0:	429a      	cmp	r2, r3
  4088b2:	d206      	bcs.n	4088c2 <prvInsertTimerInActiveList+0x62>
  4088b4:	68ba      	ldr	r2, [r7, #8]
  4088b6:	683b      	ldr	r3, [r7, #0]
  4088b8:	429a      	cmp	r2, r3
  4088ba:	d302      	bcc.n	4088c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  4088bc:	2301      	movs	r3, #1
  4088be:	617b      	str	r3, [r7, #20]
  4088c0:	e007      	b.n	4088d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4088c2:	4b08      	ldr	r3, [pc, #32]	; (4088e4 <prvInsertTimerInActiveList+0x84>)
  4088c4:	681a      	ldr	r2, [r3, #0]
  4088c6:	68fb      	ldr	r3, [r7, #12]
  4088c8:	3304      	adds	r3, #4
  4088ca:	4619      	mov	r1, r3
  4088cc:	4610      	mov	r0, r2
  4088ce:	4b04      	ldr	r3, [pc, #16]	; (4088e0 <prvInsertTimerInActiveList+0x80>)
  4088d0:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  4088d2:	697b      	ldr	r3, [r7, #20]
}
  4088d4:	4618      	mov	r0, r3
  4088d6:	3718      	adds	r7, #24
  4088d8:	46bd      	mov	sp, r7
  4088da:	bd80      	pop	{r7, pc}
  4088dc:	20004424 	.word	0x20004424
  4088e0:	004066d1 	.word	0x004066d1
  4088e4:	20004420 	.word	0x20004420

004088e8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  4088e8:	b590      	push	{r4, r7, lr}
  4088ea:	b08b      	sub	sp, #44	; 0x2c
  4088ec:	af02      	add	r7, sp, #8
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4088ee:	1d3b      	adds	r3, r7, #4
  4088f0:	4618      	mov	r0, r3
  4088f2:	4b38      	ldr	r3, [pc, #224]	; (4089d4 <prvProcessReceivedCommands+0xec>)
  4088f4:	4798      	blx	r3
  4088f6:	61f8      	str	r0, [r7, #28]

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  4088f8:	e05d      	b.n	4089b6 <prvProcessReceivedCommands+0xce>
	{
		pxTimer = xMessage.pxTimer;
  4088fa:	693b      	ldr	r3, [r7, #16]
  4088fc:	61bb      	str	r3, [r7, #24]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  4088fe:	69bb      	ldr	r3, [r7, #24]
  408900:	2b00      	cmp	r3, #0
  408902:	d008      	beq.n	408916 <prvProcessReceivedCommands+0x2e>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  408904:	69bb      	ldr	r3, [r7, #24]
  408906:	695b      	ldr	r3, [r3, #20]
  408908:	2b00      	cmp	r3, #0
  40890a:	d004      	beq.n	408916 <prvProcessReceivedCommands+0x2e>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  40890c:	69bb      	ldr	r3, [r7, #24]
  40890e:	3304      	adds	r3, #4
  408910:	4618      	mov	r0, r3
  408912:	4b31      	ldr	r3, [pc, #196]	; (4089d8 <prvProcessReceivedCommands+0xf0>)
  408914:	4798      	blx	r3
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  408916:	68bb      	ldr	r3, [r7, #8]
  408918:	2b03      	cmp	r3, #3
  40891a:	d84b      	bhi.n	4089b4 <prvProcessReceivedCommands+0xcc>
  40891c:	a201      	add	r2, pc, #4	; (adr r2, 408924 <prvProcessReceivedCommands+0x3c>)
  40891e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  408922:	bf00      	nop
  408924:	00408935 	.word	0x00408935
  408928:	004089b7 	.word	0x004089b7
  40892c:	00408983 	.word	0x00408983
  408930:	004089ad 	.word	0x004089ad
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  408934:	68fa      	ldr	r2, [r7, #12]
  408936:	69bb      	ldr	r3, [r7, #24]
  408938:	699b      	ldr	r3, [r3, #24]
  40893a:	18d1      	adds	r1, r2, r3
  40893c:	68fb      	ldr	r3, [r7, #12]
  40893e:	69fa      	ldr	r2, [r7, #28]
  408940:	69b8      	ldr	r0, [r7, #24]
  408942:	4c26      	ldr	r4, [pc, #152]	; (4089dc <prvProcessReceivedCommands+0xf4>)
  408944:	47a0      	blx	r4
  408946:	4603      	mov	r3, r0
  408948:	2b01      	cmp	r3, #1
  40894a:	d134      	bne.n	4089b6 <prvProcessReceivedCommands+0xce>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  40894c:	69bb      	ldr	r3, [r7, #24]
  40894e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  408950:	69b8      	ldr	r0, [r7, #24]
  408952:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  408954:	69bb      	ldr	r3, [r7, #24]
  408956:	69db      	ldr	r3, [r3, #28]
  408958:	2b01      	cmp	r3, #1
  40895a:	d12c      	bne.n	4089b6 <prvProcessReceivedCommands+0xce>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  40895c:	68fa      	ldr	r2, [r7, #12]
  40895e:	69bb      	ldr	r3, [r7, #24]
  408960:	699b      	ldr	r3, [r3, #24]
  408962:	441a      	add	r2, r3
  408964:	2300      	movs	r3, #0
  408966:	9300      	str	r3, [sp, #0]
  408968:	2300      	movs	r3, #0
  40896a:	2100      	movs	r1, #0
  40896c:	69b8      	ldr	r0, [r7, #24]
  40896e:	4c1c      	ldr	r4, [pc, #112]	; (4089e0 <prvProcessReceivedCommands+0xf8>)
  408970:	47a0      	blx	r4
  408972:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
  408974:	697b      	ldr	r3, [r7, #20]
  408976:	2b00      	cmp	r3, #0
  408978:	d11d      	bne.n	4089b6 <prvProcessReceivedCommands+0xce>
  40897a:	4b1a      	ldr	r3, [pc, #104]	; (4089e4 <prvProcessReceivedCommands+0xfc>)
  40897c:	4798      	blx	r3
  40897e:	bf00      	nop
  408980:	e7fd      	b.n	40897e <prvProcessReceivedCommands+0x96>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  408982:	68fa      	ldr	r2, [r7, #12]
  408984:	69bb      	ldr	r3, [r7, #24]
  408986:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  408988:	69bb      	ldr	r3, [r7, #24]
  40898a:	699b      	ldr	r3, [r3, #24]
  40898c:	2b00      	cmp	r3, #0
  40898e:	d103      	bne.n	408998 <prvProcessReceivedCommands+0xb0>
  408990:	4b14      	ldr	r3, [pc, #80]	; (4089e4 <prvProcessReceivedCommands+0xfc>)
  408992:	4798      	blx	r3
  408994:	bf00      	nop
  408996:	e7fd      	b.n	408994 <prvProcessReceivedCommands+0xac>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  408998:	69bb      	ldr	r3, [r7, #24]
  40899a:	699a      	ldr	r2, [r3, #24]
  40899c:	69fb      	ldr	r3, [r7, #28]
  40899e:	18d1      	adds	r1, r2, r3
  4089a0:	69fb      	ldr	r3, [r7, #28]
  4089a2:	69fa      	ldr	r2, [r7, #28]
  4089a4:	69b8      	ldr	r0, [r7, #24]
  4089a6:	4c0d      	ldr	r4, [pc, #52]	; (4089dc <prvProcessReceivedCommands+0xf4>)
  4089a8:	47a0      	blx	r4
				break;
  4089aa:	e004      	b.n	4089b6 <prvProcessReceivedCommands+0xce>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  4089ac:	69b8      	ldr	r0, [r7, #24]
  4089ae:	4b0e      	ldr	r3, [pc, #56]	; (4089e8 <prvProcessReceivedCommands+0x100>)
  4089b0:	4798      	blx	r3
				break;
  4089b2:	e000      	b.n	4089b6 <prvProcessReceivedCommands+0xce>

			default	:
				/* Don't expect to get here. */
				break;
  4089b4:	bf00      	nop

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  4089b6:	4b0d      	ldr	r3, [pc, #52]	; (4089ec <prvProcessReceivedCommands+0x104>)
  4089b8:	6818      	ldr	r0, [r3, #0]
  4089ba:	f107 0108 	add.w	r1, r7, #8
  4089be:	2300      	movs	r3, #0
  4089c0:	2200      	movs	r2, #0
  4089c2:	4c0b      	ldr	r4, [pc, #44]	; (4089f0 <prvProcessReceivedCommands+0x108>)
  4089c4:	47a0      	blx	r4
  4089c6:	4603      	mov	r3, r0
  4089c8:	2b00      	cmp	r3, #0
  4089ca:	d196      	bne.n	4088fa <prvProcessReceivedCommands+0x12>
			default	:
				/* Don't expect to get here. */
				break;
		}
	}
}
  4089cc:	bf00      	nop
  4089ce:	3724      	adds	r7, #36	; 0x24
  4089d0:	46bd      	mov	sp, r7
  4089d2:	bd90      	pop	{r4, r7, pc}
  4089d4:	00408815 	.word	0x00408815
  4089d8:	00406741 	.word	0x00406741
  4089dc:	00408861 	.word	0x00408861
  4089e0:	00408609 	.word	0x00408609
  4089e4:	00406961 	.word	0x00406961
  4089e8:	00406b2d 	.word	0x00406b2d
  4089ec:	20004428 	.word	0x20004428
  4089f0:	0040712d 	.word	0x0040712d

004089f4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
  4089f4:	b590      	push	{r4, r7, lr}
  4089f6:	b08b      	sub	sp, #44	; 0x2c
  4089f8:	af02      	add	r7, sp, #8
  4089fa:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4089fc:	e03e      	b.n	408a7c <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4089fe:	4b29      	ldr	r3, [pc, #164]	; (408aa4 <prvSwitchTimerLists+0xb0>)
  408a00:	681b      	ldr	r3, [r3, #0]
  408a02:	68db      	ldr	r3, [r3, #12]
  408a04:	681b      	ldr	r3, [r3, #0]
  408a06:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  408a08:	4b26      	ldr	r3, [pc, #152]	; (408aa4 <prvSwitchTimerLists+0xb0>)
  408a0a:	681b      	ldr	r3, [r3, #0]
  408a0c:	68db      	ldr	r3, [r3, #12]
  408a0e:	68db      	ldr	r3, [r3, #12]
  408a10:	61bb      	str	r3, [r7, #24]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  408a12:	69bb      	ldr	r3, [r7, #24]
  408a14:	3304      	adds	r3, #4
  408a16:	4618      	mov	r0, r3
  408a18:	4b23      	ldr	r3, [pc, #140]	; (408aa8 <prvSwitchTimerLists+0xb4>)
  408a1a:	4798      	blx	r3

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  408a1c:	69bb      	ldr	r3, [r7, #24]
  408a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  408a20:	69b8      	ldr	r0, [r7, #24]
  408a22:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  408a24:	69bb      	ldr	r3, [r7, #24]
  408a26:	69db      	ldr	r3, [r3, #28]
  408a28:	2b01      	cmp	r3, #1
  408a2a:	d127      	bne.n	408a7c <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  408a2c:	69bb      	ldr	r3, [r7, #24]
  408a2e:	699a      	ldr	r2, [r3, #24]
  408a30:	69fb      	ldr	r3, [r7, #28]
  408a32:	4413      	add	r3, r2
  408a34:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
  408a36:	697a      	ldr	r2, [r7, #20]
  408a38:	69fb      	ldr	r3, [r7, #28]
  408a3a:	429a      	cmp	r2, r3
  408a3c:	d90e      	bls.n	408a5c <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  408a3e:	69bb      	ldr	r3, [r7, #24]
  408a40:	697a      	ldr	r2, [r7, #20]
  408a42:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  408a44:	69bb      	ldr	r3, [r7, #24]
  408a46:	69ba      	ldr	r2, [r7, #24]
  408a48:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  408a4a:	4b16      	ldr	r3, [pc, #88]	; (408aa4 <prvSwitchTimerLists+0xb0>)
  408a4c:	681a      	ldr	r2, [r3, #0]
  408a4e:	69bb      	ldr	r3, [r7, #24]
  408a50:	3304      	adds	r3, #4
  408a52:	4619      	mov	r1, r3
  408a54:	4610      	mov	r0, r2
  408a56:	4b15      	ldr	r3, [pc, #84]	; (408aac <prvSwitchTimerLists+0xb8>)
  408a58:	4798      	blx	r3
  408a5a:	e00f      	b.n	408a7c <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  408a5c:	2300      	movs	r3, #0
  408a5e:	9300      	str	r3, [sp, #0]
  408a60:	2300      	movs	r3, #0
  408a62:	69fa      	ldr	r2, [r7, #28]
  408a64:	2100      	movs	r1, #0
  408a66:	69b8      	ldr	r0, [r7, #24]
  408a68:	4c11      	ldr	r4, [pc, #68]	; (408ab0 <prvSwitchTimerLists+0xbc>)
  408a6a:	47a0      	blx	r4
  408a6c:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
  408a6e:	693b      	ldr	r3, [r7, #16]
  408a70:	2b00      	cmp	r3, #0
  408a72:	d103      	bne.n	408a7c <prvSwitchTimerLists+0x88>
  408a74:	4b0f      	ldr	r3, [pc, #60]	; (408ab4 <prvSwitchTimerLists+0xc0>)
  408a76:	4798      	blx	r3
  408a78:	bf00      	nop
  408a7a:	e7fd      	b.n	408a78 <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  408a7c:	4b09      	ldr	r3, [pc, #36]	; (408aa4 <prvSwitchTimerLists+0xb0>)
  408a7e:	681b      	ldr	r3, [r3, #0]
  408a80:	681b      	ldr	r3, [r3, #0]
  408a82:	2b00      	cmp	r3, #0
  408a84:	d1bb      	bne.n	4089fe <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
  408a86:	4b07      	ldr	r3, [pc, #28]	; (408aa4 <prvSwitchTimerLists+0xb0>)
  408a88:	681b      	ldr	r3, [r3, #0]
  408a8a:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
  408a8c:	4b0a      	ldr	r3, [pc, #40]	; (408ab8 <prvSwitchTimerLists+0xc4>)
  408a8e:	681b      	ldr	r3, [r3, #0]
  408a90:	4a04      	ldr	r2, [pc, #16]	; (408aa4 <prvSwitchTimerLists+0xb0>)
  408a92:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
  408a94:	4a08      	ldr	r2, [pc, #32]	; (408ab8 <prvSwitchTimerLists+0xc4>)
  408a96:	68fb      	ldr	r3, [r7, #12]
  408a98:	6013      	str	r3, [r2, #0]
}
  408a9a:	bf00      	nop
  408a9c:	3724      	adds	r7, #36	; 0x24
  408a9e:	46bd      	mov	sp, r7
  408aa0:	bd90      	pop	{r4, r7, pc}
  408aa2:	bf00      	nop
  408aa4:	20004420 	.word	0x20004420
  408aa8:	00406741 	.word	0x00406741
  408aac:	004066d1 	.word	0x004066d1
  408ab0:	00408609 	.word	0x00408609
  408ab4:	00406961 	.word	0x00406961
  408ab8:	20004424 	.word	0x20004424

00408abc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  408abc:	b580      	push	{r7, lr}
  408abe:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  408ac0:	4b0e      	ldr	r3, [pc, #56]	; (408afc <prvCheckForValidListAndQueue+0x40>)
  408ac2:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  408ac4:	4b0e      	ldr	r3, [pc, #56]	; (408b00 <prvCheckForValidListAndQueue+0x44>)
  408ac6:	681b      	ldr	r3, [r3, #0]
  408ac8:	2b00      	cmp	r3, #0
  408aca:	d113      	bne.n	408af4 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
  408acc:	480d      	ldr	r0, [pc, #52]	; (408b04 <prvCheckForValidListAndQueue+0x48>)
  408ace:	4b0e      	ldr	r3, [pc, #56]	; (408b08 <prvCheckForValidListAndQueue+0x4c>)
  408ad0:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  408ad2:	480e      	ldr	r0, [pc, #56]	; (408b0c <prvCheckForValidListAndQueue+0x50>)
  408ad4:	4b0c      	ldr	r3, [pc, #48]	; (408b08 <prvCheckForValidListAndQueue+0x4c>)
  408ad6:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  408ad8:	4b0d      	ldr	r3, [pc, #52]	; (408b10 <prvCheckForValidListAndQueue+0x54>)
  408ada:	4a0a      	ldr	r2, [pc, #40]	; (408b04 <prvCheckForValidListAndQueue+0x48>)
  408adc:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  408ade:	4b0d      	ldr	r3, [pc, #52]	; (408b14 <prvCheckForValidListAndQueue+0x58>)
  408ae0:	4a0a      	ldr	r2, [pc, #40]	; (408b0c <prvCheckForValidListAndQueue+0x50>)
  408ae2:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  408ae4:	2200      	movs	r2, #0
  408ae6:	210c      	movs	r1, #12
  408ae8:	2005      	movs	r0, #5
  408aea:	4b0b      	ldr	r3, [pc, #44]	; (408b18 <prvCheckForValidListAndQueue+0x5c>)
  408aec:	4798      	blx	r3
  408aee:	4602      	mov	r2, r0
  408af0:	4b03      	ldr	r3, [pc, #12]	; (408b00 <prvCheckForValidListAndQueue+0x44>)
  408af2:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  408af4:	4b09      	ldr	r3, [pc, #36]	; (408b1c <prvCheckForValidListAndQueue+0x60>)
  408af6:	4798      	blx	r3
}
  408af8:	bf00      	nop
  408afa:	bd80      	pop	{r7, pc}
  408afc:	00406919 	.word	0x00406919
  408b00:	20004428 	.word	0x20004428
  408b04:	200043f8 	.word	0x200043f8
  408b08:	00406629 	.word	0x00406629
  408b0c:	2000440c 	.word	0x2000440c
  408b10:	20004420 	.word	0x20004420
  408b14:	20004424 	.word	0x20004424
  408b18:	00406d89 	.word	0x00406d89
  408b1c:	00406939 	.word	0x00406939

00408b20 <initIMUQueue>:
double gGyro[2][NUM_AXIS] = { {0} };	
double anglePure = 0;
double angleComplFilter = 0;
double angleKalman = 0;

static void initIMUQueue(void){
  408b20:	b590      	push	{r4, r7, lr}
  408b22:	b083      	sub	sp, #12
  408b24:	af00      	add	r7, sp, #0
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  408b26:	2300      	movs	r3, #0
  408b28:	71fb      	strb	r3, [r7, #7]
  408b2a:	e062      	b.n	408bf2 <initIMUQueue+0xd2>
		xQueueAcel[0][i] = xQueueCreate(1, sizeof(double));
  408b2c:	79fc      	ldrb	r4, [r7, #7]
  408b2e:	2200      	movs	r2, #0
  408b30:	2108      	movs	r1, #8
  408b32:	2001      	movs	r0, #1
  408b34:	4b32      	ldr	r3, [pc, #200]	; (408c00 <initIMUQueue+0xe0>)
  408b36:	4798      	blx	r3
  408b38:	4602      	mov	r2, r0
  408b3a:	4b32      	ldr	r3, [pc, #200]	; (408c04 <initIMUQueue+0xe4>)
  408b3c:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		xQueueAcel[1][i] = xQueueCreate(1, sizeof(double));
  408b40:	79fc      	ldrb	r4, [r7, #7]
  408b42:	2200      	movs	r2, #0
  408b44:	2108      	movs	r1, #8
  408b46:	2001      	movs	r0, #1
  408b48:	4b2d      	ldr	r3, [pc, #180]	; (408c00 <initIMUQueue+0xe0>)
  408b4a:	4798      	blx	r3
  408b4c:	4601      	mov	r1, r0
  408b4e:	4a2d      	ldr	r2, [pc, #180]	; (408c04 <initIMUQueue+0xe4>)
  408b50:	1ce3      	adds	r3, r4, #3
  408b52:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if ( (xQueueAcel[0][i] == NULL) || (xQueueAcel[1][i] == NULL) ){
  408b56:	79fb      	ldrb	r3, [r7, #7]
  408b58:	4a2a      	ldr	r2, [pc, #168]	; (408c04 <initIMUQueue+0xe4>)
  408b5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  408b5e:	2b00      	cmp	r3, #0
  408b60:	d006      	beq.n	408b70 <initIMUQueue+0x50>
  408b62:	79fb      	ldrb	r3, [r7, #7]
  408b64:	4a27      	ldr	r2, [pc, #156]	; (408c04 <initIMUQueue+0xe4>)
  408b66:	3303      	adds	r3, #3
  408b68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  408b6c:	2b00      	cmp	r3, #0
  408b6e:	d103      	bne.n	408b78 <initIMUQueue+0x58>
			LED_On(LED2_GPIO);
  408b70:	2019      	movs	r0, #25
  408b72:	4b25      	ldr	r3, [pc, #148]	; (408c08 <initIMUQueue+0xe8>)
  408b74:	4798      	blx	r3
			while(1);
  408b76:	e7fe      	b.n	408b76 <initIMUQueue+0x56>
		}
		xQueueAngle[i] = xQueueCreate(1, sizeof(double));
  408b78:	79fc      	ldrb	r4, [r7, #7]
  408b7a:	2200      	movs	r2, #0
  408b7c:	2108      	movs	r1, #8
  408b7e:	2001      	movs	r0, #1
  408b80:	4b1f      	ldr	r3, [pc, #124]	; (408c00 <initIMUQueue+0xe0>)
  408b82:	4798      	blx	r3
  408b84:	4602      	mov	r2, r0
  408b86:	4b21      	ldr	r3, [pc, #132]	; (408c0c <initIMUQueue+0xec>)
  408b88:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueAngle[i] == NULL){
  408b8c:	79fb      	ldrb	r3, [r7, #7]
  408b8e:	4a1f      	ldr	r2, [pc, #124]	; (408c0c <initIMUQueue+0xec>)
  408b90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  408b94:	2b00      	cmp	r3, #0
  408b96:	d103      	bne.n	408ba0 <initIMUQueue+0x80>
			LED_On(LED2_GPIO);
  408b98:	2019      	movs	r0, #25
  408b9a:	4b1b      	ldr	r3, [pc, #108]	; (408c08 <initIMUQueue+0xe8>)
  408b9c:	4798      	blx	r3
			while(1);
  408b9e:	e7fe      	b.n	408b9e <initIMUQueue+0x7e>
		}
		xQueueGyro[0][i] = xQueueCreate(1, sizeof(double));
  408ba0:	79fc      	ldrb	r4, [r7, #7]
  408ba2:	2200      	movs	r2, #0
  408ba4:	2108      	movs	r1, #8
  408ba6:	2001      	movs	r0, #1
  408ba8:	4b15      	ldr	r3, [pc, #84]	; (408c00 <initIMUQueue+0xe0>)
  408baa:	4798      	blx	r3
  408bac:	4602      	mov	r2, r0
  408bae:	4b18      	ldr	r3, [pc, #96]	; (408c10 <initIMUQueue+0xf0>)
  408bb0:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		xQueueGyro[1][i] = xQueueCreate(1, sizeof(double));
  408bb4:	79fc      	ldrb	r4, [r7, #7]
  408bb6:	2200      	movs	r2, #0
  408bb8:	2108      	movs	r1, #8
  408bba:	2001      	movs	r0, #1
  408bbc:	4b10      	ldr	r3, [pc, #64]	; (408c00 <initIMUQueue+0xe0>)
  408bbe:	4798      	blx	r3
  408bc0:	4601      	mov	r1, r0
  408bc2:	4a13      	ldr	r2, [pc, #76]	; (408c10 <initIMUQueue+0xf0>)
  408bc4:	1ce3      	adds	r3, r4, #3
  408bc6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if ( (xQueueGyro[0][i] == NULL) || (xQueueGyro[1][i] == NULL) ){
  408bca:	79fb      	ldrb	r3, [r7, #7]
  408bcc:	4a10      	ldr	r2, [pc, #64]	; (408c10 <initIMUQueue+0xf0>)
  408bce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  408bd2:	2b00      	cmp	r3, #0
  408bd4:	d006      	beq.n	408be4 <initIMUQueue+0xc4>
  408bd6:	79fb      	ldrb	r3, [r7, #7]
  408bd8:	4a0d      	ldr	r2, [pc, #52]	; (408c10 <initIMUQueue+0xf0>)
  408bda:	3303      	adds	r3, #3
  408bdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  408be0:	2b00      	cmp	r3, #0
  408be2:	d103      	bne.n	408bec <initIMUQueue+0xcc>
			LED_On(LED2_GPIO);
  408be4:	2019      	movs	r0, #25
  408be6:	4b08      	ldr	r3, [pc, #32]	; (408c08 <initIMUQueue+0xe8>)
  408be8:	4798      	blx	r3
			while(1);
  408bea:	e7fe      	b.n	408bea <initIMUQueue+0xca>
double angleKalman = 0;

static void initIMUQueue(void){
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  408bec:	79fb      	ldrb	r3, [r7, #7]
  408bee:	3301      	adds	r3, #1
  408bf0:	71fb      	strb	r3, [r7, #7]
  408bf2:	79fb      	ldrb	r3, [r7, #7]
  408bf4:	2b02      	cmp	r3, #2
  408bf6:	d999      	bls.n	408b2c <initIMUQueue+0xc>
		if ( (xQueueGyro[0][i] == NULL) || (xQueueGyro[1][i] == NULL) ){
			LED_On(LED2_GPIO);
			while(1);
		}
	}
}
  408bf8:	bf00      	nop
  408bfa:	370c      	adds	r7, #12
  408bfc:	46bd      	mov	sp, r7
  408bfe:	bd90      	pop	{r4, r7, pc}
  408c00:	00406d89 	.word	0x00406d89
  408c04:	20004618 	.word	0x20004618
  408c08:	0040456d 	.word	0x0040456d
  408c0c:	200045c0 	.word	0x200045c0
  408c10:	200045cc 	.word	0x200045cc

00408c14 <vTimerIMU>:

static void vTimerIMU(void *pvParameters){
  408c14:	b590      	push	{r4, r7, lr}
  408c16:	b083      	sub	sp, #12
  408c18:	af00      	add	r7, sp, #0
  408c1a:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(xSemIMUInt);
  408c1c:	4b05      	ldr	r3, [pc, #20]	; (408c34 <vTimerIMU+0x20>)
  408c1e:	6818      	ldr	r0, [r3, #0]
  408c20:	2300      	movs	r3, #0
  408c22:	2200      	movs	r2, #0
  408c24:	2100      	movs	r1, #0
  408c26:	4c04      	ldr	r4, [pc, #16]	; (408c38 <vTimerIMU+0x24>)
  408c28:	47a0      	blx	r4
}
  408c2a:	bf00      	nop
  408c2c:	370c      	adds	r7, #12
  408c2e:	46bd      	mov	sp, r7
  408c30:	bd90      	pop	{r4, r7, pc}
  408c32:	bf00      	nop
  408c34:	200045bc 	.word	0x200045bc
  408c38:	00406f09 	.word	0x00406f09

00408c3c <cTaskSample>:
void intpin_handler(uint32_t id, uint32_t mask){
	lastTickCounter = g_tickCounter;
	xSemaphoreGiveFromISR(xSemIMUInt, NULL);
}

void cTaskSample(commVar val){
  408c3c:	b590      	push	{r4, r7, lr}
  408c3e:	b089      	sub	sp, #36	; 0x24
  408c40:	af02      	add	r7, sp, #8
  408c42:	463c      	mov	r4, r7
  408c44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	float value = val.value;
  408c48:	68bb      	ldr	r3, [r7, #8]
  408c4a:	617b      	str	r3, [r7, #20]
	
	switch (val.type)
  408c4c:	793b      	ldrb	r3, [r7, #4]
  408c4e:	2b00      	cmp	r3, #0
  408c50:	d03b      	beq.n	408cca <cTaskSample+0x8e>
  408c52:	2b01      	cmp	r3, #1
  408c54:	d000      	beq.n	408c58 <cTaskSample+0x1c>
		break;
		case cGet:
			printf_mux("IMUSample = %lu ms\r\n", (timerIMU));
		break;
	}
}
  408c56:	e03f      	b.n	408cd8 <cTaskSample+0x9c>
	float value = val.value;
	
	switch (val.type)
	{
		case cSet:
			if (value > 0){
  408c58:	4b21      	ldr	r3, [pc, #132]	; (408ce0 <cTaskSample+0xa4>)
  408c5a:	f04f 0100 	mov.w	r1, #0
  408c5e:	6978      	ldr	r0, [r7, #20]
  408c60:	4798      	blx	r3
  408c62:	4603      	mov	r3, r0
  408c64:	2b00      	cmp	r3, #0
  408c66:	d025      	beq.n	408cb4 <cTaskSample+0x78>
				timerIMU = (uint32_t)value;
  408c68:	4b1e      	ldr	r3, [pc, #120]	; (408ce4 <cTaskSample+0xa8>)
  408c6a:	6978      	ldr	r0, [r7, #20]
  408c6c:	4798      	blx	r3
  408c6e:	4602      	mov	r2, r0
  408c70:	4b1d      	ldr	r3, [pc, #116]	; (408ce8 <cTaskSample+0xac>)
  408c72:	601a      	str	r2, [r3, #0]
				dt = (((double)timerIMU)/ ((double)configTICK_RATE_HZ));
  408c74:	4b1c      	ldr	r3, [pc, #112]	; (408ce8 <cTaskSample+0xac>)
  408c76:	681a      	ldr	r2, [r3, #0]
  408c78:	4b1c      	ldr	r3, [pc, #112]	; (408cec <cTaskSample+0xb0>)
  408c7a:	4610      	mov	r0, r2
  408c7c:	4798      	blx	r3
  408c7e:	4c1c      	ldr	r4, [pc, #112]	; (408cf0 <cTaskSample+0xb4>)
  408c80:	f04f 0200 	mov.w	r2, #0
  408c84:	4b1b      	ldr	r3, [pc, #108]	; (408cf4 <cTaskSample+0xb8>)
  408c86:	47a0      	blx	r4
  408c88:	4603      	mov	r3, r0
  408c8a:	460c      	mov	r4, r1
  408c8c:	4a1a      	ldr	r2, [pc, #104]	; (408cf8 <cTaskSample+0xbc>)
  408c8e:	e9c2 3400 	strd	r3, r4, [r2]
				xTimerChangePeriod(xTimerIMU, timerIMU, 0);
  408c92:	4b1a      	ldr	r3, [pc, #104]	; (408cfc <cTaskSample+0xc0>)
  408c94:	6818      	ldr	r0, [r3, #0]
  408c96:	4b14      	ldr	r3, [pc, #80]	; (408ce8 <cTaskSample+0xac>)
  408c98:	681a      	ldr	r2, [r3, #0]
  408c9a:	2300      	movs	r3, #0
  408c9c:	9300      	str	r3, [sp, #0]
  408c9e:	2300      	movs	r3, #0
  408ca0:	2102      	movs	r1, #2
  408ca2:	4c17      	ldr	r4, [pc, #92]	; (408d00 <cTaskSample+0xc4>)
  408ca4:	47a0      	blx	r4
				printf_mux("IMUSample = %lu ms\r\n", (timerIMU));
  408ca6:	4b10      	ldr	r3, [pc, #64]	; (408ce8 <cTaskSample+0xac>)
  408ca8:	681b      	ldr	r3, [r3, #0]
  408caa:	4619      	mov	r1, r3
  408cac:	4815      	ldr	r0, [pc, #84]	; (408d04 <cTaskSample+0xc8>)
  408cae:	4b16      	ldr	r3, [pc, #88]	; (408d08 <cTaskSample+0xcc>)
  408cb0:	4798      	blx	r3
			} else {
				printf_mux("IMUSample Value Error [%f]\r\n", value);
			}
		break;
  408cb2:	e011      	b.n	408cd8 <cTaskSample+0x9c>
				timerIMU = (uint32_t)value;
				dt = (((double)timerIMU)/ ((double)configTICK_RATE_HZ));
				xTimerChangePeriod(xTimerIMU, timerIMU, 0);
				printf_mux("IMUSample = %lu ms\r\n", (timerIMU));
			} else {
				printf_mux("IMUSample Value Error [%f]\r\n", value);
  408cb4:	4b15      	ldr	r3, [pc, #84]	; (408d0c <cTaskSample+0xd0>)
  408cb6:	6978      	ldr	r0, [r7, #20]
  408cb8:	4798      	blx	r3
  408cba:	4603      	mov	r3, r0
  408cbc:	460c      	mov	r4, r1
  408cbe:	461a      	mov	r2, r3
  408cc0:	4623      	mov	r3, r4
  408cc2:	4813      	ldr	r0, [pc, #76]	; (408d10 <cTaskSample+0xd4>)
  408cc4:	4910      	ldr	r1, [pc, #64]	; (408d08 <cTaskSample+0xcc>)
  408cc6:	4788      	blx	r1
			}
		break;
  408cc8:	e006      	b.n	408cd8 <cTaskSample+0x9c>
		case cGet:
			printf_mux("IMUSample = %lu ms\r\n", (timerIMU));
  408cca:	4b07      	ldr	r3, [pc, #28]	; (408ce8 <cTaskSample+0xac>)
  408ccc:	681b      	ldr	r3, [r3, #0]
  408cce:	4619      	mov	r1, r3
  408cd0:	480c      	ldr	r0, [pc, #48]	; (408d04 <cTaskSample+0xc8>)
  408cd2:	4b0d      	ldr	r3, [pc, #52]	; (408d08 <cTaskSample+0xcc>)
  408cd4:	4798      	blx	r3
		break;
  408cd6:	bf00      	nop
	}
}
  408cd8:	bf00      	nop
  408cda:	371c      	adds	r7, #28
  408cdc:	46bd      	mov	sp, r7
  408cde:	bd90      	pop	{r4, r7, pc}
  408ce0:	0040b925 	.word	0x0040b925
  408ce4:	0040b939 	.word	0x0040b939
  408ce8:	200001b0 	.word	0x200001b0
  408cec:	0040ac55 	.word	0x0040ac55
  408cf0:	0040af95 	.word	0x0040af95
  408cf4:	408f4000 	.word	0x408f4000
  408cf8:	200001a8 	.word	0x200001a8
  408cfc:	20004630 	.word	0x20004630
  408d00:	00408609 	.word	0x00408609
  408d04:	0041482c 	.word	0x0041482c
  408d08:	00401d21 	.word	0x00401d21
  408d0c:	0040ac99 	.word	0x0040ac99
  408d10:	00414844 	.word	0x00414844

00408d14 <initializeIMUVariables>:

static void initializeIMUVariables(void){
  408d14:	b598      	push	{r3, r4, r7, lr}
  408d16:	af00      	add	r7, sp, #0
	memset(gAcel, 0, sizeof(gAcel));
  408d18:	2230      	movs	r2, #48	; 0x30
  408d1a:	2100      	movs	r1, #0
  408d1c:	4824      	ldr	r0, [pc, #144]	; (408db0 <initializeIMUVariables+0x9c>)
  408d1e:	4b25      	ldr	r3, [pc, #148]	; (408db4 <initializeIMUVariables+0xa0>)
  408d20:	4798      	blx	r3
	memset(gGyro, 0, sizeof(gGyro));
  408d22:	2230      	movs	r2, #48	; 0x30
  408d24:	2100      	movs	r1, #0
  408d26:	4824      	ldr	r0, [pc, #144]	; (408db8 <initializeIMUVariables+0xa4>)
  408d28:	4b22      	ldr	r3, [pc, #136]	; (408db4 <initializeIMUVariables+0xa0>)
  408d2a:	4798      	blx	r3
	anglePure = 0;
  408d2c:	4a23      	ldr	r2, [pc, #140]	; (408dbc <initializeIMUVariables+0xa8>)
  408d2e:	f04f 0300 	mov.w	r3, #0
  408d32:	f04f 0400 	mov.w	r4, #0
  408d36:	e9c2 3400 	strd	r3, r4, [r2]
	angleComplFilter = initComplFilter(IMU_High);
  408d3a:	2069      	movs	r0, #105	; 0x69
  408d3c:	4b20      	ldr	r3, [pc, #128]	; (408dc0 <initializeIMUVariables+0xac>)
  408d3e:	4798      	blx	r3
  408d40:	4603      	mov	r3, r0
  408d42:	460c      	mov	r4, r1
  408d44:	4a1f      	ldr	r2, [pc, #124]	; (408dc4 <initializeIMUVariables+0xb0>)
  408d46:	e9c2 3400 	strd	r3, r4, [r2]
	angleKalman = angleComplFilter;
  408d4a:	4b1e      	ldr	r3, [pc, #120]	; (408dc4 <initializeIMUVariables+0xb0>)
  408d4c:	cb18      	ldmia	r3, {r3, r4}
  408d4e:	4a1e      	ldr	r2, [pc, #120]	; (408dc8 <initializeIMUVariables+0xb4>)
  408d50:	e9c2 3400 	strd	r3, r4, [r2]
	
	//Init Kalman Constants:
	kalmanC.angleInit	=	angleKalman;
  408d54:	4b1c      	ldr	r3, [pc, #112]	; (408dc8 <initializeIMUVariables+0xb4>)
  408d56:	cb18      	ldmia	r3, {r3, r4}
  408d58:	4a1c      	ldr	r2, [pc, #112]	; (408dcc <initializeIMUVariables+0xb8>)
  408d5a:	e9c2 3406 	strd	r3, r4, [r2, #24]
	kalmanC.bias		=	0;
  408d5e:	4a1b      	ldr	r2, [pc, #108]	; (408dcc <initializeIMUVariables+0xb8>)
  408d60:	f04f 0300 	mov.w	r3, #0
  408d64:	f04f 0400 	mov.w	r4, #0
  408d68:	e9c2 3408 	strd	r3, r4, [r2, #32]
	kalmanC.P[0][0]		=	0;
  408d6c:	4a17      	ldr	r2, [pc, #92]	; (408dcc <initializeIMUVariables+0xb8>)
  408d6e:	f04f 0300 	mov.w	r3, #0
  408d72:	f04f 0400 	mov.w	r4, #0
  408d76:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	kalmanC.P[0][1]		=	0;
  408d7a:	4a14      	ldr	r2, [pc, #80]	; (408dcc <initializeIMUVariables+0xb8>)
  408d7c:	f04f 0300 	mov.w	r3, #0
  408d80:	f04f 0400 	mov.w	r4, #0
  408d84:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	kalmanC.P[1][0]		=	0;
  408d88:	4a10      	ldr	r2, [pc, #64]	; (408dcc <initializeIMUVariables+0xb8>)
  408d8a:	f04f 0300 	mov.w	r3, #0
  408d8e:	f04f 0400 	mov.w	r4, #0
  408d92:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	kalmanC.P[1][1]		=	0;
  408d96:	4a0d      	ldr	r2, [pc, #52]	; (408dcc <initializeIMUVariables+0xb8>)
  408d98:	f04f 0300 	mov.w	r3, #0
  408d9c:	f04f 0400 	mov.w	r4, #0
  408da0:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	
	initKalman(&kalmanC);
  408da4:	4809      	ldr	r0, [pc, #36]	; (408dcc <initializeIMUVariables+0xb8>)
  408da6:	4b0a      	ldr	r3, [pc, #40]	; (408dd0 <initializeIMUVariables+0xbc>)
  408da8:	4798      	blx	r3
}
  408daa:	bf00      	nop
  408dac:	bd98      	pop	{r3, r4, r7, pc}
  408dae:	bf00      	nop
  408db0:	20004480 	.word	0x20004480
  408db4:	0040bb5d 	.word	0x0040bb5d
  408db8:	200044b0 	.word	0x200044b0
  408dbc:	200044e0 	.word	0x200044e0
  408dc0:	0040042d 	.word	0x0040042d
  408dc4:	200044e8 	.word	0x200044e8
  408dc8:	200044f0 	.word	0x200044f0
  408dcc:	20004438 	.word	0x20004438
  408dd0:	00400531 	.word	0x00400531

00408dd4 <cResetVariables>:

void cResetVariables(commVar val){
  408dd4:	b590      	push	{r4, r7, lr}
  408dd6:	b087      	sub	sp, #28
  408dd8:	af02      	add	r7, sp, #8
  408dda:	463c      	mov	r4, r7
  408ddc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//Stop timer Sample for IMU
	xTimerStop(xTimerIMU, portMAX_DELAY);
  408de0:	4b11      	ldr	r3, [pc, #68]	; (408e28 <cResetVariables+0x54>)
  408de2:	6818      	ldr	r0, [r3, #0]
  408de4:	f04f 33ff 	mov.w	r3, #4294967295
  408de8:	9300      	str	r3, [sp, #0]
  408dea:	2300      	movs	r3, #0
  408dec:	2200      	movs	r2, #0
  408dee:	2101      	movs	r1, #1
  408df0:	4c0e      	ldr	r4, [pc, #56]	; (408e2c <cResetVariables+0x58>)
  408df2:	47a0      	blx	r4
	
	//Restart all Variables:
	initializeIMUVariables();
  408df4:	4b0e      	ldr	r3, [pc, #56]	; (408e30 <cResetVariables+0x5c>)
  408df6:	4798      	blx	r3
	
	//Reset Encoder:
	//resetCounterEncoder();
	
	//Set Initial Angle Encoder:
	setCounterEncoder(true, angleKalman);
  408df8:	4b0e      	ldr	r3, [pc, #56]	; (408e34 <cResetVariables+0x60>)
  408dfa:	cb18      	ldmia	r3, {r3, r4}
  408dfc:	461a      	mov	r2, r3
  408dfe:	4623      	mov	r3, r4
  408e00:	2001      	movs	r0, #1
  408e02:	490d      	ldr	r1, [pc, #52]	; (408e38 <cResetVariables+0x64>)
  408e04:	4788      	blx	r1
	
	//Start time Sample for IMU
	xTimerStart(xTimerIMU, portMAX_DELAY);
  408e06:	4b08      	ldr	r3, [pc, #32]	; (408e28 <cResetVariables+0x54>)
  408e08:	681c      	ldr	r4, [r3, #0]
  408e0a:	4b0c      	ldr	r3, [pc, #48]	; (408e3c <cResetVariables+0x68>)
  408e0c:	4798      	blx	r3
  408e0e:	4602      	mov	r2, r0
  408e10:	f04f 33ff 	mov.w	r3, #4294967295
  408e14:	9300      	str	r3, [sp, #0]
  408e16:	2300      	movs	r3, #0
  408e18:	2100      	movs	r1, #0
  408e1a:	4620      	mov	r0, r4
  408e1c:	4c03      	ldr	r4, [pc, #12]	; (408e2c <cResetVariables+0x58>)
  408e1e:	47a0      	blx	r4
}
  408e20:	bf00      	nop
  408e22:	3714      	adds	r7, #20
  408e24:	46bd      	mov	sp, r7
  408e26:	bd90      	pop	{r4, r7, pc}
  408e28:	20004630 	.word	0x20004630
  408e2c:	00408609 	.word	0x00408609
  408e30:	00408d15 	.word	0x00408d15
  408e34:	200044f0 	.word	0x200044f0
  408e38:	00400921 	.word	0x00400921
  408e3c:	00407bdd 	.word	0x00407bdd

00408e40 <cStartSampleReset>:

void cStartSampleReset(commVar val){	
  408e40:	b590      	push	{r4, r7, lr}
  408e42:	b085      	sub	sp, #20
  408e44:	af00      	add	r7, sp, #0
  408e46:	463c      	mov	r4, r7
  408e48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//Reset Variables:
	cResetVariables(val);
  408e4c:	463b      	mov	r3, r7
  408e4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  408e50:	4c04      	ldr	r4, [pc, #16]	; (408e64 <cStartSampleReset+0x24>)
  408e52:	47a0      	blx	r4
	
	//Start Serial Task
	cStartSample(val);
  408e54:	463b      	mov	r3, r7
  408e56:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  408e58:	4c03      	ldr	r4, [pc, #12]	; (408e68 <cStartSampleReset+0x28>)
  408e5a:	47a0      	blx	r4
}
  408e5c:	bf00      	nop
  408e5e:	3714      	adds	r7, #20
  408e60:	46bd      	mov	sp, r7
  408e62:	bd90      	pop	{r4, r7, pc}
  408e64:	00408dd5 	.word	0x00408dd5
  408e68:	00402191 	.word	0x00402191

00408e6c <getFinalAngle>:

static double getFinalAngle(double *acelHigh, double *gyroHigh, double *acelLow, double *gyroLow){
  408e6c:	b590      	push	{r4, r7, lr}
  408e6e:	b0a3      	sub	sp, #140	; 0x8c
  408e70:	af00      	add	r7, sp, #0
  408e72:	60f8      	str	r0, [r7, #12]
  408e74:	60b9      	str	r1, [r7, #8]
  408e76:	607a      	str	r2, [r7, #4]
  408e78:	603b      	str	r3, [r7, #0]
	uint32_t statusLow, statusHigh;
	double dAcel[2][NUM_AXIS] = { {0} }, dGyro[2][NUM_AXIS] = { {0} };
  408e7a:	f107 0340 	add.w	r3, r7, #64	; 0x40
  408e7e:	2230      	movs	r2, #48	; 0x30
  408e80:	2100      	movs	r1, #0
  408e82:	4618      	mov	r0, r3
  408e84:	4b4e      	ldr	r3, [pc, #312]	; (408fc0 <getFinalAngle+0x154>)
  408e86:	4798      	blx	r3
  408e88:	f107 0310 	add.w	r3, r7, #16
  408e8c:	2230      	movs	r2, #48	; 0x30
  408e8e:	2100      	movs	r1, #0
  408e90:	4618      	mov	r0, r3
  408e92:	4b4b      	ldr	r3, [pc, #300]	; (408fc0 <getFinalAngle+0x154>)
  408e94:	4798      	blx	r3
	double resultAngle = 0;
  408e96:	f04f 0300 	mov.w	r3, #0
  408e9a:	f04f 0400 	mov.w	r4, #0
  408e9e:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	
	statusLow = sampleIMU(IMU_Low, &dAcel[0][0], &dGyro[0][0]);
  408ea2:	f107 0210 	add.w	r2, r7, #16
  408ea6:	f107 0340 	add.w	r3, r7, #64	; 0x40
  408eaa:	4619      	mov	r1, r3
  408eac:	2068      	movs	r0, #104	; 0x68
  408eae:	4b45      	ldr	r3, [pc, #276]	; (408fc4 <getFinalAngle+0x158>)
  408eb0:	4798      	blx	r3
  408eb2:	67b8      	str	r0, [r7, #120]	; 0x78
	statusHigh = sampleIMU(IMU_High, &dAcel[1][0], &dGyro[1][0]);
  408eb4:	f107 0310 	add.w	r3, r7, #16
  408eb8:	f103 0218 	add.w	r2, r3, #24
  408ebc:	f107 0340 	add.w	r3, r7, #64	; 0x40
  408ec0:	3318      	adds	r3, #24
  408ec2:	4619      	mov	r1, r3
  408ec4:	2069      	movs	r0, #105	; 0x69
  408ec6:	4b3f      	ldr	r3, [pc, #252]	; (408fc4 <getFinalAngle+0x158>)
  408ec8:	4798      	blx	r3
  408eca:	6778      	str	r0, [r7, #116]	; 0x74
	
	if ( (statusLow | statusHigh) == TWI_SUCCESS ) {
  408ecc:	6fba      	ldr	r2, [r7, #120]	; 0x78
  408ece:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408ed0:	4313      	orrs	r3, r2
  408ed2:	2b00      	cmp	r3, #0
  408ed4:	d10c      	bne.n	408ef0 <getFinalAngle+0x84>
		resultAngle = getPureAngleTwoIMU(&dAcel[IMUADDR_TO_NUM(IMU_Low)][0], &dAcel[IMUADDR_TO_NUM(IMU_High)][0]);
  408ed6:	f107 0340 	add.w	r3, r7, #64	; 0x40
  408eda:	f103 0218 	add.w	r2, r3, #24
  408ede:	f107 0340 	add.w	r3, r7, #64	; 0x40
  408ee2:	4611      	mov	r1, r2
  408ee4:	4618      	mov	r0, r3
  408ee6:	4b38      	ldr	r3, [pc, #224]	; (408fc8 <getFinalAngle+0x15c>)
  408ee8:	4798      	blx	r3
  408eea:	e9c7 0120 	strd	r0, r1, [r7, #128]	; 0x80
  408eee:	e015      	b.n	408f1c <getFinalAngle+0xb0>
	} 
	else if ( statusLow == TWI_SUCCESS ) {
  408ef0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  408ef2:	2b00      	cmp	r3, #0
  408ef4:	d107      	bne.n	408f06 <getFinalAngle+0x9a>
		resultAngle = getPureAngle(&dAcel[IMUADDR_TO_NUM(IMU_Low)][0]);
  408ef6:	f107 0340 	add.w	r3, r7, #64	; 0x40
  408efa:	4618      	mov	r0, r3
  408efc:	4b33      	ldr	r3, [pc, #204]	; (408fcc <getFinalAngle+0x160>)
  408efe:	4798      	blx	r3
  408f00:	e9c7 0120 	strd	r0, r1, [r7, #128]	; 0x80
  408f04:	e00a      	b.n	408f1c <getFinalAngle+0xb0>
	}
	else if ( statusHigh == TWI_SUCCESS ) {
  408f06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  408f08:	2b00      	cmp	r3, #0
  408f0a:	d107      	bne.n	408f1c <getFinalAngle+0xb0>
		resultAngle = getPureAngle(&dAcel[IMUADDR_TO_NUM(IMU_High)][0]);
  408f0c:	f107 0340 	add.w	r3, r7, #64	; 0x40
  408f10:	3318      	adds	r3, #24
  408f12:	4618      	mov	r0, r3
  408f14:	4b2d      	ldr	r3, [pc, #180]	; (408fcc <getFinalAngle+0x160>)
  408f16:	4798      	blx	r3
  408f18:	e9c7 0120 	strd	r0, r1, [r7, #128]	; 0x80
	}
	
	uint32_t i;
	for (i = 0; i < NUM_AXIS; i++) {
  408f1c:	2300      	movs	r3, #0
  408f1e:	67fb      	str	r3, [r7, #124]	; 0x7c
  408f20:	e044      	b.n	408fac <getFinalAngle+0x140>
		if (acelLow != NULL) {
  408f22:	687b      	ldr	r3, [r7, #4]
  408f24:	2b00      	cmp	r3, #0
  408f26:	d00c      	beq.n	408f42 <getFinalAngle+0xd6>
			acelLow[i] = dAcel[IMUADDR_TO_NUM(IMU_Low)][i];
  408f28:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
  408f2a:	00db      	lsls	r3, r3, #3
  408f2c:	687a      	ldr	r2, [r7, #4]
  408f2e:	441a      	add	r2, r3
  408f30:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
  408f32:	00db      	lsls	r3, r3, #3
  408f34:	f107 0188 	add.w	r1, r7, #136	; 0x88
  408f38:	440b      	add	r3, r1
  408f3a:	3b48      	subs	r3, #72	; 0x48
  408f3c:	cb18      	ldmia	r3, {r3, r4}
  408f3e:	e9c2 3400 	strd	r3, r4, [r2]
		}
		if (acelHigh != NULL){
  408f42:	68fb      	ldr	r3, [r7, #12]
  408f44:	2b00      	cmp	r3, #0
  408f46:	d00d      	beq.n	408f64 <getFinalAngle+0xf8>
			acelHigh[i] = dAcel[IMUADDR_TO_NUM(IMU_High)][i];
  408f48:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
  408f4a:	00db      	lsls	r3, r3, #3
  408f4c:	68fa      	ldr	r2, [r7, #12]
  408f4e:	441a      	add	r2, r3
  408f50:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
  408f52:	3303      	adds	r3, #3
  408f54:	00db      	lsls	r3, r3, #3
  408f56:	f107 0188 	add.w	r1, r7, #136	; 0x88
  408f5a:	440b      	add	r3, r1
  408f5c:	3b48      	subs	r3, #72	; 0x48
  408f5e:	cb18      	ldmia	r3, {r3, r4}
  408f60:	e9c2 3400 	strd	r3, r4, [r2]
		}
		if (gyroLow != NULL) {
  408f64:	683b      	ldr	r3, [r7, #0]
  408f66:	2b00      	cmp	r3, #0
  408f68:	d00c      	beq.n	408f84 <getFinalAngle+0x118>
			gyroLow[i] = dGyro[IMUADDR_TO_NUM(IMU_Low)][i];
  408f6a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
  408f6c:	00db      	lsls	r3, r3, #3
  408f6e:	683a      	ldr	r2, [r7, #0]
  408f70:	441a      	add	r2, r3
  408f72:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
  408f74:	00db      	lsls	r3, r3, #3
  408f76:	f107 0188 	add.w	r1, r7, #136	; 0x88
  408f7a:	440b      	add	r3, r1
  408f7c:	3b78      	subs	r3, #120	; 0x78
  408f7e:	cb18      	ldmia	r3, {r3, r4}
  408f80:	e9c2 3400 	strd	r3, r4, [r2]
		}
		if (gyroHigh != NULL) {
  408f84:	68bb      	ldr	r3, [r7, #8]
  408f86:	2b00      	cmp	r3, #0
  408f88:	d00d      	beq.n	408fa6 <getFinalAngle+0x13a>
			gyroHigh[i] = dGyro[IMUADDR_TO_NUM(IMU_High)][i];
  408f8a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
  408f8c:	00db      	lsls	r3, r3, #3
  408f8e:	68ba      	ldr	r2, [r7, #8]
  408f90:	441a      	add	r2, r3
  408f92:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
  408f94:	3303      	adds	r3, #3
  408f96:	00db      	lsls	r3, r3, #3
  408f98:	f107 0188 	add.w	r1, r7, #136	; 0x88
  408f9c:	440b      	add	r3, r1
  408f9e:	3b78      	subs	r3, #120	; 0x78
  408fa0:	cb18      	ldmia	r3, {r3, r4}
  408fa2:	e9c2 3400 	strd	r3, r4, [r2]
	else if ( statusHigh == TWI_SUCCESS ) {
		resultAngle = getPureAngle(&dAcel[IMUADDR_TO_NUM(IMU_High)][0]);
	}
	
	uint32_t i;
	for (i = 0; i < NUM_AXIS; i++) {
  408fa6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
  408fa8:	3301      	adds	r3, #1
  408faa:	67fb      	str	r3, [r7, #124]	; 0x7c
  408fac:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
  408fae:	2b02      	cmp	r3, #2
  408fb0:	d9b7      	bls.n	408f22 <getFinalAngle+0xb6>
		if (gyroHigh != NULL) {
			gyroHigh[i] = dGyro[IMUADDR_TO_NUM(IMU_High)][i];
		}
	}

	return resultAngle;
  408fb2:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
}
  408fb6:	4618      	mov	r0, r3
  408fb8:	4621      	mov	r1, r4
  408fba:	378c      	adds	r7, #140	; 0x8c
  408fbc:	46bd      	mov	sp, r7
  408fbe:	bd90      	pop	{r4, r7, pc}
  408fc0:	0040bb5d 	.word	0x0040bb5d
  408fc4:	00400f7d 	.word	0x00400f7d
  408fc8:	00400fe1 	.word	0x00400fe1
  408fcc:	004010b1 	.word	0x004010b1

00408fd0 <IMUTask>:

void IMUTask(void *pvParameters){
  408fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
  408fd2:	b095      	sub	sp, #84	; 0x54
  408fd4:	af04      	add	r7, sp, #16
  408fd6:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	status_code_t status;
	
	//Starting Queues:
	initIMUQueue();
  408fd8:	4b9d      	ldr	r3, [pc, #628]	; (409250 <IMUTask+0x280>)
  408fda:	4798      	blx	r3
	
	vSemaphoreCreateBinary(xseIMUValues);
  408fdc:	2203      	movs	r2, #3
  408fde:	2100      	movs	r1, #0
  408fe0:	2001      	movs	r0, #1
  408fe2:	4b9c      	ldr	r3, [pc, #624]	; (409254 <IMUTask+0x284>)
  408fe4:	4798      	blx	r3
  408fe6:	4602      	mov	r2, r0
  408fe8:	4b9b      	ldr	r3, [pc, #620]	; (409258 <IMUTask+0x288>)
  408fea:	601a      	str	r2, [r3, #0]
  408fec:	4b9a      	ldr	r3, [pc, #616]	; (409258 <IMUTask+0x288>)
  408fee:	681b      	ldr	r3, [r3, #0]
  408ff0:	2b00      	cmp	r3, #0
  408ff2:	d006      	beq.n	409002 <IMUTask+0x32>
  408ff4:	4b98      	ldr	r3, [pc, #608]	; (409258 <IMUTask+0x288>)
  408ff6:	6818      	ldr	r0, [r3, #0]
  408ff8:	2300      	movs	r3, #0
  408ffa:	2200      	movs	r2, #0
  408ffc:	2100      	movs	r1, #0
  408ffe:	4c97      	ldr	r4, [pc, #604]	; (40925c <IMUTask+0x28c>)
  409000:	47a0      	blx	r4
	configASSERT(xseIMUValues);
  409002:	4b95      	ldr	r3, [pc, #596]	; (409258 <IMUTask+0x288>)
  409004:	681b      	ldr	r3, [r3, #0]
  409006:	2b00      	cmp	r3, #0
  409008:	d103      	bne.n	409012 <IMUTask+0x42>
  40900a:	4b95      	ldr	r3, [pc, #596]	; (409260 <IMUTask+0x290>)
  40900c:	4798      	blx	r3
  40900e:	bf00      	nop
  409010:	e7fd      	b.n	40900e <IMUTask+0x3e>
	xSemaphoreTake(xseIMUValues, 0);
  409012:	4b91      	ldr	r3, [pc, #580]	; (409258 <IMUTask+0x288>)
  409014:	6818      	ldr	r0, [r3, #0]
  409016:	2300      	movs	r3, #0
  409018:	2200      	movs	r2, #0
  40901a:	2100      	movs	r1, #0
  40901c:	4c91      	ldr	r4, [pc, #580]	; (409264 <IMUTask+0x294>)
  40901e:	47a0      	blx	r4
	
	vSemaphoreCreateBinary(xSemIMUInt);
  409020:	2203      	movs	r2, #3
  409022:	2100      	movs	r1, #0
  409024:	2001      	movs	r0, #1
  409026:	4b8b      	ldr	r3, [pc, #556]	; (409254 <IMUTask+0x284>)
  409028:	4798      	blx	r3
  40902a:	4602      	mov	r2, r0
  40902c:	4b8e      	ldr	r3, [pc, #568]	; (409268 <IMUTask+0x298>)
  40902e:	601a      	str	r2, [r3, #0]
  409030:	4b8d      	ldr	r3, [pc, #564]	; (409268 <IMUTask+0x298>)
  409032:	681b      	ldr	r3, [r3, #0]
  409034:	2b00      	cmp	r3, #0
  409036:	d006      	beq.n	409046 <IMUTask+0x76>
  409038:	4b8b      	ldr	r3, [pc, #556]	; (409268 <IMUTask+0x298>)
  40903a:	6818      	ldr	r0, [r3, #0]
  40903c:	2300      	movs	r3, #0
  40903e:	2200      	movs	r2, #0
  409040:	2100      	movs	r1, #0
  409042:	4c86      	ldr	r4, [pc, #536]	; (40925c <IMUTask+0x28c>)
  409044:	47a0      	blx	r4
	configASSERT(xSemIMUInt);
  409046:	4b88      	ldr	r3, [pc, #544]	; (409268 <IMUTask+0x298>)
  409048:	681b      	ldr	r3, [r3, #0]
  40904a:	2b00      	cmp	r3, #0
  40904c:	d103      	bne.n	409056 <IMUTask+0x86>
  40904e:	4b84      	ldr	r3, [pc, #528]	; (409260 <IMUTask+0x290>)
  409050:	4798      	blx	r3
  409052:	bf00      	nop
  409054:	e7fd      	b.n	409052 <IMUTask+0x82>
	xSemaphoreTake(xSemIMUInt, 0);
  409056:	4b84      	ldr	r3, [pc, #528]	; (409268 <IMUTask+0x298>)
  409058:	6818      	ldr	r0, [r3, #0]
  40905a:	2300      	movs	r3, #0
  40905c:	2200      	movs	r2, #0
  40905e:	2100      	movs	r1, #0
  409060:	4c80      	ldr	r4, [pc, #512]	; (409264 <IMUTask+0x294>)
  409062:	47a0      	blx	r4
	
#ifndef INT_PIN
	//Timer Task:
	xTimerIMU = xTimerCreate( (const signed char *) "TimerIMU", TWI_TASK_DELAY , pdTRUE, NULL, vTimerIMU);
  409064:	4b81      	ldr	r3, [pc, #516]	; (40926c <IMUTask+0x29c>)
  409066:	9300      	str	r3, [sp, #0]
  409068:	2300      	movs	r3, #0
  40906a:	2201      	movs	r2, #1
  40906c:	2114      	movs	r1, #20
  40906e:	4880      	ldr	r0, [pc, #512]	; (409270 <IMUTask+0x2a0>)
  409070:	4c80      	ldr	r4, [pc, #512]	; (409274 <IMUTask+0x2a4>)
  409072:	47a0      	blx	r4
  409074:	4602      	mov	r2, r0
  409076:	4b80      	ldr	r3, [pc, #512]	; (409278 <IMUTask+0x2a8>)
  409078:	601a      	str	r2, [r3, #0]
	xTimerStart(xTimerIMU, 0);
  40907a:	4b7f      	ldr	r3, [pc, #508]	; (409278 <IMUTask+0x2a8>)
  40907c:	681c      	ldr	r4, [r3, #0]
  40907e:	4b7f      	ldr	r3, [pc, #508]	; (40927c <IMUTask+0x2ac>)
  409080:	4798      	blx	r3
  409082:	4602      	mov	r2, r0
  409084:	2300      	movs	r3, #0
  409086:	9300      	str	r3, [sp, #0]
  409088:	2300      	movs	r3, #0
  40908a:	2100      	movs	r1, #0
  40908c:	4620      	mov	r0, r4
  40908e:	4c7c      	ldr	r4, [pc, #496]	; (409280 <IMUTask+0x2b0>)
  409090:	47a0      	blx	r4
	
	/*
	*	PA3 - Data
	*	PA4 - Clock
	*/
	status = configIMU();
  409092:	4b7c      	ldr	r3, [pc, #496]	; (409284 <IMUTask+0x2b4>)
  409094:	4798      	blx	r3
  409096:	4603      	mov	r3, r0
  409098:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	lastTickCounter = g_tickCounter;
  40909c:	4b7a      	ldr	r3, [pc, #488]	; (409288 <IMUTask+0x2b8>)
  40909e:	681b      	ldr	r3, [r3, #0]
  4090a0:	4a7a      	ldr	r2, [pc, #488]	; (40928c <IMUTask+0x2bc>)
  4090a2:	6013      	str	r3, [r2, #0]
	if (status != STATUS_OK){
  4090a4:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
  4090a8:	2b00      	cmp	r3, #0
  4090aa:	d008      	beq.n	4090be <IMUTask+0xee>
		printf_mux("Error IMU!");
  4090ac:	4878      	ldr	r0, [pc, #480]	; (409290 <IMUTask+0x2c0>)
  4090ae:	4b79      	ldr	r3, [pc, #484]	; (409294 <IMUTask+0x2c4>)
  4090b0:	4798      	blx	r3
		LED_On(LED2_GPIO);
  4090b2:	2019      	movs	r0, #25
  4090b4:	4b78      	ldr	r3, [pc, #480]	; (409298 <IMUTask+0x2c8>)
  4090b6:	4798      	blx	r3
		vTaskDelete(NULL);
  4090b8:	2000      	movs	r0, #0
  4090ba:	4b78      	ldr	r3, [pc, #480]	; (40929c <IMUTask+0x2cc>)
  4090bc:	4798      	blx	r3
	}
	
	uint8_t i = 0;
  4090be:	2300      	movs	r3, #0
  4090c0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	
	//Start Kalman Constants with standard values:
	kalmanC.Qangle		=	0.001;
  4090c4:	4a76      	ldr	r2, [pc, #472]	; (4092a0 <IMUTask+0x2d0>)
  4090c6:	a45c      	add	r4, pc, #368	; (adr r4, 409238 <IMUTask+0x268>)
  4090c8:	e9d4 3400 	ldrd	r3, r4, [r4]
  4090cc:	e9c2 3400 	strd	r3, r4, [r2]
	kalmanC.Qbias		=	0.003;
  4090d0:	4a73      	ldr	r2, [pc, #460]	; (4092a0 <IMUTask+0x2d0>)
  4090d2:	a45b      	add	r4, pc, #364	; (adr r4, 409240 <IMUTask+0x270>)
  4090d4:	e9d4 3400 	ldrd	r3, r4, [r4]
  4090d8:	e9c2 3402 	strd	r3, r4, [r2, #8]
	kalmanC.Rmeasure	=	0.03;
  4090dc:	4a70      	ldr	r2, [pc, #448]	; (4092a0 <IMUTask+0x2d0>)
  4090de:	a45a      	add	r4, pc, #360	; (adr r4, 409248 <IMUTask+0x278>)
  4090e0:	e9d4 3400 	ldrd	r3, r4, [r4]
  4090e4:	e9c2 3404 	strd	r3, r4, [r2, #16]
	initializeIMUVariables();
  4090e8:	4b6e      	ldr	r3, [pc, #440]	; (4092a4 <IMUTask+0x2d4>)
  4090ea:	4798      	blx	r3
	
	/* Used for Complementary Filter */
	double meanAcel[NUM_AXIS] = {0};
  4090ec:	f107 0320 	add.w	r3, r7, #32
  4090f0:	2200      	movs	r2, #0
  4090f2:	601a      	str	r2, [r3, #0]
  4090f4:	605a      	str	r2, [r3, #4]
  4090f6:	609a      	str	r2, [r3, #8]
  4090f8:	60da      	str	r2, [r3, #12]
  4090fa:	611a      	str	r2, [r3, #16]
  4090fc:	615a      	str	r2, [r3, #20]
	double meanGyro[NUM_AXIS] = {0};
  4090fe:	f107 0308 	add.w	r3, r7, #8
  409102:	2200      	movs	r2, #0
  409104:	601a      	str	r2, [r3, #0]
  409106:	605a      	str	r2, [r3, #4]
  409108:	609a      	str	r2, [r3, #8]
  40910a:	60da      	str	r2, [r3, #12]
  40910c:	611a      	str	r2, [r3, #16]
  40910e:	615a      	str	r2, [r3, #20]
	for (;;){
		xSemaphoreTake(xSemIMUInt, portMAX_DELAY);
  409110:	4b55      	ldr	r3, [pc, #340]	; (409268 <IMUTask+0x298>)
  409112:	6818      	ldr	r0, [r3, #0]
  409114:	2300      	movs	r3, #0
  409116:	f04f 32ff 	mov.w	r2, #4294967295
  40911a:	2100      	movs	r1, #0
  40911c:	4c51      	ldr	r4, [pc, #324]	; (409264 <IMUTask+0x294>)
  40911e:	47a0      	blx	r4
		
		/* Sampling IMU Devices Avaliables: */
		anglePure = getFinalAngle(&gAcel[1][0], &gGyro[1][0], &gAcel[0][0], &gGyro[0][0]);
  409120:	4b61      	ldr	r3, [pc, #388]	; (4092a8 <IMUTask+0x2d8>)
  409122:	4a62      	ldr	r2, [pc, #392]	; (4092ac <IMUTask+0x2dc>)
  409124:	4962      	ldr	r1, [pc, #392]	; (4092b0 <IMUTask+0x2e0>)
  409126:	4863      	ldr	r0, [pc, #396]	; (4092b4 <IMUTask+0x2e4>)
  409128:	4c63      	ldr	r4, [pc, #396]	; (4092b8 <IMUTask+0x2e8>)
  40912a:	47a0      	blx	r4
  40912c:	4603      	mov	r3, r0
  40912e:	460c      	mov	r4, r1
  409130:	4a62      	ldr	r2, [pc, #392]	; (4092bc <IMUTask+0x2ec>)
  409132:	e9c2 3400 	strd	r3, r4, [r2]
		
		/* Send to UART Task: */
		for (i = 0; i < NUM_AXIS; i++){
  409136:	2300      	movs	r3, #0
  409138:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  40913c:	e066      	b.n	40920c <IMUTask+0x23c>
			xQueueOverwrite(xQueueAcel[0][i], (void * ) &gAcel[0][i]);
  40913e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  409142:	4a5f      	ldr	r2, [pc, #380]	; (4092c0 <IMUTask+0x2f0>)
  409144:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  409148:	2100      	movs	r1, #0
  40914a:	4618      	mov	r0, r3
  40914c:	4b5d      	ldr	r3, [pc, #372]	; (4092c4 <IMUTask+0x2f4>)
  40914e:	4798      	blx	r3
  409150:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  409154:	4a5a      	ldr	r2, [pc, #360]	; (4092c0 <IMUTask+0x2f0>)
  409156:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  40915a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  40915e:	00db      	lsls	r3, r3, #3
  409160:	4a52      	ldr	r2, [pc, #328]	; (4092ac <IMUTask+0x2dc>)
  409162:	1899      	adds	r1, r3, r2
  409164:	2301      	movs	r3, #1
  409166:	2200      	movs	r2, #0
  409168:	4c3c      	ldr	r4, [pc, #240]	; (40925c <IMUTask+0x28c>)
  40916a:	47a0      	blx	r4
			xQueueOverwrite(xQueueAcel[1][i], (void * ) &gAcel[1][i]);
  40916c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  409170:	4a53      	ldr	r2, [pc, #332]	; (4092c0 <IMUTask+0x2f0>)
  409172:	3303      	adds	r3, #3
  409174:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  409178:	2100      	movs	r1, #0
  40917a:	4618      	mov	r0, r3
  40917c:	4b51      	ldr	r3, [pc, #324]	; (4092c4 <IMUTask+0x2f4>)
  40917e:	4798      	blx	r3
  409180:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  409184:	4a4e      	ldr	r2, [pc, #312]	; (4092c0 <IMUTask+0x2f0>)
  409186:	3303      	adds	r3, #3
  409188:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  40918c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  409190:	3303      	adds	r3, #3
  409192:	00db      	lsls	r3, r3, #3
  409194:	4a45      	ldr	r2, [pc, #276]	; (4092ac <IMUTask+0x2dc>)
  409196:	1899      	adds	r1, r3, r2
  409198:	2301      	movs	r3, #1
  40919a:	2200      	movs	r2, #0
  40919c:	4c2f      	ldr	r4, [pc, #188]	; (40925c <IMUTask+0x28c>)
  40919e:	47a0      	blx	r4
			xQueueOverwrite(xQueueGyro[0][i], (void * ) &gGyro[0][i]);
  4091a0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  4091a4:	4a48      	ldr	r2, [pc, #288]	; (4092c8 <IMUTask+0x2f8>)
  4091a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4091aa:	2100      	movs	r1, #0
  4091ac:	4618      	mov	r0, r3
  4091ae:	4b45      	ldr	r3, [pc, #276]	; (4092c4 <IMUTask+0x2f4>)
  4091b0:	4798      	blx	r3
  4091b2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  4091b6:	4a44      	ldr	r2, [pc, #272]	; (4092c8 <IMUTask+0x2f8>)
  4091b8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  4091bc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  4091c0:	00db      	lsls	r3, r3, #3
  4091c2:	4a39      	ldr	r2, [pc, #228]	; (4092a8 <IMUTask+0x2d8>)
  4091c4:	1899      	adds	r1, r3, r2
  4091c6:	2301      	movs	r3, #1
  4091c8:	2200      	movs	r2, #0
  4091ca:	4c24      	ldr	r4, [pc, #144]	; (40925c <IMUTask+0x28c>)
  4091cc:	47a0      	blx	r4
			xQueueOverwrite(xQueueGyro[1][i], (void * ) &gGyro[1][i]);
  4091ce:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  4091d2:	4a3d      	ldr	r2, [pc, #244]	; (4092c8 <IMUTask+0x2f8>)
  4091d4:	3303      	adds	r3, #3
  4091d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4091da:	2100      	movs	r1, #0
  4091dc:	4618      	mov	r0, r3
  4091de:	4b39      	ldr	r3, [pc, #228]	; (4092c4 <IMUTask+0x2f4>)
  4091e0:	4798      	blx	r3
  4091e2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  4091e6:	4a38      	ldr	r2, [pc, #224]	; (4092c8 <IMUTask+0x2f8>)
  4091e8:	3303      	adds	r3, #3
  4091ea:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  4091ee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  4091f2:	3303      	adds	r3, #3
  4091f4:	00db      	lsls	r3, r3, #3
  4091f6:	4a2c      	ldr	r2, [pc, #176]	; (4092a8 <IMUTask+0x2d8>)
  4091f8:	1899      	adds	r1, r3, r2
  4091fa:	2301      	movs	r3, #1
  4091fc:	2200      	movs	r2, #0
  4091fe:	4c17      	ldr	r4, [pc, #92]	; (40925c <IMUTask+0x28c>)
  409200:	47a0      	blx	r4
		
		/* Sampling IMU Devices Avaliables: */
		anglePure = getFinalAngle(&gAcel[1][0], &gGyro[1][0], &gAcel[0][0], &gGyro[0][0]);
		
		/* Send to UART Task: */
		for (i = 0; i < NUM_AXIS; i++){
  409202:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  409206:	3301      	adds	r3, #1
  409208:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  40920c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  409210:	2b02      	cmp	r3, #2
  409212:	d994      	bls.n	40913e <IMUTask+0x16e>
			xQueueOverwrite(xQueueGyro[0][i], (void * ) &gGyro[0][i]);
			xQueueOverwrite(xQueueGyro[1][i], (void * ) &gGyro[1][i]);
		}
		
		/* Sending to Queues to other Tasks: */
		xQueueOverwrite(xQueueAngle[0], (void * ) &anglePure);
  409214:	4b2d      	ldr	r3, [pc, #180]	; (4092cc <IMUTask+0x2fc>)
  409216:	681b      	ldr	r3, [r3, #0]
  409218:	2100      	movs	r1, #0
  40921a:	4618      	mov	r0, r3
  40921c:	4b29      	ldr	r3, [pc, #164]	; (4092c4 <IMUTask+0x2f4>)
  40921e:	4798      	blx	r3
  409220:	4b2a      	ldr	r3, [pc, #168]	; (4092cc <IMUTask+0x2fc>)
  409222:	6818      	ldr	r0, [r3, #0]
  409224:	2301      	movs	r3, #1
  409226:	2200      	movs	r2, #0
  409228:	4924      	ldr	r1, [pc, #144]	; (4092bc <IMUTask+0x2ec>)
  40922a:	4c0c      	ldr	r4, [pc, #48]	; (40925c <IMUTask+0x28c>)
  40922c:	47a0      	blx	r4
		for (i = 0; i < NUM_AXIS; i++) {
  40922e:	2300      	movs	r3, #0
  409230:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  409234:	e09f      	b.n	409376 <IMUTask+0x3a6>
  409236:	bf00      	nop
  409238:	d2f1a9fc 	.word	0xd2f1a9fc
  40923c:	3f50624d 	.word	0x3f50624d
  409240:	bc6a7efa 	.word	0xbc6a7efa
  409244:	3f689374 	.word	0x3f689374
  409248:	eb851eb8 	.word	0xeb851eb8
  40924c:	3f9eb851 	.word	0x3f9eb851
  409250:	00408b21 	.word	0x00408b21
  409254:	00406d89 	.word	0x00406d89
  409258:	20004540 	.word	0x20004540
  40925c:	00406f09 	.word	0x00406f09
  409260:	00406961 	.word	0x00406961
  409264:	0040712d 	.word	0x0040712d
  409268:	200045bc 	.word	0x200045bc
  40926c:	00408c15 	.word	0x00408c15
  409270:	00414864 	.word	0x00414864
  409274:	0040858d 	.word	0x0040858d
  409278:	20004630 	.word	0x20004630
  40927c:	00407bdd 	.word	0x00407bdd
  409280:	00408609 	.word	0x00408609
  409284:	004017f1 	.word	0x004017f1
  409288:	20004550 	.word	0x20004550
  40928c:	20004430 	.word	0x20004430
  409290:	00414870 	.word	0x00414870
  409294:	00401d21 	.word	0x00401d21
  409298:	0040456d 	.word	0x0040456d
  40929c:	00407749 	.word	0x00407749
  4092a0:	20004438 	.word	0x20004438
  4092a4:	00408d15 	.word	0x00408d15
  4092a8:	200044b0 	.word	0x200044b0
  4092ac:	20004480 	.word	0x20004480
  4092b0:	200044c8 	.word	0x200044c8
  4092b4:	20004498 	.word	0x20004498
  4092b8:	00408e6d 	.word	0x00408e6d
  4092bc:	200044e0 	.word	0x200044e0
  4092c0:	20004618 	.word	0x20004618
  4092c4:	00406cc1 	.word	0x00406cc1
  4092c8:	200045cc 	.word	0x200045cc
  4092cc:	200045c0 	.word	0x200045c0
			meanAcel[i] = (gAcel[0][i] + gAcel[1][i]) / 2;
  4092d0:	f897 503f 	ldrb.w	r5, [r7, #63]	; 0x3f
  4092d4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  4092d8:	4a56      	ldr	r2, [pc, #344]	; (409434 <IMUTask+0x464>)
  4092da:	00db      	lsls	r3, r3, #3
  4092dc:	4413      	add	r3, r2
  4092de:	e9d3 0100 	ldrd	r0, r1, [r3]
  4092e2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  4092e6:	4a53      	ldr	r2, [pc, #332]	; (409434 <IMUTask+0x464>)
  4092e8:	3303      	adds	r3, #3
  4092ea:	00db      	lsls	r3, r3, #3
  4092ec:	4413      	add	r3, r2
  4092ee:	cb18      	ldmia	r3, {r3, r4}
  4092f0:	4e51      	ldr	r6, [pc, #324]	; (409438 <IMUTask+0x468>)
  4092f2:	461a      	mov	r2, r3
  4092f4:	4623      	mov	r3, r4
  4092f6:	47b0      	blx	r6
  4092f8:	4603      	mov	r3, r0
  4092fa:	460c      	mov	r4, r1
  4092fc:	4618      	mov	r0, r3
  4092fe:	4621      	mov	r1, r4
  409300:	4c4e      	ldr	r4, [pc, #312]	; (40943c <IMUTask+0x46c>)
  409302:	f04f 0200 	mov.w	r2, #0
  409306:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40930a:	47a0      	blx	r4
  40930c:	4603      	mov	r3, r0
  40930e:	460c      	mov	r4, r1
  409310:	00ea      	lsls	r2, r5, #3
  409312:	f107 0140 	add.w	r1, r7, #64	; 0x40
  409316:	440a      	add	r2, r1
  409318:	3a20      	subs	r2, #32
  40931a:	e9c2 3400 	strd	r3, r4, [r2]
			meanGyro[i] = (gGyro[0][i] + gGyro[1][i]) / 2;
  40931e:	f897 503f 	ldrb.w	r5, [r7, #63]	; 0x3f
  409322:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  409326:	4a46      	ldr	r2, [pc, #280]	; (409440 <IMUTask+0x470>)
  409328:	00db      	lsls	r3, r3, #3
  40932a:	4413      	add	r3, r2
  40932c:	e9d3 0100 	ldrd	r0, r1, [r3]
  409330:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  409334:	4a42      	ldr	r2, [pc, #264]	; (409440 <IMUTask+0x470>)
  409336:	3303      	adds	r3, #3
  409338:	00db      	lsls	r3, r3, #3
  40933a:	4413      	add	r3, r2
  40933c:	cb18      	ldmia	r3, {r3, r4}
  40933e:	4e3e      	ldr	r6, [pc, #248]	; (409438 <IMUTask+0x468>)
  409340:	461a      	mov	r2, r3
  409342:	4623      	mov	r3, r4
  409344:	47b0      	blx	r6
  409346:	4603      	mov	r3, r0
  409348:	460c      	mov	r4, r1
  40934a:	4618      	mov	r0, r3
  40934c:	4621      	mov	r1, r4
  40934e:	4c3b      	ldr	r4, [pc, #236]	; (40943c <IMUTask+0x46c>)
  409350:	f04f 0200 	mov.w	r2, #0
  409354:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  409358:	47a0      	blx	r4
  40935a:	4603      	mov	r3, r0
  40935c:	460c      	mov	r4, r1
  40935e:	00ea      	lsls	r2, r5, #3
  409360:	f107 0140 	add.w	r1, r7, #64	; 0x40
  409364:	440a      	add	r2, r1
  409366:	3a38      	subs	r2, #56	; 0x38
  409368:	e9c2 3400 	strd	r3, r4, [r2]
			xQueueOverwrite(xQueueGyro[1][i], (void * ) &gGyro[1][i]);
		}
		
		/* Sending to Queues to other Tasks: */
		xQueueOverwrite(xQueueAngle[0], (void * ) &anglePure);
		for (i = 0; i < NUM_AXIS; i++) {
  40936c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  409370:	3301      	adds	r3, #1
  409372:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  409376:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  40937a:	2b02      	cmp	r3, #2
  40937c:	d9a8      	bls.n	4092d0 <IMUTask+0x300>
			meanAcel[i] = (gAcel[0][i] + gAcel[1][i]) / 2;
			meanGyro[i] = (gGyro[0][i] + gGyro[1][i]) / 2;
		}
		getComplFilterAngle(&angleComplFilter, anglePure, meanAcel, meanGyro, dt);
  40937e:	4b31      	ldr	r3, [pc, #196]	; (409444 <IMUTask+0x474>)
  409380:	e9d3 1200 	ldrd	r1, r2, [r3]
  409384:	4b30      	ldr	r3, [pc, #192]	; (409448 <IMUTask+0x478>)
  409386:	cb18      	ldmia	r3, {r3, r4}
  409388:	e9cd 3402 	strd	r3, r4, [sp, #8]
  40938c:	f107 0308 	add.w	r3, r7, #8
  409390:	9301      	str	r3, [sp, #4]
  409392:	f107 0320 	add.w	r3, r7, #32
  409396:	9300      	str	r3, [sp, #0]
  409398:	4613      	mov	r3, r2
  40939a:	460a      	mov	r2, r1
  40939c:	482b      	ldr	r0, [pc, #172]	; (40944c <IMUTask+0x47c>)
  40939e:	492c      	ldr	r1, [pc, #176]	; (409450 <IMUTask+0x480>)
  4093a0:	4788      	blx	r1
		xQueueOverwrite(xQueueAngle[1], (void * ) &angleComplFilter);
  4093a2:	4b2c      	ldr	r3, [pc, #176]	; (409454 <IMUTask+0x484>)
  4093a4:	685b      	ldr	r3, [r3, #4]
  4093a6:	2100      	movs	r1, #0
  4093a8:	4618      	mov	r0, r3
  4093aa:	4b2b      	ldr	r3, [pc, #172]	; (409458 <IMUTask+0x488>)
  4093ac:	4798      	blx	r3
  4093ae:	4b29      	ldr	r3, [pc, #164]	; (409454 <IMUTask+0x484>)
  4093b0:	6858      	ldr	r0, [r3, #4]
  4093b2:	2301      	movs	r3, #1
  4093b4:	2200      	movs	r2, #0
  4093b6:	4925      	ldr	r1, [pc, #148]	; (40944c <IMUTask+0x47c>)
  4093b8:	4c28      	ldr	r4, [pc, #160]	; (40945c <IMUTask+0x48c>)
  4093ba:	47a0      	blx	r4
		angleKalman = getKalmanAngle(anglePure, gGyro[1][Axis_Z], dt);
  4093bc:	4b21      	ldr	r3, [pc, #132]	; (409444 <IMUTask+0x474>)
  4093be:	cb18      	ldmia	r3, {r3, r4}
  4093c0:	4a27      	ldr	r2, [pc, #156]	; (409460 <IMUTask+0x490>)
  4093c2:	4618      	mov	r0, r3
  4093c4:	4621      	mov	r1, r4
  4093c6:	4790      	blx	r2
  4093c8:	4605      	mov	r5, r0
  4093ca:	4b1d      	ldr	r3, [pc, #116]	; (409440 <IMUTask+0x470>)
  4093cc:	f103 0428 	add.w	r4, r3, #40	; 0x28
  4093d0:	e9d4 3400 	ldrd	r3, r4, [r4]
  4093d4:	4a22      	ldr	r2, [pc, #136]	; (409460 <IMUTask+0x490>)
  4093d6:	4618      	mov	r0, r3
  4093d8:	4621      	mov	r1, r4
  4093da:	4790      	blx	r2
  4093dc:	4606      	mov	r6, r0
  4093de:	4b1a      	ldr	r3, [pc, #104]	; (409448 <IMUTask+0x478>)
  4093e0:	cb18      	ldmia	r3, {r3, r4}
  4093e2:	4a1f      	ldr	r2, [pc, #124]	; (409460 <IMUTask+0x490>)
  4093e4:	4618      	mov	r0, r3
  4093e6:	4621      	mov	r1, r4
  4093e8:	4790      	blx	r2
  4093ea:	4603      	mov	r3, r0
  4093ec:	461a      	mov	r2, r3
  4093ee:	4631      	mov	r1, r6
  4093f0:	4628      	mov	r0, r5
  4093f2:	4b1c      	ldr	r3, [pc, #112]	; (409464 <IMUTask+0x494>)
  4093f4:	4798      	blx	r3
  4093f6:	4603      	mov	r3, r0
  4093f8:	460c      	mov	r4, r1
  4093fa:	4a1b      	ldr	r2, [pc, #108]	; (409468 <IMUTask+0x498>)
  4093fc:	e9c2 3400 	strd	r3, r4, [r2]
		xQueueOverwrite(xQueueAngle[2], (void * ) &angleKalman);
  409400:	4b14      	ldr	r3, [pc, #80]	; (409454 <IMUTask+0x484>)
  409402:	689b      	ldr	r3, [r3, #8]
  409404:	2100      	movs	r1, #0
  409406:	4618      	mov	r0, r3
  409408:	4b13      	ldr	r3, [pc, #76]	; (409458 <IMUTask+0x488>)
  40940a:	4798      	blx	r3
  40940c:	4b11      	ldr	r3, [pc, #68]	; (409454 <IMUTask+0x484>)
  40940e:	6898      	ldr	r0, [r3, #8]
  409410:	2301      	movs	r3, #1
  409412:	2200      	movs	r2, #0
  409414:	4914      	ldr	r1, [pc, #80]	; (409468 <IMUTask+0x498>)
  409416:	4c11      	ldr	r4, [pc, #68]	; (40945c <IMUTask+0x48c>)
  409418:	47a0      	blx	r4
		
		//Check if TX is actived:
		if (enableTX) {
  40941a:	4b14      	ldr	r3, [pc, #80]	; (40946c <IMUTask+0x49c>)
  40941c:	781b      	ldrb	r3, [r3, #0]
  40941e:	2b00      	cmp	r3, #0
  409420:	f43f ae76 	beq.w	409110 <IMUTask+0x140>
			//Give Semaphore to UART Transfer:
			xSemaphoreGive(xseIMUValues);
  409424:	4b12      	ldr	r3, [pc, #72]	; (409470 <IMUTask+0x4a0>)
  409426:	6818      	ldr	r0, [r3, #0]
  409428:	2300      	movs	r3, #0
  40942a:	2200      	movs	r2, #0
  40942c:	2100      	movs	r1, #0
  40942e:	4c0b      	ldr	r4, [pc, #44]	; (40945c <IMUTask+0x48c>)
  409430:	47a0      	blx	r4
		}
		
	}
  409432:	e66d      	b.n	409110 <IMUTask+0x140>
  409434:	20004480 	.word	0x20004480
  409438:	0040a9dd 	.word	0x0040a9dd
  40943c:	0040af95 	.word	0x0040af95
  409440:	200044b0 	.word	0x200044b0
  409444:	200044e0 	.word	0x200044e0
  409448:	200001a8 	.word	0x200001a8
  40944c:	200044e8 	.word	0x200044e8
  409450:	00400489 	.word	0x00400489
  409454:	200045c0 	.word	0x200045c0
  409458:	00406cc1 	.word	0x00406cc1
  40945c:	00406f09 	.word	0x00406f09
  409460:	0040b2f1 	.word	0x0040b2f1
  409464:	004005e5 	.word	0x004005e5
  409468:	200044f0 	.word	0x200044f0
  40946c:	20000acc 	.word	0x20000acc
  409470:	20004540 	.word	0x20004540

00409474 <cRunCalibrationIMU>:
}

void cRunCalibrationIMU(commVar val){
  409474:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
  409478:	b08c      	sub	sp, #48	; 0x30
  40947a:	af04      	add	r7, sp, #16
  40947c:	463c      	mov	r4, r7
  40947e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	const char *str = "Calibration IMU";
  409482:	4b57      	ldr	r3, [pc, #348]	; (4095e0 <cRunCalibrationIMU+0x16c>)
  409484:	61fb      	str	r3, [r7, #28]
	IMU_Addr_Dev dev = val.device;
  409486:	7b3b      	ldrb	r3, [r7, #12]
  409488:	76fb      	strb	r3, [r7, #27]
	uint32_t result;
	
	/* Disable LCD Task to avoid CPU Load */
	if (xLCDHandler){
  40948a:	4b56      	ldr	r3, [pc, #344]	; (4095e4 <cRunCalibrationIMU+0x170>)
  40948c:	681b      	ldr	r3, [r3, #0]
  40948e:	2b00      	cmp	r3, #0
  409490:	d004      	beq.n	40949c <cRunCalibrationIMU+0x28>
		vTaskSuspend(xLCDHandler);
  409492:	4b54      	ldr	r3, [pc, #336]	; (4095e4 <cRunCalibrationIMU+0x170>)
  409494:	681b      	ldr	r3, [r3, #0]
  409496:	4618      	mov	r0, r3
  409498:	4b53      	ldr	r3, [pc, #332]	; (4095e8 <cRunCalibrationIMU+0x174>)
  40949a:	4798      	blx	r3
	}
	
	/* Stop IMU Timer to not interrupt Calibration Process */
	xTimerStop(xTimerIMU, 100/portTICK_RATE_MS);
  40949c:	4b53      	ldr	r3, [pc, #332]	; (4095ec <cRunCalibrationIMU+0x178>)
  40949e:	6818      	ldr	r0, [r3, #0]
  4094a0:	2364      	movs	r3, #100	; 0x64
  4094a2:	9300      	str	r3, [sp, #0]
  4094a4:	2300      	movs	r3, #0
  4094a6:	2200      	movs	r2, #0
  4094a8:	2101      	movs	r1, #1
  4094aa:	4c51      	ldr	r4, [pc, #324]	; (4095f0 <cRunCalibrationIMU+0x17c>)
  4094ac:	47a0      	blx	r4
	
	/* Run Calibration Process: */
	LED_On(LED1_GPIO);
  4094ae:	202e      	movs	r0, #46	; 0x2e
  4094b0:	4b50      	ldr	r3, [pc, #320]	; (4095f4 <cRunCalibrationIMU+0x180>)
  4094b2:	4798      	blx	r3
	printf_mux("%s Starting...\n", str);
  4094b4:	69f9      	ldr	r1, [r7, #28]
  4094b6:	4850      	ldr	r0, [pc, #320]	; (4095f8 <cRunCalibrationIMU+0x184>)
  4094b8:	4b50      	ldr	r3, [pc, #320]	; (4095fc <cRunCalibrationIMU+0x188>)
  4094ba:	4798      	blx	r3
	result = runIMUCalibration(dev, Axis_Z, true);
  4094bc:	7efb      	ldrb	r3, [r7, #27]
  4094be:	2201      	movs	r2, #1
  4094c0:	2102      	movs	r1, #2
  4094c2:	4618      	mov	r0, r3
  4094c4:	4b4e      	ldr	r3, [pc, #312]	; (409600 <cRunCalibrationIMU+0x18c>)
  4094c6:	4798      	blx	r3
  4094c8:	6178      	str	r0, [r7, #20]
	if (result == TWI_SUCCESS) {
  4094ca:	697b      	ldr	r3, [r7, #20]
  4094cc:	2b00      	cmp	r3, #0
  4094ce:	d164      	bne.n	40959a <cRunCalibrationIMU+0x126>
		printf_mux("Calibration Done! [Device %s]\n", ( (dev == IMU_Low) ? "IMU Low" : "IMU High" ));
  4094d0:	7efb      	ldrb	r3, [r7, #27]
  4094d2:	2b68      	cmp	r3, #104	; 0x68
  4094d4:	d101      	bne.n	4094da <cRunCalibrationIMU+0x66>
  4094d6:	4b4b      	ldr	r3, [pc, #300]	; (409604 <cRunCalibrationIMU+0x190>)
  4094d8:	e000      	b.n	4094dc <cRunCalibrationIMU+0x68>
  4094da:	4b4b      	ldr	r3, [pc, #300]	; (409608 <cRunCalibrationIMU+0x194>)
  4094dc:	4619      	mov	r1, r3
  4094de:	484b      	ldr	r0, [pc, #300]	; (40960c <cRunCalibrationIMU+0x198>)
  4094e0:	4b46      	ldr	r3, [pc, #280]	; (4095fc <cRunCalibrationIMU+0x188>)
  4094e2:	4798      	blx	r3
		vTaskDelay(5/portTICK_RATE_MS);
  4094e4:	2005      	movs	r0, #5
  4094e6:	4b4a      	ldr	r3, [pc, #296]	; (409610 <cRunCalibrationIMU+0x19c>)
  4094e8:	4798      	blx	r3
		printf_mux("New Accel Offsets: [X = %0.3f] [Y = %0.3f] [Z = %0.3f]\n", getOffsetAccelIMU(dev, Axis_X), getOffsetAccelIMU(dev, Axis_Y), getOffsetAccelIMU(dev, Axis_Z));
  4094ea:	7efb      	ldrb	r3, [r7, #27]
  4094ec:	2100      	movs	r1, #0
  4094ee:	4618      	mov	r0, r3
  4094f0:	4b48      	ldr	r3, [pc, #288]	; (409614 <cRunCalibrationIMU+0x1a0>)
  4094f2:	4798      	blx	r3
  4094f4:	4602      	mov	r2, r0
  4094f6:	4b48      	ldr	r3, [pc, #288]	; (409618 <cRunCalibrationIMU+0x1a4>)
  4094f8:	4610      	mov	r0, r2
  4094fa:	4798      	blx	r3
  4094fc:	4680      	mov	r8, r0
  4094fe:	4689      	mov	r9, r1
  409500:	7efb      	ldrb	r3, [r7, #27]
  409502:	2101      	movs	r1, #1
  409504:	4618      	mov	r0, r3
  409506:	4b43      	ldr	r3, [pc, #268]	; (409614 <cRunCalibrationIMU+0x1a0>)
  409508:	4798      	blx	r3
  40950a:	4602      	mov	r2, r0
  40950c:	4b42      	ldr	r3, [pc, #264]	; (409618 <cRunCalibrationIMU+0x1a4>)
  40950e:	4610      	mov	r0, r2
  409510:	4798      	blx	r3
  409512:	4604      	mov	r4, r0
  409514:	460d      	mov	r5, r1
  409516:	7efb      	ldrb	r3, [r7, #27]
  409518:	2102      	movs	r1, #2
  40951a:	4618      	mov	r0, r3
  40951c:	4b3d      	ldr	r3, [pc, #244]	; (409614 <cRunCalibrationIMU+0x1a0>)
  40951e:	4798      	blx	r3
  409520:	4602      	mov	r2, r0
  409522:	4b3d      	ldr	r3, [pc, #244]	; (409618 <cRunCalibrationIMU+0x1a4>)
  409524:	4610      	mov	r0, r2
  409526:	4798      	blx	r3
  409528:	4602      	mov	r2, r0
  40952a:	460b      	mov	r3, r1
  40952c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  409530:	e9cd 4500 	strd	r4, r5, [sp]
  409534:	4642      	mov	r2, r8
  409536:	464b      	mov	r3, r9
  409538:	4838      	ldr	r0, [pc, #224]	; (40961c <cRunCalibrationIMU+0x1a8>)
  40953a:	4930      	ldr	r1, [pc, #192]	; (4095fc <cRunCalibrationIMU+0x188>)
  40953c:	4788      	blx	r1
		vTaskDelay(5/portTICK_RATE_MS);
  40953e:	2005      	movs	r0, #5
  409540:	4b33      	ldr	r3, [pc, #204]	; (409610 <cRunCalibrationIMU+0x19c>)
  409542:	4798      	blx	r3
		printf_mux("New Gyro Offsets: [X = %0.3f] [Y = %0.3f] [Z = %0.3f]\n", getOffsetGyroIMU(dev, Axis_X), getOffsetGyroIMU(dev, Axis_Y), getOffsetGyroIMU(dev, Axis_Z));
  409544:	7efb      	ldrb	r3, [r7, #27]
  409546:	2100      	movs	r1, #0
  409548:	4618      	mov	r0, r3
  40954a:	4b35      	ldr	r3, [pc, #212]	; (409620 <cRunCalibrationIMU+0x1ac>)
  40954c:	4798      	blx	r3
  40954e:	4602      	mov	r2, r0
  409550:	4b31      	ldr	r3, [pc, #196]	; (409618 <cRunCalibrationIMU+0x1a4>)
  409552:	4610      	mov	r0, r2
  409554:	4798      	blx	r3
  409556:	4680      	mov	r8, r0
  409558:	4689      	mov	r9, r1
  40955a:	7efb      	ldrb	r3, [r7, #27]
  40955c:	2101      	movs	r1, #1
  40955e:	4618      	mov	r0, r3
  409560:	4b2f      	ldr	r3, [pc, #188]	; (409620 <cRunCalibrationIMU+0x1ac>)
  409562:	4798      	blx	r3
  409564:	4602      	mov	r2, r0
  409566:	4b2c      	ldr	r3, [pc, #176]	; (409618 <cRunCalibrationIMU+0x1a4>)
  409568:	4610      	mov	r0, r2
  40956a:	4798      	blx	r3
  40956c:	4604      	mov	r4, r0
  40956e:	460d      	mov	r5, r1
  409570:	7efb      	ldrb	r3, [r7, #27]
  409572:	2102      	movs	r1, #2
  409574:	4618      	mov	r0, r3
  409576:	4b2a      	ldr	r3, [pc, #168]	; (409620 <cRunCalibrationIMU+0x1ac>)
  409578:	4798      	blx	r3
  40957a:	4602      	mov	r2, r0
  40957c:	4b26      	ldr	r3, [pc, #152]	; (409618 <cRunCalibrationIMU+0x1a4>)
  40957e:	4610      	mov	r0, r2
  409580:	4798      	blx	r3
  409582:	4602      	mov	r2, r0
  409584:	460b      	mov	r3, r1
  409586:	e9cd 2302 	strd	r2, r3, [sp, #8]
  40958a:	e9cd 4500 	strd	r4, r5, [sp]
  40958e:	4642      	mov	r2, r8
  409590:	464b      	mov	r3, r9
  409592:	4824      	ldr	r0, [pc, #144]	; (409624 <cRunCalibrationIMU+0x1b0>)
  409594:	4919      	ldr	r1, [pc, #100]	; (4095fc <cRunCalibrationIMU+0x188>)
  409596:	4788      	blx	r1
  409598:	e005      	b.n	4095a6 <cRunCalibrationIMU+0x132>
	} 
	else {
		vTaskDelay(5/portTICK_RATE_MS);
  40959a:	2005      	movs	r0, #5
  40959c:	4b1c      	ldr	r3, [pc, #112]	; (409610 <cRunCalibrationIMU+0x19c>)
  40959e:	4798      	blx	r3
		printf_mux("IMU Not Found!\r\n");
  4095a0:	4821      	ldr	r0, [pc, #132]	; (409628 <cRunCalibrationIMU+0x1b4>)
  4095a2:	4b16      	ldr	r3, [pc, #88]	; (4095fc <cRunCalibrationIMU+0x188>)
  4095a4:	4798      	blx	r3
	}
	LED_Off(LED1_GPIO);
  4095a6:	202e      	movs	r0, #46	; 0x2e
  4095a8:	4b20      	ldr	r3, [pc, #128]	; (40962c <cRunCalibrationIMU+0x1b8>)
  4095aa:	4798      	blx	r3
	
	/* Starts again IMU Task */
	xTimerStart(xTimerIMU, 100/portTICK_RATE_MS);
  4095ac:	4b0f      	ldr	r3, [pc, #60]	; (4095ec <cRunCalibrationIMU+0x178>)
  4095ae:	681c      	ldr	r4, [r3, #0]
  4095b0:	4b1f      	ldr	r3, [pc, #124]	; (409630 <cRunCalibrationIMU+0x1bc>)
  4095b2:	4798      	blx	r3
  4095b4:	4602      	mov	r2, r0
  4095b6:	2364      	movs	r3, #100	; 0x64
  4095b8:	9300      	str	r3, [sp, #0]
  4095ba:	2300      	movs	r3, #0
  4095bc:	2100      	movs	r1, #0
  4095be:	4620      	mov	r0, r4
  4095c0:	4c0b      	ldr	r4, [pc, #44]	; (4095f0 <cRunCalibrationIMU+0x17c>)
  4095c2:	47a0      	blx	r4
	
	/* Enable LCD Task */
	if (xLCDHandler) {
  4095c4:	4b07      	ldr	r3, [pc, #28]	; (4095e4 <cRunCalibrationIMU+0x170>)
  4095c6:	681b      	ldr	r3, [r3, #0]
  4095c8:	2b00      	cmp	r3, #0
  4095ca:	d004      	beq.n	4095d6 <cRunCalibrationIMU+0x162>
		vTaskResume(xLCDHandler);
  4095cc:	4b05      	ldr	r3, [pc, #20]	; (4095e4 <cRunCalibrationIMU+0x170>)
  4095ce:	681b      	ldr	r3, [r3, #0]
  4095d0:	4618      	mov	r0, r3
  4095d2:	4b18      	ldr	r3, [pc, #96]	; (409634 <cRunCalibrationIMU+0x1c0>)
  4095d4:	4798      	blx	r3
	}
}
  4095d6:	bf00      	nop
  4095d8:	3720      	adds	r7, #32
  4095da:	46bd      	mov	sp, r7
  4095dc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
  4095e0:	0041487c 	.word	0x0041487c
  4095e4:	20000ac8 	.word	0x20000ac8
  4095e8:	0040785d 	.word	0x0040785d
  4095ec:	20004630 	.word	0x20004630
  4095f0:	00408609 	.word	0x00408609
  4095f4:	0040456d 	.word	0x0040456d
  4095f8:	0041488c 	.word	0x0041488c
  4095fc:	00401d21 	.word	0x00401d21
  409600:	004014e9 	.word	0x004014e9
  409604:	0041489c 	.word	0x0041489c
  409608:	004148a4 	.word	0x004148a4
  40960c:	004148b0 	.word	0x004148b0
  409610:	004077f5 	.word	0x004077f5
  409614:	00400e61 	.word	0x00400e61
  409618:	0040ac99 	.word	0x0040ac99
  40961c:	004148d0 	.word	0x004148d0
  409620:	00400f31 	.word	0x00400f31
  409624:	00414908 	.word	0x00414908
  409628:	00414940 	.word	0x00414940
  40962c:	00404515 	.word	0x00404515
  409630:	00407bdd 	.word	0x00407bdd
  409634:	00407965 	.word	0x00407965

00409638 <cAlphaComplFilter>:

void cAlphaComplFilter(commVar val){
  409638:	b590      	push	{r4, r7, lr}
  40963a:	b087      	sub	sp, #28
  40963c:	af00      	add	r7, sp, #0
  40963e:	463c      	mov	r4, r7
  409640:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	const char *str = "Alpha Compl. Filter";	
  409644:	4b1e      	ldr	r3, [pc, #120]	; (4096c0 <cAlphaComplFilter+0x88>)
  409646:	617b      	str	r3, [r7, #20]
	
	switch (val.type){
  409648:	793b      	ldrb	r3, [r7, #4]
  40964a:	2b00      	cmp	r3, #0
  40964c:	d029      	beq.n	4096a2 <cAlphaComplFilter+0x6a>
  40964e:	2b01      	cmp	r3, #1
  409650:	d000      	beq.n	409654 <cAlphaComplFilter+0x1c>
		break;
		case cGet:
			printf_mux("%s = %0.5f\r\n", str, getAlpha());
		break;
	}
}
  409652:	e031      	b.n	4096b8 <cAlphaComplFilter+0x80>
void cAlphaComplFilter(commVar val){
	const char *str = "Alpha Compl. Filter";	
	
	switch (val.type){
		case cSet:
			if (setAlpha(val.value)) {
  409654:	68ba      	ldr	r2, [r7, #8]
  409656:	4b1b      	ldr	r3, [pc, #108]	; (4096c4 <cAlphaComplFilter+0x8c>)
  409658:	4610      	mov	r0, r2
  40965a:	4798      	blx	r3
  40965c:	4603      	mov	r3, r0
  40965e:	460c      	mov	r4, r1
  409660:	4618      	mov	r0, r3
  409662:	4621      	mov	r1, r4
  409664:	4b18      	ldr	r3, [pc, #96]	; (4096c8 <cAlphaComplFilter+0x90>)
  409666:	4798      	blx	r3
  409668:	4603      	mov	r3, r0
  40966a:	2b00      	cmp	r3, #0
  40966c:	d00c      	beq.n	409688 <cAlphaComplFilter+0x50>
				printf_mux("%s = %0.5f\r\n", str, val.value);
  40966e:	68ba      	ldr	r2, [r7, #8]
  409670:	4b14      	ldr	r3, [pc, #80]	; (4096c4 <cAlphaComplFilter+0x8c>)
  409672:	4610      	mov	r0, r2
  409674:	4798      	blx	r3
  409676:	4603      	mov	r3, r0
  409678:	460c      	mov	r4, r1
  40967a:	461a      	mov	r2, r3
  40967c:	4623      	mov	r3, r4
  40967e:	6979      	ldr	r1, [r7, #20]
  409680:	4812      	ldr	r0, [pc, #72]	; (4096cc <cAlphaComplFilter+0x94>)
  409682:	4c13      	ldr	r4, [pc, #76]	; (4096d0 <cAlphaComplFilter+0x98>)
  409684:	47a0      	blx	r4
			} else {
				printf_mux("%s Value Error [%f]\r\n", str, val.value);
			}
		break;
  409686:	e017      	b.n	4096b8 <cAlphaComplFilter+0x80>
	switch (val.type){
		case cSet:
			if (setAlpha(val.value)) {
				printf_mux("%s = %0.5f\r\n", str, val.value);
			} else {
				printf_mux("%s Value Error [%f]\r\n", str, val.value);
  409688:	68ba      	ldr	r2, [r7, #8]
  40968a:	4b0e      	ldr	r3, [pc, #56]	; (4096c4 <cAlphaComplFilter+0x8c>)
  40968c:	4610      	mov	r0, r2
  40968e:	4798      	blx	r3
  409690:	4603      	mov	r3, r0
  409692:	460c      	mov	r4, r1
  409694:	461a      	mov	r2, r3
  409696:	4623      	mov	r3, r4
  409698:	6979      	ldr	r1, [r7, #20]
  40969a:	480e      	ldr	r0, [pc, #56]	; (4096d4 <cAlphaComplFilter+0x9c>)
  40969c:	4c0c      	ldr	r4, [pc, #48]	; (4096d0 <cAlphaComplFilter+0x98>)
  40969e:	47a0      	blx	r4
			}
		break;
  4096a0:	e00a      	b.n	4096b8 <cAlphaComplFilter+0x80>
		case cGet:
			printf_mux("%s = %0.5f\r\n", str, getAlpha());
  4096a2:	4b0d      	ldr	r3, [pc, #52]	; (4096d8 <cAlphaComplFilter+0xa0>)
  4096a4:	4798      	blx	r3
  4096a6:	4603      	mov	r3, r0
  4096a8:	460c      	mov	r4, r1
  4096aa:	461a      	mov	r2, r3
  4096ac:	4623      	mov	r3, r4
  4096ae:	6979      	ldr	r1, [r7, #20]
  4096b0:	4806      	ldr	r0, [pc, #24]	; (4096cc <cAlphaComplFilter+0x94>)
  4096b2:	4c07      	ldr	r4, [pc, #28]	; (4096d0 <cAlphaComplFilter+0x98>)
  4096b4:	47a0      	blx	r4
		break;
  4096b6:	bf00      	nop
	}
}
  4096b8:	bf00      	nop
  4096ba:	371c      	adds	r7, #28
  4096bc:	46bd      	mov	sp, r7
  4096be:	bd90      	pop	{r4, r7, pc}
  4096c0:	00414954 	.word	0x00414954
  4096c4:	0040ac99 	.word	0x0040ac99
  4096c8:	004003b5 	.word	0x004003b5
  4096cc:	00414968 	.word	0x00414968
  4096d0:	00401d21 	.word	0x00401d21
  4096d4:	00414978 	.word	0x00414978
  4096d8:	00400415 	.word	0x00400415

004096dc <cOffsetAccelX>:

void cOffsetAccelX(commVar val){
  4096dc:	b590      	push	{r4, r7, lr}
  4096de:	b087      	sub	sp, #28
  4096e0:	af02      	add	r7, sp, #8
  4096e2:	463c      	mov	r4, r7
  4096e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerOffset(val, Axis_X, "AccelOffsetX");
  4096e8:	4b05      	ldr	r3, [pc, #20]	; (409700 <cOffsetAccelX+0x24>)
  4096ea:	9301      	str	r3, [sp, #4]
  4096ec:	2300      	movs	r3, #0
  4096ee:	9300      	str	r3, [sp, #0]
  4096f0:	463b      	mov	r3, r7
  4096f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4096f4:	4c03      	ldr	r4, [pc, #12]	; (409704 <cOffsetAccelX+0x28>)
  4096f6:	47a0      	blx	r4
}
  4096f8:	bf00      	nop
  4096fa:	3714      	adds	r7, #20
  4096fc:	46bd      	mov	sp, r7
  4096fe:	bd90      	pop	{r4, r7, pc}
  409700:	00414990 	.word	0x00414990
  409704:	004097e5 	.word	0x004097e5

00409708 <cOffsetAccelY>:

void cOffsetAccelY(commVar val){
  409708:	b590      	push	{r4, r7, lr}
  40970a:	b087      	sub	sp, #28
  40970c:	af02      	add	r7, sp, #8
  40970e:	463c      	mov	r4, r7
  409710:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerOffset(val, Axis_Y, "AccelOffsetY");
  409714:	4b05      	ldr	r3, [pc, #20]	; (40972c <cOffsetAccelY+0x24>)
  409716:	9301      	str	r3, [sp, #4]
  409718:	2301      	movs	r3, #1
  40971a:	9300      	str	r3, [sp, #0]
  40971c:	463b      	mov	r3, r7
  40971e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  409720:	4c03      	ldr	r4, [pc, #12]	; (409730 <cOffsetAccelY+0x28>)
  409722:	47a0      	blx	r4
}
  409724:	bf00      	nop
  409726:	3714      	adds	r7, #20
  409728:	46bd      	mov	sp, r7
  40972a:	bd90      	pop	{r4, r7, pc}
  40972c:	004149a0 	.word	0x004149a0
  409730:	004097e5 	.word	0x004097e5

00409734 <cOffsetAccelZ>:

void cOffsetAccelZ(commVar val){
  409734:	b590      	push	{r4, r7, lr}
  409736:	b087      	sub	sp, #28
  409738:	af02      	add	r7, sp, #8
  40973a:	463c      	mov	r4, r7
  40973c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerOffset(val, Axis_Z, "AccelOffsetZ");
  409740:	4b05      	ldr	r3, [pc, #20]	; (409758 <cOffsetAccelZ+0x24>)
  409742:	9301      	str	r3, [sp, #4]
  409744:	2302      	movs	r3, #2
  409746:	9300      	str	r3, [sp, #0]
  409748:	463b      	mov	r3, r7
  40974a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  40974c:	4c03      	ldr	r4, [pc, #12]	; (40975c <cOffsetAccelZ+0x28>)
  40974e:	47a0      	blx	r4
}
  409750:	bf00      	nop
  409752:	3714      	adds	r7, #20
  409754:	46bd      	mov	sp, r7
  409756:	bd90      	pop	{r4, r7, pc}
  409758:	004149b0 	.word	0x004149b0
  40975c:	004097e5 	.word	0x004097e5

00409760 <cOffsetGyroX>:

void cOffsetGyroX(commVar val){
  409760:	b590      	push	{r4, r7, lr}
  409762:	b087      	sub	sp, #28
  409764:	af02      	add	r7, sp, #8
  409766:	463c      	mov	r4, r7
  409768:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerOffset(val, Axis_X, "GyroOffsetX");
  40976c:	4b05      	ldr	r3, [pc, #20]	; (409784 <cOffsetGyroX+0x24>)
  40976e:	9301      	str	r3, [sp, #4]
  409770:	2300      	movs	r3, #0
  409772:	9300      	str	r3, [sp, #0]
  409774:	463b      	mov	r3, r7
  409776:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  409778:	4c03      	ldr	r4, [pc, #12]	; (409788 <cOffsetGyroX+0x28>)
  40977a:	47a0      	blx	r4
}
  40977c:	bf00      	nop
  40977e:	3714      	adds	r7, #20
  409780:	46bd      	mov	sp, r7
  409782:	bd90      	pop	{r4, r7, pc}
  409784:	004149c0 	.word	0x004149c0
  409788:	004097e5 	.word	0x004097e5

0040978c <cOffsetGyroY>:

void cOffsetGyroY(commVar val){
  40978c:	b590      	push	{r4, r7, lr}
  40978e:	b087      	sub	sp, #28
  409790:	af02      	add	r7, sp, #8
  409792:	463c      	mov	r4, r7
  409794:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerOffset(val, Axis_Y, "GyroOffsetY");
  409798:	4b05      	ldr	r3, [pc, #20]	; (4097b0 <cOffsetGyroY+0x24>)
  40979a:	9301      	str	r3, [sp, #4]
  40979c:	2301      	movs	r3, #1
  40979e:	9300      	str	r3, [sp, #0]
  4097a0:	463b      	mov	r3, r7
  4097a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4097a4:	4c03      	ldr	r4, [pc, #12]	; (4097b4 <cOffsetGyroY+0x28>)
  4097a6:	47a0      	blx	r4
}
  4097a8:	bf00      	nop
  4097aa:	3714      	adds	r7, #20
  4097ac:	46bd      	mov	sp, r7
  4097ae:	bd90      	pop	{r4, r7, pc}
  4097b0:	004149cc 	.word	0x004149cc
  4097b4:	004097e5 	.word	0x004097e5

004097b8 <cOffsetGyroZ>:

void cOffsetGyroZ(commVar val){
  4097b8:	b590      	push	{r4, r7, lr}
  4097ba:	b087      	sub	sp, #28
  4097bc:	af02      	add	r7, sp, #8
  4097be:	463c      	mov	r4, r7
  4097c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerOffset(val, Axis_Z, "GyroOffsetZ");
  4097c4:	4b05      	ldr	r3, [pc, #20]	; (4097dc <cOffsetGyroZ+0x24>)
  4097c6:	9301      	str	r3, [sp, #4]
  4097c8:	2302      	movs	r3, #2
  4097ca:	9300      	str	r3, [sp, #0]
  4097cc:	463b      	mov	r3, r7
  4097ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4097d0:	4c03      	ldr	r4, [pc, #12]	; (4097e0 <cOffsetGyroZ+0x28>)
  4097d2:	47a0      	blx	r4
}
  4097d4:	bf00      	nop
  4097d6:	3714      	adds	r7, #20
  4097d8:	46bd      	mov	sp, r7
  4097da:	bd90      	pop	{r4, r7, pc}
  4097dc:	004149d8 	.word	0x004149d8
  4097e0:	004097e5 	.word	0x004097e5

004097e4 <cmdHandlerOffset>:

/* Threat all commands about Offset Gyro and Accel (both set and get) */
static void cmdHandlerOffset(commVar val, Axis_Op ax, const char *axName){
  4097e4:	b590      	push	{r4, r7, lr}
  4097e6:	b089      	sub	sp, #36	; 0x24
  4097e8:	af00      	add	r7, sp, #0
  4097ea:	463c      	mov	r4, r7
  4097ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	Bool ret;
	IMU_Addr_Dev dev = val.device;
  4097f0:	7b3b      	ldrb	r3, [r7, #12]
  4097f2:	75bb      	strb	r3, [r7, #22]
	float offset = val.value;
  4097f4:	68bb      	ldr	r3, [r7, #8]
  4097f6:	61bb      	str	r3, [r7, #24]
	Bool offsetType = true;
  4097f8:	2301      	movs	r3, #1
  4097fa:	75fb      	strb	r3, [r7, #23]
	
	if (strstr(axName,"Accel")) {
  4097fc:	4938      	ldr	r1, [pc, #224]	; (4098e0 <cmdHandlerOffset+0xfc>)
  4097fe:	6b78      	ldr	r0, [r7, #52]	; 0x34
  409800:	4b38      	ldr	r3, [pc, #224]	; (4098e4 <cmdHandlerOffset+0x100>)
  409802:	4798      	blx	r3
  409804:	4603      	mov	r3, r0
  409806:	2b00      	cmp	r3, #0
  409808:	d002      	beq.n	409810 <cmdHandlerOffset+0x2c>
		offsetType = true;
  40980a:	2301      	movs	r3, #1
  40980c:	75fb      	strb	r3, [r7, #23]
  40980e:	e00d      	b.n	40982c <cmdHandlerOffset+0x48>
	} else if (strstr(axName,"Gyro")) {
  409810:	4935      	ldr	r1, [pc, #212]	; (4098e8 <cmdHandlerOffset+0x104>)
  409812:	6b78      	ldr	r0, [r7, #52]	; 0x34
  409814:	4b33      	ldr	r3, [pc, #204]	; (4098e4 <cmdHandlerOffset+0x100>)
  409816:	4798      	blx	r3
  409818:	4603      	mov	r3, r0
  40981a:	2b00      	cmp	r3, #0
  40981c:	d002      	beq.n	409824 <cmdHandlerOffset+0x40>
		offsetType = false;
  40981e:	2300      	movs	r3, #0
  409820:	75fb      	strb	r3, [r7, #23]
  409822:	e003      	b.n	40982c <cmdHandlerOffset+0x48>
	} else {
		printf_mux("Wrong use cmdHandlerOffset\r\n");
  409824:	4831      	ldr	r0, [pc, #196]	; (4098ec <cmdHandlerOffset+0x108>)
  409826:	4b32      	ldr	r3, [pc, #200]	; (4098f0 <cmdHandlerOffset+0x10c>)
  409828:	4798      	blx	r3
		return;
  40982a:	e055      	b.n	4098d8 <cmdHandlerOffset+0xf4>
	}
	
	switch (val.type)
  40982c:	793b      	ldrb	r3, [r7, #4]
  40982e:	2b00      	cmp	r3, #0
  409830:	d032      	beq.n	409898 <cmdHandlerOffset+0xb4>
  409832:	2b01      	cmp	r3, #1
  409834:	d150      	bne.n	4098d8 <cmdHandlerOffset+0xf4>
	{
		case cSet:
			if (offsetType) {
  409836:	7dfb      	ldrb	r3, [r7, #23]
  409838:	2b00      	cmp	r3, #0
  40983a:	d009      	beq.n	409850 <cmdHandlerOffset+0x6c>
				ret = setOffsetAccelIMU(dev,ax,offset);
  40983c:	f897 1030 	ldrb.w	r1, [r7, #48]	; 0x30
  409840:	7dbb      	ldrb	r3, [r7, #22]
  409842:	69ba      	ldr	r2, [r7, #24]
  409844:	4618      	mov	r0, r3
  409846:	4b2b      	ldr	r3, [pc, #172]	; (4098f4 <cmdHandlerOffset+0x110>)
  409848:	4798      	blx	r3
  40984a:	4603      	mov	r3, r0
  40984c:	77fb      	strb	r3, [r7, #31]
  40984e:	e008      	b.n	409862 <cmdHandlerOffset+0x7e>
			} else {
				ret = setOffsetGyroIMU(dev,ax,offset);
  409850:	f897 1030 	ldrb.w	r1, [r7, #48]	; 0x30
  409854:	7dbb      	ldrb	r3, [r7, #22]
  409856:	69ba      	ldr	r2, [r7, #24]
  409858:	4618      	mov	r0, r3
  40985a:	4b27      	ldr	r3, [pc, #156]	; (4098f8 <cmdHandlerOffset+0x114>)
  40985c:	4798      	blx	r3
  40985e:	4603      	mov	r3, r0
  409860:	77fb      	strb	r3, [r7, #31]
			}
			if (ret){
  409862:	7ffb      	ldrb	r3, [r7, #31]
  409864:	2b00      	cmp	r3, #0
  409866:	d00b      	beq.n	409880 <cmdHandlerOffset+0x9c>
				printf_mux("%s = %0.5f\r\n",axName , offset);
  409868:	4b24      	ldr	r3, [pc, #144]	; (4098fc <cmdHandlerOffset+0x118>)
  40986a:	69b8      	ldr	r0, [r7, #24]
  40986c:	4798      	blx	r3
  40986e:	4603      	mov	r3, r0
  409870:	460c      	mov	r4, r1
  409872:	461a      	mov	r2, r3
  409874:	4623      	mov	r3, r4
  409876:	6b79      	ldr	r1, [r7, #52]	; 0x34
  409878:	4821      	ldr	r0, [pc, #132]	; (409900 <cmdHandlerOffset+0x11c>)
  40987a:	4c1d      	ldr	r4, [pc, #116]	; (4098f0 <cmdHandlerOffset+0x10c>)
  40987c:	47a0      	blx	r4
			} else {
				printf_mux("%s Value Error [%f]\r\n", axName, offset);
			}
			break;
  40987e:	e02b      	b.n	4098d8 <cmdHandlerOffset+0xf4>
				ret = setOffsetGyroIMU(dev,ax,offset);
			}
			if (ret){
				printf_mux("%s = %0.5f\r\n",axName , offset);
			} else {
				printf_mux("%s Value Error [%f]\r\n", axName, offset);
  409880:	4b1e      	ldr	r3, [pc, #120]	; (4098fc <cmdHandlerOffset+0x118>)
  409882:	69b8      	ldr	r0, [r7, #24]
  409884:	4798      	blx	r3
  409886:	4603      	mov	r3, r0
  409888:	460c      	mov	r4, r1
  40988a:	461a      	mov	r2, r3
  40988c:	4623      	mov	r3, r4
  40988e:	6b79      	ldr	r1, [r7, #52]	; 0x34
  409890:	481c      	ldr	r0, [pc, #112]	; (409904 <cmdHandlerOffset+0x120>)
  409892:	4c17      	ldr	r4, [pc, #92]	; (4098f0 <cmdHandlerOffset+0x10c>)
  409894:	47a0      	blx	r4
			}
			break;
  409896:	e01f      	b.n	4098d8 <cmdHandlerOffset+0xf4>
		case cGet:
			if (offsetType) {
  409898:	7dfb      	ldrb	r3, [r7, #23]
  40989a:	2b00      	cmp	r3, #0
  40989c:	d008      	beq.n	4098b0 <cmdHandlerOffset+0xcc>
				offset = getOffsetAccelIMU(dev,ax);
  40989e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
  4098a2:	7dbb      	ldrb	r3, [r7, #22]
  4098a4:	4611      	mov	r1, r2
  4098a6:	4618      	mov	r0, r3
  4098a8:	4b17      	ldr	r3, [pc, #92]	; (409908 <cmdHandlerOffset+0x124>)
  4098aa:	4798      	blx	r3
  4098ac:	61b8      	str	r0, [r7, #24]
  4098ae:	e007      	b.n	4098c0 <cmdHandlerOffset+0xdc>
			} else {
				offset = getOffsetGyroIMU(dev,ax);
  4098b0:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
  4098b4:	7dbb      	ldrb	r3, [r7, #22]
  4098b6:	4611      	mov	r1, r2
  4098b8:	4618      	mov	r0, r3
  4098ba:	4b14      	ldr	r3, [pc, #80]	; (40990c <cmdHandlerOffset+0x128>)
  4098bc:	4798      	blx	r3
  4098be:	61b8      	str	r0, [r7, #24]
			}
			printf_mux("%s = %0.5f\r\n", axName, offset);
  4098c0:	4b0e      	ldr	r3, [pc, #56]	; (4098fc <cmdHandlerOffset+0x118>)
  4098c2:	69b8      	ldr	r0, [r7, #24]
  4098c4:	4798      	blx	r3
  4098c6:	4603      	mov	r3, r0
  4098c8:	460c      	mov	r4, r1
  4098ca:	461a      	mov	r2, r3
  4098cc:	4623      	mov	r3, r4
  4098ce:	6b79      	ldr	r1, [r7, #52]	; 0x34
  4098d0:	480b      	ldr	r0, [pc, #44]	; (409900 <cmdHandlerOffset+0x11c>)
  4098d2:	4c07      	ldr	r4, [pc, #28]	; (4098f0 <cmdHandlerOffset+0x10c>)
  4098d4:	47a0      	blx	r4
			break;
  4098d6:	bf00      	nop
	}	
}
  4098d8:	3724      	adds	r7, #36	; 0x24
  4098da:	46bd      	mov	sp, r7
  4098dc:	bd90      	pop	{r4, r7, pc}
  4098de:	bf00      	nop
  4098e0:	004149e4 	.word	0x004149e4
  4098e4:	0040c449 	.word	0x0040c449
  4098e8:	004149ec 	.word	0x004149ec
  4098ec:	004149f4 	.word	0x004149f4
  4098f0:	00401d21 	.word	0x00401d21
  4098f4:	00400ddd 	.word	0x00400ddd
  4098f8:	00400ead 	.word	0x00400ead
  4098fc:	0040ac99 	.word	0x0040ac99
  409900:	00414968 	.word	0x00414968
  409904:	00414978 	.word	0x00414978
  409908:	00400e61 	.word	0x00400e61
  40990c:	00400f31 	.word	0x00400f31

00409910 <cKalQAngle>:

void cKalQAngle(commVar val){	
  409910:	b590      	push	{r4, r7, lr}
  409912:	b087      	sub	sp, #28
  409914:	af02      	add	r7, sp, #8
  409916:	463c      	mov	r4, r7
  409918:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerKalman(val, &kalmanC.Qangle, "QAngle");
  40991c:	4b05      	ldr	r3, [pc, #20]	; (409934 <cKalQAngle+0x24>)
  40991e:	9301      	str	r3, [sp, #4]
  409920:	4b05      	ldr	r3, [pc, #20]	; (409938 <cKalQAngle+0x28>)
  409922:	9300      	str	r3, [sp, #0]
  409924:	463b      	mov	r3, r7
  409926:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  409928:	4c04      	ldr	r4, [pc, #16]	; (40993c <cKalQAngle+0x2c>)
  40992a:	47a0      	blx	r4
}
  40992c:	bf00      	nop
  40992e:	3714      	adds	r7, #20
  409930:	46bd      	mov	sp, r7
  409932:	bd90      	pop	{r4, r7, pc}
  409934:	00414a14 	.word	0x00414a14
  409938:	20004438 	.word	0x20004438
  40993c:	004099a1 	.word	0x004099a1

00409940 <cKalQBias>:

void cKalQBias(commVar val){	
  409940:	b590      	push	{r4, r7, lr}
  409942:	b087      	sub	sp, #28
  409944:	af02      	add	r7, sp, #8
  409946:	463c      	mov	r4, r7
  409948:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerKalman(val, &kalmanC.Qbias, "QBias");
  40994c:	4b05      	ldr	r3, [pc, #20]	; (409964 <cKalQBias+0x24>)
  40994e:	9301      	str	r3, [sp, #4]
  409950:	4b05      	ldr	r3, [pc, #20]	; (409968 <cKalQBias+0x28>)
  409952:	9300      	str	r3, [sp, #0]
  409954:	463b      	mov	r3, r7
  409956:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  409958:	4c04      	ldr	r4, [pc, #16]	; (40996c <cKalQBias+0x2c>)
  40995a:	47a0      	blx	r4
}
  40995c:	bf00      	nop
  40995e:	3714      	adds	r7, #20
  409960:	46bd      	mov	sp, r7
  409962:	bd90      	pop	{r4, r7, pc}
  409964:	00414a1c 	.word	0x00414a1c
  409968:	20004440 	.word	0x20004440
  40996c:	004099a1 	.word	0x004099a1

00409970 <cKalRMeasure>:

void cKalRMeasure(commVar val){	
  409970:	b590      	push	{r4, r7, lr}
  409972:	b087      	sub	sp, #28
  409974:	af02      	add	r7, sp, #8
  409976:	463c      	mov	r4, r7
  409978:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	cmdHandlerKalman(val, &kalmanC.Rmeasure, "RMeasure");
  40997c:	4b05      	ldr	r3, [pc, #20]	; (409994 <cKalRMeasure+0x24>)
  40997e:	9301      	str	r3, [sp, #4]
  409980:	4b05      	ldr	r3, [pc, #20]	; (409998 <cKalRMeasure+0x28>)
  409982:	9300      	str	r3, [sp, #0]
  409984:	463b      	mov	r3, r7
  409986:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  409988:	4c04      	ldr	r4, [pc, #16]	; (40999c <cKalRMeasure+0x2c>)
  40998a:	47a0      	blx	r4
}
  40998c:	bf00      	nop
  40998e:	3714      	adds	r7, #20
  409990:	46bd      	mov	sp, r7
  409992:	bd90      	pop	{r4, r7, pc}
  409994:	00414a24 	.word	0x00414a24
  409998:	20004448 	.word	0x20004448
  40999c:	004099a1 	.word	0x004099a1

004099a0 <cmdHandlerKalman>:

static void cmdHandlerKalman(commVar val, double *Kvalue, const char *valName){
  4099a0:	b590      	push	{r4, r7, lr}
  4099a2:	b087      	sub	sp, #28
  4099a4:	af00      	add	r7, sp, #0
  4099a6:	463c      	mov	r4, r7
  4099a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	float value = val.value;
  4099ac:	68bb      	ldr	r3, [r7, #8]
  4099ae:	617b      	str	r3, [r7, #20]
	
	switch (val.type)
  4099b0:	793b      	ldrb	r3, [r7, #4]
  4099b2:	2b00      	cmp	r3, #0
  4099b4:	d027      	beq.n	409a06 <cmdHandlerKalman+0x66>
  4099b6:	2b01      	cmp	r3, #1
  4099b8:	d000      	beq.n	4099bc <cmdHandlerKalman+0x1c>
		case cGet:
		printf_mux("%s = %0.5f\r\n", valName, (*Kvalue));
		break;
	}
	
  4099ba:	e02d      	b.n	409a18 <cmdHandlerKalman+0x78>
	float value = val.value;
	
	switch (val.type)
	{
		case cSet:
		if (value > 0){
  4099bc:	4b18      	ldr	r3, [pc, #96]	; (409a20 <cmdHandlerKalman+0x80>)
  4099be:	f04f 0100 	mov.w	r1, #0
  4099c2:	6978      	ldr	r0, [r7, #20]
  4099c4:	4798      	blx	r3
  4099c6:	4603      	mov	r3, r0
  4099c8:	2b00      	cmp	r3, #0
  4099ca:	d010      	beq.n	4099ee <cmdHandlerKalman+0x4e>
			(*Kvalue) = value;
  4099cc:	4b15      	ldr	r3, [pc, #84]	; (409a24 <cmdHandlerKalman+0x84>)
  4099ce:	6978      	ldr	r0, [r7, #20]
  4099d0:	4798      	blx	r3
  4099d2:	4603      	mov	r3, r0
  4099d4:	460c      	mov	r4, r1
  4099d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4099d8:	e9c2 3400 	strd	r3, r4, [r2]
			printf_mux("%s = %0.5f\r\n",valName ,(*Kvalue));
  4099dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4099de:	cb18      	ldmia	r3, {r3, r4}
  4099e0:	461a      	mov	r2, r3
  4099e2:	4623      	mov	r3, r4
  4099e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
  4099e6:	4810      	ldr	r0, [pc, #64]	; (409a28 <cmdHandlerKalman+0x88>)
  4099e8:	4c10      	ldr	r4, [pc, #64]	; (409a2c <cmdHandlerKalman+0x8c>)
  4099ea:	47a0      	blx	r4
		} else {
			printf_mux("%s Value Error [%f]\r\n", valName, value);
		}
		break;
  4099ec:	e014      	b.n	409a18 <cmdHandlerKalman+0x78>
		case cSet:
		if (value > 0){
			(*Kvalue) = value;
			printf_mux("%s = %0.5f\r\n",valName ,(*Kvalue));
		} else {
			printf_mux("%s Value Error [%f]\r\n", valName, value);
  4099ee:	4b0d      	ldr	r3, [pc, #52]	; (409a24 <cmdHandlerKalman+0x84>)
  4099f0:	6978      	ldr	r0, [r7, #20]
  4099f2:	4798      	blx	r3
  4099f4:	4603      	mov	r3, r0
  4099f6:	460c      	mov	r4, r1
  4099f8:	461a      	mov	r2, r3
  4099fa:	4623      	mov	r3, r4
  4099fc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
  4099fe:	480c      	ldr	r0, [pc, #48]	; (409a30 <cmdHandlerKalman+0x90>)
  409a00:	4c0a      	ldr	r4, [pc, #40]	; (409a2c <cmdHandlerKalman+0x8c>)
  409a02:	47a0      	blx	r4
		}
		break;
  409a04:	e008      	b.n	409a18 <cmdHandlerKalman+0x78>
		case cGet:
		printf_mux("%s = %0.5f\r\n", valName, (*Kvalue));
  409a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
  409a08:	cb18      	ldmia	r3, {r3, r4}
  409a0a:	461a      	mov	r2, r3
  409a0c:	4623      	mov	r3, r4
  409a0e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
  409a10:	4805      	ldr	r0, [pc, #20]	; (409a28 <cmdHandlerKalman+0x88>)
  409a12:	4c06      	ldr	r4, [pc, #24]	; (409a2c <cmdHandlerKalman+0x8c>)
  409a14:	47a0      	blx	r4
		break;
  409a16:	bf00      	nop
	}
	
  409a18:	bf00      	nop
  409a1a:	371c      	adds	r7, #28
  409a1c:	46bd      	mov	sp, r7
  409a1e:	bd90      	pop	{r4, r7, pc}
  409a20:	0040b925 	.word	0x0040b925
  409a24:	0040ac99 	.word	0x0040ac99
  409a28:	00414968 	.word	0x00414968
  409a2c:	00401d21 	.word	0x00401d21
  409a30:	00414978 	.word	0x00414978

00409a34 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  409a34:	b480      	push	{r7}
  409a36:	b085      	sub	sp, #20
  409a38:	af00      	add	r7, sp, #0
  409a3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
  409a3c:	687b      	ldr	r3, [r7, #4]
  409a3e:	f003 0307 	and.w	r3, r3, #7
  409a42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  409a44:	4b0c      	ldr	r3, [pc, #48]	; (409a78 <NVIC_SetPriorityGrouping+0x44>)
  409a46:	68db      	ldr	r3, [r3, #12]
  409a48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  409a4a:	68ba      	ldr	r2, [r7, #8]
  409a4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
  409a50:	4013      	ands	r3, r2
  409a52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  409a54:	68fb      	ldr	r3, [r7, #12]
  409a56:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
  409a58:	68bb      	ldr	r3, [r7, #8]
  409a5a:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
  409a5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  409a60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  409a64:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
  409a66:	4a04      	ldr	r2, [pc, #16]	; (409a78 <NVIC_SetPriorityGrouping+0x44>)
  409a68:	68bb      	ldr	r3, [r7, #8]
  409a6a:	60d3      	str	r3, [r2, #12]
}
  409a6c:	bf00      	nop
  409a6e:	3714      	adds	r7, #20
  409a70:	46bd      	mov	sp, r7
  409a72:	bc80      	pop	{r7}
  409a74:	4770      	bx	lr
  409a76:	bf00      	nop
  409a78:	e000ed00 	.word	0xe000ed00

00409a7c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  409a7c:	b480      	push	{r7}
  409a7e:	b083      	sub	sp, #12
  409a80:	af00      	add	r7, sp, #0
  409a82:	4603      	mov	r3, r0
  409a84:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  409a86:	4908      	ldr	r1, [pc, #32]	; (409aa8 <NVIC_EnableIRQ+0x2c>)
  409a88:	f997 3007 	ldrsb.w	r3, [r7, #7]
  409a8c:	095b      	lsrs	r3, r3, #5
  409a8e:	79fa      	ldrb	r2, [r7, #7]
  409a90:	f002 021f 	and.w	r2, r2, #31
  409a94:	2001      	movs	r0, #1
  409a96:	fa00 f202 	lsl.w	r2, r0, r2
  409a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  409a9e:	bf00      	nop
  409aa0:	370c      	adds	r7, #12
  409aa2:	46bd      	mov	sp, r7
  409aa4:	bc80      	pop	{r7}
  409aa6:	4770      	bx	lr
  409aa8:	e000e100 	.word	0xe000e100

00409aac <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  409aac:	b480      	push	{r7}
  409aae:	b083      	sub	sp, #12
  409ab0:	af00      	add	r7, sp, #0
  409ab2:	4603      	mov	r3, r0
  409ab4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  409ab6:	4909      	ldr	r1, [pc, #36]	; (409adc <NVIC_DisableIRQ+0x30>)
  409ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  409abc:	095b      	lsrs	r3, r3, #5
  409abe:	79fa      	ldrb	r2, [r7, #7]
  409ac0:	f002 021f 	and.w	r2, r2, #31
  409ac4:	2001      	movs	r0, #1
  409ac6:	fa00 f202 	lsl.w	r2, r0, r2
  409aca:	3320      	adds	r3, #32
  409acc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  409ad0:	bf00      	nop
  409ad2:	370c      	adds	r7, #12
  409ad4:	46bd      	mov	sp, r7
  409ad6:	bc80      	pop	{r7}
  409ad8:	4770      	bx	lr
  409ada:	bf00      	nop
  409adc:	e000e100 	.word	0xe000e100

00409ae0 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  409ae0:	b480      	push	{r7}
  409ae2:	b083      	sub	sp, #12
  409ae4:	af00      	add	r7, sp, #0
  409ae6:	4603      	mov	r3, r0
  409ae8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  409aea:	4909      	ldr	r1, [pc, #36]	; (409b10 <NVIC_ClearPendingIRQ+0x30>)
  409aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
  409af0:	095b      	lsrs	r3, r3, #5
  409af2:	79fa      	ldrb	r2, [r7, #7]
  409af4:	f002 021f 	and.w	r2, r2, #31
  409af8:	2001      	movs	r0, #1
  409afa:	fa00 f202 	lsl.w	r2, r0, r2
  409afe:	3360      	adds	r3, #96	; 0x60
  409b00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  409b04:	bf00      	nop
  409b06:	370c      	adds	r7, #12
  409b08:	46bd      	mov	sp, r7
  409b0a:	bc80      	pop	{r7}
  409b0c:	4770      	bx	lr
  409b0e:	bf00      	nop
  409b10:	e000e100 	.word	0xe000e100

00409b14 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  409b14:	b480      	push	{r7}
  409b16:	b083      	sub	sp, #12
  409b18:	af00      	add	r7, sp, #0
  409b1a:	4603      	mov	r3, r0
  409b1c:	6039      	str	r1, [r7, #0]
  409b1e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  409b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
  409b24:	2b00      	cmp	r3, #0
  409b26:	da0b      	bge.n	409b40 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  409b28:	490d      	ldr	r1, [pc, #52]	; (409b60 <NVIC_SetPriority+0x4c>)
  409b2a:	79fb      	ldrb	r3, [r7, #7]
  409b2c:	f003 030f 	and.w	r3, r3, #15
  409b30:	3b04      	subs	r3, #4
  409b32:	683a      	ldr	r2, [r7, #0]
  409b34:	b2d2      	uxtb	r2, r2
  409b36:	0112      	lsls	r2, r2, #4
  409b38:	b2d2      	uxtb	r2, r2
  409b3a:	440b      	add	r3, r1
  409b3c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  409b3e:	e009      	b.n	409b54 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  409b40:	4908      	ldr	r1, [pc, #32]	; (409b64 <NVIC_SetPriority+0x50>)
  409b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
  409b46:	683a      	ldr	r2, [r7, #0]
  409b48:	b2d2      	uxtb	r2, r2
  409b4a:	0112      	lsls	r2, r2, #4
  409b4c:	b2d2      	uxtb	r2, r2
  409b4e:	440b      	add	r3, r1
  409b50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  409b54:	bf00      	nop
  409b56:	370c      	adds	r7, #12
  409b58:	46bd      	mov	sp, r7
  409b5a:	bc80      	pop	{r7}
  409b5c:	4770      	bx	lr
  409b5e:	bf00      	nop
  409b60:	e000ed00 	.word	0xe000ed00
  409b64:	e000e100 	.word	0xe000e100

00409b68 <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  409b68:	b580      	push	{r7, lr}
  409b6a:	b082      	sub	sp, #8
  409b6c:	af00      	add	r7, sp, #0
  409b6e:	6078      	str	r0, [r7, #4]
  409b70:	6039      	str	r1, [r7, #0]
	printf("stack overflow %x %s\r\n", (unsigned int) pxTask, (portCHAR *)pcTaskName);
  409b72:	687b      	ldr	r3, [r7, #4]
  409b74:	683a      	ldr	r2, [r7, #0]
  409b76:	4619      	mov	r1, r3
  409b78:	4803      	ldr	r0, [pc, #12]	; (409b88 <vApplicationStackOverflowHook+0x20>)
  409b7a:	4b04      	ldr	r3, [pc, #16]	; (409b8c <vApplicationStackOverflowHook+0x24>)
  409b7c:	4798      	blx	r3
	/* If the parameters have been corrupted then inspect pxCurrentTCB to
	 * identify which task has overflowed its stack.
	 */
	for (;;) {
		LED_On(LED2_GPIO);
  409b7e:	2019      	movs	r0, #25
  409b80:	4b03      	ldr	r3, [pc, #12]	; (409b90 <vApplicationStackOverflowHook+0x28>)
  409b82:	4798      	blx	r3
	}
  409b84:	e7fb      	b.n	409b7e <vApplicationStackOverflowHook+0x16>
  409b86:	bf00      	nop
  409b88:	00414a30 	.word	0x00414a30
  409b8c:	0040b9e5 	.word	0x0040b9e5
  409b90:	0040456d 	.word	0x0040456d

00409b94 <vApplicationIdleHook>:

/**
 * \brief This function is called by FreeRTOS idle task
 */
extern void vApplicationIdleHook(void)
{
  409b94:	b480      	push	{r7}
  409b96:	af00      	add	r7, sp, #0
	asm("nop");
  409b98:	bf00      	nop
}
  409b9a:	bf00      	nop
  409b9c:	46bd      	mov	sp, r7
  409b9e:	bc80      	pop	{r7}
  409ba0:	4770      	bx	lr
  409ba2:	bf00      	nop

00409ba4 <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  409ba4:	b480      	push	{r7}
  409ba6:	af00      	add	r7, sp, #0
	g_tickCounter++;
  409ba8:	4b04      	ldr	r3, [pc, #16]	; (409bbc <vApplicationTickHook+0x18>)
  409baa:	681b      	ldr	r3, [r3, #0]
  409bac:	3301      	adds	r3, #1
  409bae:	4a03      	ldr	r2, [pc, #12]	; (409bbc <vApplicationTickHook+0x18>)
  409bb0:	6013      	str	r3, [r2, #0]
}
  409bb2:	bf00      	nop
  409bb4:	46bd      	mov	sp, r7
  409bb6:	bc80      	pop	{r7}
  409bb8:	4770      	bx	lr
  409bba:	bf00      	nop
  409bbc:	20004550 	.word	0x20004550

00409bc0 <vApplicationMallocFailedHook>:

extern void vApplicationMallocFailedHook(void)
{
  409bc0:	b580      	push	{r7, lr}
  409bc2:	af00      	add	r7, sp, #0
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
  409bc4:	4b02      	ldr	r3, [pc, #8]	; (409bd0 <vApplicationMallocFailedHook+0x10>)
  409bc6:	4798      	blx	r3
	for (;;) {
		LED_On(LED2_GPIO);
  409bc8:	2019      	movs	r0, #25
  409bca:	4b02      	ldr	r3, [pc, #8]	; (409bd4 <vApplicationMallocFailedHook+0x14>)
  409bcc:	4798      	blx	r3
	}
  409bce:	e7fb      	b.n	409bc8 <vApplicationMallocFailedHook+0x8>
  409bd0:	00406961 	.word	0x00406961
  409bd4:	0040456d 	.word	0x0040456d

00409bd8 <task_led0>:
		printf_mux("Free Heap: %lu\n", freeHeap);
	}
}

static void task_led0(void *pvParameters)
{
  409bd8:	b580      	push	{r7, lr}
  409bda:	b082      	sub	sp, #8
  409bdc:	af00      	add	r7, sp, #0
  409bde:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	for (;;) {
		LED_Toggle(LED0_GPIO);
  409be0:	2017      	movs	r0, #23
  409be2:	4b03      	ldr	r3, [pc, #12]	; (409bf0 <task_led0+0x18>)
  409be4:	4798      	blx	r3
		vTaskDelay(DELAY_500MS);
  409be6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  409bea:	4b02      	ldr	r3, [pc, #8]	; (409bf4 <task_led0+0x1c>)
  409bec:	4798      	blx	r3
	}
  409bee:	e7f7      	b.n	409be0 <task_led0+0x8>
  409bf0:	00405549 	.word	0x00405549
  409bf4:	004077f5 	.word	0x004077f5

00409bf8 <button_handler>:
}

void button_handler(uint32_t id, uint32_t mask){
  409bf8:	b590      	push	{r4, r7, lr}
  409bfa:	b083      	sub	sp, #12
  409bfc:	af00      	add	r7, sp, #0
  409bfe:	6078      	str	r0, [r7, #4]
  409c00:	6039      	str	r1, [r7, #0]
	xSemaphoreGiveFromISR(xseMonitor, NULL);
  409c02:	4b05      	ldr	r3, [pc, #20]	; (409c18 <button_handler+0x20>)
  409c04:	6818      	ldr	r0, [r3, #0]
  409c06:	2300      	movs	r3, #0
  409c08:	2200      	movs	r2, #0
  409c0a:	2100      	movs	r1, #0
  409c0c:	4c03      	ldr	r4, [pc, #12]	; (409c1c <button_handler+0x24>)
  409c0e:	47a0      	blx	r4
}
  409c10:	bf00      	nop
  409c12:	370c      	adds	r7, #12
  409c14:	46bd      	mov	sp, r7
  409c16:	bd90      	pop	{r4, r7, pc}
  409c18:	20004634 	.word	0x20004634
  409c1c:	00407071 	.word	0x00407071

00409c20 <config_interrupt>:

void config_interrupt(void){
  409c20:	b590      	push	{r4, r7, lr}
  409c22:	b083      	sub	sp, #12
  409c24:	af02      	add	r7, sp, #8
	//The GPIO was already configured by board_init().
	pio_handler_set(PIOA, ID_PIOA, PIN_PUSHBUTTON_1_MASK, PIO_IT_FALL_EDGE, button_handler);
  409c26:	4b21      	ldr	r3, [pc, #132]	; (409cac <config_interrupt+0x8c>)
  409c28:	9300      	str	r3, [sp, #0]
  409c2a:	2350      	movs	r3, #80	; 0x50
  409c2c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  409c30:	210b      	movs	r1, #11
  409c32:	481f      	ldr	r0, [pc, #124]	; (409cb0 <config_interrupt+0x90>)
  409c34:	4c1f      	ldr	r4, [pc, #124]	; (409cb4 <config_interrupt+0x94>)
  409c36:	47a0      	blx	r4
	pio_enable_interrupt(PIOA, PIN_PUSHBUTTON_1_MASK);
  409c38:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  409c3c:	481c      	ldr	r0, [pc, #112]	; (409cb0 <config_interrupt+0x90>)
  409c3e:	4b1e      	ldr	r3, [pc, #120]	; (409cb8 <config_interrupt+0x98>)
  409c40:	4798      	blx	r3
		pio_pull_down(PIOA, INT_PIN, ENABLE);
		pio_handler_set(PIOA, ID_PIOA, INT_PIN, PIO_IT_RISE_EDGE, intpin_handler);
		pio_enable_interrupt(PIOA,INT_PIN);
	#endif
	
	configEncoderPin();
  409c42:	4b1e      	ldr	r3, [pc, #120]	; (409cbc <config_interrupt+0x9c>)
  409c44:	4798      	blx	r3
	
	NVIC_DisableIRQ(PIOA_IRQn);
  409c46:	200b      	movs	r0, #11
  409c48:	4b1d      	ldr	r3, [pc, #116]	; (409cc0 <config_interrupt+0xa0>)
  409c4a:	4798      	blx	r3
	NVIC_ClearPendingIRQ(PIOA_IRQn);
  409c4c:	200b      	movs	r0, #11
  409c4e:	4b1d      	ldr	r3, [pc, #116]	; (409cc4 <config_interrupt+0xa4>)
  409c50:	4798      	blx	r3
	NVIC_SetPriority(PIOA_IRQn, 0);
  409c52:	2100      	movs	r1, #0
  409c54:	200b      	movs	r0, #11
  409c56:	4b1c      	ldr	r3, [pc, #112]	; (409cc8 <config_interrupt+0xa8>)
  409c58:	4798      	blx	r3
	NVIC_EnableIRQ(PIOA_IRQn);
  409c5a:	200b      	movs	r0, #11
  409c5c:	4b1b      	ldr	r3, [pc, #108]	; (409ccc <config_interrupt+0xac>)
  409c5e:	4798      	blx	r3
	
	//Semaphore for Monitor:
	vSemaphoreCreateBinary(xseMonitor);
  409c60:	2203      	movs	r2, #3
  409c62:	2100      	movs	r1, #0
  409c64:	2001      	movs	r0, #1
  409c66:	4b1a      	ldr	r3, [pc, #104]	; (409cd0 <config_interrupt+0xb0>)
  409c68:	4798      	blx	r3
  409c6a:	4602      	mov	r2, r0
  409c6c:	4b19      	ldr	r3, [pc, #100]	; (409cd4 <config_interrupt+0xb4>)
  409c6e:	601a      	str	r2, [r3, #0]
  409c70:	4b18      	ldr	r3, [pc, #96]	; (409cd4 <config_interrupt+0xb4>)
  409c72:	681b      	ldr	r3, [r3, #0]
  409c74:	2b00      	cmp	r3, #0
  409c76:	d006      	beq.n	409c86 <config_interrupt+0x66>
  409c78:	4b16      	ldr	r3, [pc, #88]	; (409cd4 <config_interrupt+0xb4>)
  409c7a:	6818      	ldr	r0, [r3, #0]
  409c7c:	2300      	movs	r3, #0
  409c7e:	2200      	movs	r2, #0
  409c80:	2100      	movs	r1, #0
  409c82:	4c15      	ldr	r4, [pc, #84]	; (409cd8 <config_interrupt+0xb8>)
  409c84:	47a0      	blx	r4
	configASSERT(xseMonitor);
  409c86:	4b13      	ldr	r3, [pc, #76]	; (409cd4 <config_interrupt+0xb4>)
  409c88:	681b      	ldr	r3, [r3, #0]
  409c8a:	2b00      	cmp	r3, #0
  409c8c:	d103      	bne.n	409c96 <config_interrupt+0x76>
  409c8e:	4b13      	ldr	r3, [pc, #76]	; (409cdc <config_interrupt+0xbc>)
  409c90:	4798      	blx	r3
  409c92:	bf00      	nop
  409c94:	e7fd      	b.n	409c92 <config_interrupt+0x72>
	xSemaphoreTake(xseMonitor, 0);
  409c96:	4b0f      	ldr	r3, [pc, #60]	; (409cd4 <config_interrupt+0xb4>)
  409c98:	6818      	ldr	r0, [r3, #0]
  409c9a:	2300      	movs	r3, #0
  409c9c:	2200      	movs	r2, #0
  409c9e:	2100      	movs	r1, #0
  409ca0:	4c0f      	ldr	r4, [pc, #60]	; (409ce0 <config_interrupt+0xc0>)
  409ca2:	47a0      	blx	r4
}
  409ca4:	bf00      	nop
  409ca6:	3704      	adds	r7, #4
  409ca8:	46bd      	mov	sp, r7
  409caa:	bd90      	pop	{r4, r7, pc}
  409cac:	00409bf9 	.word	0x00409bf9
  409cb0:	400e0e00 	.word	0x400e0e00
  409cb4:	00405955 	.word	0x00405955
  409cb8:	0040547d 	.word	0x0040547d
  409cbc:	00400b01 	.word	0x00400b01
  409cc0:	00409aad 	.word	0x00409aad
  409cc4:	00409ae1 	.word	0x00409ae1
  409cc8:	00409b15 	.word	0x00409b15
  409ccc:	00409a7d 	.word	0x00409a7d
  409cd0:	00406d89 	.word	0x00406d89
  409cd4:	20004634 	.word	0x20004634
  409cd8:	00406f09 	.word	0x00406f09
  409cdc:	00406961 	.word	0x00406961
  409ce0:	0040712d 	.word	0x0040712d

00409ce4 <main>:

int main (void)
{
  409ce4:	b590      	push	{r4, r7, lr}
  409ce6:	b093      	sub	sp, #76	; 0x4c
  409ce8:	af04      	add	r7, sp, #16
	/* Initialize Board and Clock */
	sysclk_init();
  409cea:	4b59      	ldr	r3, [pc, #356]	; (409e50 <main+0x16c>)
  409cec:	4798      	blx	r3
	NVIC_SetPriorityGrouping(0);
  409cee:	2000      	movs	r0, #0
  409cf0:	4b58      	ldr	r3, [pc, #352]	; (409e54 <main+0x170>)
  409cf2:	4798      	blx	r3
	board_init();
  409cf4:	4b58      	ldr	r3, [pc, #352]	; (409e58 <main+0x174>)
  409cf6:	4798      	blx	r3
	g_tickCounter = 0;
  409cf8:	4b58      	ldr	r3, [pc, #352]	; (409e5c <main+0x178>)
  409cfa:	2200      	movs	r2, #0
  409cfc:	601a      	str	r2, [r3, #0]

	/* Initialize the console uart */
	configure_console();
  409cfe:	4b58      	ldr	r3, [pc, #352]	; (409e60 <main+0x17c>)
  409d00:	4798      	blx	r3
	char buildVer[50] = { 0 };
  409d02:	1d3b      	adds	r3, r7, #4
  409d04:	2232      	movs	r2, #50	; 0x32
  409d06:	2100      	movs	r1, #0
  409d08:	4618      	mov	r0, r3
  409d0a:	4b56      	ldr	r3, [pc, #344]	; (409e64 <main+0x180>)
  409d0c:	4798      	blx	r3
	formatVersion(buildVer);
  409d0e:	1d3b      	adds	r3, r7, #4
  409d10:	4618      	mov	r0, r3
  409d12:	4b55      	ldr	r3, [pc, #340]	; (409e68 <main+0x184>)
  409d14:	4798      	blx	r3
	printf("%s - Version: %s\n", PROJECT_NAME, buildVer);
  409d16:	1d3b      	adds	r3, r7, #4
  409d18:	461a      	mov	r2, r3
  409d1a:	4954      	ldr	r1, [pc, #336]	; (409e6c <main+0x188>)
  409d1c:	4854      	ldr	r0, [pc, #336]	; (409e70 <main+0x18c>)
  409d1e:	4b55      	ldr	r3, [pc, #340]	; (409e74 <main+0x190>)
  409d20:	4798      	blx	r3
	
	config_interrupt();
  409d22:	4b55      	ldr	r3, [pc, #340]	; (409e78 <main+0x194>)
  409d24:	4798      	blx	r3
	} else {
		printf("Task Monitor Created!\n");
	}
#endif
	
	if (xTaskCreate(task_led0, (const signed char *) "Led0", TASK_LED_STACK_SIZE, NULL,
  409d26:	2300      	movs	r3, #0
  409d28:	9303      	str	r3, [sp, #12]
  409d2a:	2300      	movs	r3, #0
  409d2c:	9302      	str	r3, [sp, #8]
  409d2e:	2300      	movs	r3, #0
  409d30:	9301      	str	r3, [sp, #4]
  409d32:	2300      	movs	r3, #0
  409d34:	9300      	str	r3, [sp, #0]
  409d36:	2300      	movs	r3, #0
  409d38:	2246      	movs	r2, #70	; 0x46
  409d3a:	4950      	ldr	r1, [pc, #320]	; (409e7c <main+0x198>)
  409d3c:	4850      	ldr	r0, [pc, #320]	; (409e80 <main+0x19c>)
  409d3e:	4c51      	ldr	r4, [pc, #324]	; (409e84 <main+0x1a0>)
  409d40:	47a0      	blx	r4
  409d42:	4603      	mov	r3, r0
  409d44:	2b01      	cmp	r3, #1
  409d46:	d006      	beq.n	409d56 <main+0x72>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  409d48:	484f      	ldr	r0, [pc, #316]	; (409e88 <main+0x1a4>)
  409d4a:	4b4a      	ldr	r3, [pc, #296]	; (409e74 <main+0x190>)
  409d4c:	4798      	blx	r3
		LED_On(LED2_GPIO);
  409d4e:	2019      	movs	r0, #25
  409d50:	4b4e      	ldr	r3, [pc, #312]	; (409e8c <main+0x1a8>)
  409d52:	4798      	blx	r3
  409d54:	e002      	b.n	409d5c <main+0x78>
	} else {
		printf("Task Led0 Created!\n");
  409d56:	484e      	ldr	r0, [pc, #312]	; (409e90 <main+0x1ac>)
  409d58:	4b46      	ldr	r3, [pc, #280]	; (409e74 <main+0x190>)
  409d5a:	4798      	blx	r3
	}
	
	if (xTaskCreate(IMUTask, (const signed char *) "IMU_T", TASK_IMU_STACK_SIZE, NULL,
  409d5c:	2300      	movs	r3, #0
  409d5e:	9303      	str	r3, [sp, #12]
  409d60:	2300      	movs	r3, #0
  409d62:	9302      	str	r3, [sp, #8]
  409d64:	2300      	movs	r3, #0
  409d66:	9301      	str	r3, [sp, #4]
  409d68:	2304      	movs	r3, #4
  409d6a:	9300      	str	r3, [sp, #0]
  409d6c:	2300      	movs	r3, #0
  409d6e:	f44f 7200 	mov.w	r2, #512	; 0x200
  409d72:	4948      	ldr	r1, [pc, #288]	; (409e94 <main+0x1b0>)
  409d74:	4848      	ldr	r0, [pc, #288]	; (409e98 <main+0x1b4>)
  409d76:	4c43      	ldr	r4, [pc, #268]	; (409e84 <main+0x1a0>)
  409d78:	47a0      	blx	r4
  409d7a:	4603      	mov	r3, r0
  409d7c:	2b01      	cmp	r3, #1
  409d7e:	d006      	beq.n	409d8e <main+0xaa>
	TASK_IMU_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test IMUTask\r\n");
  409d80:	4846      	ldr	r0, [pc, #280]	; (409e9c <main+0x1b8>)
  409d82:	4b3c      	ldr	r3, [pc, #240]	; (409e74 <main+0x190>)
  409d84:	4798      	blx	r3
		LED_On(LED2_GPIO);
  409d86:	2019      	movs	r0, #25
  409d88:	4b40      	ldr	r3, [pc, #256]	; (409e8c <main+0x1a8>)
  409d8a:	4798      	blx	r3
  409d8c:	e002      	b.n	409d94 <main+0xb0>
	} else {
		printf("Task IMU_T Created!\n");
  409d8e:	4844      	ldr	r0, [pc, #272]	; (409ea0 <main+0x1bc>)
  409d90:	4b38      	ldr	r3, [pc, #224]	; (409e74 <main+0x190>)
  409d92:	4798      	blx	r3
	}

	if (xTaskCreate(LCDTask, (const signed char *) "LCD_T", TASK_LCD_STACK_SIZE, NULL,
  409d94:	2300      	movs	r3, #0
  409d96:	9303      	str	r3, [sp, #12]
  409d98:	2300      	movs	r3, #0
  409d9a:	9302      	str	r3, [sp, #8]
  409d9c:	4b41      	ldr	r3, [pc, #260]	; (409ea4 <main+0x1c0>)
  409d9e:	9301      	str	r3, [sp, #4]
  409da0:	2302      	movs	r3, #2
  409da2:	9300      	str	r3, [sp, #0]
  409da4:	2300      	movs	r3, #0
  409da6:	f44f 7280 	mov.w	r2, #256	; 0x100
  409daa:	493f      	ldr	r1, [pc, #252]	; (409ea8 <main+0x1c4>)
  409dac:	483f      	ldr	r0, [pc, #252]	; (409eac <main+0x1c8>)
  409dae:	4c35      	ldr	r4, [pc, #212]	; (409e84 <main+0x1a0>)
  409db0:	47a0      	blx	r4
  409db2:	4603      	mov	r3, r0
  409db4:	2b01      	cmp	r3, #1
  409db6:	d006      	beq.n	409dc6 <main+0xe2>
	TASK_LCD_STACK_PRIORITY, &xLCDHandler) != pdPASS) {
		printf("Failed to create test LCDTask\r\n");
  409db8:	483d      	ldr	r0, [pc, #244]	; (409eb0 <main+0x1cc>)
  409dba:	4b2e      	ldr	r3, [pc, #184]	; (409e74 <main+0x190>)
  409dbc:	4798      	blx	r3
		LED_On(LED2_GPIO);
  409dbe:	2019      	movs	r0, #25
  409dc0:	4b32      	ldr	r3, [pc, #200]	; (409e8c <main+0x1a8>)
  409dc2:	4798      	blx	r3
  409dc4:	e002      	b.n	409dcc <main+0xe8>
	} else {
		printf("Task LCD_T Created!\n");
  409dc6:	483b      	ldr	r0, [pc, #236]	; (409eb4 <main+0x1d0>)
  409dc8:	4b2a      	ldr	r3, [pc, #168]	; (409e74 <main+0x190>)
  409dca:	4798      	blx	r3
	}
	
	if (xTaskCreate(UARTTXTask, (const signed char *) "TX_T", TASK_UART_STACK_SIZE, NULL,
  409dcc:	2300      	movs	r3, #0
  409dce:	9303      	str	r3, [sp, #12]
  409dd0:	2300      	movs	r3, #0
  409dd2:	9302      	str	r3, [sp, #8]
  409dd4:	4b38      	ldr	r3, [pc, #224]	; (409eb8 <main+0x1d4>)
  409dd6:	9301      	str	r3, [sp, #4]
  409dd8:	2303      	movs	r3, #3
  409dda:	9300      	str	r3, [sp, #0]
  409ddc:	2300      	movs	r3, #0
  409dde:	f44f 7200 	mov.w	r2, #512	; 0x200
  409de2:	4936      	ldr	r1, [pc, #216]	; (409ebc <main+0x1d8>)
  409de4:	4836      	ldr	r0, [pc, #216]	; (409ec0 <main+0x1dc>)
  409de6:	4c27      	ldr	r4, [pc, #156]	; (409e84 <main+0x1a0>)
  409de8:	47a0      	blx	r4
  409dea:	4603      	mov	r3, r0
  409dec:	2b01      	cmp	r3, #1
  409dee:	d006      	beq.n	409dfe <main+0x11a>
	TASK_UART_STACK_PRIORITY, &xTXHandler) != pdPASS) {
		printf("Failed to create test TX_Task\r\n");
  409df0:	4834      	ldr	r0, [pc, #208]	; (409ec4 <main+0x1e0>)
  409df2:	4b20      	ldr	r3, [pc, #128]	; (409e74 <main+0x190>)
  409df4:	4798      	blx	r3
		LED_On(LED2_GPIO);
  409df6:	2019      	movs	r0, #25
  409df8:	4b24      	ldr	r3, [pc, #144]	; (409e8c <main+0x1a8>)
  409dfa:	4798      	blx	r3
  409dfc:	e002      	b.n	409e04 <main+0x120>
	} else {
		printf("Task TX_T Created!\n");
  409dfe:	4832      	ldr	r0, [pc, #200]	; (409ec8 <main+0x1e4>)
  409e00:	4b1c      	ldr	r3, [pc, #112]	; (409e74 <main+0x190>)
  409e02:	4798      	blx	r3
	}
	
	if (xTaskCreate(UARTRXTask, (const signed char *) "RX_T", TASK_UART_STACK_SIZE, NULL,
  409e04:	2300      	movs	r3, #0
  409e06:	9303      	str	r3, [sp, #12]
  409e08:	2300      	movs	r3, #0
  409e0a:	9302      	str	r3, [sp, #8]
  409e0c:	2300      	movs	r3, #0
  409e0e:	9301      	str	r3, [sp, #4]
  409e10:	2303      	movs	r3, #3
  409e12:	9300      	str	r3, [sp, #0]
  409e14:	2300      	movs	r3, #0
  409e16:	f44f 7200 	mov.w	r2, #512	; 0x200
  409e1a:	492c      	ldr	r1, [pc, #176]	; (409ecc <main+0x1e8>)
  409e1c:	482c      	ldr	r0, [pc, #176]	; (409ed0 <main+0x1ec>)
  409e1e:	4c19      	ldr	r4, [pc, #100]	; (409e84 <main+0x1a0>)
  409e20:	47a0      	blx	r4
  409e22:	4603      	mov	r3, r0
  409e24:	2b01      	cmp	r3, #1
  409e26:	d006      	beq.n	409e36 <main+0x152>
	TASK_UART_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test RX_Task\r\n");
  409e28:	482a      	ldr	r0, [pc, #168]	; (409ed4 <main+0x1f0>)
  409e2a:	4b12      	ldr	r3, [pc, #72]	; (409e74 <main+0x190>)
  409e2c:	4798      	blx	r3
		LED_On(LED2_GPIO);
  409e2e:	2019      	movs	r0, #25
  409e30:	4b16      	ldr	r3, [pc, #88]	; (409e8c <main+0x1a8>)
  409e32:	4798      	blx	r3
  409e34:	e002      	b.n	409e3c <main+0x158>
	} else {
		printf("Task RX_T Created!\n");
  409e36:	4828      	ldr	r0, [pc, #160]	; (409ed8 <main+0x1f4>)
  409e38:	4b0e      	ldr	r3, [pc, #56]	; (409e74 <main+0x190>)
  409e3a:	4798      	blx	r3
	}
	
	/* Start the scheduler. */
	vTaskStartScheduler();
  409e3c:	4b27      	ldr	r3, [pc, #156]	; (409edc <main+0x1f8>)
  409e3e:	4798      	blx	r3

	/* Will only get here if there was insufficient memory to create the idle task. */
	LED_On(LED2_GPIO);
  409e40:	2019      	movs	r0, #25
  409e42:	4b12      	ldr	r3, [pc, #72]	; (409e8c <main+0x1a8>)
  409e44:	4798      	blx	r3
	return 0;
  409e46:	2300      	movs	r3, #0
}
  409e48:	4618      	mov	r0, r3
  409e4a:	373c      	adds	r7, #60	; 0x3c
  409e4c:	46bd      	mov	sp, r7
  409e4e:	bd90      	pop	{r4, r7, pc}
  409e50:	00402891 	.word	0x00402891
  409e54:	00409a35 	.word	0x00409a35
  409e58:	00404409 	.word	0x00404409
  409e5c:	20004550 	.word	0x20004550
  409e60:	00401d85 	.word	0x00401d85
  409e64:	0040bb5d 	.word	0x0040bb5d
  409e68:	00400bcd 	.word	0x00400bcd
  409e6c:	00414a94 	.word	0x00414a94
  409e70:	00414aa4 	.word	0x00414aa4
  409e74:	0040b9e5 	.word	0x0040b9e5
  409e78:	00409c21 	.word	0x00409c21
  409e7c:	00414ab8 	.word	0x00414ab8
  409e80:	00409bd9 	.word	0x00409bd9
  409e84:	00407589 	.word	0x00407589
  409e88:	00414ac0 	.word	0x00414ac0
  409e8c:	0040456d 	.word	0x0040456d
  409e90:	00414ae4 	.word	0x00414ae4
  409e94:	00414af8 	.word	0x00414af8
  409e98:	00408fd1 	.word	0x00408fd1
  409e9c:	00414b00 	.word	0x00414b00
  409ea0:	00414b20 	.word	0x00414b20
  409ea4:	20000ac8 	.word	0x20000ac8
  409ea8:	00414b38 	.word	0x00414b38
  409eac:	00401eb1 	.word	0x00401eb1
  409eb0:	00414b40 	.word	0x00414b40
  409eb4:	00414b60 	.word	0x00414b60
  409eb8:	2000452c 	.word	0x2000452c
  409ebc:	00414b78 	.word	0x00414b78
  409ec0:	00402215 	.word	0x00402215
  409ec4:	00414b80 	.word	0x00414b80
  409ec8:	00414ba0 	.word	0x00414ba0
  409ecc:	00414bb4 	.word	0x00414bb4
  409ed0:	00402519 	.word	0x00402519
  409ed4:	00414bbc 	.word	0x00414bbc
  409ed8:	00414bdc 	.word	0x00414bdc
  409edc:	00407a21 	.word	0x00407a21

00409ee0 <atan>:
  409ee0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409ee4:	4bc0      	ldr	r3, [pc, #768]	; (40a1e8 <atan+0x308>)
  409ee6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  409eea:	429e      	cmp	r6, r3
  409eec:	460d      	mov	r5, r1
  409eee:	468a      	mov	sl, r1
  409ef0:	4604      	mov	r4, r0
  409ef2:	dd0f      	ble.n	409f14 <atan+0x34>
  409ef4:	4bbd      	ldr	r3, [pc, #756]	; (40a1ec <atan+0x30c>)
  409ef6:	429e      	cmp	r6, r3
  409ef8:	f300 80b2 	bgt.w	40a060 <atan+0x180>
  409efc:	f000 80ad 	beq.w	40a05a <atan+0x17a>
  409f00:	4bbb      	ldr	r3, [pc, #748]	; (40a1f0 <atan+0x310>)
  409f02:	49bc      	ldr	r1, [pc, #752]	; (40a1f4 <atan+0x314>)
  409f04:	4cbc      	ldr	r4, [pc, #752]	; (40a1f8 <atan+0x318>)
  409f06:	f1ba 0f00 	cmp.w	sl, #0
  409f0a:	bfc8      	it	gt
  409f0c:	4619      	movgt	r1, r3
  409f0e:	4620      	mov	r0, r4
  409f10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409f14:	4bb9      	ldr	r3, [pc, #740]	; (40a1fc <atan+0x31c>)
  409f16:	429e      	cmp	r6, r3
  409f18:	f300 80bc 	bgt.w	40a094 <atan+0x1b4>
  409f1c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
  409f20:	429e      	cmp	r6, r3
  409f22:	f340 80a7 	ble.w	40a074 <atan+0x194>
  409f26:	f04f 3bff 	mov.w	fp, #4294967295
  409f2a:	4622      	mov	r2, r4
  409f2c:	462b      	mov	r3, r5
  409f2e:	4620      	mov	r0, r4
  409f30:	4629      	mov	r1, r5
  409f32:	f000 ff05 	bl	40ad40 <__aeabi_dmul>
  409f36:	4602      	mov	r2, r0
  409f38:	460b      	mov	r3, r1
  409f3a:	4680      	mov	r8, r0
  409f3c:	4689      	mov	r9, r1
  409f3e:	f000 feff 	bl	40ad40 <__aeabi_dmul>
  409f42:	a391      	add	r3, pc, #580	; (adr r3, 40a188 <atan+0x2a8>)
  409f44:	e9d3 2300 	ldrd	r2, r3, [r3]
  409f48:	4606      	mov	r6, r0
  409f4a:	460f      	mov	r7, r1
  409f4c:	f000 fef8 	bl	40ad40 <__aeabi_dmul>
  409f50:	a38f      	add	r3, pc, #572	; (adr r3, 40a190 <atan+0x2b0>)
  409f52:	e9d3 2300 	ldrd	r2, r3, [r3]
  409f56:	f000 fd41 	bl	40a9dc <__adddf3>
  409f5a:	4632      	mov	r2, r6
  409f5c:	463b      	mov	r3, r7
  409f5e:	f000 feef 	bl	40ad40 <__aeabi_dmul>
  409f62:	a38d      	add	r3, pc, #564	; (adr r3, 40a198 <atan+0x2b8>)
  409f64:	e9d3 2300 	ldrd	r2, r3, [r3]
  409f68:	f000 fd38 	bl	40a9dc <__adddf3>
  409f6c:	4632      	mov	r2, r6
  409f6e:	463b      	mov	r3, r7
  409f70:	f000 fee6 	bl	40ad40 <__aeabi_dmul>
  409f74:	a38a      	add	r3, pc, #552	; (adr r3, 40a1a0 <atan+0x2c0>)
  409f76:	e9d3 2300 	ldrd	r2, r3, [r3]
  409f7a:	f000 fd2f 	bl	40a9dc <__adddf3>
  409f7e:	4632      	mov	r2, r6
  409f80:	463b      	mov	r3, r7
  409f82:	f000 fedd 	bl	40ad40 <__aeabi_dmul>
  409f86:	a388      	add	r3, pc, #544	; (adr r3, 40a1a8 <atan+0x2c8>)
  409f88:	e9d3 2300 	ldrd	r2, r3, [r3]
  409f8c:	f000 fd26 	bl	40a9dc <__adddf3>
  409f90:	4632      	mov	r2, r6
  409f92:	463b      	mov	r3, r7
  409f94:	f000 fed4 	bl	40ad40 <__aeabi_dmul>
  409f98:	a385      	add	r3, pc, #532	; (adr r3, 40a1b0 <atan+0x2d0>)
  409f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
  409f9e:	f000 fd1d 	bl	40a9dc <__adddf3>
  409fa2:	4642      	mov	r2, r8
  409fa4:	464b      	mov	r3, r9
  409fa6:	f000 fecb 	bl	40ad40 <__aeabi_dmul>
  409faa:	a383      	add	r3, pc, #524	; (adr r3, 40a1b8 <atan+0x2d8>)
  409fac:	e9d3 2300 	ldrd	r2, r3, [r3]
  409fb0:	4680      	mov	r8, r0
  409fb2:	4689      	mov	r9, r1
  409fb4:	4630      	mov	r0, r6
  409fb6:	4639      	mov	r1, r7
  409fb8:	f000 fec2 	bl	40ad40 <__aeabi_dmul>
  409fbc:	a380      	add	r3, pc, #512	; (adr r3, 40a1c0 <atan+0x2e0>)
  409fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
  409fc2:	f000 fd09 	bl	40a9d8 <__aeabi_dsub>
  409fc6:	4632      	mov	r2, r6
  409fc8:	463b      	mov	r3, r7
  409fca:	f000 feb9 	bl	40ad40 <__aeabi_dmul>
  409fce:	a37e      	add	r3, pc, #504	; (adr r3, 40a1c8 <atan+0x2e8>)
  409fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
  409fd4:	f000 fd00 	bl	40a9d8 <__aeabi_dsub>
  409fd8:	4632      	mov	r2, r6
  409fda:	463b      	mov	r3, r7
  409fdc:	f000 feb0 	bl	40ad40 <__aeabi_dmul>
  409fe0:	a37b      	add	r3, pc, #492	; (adr r3, 40a1d0 <atan+0x2f0>)
  409fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
  409fe6:	f000 fcf7 	bl	40a9d8 <__aeabi_dsub>
  409fea:	4632      	mov	r2, r6
  409fec:	463b      	mov	r3, r7
  409fee:	f000 fea7 	bl	40ad40 <__aeabi_dmul>
  409ff2:	a379      	add	r3, pc, #484	; (adr r3, 40a1d8 <atan+0x2f8>)
  409ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
  409ff8:	f000 fcee 	bl	40a9d8 <__aeabi_dsub>
  409ffc:	4632      	mov	r2, r6
  409ffe:	463b      	mov	r3, r7
  40a000:	f000 fe9e 	bl	40ad40 <__aeabi_dmul>
  40a004:	f1bb 3fff 	cmp.w	fp, #4294967295
  40a008:	4602      	mov	r2, r0
  40a00a:	460b      	mov	r3, r1
  40a00c:	d069      	beq.n	40a0e2 <atan+0x202>
  40a00e:	4640      	mov	r0, r8
  40a010:	4649      	mov	r1, r9
  40a012:	f000 fce3 	bl	40a9dc <__adddf3>
  40a016:	4622      	mov	r2, r4
  40a018:	462b      	mov	r3, r5
  40a01a:	f000 fe91 	bl	40ad40 <__aeabi_dmul>
  40a01e:	4e78      	ldr	r6, [pc, #480]	; (40a200 <atan+0x320>)
  40a020:	4b78      	ldr	r3, [pc, #480]	; (40a204 <atan+0x324>)
  40a022:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
  40a026:	445e      	add	r6, fp
  40a028:	449b      	add	fp, r3
  40a02a:	e9db 2300 	ldrd	r2, r3, [fp]
  40a02e:	f000 fcd3 	bl	40a9d8 <__aeabi_dsub>
  40a032:	4622      	mov	r2, r4
  40a034:	462b      	mov	r3, r5
  40a036:	f000 fccf 	bl	40a9d8 <__aeabi_dsub>
  40a03a:	4602      	mov	r2, r0
  40a03c:	460b      	mov	r3, r1
  40a03e:	e9d6 0100 	ldrd	r0, r1, [r6]
  40a042:	f000 fcc9 	bl	40a9d8 <__aeabi_dsub>
  40a046:	f1ba 0f00 	cmp.w	sl, #0
  40a04a:	4604      	mov	r4, r0
  40a04c:	f6bf af5f 	bge.w	409f0e <atan+0x2e>
  40a050:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40a054:	4620      	mov	r0, r4
  40a056:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a05a:	2800      	cmp	r0, #0
  40a05c:	f43f af50 	beq.w	409f00 <atan+0x20>
  40a060:	4622      	mov	r2, r4
  40a062:	4620      	mov	r0, r4
  40a064:	462b      	mov	r3, r5
  40a066:	4629      	mov	r1, r5
  40a068:	f000 fcb8 	bl	40a9dc <__adddf3>
  40a06c:	4604      	mov	r4, r0
  40a06e:	4620      	mov	r0, r4
  40a070:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a074:	a35a      	add	r3, pc, #360	; (adr r3, 40a1e0 <atan+0x300>)
  40a076:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a07a:	f000 fcaf 	bl	40a9dc <__adddf3>
  40a07e:	2200      	movs	r2, #0
  40a080:	4b61      	ldr	r3, [pc, #388]	; (40a208 <atan+0x328>)
  40a082:	f001 f8ed 	bl	40b260 <__aeabi_dcmpgt>
  40a086:	2800      	cmp	r0, #0
  40a088:	f43f af4d 	beq.w	409f26 <atan+0x46>
  40a08c:	4629      	mov	r1, r5
  40a08e:	4620      	mov	r0, r4
  40a090:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a094:	f000 f8c2 	bl	40a21c <fabs>
  40a098:	4b5c      	ldr	r3, [pc, #368]	; (40a20c <atan+0x32c>)
  40a09a:	4604      	mov	r4, r0
  40a09c:	429e      	cmp	r6, r3
  40a09e:	460d      	mov	r5, r1
  40a0a0:	dc2f      	bgt.n	40a102 <atan+0x222>
  40a0a2:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
  40a0a6:	429e      	cmp	r6, r3
  40a0a8:	dc54      	bgt.n	40a154 <atan+0x274>
  40a0aa:	4602      	mov	r2, r0
  40a0ac:	460b      	mov	r3, r1
  40a0ae:	f000 fc95 	bl	40a9dc <__adddf3>
  40a0b2:	2200      	movs	r2, #0
  40a0b4:	4b54      	ldr	r3, [pc, #336]	; (40a208 <atan+0x328>)
  40a0b6:	f000 fc8f 	bl	40a9d8 <__aeabi_dsub>
  40a0ba:	2200      	movs	r2, #0
  40a0bc:	4606      	mov	r6, r0
  40a0be:	460f      	mov	r7, r1
  40a0c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40a0c4:	4620      	mov	r0, r4
  40a0c6:	4629      	mov	r1, r5
  40a0c8:	f000 fc88 	bl	40a9dc <__adddf3>
  40a0cc:	4602      	mov	r2, r0
  40a0ce:	460b      	mov	r3, r1
  40a0d0:	4630      	mov	r0, r6
  40a0d2:	4639      	mov	r1, r7
  40a0d4:	f000 ff5e 	bl	40af94 <__aeabi_ddiv>
  40a0d8:	f04f 0b00 	mov.w	fp, #0
  40a0dc:	4604      	mov	r4, r0
  40a0de:	460d      	mov	r5, r1
  40a0e0:	e723      	b.n	409f2a <atan+0x4a>
  40a0e2:	4640      	mov	r0, r8
  40a0e4:	4649      	mov	r1, r9
  40a0e6:	f000 fc79 	bl	40a9dc <__adddf3>
  40a0ea:	4622      	mov	r2, r4
  40a0ec:	462b      	mov	r3, r5
  40a0ee:	f000 fe27 	bl	40ad40 <__aeabi_dmul>
  40a0f2:	4602      	mov	r2, r0
  40a0f4:	460b      	mov	r3, r1
  40a0f6:	4620      	mov	r0, r4
  40a0f8:	4629      	mov	r1, r5
  40a0fa:	f000 fc6d 	bl	40a9d8 <__aeabi_dsub>
  40a0fe:	4604      	mov	r4, r0
  40a100:	e705      	b.n	409f0e <atan+0x2e>
  40a102:	4b43      	ldr	r3, [pc, #268]	; (40a210 <atan+0x330>)
  40a104:	429e      	cmp	r6, r3
  40a106:	dc1a      	bgt.n	40a13e <atan+0x25e>
  40a108:	2200      	movs	r2, #0
  40a10a:	4b42      	ldr	r3, [pc, #264]	; (40a214 <atan+0x334>)
  40a10c:	f000 fc64 	bl	40a9d8 <__aeabi_dsub>
  40a110:	2200      	movs	r2, #0
  40a112:	4606      	mov	r6, r0
  40a114:	460f      	mov	r7, r1
  40a116:	4b3f      	ldr	r3, [pc, #252]	; (40a214 <atan+0x334>)
  40a118:	4620      	mov	r0, r4
  40a11a:	4629      	mov	r1, r5
  40a11c:	f000 fe10 	bl	40ad40 <__aeabi_dmul>
  40a120:	2200      	movs	r2, #0
  40a122:	4b39      	ldr	r3, [pc, #228]	; (40a208 <atan+0x328>)
  40a124:	f000 fc5a 	bl	40a9dc <__adddf3>
  40a128:	4602      	mov	r2, r0
  40a12a:	460b      	mov	r3, r1
  40a12c:	4630      	mov	r0, r6
  40a12e:	4639      	mov	r1, r7
  40a130:	f000 ff30 	bl	40af94 <__aeabi_ddiv>
  40a134:	f04f 0b02 	mov.w	fp, #2
  40a138:	4604      	mov	r4, r0
  40a13a:	460d      	mov	r5, r1
  40a13c:	e6f5      	b.n	409f2a <atan+0x4a>
  40a13e:	4602      	mov	r2, r0
  40a140:	460b      	mov	r3, r1
  40a142:	2000      	movs	r0, #0
  40a144:	4934      	ldr	r1, [pc, #208]	; (40a218 <atan+0x338>)
  40a146:	f000 ff25 	bl	40af94 <__aeabi_ddiv>
  40a14a:	f04f 0b03 	mov.w	fp, #3
  40a14e:	4604      	mov	r4, r0
  40a150:	460d      	mov	r5, r1
  40a152:	e6ea      	b.n	409f2a <atan+0x4a>
  40a154:	2200      	movs	r2, #0
  40a156:	4b2c      	ldr	r3, [pc, #176]	; (40a208 <atan+0x328>)
  40a158:	f000 fc3e 	bl	40a9d8 <__aeabi_dsub>
  40a15c:	2200      	movs	r2, #0
  40a15e:	4606      	mov	r6, r0
  40a160:	460f      	mov	r7, r1
  40a162:	4b29      	ldr	r3, [pc, #164]	; (40a208 <atan+0x328>)
  40a164:	4620      	mov	r0, r4
  40a166:	4629      	mov	r1, r5
  40a168:	f000 fc38 	bl	40a9dc <__adddf3>
  40a16c:	4602      	mov	r2, r0
  40a16e:	460b      	mov	r3, r1
  40a170:	4630      	mov	r0, r6
  40a172:	4639      	mov	r1, r7
  40a174:	f000 ff0e 	bl	40af94 <__aeabi_ddiv>
  40a178:	f04f 0b01 	mov.w	fp, #1
  40a17c:	4604      	mov	r4, r0
  40a17e:	460d      	mov	r5, r1
  40a180:	e6d3      	b.n	409f2a <atan+0x4a>
  40a182:	bf00      	nop
  40a184:	f3af 8000 	nop.w
  40a188:	e322da11 	.word	0xe322da11
  40a18c:	3f90ad3a 	.word	0x3f90ad3a
  40a190:	24760deb 	.word	0x24760deb
  40a194:	3fa97b4b 	.word	0x3fa97b4b
  40a198:	a0d03d51 	.word	0xa0d03d51
  40a19c:	3fb10d66 	.word	0x3fb10d66
  40a1a0:	c54c206e 	.word	0xc54c206e
  40a1a4:	3fb745cd 	.word	0x3fb745cd
  40a1a8:	920083ff 	.word	0x920083ff
  40a1ac:	3fc24924 	.word	0x3fc24924
  40a1b0:	5555550d 	.word	0x5555550d
  40a1b4:	3fd55555 	.word	0x3fd55555
  40a1b8:	2c6a6c2f 	.word	0x2c6a6c2f
  40a1bc:	bfa2b444 	.word	0xbfa2b444
  40a1c0:	52defd9a 	.word	0x52defd9a
  40a1c4:	3fadde2d 	.word	0x3fadde2d
  40a1c8:	af749a6d 	.word	0xaf749a6d
  40a1cc:	3fb3b0f2 	.word	0x3fb3b0f2
  40a1d0:	fe231671 	.word	0xfe231671
  40a1d4:	3fbc71c6 	.word	0x3fbc71c6
  40a1d8:	9998ebc4 	.word	0x9998ebc4
  40a1dc:	3fc99999 	.word	0x3fc99999
  40a1e0:	8800759c 	.word	0x8800759c
  40a1e4:	7e37e43c 	.word	0x7e37e43c
  40a1e8:	440fffff 	.word	0x440fffff
  40a1ec:	7ff00000 	.word	0x7ff00000
  40a1f0:	3ff921fb 	.word	0x3ff921fb
  40a1f4:	bff921fb 	.word	0xbff921fb
  40a1f8:	54442d18 	.word	0x54442d18
  40a1fc:	3fdbffff 	.word	0x3fdbffff
  40a200:	00414c10 	.word	0x00414c10
  40a204:	00414bf0 	.word	0x00414bf0
  40a208:	3ff00000 	.word	0x3ff00000
  40a20c:	3ff2ffff 	.word	0x3ff2ffff
  40a210:	40037fff 	.word	0x40037fff
  40a214:	3ff80000 	.word	0x3ff80000
  40a218:	bff00000 	.word	0xbff00000

0040a21c <fabs>:
  40a21c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40a220:	4770      	bx	lr
  40a222:	bf00      	nop

0040a224 <acos>:
  40a224:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40a228:	b08b      	sub	sp, #44	; 0x2c
  40a22a:	4604      	mov	r4, r0
  40a22c:	460d      	mov	r5, r1
  40a22e:	f000 f8af 	bl	40a390 <__ieee754_acos>
  40a232:	f8df 809c 	ldr.w	r8, [pc, #156]	; 40a2d0 <acos+0xac>
  40a236:	4606      	mov	r6, r0
  40a238:	f998 3000 	ldrsb.w	r3, [r8]
  40a23c:	460f      	mov	r7, r1
  40a23e:	3301      	adds	r3, #1
  40a240:	d02e      	beq.n	40a2a0 <acos+0x7c>
  40a242:	4622      	mov	r2, r4
  40a244:	462b      	mov	r3, r5
  40a246:	4620      	mov	r0, r4
  40a248:	4629      	mov	r1, r5
  40a24a:	f001 f813 	bl	40b274 <__aeabi_dcmpun>
  40a24e:	4681      	mov	r9, r0
  40a250:	bb30      	cbnz	r0, 40a2a0 <acos+0x7c>
  40a252:	4620      	mov	r0, r4
  40a254:	4629      	mov	r1, r5
  40a256:	f7ff ffe1 	bl	40a21c <fabs>
  40a25a:	2200      	movs	r2, #0
  40a25c:	4b19      	ldr	r3, [pc, #100]	; (40a2c4 <acos+0xa0>)
  40a25e:	f000 ffff 	bl	40b260 <__aeabi_dcmpgt>
  40a262:	b1e8      	cbz	r0, 40a2a0 <acos+0x7c>
  40a264:	4a18      	ldr	r2, [pc, #96]	; (40a2c8 <acos+0xa4>)
  40a266:	2301      	movs	r3, #1
  40a268:	4818      	ldr	r0, [pc, #96]	; (40a2cc <acos+0xa8>)
  40a26a:	9300      	str	r3, [sp, #0]
  40a26c:	f8cd 9020 	str.w	r9, [sp, #32]
  40a270:	e9cd 4504 	strd	r4, r5, [sp, #16]
  40a274:	e9cd 4502 	strd	r4, r5, [sp, #8]
  40a278:	9201      	str	r2, [sp, #4]
  40a27a:	f000 fba3 	bl	40a9c4 <nan>
  40a27e:	f998 3000 	ldrsb.w	r3, [r8]
  40a282:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40a286:	2b02      	cmp	r3, #2
  40a288:	d00f      	beq.n	40a2aa <acos+0x86>
  40a28a:	4668      	mov	r0, sp
  40a28c:	f000 fb98 	bl	40a9c0 <matherr>
  40a290:	b158      	cbz	r0, 40a2aa <acos+0x86>
  40a292:	9b08      	ldr	r3, [sp, #32]
  40a294:	b983      	cbnz	r3, 40a2b8 <acos+0x94>
  40a296:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40a29a:	b00b      	add	sp, #44	; 0x2c
  40a29c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40a2a0:	4630      	mov	r0, r6
  40a2a2:	4639      	mov	r1, r7
  40a2a4:	b00b      	add	sp, #44	; 0x2c
  40a2a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40a2aa:	f001 fb6d 	bl	40b988 <__errno>
  40a2ae:	2321      	movs	r3, #33	; 0x21
  40a2b0:	6003      	str	r3, [r0, #0]
  40a2b2:	9b08      	ldr	r3, [sp, #32]
  40a2b4:	2b00      	cmp	r3, #0
  40a2b6:	d0ee      	beq.n	40a296 <acos+0x72>
  40a2b8:	f001 fb66 	bl	40b988 <__errno>
  40a2bc:	9b08      	ldr	r3, [sp, #32]
  40a2be:	6003      	str	r3, [r0, #0]
  40a2c0:	e7e9      	b.n	40a296 <acos+0x72>
  40a2c2:	bf00      	nop
  40a2c4:	3ff00000 	.word	0x3ff00000
  40a2c8:	00414c30 	.word	0x00414c30
  40a2cc:	00414ddc 	.word	0x00414ddc
  40a2d0:	200001b4 	.word	0x200001b4

0040a2d4 <sqrt>:
  40a2d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a2d8:	b08b      	sub	sp, #44	; 0x2c
  40a2da:	4604      	mov	r4, r0
  40a2dc:	460d      	mov	r5, r1
  40a2de:	f000 faab 	bl	40a838 <__ieee754_sqrt>
  40a2e2:	4b28      	ldr	r3, [pc, #160]	; (40a384 <sqrt+0xb0>)
  40a2e4:	4606      	mov	r6, r0
  40a2e6:	f993 a000 	ldrsb.w	sl, [r3]
  40a2ea:	460f      	mov	r7, r1
  40a2ec:	f1ba 3fff 	cmp.w	sl, #4294967295
  40a2f0:	d012      	beq.n	40a318 <sqrt+0x44>
  40a2f2:	4622      	mov	r2, r4
  40a2f4:	462b      	mov	r3, r5
  40a2f6:	4620      	mov	r0, r4
  40a2f8:	4629      	mov	r1, r5
  40a2fa:	f000 ffbb 	bl	40b274 <__aeabi_dcmpun>
  40a2fe:	4683      	mov	fp, r0
  40a300:	b950      	cbnz	r0, 40a318 <sqrt+0x44>
  40a302:	f04f 0800 	mov.w	r8, #0
  40a306:	f04f 0900 	mov.w	r9, #0
  40a30a:	4620      	mov	r0, r4
  40a30c:	4629      	mov	r1, r5
  40a30e:	4642      	mov	r2, r8
  40a310:	464b      	mov	r3, r9
  40a312:	f000 ff87 	bl	40b224 <__aeabi_dcmplt>
  40a316:	b920      	cbnz	r0, 40a322 <sqrt+0x4e>
  40a318:	4630      	mov	r0, r6
  40a31a:	4639      	mov	r1, r7
  40a31c:	b00b      	add	sp, #44	; 0x2c
  40a31e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a322:	4a19      	ldr	r2, [pc, #100]	; (40a388 <sqrt+0xb4>)
  40a324:	2301      	movs	r3, #1
  40a326:	f8cd b020 	str.w	fp, [sp, #32]
  40a32a:	e9cd 4504 	strd	r4, r5, [sp, #16]
  40a32e:	e9cd 4502 	strd	r4, r5, [sp, #8]
  40a332:	9201      	str	r2, [sp, #4]
  40a334:	9300      	str	r3, [sp, #0]
  40a336:	f1ba 0f00 	cmp.w	sl, #0
  40a33a:	d015      	beq.n	40a368 <sqrt+0x94>
  40a33c:	4642      	mov	r2, r8
  40a33e:	464b      	mov	r3, r9
  40a340:	4640      	mov	r0, r8
  40a342:	4649      	mov	r1, r9
  40a344:	f000 fe26 	bl	40af94 <__aeabi_ddiv>
  40a348:	f1ba 0f02 	cmp.w	sl, #2
  40a34c:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40a350:	d10c      	bne.n	40a36c <sqrt+0x98>
  40a352:	f001 fb19 	bl	40b988 <__errno>
  40a356:	2321      	movs	r3, #33	; 0x21
  40a358:	6003      	str	r3, [r0, #0]
  40a35a:	9b08      	ldr	r3, [sp, #32]
  40a35c:	b963      	cbnz	r3, 40a378 <sqrt+0xa4>
  40a35e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40a362:	b00b      	add	sp, #44	; 0x2c
  40a364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a368:	e9cd 8906 	strd	r8, r9, [sp, #24]
  40a36c:	4668      	mov	r0, sp
  40a36e:	f000 fb27 	bl	40a9c0 <matherr>
  40a372:	2800      	cmp	r0, #0
  40a374:	d1f1      	bne.n	40a35a <sqrt+0x86>
  40a376:	e7ec      	b.n	40a352 <sqrt+0x7e>
  40a378:	f001 fb06 	bl	40b988 <__errno>
  40a37c:	9b08      	ldr	r3, [sp, #32]
  40a37e:	6003      	str	r3, [r0, #0]
  40a380:	e7ed      	b.n	40a35e <sqrt+0x8a>
  40a382:	bf00      	nop
  40a384:	200001b4 	.word	0x200001b4
  40a388:	00414c38 	.word	0x00414c38
  40a38c:	00000000 	.word	0x00000000

0040a390 <__ieee754_acos>:
  40a390:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a394:	4ec4      	ldr	r6, [pc, #784]	; (40a6a8 <__ieee754_acos+0x318>)
  40a396:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40a39a:	42b3      	cmp	r3, r6
  40a39c:	460c      	mov	r4, r1
  40a39e:	4605      	mov	r5, r0
  40a3a0:	dd0d      	ble.n	40a3be <__ieee754_acos+0x2e>
  40a3a2:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
  40a3a6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  40a3aa:	4303      	orrs	r3, r0
  40a3ac:	f040 80b9 	bne.w	40a522 <__ieee754_acos+0x192>
  40a3b0:	2900      	cmp	r1, #0
  40a3b2:	f340 8140 	ble.w	40a636 <__ieee754_acos+0x2a6>
  40a3b6:	2000      	movs	r0, #0
  40a3b8:	2100      	movs	r1, #0
  40a3ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a3be:	4ebb      	ldr	r6, [pc, #748]	; (40a6ac <__ieee754_acos+0x31c>)
  40a3c0:	42b3      	cmp	r3, r6
  40a3c2:	f340 80a6 	ble.w	40a512 <__ieee754_acos+0x182>
  40a3c6:	2900      	cmp	r1, #0
  40a3c8:	f2c0 8178 	blt.w	40a6bc <__ieee754_acos+0x32c>
  40a3cc:	4602      	mov	r2, r0
  40a3ce:	460b      	mov	r3, r1
  40a3d0:	2000      	movs	r0, #0
  40a3d2:	49b7      	ldr	r1, [pc, #732]	; (40a6b0 <__ieee754_acos+0x320>)
  40a3d4:	f000 fb00 	bl	40a9d8 <__aeabi_dsub>
  40a3d8:	2200      	movs	r2, #0
  40a3da:	4bb6      	ldr	r3, [pc, #728]	; (40a6b4 <__ieee754_acos+0x324>)
  40a3dc:	f000 fcb0 	bl	40ad40 <__aeabi_dmul>
  40a3e0:	4604      	mov	r4, r0
  40a3e2:	460d      	mov	r5, r1
  40a3e4:	f000 fa28 	bl	40a838 <__ieee754_sqrt>
  40a3e8:	a395      	add	r3, pc, #596	; (adr r3, 40a640 <__ieee754_acos+0x2b0>)
  40a3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a3ee:	4689      	mov	r9, r1
  40a3f0:	4680      	mov	r8, r0
  40a3f2:	4629      	mov	r1, r5
  40a3f4:	4620      	mov	r0, r4
  40a3f6:	f000 fca3 	bl	40ad40 <__aeabi_dmul>
  40a3fa:	a393      	add	r3, pc, #588	; (adr r3, 40a648 <__ieee754_acos+0x2b8>)
  40a3fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a400:	f000 faec 	bl	40a9dc <__adddf3>
  40a404:	4622      	mov	r2, r4
  40a406:	462b      	mov	r3, r5
  40a408:	f000 fc9a 	bl	40ad40 <__aeabi_dmul>
  40a40c:	a390      	add	r3, pc, #576	; (adr r3, 40a650 <__ieee754_acos+0x2c0>)
  40a40e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a412:	f000 fae1 	bl	40a9d8 <__aeabi_dsub>
  40a416:	4622      	mov	r2, r4
  40a418:	462b      	mov	r3, r5
  40a41a:	f000 fc91 	bl	40ad40 <__aeabi_dmul>
  40a41e:	a38e      	add	r3, pc, #568	; (adr r3, 40a658 <__ieee754_acos+0x2c8>)
  40a420:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a424:	f000 fada 	bl	40a9dc <__adddf3>
  40a428:	4622      	mov	r2, r4
  40a42a:	462b      	mov	r3, r5
  40a42c:	f000 fc88 	bl	40ad40 <__aeabi_dmul>
  40a430:	a38b      	add	r3, pc, #556	; (adr r3, 40a660 <__ieee754_acos+0x2d0>)
  40a432:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a436:	f000 facf 	bl	40a9d8 <__aeabi_dsub>
  40a43a:	4622      	mov	r2, r4
  40a43c:	462b      	mov	r3, r5
  40a43e:	f000 fc7f 	bl	40ad40 <__aeabi_dmul>
  40a442:	a389      	add	r3, pc, #548	; (adr r3, 40a668 <__ieee754_acos+0x2d8>)
  40a444:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a448:	f000 fac8 	bl	40a9dc <__adddf3>
  40a44c:	4622      	mov	r2, r4
  40a44e:	462b      	mov	r3, r5
  40a450:	f000 fc76 	bl	40ad40 <__aeabi_dmul>
  40a454:	a386      	add	r3, pc, #536	; (adr r3, 40a670 <__ieee754_acos+0x2e0>)
  40a456:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a45a:	4682      	mov	sl, r0
  40a45c:	468b      	mov	fp, r1
  40a45e:	4620      	mov	r0, r4
  40a460:	4629      	mov	r1, r5
  40a462:	f000 fc6d 	bl	40ad40 <__aeabi_dmul>
  40a466:	a384      	add	r3, pc, #528	; (adr r3, 40a678 <__ieee754_acos+0x2e8>)
  40a468:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a46c:	f000 fab4 	bl	40a9d8 <__aeabi_dsub>
  40a470:	4622      	mov	r2, r4
  40a472:	462b      	mov	r3, r5
  40a474:	f000 fc64 	bl	40ad40 <__aeabi_dmul>
  40a478:	a381      	add	r3, pc, #516	; (adr r3, 40a680 <__ieee754_acos+0x2f0>)
  40a47a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a47e:	f000 faad 	bl	40a9dc <__adddf3>
  40a482:	4622      	mov	r2, r4
  40a484:	462b      	mov	r3, r5
  40a486:	f000 fc5b 	bl	40ad40 <__aeabi_dmul>
  40a48a:	a37f      	add	r3, pc, #508	; (adr r3, 40a688 <__ieee754_acos+0x2f8>)
  40a48c:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a490:	f000 faa2 	bl	40a9d8 <__aeabi_dsub>
  40a494:	4622      	mov	r2, r4
  40a496:	462b      	mov	r3, r5
  40a498:	f000 fc52 	bl	40ad40 <__aeabi_dmul>
  40a49c:	2200      	movs	r2, #0
  40a49e:	4b84      	ldr	r3, [pc, #528]	; (40a6b0 <__ieee754_acos+0x320>)
  40a4a0:	f000 fa9c 	bl	40a9dc <__adddf3>
  40a4a4:	4602      	mov	r2, r0
  40a4a6:	460b      	mov	r3, r1
  40a4a8:	4650      	mov	r0, sl
  40a4aa:	4659      	mov	r1, fp
  40a4ac:	f000 fd72 	bl	40af94 <__aeabi_ddiv>
  40a4b0:	4642      	mov	r2, r8
  40a4b2:	464b      	mov	r3, r9
  40a4b4:	f000 fc44 	bl	40ad40 <__aeabi_dmul>
  40a4b8:	2600      	movs	r6, #0
  40a4ba:	4682      	mov	sl, r0
  40a4bc:	468b      	mov	fp, r1
  40a4be:	4632      	mov	r2, r6
  40a4c0:	464b      	mov	r3, r9
  40a4c2:	4630      	mov	r0, r6
  40a4c4:	4649      	mov	r1, r9
  40a4c6:	f000 fc3b 	bl	40ad40 <__aeabi_dmul>
  40a4ca:	4602      	mov	r2, r0
  40a4cc:	460b      	mov	r3, r1
  40a4ce:	4620      	mov	r0, r4
  40a4d0:	4629      	mov	r1, r5
  40a4d2:	f000 fa81 	bl	40a9d8 <__aeabi_dsub>
  40a4d6:	4632      	mov	r2, r6
  40a4d8:	4604      	mov	r4, r0
  40a4da:	460d      	mov	r5, r1
  40a4dc:	464b      	mov	r3, r9
  40a4de:	4640      	mov	r0, r8
  40a4e0:	4649      	mov	r1, r9
  40a4e2:	f000 fa7b 	bl	40a9dc <__adddf3>
  40a4e6:	4602      	mov	r2, r0
  40a4e8:	460b      	mov	r3, r1
  40a4ea:	4620      	mov	r0, r4
  40a4ec:	4629      	mov	r1, r5
  40a4ee:	f000 fd51 	bl	40af94 <__aeabi_ddiv>
  40a4f2:	4602      	mov	r2, r0
  40a4f4:	460b      	mov	r3, r1
  40a4f6:	4650      	mov	r0, sl
  40a4f8:	4659      	mov	r1, fp
  40a4fa:	f000 fa6f 	bl	40a9dc <__adddf3>
  40a4fe:	4632      	mov	r2, r6
  40a500:	464b      	mov	r3, r9
  40a502:	f000 fa6b 	bl	40a9dc <__adddf3>
  40a506:	4602      	mov	r2, r0
  40a508:	460b      	mov	r3, r1
  40a50a:	f000 fa67 	bl	40a9dc <__adddf3>
  40a50e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a512:	4a69      	ldr	r2, [pc, #420]	; (40a6b8 <__ieee754_acos+0x328>)
  40a514:	4293      	cmp	r3, r2
  40a516:	dc0e      	bgt.n	40a536 <__ieee754_acos+0x1a6>
  40a518:	a15d      	add	r1, pc, #372	; (adr r1, 40a690 <__ieee754_acos+0x300>)
  40a51a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40a51e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a522:	4602      	mov	r2, r0
  40a524:	460b      	mov	r3, r1
  40a526:	f000 fa57 	bl	40a9d8 <__aeabi_dsub>
  40a52a:	4602      	mov	r2, r0
  40a52c:	460b      	mov	r3, r1
  40a52e:	f000 fd31 	bl	40af94 <__aeabi_ddiv>
  40a532:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a536:	4602      	mov	r2, r0
  40a538:	460b      	mov	r3, r1
  40a53a:	f000 fc01 	bl	40ad40 <__aeabi_dmul>
  40a53e:	a340      	add	r3, pc, #256	; (adr r3, 40a640 <__ieee754_acos+0x2b0>)
  40a540:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a544:	4606      	mov	r6, r0
  40a546:	460f      	mov	r7, r1
  40a548:	f000 fbfa 	bl	40ad40 <__aeabi_dmul>
  40a54c:	a33e      	add	r3, pc, #248	; (adr r3, 40a648 <__ieee754_acos+0x2b8>)
  40a54e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a552:	f000 fa43 	bl	40a9dc <__adddf3>
  40a556:	4632      	mov	r2, r6
  40a558:	463b      	mov	r3, r7
  40a55a:	f000 fbf1 	bl	40ad40 <__aeabi_dmul>
  40a55e:	a33c      	add	r3, pc, #240	; (adr r3, 40a650 <__ieee754_acos+0x2c0>)
  40a560:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a564:	f000 fa38 	bl	40a9d8 <__aeabi_dsub>
  40a568:	4632      	mov	r2, r6
  40a56a:	463b      	mov	r3, r7
  40a56c:	f000 fbe8 	bl	40ad40 <__aeabi_dmul>
  40a570:	a339      	add	r3, pc, #228	; (adr r3, 40a658 <__ieee754_acos+0x2c8>)
  40a572:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a576:	f000 fa31 	bl	40a9dc <__adddf3>
  40a57a:	4632      	mov	r2, r6
  40a57c:	463b      	mov	r3, r7
  40a57e:	f000 fbdf 	bl	40ad40 <__aeabi_dmul>
  40a582:	a337      	add	r3, pc, #220	; (adr r3, 40a660 <__ieee754_acos+0x2d0>)
  40a584:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a588:	f000 fa26 	bl	40a9d8 <__aeabi_dsub>
  40a58c:	4632      	mov	r2, r6
  40a58e:	463b      	mov	r3, r7
  40a590:	f000 fbd6 	bl	40ad40 <__aeabi_dmul>
  40a594:	a334      	add	r3, pc, #208	; (adr r3, 40a668 <__ieee754_acos+0x2d8>)
  40a596:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a59a:	f000 fa1f 	bl	40a9dc <__adddf3>
  40a59e:	4632      	mov	r2, r6
  40a5a0:	463b      	mov	r3, r7
  40a5a2:	f000 fbcd 	bl	40ad40 <__aeabi_dmul>
  40a5a6:	a332      	add	r3, pc, #200	; (adr r3, 40a670 <__ieee754_acos+0x2e0>)
  40a5a8:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a5ac:	4680      	mov	r8, r0
  40a5ae:	4689      	mov	r9, r1
  40a5b0:	4630      	mov	r0, r6
  40a5b2:	4639      	mov	r1, r7
  40a5b4:	f000 fbc4 	bl	40ad40 <__aeabi_dmul>
  40a5b8:	a32f      	add	r3, pc, #188	; (adr r3, 40a678 <__ieee754_acos+0x2e8>)
  40a5ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a5be:	f000 fa0b 	bl	40a9d8 <__aeabi_dsub>
  40a5c2:	4632      	mov	r2, r6
  40a5c4:	463b      	mov	r3, r7
  40a5c6:	f000 fbbb 	bl	40ad40 <__aeabi_dmul>
  40a5ca:	a32d      	add	r3, pc, #180	; (adr r3, 40a680 <__ieee754_acos+0x2f0>)
  40a5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a5d0:	f000 fa04 	bl	40a9dc <__adddf3>
  40a5d4:	4632      	mov	r2, r6
  40a5d6:	463b      	mov	r3, r7
  40a5d8:	f000 fbb2 	bl	40ad40 <__aeabi_dmul>
  40a5dc:	a32a      	add	r3, pc, #168	; (adr r3, 40a688 <__ieee754_acos+0x2f8>)
  40a5de:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a5e2:	f000 f9f9 	bl	40a9d8 <__aeabi_dsub>
  40a5e6:	4632      	mov	r2, r6
  40a5e8:	463b      	mov	r3, r7
  40a5ea:	f000 fba9 	bl	40ad40 <__aeabi_dmul>
  40a5ee:	2200      	movs	r2, #0
  40a5f0:	4b2f      	ldr	r3, [pc, #188]	; (40a6b0 <__ieee754_acos+0x320>)
  40a5f2:	f000 f9f3 	bl	40a9dc <__adddf3>
  40a5f6:	4602      	mov	r2, r0
  40a5f8:	460b      	mov	r3, r1
  40a5fa:	4640      	mov	r0, r8
  40a5fc:	4649      	mov	r1, r9
  40a5fe:	f000 fcc9 	bl	40af94 <__aeabi_ddiv>
  40a602:	462a      	mov	r2, r5
  40a604:	4623      	mov	r3, r4
  40a606:	f000 fb9b 	bl	40ad40 <__aeabi_dmul>
  40a60a:	4602      	mov	r2, r0
  40a60c:	460b      	mov	r3, r1
  40a60e:	a122      	add	r1, pc, #136	; (adr r1, 40a698 <__ieee754_acos+0x308>)
  40a610:	e9d1 0100 	ldrd	r0, r1, [r1]
  40a614:	f000 f9e0 	bl	40a9d8 <__aeabi_dsub>
  40a618:	4602      	mov	r2, r0
  40a61a:	460b      	mov	r3, r1
  40a61c:	4628      	mov	r0, r5
  40a61e:	4621      	mov	r1, r4
  40a620:	f000 f9da 	bl	40a9d8 <__aeabi_dsub>
  40a624:	4602      	mov	r2, r0
  40a626:	460b      	mov	r3, r1
  40a628:	a119      	add	r1, pc, #100	; (adr r1, 40a690 <__ieee754_acos+0x300>)
  40a62a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40a62e:	f000 f9d3 	bl	40a9d8 <__aeabi_dsub>
  40a632:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a636:	a11a      	add	r1, pc, #104	; (adr r1, 40a6a0 <__ieee754_acos+0x310>)
  40a638:	e9d1 0100 	ldrd	r0, r1, [r1]
  40a63c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a640:	0dfdf709 	.word	0x0dfdf709
  40a644:	3f023de1 	.word	0x3f023de1
  40a648:	7501b288 	.word	0x7501b288
  40a64c:	3f49efe0 	.word	0x3f49efe0
  40a650:	b5688f3b 	.word	0xb5688f3b
  40a654:	3fa48228 	.word	0x3fa48228
  40a658:	0e884455 	.word	0x0e884455
  40a65c:	3fc9c155 	.word	0x3fc9c155
  40a660:	03eb6f7d 	.word	0x03eb6f7d
  40a664:	3fd4d612 	.word	0x3fd4d612
  40a668:	55555555 	.word	0x55555555
  40a66c:	3fc55555 	.word	0x3fc55555
  40a670:	b12e9282 	.word	0xb12e9282
  40a674:	3fb3b8c5 	.word	0x3fb3b8c5
  40a678:	1b8d0159 	.word	0x1b8d0159
  40a67c:	3fe6066c 	.word	0x3fe6066c
  40a680:	9c598ac8 	.word	0x9c598ac8
  40a684:	40002ae5 	.word	0x40002ae5
  40a688:	1c8a2d4b 	.word	0x1c8a2d4b
  40a68c:	40033a27 	.word	0x40033a27
  40a690:	54442d18 	.word	0x54442d18
  40a694:	3ff921fb 	.word	0x3ff921fb
  40a698:	33145c07 	.word	0x33145c07
  40a69c:	3c91a626 	.word	0x3c91a626
  40a6a0:	54442d18 	.word	0x54442d18
  40a6a4:	400921fb 	.word	0x400921fb
  40a6a8:	3fefffff 	.word	0x3fefffff
  40a6ac:	3fdfffff 	.word	0x3fdfffff
  40a6b0:	3ff00000 	.word	0x3ff00000
  40a6b4:	3fe00000 	.word	0x3fe00000
  40a6b8:	3c600000 	.word	0x3c600000
  40a6bc:	2200      	movs	r2, #0
  40a6be:	4b5c      	ldr	r3, [pc, #368]	; (40a830 <__ieee754_acos+0x4a0>)
  40a6c0:	f000 f98c 	bl	40a9dc <__adddf3>
  40a6c4:	2200      	movs	r2, #0
  40a6c6:	4b5b      	ldr	r3, [pc, #364]	; (40a834 <__ieee754_acos+0x4a4>)
  40a6c8:	f000 fb3a 	bl	40ad40 <__aeabi_dmul>
  40a6cc:	a340      	add	r3, pc, #256	; (adr r3, 40a7d0 <__ieee754_acos+0x440>)
  40a6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a6d2:	4604      	mov	r4, r0
  40a6d4:	460d      	mov	r5, r1
  40a6d6:	f000 fb33 	bl	40ad40 <__aeabi_dmul>
  40a6da:	a33f      	add	r3, pc, #252	; (adr r3, 40a7d8 <__ieee754_acos+0x448>)
  40a6dc:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a6e0:	f000 f97c 	bl	40a9dc <__adddf3>
  40a6e4:	4622      	mov	r2, r4
  40a6e6:	462b      	mov	r3, r5
  40a6e8:	f000 fb2a 	bl	40ad40 <__aeabi_dmul>
  40a6ec:	a33c      	add	r3, pc, #240	; (adr r3, 40a7e0 <__ieee754_acos+0x450>)
  40a6ee:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a6f2:	f000 f971 	bl	40a9d8 <__aeabi_dsub>
  40a6f6:	4622      	mov	r2, r4
  40a6f8:	462b      	mov	r3, r5
  40a6fa:	f000 fb21 	bl	40ad40 <__aeabi_dmul>
  40a6fe:	a33a      	add	r3, pc, #232	; (adr r3, 40a7e8 <__ieee754_acos+0x458>)
  40a700:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a704:	f000 f96a 	bl	40a9dc <__adddf3>
  40a708:	4622      	mov	r2, r4
  40a70a:	462b      	mov	r3, r5
  40a70c:	f000 fb18 	bl	40ad40 <__aeabi_dmul>
  40a710:	a337      	add	r3, pc, #220	; (adr r3, 40a7f0 <__ieee754_acos+0x460>)
  40a712:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a716:	f000 f95f 	bl	40a9d8 <__aeabi_dsub>
  40a71a:	4622      	mov	r2, r4
  40a71c:	462b      	mov	r3, r5
  40a71e:	f000 fb0f 	bl	40ad40 <__aeabi_dmul>
  40a722:	a335      	add	r3, pc, #212	; (adr r3, 40a7f8 <__ieee754_acos+0x468>)
  40a724:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a728:	f000 f958 	bl	40a9dc <__adddf3>
  40a72c:	4622      	mov	r2, r4
  40a72e:	462b      	mov	r3, r5
  40a730:	f000 fb06 	bl	40ad40 <__aeabi_dmul>
  40a734:	4680      	mov	r8, r0
  40a736:	4689      	mov	r9, r1
  40a738:	4620      	mov	r0, r4
  40a73a:	4629      	mov	r1, r5
  40a73c:	f000 f87c 	bl	40a838 <__ieee754_sqrt>
  40a740:	a32f      	add	r3, pc, #188	; (adr r3, 40a800 <__ieee754_acos+0x470>)
  40a742:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a746:	4606      	mov	r6, r0
  40a748:	460f      	mov	r7, r1
  40a74a:	4620      	mov	r0, r4
  40a74c:	4629      	mov	r1, r5
  40a74e:	f000 faf7 	bl	40ad40 <__aeabi_dmul>
  40a752:	a32d      	add	r3, pc, #180	; (adr r3, 40a808 <__ieee754_acos+0x478>)
  40a754:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a758:	f000 f93e 	bl	40a9d8 <__aeabi_dsub>
  40a75c:	4622      	mov	r2, r4
  40a75e:	462b      	mov	r3, r5
  40a760:	f000 faee 	bl	40ad40 <__aeabi_dmul>
  40a764:	a32a      	add	r3, pc, #168	; (adr r3, 40a810 <__ieee754_acos+0x480>)
  40a766:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a76a:	f000 f937 	bl	40a9dc <__adddf3>
  40a76e:	4622      	mov	r2, r4
  40a770:	462b      	mov	r3, r5
  40a772:	f000 fae5 	bl	40ad40 <__aeabi_dmul>
  40a776:	a328      	add	r3, pc, #160	; (adr r3, 40a818 <__ieee754_acos+0x488>)
  40a778:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a77c:	f000 f92c 	bl	40a9d8 <__aeabi_dsub>
  40a780:	4622      	mov	r2, r4
  40a782:	462b      	mov	r3, r5
  40a784:	f000 fadc 	bl	40ad40 <__aeabi_dmul>
  40a788:	2200      	movs	r2, #0
  40a78a:	4b29      	ldr	r3, [pc, #164]	; (40a830 <__ieee754_acos+0x4a0>)
  40a78c:	f000 f926 	bl	40a9dc <__adddf3>
  40a790:	4602      	mov	r2, r0
  40a792:	460b      	mov	r3, r1
  40a794:	4640      	mov	r0, r8
  40a796:	4649      	mov	r1, r9
  40a798:	f000 fbfc 	bl	40af94 <__aeabi_ddiv>
  40a79c:	4632      	mov	r2, r6
  40a79e:	463b      	mov	r3, r7
  40a7a0:	f000 face 	bl	40ad40 <__aeabi_dmul>
  40a7a4:	a31e      	add	r3, pc, #120	; (adr r3, 40a820 <__ieee754_acos+0x490>)
  40a7a6:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a7aa:	f000 f915 	bl	40a9d8 <__aeabi_dsub>
  40a7ae:	4632      	mov	r2, r6
  40a7b0:	463b      	mov	r3, r7
  40a7b2:	f000 f913 	bl	40a9dc <__adddf3>
  40a7b6:	4602      	mov	r2, r0
  40a7b8:	460b      	mov	r3, r1
  40a7ba:	f000 f90f 	bl	40a9dc <__adddf3>
  40a7be:	4602      	mov	r2, r0
  40a7c0:	460b      	mov	r3, r1
  40a7c2:	a119      	add	r1, pc, #100	; (adr r1, 40a828 <__ieee754_acos+0x498>)
  40a7c4:	e9d1 0100 	ldrd	r0, r1, [r1]
  40a7c8:	f000 f906 	bl	40a9d8 <__aeabi_dsub>
  40a7cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a7d0:	0dfdf709 	.word	0x0dfdf709
  40a7d4:	3f023de1 	.word	0x3f023de1
  40a7d8:	7501b288 	.word	0x7501b288
  40a7dc:	3f49efe0 	.word	0x3f49efe0
  40a7e0:	b5688f3b 	.word	0xb5688f3b
  40a7e4:	3fa48228 	.word	0x3fa48228
  40a7e8:	0e884455 	.word	0x0e884455
  40a7ec:	3fc9c155 	.word	0x3fc9c155
  40a7f0:	03eb6f7d 	.word	0x03eb6f7d
  40a7f4:	3fd4d612 	.word	0x3fd4d612
  40a7f8:	55555555 	.word	0x55555555
  40a7fc:	3fc55555 	.word	0x3fc55555
  40a800:	b12e9282 	.word	0xb12e9282
  40a804:	3fb3b8c5 	.word	0x3fb3b8c5
  40a808:	1b8d0159 	.word	0x1b8d0159
  40a80c:	3fe6066c 	.word	0x3fe6066c
  40a810:	9c598ac8 	.word	0x9c598ac8
  40a814:	40002ae5 	.word	0x40002ae5
  40a818:	1c8a2d4b 	.word	0x1c8a2d4b
  40a81c:	40033a27 	.word	0x40033a27
  40a820:	33145c07 	.word	0x33145c07
  40a824:	3c91a626 	.word	0x3c91a626
  40a828:	54442d18 	.word	0x54442d18
  40a82c:	400921fb 	.word	0x400921fb
  40a830:	3ff00000 	.word	0x3ff00000
  40a834:	3fe00000 	.word	0x3fe00000

0040a838 <__ieee754_sqrt>:
  40a838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a83c:	4e5f      	ldr	r6, [pc, #380]	; (40a9bc <__ieee754_sqrt+0x184>)
  40a83e:	460c      	mov	r4, r1
  40a840:	46b6      	mov	lr, r6
  40a842:	400e      	ands	r6, r1
  40a844:	4576      	cmp	r6, lr
  40a846:	4605      	mov	r5, r0
  40a848:	f000 8098 	beq.w	40a97c <__ieee754_sqrt+0x144>
  40a84c:	2900      	cmp	r1, #0
  40a84e:	460b      	mov	r3, r1
  40a850:	4602      	mov	r2, r0
  40a852:	dd74      	ble.n	40a93e <__ieee754_sqrt+0x106>
  40a854:	ea5f 5e21 	movs.w	lr, r1, asr #20
  40a858:	d07f      	beq.n	40a95a <__ieee754_sqrt+0x122>
  40a85a:	f2ae 3eff 	subw	lr, lr, #1023	; 0x3ff
  40a85e:	f3c3 0313 	ubfx	r3, r3, #0, #20
  40a862:	f01e 0f01 	tst.w	lr, #1
  40a866:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40a86a:	d163      	bne.n	40a934 <__ieee754_sqrt+0xfc>
  40a86c:	2700      	movs	r7, #0
  40a86e:	463e      	mov	r6, r7
  40a870:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  40a874:	440b      	add	r3, r1
  40a876:	ea4f 0e6e 	mov.w	lr, lr, asr #1
  40a87a:	0052      	lsls	r2, r2, #1
  40a87c:	2016      	movs	r0, #22
  40a87e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  40a882:	1874      	adds	r4, r6, r1
  40a884:	429c      	cmp	r4, r3
  40a886:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  40a88a:	ea4f 0242 	mov.w	r2, r2, lsl #1
  40a88e:	dc02      	bgt.n	40a896 <__ieee754_sqrt+0x5e>
  40a890:	1b1b      	subs	r3, r3, r4
  40a892:	1866      	adds	r6, r4, r1
  40a894:	440f      	add	r7, r1
  40a896:	3801      	subs	r0, #1
  40a898:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  40a89c:	ea4f 0151 	mov.w	r1, r1, lsr #1
  40a8a0:	d1ef      	bne.n	40a882 <__ieee754_sqrt+0x4a>
  40a8a2:	4684      	mov	ip, r0
  40a8a4:	2420      	movs	r4, #32
  40a8a6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40a8aa:	e009      	b.n	40a8c0 <__ieee754_sqrt+0x88>
  40a8ac:	d020      	beq.n	40a8f0 <__ieee754_sqrt+0xb8>
  40a8ae:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  40a8b2:	3c01      	subs	r4, #1
  40a8b4:	ea4f 0151 	mov.w	r1, r1, lsr #1
  40a8b8:	442b      	add	r3, r5
  40a8ba:	ea4f 0242 	mov.w	r2, r2, lsl #1
  40a8be:	d020      	beq.n	40a902 <__ieee754_sqrt+0xca>
  40a8c0:	429e      	cmp	r6, r3
  40a8c2:	eb01 050c 	add.w	r5, r1, ip
  40a8c6:	daf1      	bge.n	40a8ac <__ieee754_sqrt+0x74>
  40a8c8:	2d00      	cmp	r5, #0
  40a8ca:	eb05 0c01 	add.w	ip, r5, r1
  40a8ce:	db09      	blt.n	40a8e4 <__ieee754_sqrt+0xac>
  40a8d0:	46b0      	mov	r8, r6
  40a8d2:	4295      	cmp	r5, r2
  40a8d4:	eba3 0306 	sub.w	r3, r3, r6
  40a8d8:	d900      	bls.n	40a8dc <__ieee754_sqrt+0xa4>
  40a8da:	3b01      	subs	r3, #1
  40a8dc:	4646      	mov	r6, r8
  40a8de:	1b52      	subs	r2, r2, r5
  40a8e0:	4408      	add	r0, r1
  40a8e2:	e7e4      	b.n	40a8ae <__ieee754_sqrt+0x76>
  40a8e4:	f1bc 0f00 	cmp.w	ip, #0
  40a8e8:	dbf2      	blt.n	40a8d0 <__ieee754_sqrt+0x98>
  40a8ea:	f106 0801 	add.w	r8, r6, #1
  40a8ee:	e7f0      	b.n	40a8d2 <__ieee754_sqrt+0x9a>
  40a8f0:	4295      	cmp	r5, r2
  40a8f2:	d817      	bhi.n	40a924 <__ieee754_sqrt+0xec>
  40a8f4:	2d00      	cmp	r5, #0
  40a8f6:	eb05 0c01 	add.w	ip, r5, r1
  40a8fa:	db49      	blt.n	40a990 <__ieee754_sqrt+0x158>
  40a8fc:	4698      	mov	r8, r3
  40a8fe:	2300      	movs	r3, #0
  40a900:	e7ec      	b.n	40a8dc <__ieee754_sqrt+0xa4>
  40a902:	4313      	orrs	r3, r2
  40a904:	d110      	bne.n	40a928 <__ieee754_sqrt+0xf0>
  40a906:	0840      	lsrs	r0, r0, #1
  40a908:	107b      	asrs	r3, r7, #1
  40a90a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  40a90e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40a912:	07fa      	lsls	r2, r7, #31
  40a914:	eb03 570e 	add.w	r7, r3, lr, lsl #20
  40a918:	4639      	mov	r1, r7
  40a91a:	bf48      	it	mi
  40a91c:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  40a920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a924:	4633      	mov	r3, r6
  40a926:	e7c2      	b.n	40a8ae <__ieee754_sqrt+0x76>
  40a928:	1c41      	adds	r1, r0, #1
  40a92a:	d035      	beq.n	40a998 <__ieee754_sqrt+0x160>
  40a92c:	f000 0301 	and.w	r3, r0, #1
  40a930:	4418      	add	r0, r3
  40a932:	e7e8      	b.n	40a906 <__ieee754_sqrt+0xce>
  40a934:	005b      	lsls	r3, r3, #1
  40a936:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  40a93a:	0052      	lsls	r2, r2, #1
  40a93c:	e796      	b.n	40a86c <__ieee754_sqrt+0x34>
  40a93e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  40a942:	4306      	orrs	r6, r0
  40a944:	d0ec      	beq.n	40a920 <__ieee754_sqrt+0xe8>
  40a946:	bb79      	cbnz	r1, 40a9a8 <__ieee754_sqrt+0x170>
  40a948:	468e      	mov	lr, r1
  40a94a:	0ad3      	lsrs	r3, r2, #11
  40a94c:	f1ae 0e15 	sub.w	lr, lr, #21
  40a950:	0552      	lsls	r2, r2, #21
  40a952:	2b00      	cmp	r3, #0
  40a954:	d0f9      	beq.n	40a94a <__ieee754_sqrt+0x112>
  40a956:	02dd      	lsls	r5, r3, #11
  40a958:	d421      	bmi.n	40a99e <__ieee754_sqrt+0x166>
  40a95a:	2100      	movs	r1, #0
  40a95c:	e000      	b.n	40a960 <__ieee754_sqrt+0x128>
  40a95e:	4601      	mov	r1, r0
  40a960:	005b      	lsls	r3, r3, #1
  40a962:	02dc      	lsls	r4, r3, #11
  40a964:	f101 0001 	add.w	r0, r1, #1
  40a968:	d5f9      	bpl.n	40a95e <__ieee754_sqrt+0x126>
  40a96a:	f1c0 0420 	rsb	r4, r0, #32
  40a96e:	fa22 f404 	lsr.w	r4, r2, r4
  40a972:	4323      	orrs	r3, r4
  40a974:	ebc1 0e0e 	rsb	lr, r1, lr
  40a978:	4082      	lsls	r2, r0
  40a97a:	e76e      	b.n	40a85a <__ieee754_sqrt+0x22>
  40a97c:	4602      	mov	r2, r0
  40a97e:	460b      	mov	r3, r1
  40a980:	f000 f9de 	bl	40ad40 <__aeabi_dmul>
  40a984:	462a      	mov	r2, r5
  40a986:	4623      	mov	r3, r4
  40a988:	f000 f828 	bl	40a9dc <__adddf3>
  40a98c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a990:	f1bc 0f00 	cmp.w	ip, #0
  40a994:	daa9      	bge.n	40a8ea <__ieee754_sqrt+0xb2>
  40a996:	e7b1      	b.n	40a8fc <__ieee754_sqrt+0xc4>
  40a998:	3701      	adds	r7, #1
  40a99a:	4620      	mov	r0, r4
  40a99c:	e7b4      	b.n	40a908 <__ieee754_sqrt+0xd0>
  40a99e:	2420      	movs	r4, #32
  40a9a0:	f04f 31ff 	mov.w	r1, #4294967295
  40a9a4:	2000      	movs	r0, #0
  40a9a6:	e7e2      	b.n	40a96e <__ieee754_sqrt+0x136>
  40a9a8:	4602      	mov	r2, r0
  40a9aa:	460b      	mov	r3, r1
  40a9ac:	f000 f814 	bl	40a9d8 <__aeabi_dsub>
  40a9b0:	4602      	mov	r2, r0
  40a9b2:	460b      	mov	r3, r1
  40a9b4:	f000 faee 	bl	40af94 <__aeabi_ddiv>
  40a9b8:	e7b2      	b.n	40a920 <__ieee754_sqrt+0xe8>
  40a9ba:	bf00      	nop
  40a9bc:	7ff00000 	.word	0x7ff00000

0040a9c0 <matherr>:
  40a9c0:	2000      	movs	r0, #0
  40a9c2:	4770      	bx	lr

0040a9c4 <nan>:
  40a9c4:	2000      	movs	r0, #0
  40a9c6:	4901      	ldr	r1, [pc, #4]	; (40a9cc <nan+0x8>)
  40a9c8:	4770      	bx	lr
  40a9ca:	bf00      	nop
  40a9cc:	7ff80000 	.word	0x7ff80000

0040a9d0 <__aeabi_drsub>:
  40a9d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40a9d4:	e002      	b.n	40a9dc <__adddf3>
  40a9d6:	bf00      	nop

0040a9d8 <__aeabi_dsub>:
  40a9d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040a9dc <__adddf3>:
  40a9dc:	b530      	push	{r4, r5, lr}
  40a9de:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40a9e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40a9e6:	ea94 0f05 	teq	r4, r5
  40a9ea:	bf08      	it	eq
  40a9ec:	ea90 0f02 	teqeq	r0, r2
  40a9f0:	bf1f      	itttt	ne
  40a9f2:	ea54 0c00 	orrsne.w	ip, r4, r0
  40a9f6:	ea55 0c02 	orrsne.w	ip, r5, r2
  40a9fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40a9fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40aa02:	f000 80e2 	beq.w	40abca <__adddf3+0x1ee>
  40aa06:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40aa0a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40aa0e:	bfb8      	it	lt
  40aa10:	426d      	neglt	r5, r5
  40aa12:	dd0c      	ble.n	40aa2e <__adddf3+0x52>
  40aa14:	442c      	add	r4, r5
  40aa16:	ea80 0202 	eor.w	r2, r0, r2
  40aa1a:	ea81 0303 	eor.w	r3, r1, r3
  40aa1e:	ea82 0000 	eor.w	r0, r2, r0
  40aa22:	ea83 0101 	eor.w	r1, r3, r1
  40aa26:	ea80 0202 	eor.w	r2, r0, r2
  40aa2a:	ea81 0303 	eor.w	r3, r1, r3
  40aa2e:	2d36      	cmp	r5, #54	; 0x36
  40aa30:	bf88      	it	hi
  40aa32:	bd30      	pophi	{r4, r5, pc}
  40aa34:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40aa38:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40aa3c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40aa40:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40aa44:	d002      	beq.n	40aa4c <__adddf3+0x70>
  40aa46:	4240      	negs	r0, r0
  40aa48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40aa4c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40aa50:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40aa54:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40aa58:	d002      	beq.n	40aa60 <__adddf3+0x84>
  40aa5a:	4252      	negs	r2, r2
  40aa5c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40aa60:	ea94 0f05 	teq	r4, r5
  40aa64:	f000 80a7 	beq.w	40abb6 <__adddf3+0x1da>
  40aa68:	f1a4 0401 	sub.w	r4, r4, #1
  40aa6c:	f1d5 0e20 	rsbs	lr, r5, #32
  40aa70:	db0d      	blt.n	40aa8e <__adddf3+0xb2>
  40aa72:	fa02 fc0e 	lsl.w	ip, r2, lr
  40aa76:	fa22 f205 	lsr.w	r2, r2, r5
  40aa7a:	1880      	adds	r0, r0, r2
  40aa7c:	f141 0100 	adc.w	r1, r1, #0
  40aa80:	fa03 f20e 	lsl.w	r2, r3, lr
  40aa84:	1880      	adds	r0, r0, r2
  40aa86:	fa43 f305 	asr.w	r3, r3, r5
  40aa8a:	4159      	adcs	r1, r3
  40aa8c:	e00e      	b.n	40aaac <__adddf3+0xd0>
  40aa8e:	f1a5 0520 	sub.w	r5, r5, #32
  40aa92:	f10e 0e20 	add.w	lr, lr, #32
  40aa96:	2a01      	cmp	r2, #1
  40aa98:	fa03 fc0e 	lsl.w	ip, r3, lr
  40aa9c:	bf28      	it	cs
  40aa9e:	f04c 0c02 	orrcs.w	ip, ip, #2
  40aaa2:	fa43 f305 	asr.w	r3, r3, r5
  40aaa6:	18c0      	adds	r0, r0, r3
  40aaa8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40aaac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40aab0:	d507      	bpl.n	40aac2 <__adddf3+0xe6>
  40aab2:	f04f 0e00 	mov.w	lr, #0
  40aab6:	f1dc 0c00 	rsbs	ip, ip, #0
  40aaba:	eb7e 0000 	sbcs.w	r0, lr, r0
  40aabe:	eb6e 0101 	sbc.w	r1, lr, r1
  40aac2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40aac6:	d31b      	bcc.n	40ab00 <__adddf3+0x124>
  40aac8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40aacc:	d30c      	bcc.n	40aae8 <__adddf3+0x10c>
  40aace:	0849      	lsrs	r1, r1, #1
  40aad0:	ea5f 0030 	movs.w	r0, r0, rrx
  40aad4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40aad8:	f104 0401 	add.w	r4, r4, #1
  40aadc:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40aae0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40aae4:	f080 809a 	bcs.w	40ac1c <__adddf3+0x240>
  40aae8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40aaec:	bf08      	it	eq
  40aaee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40aaf2:	f150 0000 	adcs.w	r0, r0, #0
  40aaf6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40aafa:	ea41 0105 	orr.w	r1, r1, r5
  40aafe:	bd30      	pop	{r4, r5, pc}
  40ab00:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40ab04:	4140      	adcs	r0, r0
  40ab06:	eb41 0101 	adc.w	r1, r1, r1
  40ab0a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40ab0e:	f1a4 0401 	sub.w	r4, r4, #1
  40ab12:	d1e9      	bne.n	40aae8 <__adddf3+0x10c>
  40ab14:	f091 0f00 	teq	r1, #0
  40ab18:	bf04      	itt	eq
  40ab1a:	4601      	moveq	r1, r0
  40ab1c:	2000      	moveq	r0, #0
  40ab1e:	fab1 f381 	clz	r3, r1
  40ab22:	bf08      	it	eq
  40ab24:	3320      	addeq	r3, #32
  40ab26:	f1a3 030b 	sub.w	r3, r3, #11
  40ab2a:	f1b3 0220 	subs.w	r2, r3, #32
  40ab2e:	da0c      	bge.n	40ab4a <__adddf3+0x16e>
  40ab30:	320c      	adds	r2, #12
  40ab32:	dd08      	ble.n	40ab46 <__adddf3+0x16a>
  40ab34:	f102 0c14 	add.w	ip, r2, #20
  40ab38:	f1c2 020c 	rsb	r2, r2, #12
  40ab3c:	fa01 f00c 	lsl.w	r0, r1, ip
  40ab40:	fa21 f102 	lsr.w	r1, r1, r2
  40ab44:	e00c      	b.n	40ab60 <__adddf3+0x184>
  40ab46:	f102 0214 	add.w	r2, r2, #20
  40ab4a:	bfd8      	it	le
  40ab4c:	f1c2 0c20 	rsble	ip, r2, #32
  40ab50:	fa01 f102 	lsl.w	r1, r1, r2
  40ab54:	fa20 fc0c 	lsr.w	ip, r0, ip
  40ab58:	bfdc      	itt	le
  40ab5a:	ea41 010c 	orrle.w	r1, r1, ip
  40ab5e:	4090      	lslle	r0, r2
  40ab60:	1ae4      	subs	r4, r4, r3
  40ab62:	bfa2      	ittt	ge
  40ab64:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40ab68:	4329      	orrge	r1, r5
  40ab6a:	bd30      	popge	{r4, r5, pc}
  40ab6c:	ea6f 0404 	mvn.w	r4, r4
  40ab70:	3c1f      	subs	r4, #31
  40ab72:	da1c      	bge.n	40abae <__adddf3+0x1d2>
  40ab74:	340c      	adds	r4, #12
  40ab76:	dc0e      	bgt.n	40ab96 <__adddf3+0x1ba>
  40ab78:	f104 0414 	add.w	r4, r4, #20
  40ab7c:	f1c4 0220 	rsb	r2, r4, #32
  40ab80:	fa20 f004 	lsr.w	r0, r0, r4
  40ab84:	fa01 f302 	lsl.w	r3, r1, r2
  40ab88:	ea40 0003 	orr.w	r0, r0, r3
  40ab8c:	fa21 f304 	lsr.w	r3, r1, r4
  40ab90:	ea45 0103 	orr.w	r1, r5, r3
  40ab94:	bd30      	pop	{r4, r5, pc}
  40ab96:	f1c4 040c 	rsb	r4, r4, #12
  40ab9a:	f1c4 0220 	rsb	r2, r4, #32
  40ab9e:	fa20 f002 	lsr.w	r0, r0, r2
  40aba2:	fa01 f304 	lsl.w	r3, r1, r4
  40aba6:	ea40 0003 	orr.w	r0, r0, r3
  40abaa:	4629      	mov	r1, r5
  40abac:	bd30      	pop	{r4, r5, pc}
  40abae:	fa21 f004 	lsr.w	r0, r1, r4
  40abb2:	4629      	mov	r1, r5
  40abb4:	bd30      	pop	{r4, r5, pc}
  40abb6:	f094 0f00 	teq	r4, #0
  40abba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40abbe:	bf06      	itte	eq
  40abc0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40abc4:	3401      	addeq	r4, #1
  40abc6:	3d01      	subne	r5, #1
  40abc8:	e74e      	b.n	40aa68 <__adddf3+0x8c>
  40abca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40abce:	bf18      	it	ne
  40abd0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40abd4:	d029      	beq.n	40ac2a <__adddf3+0x24e>
  40abd6:	ea94 0f05 	teq	r4, r5
  40abda:	bf08      	it	eq
  40abdc:	ea90 0f02 	teqeq	r0, r2
  40abe0:	d005      	beq.n	40abee <__adddf3+0x212>
  40abe2:	ea54 0c00 	orrs.w	ip, r4, r0
  40abe6:	bf04      	itt	eq
  40abe8:	4619      	moveq	r1, r3
  40abea:	4610      	moveq	r0, r2
  40abec:	bd30      	pop	{r4, r5, pc}
  40abee:	ea91 0f03 	teq	r1, r3
  40abf2:	bf1e      	ittt	ne
  40abf4:	2100      	movne	r1, #0
  40abf6:	2000      	movne	r0, #0
  40abf8:	bd30      	popne	{r4, r5, pc}
  40abfa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40abfe:	d105      	bne.n	40ac0c <__adddf3+0x230>
  40ac00:	0040      	lsls	r0, r0, #1
  40ac02:	4149      	adcs	r1, r1
  40ac04:	bf28      	it	cs
  40ac06:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40ac0a:	bd30      	pop	{r4, r5, pc}
  40ac0c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40ac10:	bf3c      	itt	cc
  40ac12:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40ac16:	bd30      	popcc	{r4, r5, pc}
  40ac18:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40ac1c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40ac20:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40ac24:	f04f 0000 	mov.w	r0, #0
  40ac28:	bd30      	pop	{r4, r5, pc}
  40ac2a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40ac2e:	bf1a      	itte	ne
  40ac30:	4619      	movne	r1, r3
  40ac32:	4610      	movne	r0, r2
  40ac34:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40ac38:	bf1c      	itt	ne
  40ac3a:	460b      	movne	r3, r1
  40ac3c:	4602      	movne	r2, r0
  40ac3e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40ac42:	bf06      	itte	eq
  40ac44:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40ac48:	ea91 0f03 	teqeq	r1, r3
  40ac4c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40ac50:	bd30      	pop	{r4, r5, pc}
  40ac52:	bf00      	nop

0040ac54 <__aeabi_ui2d>:
  40ac54:	f090 0f00 	teq	r0, #0
  40ac58:	bf04      	itt	eq
  40ac5a:	2100      	moveq	r1, #0
  40ac5c:	4770      	bxeq	lr
  40ac5e:	b530      	push	{r4, r5, lr}
  40ac60:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40ac64:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40ac68:	f04f 0500 	mov.w	r5, #0
  40ac6c:	f04f 0100 	mov.w	r1, #0
  40ac70:	e750      	b.n	40ab14 <__adddf3+0x138>
  40ac72:	bf00      	nop

0040ac74 <__aeabi_i2d>:
  40ac74:	f090 0f00 	teq	r0, #0
  40ac78:	bf04      	itt	eq
  40ac7a:	2100      	moveq	r1, #0
  40ac7c:	4770      	bxeq	lr
  40ac7e:	b530      	push	{r4, r5, lr}
  40ac80:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40ac84:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40ac88:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40ac8c:	bf48      	it	mi
  40ac8e:	4240      	negmi	r0, r0
  40ac90:	f04f 0100 	mov.w	r1, #0
  40ac94:	e73e      	b.n	40ab14 <__adddf3+0x138>
  40ac96:	bf00      	nop

0040ac98 <__aeabi_f2d>:
  40ac98:	0042      	lsls	r2, r0, #1
  40ac9a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40ac9e:	ea4f 0131 	mov.w	r1, r1, rrx
  40aca2:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40aca6:	bf1f      	itttt	ne
  40aca8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40acac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40acb0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40acb4:	4770      	bxne	lr
  40acb6:	f092 0f00 	teq	r2, #0
  40acba:	bf14      	ite	ne
  40acbc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40acc0:	4770      	bxeq	lr
  40acc2:	b530      	push	{r4, r5, lr}
  40acc4:	f44f 7460 	mov.w	r4, #896	; 0x380
  40acc8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40accc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40acd0:	e720      	b.n	40ab14 <__adddf3+0x138>
  40acd2:	bf00      	nop

0040acd4 <__aeabi_ul2d>:
  40acd4:	ea50 0201 	orrs.w	r2, r0, r1
  40acd8:	bf08      	it	eq
  40acda:	4770      	bxeq	lr
  40acdc:	b530      	push	{r4, r5, lr}
  40acde:	f04f 0500 	mov.w	r5, #0
  40ace2:	e00a      	b.n	40acfa <__aeabi_l2d+0x16>

0040ace4 <__aeabi_l2d>:
  40ace4:	ea50 0201 	orrs.w	r2, r0, r1
  40ace8:	bf08      	it	eq
  40acea:	4770      	bxeq	lr
  40acec:	b530      	push	{r4, r5, lr}
  40acee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40acf2:	d502      	bpl.n	40acfa <__aeabi_l2d+0x16>
  40acf4:	4240      	negs	r0, r0
  40acf6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40acfa:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40acfe:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40ad02:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40ad06:	f43f aedc 	beq.w	40aac2 <__adddf3+0xe6>
  40ad0a:	f04f 0203 	mov.w	r2, #3
  40ad0e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40ad12:	bf18      	it	ne
  40ad14:	3203      	addne	r2, #3
  40ad16:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40ad1a:	bf18      	it	ne
  40ad1c:	3203      	addne	r2, #3
  40ad1e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40ad22:	f1c2 0320 	rsb	r3, r2, #32
  40ad26:	fa00 fc03 	lsl.w	ip, r0, r3
  40ad2a:	fa20 f002 	lsr.w	r0, r0, r2
  40ad2e:	fa01 fe03 	lsl.w	lr, r1, r3
  40ad32:	ea40 000e 	orr.w	r0, r0, lr
  40ad36:	fa21 f102 	lsr.w	r1, r1, r2
  40ad3a:	4414      	add	r4, r2
  40ad3c:	e6c1      	b.n	40aac2 <__adddf3+0xe6>
  40ad3e:	bf00      	nop

0040ad40 <__aeabi_dmul>:
  40ad40:	b570      	push	{r4, r5, r6, lr}
  40ad42:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40ad46:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40ad4a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40ad4e:	bf1d      	ittte	ne
  40ad50:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40ad54:	ea94 0f0c 	teqne	r4, ip
  40ad58:	ea95 0f0c 	teqne	r5, ip
  40ad5c:	f000 f8de 	bleq	40af1c <__aeabi_dmul+0x1dc>
  40ad60:	442c      	add	r4, r5
  40ad62:	ea81 0603 	eor.w	r6, r1, r3
  40ad66:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40ad6a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40ad6e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40ad72:	bf18      	it	ne
  40ad74:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40ad78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40ad7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40ad80:	d038      	beq.n	40adf4 <__aeabi_dmul+0xb4>
  40ad82:	fba0 ce02 	umull	ip, lr, r0, r2
  40ad86:	f04f 0500 	mov.w	r5, #0
  40ad8a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40ad8e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40ad92:	fbe0 e503 	umlal	lr, r5, r0, r3
  40ad96:	f04f 0600 	mov.w	r6, #0
  40ad9a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40ad9e:	f09c 0f00 	teq	ip, #0
  40ada2:	bf18      	it	ne
  40ada4:	f04e 0e01 	orrne.w	lr, lr, #1
  40ada8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40adac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40adb0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40adb4:	d204      	bcs.n	40adc0 <__aeabi_dmul+0x80>
  40adb6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40adba:	416d      	adcs	r5, r5
  40adbc:	eb46 0606 	adc.w	r6, r6, r6
  40adc0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40adc4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40adc8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40adcc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40add0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40add4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40add8:	bf88      	it	hi
  40adda:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40adde:	d81e      	bhi.n	40ae1e <__aeabi_dmul+0xde>
  40ade0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40ade4:	bf08      	it	eq
  40ade6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40adea:	f150 0000 	adcs.w	r0, r0, #0
  40adee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40adf2:	bd70      	pop	{r4, r5, r6, pc}
  40adf4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40adf8:	ea46 0101 	orr.w	r1, r6, r1
  40adfc:	ea40 0002 	orr.w	r0, r0, r2
  40ae00:	ea81 0103 	eor.w	r1, r1, r3
  40ae04:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40ae08:	bfc2      	ittt	gt
  40ae0a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40ae0e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40ae12:	bd70      	popgt	{r4, r5, r6, pc}
  40ae14:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40ae18:	f04f 0e00 	mov.w	lr, #0
  40ae1c:	3c01      	subs	r4, #1
  40ae1e:	f300 80ab 	bgt.w	40af78 <__aeabi_dmul+0x238>
  40ae22:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40ae26:	bfde      	ittt	le
  40ae28:	2000      	movle	r0, #0
  40ae2a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40ae2e:	bd70      	pople	{r4, r5, r6, pc}
  40ae30:	f1c4 0400 	rsb	r4, r4, #0
  40ae34:	3c20      	subs	r4, #32
  40ae36:	da35      	bge.n	40aea4 <__aeabi_dmul+0x164>
  40ae38:	340c      	adds	r4, #12
  40ae3a:	dc1b      	bgt.n	40ae74 <__aeabi_dmul+0x134>
  40ae3c:	f104 0414 	add.w	r4, r4, #20
  40ae40:	f1c4 0520 	rsb	r5, r4, #32
  40ae44:	fa00 f305 	lsl.w	r3, r0, r5
  40ae48:	fa20 f004 	lsr.w	r0, r0, r4
  40ae4c:	fa01 f205 	lsl.w	r2, r1, r5
  40ae50:	ea40 0002 	orr.w	r0, r0, r2
  40ae54:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40ae58:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40ae5c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40ae60:	fa21 f604 	lsr.w	r6, r1, r4
  40ae64:	eb42 0106 	adc.w	r1, r2, r6
  40ae68:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40ae6c:	bf08      	it	eq
  40ae6e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40ae72:	bd70      	pop	{r4, r5, r6, pc}
  40ae74:	f1c4 040c 	rsb	r4, r4, #12
  40ae78:	f1c4 0520 	rsb	r5, r4, #32
  40ae7c:	fa00 f304 	lsl.w	r3, r0, r4
  40ae80:	fa20 f005 	lsr.w	r0, r0, r5
  40ae84:	fa01 f204 	lsl.w	r2, r1, r4
  40ae88:	ea40 0002 	orr.w	r0, r0, r2
  40ae8c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40ae90:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40ae94:	f141 0100 	adc.w	r1, r1, #0
  40ae98:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40ae9c:	bf08      	it	eq
  40ae9e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40aea2:	bd70      	pop	{r4, r5, r6, pc}
  40aea4:	f1c4 0520 	rsb	r5, r4, #32
  40aea8:	fa00 f205 	lsl.w	r2, r0, r5
  40aeac:	ea4e 0e02 	orr.w	lr, lr, r2
  40aeb0:	fa20 f304 	lsr.w	r3, r0, r4
  40aeb4:	fa01 f205 	lsl.w	r2, r1, r5
  40aeb8:	ea43 0302 	orr.w	r3, r3, r2
  40aebc:	fa21 f004 	lsr.w	r0, r1, r4
  40aec0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40aec4:	fa21 f204 	lsr.w	r2, r1, r4
  40aec8:	ea20 0002 	bic.w	r0, r0, r2
  40aecc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40aed0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40aed4:	bf08      	it	eq
  40aed6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40aeda:	bd70      	pop	{r4, r5, r6, pc}
  40aedc:	f094 0f00 	teq	r4, #0
  40aee0:	d10f      	bne.n	40af02 <__aeabi_dmul+0x1c2>
  40aee2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40aee6:	0040      	lsls	r0, r0, #1
  40aee8:	eb41 0101 	adc.w	r1, r1, r1
  40aeec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40aef0:	bf08      	it	eq
  40aef2:	3c01      	subeq	r4, #1
  40aef4:	d0f7      	beq.n	40aee6 <__aeabi_dmul+0x1a6>
  40aef6:	ea41 0106 	orr.w	r1, r1, r6
  40aefa:	f095 0f00 	teq	r5, #0
  40aefe:	bf18      	it	ne
  40af00:	4770      	bxne	lr
  40af02:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40af06:	0052      	lsls	r2, r2, #1
  40af08:	eb43 0303 	adc.w	r3, r3, r3
  40af0c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40af10:	bf08      	it	eq
  40af12:	3d01      	subeq	r5, #1
  40af14:	d0f7      	beq.n	40af06 <__aeabi_dmul+0x1c6>
  40af16:	ea43 0306 	orr.w	r3, r3, r6
  40af1a:	4770      	bx	lr
  40af1c:	ea94 0f0c 	teq	r4, ip
  40af20:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40af24:	bf18      	it	ne
  40af26:	ea95 0f0c 	teqne	r5, ip
  40af2a:	d00c      	beq.n	40af46 <__aeabi_dmul+0x206>
  40af2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40af30:	bf18      	it	ne
  40af32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40af36:	d1d1      	bne.n	40aedc <__aeabi_dmul+0x19c>
  40af38:	ea81 0103 	eor.w	r1, r1, r3
  40af3c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40af40:	f04f 0000 	mov.w	r0, #0
  40af44:	bd70      	pop	{r4, r5, r6, pc}
  40af46:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40af4a:	bf06      	itte	eq
  40af4c:	4610      	moveq	r0, r2
  40af4e:	4619      	moveq	r1, r3
  40af50:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40af54:	d019      	beq.n	40af8a <__aeabi_dmul+0x24a>
  40af56:	ea94 0f0c 	teq	r4, ip
  40af5a:	d102      	bne.n	40af62 <__aeabi_dmul+0x222>
  40af5c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40af60:	d113      	bne.n	40af8a <__aeabi_dmul+0x24a>
  40af62:	ea95 0f0c 	teq	r5, ip
  40af66:	d105      	bne.n	40af74 <__aeabi_dmul+0x234>
  40af68:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40af6c:	bf1c      	itt	ne
  40af6e:	4610      	movne	r0, r2
  40af70:	4619      	movne	r1, r3
  40af72:	d10a      	bne.n	40af8a <__aeabi_dmul+0x24a>
  40af74:	ea81 0103 	eor.w	r1, r1, r3
  40af78:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40af7c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40af80:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40af84:	f04f 0000 	mov.w	r0, #0
  40af88:	bd70      	pop	{r4, r5, r6, pc}
  40af8a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40af8e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40af92:	bd70      	pop	{r4, r5, r6, pc}

0040af94 <__aeabi_ddiv>:
  40af94:	b570      	push	{r4, r5, r6, lr}
  40af96:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40af9a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40af9e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40afa2:	bf1d      	ittte	ne
  40afa4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40afa8:	ea94 0f0c 	teqne	r4, ip
  40afac:	ea95 0f0c 	teqne	r5, ip
  40afb0:	f000 f8a7 	bleq	40b102 <__aeabi_ddiv+0x16e>
  40afb4:	eba4 0405 	sub.w	r4, r4, r5
  40afb8:	ea81 0e03 	eor.w	lr, r1, r3
  40afbc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40afc0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40afc4:	f000 8088 	beq.w	40b0d8 <__aeabi_ddiv+0x144>
  40afc8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40afcc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40afd0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40afd4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40afd8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40afdc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40afe0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40afe4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40afe8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40afec:	429d      	cmp	r5, r3
  40afee:	bf08      	it	eq
  40aff0:	4296      	cmpeq	r6, r2
  40aff2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40aff6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40affa:	d202      	bcs.n	40b002 <__aeabi_ddiv+0x6e>
  40affc:	085b      	lsrs	r3, r3, #1
  40affe:	ea4f 0232 	mov.w	r2, r2, rrx
  40b002:	1ab6      	subs	r6, r6, r2
  40b004:	eb65 0503 	sbc.w	r5, r5, r3
  40b008:	085b      	lsrs	r3, r3, #1
  40b00a:	ea4f 0232 	mov.w	r2, r2, rrx
  40b00e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40b012:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40b016:	ebb6 0e02 	subs.w	lr, r6, r2
  40b01a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40b01e:	bf22      	ittt	cs
  40b020:	1ab6      	subcs	r6, r6, r2
  40b022:	4675      	movcs	r5, lr
  40b024:	ea40 000c 	orrcs.w	r0, r0, ip
  40b028:	085b      	lsrs	r3, r3, #1
  40b02a:	ea4f 0232 	mov.w	r2, r2, rrx
  40b02e:	ebb6 0e02 	subs.w	lr, r6, r2
  40b032:	eb75 0e03 	sbcs.w	lr, r5, r3
  40b036:	bf22      	ittt	cs
  40b038:	1ab6      	subcs	r6, r6, r2
  40b03a:	4675      	movcs	r5, lr
  40b03c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40b040:	085b      	lsrs	r3, r3, #1
  40b042:	ea4f 0232 	mov.w	r2, r2, rrx
  40b046:	ebb6 0e02 	subs.w	lr, r6, r2
  40b04a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40b04e:	bf22      	ittt	cs
  40b050:	1ab6      	subcs	r6, r6, r2
  40b052:	4675      	movcs	r5, lr
  40b054:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40b058:	085b      	lsrs	r3, r3, #1
  40b05a:	ea4f 0232 	mov.w	r2, r2, rrx
  40b05e:	ebb6 0e02 	subs.w	lr, r6, r2
  40b062:	eb75 0e03 	sbcs.w	lr, r5, r3
  40b066:	bf22      	ittt	cs
  40b068:	1ab6      	subcs	r6, r6, r2
  40b06a:	4675      	movcs	r5, lr
  40b06c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40b070:	ea55 0e06 	orrs.w	lr, r5, r6
  40b074:	d018      	beq.n	40b0a8 <__aeabi_ddiv+0x114>
  40b076:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40b07a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40b07e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40b082:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40b086:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40b08a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40b08e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40b092:	d1c0      	bne.n	40b016 <__aeabi_ddiv+0x82>
  40b094:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40b098:	d10b      	bne.n	40b0b2 <__aeabi_ddiv+0x11e>
  40b09a:	ea41 0100 	orr.w	r1, r1, r0
  40b09e:	f04f 0000 	mov.w	r0, #0
  40b0a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40b0a6:	e7b6      	b.n	40b016 <__aeabi_ddiv+0x82>
  40b0a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40b0ac:	bf04      	itt	eq
  40b0ae:	4301      	orreq	r1, r0
  40b0b0:	2000      	moveq	r0, #0
  40b0b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40b0b6:	bf88      	it	hi
  40b0b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40b0bc:	f63f aeaf 	bhi.w	40ae1e <__aeabi_dmul+0xde>
  40b0c0:	ebb5 0c03 	subs.w	ip, r5, r3
  40b0c4:	bf04      	itt	eq
  40b0c6:	ebb6 0c02 	subseq.w	ip, r6, r2
  40b0ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40b0ce:	f150 0000 	adcs.w	r0, r0, #0
  40b0d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40b0d6:	bd70      	pop	{r4, r5, r6, pc}
  40b0d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40b0dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40b0e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40b0e4:	bfc2      	ittt	gt
  40b0e6:	ebd4 050c 	rsbsgt	r5, r4, ip
  40b0ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40b0ee:	bd70      	popgt	{r4, r5, r6, pc}
  40b0f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40b0f4:	f04f 0e00 	mov.w	lr, #0
  40b0f8:	3c01      	subs	r4, #1
  40b0fa:	e690      	b.n	40ae1e <__aeabi_dmul+0xde>
  40b0fc:	ea45 0e06 	orr.w	lr, r5, r6
  40b100:	e68d      	b.n	40ae1e <__aeabi_dmul+0xde>
  40b102:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40b106:	ea94 0f0c 	teq	r4, ip
  40b10a:	bf08      	it	eq
  40b10c:	ea95 0f0c 	teqeq	r5, ip
  40b110:	f43f af3b 	beq.w	40af8a <__aeabi_dmul+0x24a>
  40b114:	ea94 0f0c 	teq	r4, ip
  40b118:	d10a      	bne.n	40b130 <__aeabi_ddiv+0x19c>
  40b11a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40b11e:	f47f af34 	bne.w	40af8a <__aeabi_dmul+0x24a>
  40b122:	ea95 0f0c 	teq	r5, ip
  40b126:	f47f af25 	bne.w	40af74 <__aeabi_dmul+0x234>
  40b12a:	4610      	mov	r0, r2
  40b12c:	4619      	mov	r1, r3
  40b12e:	e72c      	b.n	40af8a <__aeabi_dmul+0x24a>
  40b130:	ea95 0f0c 	teq	r5, ip
  40b134:	d106      	bne.n	40b144 <__aeabi_ddiv+0x1b0>
  40b136:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40b13a:	f43f aefd 	beq.w	40af38 <__aeabi_dmul+0x1f8>
  40b13e:	4610      	mov	r0, r2
  40b140:	4619      	mov	r1, r3
  40b142:	e722      	b.n	40af8a <__aeabi_dmul+0x24a>
  40b144:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40b148:	bf18      	it	ne
  40b14a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40b14e:	f47f aec5 	bne.w	40aedc <__aeabi_dmul+0x19c>
  40b152:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40b156:	f47f af0d 	bne.w	40af74 <__aeabi_dmul+0x234>
  40b15a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40b15e:	f47f aeeb 	bne.w	40af38 <__aeabi_dmul+0x1f8>
  40b162:	e712      	b.n	40af8a <__aeabi_dmul+0x24a>

0040b164 <__gedf2>:
  40b164:	f04f 3cff 	mov.w	ip, #4294967295
  40b168:	e006      	b.n	40b178 <__cmpdf2+0x4>
  40b16a:	bf00      	nop

0040b16c <__ledf2>:
  40b16c:	f04f 0c01 	mov.w	ip, #1
  40b170:	e002      	b.n	40b178 <__cmpdf2+0x4>
  40b172:	bf00      	nop

0040b174 <__cmpdf2>:
  40b174:	f04f 0c01 	mov.w	ip, #1
  40b178:	f84d cd04 	str.w	ip, [sp, #-4]!
  40b17c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40b180:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b184:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40b188:	bf18      	it	ne
  40b18a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40b18e:	d01b      	beq.n	40b1c8 <__cmpdf2+0x54>
  40b190:	b001      	add	sp, #4
  40b192:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40b196:	bf0c      	ite	eq
  40b198:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40b19c:	ea91 0f03 	teqne	r1, r3
  40b1a0:	bf02      	ittt	eq
  40b1a2:	ea90 0f02 	teqeq	r0, r2
  40b1a6:	2000      	moveq	r0, #0
  40b1a8:	4770      	bxeq	lr
  40b1aa:	f110 0f00 	cmn.w	r0, #0
  40b1ae:	ea91 0f03 	teq	r1, r3
  40b1b2:	bf58      	it	pl
  40b1b4:	4299      	cmppl	r1, r3
  40b1b6:	bf08      	it	eq
  40b1b8:	4290      	cmpeq	r0, r2
  40b1ba:	bf2c      	ite	cs
  40b1bc:	17d8      	asrcs	r0, r3, #31
  40b1be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40b1c2:	f040 0001 	orr.w	r0, r0, #1
  40b1c6:	4770      	bx	lr
  40b1c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40b1cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b1d0:	d102      	bne.n	40b1d8 <__cmpdf2+0x64>
  40b1d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40b1d6:	d107      	bne.n	40b1e8 <__cmpdf2+0x74>
  40b1d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40b1dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b1e0:	d1d6      	bne.n	40b190 <__cmpdf2+0x1c>
  40b1e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40b1e6:	d0d3      	beq.n	40b190 <__cmpdf2+0x1c>
  40b1e8:	f85d 0b04 	ldr.w	r0, [sp], #4
  40b1ec:	4770      	bx	lr
  40b1ee:	bf00      	nop

0040b1f0 <__aeabi_cdrcmple>:
  40b1f0:	4684      	mov	ip, r0
  40b1f2:	4610      	mov	r0, r2
  40b1f4:	4662      	mov	r2, ip
  40b1f6:	468c      	mov	ip, r1
  40b1f8:	4619      	mov	r1, r3
  40b1fa:	4663      	mov	r3, ip
  40b1fc:	e000      	b.n	40b200 <__aeabi_cdcmpeq>
  40b1fe:	bf00      	nop

0040b200 <__aeabi_cdcmpeq>:
  40b200:	b501      	push	{r0, lr}
  40b202:	f7ff ffb7 	bl	40b174 <__cmpdf2>
  40b206:	2800      	cmp	r0, #0
  40b208:	bf48      	it	mi
  40b20a:	f110 0f00 	cmnmi.w	r0, #0
  40b20e:	bd01      	pop	{r0, pc}

0040b210 <__aeabi_dcmpeq>:
  40b210:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b214:	f7ff fff4 	bl	40b200 <__aeabi_cdcmpeq>
  40b218:	bf0c      	ite	eq
  40b21a:	2001      	moveq	r0, #1
  40b21c:	2000      	movne	r0, #0
  40b21e:	f85d fb08 	ldr.w	pc, [sp], #8
  40b222:	bf00      	nop

0040b224 <__aeabi_dcmplt>:
  40b224:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b228:	f7ff ffea 	bl	40b200 <__aeabi_cdcmpeq>
  40b22c:	bf34      	ite	cc
  40b22e:	2001      	movcc	r0, #1
  40b230:	2000      	movcs	r0, #0
  40b232:	f85d fb08 	ldr.w	pc, [sp], #8
  40b236:	bf00      	nop

0040b238 <__aeabi_dcmple>:
  40b238:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b23c:	f7ff ffe0 	bl	40b200 <__aeabi_cdcmpeq>
  40b240:	bf94      	ite	ls
  40b242:	2001      	movls	r0, #1
  40b244:	2000      	movhi	r0, #0
  40b246:	f85d fb08 	ldr.w	pc, [sp], #8
  40b24a:	bf00      	nop

0040b24c <__aeabi_dcmpge>:
  40b24c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b250:	f7ff ffce 	bl	40b1f0 <__aeabi_cdrcmple>
  40b254:	bf94      	ite	ls
  40b256:	2001      	movls	r0, #1
  40b258:	2000      	movhi	r0, #0
  40b25a:	f85d fb08 	ldr.w	pc, [sp], #8
  40b25e:	bf00      	nop

0040b260 <__aeabi_dcmpgt>:
  40b260:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b264:	f7ff ffc4 	bl	40b1f0 <__aeabi_cdrcmple>
  40b268:	bf34      	ite	cc
  40b26a:	2001      	movcc	r0, #1
  40b26c:	2000      	movcs	r0, #0
  40b26e:	f85d fb08 	ldr.w	pc, [sp], #8
  40b272:	bf00      	nop

0040b274 <__aeabi_dcmpun>:
  40b274:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40b278:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b27c:	d102      	bne.n	40b284 <__aeabi_dcmpun+0x10>
  40b27e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40b282:	d10a      	bne.n	40b29a <__aeabi_dcmpun+0x26>
  40b284:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40b288:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b28c:	d102      	bne.n	40b294 <__aeabi_dcmpun+0x20>
  40b28e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40b292:	d102      	bne.n	40b29a <__aeabi_dcmpun+0x26>
  40b294:	f04f 0000 	mov.w	r0, #0
  40b298:	4770      	bx	lr
  40b29a:	f04f 0001 	mov.w	r0, #1
  40b29e:	4770      	bx	lr

0040b2a0 <__aeabi_d2iz>:
  40b2a0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40b2a4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40b2a8:	d215      	bcs.n	40b2d6 <__aeabi_d2iz+0x36>
  40b2aa:	d511      	bpl.n	40b2d0 <__aeabi_d2iz+0x30>
  40b2ac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40b2b0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40b2b4:	d912      	bls.n	40b2dc <__aeabi_d2iz+0x3c>
  40b2b6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40b2ba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40b2be:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40b2c2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40b2c6:	fa23 f002 	lsr.w	r0, r3, r2
  40b2ca:	bf18      	it	ne
  40b2cc:	4240      	negne	r0, r0
  40b2ce:	4770      	bx	lr
  40b2d0:	f04f 0000 	mov.w	r0, #0
  40b2d4:	4770      	bx	lr
  40b2d6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40b2da:	d105      	bne.n	40b2e8 <__aeabi_d2iz+0x48>
  40b2dc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40b2e0:	bf08      	it	eq
  40b2e2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40b2e6:	4770      	bx	lr
  40b2e8:	f04f 0000 	mov.w	r0, #0
  40b2ec:	4770      	bx	lr
  40b2ee:	bf00      	nop

0040b2f0 <__aeabi_d2f>:
  40b2f0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40b2f4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40b2f8:	bf24      	itt	cs
  40b2fa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40b2fe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40b302:	d90d      	bls.n	40b320 <__aeabi_d2f+0x30>
  40b304:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40b308:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40b30c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  40b310:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  40b314:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40b318:	bf08      	it	eq
  40b31a:	f020 0001 	biceq.w	r0, r0, #1
  40b31e:	4770      	bx	lr
  40b320:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  40b324:	d121      	bne.n	40b36a <__aeabi_d2f+0x7a>
  40b326:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40b32a:	bfbc      	itt	lt
  40b32c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  40b330:	4770      	bxlt	lr
  40b332:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40b336:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40b33a:	f1c2 0218 	rsb	r2, r2, #24
  40b33e:	f1c2 0c20 	rsb	ip, r2, #32
  40b342:	fa10 f30c 	lsls.w	r3, r0, ip
  40b346:	fa20 f002 	lsr.w	r0, r0, r2
  40b34a:	bf18      	it	ne
  40b34c:	f040 0001 	orrne.w	r0, r0, #1
  40b350:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40b354:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40b358:	fa03 fc0c 	lsl.w	ip, r3, ip
  40b35c:	ea40 000c 	orr.w	r0, r0, ip
  40b360:	fa23 f302 	lsr.w	r3, r3, r2
  40b364:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40b368:	e7cc      	b.n	40b304 <__aeabi_d2f+0x14>
  40b36a:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40b36e:	d107      	bne.n	40b380 <__aeabi_d2f+0x90>
  40b370:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  40b374:	bf1e      	ittt	ne
  40b376:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40b37a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40b37e:	4770      	bxne	lr
  40b380:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  40b384:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40b388:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40b38c:	4770      	bx	lr
  40b38e:	bf00      	nop

0040b390 <__aeabi_frsub>:
  40b390:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  40b394:	e002      	b.n	40b39c <__addsf3>
  40b396:	bf00      	nop

0040b398 <__aeabi_fsub>:
  40b398:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0040b39c <__addsf3>:
  40b39c:	0042      	lsls	r2, r0, #1
  40b39e:	bf1f      	itttt	ne
  40b3a0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  40b3a4:	ea92 0f03 	teqne	r2, r3
  40b3a8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  40b3ac:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40b3b0:	d06a      	beq.n	40b488 <__addsf3+0xec>
  40b3b2:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40b3b6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40b3ba:	bfc1      	itttt	gt
  40b3bc:	18d2      	addgt	r2, r2, r3
  40b3be:	4041      	eorgt	r1, r0
  40b3c0:	4048      	eorgt	r0, r1
  40b3c2:	4041      	eorgt	r1, r0
  40b3c4:	bfb8      	it	lt
  40b3c6:	425b      	neglt	r3, r3
  40b3c8:	2b19      	cmp	r3, #25
  40b3ca:	bf88      	it	hi
  40b3cc:	4770      	bxhi	lr
  40b3ce:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  40b3d2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40b3d6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40b3da:	bf18      	it	ne
  40b3dc:	4240      	negne	r0, r0
  40b3de:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40b3e2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  40b3e6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  40b3ea:	bf18      	it	ne
  40b3ec:	4249      	negne	r1, r1
  40b3ee:	ea92 0f03 	teq	r2, r3
  40b3f2:	d03f      	beq.n	40b474 <__addsf3+0xd8>
  40b3f4:	f1a2 0201 	sub.w	r2, r2, #1
  40b3f8:	fa41 fc03 	asr.w	ip, r1, r3
  40b3fc:	eb10 000c 	adds.w	r0, r0, ip
  40b400:	f1c3 0320 	rsb	r3, r3, #32
  40b404:	fa01 f103 	lsl.w	r1, r1, r3
  40b408:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40b40c:	d502      	bpl.n	40b414 <__addsf3+0x78>
  40b40e:	4249      	negs	r1, r1
  40b410:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  40b414:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  40b418:	d313      	bcc.n	40b442 <__addsf3+0xa6>
  40b41a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  40b41e:	d306      	bcc.n	40b42e <__addsf3+0x92>
  40b420:	0840      	lsrs	r0, r0, #1
  40b422:	ea4f 0131 	mov.w	r1, r1, rrx
  40b426:	f102 0201 	add.w	r2, r2, #1
  40b42a:	2afe      	cmp	r2, #254	; 0xfe
  40b42c:	d251      	bcs.n	40b4d2 <__addsf3+0x136>
  40b42e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  40b432:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40b436:	bf08      	it	eq
  40b438:	f020 0001 	biceq.w	r0, r0, #1
  40b43c:	ea40 0003 	orr.w	r0, r0, r3
  40b440:	4770      	bx	lr
  40b442:	0049      	lsls	r1, r1, #1
  40b444:	eb40 0000 	adc.w	r0, r0, r0
  40b448:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  40b44c:	f1a2 0201 	sub.w	r2, r2, #1
  40b450:	d1ed      	bne.n	40b42e <__addsf3+0x92>
  40b452:	fab0 fc80 	clz	ip, r0
  40b456:	f1ac 0c08 	sub.w	ip, ip, #8
  40b45a:	ebb2 020c 	subs.w	r2, r2, ip
  40b45e:	fa00 f00c 	lsl.w	r0, r0, ip
  40b462:	bfaa      	itet	ge
  40b464:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  40b468:	4252      	neglt	r2, r2
  40b46a:	4318      	orrge	r0, r3
  40b46c:	bfbc      	itt	lt
  40b46e:	40d0      	lsrlt	r0, r2
  40b470:	4318      	orrlt	r0, r3
  40b472:	4770      	bx	lr
  40b474:	f092 0f00 	teq	r2, #0
  40b478:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  40b47c:	bf06      	itte	eq
  40b47e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  40b482:	3201      	addeq	r2, #1
  40b484:	3b01      	subne	r3, #1
  40b486:	e7b5      	b.n	40b3f4 <__addsf3+0x58>
  40b488:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40b48c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40b490:	bf18      	it	ne
  40b492:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40b496:	d021      	beq.n	40b4dc <__addsf3+0x140>
  40b498:	ea92 0f03 	teq	r2, r3
  40b49c:	d004      	beq.n	40b4a8 <__addsf3+0x10c>
  40b49e:	f092 0f00 	teq	r2, #0
  40b4a2:	bf08      	it	eq
  40b4a4:	4608      	moveq	r0, r1
  40b4a6:	4770      	bx	lr
  40b4a8:	ea90 0f01 	teq	r0, r1
  40b4ac:	bf1c      	itt	ne
  40b4ae:	2000      	movne	r0, #0
  40b4b0:	4770      	bxne	lr
  40b4b2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40b4b6:	d104      	bne.n	40b4c2 <__addsf3+0x126>
  40b4b8:	0040      	lsls	r0, r0, #1
  40b4ba:	bf28      	it	cs
  40b4bc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  40b4c0:	4770      	bx	lr
  40b4c2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  40b4c6:	bf3c      	itt	cc
  40b4c8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  40b4cc:	4770      	bxcc	lr
  40b4ce:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40b4d2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  40b4d6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40b4da:	4770      	bx	lr
  40b4dc:	ea7f 6222 	mvns.w	r2, r2, asr #24
  40b4e0:	bf16      	itet	ne
  40b4e2:	4608      	movne	r0, r1
  40b4e4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  40b4e8:	4601      	movne	r1, r0
  40b4ea:	0242      	lsls	r2, r0, #9
  40b4ec:	bf06      	itte	eq
  40b4ee:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  40b4f2:	ea90 0f01 	teqeq	r0, r1
  40b4f6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  40b4fa:	4770      	bx	lr

0040b4fc <__aeabi_ui2f>:
  40b4fc:	f04f 0300 	mov.w	r3, #0
  40b500:	e004      	b.n	40b50c <__aeabi_i2f+0x8>
  40b502:	bf00      	nop

0040b504 <__aeabi_i2f>:
  40b504:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  40b508:	bf48      	it	mi
  40b50a:	4240      	negmi	r0, r0
  40b50c:	ea5f 0c00 	movs.w	ip, r0
  40b510:	bf08      	it	eq
  40b512:	4770      	bxeq	lr
  40b514:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  40b518:	4601      	mov	r1, r0
  40b51a:	f04f 0000 	mov.w	r0, #0
  40b51e:	e01c      	b.n	40b55a <__aeabi_l2f+0x2a>

0040b520 <__aeabi_ul2f>:
  40b520:	ea50 0201 	orrs.w	r2, r0, r1
  40b524:	bf08      	it	eq
  40b526:	4770      	bxeq	lr
  40b528:	f04f 0300 	mov.w	r3, #0
  40b52c:	e00a      	b.n	40b544 <__aeabi_l2f+0x14>
  40b52e:	bf00      	nop

0040b530 <__aeabi_l2f>:
  40b530:	ea50 0201 	orrs.w	r2, r0, r1
  40b534:	bf08      	it	eq
  40b536:	4770      	bxeq	lr
  40b538:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  40b53c:	d502      	bpl.n	40b544 <__aeabi_l2f+0x14>
  40b53e:	4240      	negs	r0, r0
  40b540:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40b544:	ea5f 0c01 	movs.w	ip, r1
  40b548:	bf02      	ittt	eq
  40b54a:	4684      	moveq	ip, r0
  40b54c:	4601      	moveq	r1, r0
  40b54e:	2000      	moveq	r0, #0
  40b550:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  40b554:	bf08      	it	eq
  40b556:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40b55a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40b55e:	fabc f28c 	clz	r2, ip
  40b562:	3a08      	subs	r2, #8
  40b564:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  40b568:	db10      	blt.n	40b58c <__aeabi_l2f+0x5c>
  40b56a:	fa01 fc02 	lsl.w	ip, r1, r2
  40b56e:	4463      	add	r3, ip
  40b570:	fa00 fc02 	lsl.w	ip, r0, r2
  40b574:	f1c2 0220 	rsb	r2, r2, #32
  40b578:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40b57c:	fa20 f202 	lsr.w	r2, r0, r2
  40b580:	eb43 0002 	adc.w	r0, r3, r2
  40b584:	bf08      	it	eq
  40b586:	f020 0001 	biceq.w	r0, r0, #1
  40b58a:	4770      	bx	lr
  40b58c:	f102 0220 	add.w	r2, r2, #32
  40b590:	fa01 fc02 	lsl.w	ip, r1, r2
  40b594:	f1c2 0220 	rsb	r2, r2, #32
  40b598:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  40b59c:	fa21 f202 	lsr.w	r2, r1, r2
  40b5a0:	eb43 0002 	adc.w	r0, r3, r2
  40b5a4:	bf08      	it	eq
  40b5a6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40b5aa:	4770      	bx	lr

0040b5ac <__aeabi_fmul>:
  40b5ac:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40b5b0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40b5b4:	bf1e      	ittt	ne
  40b5b6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40b5ba:	ea92 0f0c 	teqne	r2, ip
  40b5be:	ea93 0f0c 	teqne	r3, ip
  40b5c2:	d06f      	beq.n	40b6a4 <__aeabi_fmul+0xf8>
  40b5c4:	441a      	add	r2, r3
  40b5c6:	ea80 0c01 	eor.w	ip, r0, r1
  40b5ca:	0240      	lsls	r0, r0, #9
  40b5cc:	bf18      	it	ne
  40b5ce:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  40b5d2:	d01e      	beq.n	40b612 <__aeabi_fmul+0x66>
  40b5d4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40b5d8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  40b5dc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  40b5e0:	fba0 3101 	umull	r3, r1, r0, r1
  40b5e4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40b5e8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  40b5ec:	bf3e      	ittt	cc
  40b5ee:	0049      	lslcc	r1, r1, #1
  40b5f0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  40b5f4:	005b      	lslcc	r3, r3, #1
  40b5f6:	ea40 0001 	orr.w	r0, r0, r1
  40b5fa:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40b5fe:	2afd      	cmp	r2, #253	; 0xfd
  40b600:	d81d      	bhi.n	40b63e <__aeabi_fmul+0x92>
  40b602:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  40b606:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40b60a:	bf08      	it	eq
  40b60c:	f020 0001 	biceq.w	r0, r0, #1
  40b610:	4770      	bx	lr
  40b612:	f090 0f00 	teq	r0, #0
  40b616:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40b61a:	bf08      	it	eq
  40b61c:	0249      	lsleq	r1, r1, #9
  40b61e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40b622:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  40b626:	3a7f      	subs	r2, #127	; 0x7f
  40b628:	bfc2      	ittt	gt
  40b62a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40b62e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40b632:	4770      	bxgt	lr
  40b634:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40b638:	f04f 0300 	mov.w	r3, #0
  40b63c:	3a01      	subs	r2, #1
  40b63e:	dc5d      	bgt.n	40b6fc <__aeabi_fmul+0x150>
  40b640:	f112 0f19 	cmn.w	r2, #25
  40b644:	bfdc      	itt	le
  40b646:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40b64a:	4770      	bxle	lr
  40b64c:	f1c2 0200 	rsb	r2, r2, #0
  40b650:	0041      	lsls	r1, r0, #1
  40b652:	fa21 f102 	lsr.w	r1, r1, r2
  40b656:	f1c2 0220 	rsb	r2, r2, #32
  40b65a:	fa00 fc02 	lsl.w	ip, r0, r2
  40b65e:	ea5f 0031 	movs.w	r0, r1, rrx
  40b662:	f140 0000 	adc.w	r0, r0, #0
  40b666:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40b66a:	bf08      	it	eq
  40b66c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40b670:	4770      	bx	lr
  40b672:	f092 0f00 	teq	r2, #0
  40b676:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40b67a:	bf02      	ittt	eq
  40b67c:	0040      	lsleq	r0, r0, #1
  40b67e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40b682:	3a01      	subeq	r2, #1
  40b684:	d0f9      	beq.n	40b67a <__aeabi_fmul+0xce>
  40b686:	ea40 000c 	orr.w	r0, r0, ip
  40b68a:	f093 0f00 	teq	r3, #0
  40b68e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40b692:	bf02      	ittt	eq
  40b694:	0049      	lsleq	r1, r1, #1
  40b696:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40b69a:	3b01      	subeq	r3, #1
  40b69c:	d0f9      	beq.n	40b692 <__aeabi_fmul+0xe6>
  40b69e:	ea41 010c 	orr.w	r1, r1, ip
  40b6a2:	e78f      	b.n	40b5c4 <__aeabi_fmul+0x18>
  40b6a4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40b6a8:	ea92 0f0c 	teq	r2, ip
  40b6ac:	bf18      	it	ne
  40b6ae:	ea93 0f0c 	teqne	r3, ip
  40b6b2:	d00a      	beq.n	40b6ca <__aeabi_fmul+0x11e>
  40b6b4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40b6b8:	bf18      	it	ne
  40b6ba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40b6be:	d1d8      	bne.n	40b672 <__aeabi_fmul+0xc6>
  40b6c0:	ea80 0001 	eor.w	r0, r0, r1
  40b6c4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40b6c8:	4770      	bx	lr
  40b6ca:	f090 0f00 	teq	r0, #0
  40b6ce:	bf17      	itett	ne
  40b6d0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  40b6d4:	4608      	moveq	r0, r1
  40b6d6:	f091 0f00 	teqne	r1, #0
  40b6da:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40b6de:	d014      	beq.n	40b70a <__aeabi_fmul+0x15e>
  40b6e0:	ea92 0f0c 	teq	r2, ip
  40b6e4:	d101      	bne.n	40b6ea <__aeabi_fmul+0x13e>
  40b6e6:	0242      	lsls	r2, r0, #9
  40b6e8:	d10f      	bne.n	40b70a <__aeabi_fmul+0x15e>
  40b6ea:	ea93 0f0c 	teq	r3, ip
  40b6ee:	d103      	bne.n	40b6f8 <__aeabi_fmul+0x14c>
  40b6f0:	024b      	lsls	r3, r1, #9
  40b6f2:	bf18      	it	ne
  40b6f4:	4608      	movne	r0, r1
  40b6f6:	d108      	bne.n	40b70a <__aeabi_fmul+0x15e>
  40b6f8:	ea80 0001 	eor.w	r0, r0, r1
  40b6fc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40b700:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40b704:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40b708:	4770      	bx	lr
  40b70a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40b70e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  40b712:	4770      	bx	lr

0040b714 <__aeabi_fdiv>:
  40b714:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40b718:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40b71c:	bf1e      	ittt	ne
  40b71e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40b722:	ea92 0f0c 	teqne	r2, ip
  40b726:	ea93 0f0c 	teqne	r3, ip
  40b72a:	d069      	beq.n	40b800 <__aeabi_fdiv+0xec>
  40b72c:	eba2 0203 	sub.w	r2, r2, r3
  40b730:	ea80 0c01 	eor.w	ip, r0, r1
  40b734:	0249      	lsls	r1, r1, #9
  40b736:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40b73a:	d037      	beq.n	40b7ac <__aeabi_fdiv+0x98>
  40b73c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40b740:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  40b744:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  40b748:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40b74c:	428b      	cmp	r3, r1
  40b74e:	bf38      	it	cc
  40b750:	005b      	lslcc	r3, r3, #1
  40b752:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  40b756:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  40b75a:	428b      	cmp	r3, r1
  40b75c:	bf24      	itt	cs
  40b75e:	1a5b      	subcs	r3, r3, r1
  40b760:	ea40 000c 	orrcs.w	r0, r0, ip
  40b764:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  40b768:	bf24      	itt	cs
  40b76a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  40b76e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40b772:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  40b776:	bf24      	itt	cs
  40b778:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  40b77c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40b780:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  40b784:	bf24      	itt	cs
  40b786:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  40b78a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40b78e:	011b      	lsls	r3, r3, #4
  40b790:	bf18      	it	ne
  40b792:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  40b796:	d1e0      	bne.n	40b75a <__aeabi_fdiv+0x46>
  40b798:	2afd      	cmp	r2, #253	; 0xfd
  40b79a:	f63f af50 	bhi.w	40b63e <__aeabi_fmul+0x92>
  40b79e:	428b      	cmp	r3, r1
  40b7a0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40b7a4:	bf08      	it	eq
  40b7a6:	f020 0001 	biceq.w	r0, r0, #1
  40b7aa:	4770      	bx	lr
  40b7ac:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40b7b0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40b7b4:	327f      	adds	r2, #127	; 0x7f
  40b7b6:	bfc2      	ittt	gt
  40b7b8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40b7bc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40b7c0:	4770      	bxgt	lr
  40b7c2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40b7c6:	f04f 0300 	mov.w	r3, #0
  40b7ca:	3a01      	subs	r2, #1
  40b7cc:	e737      	b.n	40b63e <__aeabi_fmul+0x92>
  40b7ce:	f092 0f00 	teq	r2, #0
  40b7d2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40b7d6:	bf02      	ittt	eq
  40b7d8:	0040      	lsleq	r0, r0, #1
  40b7da:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40b7de:	3a01      	subeq	r2, #1
  40b7e0:	d0f9      	beq.n	40b7d6 <__aeabi_fdiv+0xc2>
  40b7e2:	ea40 000c 	orr.w	r0, r0, ip
  40b7e6:	f093 0f00 	teq	r3, #0
  40b7ea:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40b7ee:	bf02      	ittt	eq
  40b7f0:	0049      	lsleq	r1, r1, #1
  40b7f2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40b7f6:	3b01      	subeq	r3, #1
  40b7f8:	d0f9      	beq.n	40b7ee <__aeabi_fdiv+0xda>
  40b7fa:	ea41 010c 	orr.w	r1, r1, ip
  40b7fe:	e795      	b.n	40b72c <__aeabi_fdiv+0x18>
  40b800:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40b804:	ea92 0f0c 	teq	r2, ip
  40b808:	d108      	bne.n	40b81c <__aeabi_fdiv+0x108>
  40b80a:	0242      	lsls	r2, r0, #9
  40b80c:	f47f af7d 	bne.w	40b70a <__aeabi_fmul+0x15e>
  40b810:	ea93 0f0c 	teq	r3, ip
  40b814:	f47f af70 	bne.w	40b6f8 <__aeabi_fmul+0x14c>
  40b818:	4608      	mov	r0, r1
  40b81a:	e776      	b.n	40b70a <__aeabi_fmul+0x15e>
  40b81c:	ea93 0f0c 	teq	r3, ip
  40b820:	d104      	bne.n	40b82c <__aeabi_fdiv+0x118>
  40b822:	024b      	lsls	r3, r1, #9
  40b824:	f43f af4c 	beq.w	40b6c0 <__aeabi_fmul+0x114>
  40b828:	4608      	mov	r0, r1
  40b82a:	e76e      	b.n	40b70a <__aeabi_fmul+0x15e>
  40b82c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40b830:	bf18      	it	ne
  40b832:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40b836:	d1ca      	bne.n	40b7ce <__aeabi_fdiv+0xba>
  40b838:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  40b83c:	f47f af5c 	bne.w	40b6f8 <__aeabi_fmul+0x14c>
  40b840:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  40b844:	f47f af3c 	bne.w	40b6c0 <__aeabi_fmul+0x114>
  40b848:	e75f      	b.n	40b70a <__aeabi_fmul+0x15e>
  40b84a:	bf00      	nop

0040b84c <__gesf2>:
  40b84c:	f04f 3cff 	mov.w	ip, #4294967295
  40b850:	e006      	b.n	40b860 <__cmpsf2+0x4>
  40b852:	bf00      	nop

0040b854 <__lesf2>:
  40b854:	f04f 0c01 	mov.w	ip, #1
  40b858:	e002      	b.n	40b860 <__cmpsf2+0x4>
  40b85a:	bf00      	nop

0040b85c <__cmpsf2>:
  40b85c:	f04f 0c01 	mov.w	ip, #1
  40b860:	f84d cd04 	str.w	ip, [sp, #-4]!
  40b864:	ea4f 0240 	mov.w	r2, r0, lsl #1
  40b868:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40b86c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40b870:	bf18      	it	ne
  40b872:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40b876:	d011      	beq.n	40b89c <__cmpsf2+0x40>
  40b878:	b001      	add	sp, #4
  40b87a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  40b87e:	bf18      	it	ne
  40b880:	ea90 0f01 	teqne	r0, r1
  40b884:	bf58      	it	pl
  40b886:	ebb2 0003 	subspl.w	r0, r2, r3
  40b88a:	bf88      	it	hi
  40b88c:	17c8      	asrhi	r0, r1, #31
  40b88e:	bf38      	it	cc
  40b890:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  40b894:	bf18      	it	ne
  40b896:	f040 0001 	orrne.w	r0, r0, #1
  40b89a:	4770      	bx	lr
  40b89c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40b8a0:	d102      	bne.n	40b8a8 <__cmpsf2+0x4c>
  40b8a2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  40b8a6:	d105      	bne.n	40b8b4 <__cmpsf2+0x58>
  40b8a8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  40b8ac:	d1e4      	bne.n	40b878 <__cmpsf2+0x1c>
  40b8ae:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  40b8b2:	d0e1      	beq.n	40b878 <__cmpsf2+0x1c>
  40b8b4:	f85d 0b04 	ldr.w	r0, [sp], #4
  40b8b8:	4770      	bx	lr
  40b8ba:	bf00      	nop

0040b8bc <__aeabi_cfrcmple>:
  40b8bc:	4684      	mov	ip, r0
  40b8be:	4608      	mov	r0, r1
  40b8c0:	4661      	mov	r1, ip
  40b8c2:	e7ff      	b.n	40b8c4 <__aeabi_cfcmpeq>

0040b8c4 <__aeabi_cfcmpeq>:
  40b8c4:	b50f      	push	{r0, r1, r2, r3, lr}
  40b8c6:	f7ff ffc9 	bl	40b85c <__cmpsf2>
  40b8ca:	2800      	cmp	r0, #0
  40b8cc:	bf48      	it	mi
  40b8ce:	f110 0f00 	cmnmi.w	r0, #0
  40b8d2:	bd0f      	pop	{r0, r1, r2, r3, pc}

0040b8d4 <__aeabi_fcmpeq>:
  40b8d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b8d8:	f7ff fff4 	bl	40b8c4 <__aeabi_cfcmpeq>
  40b8dc:	bf0c      	ite	eq
  40b8de:	2001      	moveq	r0, #1
  40b8e0:	2000      	movne	r0, #0
  40b8e2:	f85d fb08 	ldr.w	pc, [sp], #8
  40b8e6:	bf00      	nop

0040b8e8 <__aeabi_fcmplt>:
  40b8e8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b8ec:	f7ff ffea 	bl	40b8c4 <__aeabi_cfcmpeq>
  40b8f0:	bf34      	ite	cc
  40b8f2:	2001      	movcc	r0, #1
  40b8f4:	2000      	movcs	r0, #0
  40b8f6:	f85d fb08 	ldr.w	pc, [sp], #8
  40b8fa:	bf00      	nop

0040b8fc <__aeabi_fcmple>:
  40b8fc:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b900:	f7ff ffe0 	bl	40b8c4 <__aeabi_cfcmpeq>
  40b904:	bf94      	ite	ls
  40b906:	2001      	movls	r0, #1
  40b908:	2000      	movhi	r0, #0
  40b90a:	f85d fb08 	ldr.w	pc, [sp], #8
  40b90e:	bf00      	nop

0040b910 <__aeabi_fcmpge>:
  40b910:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b914:	f7ff ffd2 	bl	40b8bc <__aeabi_cfrcmple>
  40b918:	bf94      	ite	ls
  40b91a:	2001      	movls	r0, #1
  40b91c:	2000      	movhi	r0, #0
  40b91e:	f85d fb08 	ldr.w	pc, [sp], #8
  40b922:	bf00      	nop

0040b924 <__aeabi_fcmpgt>:
  40b924:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b928:	f7ff ffc8 	bl	40b8bc <__aeabi_cfrcmple>
  40b92c:	bf34      	ite	cc
  40b92e:	2001      	movcc	r0, #1
  40b930:	2000      	movcs	r0, #0
  40b932:	f85d fb08 	ldr.w	pc, [sp], #8
  40b936:	bf00      	nop

0040b938 <__aeabi_f2uiz>:
  40b938:	0042      	lsls	r2, r0, #1
  40b93a:	d20e      	bcs.n	40b95a <__aeabi_f2uiz+0x22>
  40b93c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  40b940:	d30b      	bcc.n	40b95a <__aeabi_f2uiz+0x22>
  40b942:	f04f 039e 	mov.w	r3, #158	; 0x9e
  40b946:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  40b94a:	d409      	bmi.n	40b960 <__aeabi_f2uiz+0x28>
  40b94c:	ea4f 2300 	mov.w	r3, r0, lsl #8
  40b950:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40b954:	fa23 f002 	lsr.w	r0, r3, r2
  40b958:	4770      	bx	lr
  40b95a:	f04f 0000 	mov.w	r0, #0
  40b95e:	4770      	bx	lr
  40b960:	f112 0f61 	cmn.w	r2, #97	; 0x61
  40b964:	d101      	bne.n	40b96a <__aeabi_f2uiz+0x32>
  40b966:	0242      	lsls	r2, r0, #9
  40b968:	d102      	bne.n	40b970 <__aeabi_f2uiz+0x38>
  40b96a:	f04f 30ff 	mov.w	r0, #4294967295
  40b96e:	4770      	bx	lr
  40b970:	f04f 0000 	mov.w	r0, #0
  40b974:	4770      	bx	lr
  40b976:	bf00      	nop

0040b978 <atoff>:
  40b978:	2100      	movs	r1, #0
  40b97a:	f001 bdff 	b.w	40d57c <strtof>
  40b97e:	bf00      	nop

0040b980 <atoi>:
  40b980:	220a      	movs	r2, #10
  40b982:	2100      	movs	r1, #0
  40b984:	f001 bee2 	b.w	40d74c <strtol>

0040b988 <__errno>:
  40b988:	4b01      	ldr	r3, [pc, #4]	; (40b990 <__errno+0x8>)
  40b98a:	6818      	ldr	r0, [r3, #0]
  40b98c:	4770      	bx	lr
  40b98e:	bf00      	nop
  40b990:	200005e8 	.word	0x200005e8

0040b994 <__libc_init_array>:
  40b994:	b570      	push	{r4, r5, r6, lr}
  40b996:	4e0f      	ldr	r6, [pc, #60]	; (40b9d4 <__libc_init_array+0x40>)
  40b998:	4d0f      	ldr	r5, [pc, #60]	; (40b9d8 <__libc_init_array+0x44>)
  40b99a:	1b76      	subs	r6, r6, r5
  40b99c:	10b6      	asrs	r6, r6, #2
  40b99e:	bf18      	it	ne
  40b9a0:	2400      	movne	r4, #0
  40b9a2:	d005      	beq.n	40b9b0 <__libc_init_array+0x1c>
  40b9a4:	3401      	adds	r4, #1
  40b9a6:	f855 3b04 	ldr.w	r3, [r5], #4
  40b9aa:	4798      	blx	r3
  40b9ac:	42a6      	cmp	r6, r4
  40b9ae:	d1f9      	bne.n	40b9a4 <__libc_init_array+0x10>
  40b9b0:	4e0a      	ldr	r6, [pc, #40]	; (40b9dc <__libc_init_array+0x48>)
  40b9b2:	4d0b      	ldr	r5, [pc, #44]	; (40b9e0 <__libc_init_array+0x4c>)
  40b9b4:	f009 fb4a 	bl	41504c <_init>
  40b9b8:	1b76      	subs	r6, r6, r5
  40b9ba:	10b6      	asrs	r6, r6, #2
  40b9bc:	bf18      	it	ne
  40b9be:	2400      	movne	r4, #0
  40b9c0:	d006      	beq.n	40b9d0 <__libc_init_array+0x3c>
  40b9c2:	3401      	adds	r4, #1
  40b9c4:	f855 3b04 	ldr.w	r3, [r5], #4
  40b9c8:	4798      	blx	r3
  40b9ca:	42a6      	cmp	r6, r4
  40b9cc:	d1f9      	bne.n	40b9c2 <__libc_init_array+0x2e>
  40b9ce:	bd70      	pop	{r4, r5, r6, pc}
  40b9d0:	bd70      	pop	{r4, r5, r6, pc}
  40b9d2:	bf00      	nop
  40b9d4:	00415058 	.word	0x00415058
  40b9d8:	00415058 	.word	0x00415058
  40b9dc:	00415060 	.word	0x00415060
  40b9e0:	00415058 	.word	0x00415058

0040b9e4 <iprintf>:
  40b9e4:	b40f      	push	{r0, r1, r2, r3}
  40b9e6:	b510      	push	{r4, lr}
  40b9e8:	4b07      	ldr	r3, [pc, #28]	; (40ba08 <iprintf+0x24>)
  40b9ea:	b082      	sub	sp, #8
  40b9ec:	ac04      	add	r4, sp, #16
  40b9ee:	f854 2b04 	ldr.w	r2, [r4], #4
  40b9f2:	6818      	ldr	r0, [r3, #0]
  40b9f4:	4623      	mov	r3, r4
  40b9f6:	6881      	ldr	r1, [r0, #8]
  40b9f8:	9401      	str	r4, [sp, #4]
  40b9fa:	f003 fa9d 	bl	40ef38 <_vfiprintf_r>
  40b9fe:	b002      	add	sp, #8
  40ba00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40ba04:	b004      	add	sp, #16
  40ba06:	4770      	bx	lr
  40ba08:	200005e8 	.word	0x200005e8

0040ba0c <memcmp>:
  40ba0c:	2a03      	cmp	r2, #3
  40ba0e:	b470      	push	{r4, r5, r6}
  40ba10:	d926      	bls.n	40ba60 <memcmp+0x54>
  40ba12:	ea40 0301 	orr.w	r3, r0, r1
  40ba16:	079b      	lsls	r3, r3, #30
  40ba18:	d011      	beq.n	40ba3e <memcmp+0x32>
  40ba1a:	7804      	ldrb	r4, [r0, #0]
  40ba1c:	780d      	ldrb	r5, [r1, #0]
  40ba1e:	42ac      	cmp	r4, r5
  40ba20:	d122      	bne.n	40ba68 <memcmp+0x5c>
  40ba22:	4402      	add	r2, r0
  40ba24:	1c43      	adds	r3, r0, #1
  40ba26:	e005      	b.n	40ba34 <memcmp+0x28>
  40ba28:	f813 4b01 	ldrb.w	r4, [r3], #1
  40ba2c:	f811 5f01 	ldrb.w	r5, [r1, #1]!
  40ba30:	42ac      	cmp	r4, r5
  40ba32:	d119      	bne.n	40ba68 <memcmp+0x5c>
  40ba34:	4293      	cmp	r3, r2
  40ba36:	d1f7      	bne.n	40ba28 <memcmp+0x1c>
  40ba38:	2000      	movs	r0, #0
  40ba3a:	bc70      	pop	{r4, r5, r6}
  40ba3c:	4770      	bx	lr
  40ba3e:	460c      	mov	r4, r1
  40ba40:	4603      	mov	r3, r0
  40ba42:	681e      	ldr	r6, [r3, #0]
  40ba44:	6825      	ldr	r5, [r4, #0]
  40ba46:	4618      	mov	r0, r3
  40ba48:	42ae      	cmp	r6, r5
  40ba4a:	4621      	mov	r1, r4
  40ba4c:	f103 0304 	add.w	r3, r3, #4
  40ba50:	f104 0404 	add.w	r4, r4, #4
  40ba54:	d1e1      	bne.n	40ba1a <memcmp+0xe>
  40ba56:	3a04      	subs	r2, #4
  40ba58:	2a03      	cmp	r2, #3
  40ba5a:	4618      	mov	r0, r3
  40ba5c:	4621      	mov	r1, r4
  40ba5e:	d8f0      	bhi.n	40ba42 <memcmp+0x36>
  40ba60:	2a00      	cmp	r2, #0
  40ba62:	d1da      	bne.n	40ba1a <memcmp+0xe>
  40ba64:	4610      	mov	r0, r2
  40ba66:	e7e8      	b.n	40ba3a <memcmp+0x2e>
  40ba68:	1b60      	subs	r0, r4, r5
  40ba6a:	bc70      	pop	{r4, r5, r6}
  40ba6c:	4770      	bx	lr
  40ba6e:	bf00      	nop

0040ba70 <memcpy>:
  40ba70:	4684      	mov	ip, r0
  40ba72:	ea41 0300 	orr.w	r3, r1, r0
  40ba76:	f013 0303 	ands.w	r3, r3, #3
  40ba7a:	d149      	bne.n	40bb10 <memcpy+0xa0>
  40ba7c:	3a40      	subs	r2, #64	; 0x40
  40ba7e:	d323      	bcc.n	40bac8 <memcpy+0x58>
  40ba80:	680b      	ldr	r3, [r1, #0]
  40ba82:	6003      	str	r3, [r0, #0]
  40ba84:	684b      	ldr	r3, [r1, #4]
  40ba86:	6043      	str	r3, [r0, #4]
  40ba88:	688b      	ldr	r3, [r1, #8]
  40ba8a:	6083      	str	r3, [r0, #8]
  40ba8c:	68cb      	ldr	r3, [r1, #12]
  40ba8e:	60c3      	str	r3, [r0, #12]
  40ba90:	690b      	ldr	r3, [r1, #16]
  40ba92:	6103      	str	r3, [r0, #16]
  40ba94:	694b      	ldr	r3, [r1, #20]
  40ba96:	6143      	str	r3, [r0, #20]
  40ba98:	698b      	ldr	r3, [r1, #24]
  40ba9a:	6183      	str	r3, [r0, #24]
  40ba9c:	69cb      	ldr	r3, [r1, #28]
  40ba9e:	61c3      	str	r3, [r0, #28]
  40baa0:	6a0b      	ldr	r3, [r1, #32]
  40baa2:	6203      	str	r3, [r0, #32]
  40baa4:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  40baa6:	6243      	str	r3, [r0, #36]	; 0x24
  40baa8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  40baaa:	6283      	str	r3, [r0, #40]	; 0x28
  40baac:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  40baae:	62c3      	str	r3, [r0, #44]	; 0x2c
  40bab0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40bab2:	6303      	str	r3, [r0, #48]	; 0x30
  40bab4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  40bab6:	6343      	str	r3, [r0, #52]	; 0x34
  40bab8:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  40baba:	6383      	str	r3, [r0, #56]	; 0x38
  40babc:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  40babe:	63c3      	str	r3, [r0, #60]	; 0x3c
  40bac0:	3040      	adds	r0, #64	; 0x40
  40bac2:	3140      	adds	r1, #64	; 0x40
  40bac4:	3a40      	subs	r2, #64	; 0x40
  40bac6:	d2db      	bcs.n	40ba80 <memcpy+0x10>
  40bac8:	3230      	adds	r2, #48	; 0x30
  40baca:	d30b      	bcc.n	40bae4 <memcpy+0x74>
  40bacc:	680b      	ldr	r3, [r1, #0]
  40bace:	6003      	str	r3, [r0, #0]
  40bad0:	684b      	ldr	r3, [r1, #4]
  40bad2:	6043      	str	r3, [r0, #4]
  40bad4:	688b      	ldr	r3, [r1, #8]
  40bad6:	6083      	str	r3, [r0, #8]
  40bad8:	68cb      	ldr	r3, [r1, #12]
  40bada:	60c3      	str	r3, [r0, #12]
  40badc:	3010      	adds	r0, #16
  40bade:	3110      	adds	r1, #16
  40bae0:	3a10      	subs	r2, #16
  40bae2:	d2f3      	bcs.n	40bacc <memcpy+0x5c>
  40bae4:	320c      	adds	r2, #12
  40bae6:	d305      	bcc.n	40baf4 <memcpy+0x84>
  40bae8:	f851 3b04 	ldr.w	r3, [r1], #4
  40baec:	f840 3b04 	str.w	r3, [r0], #4
  40baf0:	3a04      	subs	r2, #4
  40baf2:	d2f9      	bcs.n	40bae8 <memcpy+0x78>
  40baf4:	3204      	adds	r2, #4
  40baf6:	d008      	beq.n	40bb0a <memcpy+0x9a>
  40baf8:	07d2      	lsls	r2, r2, #31
  40bafa:	bf1c      	itt	ne
  40bafc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40bb00:	f800 3b01 	strbne.w	r3, [r0], #1
  40bb04:	d301      	bcc.n	40bb0a <memcpy+0x9a>
  40bb06:	880b      	ldrh	r3, [r1, #0]
  40bb08:	8003      	strh	r3, [r0, #0]
  40bb0a:	4660      	mov	r0, ip
  40bb0c:	4770      	bx	lr
  40bb0e:	bf00      	nop
  40bb10:	2a08      	cmp	r2, #8
  40bb12:	d313      	bcc.n	40bb3c <memcpy+0xcc>
  40bb14:	078b      	lsls	r3, r1, #30
  40bb16:	d0b1      	beq.n	40ba7c <memcpy+0xc>
  40bb18:	f010 0303 	ands.w	r3, r0, #3
  40bb1c:	d0ae      	beq.n	40ba7c <memcpy+0xc>
  40bb1e:	f1c3 0304 	rsb	r3, r3, #4
  40bb22:	1ad2      	subs	r2, r2, r3
  40bb24:	07db      	lsls	r3, r3, #31
  40bb26:	bf1c      	itt	ne
  40bb28:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40bb2c:	f800 3b01 	strbne.w	r3, [r0], #1
  40bb30:	d3a4      	bcc.n	40ba7c <memcpy+0xc>
  40bb32:	f831 3b02 	ldrh.w	r3, [r1], #2
  40bb36:	f820 3b02 	strh.w	r3, [r0], #2
  40bb3a:	e79f      	b.n	40ba7c <memcpy+0xc>
  40bb3c:	3a04      	subs	r2, #4
  40bb3e:	d3d9      	bcc.n	40baf4 <memcpy+0x84>
  40bb40:	3a01      	subs	r2, #1
  40bb42:	f811 3b01 	ldrb.w	r3, [r1], #1
  40bb46:	f800 3b01 	strb.w	r3, [r0], #1
  40bb4a:	d2f9      	bcs.n	40bb40 <memcpy+0xd0>
  40bb4c:	780b      	ldrb	r3, [r1, #0]
  40bb4e:	7003      	strb	r3, [r0, #0]
  40bb50:	784b      	ldrb	r3, [r1, #1]
  40bb52:	7043      	strb	r3, [r0, #1]
  40bb54:	788b      	ldrb	r3, [r1, #2]
  40bb56:	7083      	strb	r3, [r0, #2]
  40bb58:	4660      	mov	r0, ip
  40bb5a:	4770      	bx	lr

0040bb5c <memset>:
  40bb5c:	b470      	push	{r4, r5, r6}
  40bb5e:	0784      	lsls	r4, r0, #30
  40bb60:	d046      	beq.n	40bbf0 <memset+0x94>
  40bb62:	1e54      	subs	r4, r2, #1
  40bb64:	2a00      	cmp	r2, #0
  40bb66:	d041      	beq.n	40bbec <memset+0x90>
  40bb68:	b2cd      	uxtb	r5, r1
  40bb6a:	4603      	mov	r3, r0
  40bb6c:	e002      	b.n	40bb74 <memset+0x18>
  40bb6e:	1e62      	subs	r2, r4, #1
  40bb70:	b3e4      	cbz	r4, 40bbec <memset+0x90>
  40bb72:	4614      	mov	r4, r2
  40bb74:	f803 5b01 	strb.w	r5, [r3], #1
  40bb78:	079a      	lsls	r2, r3, #30
  40bb7a:	d1f8      	bne.n	40bb6e <memset+0x12>
  40bb7c:	2c03      	cmp	r4, #3
  40bb7e:	d92e      	bls.n	40bbde <memset+0x82>
  40bb80:	b2cd      	uxtb	r5, r1
  40bb82:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40bb86:	2c0f      	cmp	r4, #15
  40bb88:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40bb8c:	d919      	bls.n	40bbc2 <memset+0x66>
  40bb8e:	4626      	mov	r6, r4
  40bb90:	f103 0210 	add.w	r2, r3, #16
  40bb94:	3e10      	subs	r6, #16
  40bb96:	2e0f      	cmp	r6, #15
  40bb98:	f842 5c10 	str.w	r5, [r2, #-16]
  40bb9c:	f842 5c0c 	str.w	r5, [r2, #-12]
  40bba0:	f842 5c08 	str.w	r5, [r2, #-8]
  40bba4:	f842 5c04 	str.w	r5, [r2, #-4]
  40bba8:	f102 0210 	add.w	r2, r2, #16
  40bbac:	d8f2      	bhi.n	40bb94 <memset+0x38>
  40bbae:	f1a4 0210 	sub.w	r2, r4, #16
  40bbb2:	f022 020f 	bic.w	r2, r2, #15
  40bbb6:	f004 040f 	and.w	r4, r4, #15
  40bbba:	3210      	adds	r2, #16
  40bbbc:	2c03      	cmp	r4, #3
  40bbbe:	4413      	add	r3, r2
  40bbc0:	d90d      	bls.n	40bbde <memset+0x82>
  40bbc2:	461e      	mov	r6, r3
  40bbc4:	4622      	mov	r2, r4
  40bbc6:	3a04      	subs	r2, #4
  40bbc8:	2a03      	cmp	r2, #3
  40bbca:	f846 5b04 	str.w	r5, [r6], #4
  40bbce:	d8fa      	bhi.n	40bbc6 <memset+0x6a>
  40bbd0:	1f22      	subs	r2, r4, #4
  40bbd2:	f022 0203 	bic.w	r2, r2, #3
  40bbd6:	3204      	adds	r2, #4
  40bbd8:	4413      	add	r3, r2
  40bbda:	f004 0403 	and.w	r4, r4, #3
  40bbde:	b12c      	cbz	r4, 40bbec <memset+0x90>
  40bbe0:	b2c9      	uxtb	r1, r1
  40bbe2:	441c      	add	r4, r3
  40bbe4:	f803 1b01 	strb.w	r1, [r3], #1
  40bbe8:	42a3      	cmp	r3, r4
  40bbea:	d1fb      	bne.n	40bbe4 <memset+0x88>
  40bbec:	bc70      	pop	{r4, r5, r6}
  40bbee:	4770      	bx	lr
  40bbf0:	4614      	mov	r4, r2
  40bbf2:	4603      	mov	r3, r0
  40bbf4:	e7c2      	b.n	40bb7c <memset+0x20>
  40bbf6:	bf00      	nop

0040bbf8 <setbuf>:
  40bbf8:	2900      	cmp	r1, #0
  40bbfa:	bf0c      	ite	eq
  40bbfc:	2202      	moveq	r2, #2
  40bbfe:	2200      	movne	r2, #0
  40bc00:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40bc04:	f000 b800 	b.w	40bc08 <setvbuf>

0040bc08 <setvbuf>:
  40bc08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40bc0c:	4d51      	ldr	r5, [pc, #324]	; (40bd54 <setvbuf+0x14c>)
  40bc0e:	b083      	sub	sp, #12
  40bc10:	682d      	ldr	r5, [r5, #0]
  40bc12:	4604      	mov	r4, r0
  40bc14:	460f      	mov	r7, r1
  40bc16:	4690      	mov	r8, r2
  40bc18:	461e      	mov	r6, r3
  40bc1a:	b115      	cbz	r5, 40bc22 <setvbuf+0x1a>
  40bc1c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40bc1e:	2b00      	cmp	r3, #0
  40bc20:	d079      	beq.n	40bd16 <setvbuf+0x10e>
  40bc22:	f1b8 0f02 	cmp.w	r8, #2
  40bc26:	d004      	beq.n	40bc32 <setvbuf+0x2a>
  40bc28:	f1b8 0f01 	cmp.w	r8, #1
  40bc2c:	d87f      	bhi.n	40bd2e <setvbuf+0x126>
  40bc2e:	2e00      	cmp	r6, #0
  40bc30:	db7d      	blt.n	40bd2e <setvbuf+0x126>
  40bc32:	4621      	mov	r1, r4
  40bc34:	4628      	mov	r0, r5
  40bc36:	f005 f9a5 	bl	410f84 <_fflush_r>
  40bc3a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40bc3c:	b141      	cbz	r1, 40bc50 <setvbuf+0x48>
  40bc3e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40bc42:	4299      	cmp	r1, r3
  40bc44:	d002      	beq.n	40bc4c <setvbuf+0x44>
  40bc46:	4628      	mov	r0, r5
  40bc48:	f005 faf8 	bl	41123c <_free_r>
  40bc4c:	2300      	movs	r3, #0
  40bc4e:	6323      	str	r3, [r4, #48]	; 0x30
  40bc50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40bc54:	2200      	movs	r2, #0
  40bc56:	61a2      	str	r2, [r4, #24]
  40bc58:	6062      	str	r2, [r4, #4]
  40bc5a:	061a      	lsls	r2, r3, #24
  40bc5c:	d454      	bmi.n	40bd08 <setvbuf+0x100>
  40bc5e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40bc62:	f023 0303 	bic.w	r3, r3, #3
  40bc66:	f1b8 0f02 	cmp.w	r8, #2
  40bc6a:	81a3      	strh	r3, [r4, #12]
  40bc6c:	d039      	beq.n	40bce2 <setvbuf+0xda>
  40bc6e:	ab01      	add	r3, sp, #4
  40bc70:	466a      	mov	r2, sp
  40bc72:	4621      	mov	r1, r4
  40bc74:	4628      	mov	r0, r5
  40bc76:	f006 f935 	bl	411ee4 <__swhatbuf_r>
  40bc7a:	89a3      	ldrh	r3, [r4, #12]
  40bc7c:	4318      	orrs	r0, r3
  40bc7e:	81a0      	strh	r0, [r4, #12]
  40bc80:	b326      	cbz	r6, 40bccc <setvbuf+0xc4>
  40bc82:	b327      	cbz	r7, 40bcce <setvbuf+0xc6>
  40bc84:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40bc86:	2b00      	cmp	r3, #0
  40bc88:	d04d      	beq.n	40bd26 <setvbuf+0x11e>
  40bc8a:	9b00      	ldr	r3, [sp, #0]
  40bc8c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  40bc90:	429e      	cmp	r6, r3
  40bc92:	bf1c      	itt	ne
  40bc94:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  40bc98:	81a0      	strhne	r0, [r4, #12]
  40bc9a:	f1b8 0f01 	cmp.w	r8, #1
  40bc9e:	bf08      	it	eq
  40bca0:	f040 0001 	orreq.w	r0, r0, #1
  40bca4:	b283      	uxth	r3, r0
  40bca6:	bf08      	it	eq
  40bca8:	81a0      	strheq	r0, [r4, #12]
  40bcaa:	f003 0008 	and.w	r0, r3, #8
  40bcae:	b280      	uxth	r0, r0
  40bcb0:	6027      	str	r7, [r4, #0]
  40bcb2:	6127      	str	r7, [r4, #16]
  40bcb4:	6166      	str	r6, [r4, #20]
  40bcb6:	b318      	cbz	r0, 40bd00 <setvbuf+0xf8>
  40bcb8:	f013 0001 	ands.w	r0, r3, #1
  40bcbc:	d02f      	beq.n	40bd1e <setvbuf+0x116>
  40bcbe:	2000      	movs	r0, #0
  40bcc0:	4276      	negs	r6, r6
  40bcc2:	61a6      	str	r6, [r4, #24]
  40bcc4:	60a0      	str	r0, [r4, #8]
  40bcc6:	b003      	add	sp, #12
  40bcc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40bccc:	9e00      	ldr	r6, [sp, #0]
  40bcce:	4630      	mov	r0, r6
  40bcd0:	f006 f97c 	bl	411fcc <malloc>
  40bcd4:	4607      	mov	r7, r0
  40bcd6:	b368      	cbz	r0, 40bd34 <setvbuf+0x12c>
  40bcd8:	89a3      	ldrh	r3, [r4, #12]
  40bcda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40bcde:	81a3      	strh	r3, [r4, #12]
  40bce0:	e7d0      	b.n	40bc84 <setvbuf+0x7c>
  40bce2:	2000      	movs	r0, #0
  40bce4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40bce8:	f043 0302 	orr.w	r3, r3, #2
  40bcec:	2500      	movs	r5, #0
  40bcee:	2101      	movs	r1, #1
  40bcf0:	81a3      	strh	r3, [r4, #12]
  40bcf2:	60a5      	str	r5, [r4, #8]
  40bcf4:	6022      	str	r2, [r4, #0]
  40bcf6:	6122      	str	r2, [r4, #16]
  40bcf8:	6161      	str	r1, [r4, #20]
  40bcfa:	b003      	add	sp, #12
  40bcfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40bd00:	60a0      	str	r0, [r4, #8]
  40bd02:	b003      	add	sp, #12
  40bd04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40bd08:	6921      	ldr	r1, [r4, #16]
  40bd0a:	4628      	mov	r0, r5
  40bd0c:	f005 fa96 	bl	41123c <_free_r>
  40bd10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40bd14:	e7a3      	b.n	40bc5e <setvbuf+0x56>
  40bd16:	4628      	mov	r0, r5
  40bd18:	f005 f9c8 	bl	4110ac <__sinit>
  40bd1c:	e781      	b.n	40bc22 <setvbuf+0x1a>
  40bd1e:	60a6      	str	r6, [r4, #8]
  40bd20:	b003      	add	sp, #12
  40bd22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40bd26:	4628      	mov	r0, r5
  40bd28:	f005 f9c0 	bl	4110ac <__sinit>
  40bd2c:	e7ad      	b.n	40bc8a <setvbuf+0x82>
  40bd2e:	f04f 30ff 	mov.w	r0, #4294967295
  40bd32:	e7e2      	b.n	40bcfa <setvbuf+0xf2>
  40bd34:	f8dd 9000 	ldr.w	r9, [sp]
  40bd38:	45b1      	cmp	r9, r6
  40bd3a:	d006      	beq.n	40bd4a <setvbuf+0x142>
  40bd3c:	4648      	mov	r0, r9
  40bd3e:	f006 f945 	bl	411fcc <malloc>
  40bd42:	4607      	mov	r7, r0
  40bd44:	b108      	cbz	r0, 40bd4a <setvbuf+0x142>
  40bd46:	464e      	mov	r6, r9
  40bd48:	e7c6      	b.n	40bcd8 <setvbuf+0xd0>
  40bd4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40bd4e:	f04f 30ff 	mov.w	r0, #4294967295
  40bd52:	e7c7      	b.n	40bce4 <setvbuf+0xdc>
  40bd54:	200005e8 	.word	0x200005e8

0040bd58 <sprintf>:
  40bd58:	b40e      	push	{r1, r2, r3}
  40bd5a:	4601      	mov	r1, r0
  40bd5c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40bd5e:	f64f 77ff 	movw	r7, #65535	; 0xffff
  40bd62:	b09c      	sub	sp, #112	; 0x70
  40bd64:	ac21      	add	r4, sp, #132	; 0x84
  40bd66:	f854 2b04 	ldr.w	r2, [r4], #4
  40bd6a:	480d      	ldr	r0, [pc, #52]	; (40bda0 <sprintf+0x48>)
  40bd6c:	4623      	mov	r3, r4
  40bd6e:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  40bd72:	9102      	str	r1, [sp, #8]
  40bd74:	9106      	str	r1, [sp, #24]
  40bd76:	f44f 7602 	mov.w	r6, #520	; 0x208
  40bd7a:	a902      	add	r1, sp, #8
  40bd7c:	6800      	ldr	r0, [r0, #0]
  40bd7e:	9401      	str	r4, [sp, #4]
  40bd80:	f8ad 7016 	strh.w	r7, [sp, #22]
  40bd84:	f8ad 6014 	strh.w	r6, [sp, #20]
  40bd88:	9504      	str	r5, [sp, #16]
  40bd8a:	9507      	str	r5, [sp, #28]
  40bd8c:	f001 fcea 	bl	40d764 <_svfprintf_r>
  40bd90:	9b02      	ldr	r3, [sp, #8]
  40bd92:	2200      	movs	r2, #0
  40bd94:	701a      	strb	r2, [r3, #0]
  40bd96:	b01c      	add	sp, #112	; 0x70
  40bd98:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40bd9c:	b003      	add	sp, #12
  40bd9e:	4770      	bx	lr
  40bda0:	200005e8 	.word	0x200005e8

0040bda4 <strchr>:
  40bda4:	b470      	push	{r4, r5, r6}
  40bda6:	f011 04ff 	ands.w	r4, r1, #255	; 0xff
  40bdaa:	d034      	beq.n	40be16 <strchr+0x72>
  40bdac:	0785      	lsls	r5, r0, #30
  40bdae:	d00f      	beq.n	40bdd0 <strchr+0x2c>
  40bdb0:	7803      	ldrb	r3, [r0, #0]
  40bdb2:	2b00      	cmp	r3, #0
  40bdb4:	d05a      	beq.n	40be6c <strchr+0xc8>
  40bdb6:	429c      	cmp	r4, r3
  40bdb8:	d02b      	beq.n	40be12 <strchr+0x6e>
  40bdba:	1c43      	adds	r3, r0, #1
  40bdbc:	e005      	b.n	40bdca <strchr+0x26>
  40bdbe:	f813 2b01 	ldrb.w	r2, [r3], #1
  40bdc2:	2a00      	cmp	r2, #0
  40bdc4:	d04f      	beq.n	40be66 <strchr+0xc2>
  40bdc6:	4294      	cmp	r4, r2
  40bdc8:	d023      	beq.n	40be12 <strchr+0x6e>
  40bdca:	079a      	lsls	r2, r3, #30
  40bdcc:	4618      	mov	r0, r3
  40bdce:	d1f6      	bne.n	40bdbe <strchr+0x1a>
  40bdd0:	020e      	lsls	r6, r1, #8
  40bdd2:	f406 467f 	and.w	r6, r6, #65280	; 0xff00
  40bdd6:	4326      	orrs	r6, r4
  40bdd8:	6803      	ldr	r3, [r0, #0]
  40bdda:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40bdde:	e001      	b.n	40bde4 <strchr+0x40>
  40bde0:	f850 3f04 	ldr.w	r3, [r0, #4]!
  40bde4:	ea86 0503 	eor.w	r5, r6, r3
  40bde8:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  40bdec:	f1a3 3101 	sub.w	r1, r3, #16843009	; 0x1010101
  40bdf0:	ea22 0205 	bic.w	r2, r2, r5
  40bdf4:	ea21 0303 	bic.w	r3, r1, r3
  40bdf8:	4313      	orrs	r3, r2
  40bdfa:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40bdfe:	d0ef      	beq.n	40bde0 <strchr+0x3c>
  40be00:	7803      	ldrb	r3, [r0, #0]
  40be02:	b923      	cbnz	r3, 40be0e <strchr+0x6a>
  40be04:	e032      	b.n	40be6c <strchr+0xc8>
  40be06:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40be0a:	2b00      	cmp	r3, #0
  40be0c:	d02e      	beq.n	40be6c <strchr+0xc8>
  40be0e:	429c      	cmp	r4, r3
  40be10:	d1f9      	bne.n	40be06 <strchr+0x62>
  40be12:	bc70      	pop	{r4, r5, r6}
  40be14:	4770      	bx	lr
  40be16:	0784      	lsls	r4, r0, #30
  40be18:	d00b      	beq.n	40be32 <strchr+0x8e>
  40be1a:	7803      	ldrb	r3, [r0, #0]
  40be1c:	2b00      	cmp	r3, #0
  40be1e:	d0f8      	beq.n	40be12 <strchr+0x6e>
  40be20:	1c43      	adds	r3, r0, #1
  40be22:	e003      	b.n	40be2c <strchr+0x88>
  40be24:	7802      	ldrb	r2, [r0, #0]
  40be26:	3301      	adds	r3, #1
  40be28:	2a00      	cmp	r2, #0
  40be2a:	d0f2      	beq.n	40be12 <strchr+0x6e>
  40be2c:	0799      	lsls	r1, r3, #30
  40be2e:	4618      	mov	r0, r3
  40be30:	d1f8      	bne.n	40be24 <strchr+0x80>
  40be32:	6802      	ldr	r2, [r0, #0]
  40be34:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  40be38:	ea23 0302 	bic.w	r3, r3, r2
  40be3c:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40be40:	d108      	bne.n	40be54 <strchr+0xb0>
  40be42:	f850 2f04 	ldr.w	r2, [r0, #4]!
  40be46:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  40be4a:	ea23 0302 	bic.w	r3, r3, r2
  40be4e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40be52:	d0f6      	beq.n	40be42 <strchr+0x9e>
  40be54:	7803      	ldrb	r3, [r0, #0]
  40be56:	2b00      	cmp	r3, #0
  40be58:	d0db      	beq.n	40be12 <strchr+0x6e>
  40be5a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40be5e:	2b00      	cmp	r3, #0
  40be60:	d1fb      	bne.n	40be5a <strchr+0xb6>
  40be62:	bc70      	pop	{r4, r5, r6}
  40be64:	4770      	bx	lr
  40be66:	4610      	mov	r0, r2
  40be68:	bc70      	pop	{r4, r5, r6}
  40be6a:	4770      	bx	lr
  40be6c:	4618      	mov	r0, r3
  40be6e:	bc70      	pop	{r4, r5, r6}
  40be70:	4770      	bx	lr
  40be72:	bf00      	nop

0040be74 <strcmp>:
  40be74:	ea80 0c01 	eor.w	ip, r0, r1
  40be78:	f01c 0f03 	tst.w	ip, #3
  40be7c:	d137      	bne.n	40beee <strcmp+0x7a>
  40be7e:	f010 0c03 	ands.w	ip, r0, #3
  40be82:	f020 0003 	bic.w	r0, r0, #3
  40be86:	f021 0103 	bic.w	r1, r1, #3
  40be8a:	f850 2b04 	ldr.w	r2, [r0], #4
  40be8e:	bf08      	it	eq
  40be90:	f851 3b04 	ldreq.w	r3, [r1], #4
  40be94:	d00e      	beq.n	40beb4 <strcmp+0x40>
  40be96:	f08c 0c03 	eor.w	ip, ip, #3
  40be9a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  40be9e:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  40bea2:	fa23 fc0c 	lsr.w	ip, r3, ip
  40bea6:	f851 3b04 	ldr.w	r3, [r1], #4
  40beaa:	ea42 020c 	orr.w	r2, r2, ip
  40beae:	ea43 030c 	orr.w	r3, r3, ip
  40beb2:	bf00      	nop
  40beb4:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40beb8:	429a      	cmp	r2, r3
  40beba:	bf01      	itttt	eq
  40bebc:	ea2c 0c02 	biceq.w	ip, ip, r2
  40bec0:	f01c 3f80 	tsteq.w	ip, #2155905152	; 0x80808080
  40bec4:	f850 2b04 	ldreq.w	r2, [r0], #4
  40bec8:	f851 3b04 	ldreq.w	r3, [r1], #4
  40becc:	d0f2      	beq.n	40beb4 <strcmp+0x40>
  40bece:	ea4f 6002 	mov.w	r0, r2, lsl #24
  40bed2:	ea4f 2212 	mov.w	r2, r2, lsr #8
  40bed6:	2801      	cmp	r0, #1
  40bed8:	bf28      	it	cs
  40beda:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
  40bede:	bf08      	it	eq
  40bee0:	0a1b      	lsreq	r3, r3, #8
  40bee2:	d0f4      	beq.n	40bece <strcmp+0x5a>
  40bee4:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  40bee8:	0e00      	lsrs	r0, r0, #24
  40beea:	1ac0      	subs	r0, r0, r3
  40beec:	4770      	bx	lr
  40beee:	f010 0f03 	tst.w	r0, #3
  40bef2:	d00a      	beq.n	40bf0a <strcmp+0x96>
  40bef4:	f810 2b01 	ldrb.w	r2, [r0], #1
  40bef8:	f811 3b01 	ldrb.w	r3, [r1], #1
  40befc:	2a01      	cmp	r2, #1
  40befe:	bf28      	it	cs
  40bf00:	429a      	cmpcs	r2, r3
  40bf02:	d0f4      	beq.n	40beee <strcmp+0x7a>
  40bf04:	eba2 0003 	sub.w	r0, r2, r3
  40bf08:	4770      	bx	lr
  40bf0a:	f84d 5d04 	str.w	r5, [sp, #-4]!
  40bf0e:	f850 2b04 	ldr.w	r2, [r0], #4
  40bf12:	f001 0503 	and.w	r5, r1, #3
  40bf16:	f021 0103 	bic.w	r1, r1, #3
  40bf1a:	f851 3b04 	ldr.w	r3, [r1], #4
  40bf1e:	2d02      	cmp	r5, #2
  40bf20:	d026      	beq.n	40bf70 <strcmp+0xfc>
  40bf22:	d84d      	bhi.n	40bfc0 <strcmp+0x14c>
  40bf24:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
  40bf28:	ebb5 2f13 	cmp.w	r5, r3, lsr #8
  40bf2c:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40bf30:	ea2c 0c02 	bic.w	ip, ip, r2
  40bf34:	d10d      	bne.n	40bf52 <strcmp+0xde>
  40bf36:	f01c 3c80 	ands.w	ip, ip, #2155905152	; 0x80808080
  40bf3a:	bf08      	it	eq
  40bf3c:	f851 3b04 	ldreq.w	r3, [r1], #4
  40bf40:	d10a      	bne.n	40bf58 <strcmp+0xe4>
  40bf42:	ea85 0502 	eor.w	r5, r5, r2
  40bf46:	ebb5 6f03 	cmp.w	r5, r3, lsl #24
  40bf4a:	d10c      	bne.n	40bf66 <strcmp+0xf2>
  40bf4c:	f850 2b04 	ldr.w	r2, [r0], #4
  40bf50:	e7e8      	b.n	40bf24 <strcmp+0xb0>
  40bf52:	ea4f 2313 	mov.w	r3, r3, lsr #8
  40bf56:	e05b      	b.n	40c010 <strcmp+0x19c>
  40bf58:	f03c 4c7f 	bics.w	ip, ip, #4278190080	; 0xff000000
  40bf5c:	d154      	bne.n	40c008 <strcmp+0x194>
  40bf5e:	780b      	ldrb	r3, [r1, #0]
  40bf60:	ea4f 6512 	mov.w	r5, r2, lsr #24
  40bf64:	e054      	b.n	40c010 <strcmp+0x19c>
  40bf66:	ea4f 6512 	mov.w	r5, r2, lsr #24
  40bf6a:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  40bf6e:	e04f      	b.n	40c010 <strcmp+0x19c>
  40bf70:	ea4f 4502 	mov.w	r5, r2, lsl #16
  40bf74:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40bf78:	ea4f 4515 	mov.w	r5, r5, lsr #16
  40bf7c:	ea2c 0c02 	bic.w	ip, ip, r2
  40bf80:	ebb5 4f13 	cmp.w	r5, r3, lsr #16
  40bf84:	d118      	bne.n	40bfb8 <strcmp+0x144>
  40bf86:	f01c 3c80 	ands.w	ip, ip, #2155905152	; 0x80808080
  40bf8a:	bf08      	it	eq
  40bf8c:	f851 3b04 	ldreq.w	r3, [r1], #4
  40bf90:	d107      	bne.n	40bfa2 <strcmp+0x12e>
  40bf92:	ea85 0502 	eor.w	r5, r5, r2
  40bf96:	ebb5 4f03 	cmp.w	r5, r3, lsl #16
  40bf9a:	d109      	bne.n	40bfb0 <strcmp+0x13c>
  40bf9c:	f850 2b04 	ldr.w	r2, [r0], #4
  40bfa0:	e7e6      	b.n	40bf70 <strcmp+0xfc>
  40bfa2:	ea5f 4c0c 	movs.w	ip, ip, lsl #16
  40bfa6:	d12f      	bne.n	40c008 <strcmp+0x194>
  40bfa8:	880b      	ldrh	r3, [r1, #0]
  40bfaa:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40bfae:	e02f      	b.n	40c010 <strcmp+0x19c>
  40bfb0:	ea4f 4303 	mov.w	r3, r3, lsl #16
  40bfb4:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40bfb8:	ea4f 4313 	mov.w	r3, r3, lsr #16
  40bfbc:	e028      	b.n	40c010 <strcmp+0x19c>
  40bfbe:	bf00      	nop
  40bfc0:	f002 05ff 	and.w	r5, r2, #255	; 0xff
  40bfc4:	ebb5 6f13 	cmp.w	r5, r3, lsr #24
  40bfc8:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40bfcc:	ea2c 0c02 	bic.w	ip, ip, r2
  40bfd0:	d10d      	bne.n	40bfee <strcmp+0x17a>
  40bfd2:	f01c 3c80 	ands.w	ip, ip, #2155905152	; 0x80808080
  40bfd6:	bf08      	it	eq
  40bfd8:	f851 3b04 	ldreq.w	r3, [r1], #4
  40bfdc:	d10a      	bne.n	40bff4 <strcmp+0x180>
  40bfde:	ea85 0502 	eor.w	r5, r5, r2
  40bfe2:	ebb5 2f03 	cmp.w	r5, r3, lsl #8
  40bfe6:	d10a      	bne.n	40bffe <strcmp+0x18a>
  40bfe8:	f850 2b04 	ldr.w	r2, [r0], #4
  40bfec:	e7e8      	b.n	40bfc0 <strcmp+0x14c>
  40bfee:	ea4f 6313 	mov.w	r3, r3, lsr #24
  40bff2:	e00d      	b.n	40c010 <strcmp+0x19c>
  40bff4:	f012 0fff 	tst.w	r2, #255	; 0xff
  40bff8:	d006      	beq.n	40c008 <strcmp+0x194>
  40bffa:	f851 3b04 	ldr.w	r3, [r1], #4
  40bffe:	ea4f 2512 	mov.w	r5, r2, lsr #8
  40c002:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  40c006:	e003      	b.n	40c010 <strcmp+0x19c>
  40c008:	f04f 0000 	mov.w	r0, #0
  40c00c:	bc20      	pop	{r5}
  40c00e:	4770      	bx	lr
  40c010:	f005 02ff 	and.w	r2, r5, #255	; 0xff
  40c014:	f003 00ff 	and.w	r0, r3, #255	; 0xff
  40c018:	2801      	cmp	r0, #1
  40c01a:	bf28      	it	cs
  40c01c:	4290      	cmpcs	r0, r2
  40c01e:	bf04      	itt	eq
  40c020:	0a2d      	lsreq	r5, r5, #8
  40c022:	0a1b      	lsreq	r3, r3, #8
  40c024:	d0f4      	beq.n	40c010 <strcmp+0x19c>
  40c026:	eba2 0000 	sub.w	r0, r2, r0
  40c02a:	bc20      	pop	{r5}
  40c02c:	4770      	bx	lr
  40c02e:	bf00      	nop

0040c030 <strlen>:
  40c030:	f020 0103 	bic.w	r1, r0, #3
  40c034:	f010 0003 	ands.w	r0, r0, #3
  40c038:	f1c0 0000 	rsb	r0, r0, #0
  40c03c:	f851 3b04 	ldr.w	r3, [r1], #4
  40c040:	f100 0c04 	add.w	ip, r0, #4
  40c044:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  40c048:	f06f 0200 	mvn.w	r2, #0
  40c04c:	bf1c      	itt	ne
  40c04e:	fa22 f20c 	lsrne.w	r2, r2, ip
  40c052:	4313      	orrne	r3, r2
  40c054:	f04f 0c01 	mov.w	ip, #1
  40c058:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  40c05c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40c060:	eba3 020c 	sub.w	r2, r3, ip
  40c064:	ea22 0203 	bic.w	r2, r2, r3
  40c068:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  40c06c:	bf04      	itt	eq
  40c06e:	f851 3b04 	ldreq.w	r3, [r1], #4
  40c072:	3004      	addeq	r0, #4
  40c074:	d0f4      	beq.n	40c060 <strlen+0x30>
  40c076:	f1c2 0100 	rsb	r1, r2, #0
  40c07a:	ea02 0201 	and.w	r2, r2, r1
  40c07e:	fab2 f282 	clz	r2, r2
  40c082:	f1c2 021f 	rsb	r2, r2, #31
  40c086:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40c08a:	4770      	bx	lr

0040c08c <strncmp>:
  40c08c:	2a00      	cmp	r2, #0
  40c08e:	d03f      	beq.n	40c110 <strncmp+0x84>
  40c090:	ea40 0301 	orr.w	r3, r0, r1
  40c094:	f013 0303 	ands.w	r3, r3, #3
  40c098:	b4f0      	push	{r4, r5, r6, r7}
  40c09a:	d125      	bne.n	40c0e8 <strncmp+0x5c>
  40c09c:	2a03      	cmp	r2, #3
  40c09e:	d923      	bls.n	40c0e8 <strncmp+0x5c>
  40c0a0:	6804      	ldr	r4, [r0, #0]
  40c0a2:	680d      	ldr	r5, [r1, #0]
  40c0a4:	42ac      	cmp	r4, r5
  40c0a6:	d11f      	bne.n	40c0e8 <strncmp+0x5c>
  40c0a8:	3a04      	subs	r2, #4
  40c0aa:	d033      	beq.n	40c114 <strncmp+0x88>
  40c0ac:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  40c0b0:	ea25 0404 	bic.w	r4, r5, r4
  40c0b4:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40c0b8:	d12f      	bne.n	40c11a <strncmp+0x8e>
  40c0ba:	1d07      	adds	r7, r0, #4
  40c0bc:	1d0d      	adds	r5, r1, #4
  40c0be:	e00d      	b.n	40c0dc <strncmp+0x50>
  40c0c0:	f857 3b04 	ldr.w	r3, [r7], #4
  40c0c4:	680e      	ldr	r6, [r1, #0]
  40c0c6:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
  40c0ca:	42b3      	cmp	r3, r6
  40c0cc:	ea24 0403 	bic.w	r4, r4, r3
  40c0d0:	d10a      	bne.n	40c0e8 <strncmp+0x5c>
  40c0d2:	3a04      	subs	r2, #4
  40c0d4:	d01e      	beq.n	40c114 <strncmp+0x88>
  40c0d6:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40c0da:	d121      	bne.n	40c120 <strncmp+0x94>
  40c0dc:	2a03      	cmp	r2, #3
  40c0de:	4629      	mov	r1, r5
  40c0e0:	4638      	mov	r0, r7
  40c0e2:	f105 0504 	add.w	r5, r5, #4
  40c0e6:	d8eb      	bhi.n	40c0c0 <strncmp+0x34>
  40c0e8:	7803      	ldrb	r3, [r0, #0]
  40c0ea:	780c      	ldrb	r4, [r1, #0]
  40c0ec:	3a01      	subs	r2, #1
  40c0ee:	429c      	cmp	r4, r3
  40c0f0:	d10b      	bne.n	40c10a <strncmp+0x7e>
  40c0f2:	b17a      	cbz	r2, 40c114 <strncmp+0x88>
  40c0f4:	b914      	cbnz	r4, 40c0fc <strncmp+0x70>
  40c0f6:	e015      	b.n	40c124 <strncmp+0x98>
  40c0f8:	b162      	cbz	r2, 40c114 <strncmp+0x88>
  40c0fa:	b173      	cbz	r3, 40c11a <strncmp+0x8e>
  40c0fc:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40c100:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40c104:	3a01      	subs	r2, #1
  40c106:	42a3      	cmp	r3, r4
  40c108:	d0f6      	beq.n	40c0f8 <strncmp+0x6c>
  40c10a:	1b18      	subs	r0, r3, r4
  40c10c:	bcf0      	pop	{r4, r5, r6, r7}
  40c10e:	4770      	bx	lr
  40c110:	4610      	mov	r0, r2
  40c112:	4770      	bx	lr
  40c114:	4610      	mov	r0, r2
  40c116:	bcf0      	pop	{r4, r5, r6, r7}
  40c118:	4770      	bx	lr
  40c11a:	4618      	mov	r0, r3
  40c11c:	bcf0      	pop	{r4, r5, r6, r7}
  40c11e:	4770      	bx	lr
  40c120:	2000      	movs	r0, #0
  40c122:	e7f3      	b.n	40c10c <strncmp+0x80>
  40c124:	4620      	mov	r0, r4
  40c126:	e7f1      	b.n	40c10c <strncmp+0x80>

0040c128 <strncpy>:
  40c128:	ea40 0301 	orr.w	r3, r0, r1
  40c12c:	079b      	lsls	r3, r3, #30
  40c12e:	b470      	push	{r4, r5, r6}
  40c130:	d12b      	bne.n	40c18a <strncpy+0x62>
  40c132:	2a03      	cmp	r2, #3
  40c134:	d929      	bls.n	40c18a <strncpy+0x62>
  40c136:	460c      	mov	r4, r1
  40c138:	4603      	mov	r3, r0
  40c13a:	4621      	mov	r1, r4
  40c13c:	f854 6b04 	ldr.w	r6, [r4], #4
  40c140:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
  40c144:	ea25 0506 	bic.w	r5, r5, r6
  40c148:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  40c14c:	d106      	bne.n	40c15c <strncpy+0x34>
  40c14e:	3a04      	subs	r2, #4
  40c150:	2a03      	cmp	r2, #3
  40c152:	f843 6b04 	str.w	r6, [r3], #4
  40c156:	4621      	mov	r1, r4
  40c158:	d8ef      	bhi.n	40c13a <strncpy+0x12>
  40c15a:	b1a2      	cbz	r2, 40c186 <strncpy+0x5e>
  40c15c:	780c      	ldrb	r4, [r1, #0]
  40c15e:	3a01      	subs	r2, #1
  40c160:	701c      	strb	r4, [r3, #0]
  40c162:	3101      	adds	r1, #1
  40c164:	3301      	adds	r3, #1
  40c166:	b13c      	cbz	r4, 40c178 <strncpy+0x50>
  40c168:	b16a      	cbz	r2, 40c186 <strncpy+0x5e>
  40c16a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40c16e:	3a01      	subs	r2, #1
  40c170:	f803 4b01 	strb.w	r4, [r3], #1
  40c174:	2c00      	cmp	r4, #0
  40c176:	d1f7      	bne.n	40c168 <strncpy+0x40>
  40c178:	b12a      	cbz	r2, 40c186 <strncpy+0x5e>
  40c17a:	441a      	add	r2, r3
  40c17c:	2100      	movs	r1, #0
  40c17e:	f803 1b01 	strb.w	r1, [r3], #1
  40c182:	429a      	cmp	r2, r3
  40c184:	d1fb      	bne.n	40c17e <strncpy+0x56>
  40c186:	bc70      	pop	{r4, r5, r6}
  40c188:	4770      	bx	lr
  40c18a:	4603      	mov	r3, r0
  40c18c:	e7e5      	b.n	40c15a <strncpy+0x32>
  40c18e:	bf00      	nop

0040c190 <critical_factorization>:
  40c190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c194:	f04f 0e01 	mov.w	lr, #1
  40c198:	4674      	mov	r4, lr
  40c19a:	2500      	movs	r5, #0
  40c19c:	f04f 36ff 	mov.w	r6, #4294967295
  40c1a0:	192b      	adds	r3, r5, r4
  40c1a2:	428b      	cmp	r3, r1
  40c1a4:	eb00 0706 	add.w	r7, r0, r6
  40c1a8:	d20d      	bcs.n	40c1c6 <critical_factorization+0x36>
  40c1aa:	5d3f      	ldrb	r7, [r7, r4]
  40c1ac:	f810 c003 	ldrb.w	ip, [r0, r3]
  40c1b0:	45bc      	cmp	ip, r7
  40c1b2:	d22d      	bcs.n	40c210 <critical_factorization+0x80>
  40c1b4:	461d      	mov	r5, r3
  40c1b6:	2401      	movs	r4, #1
  40c1b8:	ebc6 0e03 	rsb	lr, r6, r3
  40c1bc:	192b      	adds	r3, r5, r4
  40c1be:	428b      	cmp	r3, r1
  40c1c0:	eb00 0706 	add.w	r7, r0, r6
  40c1c4:	d3f1      	bcc.n	40c1aa <critical_factorization+0x1a>
  40c1c6:	f04f 0801 	mov.w	r8, #1
  40c1ca:	4644      	mov	r4, r8
  40c1cc:	f8c2 e000 	str.w	lr, [r2]
  40c1d0:	2500      	movs	r5, #0
  40c1d2:	f04f 37ff 	mov.w	r7, #4294967295
  40c1d6:	192b      	adds	r3, r5, r4
  40c1d8:	4299      	cmp	r1, r3
  40c1da:	eb00 0e07 	add.w	lr, r0, r7
  40c1de:	d90e      	bls.n	40c1fe <critical_factorization+0x6e>
  40c1e0:	f81e e004 	ldrb.w	lr, [lr, r4]
  40c1e4:	f810 c003 	ldrb.w	ip, [r0, r3]
  40c1e8:	45f4      	cmp	ip, lr
  40c1ea:	d918      	bls.n	40c21e <critical_factorization+0x8e>
  40c1ec:	461d      	mov	r5, r3
  40c1ee:	2401      	movs	r4, #1
  40c1f0:	ebc7 0803 	rsb	r8, r7, r3
  40c1f4:	192b      	adds	r3, r5, r4
  40c1f6:	4299      	cmp	r1, r3
  40c1f8:	eb00 0e07 	add.w	lr, r0, r7
  40c1fc:	d8f0      	bhi.n	40c1e0 <critical_factorization+0x50>
  40c1fe:	3701      	adds	r7, #1
  40c200:	1c70      	adds	r0, r6, #1
  40c202:	4287      	cmp	r7, r0
  40c204:	bf24      	itt	cs
  40c206:	4638      	movcs	r0, r7
  40c208:	f8c2 8000 	strcs.w	r8, [r2]
  40c20c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c210:	d00c      	beq.n	40c22c <critical_factorization+0x9c>
  40c212:	f04f 0e01 	mov.w	lr, #1
  40c216:	462e      	mov	r6, r5
  40c218:	4674      	mov	r4, lr
  40c21a:	4475      	add	r5, lr
  40c21c:	e7c0      	b.n	40c1a0 <critical_factorization+0x10>
  40c21e:	d00c      	beq.n	40c23a <critical_factorization+0xaa>
  40c220:	f04f 0801 	mov.w	r8, #1
  40c224:	462f      	mov	r7, r5
  40c226:	4644      	mov	r4, r8
  40c228:	4445      	add	r5, r8
  40c22a:	e7d4      	b.n	40c1d6 <critical_factorization+0x46>
  40c22c:	4574      	cmp	r4, lr
  40c22e:	bf09      	itett	eq
  40c230:	46a6      	moveq	lr, r4
  40c232:	3401      	addne	r4, #1
  40c234:	461d      	moveq	r5, r3
  40c236:	2401      	moveq	r4, #1
  40c238:	e7b2      	b.n	40c1a0 <critical_factorization+0x10>
  40c23a:	4544      	cmp	r4, r8
  40c23c:	bf09      	itett	eq
  40c23e:	46a0      	moveq	r8, r4
  40c240:	3401      	addne	r4, #1
  40c242:	461d      	moveq	r5, r3
  40c244:	2401      	moveq	r4, #1
  40c246:	e7c6      	b.n	40c1d6 <critical_factorization+0x46>

0040c248 <two_way_long_needle>:
  40c248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c24c:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  40c250:	4616      	mov	r6, r2
  40c252:	4605      	mov	r5, r0
  40c254:	468b      	mov	fp, r1
  40c256:	4610      	mov	r0, r2
  40c258:	4619      	mov	r1, r3
  40c25a:	aa03      	add	r2, sp, #12
  40c25c:	461c      	mov	r4, r3
  40c25e:	f7ff ff97 	bl	40c190 <critical_factorization>
  40c262:	4681      	mov	r9, r0
  40c264:	ab03      	add	r3, sp, #12
  40c266:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  40c26a:	f843 4f04 	str.w	r4, [r3, #4]!
  40c26e:	4293      	cmp	r3, r2
  40c270:	d1fb      	bne.n	40c26a <two_way_long_needle+0x22>
  40c272:	b14c      	cbz	r4, 40c288 <two_way_long_needle+0x40>
  40c274:	4632      	mov	r2, r6
  40c276:	1e63      	subs	r3, r4, #1
  40c278:	a804      	add	r0, sp, #16
  40c27a:	f812 1b01 	ldrb.w	r1, [r2], #1
  40c27e:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  40c282:	f113 33ff 	adds.w	r3, r3, #4294967295
  40c286:	d2f8      	bcs.n	40c27a <two_way_long_needle+0x32>
  40c288:	9903      	ldr	r1, [sp, #12]
  40c28a:	464a      	mov	r2, r9
  40c28c:	4431      	add	r1, r6
  40c28e:	4630      	mov	r0, r6
  40c290:	f7ff fbbc 	bl	40ba0c <memcmp>
  40c294:	2800      	cmp	r0, #0
  40c296:	d171      	bne.n	40c37c <two_way_long_needle+0x134>
  40c298:	f109 33ff 	add.w	r3, r9, #4294967295
  40c29c:	9300      	str	r3, [sp, #0]
  40c29e:	18f3      	adds	r3, r6, r3
  40c2a0:	4682      	mov	sl, r0
  40c2a2:	9301      	str	r3, [sp, #4]
  40c2a4:	4623      	mov	r3, r4
  40c2a6:	4680      	mov	r8, r0
  40c2a8:	4654      	mov	r4, sl
  40c2aa:	4658      	mov	r0, fp
  40c2ac:	469a      	mov	sl, r3
  40c2ae:	eb08 070a 	add.w	r7, r8, sl
  40c2b2:	1a3a      	subs	r2, r7, r0
  40c2b4:	2100      	movs	r1, #0
  40c2b6:	4428      	add	r0, r5
  40c2b8:	f006 f93c 	bl	412534 <memchr>
  40c2bc:	2800      	cmp	r0, #0
  40c2be:	d158      	bne.n	40c372 <two_way_long_needle+0x12a>
  40c2c0:	2f00      	cmp	r7, #0
  40c2c2:	d056      	beq.n	40c372 <two_way_long_needle+0x12a>
  40c2c4:	19eb      	adds	r3, r5, r7
  40c2c6:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40c2ca:	ab04      	add	r3, sp, #16
  40c2cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40c2d0:	b14b      	cbz	r3, 40c2e6 <two_way_long_needle+0x9e>
  40c2d2:	b124      	cbz	r4, 40c2de <two_way_long_needle+0x96>
  40c2d4:	9a03      	ldr	r2, [sp, #12]
  40c2d6:	4293      	cmp	r3, r2
  40c2d8:	d201      	bcs.n	40c2de <two_way_long_needle+0x96>
  40c2da:	ebc2 030a 	rsb	r3, r2, sl
  40c2de:	4498      	add	r8, r3
  40c2e0:	2400      	movs	r4, #0
  40c2e2:	4638      	mov	r0, r7
  40c2e4:	e7e3      	b.n	40c2ae <two_way_long_needle+0x66>
  40c2e6:	454c      	cmp	r4, r9
  40c2e8:	4623      	mov	r3, r4
  40c2ea:	bf38      	it	cc
  40c2ec:	464b      	movcc	r3, r9
  40c2ee:	f10a 3eff 	add.w	lr, sl, #4294967295
  40c2f2:	4573      	cmp	r3, lr
  40c2f4:	d213      	bcs.n	40c31e <two_way_long_needle+0xd6>
  40c2f6:	eb08 0203 	add.w	r2, r8, r3
  40c2fa:	5ca8      	ldrb	r0, [r5, r2]
  40c2fc:	f816 c003 	ldrb.w	ip, [r6, r3]
  40c300:	442a      	add	r2, r5
  40c302:	4584      	cmp	ip, r0
  40c304:	eb06 0103 	add.w	r1, r6, r3
  40c308:	d006      	beq.n	40c318 <two_way_long_needle+0xd0>
  40c30a:	e02e      	b.n	40c36a <two_way_long_needle+0x122>
  40c30c:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  40c310:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  40c314:	4584      	cmp	ip, r0
  40c316:	d128      	bne.n	40c36a <two_way_long_needle+0x122>
  40c318:	3301      	adds	r3, #1
  40c31a:	4573      	cmp	r3, lr
  40c31c:	d3f6      	bcc.n	40c30c <two_way_long_needle+0xc4>
  40c31e:	454c      	cmp	r4, r9
  40c320:	9900      	ldr	r1, [sp, #0]
  40c322:	f080 808b 	bcs.w	40c43c <two_way_long_needle+0x1f4>
  40c326:	9b00      	ldr	r3, [sp, #0]
  40c328:	9801      	ldr	r0, [sp, #4]
  40c32a:	eb08 0203 	add.w	r2, r8, r3
  40c32e:	5cab      	ldrb	r3, [r5, r2]
  40c330:	7800      	ldrb	r0, [r0, #0]
  40c332:	442a      	add	r2, r5
  40c334:	4298      	cmp	r0, r3
  40c336:	f040 8081 	bne.w	40c43c <two_way_long_needle+0x1f4>
  40c33a:	9b01      	ldr	r3, [sp, #4]
  40c33c:	eb06 0b04 	add.w	fp, r6, r4
  40c340:	e006      	b.n	40c350 <two_way_long_needle+0x108>
  40c342:	f813 ed01 	ldrb.w	lr, [r3, #-1]!
  40c346:	f812 0d01 	ldrb.w	r0, [r2, #-1]!
  40c34a:	4586      	cmp	lr, r0
  40c34c:	d104      	bne.n	40c358 <two_way_long_needle+0x110>
  40c34e:	4661      	mov	r1, ip
  40c350:	459b      	cmp	fp, r3
  40c352:	f101 3cff 	add.w	ip, r1, #4294967295
  40c356:	d1f4      	bne.n	40c342 <two_way_long_needle+0xfa>
  40c358:	3401      	adds	r4, #1
  40c35a:	428c      	cmp	r4, r1
  40c35c:	d870      	bhi.n	40c440 <two_way_long_needle+0x1f8>
  40c35e:	9c03      	ldr	r4, [sp, #12]
  40c360:	4638      	mov	r0, r7
  40c362:	44a0      	add	r8, r4
  40c364:	ebc4 040a 	rsb	r4, r4, sl
  40c368:	e7a1      	b.n	40c2ae <two_way_long_needle+0x66>
  40c36a:	f1c9 0201 	rsb	r2, r9, #1
  40c36e:	4490      	add	r8, r2
  40c370:	e7b5      	b.n	40c2de <two_way_long_needle+0x96>
  40c372:	2000      	movs	r0, #0
  40c374:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  40c378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c37c:	ebc9 0304 	rsb	r3, r9, r4
  40c380:	454b      	cmp	r3, r9
  40c382:	bf38      	it	cc
  40c384:	464b      	movcc	r3, r9
  40c386:	f109 38ff 	add.w	r8, r9, #4294967295
  40c38a:	3301      	adds	r3, #1
  40c38c:	9303      	str	r3, [sp, #12]
  40c38e:	eb06 0308 	add.w	r3, r6, r8
  40c392:	4658      	mov	r0, fp
  40c394:	46cb      	mov	fp, r9
  40c396:	4699      	mov	r9, r3
  40c398:	f04f 0a00 	mov.w	sl, #0
  40c39c:	eb0a 0704 	add.w	r7, sl, r4
  40c3a0:	1a3a      	subs	r2, r7, r0
  40c3a2:	2100      	movs	r1, #0
  40c3a4:	4428      	add	r0, r5
  40c3a6:	f006 f8c5 	bl	412534 <memchr>
  40c3aa:	2800      	cmp	r0, #0
  40c3ac:	d1e1      	bne.n	40c372 <two_way_long_needle+0x12a>
  40c3ae:	2f00      	cmp	r7, #0
  40c3b0:	d0df      	beq.n	40c372 <two_way_long_needle+0x12a>
  40c3b2:	19eb      	adds	r3, r5, r7
  40c3b4:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40c3b8:	ab04      	add	r3, sp, #16
  40c3ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40c3be:	bba3      	cbnz	r3, 40c42a <two_way_long_needle+0x1e2>
  40c3c0:	1e60      	subs	r0, r4, #1
  40c3c2:	4583      	cmp	fp, r0
  40c3c4:	d215      	bcs.n	40c3f2 <two_way_long_needle+0x1aa>
  40c3c6:	eb0a 020b 	add.w	r2, sl, fp
  40c3ca:	f815 e002 	ldrb.w	lr, [r5, r2]
  40c3ce:	f816 300b 	ldrb.w	r3, [r6, fp]
  40c3d2:	442a      	add	r2, r5
  40c3d4:	459e      	cmp	lr, r3
  40c3d6:	eb06 010b 	add.w	r1, r6, fp
  40c3da:	465b      	mov	r3, fp
  40c3dc:	d006      	beq.n	40c3ec <two_way_long_needle+0x1a4>
  40c3de:	e027      	b.n	40c430 <two_way_long_needle+0x1e8>
  40c3e0:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  40c3e4:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  40c3e8:	45f4      	cmp	ip, lr
  40c3ea:	d121      	bne.n	40c430 <two_way_long_needle+0x1e8>
  40c3ec:	3301      	adds	r3, #1
  40c3ee:	4283      	cmp	r3, r0
  40c3f0:	d3f6      	bcc.n	40c3e0 <two_way_long_needle+0x198>
  40c3f2:	f1b8 3fff 	cmp.w	r8, #4294967295
  40c3f6:	d011      	beq.n	40c41c <two_way_long_needle+0x1d4>
  40c3f8:	eb0a 0208 	add.w	r2, sl, r8
  40c3fc:	5cab      	ldrb	r3, [r5, r2]
  40c3fe:	f899 1000 	ldrb.w	r1, [r9]
  40c402:	442a      	add	r2, r5
  40c404:	4299      	cmp	r1, r3
  40c406:	d10f      	bne.n	40c428 <two_way_long_needle+0x1e0>
  40c408:	464b      	mov	r3, r9
  40c40a:	e005      	b.n	40c418 <two_way_long_needle+0x1d0>
  40c40c:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  40c410:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  40c414:	4288      	cmp	r0, r1
  40c416:	d107      	bne.n	40c428 <two_way_long_needle+0x1e0>
  40c418:	42b3      	cmp	r3, r6
  40c41a:	d1f7      	bne.n	40c40c <two_way_long_needle+0x1c4>
  40c41c:	eb05 000a 	add.w	r0, r5, sl
  40c420:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  40c424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c428:	9b03      	ldr	r3, [sp, #12]
  40c42a:	449a      	add	sl, r3
  40c42c:	4638      	mov	r0, r7
  40c42e:	e7b5      	b.n	40c39c <two_way_long_needle+0x154>
  40c430:	f1cb 0201 	rsb	r2, fp, #1
  40c434:	4492      	add	sl, r2
  40c436:	449a      	add	sl, r3
  40c438:	4638      	mov	r0, r7
  40c43a:	e7af      	b.n	40c39c <two_way_long_needle+0x154>
  40c43c:	4649      	mov	r1, r9
  40c43e:	e78b      	b.n	40c358 <two_way_long_needle+0x110>
  40c440:	eb05 0008 	add.w	r0, r5, r8
  40c444:	e796      	b.n	40c374 <two_way_long_needle+0x12c>
  40c446:	bf00      	nop

0040c448 <strstr>:
  40c448:	7803      	ldrb	r3, [r0, #0]
  40c44a:	2b00      	cmp	r3, #0
  40c44c:	f000 8104 	beq.w	40c658 <strstr+0x210>
  40c450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c454:	f891 8000 	ldrb.w	r8, [r1]
  40c458:	b085      	sub	sp, #20
  40c45a:	4644      	mov	r4, r8
  40c45c:	f1b8 0f00 	cmp.w	r8, #0
  40c460:	d016      	beq.n	40c490 <strstr+0x48>
  40c462:	4686      	mov	lr, r0
  40c464:	f101 0c01 	add.w	ip, r1, #1
  40c468:	2701      	movs	r7, #1
  40c46a:	e004      	b.n	40c476 <strstr+0x2e>
  40c46c:	4662      	mov	r2, ip
  40c46e:	f812 4b01 	ldrb.w	r4, [r2], #1
  40c472:	b164      	cbz	r4, 40c48e <strstr+0x46>
  40c474:	4694      	mov	ip, r2
  40c476:	429c      	cmp	r4, r3
  40c478:	bf14      	ite	ne
  40c47a:	2700      	movne	r7, #0
  40c47c:	f007 0701 	andeq.w	r7, r7, #1
  40c480:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
  40c484:	2b00      	cmp	r3, #0
  40c486:	d1f1      	bne.n	40c46c <strstr+0x24>
  40c488:	f89c 3000 	ldrb.w	r3, [ip]
  40c48c:	bb0b      	cbnz	r3, 40c4d2 <strstr+0x8a>
  40c48e:	b117      	cbz	r7, 40c496 <strstr+0x4e>
  40c490:	b005      	add	sp, #20
  40c492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c496:	460e      	mov	r6, r1
  40c498:	4605      	mov	r5, r0
  40c49a:	4641      	mov	r1, r8
  40c49c:	3001      	adds	r0, #1
  40c49e:	ebc6 040c 	rsb	r4, r6, ip
  40c4a2:	f7ff fc7f 	bl	40bda4 <strchr>
  40c4a6:	4607      	mov	r7, r0
  40c4a8:	b198      	cbz	r0, 40c4d2 <strstr+0x8a>
  40c4aa:	2c01      	cmp	r4, #1
  40c4ac:	d0f0      	beq.n	40c490 <strstr+0x48>
  40c4ae:	1928      	adds	r0, r5, r4
  40c4b0:	4287      	cmp	r7, r0
  40c4b2:	bf94      	ite	ls
  40c4b4:	ebc7 0b00 	rsbls	fp, r7, r0
  40c4b8:	f04f 0b01 	movhi.w	fp, #1
  40c4bc:	2c1f      	cmp	r4, #31
  40c4be:	d90c      	bls.n	40c4da <strstr+0x92>
  40c4c0:	4623      	mov	r3, r4
  40c4c2:	4632      	mov	r2, r6
  40c4c4:	4659      	mov	r1, fp
  40c4c6:	4638      	mov	r0, r7
  40c4c8:	f7ff febe 	bl	40c248 <two_way_long_needle>
  40c4cc:	b005      	add	sp, #20
  40c4ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c4d2:	2000      	movs	r0, #0
  40c4d4:	b005      	add	sp, #20
  40c4d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c4da:	aa03      	add	r2, sp, #12
  40c4dc:	4621      	mov	r1, r4
  40c4de:	4630      	mov	r0, r6
  40c4e0:	f7ff fe56 	bl	40c190 <critical_factorization>
  40c4e4:	9903      	ldr	r1, [sp, #12]
  40c4e6:	4680      	mov	r8, r0
  40c4e8:	4602      	mov	r2, r0
  40c4ea:	4431      	add	r1, r6
  40c4ec:	4630      	mov	r0, r6
  40c4ee:	f7ff fa8d 	bl	40ba0c <memcmp>
  40c4f2:	2800      	cmp	r0, #0
  40c4f4:	d158      	bne.n	40c5a8 <strstr+0x160>
  40c4f6:	4681      	mov	r9, r0
  40c4f8:	4605      	mov	r5, r0
  40c4fa:	46b2      	mov	sl, r6
  40c4fc:	4658      	mov	r0, fp
  40c4fe:	f108 33ff 	add.w	r3, r8, #4294967295
  40c502:	9301      	str	r3, [sp, #4]
  40c504:	18f3      	adds	r3, r6, r3
  40c506:	9300      	str	r3, [sp, #0]
  40c508:	1966      	adds	r6, r4, r5
  40c50a:	1a32      	subs	r2, r6, r0
  40c50c:	2100      	movs	r1, #0
  40c50e:	4438      	add	r0, r7
  40c510:	f006 f810 	bl	412534 <memchr>
  40c514:	2800      	cmp	r0, #0
  40c516:	d1dc      	bne.n	40c4d2 <strstr+0x8a>
  40c518:	2e00      	cmp	r6, #0
  40c51a:	d0da      	beq.n	40c4d2 <strstr+0x8a>
  40c51c:	45c8      	cmp	r8, r9
  40c51e:	4643      	mov	r3, r8
  40c520:	bf38      	it	cc
  40c522:	464b      	movcc	r3, r9
  40c524:	429c      	cmp	r4, r3
  40c526:	d912      	bls.n	40c54e <strstr+0x106>
  40c528:	195a      	adds	r2, r3, r5
  40c52a:	5cb8      	ldrb	r0, [r7, r2]
  40c52c:	f81a 1003 	ldrb.w	r1, [sl, r3]
  40c530:	443a      	add	r2, r7
  40c532:	4288      	cmp	r0, r1
  40c534:	eb0a 0e03 	add.w	lr, sl, r3
  40c538:	d006      	beq.n	40c548 <strstr+0x100>
  40c53a:	e02d      	b.n	40c598 <strstr+0x150>
  40c53c:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  40c540:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  40c544:	4288      	cmp	r0, r1
  40c546:	d127      	bne.n	40c598 <strstr+0x150>
  40c548:	3301      	adds	r3, #1
  40c54a:	429c      	cmp	r4, r3
  40c54c:	d8f6      	bhi.n	40c53c <strstr+0xf4>
  40c54e:	9b01      	ldr	r3, [sp, #4]
  40c550:	45c8      	cmp	r8, r9
  40c552:	4619      	mov	r1, r3
  40c554:	f240 8083 	bls.w	40c65e <strstr+0x216>
  40c558:	9800      	ldr	r0, [sp, #0]
  40c55a:	18ea      	adds	r2, r5, r3
  40c55c:	5cbb      	ldrb	r3, [r7, r2]
  40c55e:	7800      	ldrb	r0, [r0, #0]
  40c560:	443a      	add	r2, r7
  40c562:	4298      	cmp	r0, r3
  40c564:	d17b      	bne.n	40c65e <strstr+0x216>
  40c566:	9b00      	ldr	r3, [sp, #0]
  40c568:	eb0a 0b09 	add.w	fp, sl, r9
  40c56c:	e006      	b.n	40c57c <strstr+0x134>
  40c56e:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
  40c572:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  40c576:	45f4      	cmp	ip, lr
  40c578:	d104      	bne.n	40c584 <strstr+0x13c>
  40c57a:	4601      	mov	r1, r0
  40c57c:	455b      	cmp	r3, fp
  40c57e:	f101 30ff 	add.w	r0, r1, #4294967295
  40c582:	d1f4      	bne.n	40c56e <strstr+0x126>
  40c584:	f109 0901 	add.w	r9, r9, #1
  40c588:	4589      	cmp	r9, r1
  40c58a:	d857      	bhi.n	40c63c <strstr+0x1f4>
  40c58c:	9b03      	ldr	r3, [sp, #12]
  40c58e:	4630      	mov	r0, r6
  40c590:	441d      	add	r5, r3
  40c592:	ebc3 0904 	rsb	r9, r3, r4
  40c596:	e7b7      	b.n	40c508 <strstr+0xc0>
  40c598:	f1c8 0201 	rsb	r2, r8, #1
  40c59c:	4415      	add	r5, r2
  40c59e:	441d      	add	r5, r3
  40c5a0:	f04f 0900 	mov.w	r9, #0
  40c5a4:	4630      	mov	r0, r6
  40c5a6:	e7af      	b.n	40c508 <strstr+0xc0>
  40c5a8:	ebc8 0304 	rsb	r3, r8, r4
  40c5ac:	4543      	cmp	r3, r8
  40c5ae:	bf38      	it	cc
  40c5b0:	4643      	movcc	r3, r8
  40c5b2:	f108 39ff 	add.w	r9, r8, #4294967295
  40c5b6:	3301      	adds	r3, #1
  40c5b8:	9303      	str	r3, [sp, #12]
  40c5ba:	eb06 0309 	add.w	r3, r6, r9
  40c5be:	4658      	mov	r0, fp
  40c5c0:	469a      	mov	sl, r3
  40c5c2:	46bb      	mov	fp, r7
  40c5c4:	2500      	movs	r5, #0
  40c5c6:	1967      	adds	r7, r4, r5
  40c5c8:	1a3a      	subs	r2, r7, r0
  40c5ca:	2100      	movs	r1, #0
  40c5cc:	4458      	add	r0, fp
  40c5ce:	f005 ffb1 	bl	412534 <memchr>
  40c5d2:	2800      	cmp	r0, #0
  40c5d4:	f47f af7d 	bne.w	40c4d2 <strstr+0x8a>
  40c5d8:	2f00      	cmp	r7, #0
  40c5da:	f43f af7a 	beq.w	40c4d2 <strstr+0x8a>
  40c5de:	4544      	cmp	r4, r8
  40c5e0:	d915      	bls.n	40c60e <strstr+0x1c6>
  40c5e2:	eb08 0205 	add.w	r2, r8, r5
  40c5e6:	f81b 0002 	ldrb.w	r0, [fp, r2]
  40c5ea:	f816 3008 	ldrb.w	r3, [r6, r8]
  40c5ee:	445a      	add	r2, fp
  40c5f0:	4298      	cmp	r0, r3
  40c5f2:	eb06 0108 	add.w	r1, r6, r8
  40c5f6:	4643      	mov	r3, r8
  40c5f8:	d006      	beq.n	40c608 <strstr+0x1c0>
  40c5fa:	e023      	b.n	40c644 <strstr+0x1fc>
  40c5fc:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  40c600:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  40c604:	4586      	cmp	lr, r0
  40c606:	d11d      	bne.n	40c644 <strstr+0x1fc>
  40c608:	3301      	adds	r3, #1
  40c60a:	429c      	cmp	r4, r3
  40c60c:	d8f6      	bhi.n	40c5fc <strstr+0x1b4>
  40c60e:	f1b9 3fff 	cmp.w	r9, #4294967295
  40c612:	d012      	beq.n	40c63a <strstr+0x1f2>
  40c614:	eb05 0209 	add.w	r2, r5, r9
  40c618:	f81b 3002 	ldrb.w	r3, [fp, r2]
  40c61c:	f89a 1000 	ldrb.w	r1, [sl]
  40c620:	445a      	add	r2, fp
  40c622:	4299      	cmp	r1, r3
  40c624:	d114      	bne.n	40c650 <strstr+0x208>
  40c626:	4653      	mov	r3, sl
  40c628:	e005      	b.n	40c636 <strstr+0x1ee>
  40c62a:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  40c62e:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  40c632:	4288      	cmp	r0, r1
  40c634:	d10c      	bne.n	40c650 <strstr+0x208>
  40c636:	42b3      	cmp	r3, r6
  40c638:	d1f7      	bne.n	40c62a <strstr+0x1e2>
  40c63a:	465f      	mov	r7, fp
  40c63c:	1978      	adds	r0, r7, r5
  40c63e:	b005      	add	sp, #20
  40c640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c644:	f1c8 0201 	rsb	r2, r8, #1
  40c648:	4415      	add	r5, r2
  40c64a:	441d      	add	r5, r3
  40c64c:	4638      	mov	r0, r7
  40c64e:	e7ba      	b.n	40c5c6 <strstr+0x17e>
  40c650:	9b03      	ldr	r3, [sp, #12]
  40c652:	4638      	mov	r0, r7
  40c654:	441d      	add	r5, r3
  40c656:	e7b6      	b.n	40c5c6 <strstr+0x17e>
  40c658:	780b      	ldrb	r3, [r1, #0]
  40c65a:	b913      	cbnz	r3, 40c662 <strstr+0x21a>
  40c65c:	4770      	bx	lr
  40c65e:	4641      	mov	r1, r8
  40c660:	e790      	b.n	40c584 <strstr+0x13c>
  40c662:	2000      	movs	r0, #0
  40c664:	4770      	bx	lr
  40c666:	bf00      	nop

0040c668 <sulp>:
  40c668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c66c:	460f      	mov	r7, r1
  40c66e:	4690      	mov	r8, r2
  40c670:	f006 fb1c 	bl	412cac <__ulp>
  40c674:	4604      	mov	r4, r0
  40c676:	460d      	mov	r5, r1
  40c678:	f1b8 0f00 	cmp.w	r8, #0
  40c67c:	d011      	beq.n	40c6a2 <sulp+0x3a>
  40c67e:	f3c7 530a 	ubfx	r3, r7, #20, #11
  40c682:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40c686:	2b00      	cmp	r3, #0
  40c688:	dd0b      	ble.n	40c6a2 <sulp+0x3a>
  40c68a:	051b      	lsls	r3, r3, #20
  40c68c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
  40c690:	2400      	movs	r4, #0
  40c692:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
  40c696:	4622      	mov	r2, r4
  40c698:	462b      	mov	r3, r5
  40c69a:	f7fe fb51 	bl	40ad40 <__aeabi_dmul>
  40c69e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c6a2:	4620      	mov	r0, r4
  40c6a4:	4629      	mov	r1, r5
  40c6a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c6aa:	bf00      	nop
  40c6ac:	0000      	movs	r0, r0
	...

0040c6b0 <_strtod_r>:
  40c6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c6b4:	460e      	mov	r6, r1
  40c6b6:	4683      	mov	fp, r0
  40c6b8:	b09f      	sub	sp, #124	; 0x7c
  40c6ba:	9205      	str	r2, [sp, #20]
  40c6bc:	460b      	mov	r3, r1
  40c6be:	2200      	movs	r2, #0
  40c6c0:	2100      	movs	r1, #0
  40c6c2:	e9cd 1202 	strd	r1, r2, [sp, #8]
  40c6c6:	2200      	movs	r2, #0
  40c6c8:	9619      	str	r6, [sp, #100]	; 0x64
  40c6ca:	921a      	str	r2, [sp, #104]	; 0x68
  40c6cc:	461a      	mov	r2, r3
  40c6ce:	f813 7b01 	ldrb.w	r7, [r3], #1
  40c6d2:	2f2d      	cmp	r7, #45	; 0x2d
  40c6d4:	f200 80ee 	bhi.w	40c8b4 <_strtod_r+0x204>
  40c6d8:	e8df f017 	tbh	[pc, r7, lsl #1]
  40c6dc:	00ec002e 	.word	0x00ec002e
  40c6e0:	00ec00ec 	.word	0x00ec00ec
  40c6e4:	00ec00ec 	.word	0x00ec00ec
  40c6e8:	00ec00ec 	.word	0x00ec00ec
  40c6ec:	00db00ec 	.word	0x00db00ec
  40c6f0:	00db00db 	.word	0x00db00db
  40c6f4:	00db00db 	.word	0x00db00db
  40c6f8:	00ec00ec 	.word	0x00ec00ec
  40c6fc:	00ec00ec 	.word	0x00ec00ec
  40c700:	00ec00ec 	.word	0x00ec00ec
  40c704:	00ec00ec 	.word	0x00ec00ec
  40c708:	00ec00ec 	.word	0x00ec00ec
  40c70c:	00ec00ec 	.word	0x00ec00ec
  40c710:	00ec00ec 	.word	0x00ec00ec
  40c714:	00ec00ec 	.word	0x00ec00ec
  40c718:	00ec00ec 	.word	0x00ec00ec
  40c71c:	00ec00db 	.word	0x00ec00db
  40c720:	00ec00ec 	.word	0x00ec00ec
  40c724:	00ec00ec 	.word	0x00ec00ec
  40c728:	00ec00ec 	.word	0x00ec00ec
  40c72c:	00ec00ec 	.word	0x00ec00ec
  40c730:	004400ec 	.word	0x004400ec
  40c734:	00d800ec 	.word	0x00d800ec
  40c738:	9b05      	ldr	r3, [sp, #20]
  40c73a:	f04f 0900 	mov.w	r9, #0
  40c73e:	f04f 0a00 	mov.w	sl, #0
  40c742:	b153      	cbz	r3, 40c75a <_strtod_r+0xaa>
  40c744:	2300      	movs	r3, #0
  40c746:	9306      	str	r3, [sp, #24]
  40c748:	9b05      	ldr	r3, [sp, #20]
  40c74a:	601e      	str	r6, [r3, #0]
  40c74c:	9b06      	ldr	r3, [sp, #24]
  40c74e:	b123      	cbz	r3, 40c75a <_strtod_r+0xaa>
  40c750:	4649      	mov	r1, r9
  40c752:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
  40c756:	4689      	mov	r9, r1
  40c758:	469a      	mov	sl, r3
  40c75a:	4648      	mov	r0, r9
  40c75c:	4651      	mov	r1, sl
  40c75e:	b01f      	add	sp, #124	; 0x7c
  40c760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c764:	2300      	movs	r3, #0
  40c766:	9306      	str	r3, [sp, #24]
  40c768:	1c54      	adds	r4, r2, #1
  40c76a:	9419      	str	r4, [sp, #100]	; 0x64
  40c76c:	7857      	ldrb	r7, [r2, #1]
  40c76e:	2f00      	cmp	r7, #0
  40c770:	d0e2      	beq.n	40c738 <_strtod_r+0x88>
  40c772:	2f30      	cmp	r7, #48	; 0x30
  40c774:	f000 80a4 	beq.w	40c8c0 <_strtod_r+0x210>
  40c778:	9408      	str	r4, [sp, #32]
  40c77a:	f04f 0a00 	mov.w	sl, #0
  40c77e:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
  40c782:	f04f 0800 	mov.w	r8, #0
  40c786:	2b09      	cmp	r3, #9
  40c788:	4645      	mov	r5, r8
  40c78a:	4623      	mov	r3, r4
  40c78c:	4644      	mov	r4, r8
  40c78e:	d819      	bhi.n	40c7c4 <_strtod_r+0x114>
  40c790:	2c08      	cmp	r4, #8
  40c792:	bfc8      	it	gt
  40c794:	eb08 0888 	addgt.w	r8, r8, r8, lsl #2
  40c798:	eb05 0285 	add.w	r2, r5, r5, lsl #2
  40c79c:	f103 0301 	add.w	r3, r3, #1
  40c7a0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
  40c7a4:	9319      	str	r3, [sp, #100]	; 0x64
  40c7a6:	bfc4      	itt	gt
  40c7a8:	eb07 0748 	addgt.w	r7, r7, r8, lsl #1
  40c7ac:	f1a7 0830 	subgt.w	r8, r7, #48	; 0x30
  40c7b0:	781f      	ldrb	r7, [r3, #0]
  40c7b2:	bfd8      	it	le
  40c7b4:	f1a2 0530 	suble.w	r5, r2, #48	; 0x30
  40c7b8:	f1a7 0230 	sub.w	r2, r7, #48	; 0x30
  40c7bc:	2a09      	cmp	r2, #9
  40c7be:	f104 0401 	add.w	r4, r4, #1
  40c7c2:	d9e5      	bls.n	40c790 <_strtod_r+0xe0>
  40c7c4:	4658      	mov	r0, fp
  40c7c6:	9307      	str	r3, [sp, #28]
  40c7c8:	f005 fb88 	bl	411edc <_localeconv_r>
  40c7cc:	f8d0 9000 	ldr.w	r9, [r0]
  40c7d0:	4658      	mov	r0, fp
  40c7d2:	f005 fb83 	bl	411edc <_localeconv_r>
  40c7d6:	6800      	ldr	r0, [r0, #0]
  40c7d8:	f7ff fc2a 	bl	40c030 <strlen>
  40c7dc:	9b07      	ldr	r3, [sp, #28]
  40c7de:	4602      	mov	r2, r0
  40c7e0:	4649      	mov	r1, r9
  40c7e2:	4618      	mov	r0, r3
  40c7e4:	f7ff fc52 	bl	40c08c <strncmp>
  40c7e8:	4681      	mov	r9, r0
  40c7ea:	2800      	cmp	r0, #0
  40c7ec:	f000 80e2 	beq.w	40c9b4 <_strtod_r+0x304>
  40c7f0:	2000      	movs	r0, #0
  40c7f2:	4684      	mov	ip, r0
  40c7f4:	4686      	mov	lr, r0
  40c7f6:	46a1      	mov	r9, r4
  40c7f8:	2f65      	cmp	r7, #101	; 0x65
  40c7fa:	d073      	beq.n	40c8e4 <_strtod_r+0x234>
  40c7fc:	2f45      	cmp	r7, #69	; 0x45
  40c7fe:	d071      	beq.n	40c8e4 <_strtod_r+0x234>
  40c800:	2300      	movs	r3, #0
  40c802:	f1b9 0f00 	cmp.w	r9, #0
  40c806:	d046      	beq.n	40c896 <_strtod_r+0x1e6>
  40c808:	f1b9 0f10 	cmp.w	r9, #16
  40c80c:	46ca      	mov	sl, r9
  40c80e:	ebcc 0303 	rsb	r3, ip, r3
  40c812:	4628      	mov	r0, r5
  40c814:	bfa8      	it	ge
  40c816:	f04f 0a10 	movge.w	sl, #16
  40c81a:	930a      	str	r3, [sp, #40]	; 0x28
  40c81c:	f7fe fa1a 	bl	40ac54 <__aeabi_ui2d>
  40c820:	2c00      	cmp	r4, #0
  40c822:	bf08      	it	eq
  40c824:	464c      	moveq	r4, r9
  40c826:	f1ba 0f09 	cmp.w	sl, #9
  40c82a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40c82e:	dd13      	ble.n	40c858 <_strtod_r+0x1a8>
  40c830:	4b72      	ldr	r3, [pc, #456]	; (40c9fc <_strtod_r+0x34c>)
  40c832:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
  40c836:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
  40c83a:	f7fe fa81 	bl	40ad40 <__aeabi_dmul>
  40c83e:	4606      	mov	r6, r0
  40c840:	4640      	mov	r0, r8
  40c842:	460f      	mov	r7, r1
  40c844:	f7fe fa06 	bl	40ac54 <__aeabi_ui2d>
  40c848:	4602      	mov	r2, r0
  40c84a:	460b      	mov	r3, r1
  40c84c:	4630      	mov	r0, r6
  40c84e:	4639      	mov	r1, r7
  40c850:	f7fe f8c4 	bl	40a9dc <__adddf3>
  40c854:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40c858:	f1b9 0f0f 	cmp.w	r9, #15
  40c85c:	f300 80d6 	bgt.w	40ca0c <_strtod_r+0x35c>
  40c860:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c862:	2b00      	cmp	r3, #0
  40c864:	f000 80a3 	beq.w	40c9ae <_strtod_r+0x2fe>
  40c868:	f340 855a 	ble.w	40d320 <_strtod_r+0xc70>
  40c86c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40c86e:	2816      	cmp	r0, #22
  40c870:	f300 8497 	bgt.w	40d1a2 <_strtod_r+0xaf2>
  40c874:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40c878:	4960      	ldr	r1, [pc, #384]	; (40c9fc <_strtod_r+0x34c>)
  40c87a:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
  40c87e:	e9d1 0100 	ldrd	r0, r1, [r1]
  40c882:	f7fe fa5d 	bl	40ad40 <__aeabi_dmul>
  40c886:	4681      	mov	r9, r0
  40c888:	468a      	mov	sl, r1
  40c88a:	e00d      	b.n	40c8a8 <_strtod_r+0x1f8>
  40c88c:	2301      	movs	r3, #1
  40c88e:	9306      	str	r3, [sp, #24]
  40c890:	e76a      	b.n	40c768 <_strtod_r+0xb8>
  40c892:	9319      	str	r3, [sp, #100]	; 0x64
  40c894:	e71a      	b.n	40c6cc <_strtod_r+0x1c>
  40c896:	b918      	cbnz	r0, 40c8a0 <_strtod_r+0x1f0>
  40c898:	f1ba 0f00 	cmp.w	sl, #0
  40c89c:	f000 82a0 	beq.w	40cde0 <_strtod_r+0x730>
  40c8a0:	f04f 0900 	mov.w	r9, #0
  40c8a4:	f04f 0a00 	mov.w	sl, #0
  40c8a8:	9b05      	ldr	r3, [sp, #20]
  40c8aa:	2b00      	cmp	r3, #0
  40c8ac:	f43f af4e 	beq.w	40c74c <_strtod_r+0x9c>
  40c8b0:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40c8b2:	e749      	b.n	40c748 <_strtod_r+0x98>
  40c8b4:	2300      	movs	r3, #0
  40c8b6:	2f30      	cmp	r7, #48	; 0x30
  40c8b8:	4614      	mov	r4, r2
  40c8ba:	9306      	str	r3, [sp, #24]
  40c8bc:	f47f af5c 	bne.w	40c778 <_strtod_r+0xc8>
  40c8c0:	7863      	ldrb	r3, [r4, #1]
  40c8c2:	2b58      	cmp	r3, #88	; 0x58
  40c8c4:	f000 8346 	beq.w	40cf54 <_strtod_r+0x8a4>
  40c8c8:	2b78      	cmp	r3, #120	; 0x78
  40c8ca:	f000 8343 	beq.w	40cf54 <_strtod_r+0x8a4>
  40c8ce:	3401      	adds	r4, #1
  40c8d0:	9419      	str	r4, [sp, #100]	; 0x64
  40c8d2:	7827      	ldrb	r7, [r4, #0]
  40c8d4:	2f30      	cmp	r7, #48	; 0x30
  40c8d6:	d0fa      	beq.n	40c8ce <_strtod_r+0x21e>
  40c8d8:	2f00      	cmp	r7, #0
  40c8da:	d0e1      	beq.n	40c8a0 <_strtod_r+0x1f0>
  40c8dc:	9408      	str	r4, [sp, #32]
  40c8de:	f04f 0a01 	mov.w	sl, #1
  40c8e2:	e74c      	b.n	40c77e <_strtod_r+0xce>
  40c8e4:	f1b9 0f00 	cmp.w	r9, #0
  40c8e8:	f000 8206 	beq.w	40ccf8 <_strtod_r+0x648>
  40c8ec:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40c8ee:	1c73      	adds	r3, r6, #1
  40c8f0:	9319      	str	r3, [sp, #100]	; 0x64
  40c8f2:	7877      	ldrb	r7, [r6, #1]
  40c8f4:	2f2b      	cmp	r7, #43	; 0x2b
  40c8f6:	f000 826a 	beq.w	40cdce <_strtod_r+0x71e>
  40c8fa:	2f2d      	cmp	r7, #45	; 0x2d
  40c8fc:	f000 8261 	beq.w	40cdc2 <_strtod_r+0x712>
  40c900:	2300      	movs	r3, #0
  40c902:	9307      	str	r3, [sp, #28]
  40c904:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
  40c908:	2b09      	cmp	r3, #9
  40c90a:	f200 8219 	bhi.w	40cd40 <_strtod_r+0x690>
  40c90e:	2f30      	cmp	r7, #48	; 0x30
  40c910:	d105      	bne.n	40c91e <_strtod_r+0x26e>
  40c912:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40c914:	3301      	adds	r3, #1
  40c916:	9319      	str	r3, [sp, #100]	; 0x64
  40c918:	781f      	ldrb	r7, [r3, #0]
  40c91a:	2f30      	cmp	r7, #48	; 0x30
  40c91c:	d0fa      	beq.n	40c914 <_strtod_r+0x264>
  40c91e:	f1a7 0331 	sub.w	r3, r7, #49	; 0x31
  40c922:	2b08      	cmp	r3, #8
  40c924:	f63f af6c 	bhi.w	40c800 <_strtod_r+0x150>
  40c928:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40c92a:	4619      	mov	r1, r3
  40c92c:	460a      	mov	r2, r1
  40c92e:	3201      	adds	r2, #1
  40c930:	9219      	str	r2, [sp, #100]	; 0x64
  40c932:	930a      	str	r3, [sp, #40]	; 0x28
  40c934:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
  40c938:	784f      	ldrb	r7, [r1, #1]
  40c93a:	f1a7 0130 	sub.w	r1, r7, #48	; 0x30
  40c93e:	2909      	cmp	r1, #9
  40c940:	d80b      	bhi.n	40c95a <_strtod_r+0x2aa>
  40c942:	3201      	adds	r2, #1
  40c944:	9219      	str	r2, [sp, #100]	; 0x64
  40c946:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40c94a:	eb07 0343 	add.w	r3, r7, r3, lsl #1
  40c94e:	7817      	ldrb	r7, [r2, #0]
  40c950:	3b30      	subs	r3, #48	; 0x30
  40c952:	f1a7 0130 	sub.w	r1, r7, #48	; 0x30
  40c956:	2909      	cmp	r1, #9
  40c958:	d9f3      	bls.n	40c942 <_strtod_r+0x292>
  40c95a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40c95c:	1a52      	subs	r2, r2, r1
  40c95e:	2a08      	cmp	r2, #8
  40c960:	f300 8416 	bgt.w	40d190 <_strtod_r+0xae0>
  40c964:	f644 621f 	movw	r2, #19999	; 0x4e1f
  40c968:	4293      	cmp	r3, r2
  40c96a:	bfa8      	it	ge
  40c96c:	4613      	movge	r3, r2
  40c96e:	9a07      	ldr	r2, [sp, #28]
  40c970:	2a00      	cmp	r2, #0
  40c972:	f43f af46 	beq.w	40c802 <_strtod_r+0x152>
  40c976:	425b      	negs	r3, r3
  40c978:	f1b9 0f00 	cmp.w	r9, #0
  40c97c:	f47f af44 	bne.w	40c808 <_strtod_r+0x158>
  40c980:	e789      	b.n	40c896 <_strtod_r+0x1e6>
  40c982:	a819      	add	r0, sp, #100	; 0x64
  40c984:	491e      	ldr	r1, [pc, #120]	; (40ca00 <_strtod_r+0x350>)
  40c986:	f005 f9c7 	bl	411d18 <__match>
  40c98a:	2800      	cmp	r0, #0
  40c98c:	f43f aed4 	beq.w	40c738 <_strtod_r+0x88>
  40c990:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40c992:	a819      	add	r0, sp, #100	; 0x64
  40c994:	3b01      	subs	r3, #1
  40c996:	491b      	ldr	r1, [pc, #108]	; (40ca04 <_strtod_r+0x354>)
  40c998:	9319      	str	r3, [sp, #100]	; 0x64
  40c99a:	f005 f9bd 	bl	411d18 <__match>
  40c99e:	b910      	cbnz	r0, 40c9a6 <_strtod_r+0x2f6>
  40c9a0:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40c9a2:	3301      	adds	r3, #1
  40c9a4:	9319      	str	r3, [sp, #100]	; 0x64
  40c9a6:	4b18      	ldr	r3, [pc, #96]	; (40ca08 <_strtod_r+0x358>)
  40c9a8:	9303      	str	r3, [sp, #12]
  40c9aa:	2300      	movs	r3, #0
  40c9ac:	9302      	str	r3, [sp, #8]
  40c9ae:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40c9b2:	e779      	b.n	40c8a8 <_strtod_r+0x1f8>
  40c9b4:	4658      	mov	r0, fp
  40c9b6:	f005 fa91 	bl	411edc <_localeconv_r>
  40c9ba:	6800      	ldr	r0, [r0, #0]
  40c9bc:	f7ff fb38 	bl	40c030 <strlen>
  40c9c0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40c9c2:	1813      	adds	r3, r2, r0
  40c9c4:	9319      	str	r3, [sp, #100]	; 0x64
  40c9c6:	5c17      	ldrb	r7, [r2, r0]
  40c9c8:	2c00      	cmp	r4, #0
  40c9ca:	f040 81e8 	bne.w	40cd9e <_strtod_r+0x6ee>
  40c9ce:	2f30      	cmp	r7, #48	; 0x30
  40c9d0:	4620      	mov	r0, r4
  40c9d2:	d105      	bne.n	40c9e0 <_strtod_r+0x330>
  40c9d4:	3301      	adds	r3, #1
  40c9d6:	9319      	str	r3, [sp, #100]	; 0x64
  40c9d8:	781f      	ldrb	r7, [r3, #0]
  40c9da:	3001      	adds	r0, #1
  40c9dc:	2f30      	cmp	r7, #48	; 0x30
  40c9de:	d0f9      	beq.n	40c9d4 <_strtod_r+0x324>
  40c9e0:	f1a7 0331 	sub.w	r3, r7, #49	; 0x31
  40c9e4:	2b08      	cmp	r3, #8
  40c9e6:	f240 843c 	bls.w	40d262 <_strtod_r+0xbb2>
  40c9ea:	2f65      	cmp	r7, #101	; 0x65
  40c9ec:	f000 8180 	beq.w	40ccf0 <_strtod_r+0x640>
  40c9f0:	f04f 0900 	mov.w	r9, #0
  40c9f4:	46cc      	mov	ip, r9
  40c9f6:	f04f 0e01 	mov.w	lr, #1
  40c9fa:	e6ff      	b.n	40c7fc <_strtod_r+0x14c>
  40c9fc:	00414f50 	.word	0x00414f50
  40ca00:	00414d60 	.word	0x00414d60
  40ca04:	00414d64 	.word	0x00414d64
  40ca08:	7ff00000 	.word	0x7ff00000
  40ca0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40ca0e:	ebca 0a09 	rsb	sl, sl, r9
  40ca12:	449a      	add	sl, r3
  40ca14:	f1ba 0f00 	cmp.w	sl, #0
  40ca18:	f340 8361 	ble.w	40d0de <_strtod_r+0xa2e>
  40ca1c:	f01a 000f 	ands.w	r0, sl, #15
  40ca20:	d00a      	beq.n	40ca38 <_strtod_r+0x388>
  40ca22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40ca26:	49ba      	ldr	r1, [pc, #744]	; (40cd10 <_strtod_r+0x660>)
  40ca28:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
  40ca2c:	e9d1 0100 	ldrd	r0, r1, [r1]
  40ca30:	f7fe f986 	bl	40ad40 <__aeabi_dmul>
  40ca34:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40ca38:	f03a 060f 	bics.w	r6, sl, #15
  40ca3c:	f040 8228 	bne.w	40ce90 <_strtod_r+0x7e0>
  40ca40:	2300      	movs	r3, #0
  40ca42:	9307      	str	r3, [sp, #28]
  40ca44:	9500      	str	r5, [sp, #0]
  40ca46:	464b      	mov	r3, r9
  40ca48:	4622      	mov	r2, r4
  40ca4a:	9908      	ldr	r1, [sp, #32]
  40ca4c:	4658      	mov	r0, fp
  40ca4e:	f005 fe91 	bl	412774 <__s2b>
  40ca52:	900e      	str	r0, [sp, #56]	; 0x38
  40ca54:	2800      	cmp	r0, #0
  40ca56:	f000 82c2 	beq.w	40cfde <_strtod_r+0x92e>
  40ca5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40ca5c:	2100      	movs	r1, #0
  40ca5e:	2a00      	cmp	r2, #0
  40ca60:	f1c2 0300 	rsb	r3, r2, #0
  40ca64:	bfa8      	it	ge
  40ca66:	460b      	movge	r3, r1
  40ca68:	460f      	mov	r7, r1
  40ca6a:	468a      	mov	sl, r1
  40ca6c:	930b      	str	r3, [sp, #44]	; 0x2c
  40ca6e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40ca72:	930a      	str	r3, [sp, #40]	; 0x28
  40ca74:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40ca76:	4658      	mov	r0, fp
  40ca78:	6861      	ldr	r1, [r4, #4]
  40ca7a:	f005 fe09 	bl	412690 <_Balloc>
  40ca7e:	4680      	mov	r8, r0
  40ca80:	2800      	cmp	r0, #0
  40ca82:	f000 82d2 	beq.w	40d02a <_strtod_r+0x97a>
  40ca86:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40ca8a:	4621      	mov	r1, r4
  40ca8c:	4615      	mov	r5, r2
  40ca8e:	461e      	mov	r6, r3
  40ca90:	6922      	ldr	r2, [r4, #16]
  40ca92:	310c      	adds	r1, #12
  40ca94:	3202      	adds	r2, #2
  40ca96:	0092      	lsls	r2, r2, #2
  40ca98:	300c      	adds	r0, #12
  40ca9a:	e9cd 5608 	strd	r5, r6, [sp, #32]
  40ca9e:	f7fe ffe7 	bl	40ba70 <memcpy>
  40caa2:	a81c      	add	r0, sp, #112	; 0x70
  40caa4:	a91b      	add	r1, sp, #108	; 0x6c
  40caa6:	9001      	str	r0, [sp, #4]
  40caa8:	462a      	mov	r2, r5
  40caaa:	4633      	mov	r3, r6
  40caac:	9100      	str	r1, [sp, #0]
  40caae:	4658      	mov	r0, fp
  40cab0:	f006 f988 	bl	412dc4 <__d2b>
  40cab4:	901a      	str	r0, [sp, #104]	; 0x68
  40cab6:	2800      	cmp	r0, #0
  40cab8:	f000 8444 	beq.w	40d344 <_strtod_r+0xc94>
  40cabc:	2101      	movs	r1, #1
  40cabe:	4658      	mov	r0, fp
  40cac0:	f005 fef2 	bl	4128a8 <__i2b>
  40cac4:	4607      	mov	r7, r0
  40cac6:	2800      	cmp	r0, #0
  40cac8:	f000 82af 	beq.w	40d02a <_strtod_r+0x97a>
  40cacc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  40cace:	2b00      	cmp	r3, #0
  40cad0:	f2c0 812a 	blt.w	40cd28 <_strtod_r+0x678>
  40cad4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40cad6:	990a      	ldr	r1, [sp, #40]	; 0x28
  40cad8:	18d5      	adds	r5, r2, r3
  40cada:	9807      	ldr	r0, [sp, #28]
  40cadc:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  40cade:	1a1b      	subs	r3, r3, r0
  40cae0:	4413      	add	r3, r2
  40cae2:	488c      	ldr	r0, [pc, #560]	; (40cd14 <_strtod_r+0x664>)
  40cae4:	3b01      	subs	r3, #1
  40cae6:	4283      	cmp	r3, r0
  40cae8:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
  40caec:	f280 80e7 	bge.w	40ccbe <_strtod_r+0x60e>
  40caf0:	1ac0      	subs	r0, r0, r3
  40caf2:	281f      	cmp	r0, #31
  40caf4:	eba2 0200 	sub.w	r2, r2, r0
  40caf8:	f300 811a 	bgt.w	40cd30 <_strtod_r+0x680>
  40cafc:	2301      	movs	r3, #1
  40cafe:	4083      	lsls	r3, r0
  40cb00:	930d      	str	r3, [sp, #52]	; 0x34
  40cb02:	2300      	movs	r3, #0
  40cb04:	930f      	str	r3, [sp, #60]	; 0x3c
  40cb06:	18ae      	adds	r6, r5, r2
  40cb08:	42b5      	cmp	r5, r6
  40cb0a:	462b      	mov	r3, r5
  40cb0c:	bfa8      	it	ge
  40cb0e:	4633      	movge	r3, r6
  40cb10:	440a      	add	r2, r1
  40cb12:	9907      	ldr	r1, [sp, #28]
  40cb14:	188c      	adds	r4, r1, r2
  40cb16:	42a3      	cmp	r3, r4
  40cb18:	bfa8      	it	ge
  40cb1a:	4623      	movge	r3, r4
  40cb1c:	2b00      	cmp	r3, #0
  40cb1e:	dd02      	ble.n	40cb26 <_strtod_r+0x476>
  40cb20:	1af6      	subs	r6, r6, r3
  40cb22:	1ae4      	subs	r4, r4, r3
  40cb24:	1aed      	subs	r5, r5, r3
  40cb26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40cb28:	b1bb      	cbz	r3, 40cb5a <_strtod_r+0x4aa>
  40cb2a:	4639      	mov	r1, r7
  40cb2c:	461a      	mov	r2, r3
  40cb2e:	4658      	mov	r0, fp
  40cb30:	f005 ff62 	bl	4129f8 <__pow5mult>
  40cb34:	4607      	mov	r7, r0
  40cb36:	2800      	cmp	r0, #0
  40cb38:	f000 8277 	beq.w	40d02a <_strtod_r+0x97a>
  40cb3c:	4601      	mov	r1, r0
  40cb3e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40cb40:	4658      	mov	r0, fp
  40cb42:	f005 febb 	bl	4128bc <__multiply>
  40cb46:	2800      	cmp	r0, #0
  40cb48:	f000 826f 	beq.w	40d02a <_strtod_r+0x97a>
  40cb4c:	900c      	str	r0, [sp, #48]	; 0x30
  40cb4e:	991a      	ldr	r1, [sp, #104]	; 0x68
  40cb50:	4658      	mov	r0, fp
  40cb52:	f005 fdc5 	bl	4126e0 <_Bfree>
  40cb56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40cb58:	931a      	str	r3, [sp, #104]	; 0x68
  40cb5a:	2e00      	cmp	r6, #0
  40cb5c:	dd08      	ble.n	40cb70 <_strtod_r+0x4c0>
  40cb5e:	4632      	mov	r2, r6
  40cb60:	991a      	ldr	r1, [sp, #104]	; 0x68
  40cb62:	4658      	mov	r0, fp
  40cb64:	f005 ff98 	bl	412a98 <__lshift>
  40cb68:	901a      	str	r0, [sp, #104]	; 0x68
  40cb6a:	2800      	cmp	r0, #0
  40cb6c:	f000 83ea 	beq.w	40d344 <_strtod_r+0xc94>
  40cb70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40cb72:	b143      	cbz	r3, 40cb86 <_strtod_r+0x4d6>
  40cb74:	4641      	mov	r1, r8
  40cb76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40cb78:	4658      	mov	r0, fp
  40cb7a:	f005 ff3d 	bl	4129f8 <__pow5mult>
  40cb7e:	4680      	mov	r8, r0
  40cb80:	2800      	cmp	r0, #0
  40cb82:	f000 8252 	beq.w	40d02a <_strtod_r+0x97a>
  40cb86:	2c00      	cmp	r4, #0
  40cb88:	dd08      	ble.n	40cb9c <_strtod_r+0x4ec>
  40cb8a:	4641      	mov	r1, r8
  40cb8c:	4622      	mov	r2, r4
  40cb8e:	4658      	mov	r0, fp
  40cb90:	f005 ff82 	bl	412a98 <__lshift>
  40cb94:	4680      	mov	r8, r0
  40cb96:	2800      	cmp	r0, #0
  40cb98:	f000 8247 	beq.w	40d02a <_strtod_r+0x97a>
  40cb9c:	2d00      	cmp	r5, #0
  40cb9e:	dd08      	ble.n	40cbb2 <_strtod_r+0x502>
  40cba0:	4639      	mov	r1, r7
  40cba2:	462a      	mov	r2, r5
  40cba4:	4658      	mov	r0, fp
  40cba6:	f005 ff77 	bl	412a98 <__lshift>
  40cbaa:	4607      	mov	r7, r0
  40cbac:	2800      	cmp	r0, #0
  40cbae:	f000 823c 	beq.w	40d02a <_strtod_r+0x97a>
  40cbb2:	4642      	mov	r2, r8
  40cbb4:	991a      	ldr	r1, [sp, #104]	; 0x68
  40cbb6:	4658      	mov	r0, fp
  40cbb8:	f005 ffe4 	bl	412b84 <__mdiff>
  40cbbc:	4682      	mov	sl, r0
  40cbbe:	2800      	cmp	r0, #0
  40cbc0:	f000 8233 	beq.w	40d02a <_strtod_r+0x97a>
  40cbc4:	68c3      	ldr	r3, [r0, #12]
  40cbc6:	2600      	movs	r6, #0
  40cbc8:	4639      	mov	r1, r7
  40cbca:	60c6      	str	r6, [r0, #12]
  40cbcc:	930c      	str	r3, [sp, #48]	; 0x30
  40cbce:	f005 ffb9 	bl	412b44 <__mcmp>
  40cbd2:	42b0      	cmp	r0, r6
  40cbd4:	f2c0 83b9 	blt.w	40d34a <_strtod_r+0xc9a>
  40cbd8:	f000 840a 	beq.w	40d3f0 <_strtod_r+0xd40>
  40cbdc:	4639      	mov	r1, r7
  40cbde:	4650      	mov	r0, sl
  40cbe0:	f006 f944 	bl	412e6c <__ratio>
  40cbe4:	2200      	movs	r2, #0
  40cbe6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40cbea:	4604      	mov	r4, r0
  40cbec:	460d      	mov	r5, r1
  40cbee:	f7fe fb23 	bl	40b238 <__aeabi_dcmple>
  40cbf2:	2800      	cmp	r0, #0
  40cbf4:	d068      	beq.n	40ccc8 <_strtod_r+0x618>
  40cbf6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40cbf8:	2b00      	cmp	r3, #0
  40cbfa:	f000 80ad 	beq.w	40cd58 <_strtod_r+0x6a8>
  40cbfe:	9b03      	ldr	r3, [sp, #12]
  40cc00:	4d45      	ldr	r5, [pc, #276]	; (40cd18 <_strtod_r+0x668>)
  40cc02:	4699      	mov	r9, r3
  40cc04:	4b44      	ldr	r3, [pc, #272]	; (40cd18 <_strtod_r+0x668>)
  40cc06:	960d      	str	r6, [sp, #52]	; 0x34
  40cc08:	2400      	movs	r4, #0
  40cc0a:	930f      	str	r3, [sp, #60]	; 0x3c
  40cc0c:	464a      	mov	r2, r9
  40cc0e:	4e43      	ldr	r6, [pc, #268]	; (40cd1c <_strtod_r+0x66c>)
  40cc10:	4b43      	ldr	r3, [pc, #268]	; (40cd20 <_strtod_r+0x670>)
  40cc12:	4016      	ands	r6, r2
  40cc14:	429e      	cmp	r6, r3
  40cc16:	f000 81b8 	beq.w	40cf8a <_strtod_r+0x8da>
  40cc1a:	9b07      	ldr	r3, [sp, #28]
  40cc1c:	b333      	cbz	r3, 40cc6c <_strtod_r+0x5bc>
  40cc1e:	f1b6 6fd4 	cmp.w	r6, #111149056	; 0x6a00000
  40cc22:	d823      	bhi.n	40cc6c <_strtod_r+0x5bc>
  40cc24:	a338      	add	r3, pc, #224	; (adr r3, 40cd08 <_strtod_r+0x658>)
  40cc26:	e9d3 2300 	ldrd	r2, r3, [r3]
  40cc2a:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40cc2e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cc30:	4649      	mov	r1, r9
  40cc32:	f7fe fb01 	bl	40b238 <__aeabi_dcmple>
  40cc36:	b1b0      	cbz	r0, 40cc66 <_strtod_r+0x5b6>
  40cc38:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cc3a:	4649      	mov	r1, r9
  40cc3c:	f006 fe22 	bl	413884 <__aeabi_d2uiz>
  40cc40:	2800      	cmp	r0, #0
  40cc42:	f000 82d0 	beq.w	40d1e6 <_strtod_r+0xb36>
  40cc46:	f7fe f805 	bl	40ac54 <__aeabi_ui2d>
  40cc4a:	900d      	str	r0, [sp, #52]	; 0x34
  40cc4c:	910f      	str	r1, [sp, #60]	; 0x3c
  40cc4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40cc50:	2b00      	cmp	r3, #0
  40cc52:	f040 82c3 	bne.w	40d1dc <_strtod_r+0xb2c>
  40cc56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40cc58:	9312      	str	r3, [sp, #72]	; 0x48
  40cc5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40cc5c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  40cc60:	9313      	str	r3, [sp, #76]	; 0x4c
  40cc62:	e9dd 4512 	ldrd	r4, r5, [sp, #72]	; 0x48
  40cc66:	f105 63d6 	add.w	r3, r5, #112197632	; 0x6b00000
  40cc6a:	1b9d      	subs	r5, r3, r6
  40cc6c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40cc70:	f006 f81c 	bl	412cac <__ulp>
  40cc74:	4602      	mov	r2, r0
  40cc76:	460b      	mov	r3, r1
  40cc78:	4620      	mov	r0, r4
  40cc7a:	4629      	mov	r1, r5
  40cc7c:	f7fe f860 	bl	40ad40 <__aeabi_dmul>
  40cc80:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  40cc84:	f7fd feaa 	bl	40a9dc <__adddf3>
  40cc88:	460c      	mov	r4, r1
  40cc8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40cc8e:	9b07      	ldr	r3, [sp, #28]
  40cc90:	b923      	cbnz	r3, 40cc9c <_strtod_r+0x5ec>
  40cc92:	4b22      	ldr	r3, [pc, #136]	; (40cd1c <_strtod_r+0x66c>)
  40cc94:	4023      	ands	r3, r4
  40cc96:	429e      	cmp	r6, r3
  40cc98:	f000 81e8 	beq.w	40d06c <_strtod_r+0x9bc>
  40cc9c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40cc9e:	4658      	mov	r0, fp
  40cca0:	f005 fd1e 	bl	4126e0 <_Bfree>
  40cca4:	4641      	mov	r1, r8
  40cca6:	4658      	mov	r0, fp
  40cca8:	f005 fd1a 	bl	4126e0 <_Bfree>
  40ccac:	4639      	mov	r1, r7
  40ccae:	4658      	mov	r0, fp
  40ccb0:	f005 fd16 	bl	4126e0 <_Bfree>
  40ccb4:	4651      	mov	r1, sl
  40ccb6:	4658      	mov	r0, fp
  40ccb8:	f005 fd12 	bl	4126e0 <_Bfree>
  40ccbc:	e6da      	b.n	40ca74 <_strtod_r+0x3c4>
  40ccbe:	2300      	movs	r3, #0
  40ccc0:	930f      	str	r3, [sp, #60]	; 0x3c
  40ccc2:	2301      	movs	r3, #1
  40ccc4:	930d      	str	r3, [sp, #52]	; 0x34
  40ccc6:	e71e      	b.n	40cb06 <_strtod_r+0x456>
  40ccc8:	4b16      	ldr	r3, [pc, #88]	; (40cd24 <_strtod_r+0x674>)
  40ccca:	4620      	mov	r0, r4
  40cccc:	4629      	mov	r1, r5
  40ccce:	2200      	movs	r2, #0
  40ccd0:	f7fe f836 	bl	40ad40 <__aeabi_dmul>
  40ccd4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40ccd6:	900d      	str	r0, [sp, #52]	; 0x34
  40ccd8:	910f      	str	r1, [sp, #60]	; 0x3c
  40ccda:	2b00      	cmp	r3, #0
  40ccdc:	d137      	bne.n	40cd4e <_strtod_r+0x69e>
  40ccde:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  40cce2:	9010      	str	r0, [sp, #64]	; 0x40
  40cce4:	9311      	str	r3, [sp, #68]	; 0x44
  40cce6:	9b03      	ldr	r3, [sp, #12]
  40cce8:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40ccec:	4699      	mov	r9, r3
  40ccee:	e78d      	b.n	40cc0c <_strtod_r+0x55c>
  40ccf0:	f04f 0c00 	mov.w	ip, #0
  40ccf4:	f04f 0e01 	mov.w	lr, #1
  40ccf8:	2800      	cmp	r0, #0
  40ccfa:	d16e      	bne.n	40cdda <_strtod_r+0x72a>
  40ccfc:	f1ba 0f00 	cmp.w	sl, #0
  40cd00:	f43f ad1a 	beq.w	40c738 <_strtod_r+0x88>
  40cd04:	4681      	mov	r9, r0
  40cd06:	e5f1      	b.n	40c8ec <_strtod_r+0x23c>
  40cd08:	ffc00000 	.word	0xffc00000
  40cd0c:	41dfffff 	.word	0x41dfffff
  40cd10:	00414f50 	.word	0x00414f50
  40cd14:	fffffc02 	.word	0xfffffc02
  40cd18:	3ff00000 	.word	0x3ff00000
  40cd1c:	7ff00000 	.word	0x7ff00000
  40cd20:	7fe00000 	.word	0x7fe00000
  40cd24:	3fe00000 	.word	0x3fe00000
  40cd28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40cd2a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40cd2c:	1ad1      	subs	r1, r2, r3
  40cd2e:	e6d4      	b.n	40cada <_strtod_r+0x42a>
  40cd30:	48b0      	ldr	r0, [pc, #704]	; (40cff4 <_strtod_r+0x944>)
  40cd32:	2401      	movs	r4, #1
  40cd34:	1ac0      	subs	r0, r0, r3
  40cd36:	fa04 f300 	lsl.w	r3, r4, r0
  40cd3a:	930f      	str	r3, [sp, #60]	; 0x3c
  40cd3c:	940d      	str	r4, [sp, #52]	; 0x34
  40cd3e:	e6e2      	b.n	40cb06 <_strtod_r+0x456>
  40cd40:	9619      	str	r6, [sp, #100]	; 0x64
  40cd42:	2300      	movs	r3, #0
  40cd44:	f1b9 0f00 	cmp.w	r9, #0
  40cd48:	f47f ad5e 	bne.w	40c808 <_strtod_r+0x158>
  40cd4c:	e5a3      	b.n	40c896 <_strtod_r+0x1e6>
  40cd4e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40cd50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40cd52:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  40cd56:	e7c6      	b.n	40cce6 <_strtod_r+0x636>
  40cd58:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  40cd5c:	2900      	cmp	r1, #0
  40cd5e:	f040 80db 	bne.w	40cf18 <_strtod_r+0x868>
  40cd62:	f3c2 0313 	ubfx	r3, r2, #0, #20
  40cd66:	4691      	mov	r9, r2
  40cd68:	2b00      	cmp	r3, #0
  40cd6a:	f040 80db 	bne.w	40cf24 <_strtod_r+0x874>
  40cd6e:	2200      	movs	r2, #0
  40cd70:	4ba1      	ldr	r3, [pc, #644]	; (40cff8 <_strtod_r+0x948>)
  40cd72:	4620      	mov	r0, r4
  40cd74:	4629      	mov	r1, r5
  40cd76:	f7fe fa55 	bl	40b224 <__aeabi_dcmplt>
  40cd7a:	2800      	cmp	r0, #0
  40cd7c:	f040 835f 	bne.w	40d43e <_strtod_r+0xd8e>
  40cd80:	4b9e      	ldr	r3, [pc, #632]	; (40cffc <_strtod_r+0x94c>)
  40cd82:	4620      	mov	r0, r4
  40cd84:	4629      	mov	r1, r5
  40cd86:	2200      	movs	r2, #0
  40cd88:	f7fd ffda 	bl	40ad40 <__aeabi_dmul>
  40cd8c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  40cd90:	900d      	str	r0, [sp, #52]	; 0x34
  40cd92:	910f      	str	r1, [sp, #60]	; 0x3c
  40cd94:	9016      	str	r0, [sp, #88]	; 0x58
  40cd96:	9317      	str	r3, [sp, #92]	; 0x5c
  40cd98:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40cd9c:	e736      	b.n	40cc0c <_strtod_r+0x55c>
  40cd9e:	4648      	mov	r0, r9
  40cda0:	46a1      	mov	r9, r4
  40cda2:	4684      	mov	ip, r0
  40cda4:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
  40cda8:	2b09      	cmp	r3, #9
  40cdaa:	d813      	bhi.n	40cdd4 <_strtod_r+0x724>
  40cdac:	1c42      	adds	r2, r0, #1
  40cdae:	461f      	mov	r7, r3
  40cdb0:	2b00      	cmp	r3, #0
  40cdb2:	f040 822d 	bne.w	40d210 <_strtod_r+0xb60>
  40cdb6:	4610      	mov	r0, r2
  40cdb8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40cdba:	1c53      	adds	r3, r2, #1
  40cdbc:	9319      	str	r3, [sp, #100]	; 0x64
  40cdbe:	7857      	ldrb	r7, [r2, #1]
  40cdc0:	e7f0      	b.n	40cda4 <_strtod_r+0x6f4>
  40cdc2:	2301      	movs	r3, #1
  40cdc4:	9307      	str	r3, [sp, #28]
  40cdc6:	1cb3      	adds	r3, r6, #2
  40cdc8:	9319      	str	r3, [sp, #100]	; 0x64
  40cdca:	78b7      	ldrb	r7, [r6, #2]
  40cdcc:	e59a      	b.n	40c904 <_strtod_r+0x254>
  40cdce:	2300      	movs	r3, #0
  40cdd0:	9307      	str	r3, [sp, #28]
  40cdd2:	e7f8      	b.n	40cdc6 <_strtod_r+0x716>
  40cdd4:	f04f 0e01 	mov.w	lr, #1
  40cdd8:	e50e      	b.n	40c7f8 <_strtod_r+0x148>
  40cdda:	f04f 0900 	mov.w	r9, #0
  40cdde:	e585      	b.n	40c8ec <_strtod_r+0x23c>
  40cde0:	f1be 0f00 	cmp.w	lr, #0
  40cde4:	f47f aca8 	bne.w	40c738 <_strtod_r+0x88>
  40cde8:	3f49      	subs	r7, #73	; 0x49
  40cdea:	2f25      	cmp	r7, #37	; 0x25
  40cdec:	f63f aca4 	bhi.w	40c738 <_strtod_r+0x88>
  40cdf0:	a301      	add	r3, pc, #4	; (adr r3, 40cdf8 <_strtod_r+0x748>)
  40cdf2:	f853 f027 	ldr.w	pc, [r3, r7, lsl #2]
  40cdf6:	bf00      	nop
  40cdf8:	0040c983 	.word	0x0040c983
  40cdfc:	0040c739 	.word	0x0040c739
  40ce00:	0040c739 	.word	0x0040c739
  40ce04:	0040c739 	.word	0x0040c739
  40ce08:	0040c739 	.word	0x0040c739
  40ce0c:	0040cf33 	.word	0x0040cf33
  40ce10:	0040c739 	.word	0x0040c739
  40ce14:	0040c739 	.word	0x0040c739
  40ce18:	0040c739 	.word	0x0040c739
  40ce1c:	0040c739 	.word	0x0040c739
  40ce20:	0040c739 	.word	0x0040c739
  40ce24:	0040c739 	.word	0x0040c739
  40ce28:	0040c739 	.word	0x0040c739
  40ce2c:	0040c739 	.word	0x0040c739
  40ce30:	0040c739 	.word	0x0040c739
  40ce34:	0040c739 	.word	0x0040c739
  40ce38:	0040c739 	.word	0x0040c739
  40ce3c:	0040c739 	.word	0x0040c739
  40ce40:	0040c739 	.word	0x0040c739
  40ce44:	0040c739 	.word	0x0040c739
  40ce48:	0040c739 	.word	0x0040c739
  40ce4c:	0040c739 	.word	0x0040c739
  40ce50:	0040c739 	.word	0x0040c739
  40ce54:	0040c739 	.word	0x0040c739
  40ce58:	0040c739 	.word	0x0040c739
  40ce5c:	0040c739 	.word	0x0040c739
  40ce60:	0040c739 	.word	0x0040c739
  40ce64:	0040c739 	.word	0x0040c739
  40ce68:	0040c739 	.word	0x0040c739
  40ce6c:	0040c739 	.word	0x0040c739
  40ce70:	0040c739 	.word	0x0040c739
  40ce74:	0040c739 	.word	0x0040c739
  40ce78:	0040c983 	.word	0x0040c983
  40ce7c:	0040c739 	.word	0x0040c739
  40ce80:	0040c739 	.word	0x0040c739
  40ce84:	0040c739 	.word	0x0040c739
  40ce88:	0040c739 	.word	0x0040c739
  40ce8c:	0040cf33 	.word	0x0040cf33
  40ce90:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
  40ce94:	f300 80a3 	bgt.w	40cfde <_strtod_r+0x92e>
  40ce98:	1136      	asrs	r6, r6, #4
  40ce9a:	2e01      	cmp	r6, #1
  40ce9c:	f8df a180 	ldr.w	sl, [pc, #384]	; 40d020 <_strtod_r+0x970>
  40cea0:	f340 82e5 	ble.w	40d46e <_strtod_r+0xdbe>
  40cea4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40cea8:	2300      	movs	r3, #0
  40ceaa:	4657      	mov	r7, sl
  40ceac:	4698      	mov	r8, r3
  40ceae:	f016 0f01 	tst.w	r6, #1
  40ceb2:	f108 0801 	add.w	r8, r8, #1
  40ceb6:	ea4f 0666 	mov.w	r6, r6, asr #1
  40ceba:	d004      	beq.n	40cec6 <_strtod_r+0x816>
  40cebc:	e9d7 2300 	ldrd	r2, r3, [r7]
  40cec0:	f7fd ff3e 	bl	40ad40 <__aeabi_dmul>
  40cec4:	2301      	movs	r3, #1
  40cec6:	2e01      	cmp	r6, #1
  40cec8:	f107 0708 	add.w	r7, r7, #8
  40cecc:	d1ef      	bne.n	40ceae <_strtod_r+0x7fe>
  40cece:	2b00      	cmp	r3, #0
  40ced0:	f040 8340 	bne.w	40d554 <_strtod_r+0xea4>
  40ced4:	9b03      	ldr	r3, [sp, #12]
  40ced6:	eb0a 08c8 	add.w	r8, sl, r8, lsl #3
  40ceda:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
  40cede:	9303      	str	r3, [sp, #12]
  40cee0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40cee4:	e9d8 0100 	ldrd	r0, r1, [r8]
  40cee8:	f7fd ff2a 	bl	40ad40 <__aeabi_dmul>
  40ceec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40cef0:	0d1b      	lsrs	r3, r3, #20
  40cef2:	4a43      	ldr	r2, [pc, #268]	; (40d000 <_strtod_r+0x950>)
  40cef4:	051b      	lsls	r3, r3, #20
  40cef6:	4293      	cmp	r3, r2
  40cef8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40cefc:	d86f      	bhi.n	40cfde <_strtod_r+0x92e>
  40cefe:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
  40cf02:	4293      	cmp	r3, r2
  40cf04:	f240 8296 	bls.w	40d434 <_strtod_r+0xd84>
  40cf08:	4b3e      	ldr	r3, [pc, #248]	; (40d004 <_strtod_r+0x954>)
  40cf0a:	9303      	str	r3, [sp, #12]
  40cf0c:	2300      	movs	r3, #0
  40cf0e:	9307      	str	r3, [sp, #28]
  40cf10:	f04f 33ff 	mov.w	r3, #4294967295
  40cf14:	9302      	str	r3, [sp, #8]
  40cf16:	e595      	b.n	40ca44 <_strtod_r+0x394>
  40cf18:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  40cf1c:	2901      	cmp	r1, #1
  40cf1e:	f000 8166 	beq.w	40d1ee <_strtod_r+0xb3e>
  40cf22:	4691      	mov	r9, r2
  40cf24:	2300      	movs	r3, #0
  40cf26:	930d      	str	r3, [sp, #52]	; 0x34
  40cf28:	4b33      	ldr	r3, [pc, #204]	; (40cff8 <_strtod_r+0x948>)
  40cf2a:	2400      	movs	r4, #0
  40cf2c:	4d36      	ldr	r5, [pc, #216]	; (40d008 <_strtod_r+0x958>)
  40cf2e:	930f      	str	r3, [sp, #60]	; 0x3c
  40cf30:	e66c      	b.n	40cc0c <_strtod_r+0x55c>
  40cf32:	a819      	add	r0, sp, #100	; 0x64
  40cf34:	4935      	ldr	r1, [pc, #212]	; (40d00c <_strtod_r+0x95c>)
  40cf36:	f004 feef 	bl	411d18 <__match>
  40cf3a:	2800      	cmp	r0, #0
  40cf3c:	f43f abfc 	beq.w	40c738 <_strtod_r+0x88>
  40cf40:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40cf42:	781b      	ldrb	r3, [r3, #0]
  40cf44:	2b28      	cmp	r3, #40	; 0x28
  40cf46:	f000 82d5 	beq.w	40d4f4 <_strtod_r+0xe44>
  40cf4a:	4b31      	ldr	r3, [pc, #196]	; (40d010 <_strtod_r+0x960>)
  40cf4c:	9303      	str	r3, [sp, #12]
  40cf4e:	2300      	movs	r3, #0
  40cf50:	9302      	str	r3, [sp, #8]
  40cf52:	e52c      	b.n	40c9ae <_strtod_r+0x2fe>
  40cf54:	9a06      	ldr	r2, [sp, #24]
  40cf56:	ab1a      	add	r3, sp, #104	; 0x68
  40cf58:	9201      	str	r2, [sp, #4]
  40cf5a:	9300      	str	r3, [sp, #0]
  40cf5c:	4a2d      	ldr	r2, [pc, #180]	; (40d014 <_strtod_r+0x964>)
  40cf5e:	ab1b      	add	r3, sp, #108	; 0x6c
  40cf60:	a919      	add	r1, sp, #100	; 0x64
  40cf62:	4658      	mov	r0, fp
  40cf64:	f004 fc52 	bl	41180c <__gethex>
  40cf68:	f010 0607 	ands.w	r6, r0, #7
  40cf6c:	4605      	mov	r5, r0
  40cf6e:	f43f ac97 	beq.w	40c8a0 <_strtod_r+0x1f0>
  40cf72:	2e06      	cmp	r6, #6
  40cf74:	f040 8183 	bne.w	40d27e <_strtod_r+0xbce>
  40cf78:	1c63      	adds	r3, r4, #1
  40cf7a:	9319      	str	r3, [sp, #100]	; 0x64
  40cf7c:	2300      	movs	r3, #0
  40cf7e:	f04f 0900 	mov.w	r9, #0
  40cf82:	f04f 0a00 	mov.w	sl, #0
  40cf86:	9306      	str	r3, [sp, #24]
  40cf88:	e48e      	b.n	40c8a8 <_strtod_r+0x1f8>
  40cf8a:	f1a9 7354 	sub.w	r3, r9, #55574528	; 0x3500000
  40cf8e:	9303      	str	r3, [sp, #12]
  40cf90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40cf94:	4610      	mov	r0, r2
  40cf96:	4619      	mov	r1, r3
  40cf98:	f005 fe88 	bl	412cac <__ulp>
  40cf9c:	4602      	mov	r2, r0
  40cf9e:	460b      	mov	r3, r1
  40cfa0:	4620      	mov	r0, r4
  40cfa2:	4629      	mov	r1, r5
  40cfa4:	f7fd fecc 	bl	40ad40 <__aeabi_dmul>
  40cfa8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40cfac:	f7fd fd16 	bl	40a9dc <__adddf3>
  40cfb0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40cfb4:	0d1b      	lsrs	r3, r3, #20
  40cfb6:	4a18      	ldr	r2, [pc, #96]	; (40d018 <_strtod_r+0x968>)
  40cfb8:	051b      	lsls	r3, r3, #20
  40cfba:	4293      	cmp	r3, r2
  40cfbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40cfc0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40cfc4:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40cfc8:	f240 80e6 	bls.w	40d198 <_strtod_r+0xae8>
  40cfcc:	4b0d      	ldr	r3, [pc, #52]	; (40d004 <_strtod_r+0x954>)
  40cfce:	4299      	cmp	r1, r3
  40cfd0:	d028      	beq.n	40d024 <_strtod_r+0x974>
  40cfd2:	4b0c      	ldr	r3, [pc, #48]	; (40d004 <_strtod_r+0x954>)
  40cfd4:	9303      	str	r3, [sp, #12]
  40cfd6:	f04f 33ff 	mov.w	r3, #4294967295
  40cfda:	9302      	str	r3, [sp, #8]
  40cfdc:	e65e      	b.n	40cc9c <_strtod_r+0x5ec>
  40cfde:	4b0f      	ldr	r3, [pc, #60]	; (40d01c <_strtod_r+0x96c>)
  40cfe0:	2200      	movs	r2, #0
  40cfe2:	9303      	str	r3, [sp, #12]
  40cfe4:	9202      	str	r2, [sp, #8]
  40cfe6:	2322      	movs	r3, #34	; 0x22
  40cfe8:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40cfec:	f8cb 3000 	str.w	r3, [fp]
  40cff0:	e45a      	b.n	40c8a8 <_strtod_r+0x1f8>
  40cff2:	bf00      	nop
  40cff4:	fffffbe2 	.word	0xfffffbe2
  40cff8:	3ff00000 	.word	0x3ff00000
  40cffc:	3fe00000 	.word	0x3fe00000
  40d000:	7ca00000 	.word	0x7ca00000
  40d004:	7fefffff 	.word	0x7fefffff
  40d008:	bff00000 	.word	0xbff00000
  40d00c:	00414d6c 	.word	0x00414d6c
  40d010:	fff80000 	.word	0xfff80000
  40d014:	00414d98 	.word	0x00414d98
  40d018:	7c9fffff 	.word	0x7c9fffff
  40d01c:	7ff00000 	.word	0x7ff00000
  40d020:	00415018 	.word	0x00415018
  40d024:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40d026:	3301      	adds	r3, #1
  40d028:	d1d3      	bne.n	40cfd2 <_strtod_r+0x922>
  40d02a:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40d02e:	981a      	ldr	r0, [sp, #104]	; 0x68
  40d030:	4bb1      	ldr	r3, [pc, #708]	; (40d2f8 <_strtod_r+0xc48>)
  40d032:	2200      	movs	r2, #0
  40d034:	9303      	str	r3, [sp, #12]
  40d036:	2322      	movs	r3, #34	; 0x22
  40d038:	9202      	str	r2, [sp, #8]
  40d03a:	f8cb 3000 	str.w	r3, [fp]
  40d03e:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40d042:	4601      	mov	r1, r0
  40d044:	4658      	mov	r0, fp
  40d046:	f005 fb4b 	bl	4126e0 <_Bfree>
  40d04a:	4641      	mov	r1, r8
  40d04c:	4658      	mov	r0, fp
  40d04e:	f005 fb47 	bl	4126e0 <_Bfree>
  40d052:	4639      	mov	r1, r7
  40d054:	4658      	mov	r0, fp
  40d056:	f005 fb43 	bl	4126e0 <_Bfree>
  40d05a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40d05c:	4658      	mov	r0, fp
  40d05e:	f005 fb3f 	bl	4126e0 <_Bfree>
  40d062:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d064:	4658      	mov	r0, fp
  40d066:	f005 fb3b 	bl	4126e0 <_Bfree>
  40d06a:	e41d      	b.n	40c8a8 <_strtod_r+0x1f8>
  40d06c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40d06e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40d070:	4630      	mov	r0, r6
  40d072:	4629      	mov	r1, r5
  40d074:	f7fe f914 	bl	40b2a0 <__aeabi_d2iz>
  40d078:	f7fd fdfc 	bl	40ac74 <__aeabi_i2d>
  40d07c:	460b      	mov	r3, r1
  40d07e:	4602      	mov	r2, r0
  40d080:	4629      	mov	r1, r5
  40d082:	4630      	mov	r0, r6
  40d084:	f7fd fca8 	bl	40a9d8 <__aeabi_dsub>
  40d088:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d08a:	4605      	mov	r5, r0
  40d08c:	460e      	mov	r6, r1
  40d08e:	b993      	cbnz	r3, 40d0b6 <_strtod_r+0xa06>
  40d090:	9b02      	ldr	r3, [sp, #8]
  40d092:	b983      	cbnz	r3, 40d0b6 <_strtod_r+0xa06>
  40d094:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40d098:	b96c      	cbnz	r4, 40d0b6 <_strtod_r+0xa06>
  40d09a:	a391      	add	r3, pc, #580	; (adr r3, 40d2e0 <_strtod_r+0xc30>)
  40d09c:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d0a0:	f7fe f8c0 	bl	40b224 <__aeabi_dcmplt>
  40d0a4:	2800      	cmp	r0, #0
  40d0a6:	f43f adf9 	beq.w	40cc9c <_strtod_r+0x5ec>
  40d0aa:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40d0ae:	981a      	ldr	r0, [sp, #104]	; 0x68
  40d0b0:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40d0b4:	e7c5      	b.n	40d042 <_strtod_r+0x992>
  40d0b6:	a38c      	add	r3, pc, #560	; (adr r3, 40d2e8 <_strtod_r+0xc38>)
  40d0b8:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d0bc:	4628      	mov	r0, r5
  40d0be:	4631      	mov	r1, r6
  40d0c0:	f7fe f8b0 	bl	40b224 <__aeabi_dcmplt>
  40d0c4:	2800      	cmp	r0, #0
  40d0c6:	d1f0      	bne.n	40d0aa <_strtod_r+0x9fa>
  40d0c8:	a389      	add	r3, pc, #548	; (adr r3, 40d2f0 <_strtod_r+0xc40>)
  40d0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d0ce:	4628      	mov	r0, r5
  40d0d0:	4631      	mov	r1, r6
  40d0d2:	f7fe f8c5 	bl	40b260 <__aeabi_dcmpgt>
  40d0d6:	2800      	cmp	r0, #0
  40d0d8:	f43f ade0 	beq.w	40cc9c <_strtod_r+0x5ec>
  40d0dc:	e7e5      	b.n	40d0aa <_strtod_r+0x9fa>
  40d0de:	f43f acaf 	beq.w	40ca40 <_strtod_r+0x390>
  40d0e2:	f1ca 0600 	rsb	r6, sl, #0
  40d0e6:	f016 020f 	ands.w	r2, r6, #15
  40d0ea:	d00a      	beq.n	40d102 <_strtod_r+0xa52>
  40d0ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d0f0:	4b82      	ldr	r3, [pc, #520]	; (40d2fc <_strtod_r+0xc4c>)
  40d0f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40d0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d0fa:	f7fd ff4b 	bl	40af94 <__aeabi_ddiv>
  40d0fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40d102:	1136      	asrs	r6, r6, #4
  40d104:	f43f ac9c 	beq.w	40ca40 <_strtod_r+0x390>
  40d108:	2e1f      	cmp	r6, #31
  40d10a:	dc38      	bgt.n	40d17e <_strtod_r+0xace>
  40d10c:	f016 0310 	ands.w	r3, r6, #16
  40d110:	f000 81e0 	beq.w	40d4d4 <_strtod_r+0xe24>
  40d114:	236a      	movs	r3, #106	; 0x6a
  40d116:	2e00      	cmp	r6, #0
  40d118:	9307      	str	r3, [sp, #28]
  40d11a:	dd13      	ble.n	40d144 <_strtod_r+0xa94>
  40d11c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d120:	4f77      	ldr	r7, [pc, #476]	; (40d300 <_strtod_r+0xc50>)
  40d122:	2300      	movs	r3, #0
  40d124:	07f2      	lsls	r2, r6, #31
  40d126:	d504      	bpl.n	40d132 <_strtod_r+0xa82>
  40d128:	e9d7 2300 	ldrd	r2, r3, [r7]
  40d12c:	f7fd fe08 	bl	40ad40 <__aeabi_dmul>
  40d130:	2301      	movs	r3, #1
  40d132:	1076      	asrs	r6, r6, #1
  40d134:	f107 0708 	add.w	r7, r7, #8
  40d138:	d1f4      	bne.n	40d124 <_strtod_r+0xa74>
  40d13a:	2b00      	cmp	r3, #0
  40d13c:	f040 81fc 	bne.w	40d538 <_strtod_r+0xe88>
  40d140:	9b07      	ldr	r3, [sp, #28]
  40d142:	b19b      	cbz	r3, 40d16c <_strtod_r+0xabc>
  40d144:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  40d148:	f3c2 530a 	ubfx	r3, r2, #20, #11
  40d14c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40d150:	2b00      	cmp	r3, #0
  40d152:	4611      	mov	r1, r2
  40d154:	dd0a      	ble.n	40d16c <_strtod_r+0xabc>
  40d156:	2b1f      	cmp	r3, #31
  40d158:	f340 81c4 	ble.w	40d4e4 <_strtod_r+0xe34>
  40d15c:	2200      	movs	r2, #0
  40d15e:	2b34      	cmp	r3, #52	; 0x34
  40d160:	9202      	str	r2, [sp, #8]
  40d162:	f340 81ef 	ble.w	40d544 <_strtod_r+0xe94>
  40d166:	f04f 735c 	mov.w	r3, #57671680	; 0x3700000
  40d16a:	9303      	str	r3, [sp, #12]
  40d16c:	2200      	movs	r2, #0
  40d16e:	2300      	movs	r3, #0
  40d170:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d174:	f7fe f84c 	bl	40b210 <__aeabi_dcmpeq>
  40d178:	2800      	cmp	r0, #0
  40d17a:	f43f ac63 	beq.w	40ca44 <_strtod_r+0x394>
  40d17e:	2322      	movs	r3, #34	; 0x22
  40d180:	f8cb 3000 	str.w	r3, [fp]
  40d184:	f04f 0900 	mov.w	r9, #0
  40d188:	f04f 0a00 	mov.w	sl, #0
  40d18c:	f7ff bb8c 	b.w	40c8a8 <_strtod_r+0x1f8>
  40d190:	f644 631f 	movw	r3, #19999	; 0x4e1f
  40d194:	f7ff bbeb 	b.w	40c96e <_strtod_r+0x2be>
  40d198:	9b03      	ldr	r3, [sp, #12]
  40d19a:	f103 7454 	add.w	r4, r3, #55574528	; 0x3500000
  40d19e:	9403      	str	r4, [sp, #12]
  40d1a0:	e575      	b.n	40cc8e <_strtod_r+0x5de>
  40d1a2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40d1a4:	f1c9 0325 	rsb	r3, r9, #37	; 0x25
  40d1a8:	429e      	cmp	r6, r3
  40d1aa:	f73f ac2f 	bgt.w	40ca0c <_strtod_r+0x35c>
  40d1ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40d1b2:	4c52      	ldr	r4, [pc, #328]	; (40d2fc <_strtod_r+0xc4c>)
  40d1b4:	f1c9 090f 	rsb	r9, r9, #15
  40d1b8:	eb04 01c9 	add.w	r1, r4, r9, lsl #3
  40d1bc:	ebc9 0906 	rsb	r9, r9, r6
  40d1c0:	eb04 04c9 	add.w	r4, r4, r9, lsl #3
  40d1c4:	e9d1 0100 	ldrd	r0, r1, [r1]
  40d1c8:	f7fd fdba 	bl	40ad40 <__aeabi_dmul>
  40d1cc:	e9d4 2300 	ldrd	r2, r3, [r4]
  40d1d0:	f7fd fdb6 	bl	40ad40 <__aeabi_dmul>
  40d1d4:	4681      	mov	r9, r0
  40d1d6:	468a      	mov	sl, r1
  40d1d8:	f7ff bb66 	b.w	40c8a8 <_strtod_r+0x1f8>
  40d1dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40d1de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40d1e0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40d1e4:	e53d      	b.n	40cc62 <_strtod_r+0x5b2>
  40d1e6:	4b47      	ldr	r3, [pc, #284]	; (40d304 <_strtod_r+0xc54>)
  40d1e8:	900d      	str	r0, [sp, #52]	; 0x34
  40d1ea:	930f      	str	r3, [sp, #60]	; 0x3c
  40d1ec:	e52f      	b.n	40cc4e <_strtod_r+0x59e>
  40d1ee:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  40d1f2:	4691      	mov	r9, r2
  40d1f4:	2a00      	cmp	r2, #0
  40d1f6:	f47f ae95 	bne.w	40cf24 <_strtod_r+0x874>
  40d1fa:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40d1fe:	2322      	movs	r3, #34	; 0x22
  40d200:	f8cb 3000 	str.w	r3, [fp]
  40d204:	981a      	ldr	r0, [sp, #104]	; 0x68
  40d206:	f04f 0900 	mov.w	r9, #0
  40d20a:	f04f 0a00 	mov.w	sl, #0
  40d20e:	e718      	b.n	40d042 <_strtod_r+0x992>
  40d210:	2a01      	cmp	r2, #1
  40d212:	4494      	add	ip, r2
  40d214:	bf18      	it	ne
  40d216:	4448      	addne	r0, r9
  40d218:	d103      	bne.n	40d222 <_strtod_r+0xb72>
  40d21a:	e188      	b.n	40d52e <_strtod_r+0xe7e>
  40d21c:	0055      	lsls	r5, r2, #1
  40d21e:	4581      	cmp	r9, r0
  40d220:	d00f      	beq.n	40d242 <_strtod_r+0xb92>
  40d222:	f109 0901 	add.w	r9, r9, #1
  40d226:	f109 32ff 	add.w	r2, r9, #4294967295
  40d22a:	2a08      	cmp	r2, #8
  40d22c:	eb05 0285 	add.w	r2, r5, r5, lsl #2
  40d230:	ddf4      	ble.n	40d21c <_strtod_r+0xb6c>
  40d232:	f1b9 0f10 	cmp.w	r9, #16
  40d236:	bfdc      	itt	le
  40d238:	eb08 0888 	addle.w	r8, r8, r8, lsl #2
  40d23c:	ea4f 0848 	movle.w	r8, r8, lsl #1
  40d240:	e7ed      	b.n	40d21e <_strtod_r+0xb6e>
  40d242:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40d244:	f109 0901 	add.w	r9, r9, #1
  40d248:	2808      	cmp	r0, #8
  40d24a:	dd12      	ble.n	40d272 <_strtod_r+0xbc2>
  40d24c:	f1b9 0f10 	cmp.w	r9, #16
  40d250:	bfd8      	it	le
  40d252:	eb08 0888 	addle.w	r8, r8, r8, lsl #2
  40d256:	f04f 0000 	mov.w	r0, #0
  40d25a:	bfd8      	it	le
  40d25c:	eb03 0848 	addle.w	r8, r3, r8, lsl #1
  40d260:	e5ab      	b.n	40cdba <_strtod_r+0x70a>
  40d262:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40d264:	3f30      	subs	r7, #48	; 0x30
  40d266:	461a      	mov	r2, r3
  40d268:	9308      	str	r3, [sp, #32]
  40d26a:	f100 0c01 	add.w	ip, r0, #1
  40d26e:	f04f 0901 	mov.w	r9, #1
  40d272:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40d276:	eb07 0545 	add.w	r5, r7, r5, lsl #1
  40d27a:	2000      	movs	r0, #0
  40d27c:	e59d      	b.n	40cdba <_strtod_r+0x70a>
  40d27e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40d280:	b13a      	cbz	r2, 40d292 <_strtod_r+0xbe2>
  40d282:	2135      	movs	r1, #53	; 0x35
  40d284:	a81c      	add	r0, sp, #112	; 0x70
  40d286:	f005 fe1b 	bl	412ec0 <__copybits>
  40d28a:	4658      	mov	r0, fp
  40d28c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40d28e:	f005 fa27 	bl	4126e0 <_Bfree>
  40d292:	2e06      	cmp	r6, #6
  40d294:	d80b      	bhi.n	40d2ae <_strtod_r+0xbfe>
  40d296:	e8df f006 	tbb	[pc, r6]
  40d29a:	371d      	.short	0x371d
  40d29c:	37041318 	.word	0x37041318
  40d2a0:	1d          	.byte	0x1d
  40d2a1:	00          	.byte	0x00
  40d2a2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40d2a6:	9303      	str	r3, [sp, #12]
  40d2a8:	f04f 33ff 	mov.w	r3, #4294967295
  40d2ac:	9302      	str	r3, [sp, #8]
  40d2ae:	0729      	lsls	r1, r5, #28
  40d2b0:	f57f ab7d 	bpl.w	40c9ae <_strtod_r+0x2fe>
  40d2b4:	9b03      	ldr	r3, [sp, #12]
  40d2b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40d2ba:	9303      	str	r3, [sp, #12]
  40d2bc:	f7ff bb77 	b.w	40c9ae <_strtod_r+0x2fe>
  40d2c0:	4b0d      	ldr	r3, [pc, #52]	; (40d2f8 <_strtod_r+0xc48>)
  40d2c2:	9303      	str	r3, [sp, #12]
  40d2c4:	2300      	movs	r3, #0
  40d2c6:	9302      	str	r3, [sp, #8]
  40d2c8:	e7f1      	b.n	40d2ae <_strtod_r+0xbfe>
  40d2ca:	9b1c      	ldr	r3, [sp, #112]	; 0x70
  40d2cc:	9302      	str	r3, [sp, #8]
  40d2ce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40d2d0:	9303      	str	r3, [sp, #12]
  40d2d2:	e7ec      	b.n	40d2ae <_strtod_r+0xbfe>
  40d2d4:	2300      	movs	r3, #0
  40d2d6:	9303      	str	r3, [sp, #12]
  40d2d8:	9302      	str	r3, [sp, #8]
  40d2da:	e7e8      	b.n	40d2ae <_strtod_r+0xbfe>
  40d2dc:	f3af 8000 	nop.w
  40d2e0:	94a03595 	.word	0x94a03595
  40d2e4:	3fcfffff 	.word	0x3fcfffff
  40d2e8:	94a03595 	.word	0x94a03595
  40d2ec:	3fdfffff 	.word	0x3fdfffff
  40d2f0:	35afe535 	.word	0x35afe535
  40d2f4:	3fe00000 	.word	0x3fe00000
  40d2f8:	7ff00000 	.word	0x7ff00000
  40d2fc:	00414f50 	.word	0x00414f50
  40d300:	00414d70 	.word	0x00414d70
  40d304:	3ff00000 	.word	0x3ff00000
  40d308:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40d30a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40d30c:	991c      	ldr	r1, [sp, #112]	; 0x70
  40d30e:	f202 4233 	addw	r2, r2, #1075	; 0x433
  40d312:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
  40d316:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
  40d31a:	9102      	str	r1, [sp, #8]
  40d31c:	9303      	str	r3, [sp, #12]
  40d31e:	e7c6      	b.n	40d2ae <_strtod_r+0xbfe>
  40d320:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40d322:	f112 0316 	adds.w	r3, r2, #22
  40d326:	f6ff ab71 	blt.w	40ca0c <_strtod_r+0x35c>
  40d32a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d32e:	4b8b      	ldr	r3, [pc, #556]	; (40d55c <_strtod_r+0xeac>)
  40d330:	eba3 03c2 	sub.w	r3, r3, r2, lsl #3
  40d334:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d338:	f7fd fe2c 	bl	40af94 <__aeabi_ddiv>
  40d33c:	4681      	mov	r9, r0
  40d33e:	468a      	mov	sl, r1
  40d340:	f7ff bab2 	b.w	40c8a8 <_strtod_r+0x1f8>
  40d344:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40d348:	e672      	b.n	40d030 <_strtod_r+0x980>
  40d34a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40d34c:	4655      	mov	r5, sl
  40d34e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40d352:	e9dd 9a08 	ldrd	r9, sl, [sp, #32]
  40d356:	bb7e      	cbnz	r6, 40d3b8 <_strtod_r+0xd08>
  40d358:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d35c:	bb60      	cbnz	r0, 40d3b8 <_strtod_r+0xd08>
  40d35e:	f3c1 0313 	ubfx	r3, r1, #0, #20
  40d362:	460c      	mov	r4, r1
  40d364:	bb43      	cbnz	r3, 40d3b8 <_strtod_r+0xd08>
  40d366:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40d36a:	0d1b      	lsrs	r3, r3, #20
  40d36c:	051b      	lsls	r3, r3, #20
  40d36e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  40d372:	d921      	bls.n	40d3b8 <_strtod_r+0xd08>
  40d374:	696b      	ldr	r3, [r5, #20]
  40d376:	b913      	cbnz	r3, 40d37e <_strtod_r+0xcce>
  40d378:	692b      	ldr	r3, [r5, #16]
  40d37a:	2b01      	cmp	r3, #1
  40d37c:	dd1c      	ble.n	40d3b8 <_strtod_r+0xd08>
  40d37e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d380:	2201      	movs	r2, #1
  40d382:	4658      	mov	r0, fp
  40d384:	f005 fb88 	bl	412a98 <__lshift>
  40d388:	4639      	mov	r1, r7
  40d38a:	900a      	str	r0, [sp, #40]	; 0x28
  40d38c:	f005 fbda 	bl	412b44 <__mcmp>
  40d390:	2800      	cmp	r0, #0
  40d392:	dd11      	ble.n	40d3b8 <_strtod_r+0xd08>
  40d394:	9b07      	ldr	r3, [sp, #28]
  40d396:	2b00      	cmp	r3, #0
  40d398:	f040 80be 	bne.w	40d518 <_strtod_r+0xe68>
  40d39c:	4b70      	ldr	r3, [pc, #448]	; (40d560 <_strtod_r+0xeb0>)
  40d39e:	4023      	ands	r3, r4
  40d3a0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
  40d3a4:	ea6f 5313 	mvn.w	r3, r3, lsr #20
  40d3a8:	ea6f 5303 	mvn.w	r3, r3, lsl #20
  40d3ac:	9303      	str	r3, [sp, #12]
  40d3ae:	f04f 33ff 	mov.w	r3, #4294967295
  40d3b2:	9302      	str	r3, [sp, #8]
  40d3b4:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40d3b8:	9b07      	ldr	r3, [sp, #28]
  40d3ba:	b1bb      	cbz	r3, 40d3ec <_strtod_r+0xd3c>
  40d3bc:	4b69      	ldr	r3, [pc, #420]	; (40d564 <_strtod_r+0xeb4>)
  40d3be:	4648      	mov	r0, r9
  40d3c0:	9315      	str	r3, [sp, #84]	; 0x54
  40d3c2:	2300      	movs	r3, #0
  40d3c4:	9314      	str	r3, [sp, #80]	; 0x50
  40d3c6:	4651      	mov	r1, sl
  40d3c8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  40d3cc:	f7fd fcb8 	bl	40ad40 <__aeabi_dmul>
  40d3d0:	4603      	mov	r3, r0
  40d3d2:	460c      	mov	r4, r1
  40d3d4:	4681      	mov	r9, r0
  40d3d6:	468a      	mov	sl, r1
  40d3d8:	e9cd 3402 	strd	r3, r4, [sp, #8]
  40d3dc:	b931      	cbnz	r1, 40d3ec <_strtod_r+0xd3c>
  40d3de:	9b02      	ldr	r3, [sp, #8]
  40d3e0:	b923      	cbnz	r3, 40d3ec <_strtod_r+0xd3c>
  40d3e2:	2322      	movs	r3, #34	; 0x22
  40d3e4:	981a      	ldr	r0, [sp, #104]	; 0x68
  40d3e6:	f8cb 3000 	str.w	r3, [fp]
  40d3ea:	e62a      	b.n	40d042 <_strtod_r+0x992>
  40d3ec:	981a      	ldr	r0, [sp, #104]	; 0x68
  40d3ee:	e628      	b.n	40d042 <_strtod_r+0x992>
  40d3f0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40d3f2:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40d3f6:	e9dd 9a08 	ldrd	r9, sl, [sp, #32]
  40d3fa:	b34e      	cbz	r6, 40d450 <_strtod_r+0xda0>
  40d3fc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  40d400:	4b59      	ldr	r3, [pc, #356]	; (40d568 <_strtod_r+0xeb8>)
  40d402:	f3c5 0113 	ubfx	r1, r5, #0, #20
  40d406:	4299      	cmp	r1, r3
  40d408:	462a      	mov	r2, r5
  40d40a:	d045      	beq.n	40d498 <_strtod_r+0xde8>
  40d40c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40d40e:	b34b      	cbz	r3, 40d464 <_strtod_r+0xdb4>
  40d410:	9a03      	ldr	r2, [sp, #12]
  40d412:	4213      	tst	r3, r2
  40d414:	d0d0      	beq.n	40d3b8 <_strtod_r+0xd08>
  40d416:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d41a:	9a07      	ldr	r2, [sp, #28]
  40d41c:	b356      	cbz	r6, 40d474 <_strtod_r+0xdc4>
  40d41e:	f7ff f923 	bl	40c668 <sulp>
  40d422:	4602      	mov	r2, r0
  40d424:	460b      	mov	r3, r1
  40d426:	4648      	mov	r0, r9
  40d428:	4651      	mov	r1, sl
  40d42a:	f7fd fad7 	bl	40a9dc <__adddf3>
  40d42e:	4681      	mov	r9, r0
  40d430:	468a      	mov	sl, r1
  40d432:	e7c1      	b.n	40d3b8 <_strtod_r+0xd08>
  40d434:	f101 7354 	add.w	r3, r1, #55574528	; 0x3500000
  40d438:	9303      	str	r3, [sp, #12]
  40d43a:	f7ff bb01 	b.w	40ca40 <_strtod_r+0x390>
  40d43e:	4c4b      	ldr	r4, [pc, #300]	; (40d56c <_strtod_r+0xebc>)
  40d440:	2300      	movs	r3, #0
  40d442:	e9cd 3416 	strd	r3, r4, [sp, #88]	; 0x58
  40d446:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d448:	930d      	str	r3, [sp, #52]	; 0x34
  40d44a:	4b49      	ldr	r3, [pc, #292]	; (40d570 <_strtod_r+0xec0>)
  40d44c:	930f      	str	r3, [sp, #60]	; 0x3c
  40d44e:	e4a3      	b.n	40cd98 <_strtod_r+0x6e8>
  40d450:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  40d454:	f3c2 0313 	ubfx	r3, r2, #0, #20
  40d458:	4614      	mov	r4, r2
  40d45a:	2b00      	cmp	r3, #0
  40d45c:	d1d6      	bne.n	40d40c <_strtod_r+0xd5c>
  40d45e:	2900      	cmp	r1, #0
  40d460:	d1d4      	bne.n	40d40c <_strtod_r+0xd5c>
  40d462:	e797      	b.n	40d394 <_strtod_r+0xce4>
  40d464:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40d466:	9a02      	ldr	r2, [sp, #8]
  40d468:	4213      	tst	r3, r2
  40d46a:	d0a5      	beq.n	40d3b8 <_strtod_r+0xd08>
  40d46c:	e7d3      	b.n	40d416 <_strtod_r+0xd66>
  40d46e:	f04f 0800 	mov.w	r8, #0
  40d472:	e52f      	b.n	40ced4 <_strtod_r+0x824>
  40d474:	f7ff f8f8 	bl	40c668 <sulp>
  40d478:	4602      	mov	r2, r0
  40d47a:	460b      	mov	r3, r1
  40d47c:	4648      	mov	r0, r9
  40d47e:	4651      	mov	r1, sl
  40d480:	f7fd faaa 	bl	40a9d8 <__aeabi_dsub>
  40d484:	2200      	movs	r2, #0
  40d486:	2300      	movs	r3, #0
  40d488:	4681      	mov	r9, r0
  40d48a:	468a      	mov	sl, r1
  40d48c:	f7fd fec0 	bl	40b210 <__aeabi_dcmpeq>
  40d490:	2800      	cmp	r0, #0
  40d492:	f47f aeb4 	bne.w	40d1fe <_strtod_r+0xb4e>
  40d496:	e78f      	b.n	40d3b8 <_strtod_r+0xd08>
  40d498:	9b07      	ldr	r3, [sp, #28]
  40d49a:	9902      	ldr	r1, [sp, #8]
  40d49c:	b1fb      	cbz	r3, 40d4de <_strtod_r+0xe2e>
  40d49e:	4b30      	ldr	r3, [pc, #192]	; (40d560 <_strtod_r+0xeb0>)
  40d4a0:	402b      	ands	r3, r5
  40d4a2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
  40d4a6:	d81a      	bhi.n	40d4de <_strtod_r+0xe2e>
  40d4a8:	0d1b      	lsrs	r3, r3, #20
  40d4aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40d4ae:	f04f 30ff 	mov.w	r0, #4294967295
  40d4b2:	fa00 f303 	lsl.w	r3, r0, r3
  40d4b6:	428b      	cmp	r3, r1
  40d4b8:	d1a8      	bne.n	40d40c <_strtod_r+0xd5c>
  40d4ba:	492e      	ldr	r1, [pc, #184]	; (40d574 <_strtod_r+0xec4>)
  40d4bc:	428a      	cmp	r2, r1
  40d4be:	d03e      	beq.n	40d53e <_strtod_r+0xe8e>
  40d4c0:	4b27      	ldr	r3, [pc, #156]	; (40d560 <_strtod_r+0xeb0>)
  40d4c2:	4013      	ands	r3, r2
  40d4c4:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  40d4c8:	9303      	str	r3, [sp, #12]
  40d4ca:	2300      	movs	r3, #0
  40d4cc:	9302      	str	r3, [sp, #8]
  40d4ce:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40d4d2:	e771      	b.n	40d3b8 <_strtod_r+0xd08>
  40d4d4:	2e00      	cmp	r6, #0
  40d4d6:	9307      	str	r3, [sp, #28]
  40d4d8:	f73f ae20 	bgt.w	40d11c <_strtod_r+0xa6c>
  40d4dc:	e646      	b.n	40d16c <_strtod_r+0xabc>
  40d4de:	f04f 33ff 	mov.w	r3, #4294967295
  40d4e2:	e7e8      	b.n	40d4b6 <_strtod_r+0xe06>
  40d4e4:	f04f 32ff 	mov.w	r2, #4294967295
  40d4e8:	fa02 f303 	lsl.w	r3, r2, r3
  40d4ec:	9a02      	ldr	r2, [sp, #8]
  40d4ee:	401a      	ands	r2, r3
  40d4f0:	9202      	str	r2, [sp, #8]
  40d4f2:	e63b      	b.n	40d16c <_strtod_r+0xabc>
  40d4f4:	a819      	add	r0, sp, #100	; 0x64
  40d4f6:	aa1c      	add	r2, sp, #112	; 0x70
  40d4f8:	491f      	ldr	r1, [pc, #124]	; (40d578 <_strtod_r+0xec8>)
  40d4fa:	f004 fc25 	bl	411d48 <__hexnan>
  40d4fe:	2805      	cmp	r0, #5
  40d500:	f47f ad23 	bne.w	40cf4a <_strtod_r+0x89a>
  40d504:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40d506:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
  40d50a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
  40d50e:	9303      	str	r3, [sp, #12]
  40d510:	9b1c      	ldr	r3, [sp, #112]	; 0x70
  40d512:	9302      	str	r3, [sp, #8]
  40d514:	f7ff ba4b 	b.w	40c9ae <_strtod_r+0x2fe>
  40d518:	4b11      	ldr	r3, [pc, #68]	; (40d560 <_strtod_r+0xeb0>)
  40d51a:	4023      	ands	r3, r4
  40d51c:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  40d520:	f73f af3e 	bgt.w	40d3a0 <_strtod_r+0xcf0>
  40d524:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
  40d528:	f73f af48 	bgt.w	40d3bc <_strtod_r+0xd0c>
  40d52c:	e667      	b.n	40d1fe <_strtod_r+0xb4e>
  40d52e:	4648      	mov	r0, r9
  40d530:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40d532:	f109 0901 	add.w	r9, r9, #1
  40d536:	e687      	b.n	40d248 <_strtod_r+0xb98>
  40d538:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40d53c:	e600      	b.n	40d140 <_strtod_r+0xa90>
  40d53e:	3301      	adds	r3, #1
  40d540:	d1be      	bne.n	40d4c0 <_strtod_r+0xe10>
  40d542:	e574      	b.n	40d02e <_strtod_r+0x97e>
  40d544:	3b20      	subs	r3, #32
  40d546:	f04f 32ff 	mov.w	r2, #4294967295
  40d54a:	fa02 f303 	lsl.w	r3, r2, r3
  40d54e:	400b      	ands	r3, r1
  40d550:	9303      	str	r3, [sp, #12]
  40d552:	e60b      	b.n	40d16c <_strtod_r+0xabc>
  40d554:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40d558:	e4bc      	b.n	40ced4 <_strtod_r+0x824>
  40d55a:	bf00      	nop
  40d55c:	00414f50 	.word	0x00414f50
  40d560:	7ff00000 	.word	0x7ff00000
  40d564:	39500000 	.word	0x39500000
  40d568:	000fffff 	.word	0x000fffff
  40d56c:	bfe00000 	.word	0xbfe00000
  40d570:	3fe00000 	.word	0x3fe00000
  40d574:	7fefffff 	.word	0x7fefffff
  40d578:	00414d4c 	.word	0x00414d4c

0040d57c <strtof>:
  40d57c:	b538      	push	{r3, r4, r5, lr}
  40d57e:	4b0b      	ldr	r3, [pc, #44]	; (40d5ac <strtof+0x30>)
  40d580:	460a      	mov	r2, r1
  40d582:	4601      	mov	r1, r0
  40d584:	6818      	ldr	r0, [r3, #0]
  40d586:	f7ff f893 	bl	40c6b0 <_strtod_r>
  40d58a:	4602      	mov	r2, r0
  40d58c:	460b      	mov	r3, r1
  40d58e:	4604      	mov	r4, r0
  40d590:	460d      	mov	r5, r1
  40d592:	f7fd fe6f 	bl	40b274 <__aeabi_dcmpun>
  40d596:	b920      	cbnz	r0, 40d5a2 <strtof+0x26>
  40d598:	4620      	mov	r0, r4
  40d59a:	4629      	mov	r1, r5
  40d59c:	f7fd fea8 	bl	40b2f0 <__aeabi_d2f>
  40d5a0:	bd38      	pop	{r3, r4, r5, pc}
  40d5a2:	2000      	movs	r0, #0
  40d5a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40d5a8:	f005 bed8 	b.w	41335c <nanf>
  40d5ac:	200005e8 	.word	0x200005e8

0040d5b0 <strtok>:
  40d5b0:	4a02      	ldr	r2, [pc, #8]	; (40d5bc <strtok+0xc>)
  40d5b2:	2301      	movs	r3, #1
  40d5b4:	6812      	ldr	r2, [r2, #0]
  40d5b6:	325c      	adds	r2, #92	; 0x5c
  40d5b8:	f000 b802 	b.w	40d5c0 <__strtok_r>
  40d5bc:	200005e8 	.word	0x200005e8

0040d5c0 <__strtok_r>:
  40d5c0:	b4f0      	push	{r4, r5, r6, r7}
  40d5c2:	b320      	cbz	r0, 40d60e <__strtok_r+0x4e>
  40d5c4:	4607      	mov	r7, r0
  40d5c6:	460d      	mov	r5, r1
  40d5c8:	f817 6b01 	ldrb.w	r6, [r7], #1
  40d5cc:	e001      	b.n	40d5d2 <__strtok_r+0x12>
  40d5ce:	42a6      	cmp	r6, r4
  40d5d0:	d016      	beq.n	40d600 <__strtok_r+0x40>
  40d5d2:	f815 4b01 	ldrb.w	r4, [r5], #1
  40d5d6:	2c00      	cmp	r4, #0
  40d5d8:	d1f9      	bne.n	40d5ce <__strtok_r+0xe>
  40d5da:	b1ee      	cbz	r6, 40d618 <__strtok_r+0x58>
  40d5dc:	463e      	mov	r6, r7
  40d5de:	460c      	mov	r4, r1
  40d5e0:	f816 5b01 	ldrb.w	r5, [r6], #1
  40d5e4:	e000      	b.n	40d5e8 <__strtok_r+0x28>
  40d5e6:	b173      	cbz	r3, 40d606 <__strtok_r+0x46>
  40d5e8:	f814 3b01 	ldrb.w	r3, [r4], #1
  40d5ec:	429d      	cmp	r5, r3
  40d5ee:	d1fa      	bne.n	40d5e6 <__strtok_r+0x26>
  40d5f0:	b15d      	cbz	r5, 40d60a <__strtok_r+0x4a>
  40d5f2:	2300      	movs	r3, #0
  40d5f4:	703b      	strb	r3, [r7, #0]
  40d5f6:	6016      	str	r6, [r2, #0]
  40d5f8:	4606      	mov	r6, r0
  40d5fa:	4630      	mov	r0, r6
  40d5fc:	bcf0      	pop	{r4, r5, r6, r7}
  40d5fe:	4770      	bx	lr
  40d600:	b163      	cbz	r3, 40d61c <__strtok_r+0x5c>
  40d602:	4638      	mov	r0, r7
  40d604:	e7de      	b.n	40d5c4 <__strtok_r+0x4>
  40d606:	4637      	mov	r7, r6
  40d608:	e7e8      	b.n	40d5dc <__strtok_r+0x1c>
  40d60a:	462e      	mov	r6, r5
  40d60c:	e7f3      	b.n	40d5f6 <__strtok_r+0x36>
  40d60e:	6810      	ldr	r0, [r2, #0]
  40d610:	2800      	cmp	r0, #0
  40d612:	d1d7      	bne.n	40d5c4 <__strtok_r+0x4>
  40d614:	4606      	mov	r6, r0
  40d616:	e7f0      	b.n	40d5fa <__strtok_r+0x3a>
  40d618:	6016      	str	r6, [r2, #0]
  40d61a:	e7ee      	b.n	40d5fa <__strtok_r+0x3a>
  40d61c:	6017      	str	r7, [r2, #0]
  40d61e:	4606      	mov	r6, r0
  40d620:	7003      	strb	r3, [r0, #0]
  40d622:	e7ea      	b.n	40d5fa <__strtok_r+0x3a>

0040d624 <_strtol_r>:
  40d624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d628:	4c47      	ldr	r4, [pc, #284]	; (40d748 <_strtol_r+0x124>)
  40d62a:	4683      	mov	fp, r0
  40d62c:	460e      	mov	r6, r1
  40d62e:	f8d4 e000 	ldr.w	lr, [r4]
  40d632:	e000      	b.n	40d636 <_strtol_r+0x12>
  40d634:	4626      	mov	r6, r4
  40d636:	4634      	mov	r4, r6
  40d638:	f814 5b01 	ldrb.w	r5, [r4], #1
  40d63c:	eb0e 0005 	add.w	r0, lr, r5
  40d640:	7840      	ldrb	r0, [r0, #1]
  40d642:	f000 0008 	and.w	r0, r0, #8
  40d646:	f000 08ff 	and.w	r8, r0, #255	; 0xff
  40d64a:	2800      	cmp	r0, #0
  40d64c:	d1f2      	bne.n	40d634 <_strtol_r+0x10>
  40d64e:	2d2d      	cmp	r5, #45	; 0x2d
  40d650:	d05c      	beq.n	40d70c <_strtol_r+0xe8>
  40d652:	2d2b      	cmp	r5, #43	; 0x2b
  40d654:	bf04      	itt	eq
  40d656:	7875      	ldrbeq	r5, [r6, #1]
  40d658:	1cb4      	addeq	r4, r6, #2
  40d65a:	2b00      	cmp	r3, #0
  40d65c:	d03e      	beq.n	40d6dc <_strtol_r+0xb8>
  40d65e:	2b10      	cmp	r3, #16
  40d660:	d060      	beq.n	40d724 <_strtol_r+0x100>
  40d662:	469a      	mov	sl, r3
  40d664:	f1b8 0f00 	cmp.w	r8, #0
  40d668:	bf0c      	ite	eq
  40d66a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40d66e:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  40d672:	fbb0 f9fa 	udiv	r9, r0, sl
  40d676:	2700      	movs	r7, #0
  40d678:	46bc      	mov	ip, r7
  40d67a:	fb0a 0019 	mls	r0, sl, r9, r0
  40d67e:	e00c      	b.n	40d69a <_strtol_r+0x76>
  40d680:	3d30      	subs	r5, #48	; 0x30
  40d682:	42ab      	cmp	r3, r5
  40d684:	dd19      	ble.n	40d6ba <_strtol_r+0x96>
  40d686:	1c7e      	adds	r6, r7, #1
  40d688:	d005      	beq.n	40d696 <_strtol_r+0x72>
  40d68a:	45cc      	cmp	ip, r9
  40d68c:	d823      	bhi.n	40d6d6 <_strtol_r+0xb2>
  40d68e:	d020      	beq.n	40d6d2 <_strtol_r+0xae>
  40d690:	fb0a 5c0c 	mla	ip, sl, ip, r5
  40d694:	2701      	movs	r7, #1
  40d696:	f814 5b01 	ldrb.w	r5, [r4], #1
  40d69a:	eb0e 0605 	add.w	r6, lr, r5
  40d69e:	7876      	ldrb	r6, [r6, #1]
  40d6a0:	f016 0f04 	tst.w	r6, #4
  40d6a4:	d1ec      	bne.n	40d680 <_strtol_r+0x5c>
  40d6a6:	f016 0603 	ands.w	r6, r6, #3
  40d6aa:	d006      	beq.n	40d6ba <_strtol_r+0x96>
  40d6ac:	2e01      	cmp	r6, #1
  40d6ae:	bf14      	ite	ne
  40d6b0:	2657      	movne	r6, #87	; 0x57
  40d6b2:	2637      	moveq	r6, #55	; 0x37
  40d6b4:	1bad      	subs	r5, r5, r6
  40d6b6:	42ab      	cmp	r3, r5
  40d6b8:	dce5      	bgt.n	40d686 <_strtol_r+0x62>
  40d6ba:	1c7b      	adds	r3, r7, #1
  40d6bc:	d016      	beq.n	40d6ec <_strtol_r+0xc8>
  40d6be:	f1b8 0f00 	cmp.w	r8, #0
  40d6c2:	d110      	bne.n	40d6e6 <_strtol_r+0xc2>
  40d6c4:	4660      	mov	r0, ip
  40d6c6:	2a00      	cmp	r2, #0
  40d6c8:	d039      	beq.n	40d73e <_strtol_r+0x11a>
  40d6ca:	b9df      	cbnz	r7, 40d704 <_strtol_r+0xe0>
  40d6cc:	6011      	str	r1, [r2, #0]
  40d6ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d6d2:	4285      	cmp	r5, r0
  40d6d4:	dddc      	ble.n	40d690 <_strtol_r+0x6c>
  40d6d6:	f04f 37ff 	mov.w	r7, #4294967295
  40d6da:	e7dc      	b.n	40d696 <_strtol_r+0x72>
  40d6dc:	2d30      	cmp	r5, #48	; 0x30
  40d6de:	d01a      	beq.n	40d716 <_strtol_r+0xf2>
  40d6e0:	230a      	movs	r3, #10
  40d6e2:	469a      	mov	sl, r3
  40d6e4:	e7be      	b.n	40d664 <_strtol_r+0x40>
  40d6e6:	f1cc 0c00 	rsb	ip, ip, #0
  40d6ea:	e7eb      	b.n	40d6c4 <_strtol_r+0xa0>
  40d6ec:	f1b8 0f00 	cmp.w	r8, #0
  40d6f0:	f04f 0322 	mov.w	r3, #34	; 0x22
  40d6f4:	bf0c      	ite	eq
  40d6f6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40d6fa:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  40d6fe:	f8cb 3000 	str.w	r3, [fp]
  40d702:	b1f2      	cbz	r2, 40d742 <_strtol_r+0x11e>
  40d704:	1e61      	subs	r1, r4, #1
  40d706:	6011      	str	r1, [r2, #0]
  40d708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d70c:	1cb4      	adds	r4, r6, #2
  40d70e:	7875      	ldrb	r5, [r6, #1]
  40d710:	f04f 0801 	mov.w	r8, #1
  40d714:	e7a1      	b.n	40d65a <_strtol_r+0x36>
  40d716:	7823      	ldrb	r3, [r4, #0]
  40d718:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  40d71c:	2b58      	cmp	r3, #88	; 0x58
  40d71e:	d008      	beq.n	40d732 <_strtol_r+0x10e>
  40d720:	2308      	movs	r3, #8
  40d722:	e79e      	b.n	40d662 <_strtol_r+0x3e>
  40d724:	2d30      	cmp	r5, #48	; 0x30
  40d726:	d19c      	bne.n	40d662 <_strtol_r+0x3e>
  40d728:	7820      	ldrb	r0, [r4, #0]
  40d72a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
  40d72e:	2858      	cmp	r0, #88	; 0x58
  40d730:	d197      	bne.n	40d662 <_strtol_r+0x3e>
  40d732:	f04f 0a10 	mov.w	sl, #16
  40d736:	7865      	ldrb	r5, [r4, #1]
  40d738:	4653      	mov	r3, sl
  40d73a:	3402      	adds	r4, #2
  40d73c:	e792      	b.n	40d664 <_strtol_r+0x40>
  40d73e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d746:	bf00      	nop
  40d748:	200001b8 	.word	0x200001b8

0040d74c <strtol>:
  40d74c:	b410      	push	{r4}
  40d74e:	4c04      	ldr	r4, [pc, #16]	; (40d760 <strtol+0x14>)
  40d750:	4613      	mov	r3, r2
  40d752:	460a      	mov	r2, r1
  40d754:	4601      	mov	r1, r0
  40d756:	6820      	ldr	r0, [r4, #0]
  40d758:	bc10      	pop	{r4}
  40d75a:	f7ff bf63 	b.w	40d624 <_strtol_r>
  40d75e:	bf00      	nop
  40d760:	200005e8 	.word	0x200005e8

0040d764 <_svfprintf_r>:
  40d764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d768:	b0c1      	sub	sp, #260	; 0x104
  40d76a:	460c      	mov	r4, r1
  40d76c:	9109      	str	r1, [sp, #36]	; 0x24
  40d76e:	4615      	mov	r5, r2
  40d770:	930e      	str	r3, [sp, #56]	; 0x38
  40d772:	900a      	str	r0, [sp, #40]	; 0x28
  40d774:	f004 fbb2 	bl	411edc <_localeconv_r>
  40d778:	6803      	ldr	r3, [r0, #0]
  40d77a:	4618      	mov	r0, r3
  40d77c:	9317      	str	r3, [sp, #92]	; 0x5c
  40d77e:	f7fe fc57 	bl	40c030 <strlen>
  40d782:	89a3      	ldrh	r3, [r4, #12]
  40d784:	9016      	str	r0, [sp, #88]	; 0x58
  40d786:	061e      	lsls	r6, r3, #24
  40d788:	d503      	bpl.n	40d792 <_svfprintf_r+0x2e>
  40d78a:	6923      	ldr	r3, [r4, #16]
  40d78c:	2b00      	cmp	r3, #0
  40d78e:	f001 815d 	beq.w	40ea4c <_svfprintf_r+0x12e8>
  40d792:	2300      	movs	r3, #0
  40d794:	461a      	mov	r2, r3
  40d796:	46a8      	mov	r8, r5
  40d798:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40d79c:	f8df a460 	ldr.w	sl, [pc, #1120]	; 40dc00 <_svfprintf_r+0x49c>
  40d7a0:	9312      	str	r3, [sp, #72]	; 0x48
  40d7a2:	9319      	str	r3, [sp, #100]	; 0x64
  40d7a4:	930b      	str	r3, [sp, #44]	; 0x2c
  40d7a6:	9325      	str	r3, [sp, #148]	; 0x94
  40d7a8:	9324      	str	r3, [sp, #144]	; 0x90
  40d7aa:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
  40d7ae:	9214      	str	r2, [sp, #80]	; 0x50
  40d7b0:	9215      	str	r2, [sp, #84]	; 0x54
  40d7b2:	f898 3000 	ldrb.w	r3, [r8]
  40d7b6:	4644      	mov	r4, r8
  40d7b8:	b1eb      	cbz	r3, 40d7f6 <_svfprintf_r+0x92>
  40d7ba:	2b25      	cmp	r3, #37	; 0x25
  40d7bc:	d102      	bne.n	40d7c4 <_svfprintf_r+0x60>
  40d7be:	e01a      	b.n	40d7f6 <_svfprintf_r+0x92>
  40d7c0:	2b25      	cmp	r3, #37	; 0x25
  40d7c2:	d003      	beq.n	40d7cc <_svfprintf_r+0x68>
  40d7c4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40d7c8:	2b00      	cmp	r3, #0
  40d7ca:	d1f9      	bne.n	40d7c0 <_svfprintf_r+0x5c>
  40d7cc:	ebc8 0504 	rsb	r5, r8, r4
  40d7d0:	b18d      	cbz	r5, 40d7f6 <_svfprintf_r+0x92>
  40d7d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40d7d4:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40d7d6:	3301      	adds	r3, #1
  40d7d8:	442a      	add	r2, r5
  40d7da:	2b07      	cmp	r3, #7
  40d7dc:	f8c9 8000 	str.w	r8, [r9]
  40d7e0:	f8c9 5004 	str.w	r5, [r9, #4]
  40d7e4:	9225      	str	r2, [sp, #148]	; 0x94
  40d7e6:	9324      	str	r3, [sp, #144]	; 0x90
  40d7e8:	f300 8332 	bgt.w	40de50 <_svfprintf_r+0x6ec>
  40d7ec:	f109 0908 	add.w	r9, r9, #8
  40d7f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40d7f2:	442b      	add	r3, r5
  40d7f4:	930b      	str	r3, [sp, #44]	; 0x2c
  40d7f6:	7823      	ldrb	r3, [r4, #0]
  40d7f8:	2b00      	cmp	r3, #0
  40d7fa:	f000 81ea 	beq.w	40dbd2 <_svfprintf_r+0x46e>
  40d7fe:	f04f 3bff 	mov.w	fp, #4294967295
  40d802:	465d      	mov	r5, fp
  40d804:	2300      	movs	r3, #0
  40d806:	461a      	mov	r2, r3
  40d808:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40d80c:	4619      	mov	r1, r3
  40d80e:	930c      	str	r3, [sp, #48]	; 0x30
  40d810:	9307      	str	r3, [sp, #28]
  40d812:	7863      	ldrb	r3, [r4, #1]
  40d814:	f104 0801 	add.w	r8, r4, #1
  40d818:	f108 0801 	add.w	r8, r8, #1
  40d81c:	f1a3 0020 	sub.w	r0, r3, #32
  40d820:	2858      	cmp	r0, #88	; 0x58
  40d822:	f200 8645 	bhi.w	40e4b0 <_svfprintf_r+0xd4c>
  40d826:	e8df f010 	tbh	[pc, r0, lsl #1]
  40d82a:	03f3      	.short	0x03f3
  40d82c:	06430643 	.word	0x06430643
  40d830:	064303fc 	.word	0x064303fc
  40d834:	06430643 	.word	0x06430643
  40d838:	06430643 	.word	0x06430643
  40d83c:	00590643 	.word	0x00590643
  40d840:	06430404 	.word	0x06430404
  40d844:	03d00066 	.word	0x03d00066
  40d848:	03ec0643 	.word	0x03ec0643
  40d84c:	05bc05bc 	.word	0x05bc05bc
  40d850:	05bc05bc 	.word	0x05bc05bc
  40d854:	05bc05bc 	.word	0x05bc05bc
  40d858:	05bc05bc 	.word	0x05bc05bc
  40d85c:	064305bc 	.word	0x064305bc
  40d860:	06430643 	.word	0x06430643
  40d864:	06430643 	.word	0x06430643
  40d868:	06430643 	.word	0x06430643
  40d86c:	06430643 	.word	0x06430643
  40d870:	05e20643 	.word	0x05e20643
  40d874:	064304f7 	.word	0x064304f7
  40d878:	064304f7 	.word	0x064304f7
  40d87c:	06430643 	.word	0x06430643
  40d880:	05420643 	.word	0x05420643
  40d884:	06430643 	.word	0x06430643
  40d888:	0643054a 	.word	0x0643054a
  40d88c:	06430643 	.word	0x06430643
  40d890:	06430643 	.word	0x06430643
  40d894:	06430574 	.word	0x06430574
  40d898:	05cd0643 	.word	0x05cd0643
  40d89c:	06430643 	.word	0x06430643
  40d8a0:	06430643 	.word	0x06430643
  40d8a4:	06430643 	.word	0x06430643
  40d8a8:	06430643 	.word	0x06430643
  40d8ac:	06430643 	.word	0x06430643
  40d8b0:	060e061d 	.word	0x060e061d
  40d8b4:	04f704f7 	.word	0x04f704f7
  40d8b8:	061504f7 	.word	0x061504f7
  40d8bc:	0643060e 	.word	0x0643060e
  40d8c0:	04a30643 	.word	0x04a30643
  40d8c4:	05a80643 	.word	0x05a80643
  40d8c8:	006d04ae 	.word	0x006d04ae
  40d8cc:	0643040a 	.word	0x0643040a
  40d8d0:	06430412 	.word	0x06430412
  40d8d4:	06430435 	.word	0x06430435
  40d8d8:	04700643 	.word	0x04700643
  40d8dc:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40d8de:	6823      	ldr	r3, [r4, #0]
  40d8e0:	4618      	mov	r0, r3
  40d8e2:	930c      	str	r3, [sp, #48]	; 0x30
  40d8e4:	4623      	mov	r3, r4
  40d8e6:	2800      	cmp	r0, #0
  40d8e8:	f103 0304 	add.w	r3, r3, #4
  40d8ec:	930e      	str	r3, [sp, #56]	; 0x38
  40d8ee:	da06      	bge.n	40d8fe <_svfprintf_r+0x19a>
  40d8f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d8f2:	425b      	negs	r3, r3
  40d8f4:	930c      	str	r3, [sp, #48]	; 0x30
  40d8f6:	9b07      	ldr	r3, [sp, #28]
  40d8f8:	f043 0304 	orr.w	r3, r3, #4
  40d8fc:	9307      	str	r3, [sp, #28]
  40d8fe:	f898 3000 	ldrb.w	r3, [r8]
  40d902:	e789      	b.n	40d818 <_svfprintf_r+0xb4>
  40d904:	46ab      	mov	fp, r5
  40d906:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40d908:	2700      	movs	r7, #0
  40d90a:	9807      	ldr	r0, [sp, #28]
  40d90c:	2130      	movs	r1, #48	; 0x30
  40d90e:	2378      	movs	r3, #120	; 0x78
  40d910:	45bb      	cmp	fp, r7
  40d912:	6814      	ldr	r4, [r2, #0]
  40d914:	f88d 1070 	strb.w	r1, [sp, #112]	; 0x70
  40d918:	f102 0204 	add.w	r2, r2, #4
  40d91c:	f04f 0500 	mov.w	r5, #0
  40d920:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
  40d924:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40d928:	f040 0102 	orr.w	r1, r0, #2
  40d92c:	f2c0 863d 	blt.w	40e5aa <_svfprintf_r+0xe46>
  40d930:	f020 0180 	bic.w	r1, r0, #128	; 0x80
  40d934:	f041 0102 	orr.w	r1, r1, #2
  40d938:	9107      	str	r1, [sp, #28]
  40d93a:	ea54 0105 	orrs.w	r1, r4, r5
  40d93e:	920e      	str	r2, [sp, #56]	; 0x38
  40d940:	9311      	str	r3, [sp, #68]	; 0x44
  40d942:	48ad      	ldr	r0, [pc, #692]	; (40dbf8 <_svfprintf_r+0x494>)
  40d944:	f000 8131 	beq.w	40dbaa <_svfprintf_r+0x446>
  40d948:	ae30      	add	r6, sp, #192	; 0xc0
  40d94a:	0923      	lsrs	r3, r4, #4
  40d94c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40d950:	0929      	lsrs	r1, r5, #4
  40d952:	f004 020f 	and.w	r2, r4, #15
  40d956:	460d      	mov	r5, r1
  40d958:	461c      	mov	r4, r3
  40d95a:	5c83      	ldrb	r3, [r0, r2]
  40d95c:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40d960:	ea54 0305 	orrs.w	r3, r4, r5
  40d964:	d1f1      	bne.n	40d94a <_svfprintf_r+0x1e6>
  40d966:	ab30      	add	r3, sp, #192	; 0xc0
  40d968:	1b9b      	subs	r3, r3, r6
  40d96a:	930d      	str	r3, [sp, #52]	; 0x34
  40d96c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40d96e:	455b      	cmp	r3, fp
  40d970:	bfb8      	it	lt
  40d972:	465b      	movlt	r3, fp
  40d974:	9308      	str	r3, [sp, #32]
  40d976:	2300      	movs	r3, #0
  40d978:	9313      	str	r3, [sp, #76]	; 0x4c
  40d97a:	b117      	cbz	r7, 40d982 <_svfprintf_r+0x21e>
  40d97c:	9b08      	ldr	r3, [sp, #32]
  40d97e:	3301      	adds	r3, #1
  40d980:	9308      	str	r3, [sp, #32]
  40d982:	9b07      	ldr	r3, [sp, #28]
  40d984:	f013 0302 	ands.w	r3, r3, #2
  40d988:	930f      	str	r3, [sp, #60]	; 0x3c
  40d98a:	d002      	beq.n	40d992 <_svfprintf_r+0x22e>
  40d98c:	9b08      	ldr	r3, [sp, #32]
  40d98e:	3302      	adds	r3, #2
  40d990:	9308      	str	r3, [sp, #32]
  40d992:	9b07      	ldr	r3, [sp, #28]
  40d994:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  40d998:	9310      	str	r3, [sp, #64]	; 0x40
  40d99a:	f040 8118 	bne.w	40dbce <_svfprintf_r+0x46a>
  40d99e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d9a0:	9a08      	ldr	r2, [sp, #32]
  40d9a2:	1a9d      	subs	r5, r3, r2
  40d9a4:	2d00      	cmp	r5, #0
  40d9a6:	f340 8112 	ble.w	40dbce <_svfprintf_r+0x46a>
  40d9aa:	2d10      	cmp	r5, #16
  40d9ac:	9925      	ldr	r1, [sp, #148]	; 0x94
  40d9ae:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40d9b0:	4f92      	ldr	r7, [pc, #584]	; (40dbfc <_svfprintf_r+0x498>)
  40d9b2:	dd27      	ble.n	40da04 <_svfprintf_r+0x2a0>
  40d9b4:	9618      	str	r6, [sp, #96]	; 0x60
  40d9b6:	4648      	mov	r0, r9
  40d9b8:	2410      	movs	r4, #16
  40d9ba:	46b9      	mov	r9, r7
  40d9bc:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40d9be:	462f      	mov	r7, r5
  40d9c0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d9c2:	e004      	b.n	40d9ce <_svfprintf_r+0x26a>
  40d9c4:	3f10      	subs	r7, #16
  40d9c6:	2f10      	cmp	r7, #16
  40d9c8:	f100 0008 	add.w	r0, r0, #8
  40d9cc:	dd16      	ble.n	40d9fc <_svfprintf_r+0x298>
  40d9ce:	3201      	adds	r2, #1
  40d9d0:	4b8a      	ldr	r3, [pc, #552]	; (40dbfc <_svfprintf_r+0x498>)
  40d9d2:	3110      	adds	r1, #16
  40d9d4:	2a07      	cmp	r2, #7
  40d9d6:	9125      	str	r1, [sp, #148]	; 0x94
  40d9d8:	9224      	str	r2, [sp, #144]	; 0x90
  40d9da:	e880 0018 	stmia.w	r0, {r3, r4}
  40d9de:	ddf1      	ble.n	40d9c4 <_svfprintf_r+0x260>
  40d9e0:	aa23      	add	r2, sp, #140	; 0x8c
  40d9e2:	4631      	mov	r1, r6
  40d9e4:	4628      	mov	r0, r5
  40d9e6:	f005 fd01 	bl	4133ec <__ssprint_r>
  40d9ea:	2800      	cmp	r0, #0
  40d9ec:	f040 80f8 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40d9f0:	3f10      	subs	r7, #16
  40d9f2:	2f10      	cmp	r7, #16
  40d9f4:	a830      	add	r0, sp, #192	; 0xc0
  40d9f6:	9925      	ldr	r1, [sp, #148]	; 0x94
  40d9f8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40d9fa:	dce8      	bgt.n	40d9ce <_svfprintf_r+0x26a>
  40d9fc:	463d      	mov	r5, r7
  40d9fe:	464f      	mov	r7, r9
  40da00:	4681      	mov	r9, r0
  40da02:	9e18      	ldr	r6, [sp, #96]	; 0x60
  40da04:	3201      	adds	r2, #1
  40da06:	186c      	adds	r4, r5, r1
  40da08:	2a07      	cmp	r2, #7
  40da0a:	9425      	str	r4, [sp, #148]	; 0x94
  40da0c:	9224      	str	r2, [sp, #144]	; 0x90
  40da0e:	f8c9 7000 	str.w	r7, [r9]
  40da12:	f8c9 5004 	str.w	r5, [r9, #4]
  40da16:	f300 80d0 	bgt.w	40dbba <_svfprintf_r+0x456>
  40da1a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40da1e:	f109 0908 	add.w	r9, r9, #8
  40da22:	b177      	cbz	r7, 40da42 <_svfprintf_r+0x2de>
  40da24:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40da26:	3401      	adds	r4, #1
  40da28:	3301      	adds	r3, #1
  40da2a:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  40da2e:	2201      	movs	r2, #1
  40da30:	2b07      	cmp	r3, #7
  40da32:	9425      	str	r4, [sp, #148]	; 0x94
  40da34:	9324      	str	r3, [sp, #144]	; 0x90
  40da36:	e889 0006 	stmia.w	r9, {r1, r2}
  40da3a:	f300 8220 	bgt.w	40de7e <_svfprintf_r+0x71a>
  40da3e:	f109 0908 	add.w	r9, r9, #8
  40da42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40da44:	b16b      	cbz	r3, 40da62 <_svfprintf_r+0x2fe>
  40da46:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40da48:	3402      	adds	r4, #2
  40da4a:	3301      	adds	r3, #1
  40da4c:	a91c      	add	r1, sp, #112	; 0x70
  40da4e:	2202      	movs	r2, #2
  40da50:	2b07      	cmp	r3, #7
  40da52:	9425      	str	r4, [sp, #148]	; 0x94
  40da54:	9324      	str	r3, [sp, #144]	; 0x90
  40da56:	e889 0006 	stmia.w	r9, {r1, r2}
  40da5a:	f300 821c 	bgt.w	40de96 <_svfprintf_r+0x732>
  40da5e:	f109 0908 	add.w	r9, r9, #8
  40da62:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40da64:	2b80      	cmp	r3, #128	; 0x80
  40da66:	f000 812c 	beq.w	40dcc2 <_svfprintf_r+0x55e>
  40da6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40da6c:	ebc3 070b 	rsb	r7, r3, fp
  40da70:	2f00      	cmp	r7, #0
  40da72:	dd33      	ble.n	40dadc <_svfprintf_r+0x378>
  40da74:	4a62      	ldr	r2, [pc, #392]	; (40dc00 <_svfprintf_r+0x49c>)
  40da76:	2f10      	cmp	r7, #16
  40da78:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40da7a:	920f      	str	r2, [sp, #60]	; 0x3c
  40da7c:	dd22      	ble.n	40dac4 <_svfprintf_r+0x360>
  40da7e:	4622      	mov	r2, r4
  40da80:	f04f 0b10 	mov.w	fp, #16
  40da84:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40da86:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40da88:	e004      	b.n	40da94 <_svfprintf_r+0x330>
  40da8a:	3f10      	subs	r7, #16
  40da8c:	2f10      	cmp	r7, #16
  40da8e:	f109 0908 	add.w	r9, r9, #8
  40da92:	dd16      	ble.n	40dac2 <_svfprintf_r+0x35e>
  40da94:	3301      	adds	r3, #1
  40da96:	3210      	adds	r2, #16
  40da98:	2b07      	cmp	r3, #7
  40da9a:	9225      	str	r2, [sp, #148]	; 0x94
  40da9c:	9324      	str	r3, [sp, #144]	; 0x90
  40da9e:	e889 0c00 	stmia.w	r9, {sl, fp}
  40daa2:	ddf2      	ble.n	40da8a <_svfprintf_r+0x326>
  40daa4:	aa23      	add	r2, sp, #140	; 0x8c
  40daa6:	4621      	mov	r1, r4
  40daa8:	4628      	mov	r0, r5
  40daaa:	f005 fc9f 	bl	4133ec <__ssprint_r>
  40daae:	2800      	cmp	r0, #0
  40dab0:	f040 8096 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40dab4:	3f10      	subs	r7, #16
  40dab6:	2f10      	cmp	r7, #16
  40dab8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40dabc:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40dabe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40dac0:	dce8      	bgt.n	40da94 <_svfprintf_r+0x330>
  40dac2:	4614      	mov	r4, r2
  40dac4:	3301      	adds	r3, #1
  40dac6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40dac8:	443c      	add	r4, r7
  40daca:	2b07      	cmp	r3, #7
  40dacc:	9425      	str	r4, [sp, #148]	; 0x94
  40dace:	9324      	str	r3, [sp, #144]	; 0x90
  40dad0:	e889 0084 	stmia.w	r9, {r2, r7}
  40dad4:	f300 81c7 	bgt.w	40de66 <_svfprintf_r+0x702>
  40dad8:	f109 0908 	add.w	r9, r9, #8
  40dadc:	9b07      	ldr	r3, [sp, #28]
  40dade:	05da      	lsls	r2, r3, #23
  40dae0:	f100 8090 	bmi.w	40dc04 <_svfprintf_r+0x4a0>
  40dae4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40dae6:	990d      	ldr	r1, [sp, #52]	; 0x34
  40dae8:	3301      	adds	r3, #1
  40daea:	440c      	add	r4, r1
  40daec:	2b07      	cmp	r3, #7
  40daee:	9425      	str	r4, [sp, #148]	; 0x94
  40daf0:	f8c9 6000 	str.w	r6, [r9]
  40daf4:	f8c9 1004 	str.w	r1, [r9, #4]
  40daf8:	9324      	str	r3, [sp, #144]	; 0x90
  40dafa:	f300 81e2 	bgt.w	40dec2 <_svfprintf_r+0x75e>
  40dafe:	f109 0908 	add.w	r9, r9, #8
  40db02:	9b07      	ldr	r3, [sp, #28]
  40db04:	0759      	lsls	r1, r3, #29
  40db06:	d536      	bpl.n	40db76 <_svfprintf_r+0x412>
  40db08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40db0a:	9a08      	ldr	r2, [sp, #32]
  40db0c:	1a9d      	subs	r5, r3, r2
  40db0e:	2d00      	cmp	r5, #0
  40db10:	dd31      	ble.n	40db76 <_svfprintf_r+0x412>
  40db12:	2d10      	cmp	r5, #16
  40db14:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40db16:	4f39      	ldr	r7, [pc, #228]	; (40dbfc <_svfprintf_r+0x498>)
  40db18:	dd22      	ble.n	40db60 <_svfprintf_r+0x3fc>
  40db1a:	4622      	mov	r2, r4
  40db1c:	2610      	movs	r6, #16
  40db1e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40db22:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40db24:	e004      	b.n	40db30 <_svfprintf_r+0x3cc>
  40db26:	3d10      	subs	r5, #16
  40db28:	2d10      	cmp	r5, #16
  40db2a:	f109 0908 	add.w	r9, r9, #8
  40db2e:	dd16      	ble.n	40db5e <_svfprintf_r+0x3fa>
  40db30:	3301      	adds	r3, #1
  40db32:	4932      	ldr	r1, [pc, #200]	; (40dbfc <_svfprintf_r+0x498>)
  40db34:	3210      	adds	r2, #16
  40db36:	2b07      	cmp	r3, #7
  40db38:	9225      	str	r2, [sp, #148]	; 0x94
  40db3a:	9324      	str	r3, [sp, #144]	; 0x90
  40db3c:	e889 0042 	stmia.w	r9, {r1, r6}
  40db40:	ddf1      	ble.n	40db26 <_svfprintf_r+0x3c2>
  40db42:	aa23      	add	r2, sp, #140	; 0x8c
  40db44:	4621      	mov	r1, r4
  40db46:	4658      	mov	r0, fp
  40db48:	f005 fc50 	bl	4133ec <__ssprint_r>
  40db4c:	2800      	cmp	r0, #0
  40db4e:	d147      	bne.n	40dbe0 <_svfprintf_r+0x47c>
  40db50:	3d10      	subs	r5, #16
  40db52:	2d10      	cmp	r5, #16
  40db54:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40db58:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40db5a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40db5c:	dce8      	bgt.n	40db30 <_svfprintf_r+0x3cc>
  40db5e:	4614      	mov	r4, r2
  40db60:	3301      	adds	r3, #1
  40db62:	442c      	add	r4, r5
  40db64:	2b07      	cmp	r3, #7
  40db66:	9425      	str	r4, [sp, #148]	; 0x94
  40db68:	9324      	str	r3, [sp, #144]	; 0x90
  40db6a:	f8c9 7000 	str.w	r7, [r9]
  40db6e:	f8c9 5004 	str.w	r5, [r9, #4]
  40db72:	f300 8492 	bgt.w	40e49a <_svfprintf_r+0xd36>
  40db76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40db78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40db7a:	9908      	ldr	r1, [sp, #32]
  40db7c:	428a      	cmp	r2, r1
  40db7e:	bfac      	ite	ge
  40db80:	189b      	addge	r3, r3, r2
  40db82:	185b      	addlt	r3, r3, r1
  40db84:	930b      	str	r3, [sp, #44]	; 0x2c
  40db86:	2c00      	cmp	r4, #0
  40db88:	f040 8159 	bne.w	40de3e <_svfprintf_r+0x6da>
  40db8c:	2300      	movs	r3, #0
  40db8e:	9324      	str	r3, [sp, #144]	; 0x90
  40db90:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40db94:	e60d      	b.n	40d7b2 <_svfprintf_r+0x4e>
  40db96:	2700      	movs	r7, #0
  40db98:	45bb      	cmp	fp, r7
  40db9a:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40db9e:	f2c0 850e 	blt.w	40e5be <_svfprintf_r+0xe5a>
  40dba2:	9b07      	ldr	r3, [sp, #28]
  40dba4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40dba8:	9307      	str	r3, [sp, #28]
  40dbaa:	f1bb 0f00 	cmp.w	fp, #0
  40dbae:	f000 846c 	beq.w	40e48a <_svfprintf_r+0xd26>
  40dbb2:	2400      	movs	r4, #0
  40dbb4:	2500      	movs	r5, #0
  40dbb6:	2700      	movs	r7, #0
  40dbb8:	e6c6      	b.n	40d948 <_svfprintf_r+0x1e4>
  40dbba:	aa23      	add	r2, sp, #140	; 0x8c
  40dbbc:	9909      	ldr	r1, [sp, #36]	; 0x24
  40dbbe:	980a      	ldr	r0, [sp, #40]	; 0x28
  40dbc0:	f005 fc14 	bl	4133ec <__ssprint_r>
  40dbc4:	b960      	cbnz	r0, 40dbe0 <_svfprintf_r+0x47c>
  40dbc6:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40dbca:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40dbce:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40dbd0:	e727      	b.n	40da22 <_svfprintf_r+0x2be>
  40dbd2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40dbd4:	b123      	cbz	r3, 40dbe0 <_svfprintf_r+0x47c>
  40dbd6:	980a      	ldr	r0, [sp, #40]	; 0x28
  40dbd8:	aa23      	add	r2, sp, #140	; 0x8c
  40dbda:	9909      	ldr	r1, [sp, #36]	; 0x24
  40dbdc:	f005 fc06 	bl	4133ec <__ssprint_r>
  40dbe0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40dbe2:	899b      	ldrh	r3, [r3, #12]
  40dbe4:	f013 0f40 	tst.w	r3, #64	; 0x40
  40dbe8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40dbea:	bf18      	it	ne
  40dbec:	f04f 33ff 	movne.w	r3, #4294967295
  40dbf0:	4618      	mov	r0, r3
  40dbf2:	b041      	add	sp, #260	; 0x104
  40dbf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40dbf8:	00414de0 	.word	0x00414de0
  40dbfc:	00414e00 	.word	0x00414e00
  40dc00:	00414dac 	.word	0x00414dac
  40dc04:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40dc06:	2b65      	cmp	r3, #101	; 0x65
  40dc08:	f340 809f 	ble.w	40dd4a <_svfprintf_r+0x5e6>
  40dc0c:	9814      	ldr	r0, [sp, #80]	; 0x50
  40dc0e:	9915      	ldr	r1, [sp, #84]	; 0x54
  40dc10:	2200      	movs	r2, #0
  40dc12:	2300      	movs	r3, #0
  40dc14:	f7fd fafc 	bl	40b210 <__aeabi_dcmpeq>
  40dc18:	2800      	cmp	r0, #0
  40dc1a:	f000 8163 	beq.w	40dee4 <_svfprintf_r+0x780>
  40dc1e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40dc20:	49ae      	ldr	r1, [pc, #696]	; (40dedc <_svfprintf_r+0x778>)
  40dc22:	3301      	adds	r3, #1
  40dc24:	3401      	adds	r4, #1
  40dc26:	2201      	movs	r2, #1
  40dc28:	2b07      	cmp	r3, #7
  40dc2a:	9425      	str	r4, [sp, #148]	; 0x94
  40dc2c:	9324      	str	r3, [sp, #144]	; 0x90
  40dc2e:	e889 0006 	stmia.w	r9, {r1, r2}
  40dc32:	f300 8453 	bgt.w	40e4dc <_svfprintf_r+0xd78>
  40dc36:	f109 0908 	add.w	r9, r9, #8
  40dc3a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40dc3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40dc3e:	4293      	cmp	r3, r2
  40dc40:	db03      	blt.n	40dc4a <_svfprintf_r+0x4e6>
  40dc42:	9b07      	ldr	r3, [sp, #28]
  40dc44:	07db      	lsls	r3, r3, #31
  40dc46:	f57f af5c 	bpl.w	40db02 <_svfprintf_r+0x39e>
  40dc4a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40dc4c:	9916      	ldr	r1, [sp, #88]	; 0x58
  40dc4e:	3301      	adds	r3, #1
  40dc50:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40dc52:	440c      	add	r4, r1
  40dc54:	2b07      	cmp	r3, #7
  40dc56:	9425      	str	r4, [sp, #148]	; 0x94
  40dc58:	f8c9 2000 	str.w	r2, [r9]
  40dc5c:	f8c9 1004 	str.w	r1, [r9, #4]
  40dc60:	9324      	str	r3, [sp, #144]	; 0x90
  40dc62:	f300 86e6 	bgt.w	40ea32 <_svfprintf_r+0x12ce>
  40dc66:	f109 0908 	add.w	r9, r9, #8
  40dc6a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40dc6c:	1e5d      	subs	r5, r3, #1
  40dc6e:	2d00      	cmp	r5, #0
  40dc70:	f77f af47 	ble.w	40db02 <_svfprintf_r+0x39e>
  40dc74:	4a9a      	ldr	r2, [pc, #616]	; (40dee0 <_svfprintf_r+0x77c>)
  40dc76:	2d10      	cmp	r5, #16
  40dc78:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40dc7a:	920f      	str	r2, [sp, #60]	; 0x3c
  40dc7c:	f340 8117 	ble.w	40deae <_svfprintf_r+0x74a>
  40dc80:	2610      	movs	r6, #16
  40dc82:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40dc84:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40dc88:	e005      	b.n	40dc96 <_svfprintf_r+0x532>
  40dc8a:	f109 0908 	add.w	r9, r9, #8
  40dc8e:	3d10      	subs	r5, #16
  40dc90:	2d10      	cmp	r5, #16
  40dc92:	f340 810c 	ble.w	40deae <_svfprintf_r+0x74a>
  40dc96:	3301      	adds	r3, #1
  40dc98:	3410      	adds	r4, #16
  40dc9a:	2b07      	cmp	r3, #7
  40dc9c:	9425      	str	r4, [sp, #148]	; 0x94
  40dc9e:	9324      	str	r3, [sp, #144]	; 0x90
  40dca0:	f8c9 a000 	str.w	sl, [r9]
  40dca4:	f8c9 6004 	str.w	r6, [r9, #4]
  40dca8:	ddef      	ble.n	40dc8a <_svfprintf_r+0x526>
  40dcaa:	aa23      	add	r2, sp, #140	; 0x8c
  40dcac:	4659      	mov	r1, fp
  40dcae:	4638      	mov	r0, r7
  40dcb0:	f005 fb9c 	bl	4133ec <__ssprint_r>
  40dcb4:	2800      	cmp	r0, #0
  40dcb6:	d193      	bne.n	40dbe0 <_svfprintf_r+0x47c>
  40dcb8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40dcbc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40dcbe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40dcc0:	e7e5      	b.n	40dc8e <_svfprintf_r+0x52a>
  40dcc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40dcc4:	9a08      	ldr	r2, [sp, #32]
  40dcc6:	1a9f      	subs	r7, r3, r2
  40dcc8:	2f00      	cmp	r7, #0
  40dcca:	f77f aece 	ble.w	40da6a <_svfprintf_r+0x306>
  40dcce:	4a84      	ldr	r2, [pc, #528]	; (40dee0 <_svfprintf_r+0x77c>)
  40dcd0:	2f10      	cmp	r7, #16
  40dcd2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40dcd4:	920f      	str	r2, [sp, #60]	; 0x3c
  40dcd6:	dd2b      	ble.n	40dd30 <_svfprintf_r+0x5cc>
  40dcd8:	464a      	mov	r2, r9
  40dcda:	4621      	mov	r1, r4
  40dcdc:	46b9      	mov	r9, r7
  40dcde:	2510      	movs	r5, #16
  40dce0:	4637      	mov	r7, r6
  40dce2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40dce4:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40dce6:	e006      	b.n	40dcf6 <_svfprintf_r+0x592>
  40dce8:	f1a9 0910 	sub.w	r9, r9, #16
  40dcec:	f1b9 0f10 	cmp.w	r9, #16
  40dcf0:	f102 0208 	add.w	r2, r2, #8
  40dcf4:	dd18      	ble.n	40dd28 <_svfprintf_r+0x5c4>
  40dcf6:	3301      	adds	r3, #1
  40dcf8:	3110      	adds	r1, #16
  40dcfa:	2b07      	cmp	r3, #7
  40dcfc:	9125      	str	r1, [sp, #148]	; 0x94
  40dcfe:	9324      	str	r3, [sp, #144]	; 0x90
  40dd00:	f8c2 a000 	str.w	sl, [r2]
  40dd04:	6055      	str	r5, [r2, #4]
  40dd06:	ddef      	ble.n	40dce8 <_svfprintf_r+0x584>
  40dd08:	aa23      	add	r2, sp, #140	; 0x8c
  40dd0a:	4631      	mov	r1, r6
  40dd0c:	4620      	mov	r0, r4
  40dd0e:	f005 fb6d 	bl	4133ec <__ssprint_r>
  40dd12:	2800      	cmp	r0, #0
  40dd14:	f47f af64 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40dd18:	f1a9 0910 	sub.w	r9, r9, #16
  40dd1c:	f1b9 0f10 	cmp.w	r9, #16
  40dd20:	aa30      	add	r2, sp, #192	; 0xc0
  40dd22:	9925      	ldr	r1, [sp, #148]	; 0x94
  40dd24:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40dd26:	dce6      	bgt.n	40dcf6 <_svfprintf_r+0x592>
  40dd28:	463e      	mov	r6, r7
  40dd2a:	460c      	mov	r4, r1
  40dd2c:	464f      	mov	r7, r9
  40dd2e:	4691      	mov	r9, r2
  40dd30:	3301      	adds	r3, #1
  40dd32:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40dd34:	443c      	add	r4, r7
  40dd36:	2b07      	cmp	r3, #7
  40dd38:	9425      	str	r4, [sp, #148]	; 0x94
  40dd3a:	9324      	str	r3, [sp, #144]	; 0x90
  40dd3c:	e889 0084 	stmia.w	r9, {r2, r7}
  40dd40:	f300 852b 	bgt.w	40e79a <_svfprintf_r+0x1036>
  40dd44:	f109 0908 	add.w	r9, r9, #8
  40dd48:	e68f      	b.n	40da6a <_svfprintf_r+0x306>
  40dd4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40dd4c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40dd4e:	2b01      	cmp	r3, #1
  40dd50:	f104 0401 	add.w	r4, r4, #1
  40dd54:	f105 0501 	add.w	r5, r5, #1
  40dd58:	f340 84e8 	ble.w	40e72c <_svfprintf_r+0xfc8>
  40dd5c:	2301      	movs	r3, #1
  40dd5e:	2d07      	cmp	r5, #7
  40dd60:	9425      	str	r4, [sp, #148]	; 0x94
  40dd62:	f8c9 6000 	str.w	r6, [r9]
  40dd66:	9524      	str	r5, [sp, #144]	; 0x90
  40dd68:	f8c9 3004 	str.w	r3, [r9, #4]
  40dd6c:	f300 84f9 	bgt.w	40e762 <_svfprintf_r+0xffe>
  40dd70:	f109 0908 	add.w	r9, r9, #8
  40dd74:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40dd76:	3501      	adds	r5, #1
  40dd78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40dd7a:	4414      	add	r4, r2
  40dd7c:	2d07      	cmp	r5, #7
  40dd7e:	9425      	str	r4, [sp, #148]	; 0x94
  40dd80:	9524      	str	r5, [sp, #144]	; 0x90
  40dd82:	f8c9 3000 	str.w	r3, [r9]
  40dd86:	f8c9 2004 	str.w	r2, [r9, #4]
  40dd8a:	f300 84f8 	bgt.w	40e77e <_svfprintf_r+0x101a>
  40dd8e:	f109 0908 	add.w	r9, r9, #8
  40dd92:	2300      	movs	r3, #0
  40dd94:	9814      	ldr	r0, [sp, #80]	; 0x50
  40dd96:	9915      	ldr	r1, [sp, #84]	; 0x54
  40dd98:	2200      	movs	r2, #0
  40dd9a:	f7fd fa39 	bl	40b210 <__aeabi_dcmpeq>
  40dd9e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40dda0:	2800      	cmp	r0, #0
  40dda2:	f000 80ea 	beq.w	40df7a <_svfprintf_r+0x816>
  40dda6:	1e5e      	subs	r6, r3, #1
  40dda8:	2e00      	cmp	r6, #0
  40ddaa:	f340 80f5 	ble.w	40df98 <_svfprintf_r+0x834>
  40ddae:	4b4c      	ldr	r3, [pc, #304]	; (40dee0 <_svfprintf_r+0x77c>)
  40ddb0:	2e10      	cmp	r6, #16
  40ddb2:	930f      	str	r3, [sp, #60]	; 0x3c
  40ddb4:	dd2c      	ble.n	40de10 <_svfprintf_r+0x6ac>
  40ddb6:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  40ddba:	2710      	movs	r7, #16
  40ddbc:	46b0      	mov	r8, r6
  40ddbe:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40ddc2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40ddc4:	e006      	b.n	40ddd4 <_svfprintf_r+0x670>
  40ddc6:	f1a8 0810 	sub.w	r8, r8, #16
  40ddca:	f1b8 0f10 	cmp.w	r8, #16
  40ddce:	f109 0908 	add.w	r9, r9, #8
  40ddd2:	dd1a      	ble.n	40de0a <_svfprintf_r+0x6a6>
  40ddd4:	3501      	adds	r5, #1
  40ddd6:	3410      	adds	r4, #16
  40ddd8:	2d07      	cmp	r5, #7
  40ddda:	9425      	str	r4, [sp, #148]	; 0x94
  40dddc:	9524      	str	r5, [sp, #144]	; 0x90
  40ddde:	f8c9 a000 	str.w	sl, [r9]
  40dde2:	f8c9 7004 	str.w	r7, [r9, #4]
  40dde6:	ddee      	ble.n	40ddc6 <_svfprintf_r+0x662>
  40dde8:	aa23      	add	r2, sp, #140	; 0x8c
  40ddea:	4631      	mov	r1, r6
  40ddec:	4658      	mov	r0, fp
  40ddee:	f005 fafd 	bl	4133ec <__ssprint_r>
  40ddf2:	2800      	cmp	r0, #0
  40ddf4:	f47f aef4 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40ddf8:	f1a8 0810 	sub.w	r8, r8, #16
  40ddfc:	f1b8 0f10 	cmp.w	r8, #16
  40de00:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40de04:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40de06:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40de08:	dce4      	bgt.n	40ddd4 <_svfprintf_r+0x670>
  40de0a:	4646      	mov	r6, r8
  40de0c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40de10:	3501      	adds	r5, #1
  40de12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40de14:	4434      	add	r4, r6
  40de16:	2d07      	cmp	r5, #7
  40de18:	9425      	str	r4, [sp, #148]	; 0x94
  40de1a:	9524      	str	r5, [sp, #144]	; 0x90
  40de1c:	e889 0048 	stmia.w	r9, {r3, r6}
  40de20:	f340 80b8 	ble.w	40df94 <_svfprintf_r+0x830>
  40de24:	aa23      	add	r2, sp, #140	; 0x8c
  40de26:	9909      	ldr	r1, [sp, #36]	; 0x24
  40de28:	980a      	ldr	r0, [sp, #40]	; 0x28
  40de2a:	f005 fadf 	bl	4133ec <__ssprint_r>
  40de2e:	2800      	cmp	r0, #0
  40de30:	f47f aed6 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40de34:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40de36:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40de38:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40de3c:	e0ac      	b.n	40df98 <_svfprintf_r+0x834>
  40de3e:	aa23      	add	r2, sp, #140	; 0x8c
  40de40:	9909      	ldr	r1, [sp, #36]	; 0x24
  40de42:	980a      	ldr	r0, [sp, #40]	; 0x28
  40de44:	f005 fad2 	bl	4133ec <__ssprint_r>
  40de48:	2800      	cmp	r0, #0
  40de4a:	f43f ae9f 	beq.w	40db8c <_svfprintf_r+0x428>
  40de4e:	e6c7      	b.n	40dbe0 <_svfprintf_r+0x47c>
  40de50:	aa23      	add	r2, sp, #140	; 0x8c
  40de52:	9909      	ldr	r1, [sp, #36]	; 0x24
  40de54:	980a      	ldr	r0, [sp, #40]	; 0x28
  40de56:	f005 fac9 	bl	4133ec <__ssprint_r>
  40de5a:	2800      	cmp	r0, #0
  40de5c:	f47f aec0 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40de60:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40de64:	e4c4      	b.n	40d7f0 <_svfprintf_r+0x8c>
  40de66:	aa23      	add	r2, sp, #140	; 0x8c
  40de68:	9909      	ldr	r1, [sp, #36]	; 0x24
  40de6a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40de6c:	f005 fabe 	bl	4133ec <__ssprint_r>
  40de70:	2800      	cmp	r0, #0
  40de72:	f47f aeb5 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40de76:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40de7a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40de7c:	e62e      	b.n	40dadc <_svfprintf_r+0x378>
  40de7e:	aa23      	add	r2, sp, #140	; 0x8c
  40de80:	9909      	ldr	r1, [sp, #36]	; 0x24
  40de82:	980a      	ldr	r0, [sp, #40]	; 0x28
  40de84:	f005 fab2 	bl	4133ec <__ssprint_r>
  40de88:	2800      	cmp	r0, #0
  40de8a:	f47f aea9 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40de8e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40de92:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40de94:	e5d5      	b.n	40da42 <_svfprintf_r+0x2de>
  40de96:	aa23      	add	r2, sp, #140	; 0x8c
  40de98:	9909      	ldr	r1, [sp, #36]	; 0x24
  40de9a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40de9c:	f005 faa6 	bl	4133ec <__ssprint_r>
  40dea0:	2800      	cmp	r0, #0
  40dea2:	f47f ae9d 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40dea6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40deaa:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40deac:	e5d9      	b.n	40da62 <_svfprintf_r+0x2fe>
  40deae:	3301      	adds	r3, #1
  40deb0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40deb2:	442c      	add	r4, r5
  40deb4:	2b07      	cmp	r3, #7
  40deb6:	9425      	str	r4, [sp, #148]	; 0x94
  40deb8:	9324      	str	r3, [sp, #144]	; 0x90
  40deba:	e889 0024 	stmia.w	r9, {r2, r5}
  40debe:	f77f ae1e 	ble.w	40dafe <_svfprintf_r+0x39a>
  40dec2:	aa23      	add	r2, sp, #140	; 0x8c
  40dec4:	9909      	ldr	r1, [sp, #36]	; 0x24
  40dec6:	980a      	ldr	r0, [sp, #40]	; 0x28
  40dec8:	f005 fa90 	bl	4133ec <__ssprint_r>
  40decc:	2800      	cmp	r0, #0
  40dece:	f47f ae87 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40ded2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40ded4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40ded8:	e613      	b.n	40db02 <_svfprintf_r+0x39e>
  40deda:	bf00      	nop
  40dedc:	00414dfc 	.word	0x00414dfc
  40dee0:	00414dac 	.word	0x00414dac
  40dee4:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40dee6:	2d00      	cmp	r5, #0
  40dee8:	f340 830e 	ble.w	40e508 <_svfprintf_r+0xda4>
  40deec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40deee:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40def0:	4293      	cmp	r3, r2
  40def2:	bfa8      	it	ge
  40def4:	4613      	movge	r3, r2
  40def6:	2b00      	cmp	r3, #0
  40def8:	461d      	mov	r5, r3
  40defa:	dd0d      	ble.n	40df18 <_svfprintf_r+0x7b4>
  40defc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40defe:	442c      	add	r4, r5
  40df00:	3301      	adds	r3, #1
  40df02:	2b07      	cmp	r3, #7
  40df04:	9425      	str	r4, [sp, #148]	; 0x94
  40df06:	f8c9 6000 	str.w	r6, [r9]
  40df0a:	f8c9 5004 	str.w	r5, [r9, #4]
  40df0e:	9324      	str	r3, [sp, #144]	; 0x90
  40df10:	f300 8615 	bgt.w	40eb3e <_svfprintf_r+0x13da>
  40df14:	f109 0908 	add.w	r9, r9, #8
  40df18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40df1a:	2d00      	cmp	r5, #0
  40df1c:	bfa8      	it	ge
  40df1e:	1b5b      	subge	r3, r3, r5
  40df20:	2b00      	cmp	r3, #0
  40df22:	461d      	mov	r5, r3
  40df24:	f340 83a0 	ble.w	40e668 <_svfprintf_r+0xf04>
  40df28:	4ab9      	ldr	r2, [pc, #740]	; (40e210 <_svfprintf_r+0xaac>)
  40df2a:	2d10      	cmp	r5, #16
  40df2c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40df2e:	920f      	str	r2, [sp, #60]	; 0x3c
  40df30:	f340 8545 	ble.w	40e9be <_svfprintf_r+0x125a>
  40df34:	4622      	mov	r2, r4
  40df36:	2710      	movs	r7, #16
  40df38:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40df3c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40df3e:	e005      	b.n	40df4c <_svfprintf_r+0x7e8>
  40df40:	f109 0908 	add.w	r9, r9, #8
  40df44:	3d10      	subs	r5, #16
  40df46:	2d10      	cmp	r5, #16
  40df48:	f340 8538 	ble.w	40e9bc <_svfprintf_r+0x1258>
  40df4c:	3301      	adds	r3, #1
  40df4e:	3210      	adds	r2, #16
  40df50:	2b07      	cmp	r3, #7
  40df52:	9225      	str	r2, [sp, #148]	; 0x94
  40df54:	9324      	str	r3, [sp, #144]	; 0x90
  40df56:	f8c9 a000 	str.w	sl, [r9]
  40df5a:	f8c9 7004 	str.w	r7, [r9, #4]
  40df5e:	ddef      	ble.n	40df40 <_svfprintf_r+0x7dc>
  40df60:	aa23      	add	r2, sp, #140	; 0x8c
  40df62:	4621      	mov	r1, r4
  40df64:	4658      	mov	r0, fp
  40df66:	f005 fa41 	bl	4133ec <__ssprint_r>
  40df6a:	2800      	cmp	r0, #0
  40df6c:	f47f ae38 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40df70:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40df74:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40df76:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40df78:	e7e4      	b.n	40df44 <_svfprintf_r+0x7e0>
  40df7a:	3b01      	subs	r3, #1
  40df7c:	3501      	adds	r5, #1
  40df7e:	3601      	adds	r6, #1
  40df80:	441c      	add	r4, r3
  40df82:	2d07      	cmp	r5, #7
  40df84:	f8c9 6000 	str.w	r6, [r9]
  40df88:	9524      	str	r5, [sp, #144]	; 0x90
  40df8a:	9425      	str	r4, [sp, #148]	; 0x94
  40df8c:	f8c9 3004 	str.w	r3, [r9, #4]
  40df90:	f73f af48 	bgt.w	40de24 <_svfprintf_r+0x6c0>
  40df94:	f109 0908 	add.w	r9, r9, #8
  40df98:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40df9a:	3501      	adds	r5, #1
  40df9c:	4414      	add	r4, r2
  40df9e:	ab1f      	add	r3, sp, #124	; 0x7c
  40dfa0:	2d07      	cmp	r5, #7
  40dfa2:	9425      	str	r4, [sp, #148]	; 0x94
  40dfa4:	9524      	str	r5, [sp, #144]	; 0x90
  40dfa6:	f8c9 2004 	str.w	r2, [r9, #4]
  40dfaa:	f8c9 3000 	str.w	r3, [r9]
  40dfae:	f77f ada6 	ble.w	40dafe <_svfprintf_r+0x39a>
  40dfb2:	aa23      	add	r2, sp, #140	; 0x8c
  40dfb4:	9909      	ldr	r1, [sp, #36]	; 0x24
  40dfb6:	980a      	ldr	r0, [sp, #40]	; 0x28
  40dfb8:	f005 fa18 	bl	4133ec <__ssprint_r>
  40dfbc:	2800      	cmp	r0, #0
  40dfbe:	f47f ae0f 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40dfc2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40dfc6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40dfc8:	e59b      	b.n	40db02 <_svfprintf_r+0x39e>
  40dfca:	f898 3000 	ldrb.w	r3, [r8]
  40dfce:	f108 0401 	add.w	r4, r8, #1
  40dfd2:	2b2a      	cmp	r3, #42	; 0x2a
  40dfd4:	f000 872b 	beq.w	40ee2e <_svfprintf_r+0x16ca>
  40dfd8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40dfdc:	2809      	cmp	r0, #9
  40dfde:	bf98      	it	ls
  40dfe0:	2500      	movls	r5, #0
  40dfe2:	f200 86af 	bhi.w	40ed44 <_svfprintf_r+0x15e0>
  40dfe6:	f814 3b01 	ldrb.w	r3, [r4], #1
  40dfea:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40dfee:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  40dff2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40dff6:	2809      	cmp	r0, #9
  40dff8:	d9f5      	bls.n	40dfe6 <_svfprintf_r+0x882>
  40dffa:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  40dffe:	46a0      	mov	r8, r4
  40e000:	e40c      	b.n	40d81c <_svfprintf_r+0xb8>
  40e002:	9b07      	ldr	r3, [sp, #28]
  40e004:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40e008:	9307      	str	r3, [sp, #28]
  40e00a:	f898 3000 	ldrb.w	r3, [r8]
  40e00e:	e403      	b.n	40d818 <_svfprintf_r+0xb4>
  40e010:	f898 3000 	ldrb.w	r3, [r8]
  40e014:	2900      	cmp	r1, #0
  40e016:	f47f abff 	bne.w	40d818 <_svfprintf_r+0xb4>
  40e01a:	2201      	movs	r2, #1
  40e01c:	2120      	movs	r1, #32
  40e01e:	f7ff bbfb 	b.w	40d818 <_svfprintf_r+0xb4>
  40e022:	9b07      	ldr	r3, [sp, #28]
  40e024:	f043 0301 	orr.w	r3, r3, #1
  40e028:	9307      	str	r3, [sp, #28]
  40e02a:	f898 3000 	ldrb.w	r3, [r8]
  40e02e:	f7ff bbf3 	b.w	40d818 <_svfprintf_r+0xb4>
  40e032:	f898 3000 	ldrb.w	r3, [r8]
  40e036:	2201      	movs	r2, #1
  40e038:	212b      	movs	r1, #43	; 0x2b
  40e03a:	f7ff bbed 	b.w	40d818 <_svfprintf_r+0xb4>
  40e03e:	9b07      	ldr	r3, [sp, #28]
  40e040:	f043 0320 	orr.w	r3, r3, #32
  40e044:	9307      	str	r3, [sp, #28]
  40e046:	f898 3000 	ldrb.w	r3, [r8]
  40e04a:	f7ff bbe5 	b.w	40d818 <_svfprintf_r+0xb4>
  40e04e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40e050:	46ab      	mov	fp, r5
  40e052:	6816      	ldr	r6, [r2, #0]
  40e054:	2500      	movs	r5, #0
  40e056:	9311      	str	r3, [sp, #68]	; 0x44
  40e058:	f88d 506f 	strb.w	r5, [sp, #111]	; 0x6f
  40e05c:	1d14      	adds	r4, r2, #4
  40e05e:	2e00      	cmp	r6, #0
  40e060:	f000 85e5 	beq.w	40ec2e <_svfprintf_r+0x14ca>
  40e064:	f1bb 0f00 	cmp.w	fp, #0
  40e068:	f2c0 853f 	blt.w	40eaea <_svfprintf_r+0x1386>
  40e06c:	465a      	mov	r2, fp
  40e06e:	4629      	mov	r1, r5
  40e070:	4630      	mov	r0, r6
  40e072:	f004 fa5f 	bl	412534 <memchr>
  40e076:	2800      	cmp	r0, #0
  40e078:	f000 8658 	beq.w	40ed2c <_svfprintf_r+0x15c8>
  40e07c:	46ab      	mov	fp, r5
  40e07e:	1b83      	subs	r3, r0, r6
  40e080:	930d      	str	r3, [sp, #52]	; 0x34
  40e082:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40e086:	940e      	str	r4, [sp, #56]	; 0x38
  40e088:	9308      	str	r3, [sp, #32]
  40e08a:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40e08e:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40e092:	e472      	b.n	40d97a <_svfprintf_r+0x216>
  40e094:	9311      	str	r3, [sp, #68]	; 0x44
  40e096:	46ab      	mov	fp, r5
  40e098:	2a00      	cmp	r2, #0
  40e09a:	f040 86ed 	bne.w	40ee78 <_svfprintf_r+0x1714>
  40e09e:	9a07      	ldr	r2, [sp, #28]
  40e0a0:	f012 0320 	ands.w	r3, r2, #32
  40e0a4:	f000 8143 	beq.w	40e32e <_svfprintf_r+0xbca>
  40e0a8:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40e0aa:	2700      	movs	r7, #0
  40e0ac:	3407      	adds	r4, #7
  40e0ae:	f024 0307 	bic.w	r3, r4, #7
  40e0b2:	f103 0108 	add.w	r1, r3, #8
  40e0b6:	45bb      	cmp	fp, r7
  40e0b8:	910e      	str	r1, [sp, #56]	; 0x38
  40e0ba:	e9d3 4500 	ldrd	r4, r5, [r3]
  40e0be:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40e0c2:	f2c0 82c1 	blt.w	40e648 <_svfprintf_r+0xee4>
  40e0c6:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40e0ca:	9307      	str	r3, [sp, #28]
  40e0cc:	ea54 0305 	orrs.w	r3, r4, r5
  40e0d0:	f000 8148 	beq.w	40e364 <_svfprintf_r+0xc00>
  40e0d4:	2d00      	cmp	r5, #0
  40e0d6:	bf08      	it	eq
  40e0d8:	2c0a      	cmpeq	r4, #10
  40e0da:	f0c0 8148 	bcc.w	40e36e <_svfprintf_r+0xc0a>
  40e0de:	ae30      	add	r6, sp, #192	; 0xc0
  40e0e0:	4620      	mov	r0, r4
  40e0e2:	4629      	mov	r1, r5
  40e0e4:	220a      	movs	r2, #10
  40e0e6:	2300      	movs	r3, #0
  40e0e8:	f005 fbec 	bl	4138c4 <__aeabi_uldivmod>
  40e0ec:	3230      	adds	r2, #48	; 0x30
  40e0ee:	f806 2d01 	strb.w	r2, [r6, #-1]!
  40e0f2:	4620      	mov	r0, r4
  40e0f4:	4629      	mov	r1, r5
  40e0f6:	2300      	movs	r3, #0
  40e0f8:	220a      	movs	r2, #10
  40e0fa:	f005 fbe3 	bl	4138c4 <__aeabi_uldivmod>
  40e0fe:	4604      	mov	r4, r0
  40e100:	460d      	mov	r5, r1
  40e102:	ea54 0305 	orrs.w	r3, r4, r5
  40e106:	d1eb      	bne.n	40e0e0 <_svfprintf_r+0x97c>
  40e108:	e42d      	b.n	40d966 <_svfprintf_r+0x202>
  40e10a:	9311      	str	r3, [sp, #68]	; 0x44
  40e10c:	46ab      	mov	fp, r5
  40e10e:	2a00      	cmp	r2, #0
  40e110:	f040 86ca 	bne.w	40eea8 <_svfprintf_r+0x1744>
  40e114:	9b07      	ldr	r3, [sp, #28]
  40e116:	483f      	ldr	r0, [pc, #252]	; (40e214 <_svfprintf_r+0xab0>)
  40e118:	069d      	lsls	r5, r3, #26
  40e11a:	f140 815d 	bpl.w	40e3d8 <_svfprintf_r+0xc74>
  40e11e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40e120:	3407      	adds	r4, #7
  40e122:	f024 0307 	bic.w	r3, r4, #7
  40e126:	f103 0208 	add.w	r2, r3, #8
  40e12a:	920e      	str	r2, [sp, #56]	; 0x38
  40e12c:	e9d3 4500 	ldrd	r4, r5, [r3]
  40e130:	9a07      	ldr	r2, [sp, #28]
  40e132:	f012 0701 	ands.w	r7, r2, #1
  40e136:	f000 8246 	beq.w	40e5c6 <_svfprintf_r+0xe62>
  40e13a:	ea54 0305 	orrs.w	r3, r4, r5
  40e13e:	f43f ad2a 	beq.w	40db96 <_svfprintf_r+0x432>
  40e142:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40e146:	2700      	movs	r7, #0
  40e148:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  40e14c:	9a07      	ldr	r2, [sp, #28]
  40e14e:	2330      	movs	r3, #48	; 0x30
  40e150:	45bb      	cmp	fp, r7
  40e152:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40e156:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40e15a:	f042 0302 	orr.w	r3, r2, #2
  40e15e:	f2c0 858d 	blt.w	40ec7c <_svfprintf_r+0x1518>
  40e162:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40e166:	f043 0302 	orr.w	r3, r3, #2
  40e16a:	9307      	str	r3, [sp, #28]
  40e16c:	f7ff bbec 	b.w	40d948 <_svfprintf_r+0x1e4>
  40e170:	f898 3000 	ldrb.w	r3, [r8]
  40e174:	2b6c      	cmp	r3, #108	; 0x6c
  40e176:	f000 8452 	beq.w	40ea1e <_svfprintf_r+0x12ba>
  40e17a:	9807      	ldr	r0, [sp, #28]
  40e17c:	f040 0010 	orr.w	r0, r0, #16
  40e180:	9007      	str	r0, [sp, #28]
  40e182:	f7ff bb49 	b.w	40d818 <_svfprintf_r+0xb4>
  40e186:	9311      	str	r3, [sp, #68]	; 0x44
  40e188:	46ab      	mov	fp, r5
  40e18a:	2a00      	cmp	r2, #0
  40e18c:	f040 8694 	bne.w	40eeb8 <_svfprintf_r+0x1754>
  40e190:	9a07      	ldr	r2, [sp, #28]
  40e192:	f012 0320 	ands.w	r3, r2, #32
  40e196:	f000 80a0 	beq.w	40e2da <_svfprintf_r+0xb76>
  40e19a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40e19c:	2700      	movs	r7, #0
  40e19e:	3407      	adds	r4, #7
  40e1a0:	f024 0307 	bic.w	r3, r4, #7
  40e1a4:	f103 0108 	add.w	r1, r3, #8
  40e1a8:	45bb      	cmp	fp, r7
  40e1aa:	910e      	str	r1, [sp, #56]	; 0x38
  40e1ac:	e9d3 4500 	ldrd	r4, r5, [r3]
  40e1b0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40e1b4:	db0b      	blt.n	40e1ce <_svfprintf_r+0xa6a>
  40e1b6:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40e1ba:	9307      	str	r3, [sp, #28]
  40e1bc:	ea54 0305 	orrs.w	r3, r4, r5
  40e1c0:	d106      	bne.n	40e1d0 <_svfprintf_r+0xa6c>
  40e1c2:	f1bb 0f00 	cmp.w	fp, #0
  40e1c6:	f000 85a2 	beq.w	40ed0e <_svfprintf_r+0x15aa>
  40e1ca:	2400      	movs	r4, #0
  40e1cc:	2500      	movs	r5, #0
  40e1ce:	2700      	movs	r7, #0
  40e1d0:	ae30      	add	r6, sp, #192	; 0xc0
  40e1d2:	08e2      	lsrs	r2, r4, #3
  40e1d4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40e1d8:	08e9      	lsrs	r1, r5, #3
  40e1da:	f004 0307 	and.w	r3, r4, #7
  40e1de:	460d      	mov	r5, r1
  40e1e0:	4614      	mov	r4, r2
  40e1e2:	3330      	adds	r3, #48	; 0x30
  40e1e4:	ea54 0205 	orrs.w	r2, r4, r5
  40e1e8:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40e1ec:	d1f1      	bne.n	40e1d2 <_svfprintf_r+0xa6e>
  40e1ee:	9a07      	ldr	r2, [sp, #28]
  40e1f0:	07d1      	lsls	r1, r2, #31
  40e1f2:	f57f abb8 	bpl.w	40d966 <_svfprintf_r+0x202>
  40e1f6:	2b30      	cmp	r3, #48	; 0x30
  40e1f8:	f43f abb5 	beq.w	40d966 <_svfprintf_r+0x202>
  40e1fc:	2230      	movs	r2, #48	; 0x30
  40e1fe:	1e73      	subs	r3, r6, #1
  40e200:	f806 2c01 	strb.w	r2, [r6, #-1]
  40e204:	aa30      	add	r2, sp, #192	; 0xc0
  40e206:	1ad2      	subs	r2, r2, r3
  40e208:	920d      	str	r2, [sp, #52]	; 0x34
  40e20a:	461e      	mov	r6, r3
  40e20c:	f7ff bbae 	b.w	40d96c <_svfprintf_r+0x208>
  40e210:	00414dac 	.word	0x00414dac
  40e214:	00414de0 	.word	0x00414de0
  40e218:	9311      	str	r3, [sp, #68]	; 0x44
  40e21a:	46ab      	mov	fp, r5
  40e21c:	2a00      	cmp	r2, #0
  40e21e:	f040 8647 	bne.w	40eeb0 <_svfprintf_r+0x174c>
  40e222:	9b07      	ldr	r3, [sp, #28]
  40e224:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40e226:	071a      	lsls	r2, r3, #28
  40e228:	f104 0407 	add.w	r4, r4, #7
  40e22c:	f140 836c 	bpl.w	40e908 <_svfprintf_r+0x11a4>
  40e230:	f024 0307 	bic.w	r3, r4, #7
  40e234:	f103 0208 	add.w	r2, r3, #8
  40e238:	920e      	str	r2, [sp, #56]	; 0x38
  40e23a:	681a      	ldr	r2, [r3, #0]
  40e23c:	685b      	ldr	r3, [r3, #4]
  40e23e:	9214      	str	r2, [sp, #80]	; 0x50
  40e240:	9315      	str	r3, [sp, #84]	; 0x54
  40e242:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40e244:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40e246:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40e24a:	4628      	mov	r0, r5
  40e24c:	4621      	mov	r1, r4
  40e24e:	f04f 32ff 	mov.w	r2, #4294967295
  40e252:	4ba9      	ldr	r3, [pc, #676]	; (40e4f8 <_svfprintf_r+0xd94>)
  40e254:	f7fd f80e 	bl	40b274 <__aeabi_dcmpun>
  40e258:	2800      	cmp	r0, #0
  40e25a:	f040 82cd 	bne.w	40e7f8 <_svfprintf_r+0x1094>
  40e25e:	4628      	mov	r0, r5
  40e260:	4621      	mov	r1, r4
  40e262:	f04f 32ff 	mov.w	r2, #4294967295
  40e266:	4ba4      	ldr	r3, [pc, #656]	; (40e4f8 <_svfprintf_r+0xd94>)
  40e268:	f7fc ffe6 	bl	40b238 <__aeabi_dcmple>
  40e26c:	2800      	cmp	r0, #0
  40e26e:	f040 82c3 	bne.w	40e7f8 <_svfprintf_r+0x1094>
  40e272:	9814      	ldr	r0, [sp, #80]	; 0x50
  40e274:	9915      	ldr	r1, [sp, #84]	; 0x54
  40e276:	2200      	movs	r2, #0
  40e278:	2300      	movs	r3, #0
  40e27a:	f7fc ffd3 	bl	40b224 <__aeabi_dcmplt>
  40e27e:	2800      	cmp	r0, #0
  40e280:	f040 84f6 	bne.w	40ec70 <_svfprintf_r+0x150c>
  40e284:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40e288:	9907      	ldr	r1, [sp, #28]
  40e28a:	4e9c      	ldr	r6, [pc, #624]	; (40e4fc <_svfprintf_r+0xd98>)
  40e28c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  40e290:	4b9b      	ldr	r3, [pc, #620]	; (40e500 <_svfprintf_r+0xd9c>)
  40e292:	9107      	str	r1, [sp, #28]
  40e294:	9911      	ldr	r1, [sp, #68]	; 0x44
  40e296:	2203      	movs	r2, #3
  40e298:	f04f 0b00 	mov.w	fp, #0
  40e29c:	9208      	str	r2, [sp, #32]
  40e29e:	2947      	cmp	r1, #71	; 0x47
  40e2a0:	bfd8      	it	le
  40e2a2:	461e      	movle	r6, r3
  40e2a4:	920d      	str	r2, [sp, #52]	; 0x34
  40e2a6:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40e2aa:	f7ff bb66 	b.w	40d97a <_svfprintf_r+0x216>
  40e2ae:	9b07      	ldr	r3, [sp, #28]
  40e2b0:	f043 0308 	orr.w	r3, r3, #8
  40e2b4:	9307      	str	r3, [sp, #28]
  40e2b6:	f898 3000 	ldrb.w	r3, [r8]
  40e2ba:	f7ff baad 	b.w	40d818 <_svfprintf_r+0xb4>
  40e2be:	9311      	str	r3, [sp, #68]	; 0x44
  40e2c0:	46ab      	mov	fp, r5
  40e2c2:	2a00      	cmp	r2, #0
  40e2c4:	f040 85ec 	bne.w	40eea0 <_svfprintf_r+0x173c>
  40e2c8:	9b07      	ldr	r3, [sp, #28]
  40e2ca:	f043 0310 	orr.w	r3, r3, #16
  40e2ce:	9307      	str	r3, [sp, #28]
  40e2d0:	9a07      	ldr	r2, [sp, #28]
  40e2d2:	f012 0320 	ands.w	r3, r2, #32
  40e2d6:	f47f af60 	bne.w	40e19a <_svfprintf_r+0xa36>
  40e2da:	9907      	ldr	r1, [sp, #28]
  40e2dc:	f011 0210 	ands.w	r2, r1, #16
  40e2e0:	f000 8268 	beq.w	40e7b4 <_svfprintf_r+0x1050>
  40e2e4:	980e      	ldr	r0, [sp, #56]	; 0x38
  40e2e6:	f1bb 0f00 	cmp.w	fp, #0
  40e2ea:	4602      	mov	r2, r0
  40e2ec:	6804      	ldr	r4, [r0, #0]
  40e2ee:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40e2f2:	f102 0204 	add.w	r2, r2, #4
  40e2f6:	f04f 0500 	mov.w	r5, #0
  40e2fa:	f2c0 84c2 	blt.w	40ec82 <_svfprintf_r+0x151e>
  40e2fe:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  40e302:	9107      	str	r1, [sp, #28]
  40e304:	ea54 0105 	orrs.w	r1, r4, r5
  40e308:	920e      	str	r2, [sp, #56]	; 0x38
  40e30a:	f43f af5a 	beq.w	40e1c2 <_svfprintf_r+0xa5e>
  40e30e:	461f      	mov	r7, r3
  40e310:	e75e      	b.n	40e1d0 <_svfprintf_r+0xa6c>
  40e312:	9311      	str	r3, [sp, #68]	; 0x44
  40e314:	46ab      	mov	fp, r5
  40e316:	2a00      	cmp	r2, #0
  40e318:	f040 85be 	bne.w	40ee98 <_svfprintf_r+0x1734>
  40e31c:	9b07      	ldr	r3, [sp, #28]
  40e31e:	f043 0310 	orr.w	r3, r3, #16
  40e322:	9307      	str	r3, [sp, #28]
  40e324:	9a07      	ldr	r2, [sp, #28]
  40e326:	f012 0320 	ands.w	r3, r2, #32
  40e32a:	f47f aebd 	bne.w	40e0a8 <_svfprintf_r+0x944>
  40e32e:	9907      	ldr	r1, [sp, #28]
  40e330:	f011 0210 	ands.w	r2, r1, #16
  40e334:	f000 8326 	beq.w	40e984 <_svfprintf_r+0x1220>
  40e338:	980e      	ldr	r0, [sp, #56]	; 0x38
  40e33a:	f1bb 0f00 	cmp.w	fp, #0
  40e33e:	4602      	mov	r2, r0
  40e340:	6804      	ldr	r4, [r0, #0]
  40e342:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40e346:	f102 0204 	add.w	r2, r2, #4
  40e34a:	f04f 0500 	mov.w	r5, #0
  40e34e:	f2c0 848c 	blt.w	40ec6a <_svfprintf_r+0x1506>
  40e352:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  40e356:	9107      	str	r1, [sp, #28]
  40e358:	ea54 0105 	orrs.w	r1, r4, r5
  40e35c:	920e      	str	r2, [sp, #56]	; 0x38
  40e35e:	461f      	mov	r7, r3
  40e360:	f47f aeb8 	bne.w	40e0d4 <_svfprintf_r+0x970>
  40e364:	f1bb 0f00 	cmp.w	fp, #0
  40e368:	f000 8090 	beq.w	40e48c <_svfprintf_r+0xd28>
  40e36c:	2400      	movs	r4, #0
  40e36e:	ae40      	add	r6, sp, #256	; 0x100
  40e370:	3430      	adds	r4, #48	; 0x30
  40e372:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40e376:	f7ff baf6 	b.w	40d966 <_svfprintf_r+0x202>
  40e37a:	2a00      	cmp	r2, #0
  40e37c:	f040 8588 	bne.w	40ee90 <_svfprintf_r+0x172c>
  40e380:	9b07      	ldr	r3, [sp, #28]
  40e382:	069b      	lsls	r3, r3, #26
  40e384:	f140 82ca 	bpl.w	40e91c <_svfprintf_r+0x11b8>
  40e388:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40e38a:	4613      	mov	r3, r2
  40e38c:	3304      	adds	r3, #4
  40e38e:	930e      	str	r3, [sp, #56]	; 0x38
  40e390:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40e392:	6811      	ldr	r1, [r2, #0]
  40e394:	17dd      	asrs	r5, r3, #31
  40e396:	461a      	mov	r2, r3
  40e398:	462b      	mov	r3, r5
  40e39a:	e9c1 2300 	strd	r2, r3, [r1]
  40e39e:	f7ff ba08 	b.w	40d7b2 <_svfprintf_r+0x4e>
  40e3a2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40e3a6:	2300      	movs	r3, #0
  40e3a8:	461c      	mov	r4, r3
  40e3aa:	f818 3b01 	ldrb.w	r3, [r8], #1
  40e3ae:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40e3b2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40e3b6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40e3ba:	2809      	cmp	r0, #9
  40e3bc:	d9f5      	bls.n	40e3aa <_svfprintf_r+0xc46>
  40e3be:	940c      	str	r4, [sp, #48]	; 0x30
  40e3c0:	f7ff ba2c 	b.w	40d81c <_svfprintf_r+0xb8>
  40e3c4:	9311      	str	r3, [sp, #68]	; 0x44
  40e3c6:	46ab      	mov	fp, r5
  40e3c8:	2a00      	cmp	r2, #0
  40e3ca:	f040 855d 	bne.w	40ee88 <_svfprintf_r+0x1724>
  40e3ce:	9b07      	ldr	r3, [sp, #28]
  40e3d0:	484c      	ldr	r0, [pc, #304]	; (40e504 <_svfprintf_r+0xda0>)
  40e3d2:	069d      	lsls	r5, r3, #26
  40e3d4:	f53f aea3 	bmi.w	40e11e <_svfprintf_r+0x9ba>
  40e3d8:	9b07      	ldr	r3, [sp, #28]
  40e3da:	06dc      	lsls	r4, r3, #27
  40e3dc:	f140 82b5 	bpl.w	40e94a <_svfprintf_r+0x11e6>
  40e3e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40e3e2:	2500      	movs	r5, #0
  40e3e4:	4613      	mov	r3, r2
  40e3e6:	3304      	adds	r3, #4
  40e3e8:	6814      	ldr	r4, [r2, #0]
  40e3ea:	930e      	str	r3, [sp, #56]	; 0x38
  40e3ec:	e6a0      	b.n	40e130 <_svfprintf_r+0x9cc>
  40e3ee:	9311      	str	r3, [sp, #68]	; 0x44
  40e3f0:	46ab      	mov	fp, r5
  40e3f2:	2a00      	cmp	r2, #0
  40e3f4:	f040 8544 	bne.w	40ee80 <_svfprintf_r+0x171c>
  40e3f8:	9b07      	ldr	r3, [sp, #28]
  40e3fa:	f043 0310 	orr.w	r3, r3, #16
  40e3fe:	9307      	str	r3, [sp, #28]
  40e400:	9b07      	ldr	r3, [sp, #28]
  40e402:	0698      	lsls	r0, r3, #26
  40e404:	f140 80f1 	bpl.w	40e5ea <_svfprintf_r+0xe86>
  40e408:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40e40a:	3407      	adds	r4, #7
  40e40c:	f024 0407 	bic.w	r4, r4, #7
  40e410:	e9d4 2300 	ldrd	r2, r3, [r4]
  40e414:	f104 0108 	add.w	r1, r4, #8
  40e418:	461d      	mov	r5, r3
  40e41a:	4614      	mov	r4, r2
  40e41c:	910e      	str	r1, [sp, #56]	; 0x38
  40e41e:	2a00      	cmp	r2, #0
  40e420:	f173 0300 	sbcs.w	r3, r3, #0
  40e424:	f2c0 80f2 	blt.w	40e60c <_svfprintf_r+0xea8>
  40e428:	f1bb 0f00 	cmp.w	fp, #0
  40e42c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40e430:	f2c0 810a 	blt.w	40e648 <_svfprintf_r+0xee4>
  40e434:	9b07      	ldr	r3, [sp, #28]
  40e436:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40e43a:	9307      	str	r3, [sp, #28]
  40e43c:	ea54 0305 	orrs.w	r3, r4, r5
  40e440:	f47f ae48 	bne.w	40e0d4 <_svfprintf_r+0x970>
  40e444:	e78e      	b.n	40e364 <_svfprintf_r+0xc00>
  40e446:	9311      	str	r3, [sp, #68]	; 0x44
  40e448:	46ab      	mov	fp, r5
  40e44a:	2a00      	cmp	r2, #0
  40e44c:	d0d8      	beq.n	40e400 <_svfprintf_r+0xc9c>
  40e44e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40e452:	e7d5      	b.n	40e400 <_svfprintf_r+0xc9c>
  40e454:	9b07      	ldr	r3, [sp, #28]
  40e456:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40e45a:	9307      	str	r3, [sp, #28]
  40e45c:	f898 3000 	ldrb.w	r3, [r8]
  40e460:	f7ff b9da 	b.w	40d818 <_svfprintf_r+0xb4>
  40e464:	990e      	ldr	r1, [sp, #56]	; 0x38
  40e466:	9311      	str	r3, [sp, #68]	; 0x44
  40e468:	680a      	ldr	r2, [r1, #0]
  40e46a:	2300      	movs	r3, #0
  40e46c:	2001      	movs	r0, #1
  40e46e:	461f      	mov	r7, r3
  40e470:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40e474:	469b      	mov	fp, r3
  40e476:	9313      	str	r3, [sp, #76]	; 0x4c
  40e478:	1d0b      	adds	r3, r1, #4
  40e47a:	9008      	str	r0, [sp, #32]
  40e47c:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40e480:	930e      	str	r3, [sp, #56]	; 0x38
  40e482:	900d      	str	r0, [sp, #52]	; 0x34
  40e484:	ae26      	add	r6, sp, #152	; 0x98
  40e486:	f7ff ba7c 	b.w	40d982 <_svfprintf_r+0x21e>
  40e48a:	465f      	mov	r7, fp
  40e48c:	f04f 0b00 	mov.w	fp, #0
  40e490:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40e494:	ae30      	add	r6, sp, #192	; 0xc0
  40e496:	f7ff ba69 	b.w	40d96c <_svfprintf_r+0x208>
  40e49a:	aa23      	add	r2, sp, #140	; 0x8c
  40e49c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e49e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e4a0:	f004 ffa4 	bl	4133ec <__ssprint_r>
  40e4a4:	2800      	cmp	r0, #0
  40e4a6:	f47f ab9b 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40e4aa:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e4ac:	f7ff bb63 	b.w	40db76 <_svfprintf_r+0x412>
  40e4b0:	9311      	str	r3, [sp, #68]	; 0x44
  40e4b2:	2a00      	cmp	r2, #0
  40e4b4:	f040 84d3 	bne.w	40ee5e <_svfprintf_r+0x16fa>
  40e4b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40e4ba:	2a00      	cmp	r2, #0
  40e4bc:	f43f ab89 	beq.w	40dbd2 <_svfprintf_r+0x46e>
  40e4c0:	2300      	movs	r3, #0
  40e4c2:	2101      	movs	r1, #1
  40e4c4:	461f      	mov	r7, r3
  40e4c6:	9108      	str	r1, [sp, #32]
  40e4c8:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40e4cc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40e4d0:	469b      	mov	fp, r3
  40e4d2:	9313      	str	r3, [sp, #76]	; 0x4c
  40e4d4:	910d      	str	r1, [sp, #52]	; 0x34
  40e4d6:	ae26      	add	r6, sp, #152	; 0x98
  40e4d8:	f7ff ba53 	b.w	40d982 <_svfprintf_r+0x21e>
  40e4dc:	aa23      	add	r2, sp, #140	; 0x8c
  40e4de:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e4e0:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e4e2:	f004 ff83 	bl	4133ec <__ssprint_r>
  40e4e6:	2800      	cmp	r0, #0
  40e4e8:	f47f ab7a 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40e4ec:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e4f0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e4f2:	f7ff bba2 	b.w	40dc3a <_svfprintf_r+0x4d6>
  40e4f6:	bf00      	nop
  40e4f8:	7fefffff 	.word	0x7fefffff
  40e4fc:	00414dc0 	.word	0x00414dc0
  40e500:	00414dbc 	.word	0x00414dbc
  40e504:	00414dcc 	.word	0x00414dcc
  40e508:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e50a:	49b8      	ldr	r1, [pc, #736]	; (40e7ec <_svfprintf_r+0x1088>)
  40e50c:	3301      	adds	r3, #1
  40e50e:	3401      	adds	r4, #1
  40e510:	2201      	movs	r2, #1
  40e512:	2b07      	cmp	r3, #7
  40e514:	9425      	str	r4, [sp, #148]	; 0x94
  40e516:	9324      	str	r3, [sp, #144]	; 0x90
  40e518:	e889 0006 	stmia.w	r9, {r1, r2}
  40e51c:	f300 82c2 	bgt.w	40eaa4 <_svfprintf_r+0x1340>
  40e520:	f109 0908 	add.w	r9, r9, #8
  40e524:	b92d      	cbnz	r5, 40e532 <_svfprintf_r+0xdce>
  40e526:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40e528:	b91b      	cbnz	r3, 40e532 <_svfprintf_r+0xdce>
  40e52a:	9b07      	ldr	r3, [sp, #28]
  40e52c:	07df      	lsls	r7, r3, #31
  40e52e:	f57f aae8 	bpl.w	40db02 <_svfprintf_r+0x39e>
  40e532:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e534:	9916      	ldr	r1, [sp, #88]	; 0x58
  40e536:	3301      	adds	r3, #1
  40e538:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40e53a:	440c      	add	r4, r1
  40e53c:	2b07      	cmp	r3, #7
  40e53e:	9425      	str	r4, [sp, #148]	; 0x94
  40e540:	f8c9 2000 	str.w	r2, [r9]
  40e544:	f8c9 1004 	str.w	r1, [r9, #4]
  40e548:	9324      	str	r3, [sp, #144]	; 0x90
  40e54a:	f300 83ff 	bgt.w	40ed4c <_svfprintf_r+0x15e8>
  40e54e:	f109 0908 	add.w	r9, r9, #8
  40e552:	426d      	negs	r5, r5
  40e554:	2d00      	cmp	r5, #0
  40e556:	f340 82db 	ble.w	40eb10 <_svfprintf_r+0x13ac>
  40e55a:	4aa5      	ldr	r2, [pc, #660]	; (40e7f0 <_svfprintf_r+0x108c>)
  40e55c:	2d10      	cmp	r5, #16
  40e55e:	920f      	str	r2, [sp, #60]	; 0x3c
  40e560:	f340 834b 	ble.w	40ebfa <_svfprintf_r+0x1496>
  40e564:	4622      	mov	r2, r4
  40e566:	2710      	movs	r7, #16
  40e568:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40e56c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e56e:	e005      	b.n	40e57c <_svfprintf_r+0xe18>
  40e570:	f109 0908 	add.w	r9, r9, #8
  40e574:	3d10      	subs	r5, #16
  40e576:	2d10      	cmp	r5, #16
  40e578:	f340 833e 	ble.w	40ebf8 <_svfprintf_r+0x1494>
  40e57c:	3301      	adds	r3, #1
  40e57e:	3210      	adds	r2, #16
  40e580:	2b07      	cmp	r3, #7
  40e582:	9225      	str	r2, [sp, #148]	; 0x94
  40e584:	9324      	str	r3, [sp, #144]	; 0x90
  40e586:	f8c9 a000 	str.w	sl, [r9]
  40e58a:	f8c9 7004 	str.w	r7, [r9, #4]
  40e58e:	ddef      	ble.n	40e570 <_svfprintf_r+0xe0c>
  40e590:	aa23      	add	r2, sp, #140	; 0x8c
  40e592:	4621      	mov	r1, r4
  40e594:	4658      	mov	r0, fp
  40e596:	f004 ff29 	bl	4133ec <__ssprint_r>
  40e59a:	2800      	cmp	r0, #0
  40e59c:	f47f ab20 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40e5a0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e5a4:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40e5a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e5a8:	e7e4      	b.n	40e574 <_svfprintf_r+0xe10>
  40e5aa:	4892      	ldr	r0, [pc, #584]	; (40e7f4 <_svfprintf_r+0x1090>)
  40e5ac:	9107      	str	r1, [sp, #28]
  40e5ae:	9311      	str	r3, [sp, #68]	; 0x44
  40e5b0:	ea54 0305 	orrs.w	r3, r4, r5
  40e5b4:	920e      	str	r2, [sp, #56]	; 0x38
  40e5b6:	f04f 0700 	mov.w	r7, #0
  40e5ba:	f47f a9c5 	bne.w	40d948 <_svfprintf_r+0x1e4>
  40e5be:	2400      	movs	r4, #0
  40e5c0:	2500      	movs	r5, #0
  40e5c2:	f7ff b9c1 	b.w	40d948 <_svfprintf_r+0x1e4>
  40e5c6:	f1bb 0f00 	cmp.w	fp, #0
  40e5ca:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40e5ce:	f2c0 8203 	blt.w	40e9d8 <_svfprintf_r+0x1274>
  40e5d2:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40e5d6:	9307      	str	r3, [sp, #28]
  40e5d8:	ea54 0305 	orrs.w	r3, r4, r5
  40e5dc:	f47f a9b4 	bne.w	40d948 <_svfprintf_r+0x1e4>
  40e5e0:	f1bb 0f00 	cmp.w	fp, #0
  40e5e4:	f47f aae5 	bne.w	40dbb2 <_svfprintf_r+0x44e>
  40e5e8:	e74f      	b.n	40e48a <_svfprintf_r+0xd26>
  40e5ea:	9b07      	ldr	r3, [sp, #28]
  40e5ec:	06d9      	lsls	r1, r3, #27
  40e5ee:	f140 81ba 	bpl.w	40e966 <_svfprintf_r+0x1202>
  40e5f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40e5f4:	4613      	mov	r3, r2
  40e5f6:	681c      	ldr	r4, [r3, #0]
  40e5f8:	3304      	adds	r3, #4
  40e5fa:	17e5      	asrs	r5, r4, #31
  40e5fc:	4622      	mov	r2, r4
  40e5fe:	930e      	str	r3, [sp, #56]	; 0x38
  40e600:	462b      	mov	r3, r5
  40e602:	2a00      	cmp	r2, #0
  40e604:	f173 0300 	sbcs.w	r3, r3, #0
  40e608:	f6bf af0e 	bge.w	40e428 <_svfprintf_r+0xcc4>
  40e60c:	4264      	negs	r4, r4
  40e60e:	f04f 072d 	mov.w	r7, #45	; 0x2d
  40e612:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40e616:	f1bb 0f00 	cmp.w	fp, #0
  40e61a:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40e61e:	f6ff ad59 	blt.w	40e0d4 <_svfprintf_r+0x970>
  40e622:	9b07      	ldr	r3, [sp, #28]
  40e624:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40e628:	9307      	str	r3, [sp, #28]
  40e62a:	e553      	b.n	40e0d4 <_svfprintf_r+0x970>
  40e62c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40e62e:	f1bb 0f00 	cmp.w	fp, #0
  40e632:	4613      	mov	r3, r2
  40e634:	6814      	ldr	r4, [r2, #0]
  40e636:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40e63a:	f103 0304 	add.w	r3, r3, #4
  40e63e:	f04f 0500 	mov.w	r5, #0
  40e642:	f280 81e2 	bge.w	40ea0a <_svfprintf_r+0x12a6>
  40e646:	930e      	str	r3, [sp, #56]	; 0x38
  40e648:	ea54 0305 	orrs.w	r3, r4, r5
  40e64c:	f47f ad42 	bne.w	40e0d4 <_svfprintf_r+0x970>
  40e650:	e68d      	b.n	40e36e <_svfprintf_r+0xc0a>
  40e652:	aa23      	add	r2, sp, #140	; 0x8c
  40e654:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e656:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e658:	f004 fec8 	bl	4133ec <__ssprint_r>
  40e65c:	2800      	cmp	r0, #0
  40e65e:	f47f aabf 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40e662:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e664:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e668:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40e66a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40e66c:	4432      	add	r2, r6
  40e66e:	4617      	mov	r7, r2
  40e670:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40e672:	4293      	cmp	r3, r2
  40e674:	db49      	blt.n	40e70a <_svfprintf_r+0xfa6>
  40e676:	9a07      	ldr	r2, [sp, #28]
  40e678:	07d5      	lsls	r5, r2, #31
  40e67a:	d446      	bmi.n	40e70a <_svfprintf_r+0xfa6>
  40e67c:	9912      	ldr	r1, [sp, #72]	; 0x48
  40e67e:	440e      	add	r6, r1
  40e680:	1bf5      	subs	r5, r6, r7
  40e682:	1acb      	subs	r3, r1, r3
  40e684:	429d      	cmp	r5, r3
  40e686:	bfa8      	it	ge
  40e688:	461d      	movge	r5, r3
  40e68a:	2d00      	cmp	r5, #0
  40e68c:	462e      	mov	r6, r5
  40e68e:	dd0d      	ble.n	40e6ac <_svfprintf_r+0xf48>
  40e690:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40e692:	442c      	add	r4, r5
  40e694:	3201      	adds	r2, #1
  40e696:	2a07      	cmp	r2, #7
  40e698:	9425      	str	r4, [sp, #148]	; 0x94
  40e69a:	f8c9 7000 	str.w	r7, [r9]
  40e69e:	f8c9 5004 	str.w	r5, [r9, #4]
  40e6a2:	9224      	str	r2, [sp, #144]	; 0x90
  40e6a4:	f300 82d2 	bgt.w	40ec4c <_svfprintf_r+0x14e8>
  40e6a8:	f109 0908 	add.w	r9, r9, #8
  40e6ac:	2e00      	cmp	r6, #0
  40e6ae:	bfb4      	ite	lt
  40e6b0:	461d      	movlt	r5, r3
  40e6b2:	1b9d      	subge	r5, r3, r6
  40e6b4:	2d00      	cmp	r5, #0
  40e6b6:	f77f aa24 	ble.w	40db02 <_svfprintf_r+0x39e>
  40e6ba:	4a4d      	ldr	r2, [pc, #308]	; (40e7f0 <_svfprintf_r+0x108c>)
  40e6bc:	2d10      	cmp	r5, #16
  40e6be:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e6c0:	920f      	str	r2, [sp, #60]	; 0x3c
  40e6c2:	f77f abf4 	ble.w	40deae <_svfprintf_r+0x74a>
  40e6c6:	2610      	movs	r6, #16
  40e6c8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40e6ca:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40e6ce:	e005      	b.n	40e6dc <_svfprintf_r+0xf78>
  40e6d0:	f109 0908 	add.w	r9, r9, #8
  40e6d4:	3d10      	subs	r5, #16
  40e6d6:	2d10      	cmp	r5, #16
  40e6d8:	f77f abe9 	ble.w	40deae <_svfprintf_r+0x74a>
  40e6dc:	3301      	adds	r3, #1
  40e6de:	3410      	adds	r4, #16
  40e6e0:	2b07      	cmp	r3, #7
  40e6e2:	9425      	str	r4, [sp, #148]	; 0x94
  40e6e4:	9324      	str	r3, [sp, #144]	; 0x90
  40e6e6:	f8c9 a000 	str.w	sl, [r9]
  40e6ea:	f8c9 6004 	str.w	r6, [r9, #4]
  40e6ee:	ddef      	ble.n	40e6d0 <_svfprintf_r+0xf6c>
  40e6f0:	aa23      	add	r2, sp, #140	; 0x8c
  40e6f2:	4659      	mov	r1, fp
  40e6f4:	4638      	mov	r0, r7
  40e6f6:	f004 fe79 	bl	4133ec <__ssprint_r>
  40e6fa:	2800      	cmp	r0, #0
  40e6fc:	f47f aa70 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40e700:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e704:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e706:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e708:	e7e4      	b.n	40e6d4 <_svfprintf_r+0xf70>
  40e70a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40e70c:	9816      	ldr	r0, [sp, #88]	; 0x58
  40e70e:	3201      	adds	r2, #1
  40e710:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40e712:	4404      	add	r4, r0
  40e714:	2a07      	cmp	r2, #7
  40e716:	9425      	str	r4, [sp, #148]	; 0x94
  40e718:	f8c9 1000 	str.w	r1, [r9]
  40e71c:	f8c9 0004 	str.w	r0, [r9, #4]
  40e720:	9224      	str	r2, [sp, #144]	; 0x90
  40e722:	f300 8277 	bgt.w	40ec14 <_svfprintf_r+0x14b0>
  40e726:	f109 0908 	add.w	r9, r9, #8
  40e72a:	e7a7      	b.n	40e67c <_svfprintf_r+0xf18>
  40e72c:	9b07      	ldr	r3, [sp, #28]
  40e72e:	07d8      	lsls	r0, r3, #31
  40e730:	f53f ab14 	bmi.w	40dd5c <_svfprintf_r+0x5f8>
  40e734:	2301      	movs	r3, #1
  40e736:	2d07      	cmp	r5, #7
  40e738:	9425      	str	r4, [sp, #148]	; 0x94
  40e73a:	f8c9 6000 	str.w	r6, [r9]
  40e73e:	9524      	str	r5, [sp, #144]	; 0x90
  40e740:	f8c9 3004 	str.w	r3, [r9, #4]
  40e744:	f77f ac26 	ble.w	40df94 <_svfprintf_r+0x830>
  40e748:	aa23      	add	r2, sp, #140	; 0x8c
  40e74a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e74c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e74e:	f004 fe4d 	bl	4133ec <__ssprint_r>
  40e752:	2800      	cmp	r0, #0
  40e754:	f47f aa44 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40e758:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e75c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e75e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40e760:	e41a      	b.n	40df98 <_svfprintf_r+0x834>
  40e762:	aa23      	add	r2, sp, #140	; 0x8c
  40e764:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e766:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e768:	f004 fe40 	bl	4133ec <__ssprint_r>
  40e76c:	2800      	cmp	r0, #0
  40e76e:	f47f aa37 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40e772:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e776:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e778:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40e77a:	f7ff bafb 	b.w	40dd74 <_svfprintf_r+0x610>
  40e77e:	aa23      	add	r2, sp, #140	; 0x8c
  40e780:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e782:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e784:	f004 fe32 	bl	4133ec <__ssprint_r>
  40e788:	2800      	cmp	r0, #0
  40e78a:	f47f aa29 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40e78e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e792:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e794:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40e796:	f7ff bafc 	b.w	40dd92 <_svfprintf_r+0x62e>
  40e79a:	aa23      	add	r2, sp, #140	; 0x8c
  40e79c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e79e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e7a0:	f004 fe24 	bl	4133ec <__ssprint_r>
  40e7a4:	2800      	cmp	r0, #0
  40e7a6:	f47f aa1b 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40e7aa:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40e7ae:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e7b0:	f7ff b95b 	b.w	40da6a <_svfprintf_r+0x306>
  40e7b4:	9907      	ldr	r1, [sp, #28]
  40e7b6:	f011 0740 	ands.w	r7, r1, #64	; 0x40
  40e7ba:	f000 810f 	beq.w	40e9dc <_svfprintf_r+0x1278>
  40e7be:	980e      	ldr	r0, [sp, #56]	; 0x38
  40e7c0:	f1bb 0f00 	cmp.w	fp, #0
  40e7c4:	4603      	mov	r3, r0
  40e7c6:	8804      	ldrh	r4, [r0, #0]
  40e7c8:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40e7cc:	f103 0304 	add.w	r3, r3, #4
  40e7d0:	f04f 0500 	mov.w	r5, #0
  40e7d4:	f2c0 8173 	blt.w	40eabe <_svfprintf_r+0x135a>
  40e7d8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  40e7dc:	9107      	str	r1, [sp, #28]
  40e7de:	ea54 0105 	orrs.w	r1, r4, r5
  40e7e2:	930e      	str	r3, [sp, #56]	; 0x38
  40e7e4:	f43f aced 	beq.w	40e1c2 <_svfprintf_r+0xa5e>
  40e7e8:	4617      	mov	r7, r2
  40e7ea:	e4f1      	b.n	40e1d0 <_svfprintf_r+0xa6c>
  40e7ec:	00414dfc 	.word	0x00414dfc
  40e7f0:	00414dac 	.word	0x00414dac
  40e7f4:	00414de0 	.word	0x00414de0
  40e7f8:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40e7fa:	4622      	mov	r2, r4
  40e7fc:	4620      	mov	r0, r4
  40e7fe:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40e800:	4623      	mov	r3, r4
  40e802:	4621      	mov	r1, r4
  40e804:	f7fc fd36 	bl	40b274 <__aeabi_dcmpun>
  40e808:	2800      	cmp	r0, #0
  40e80a:	f040 82c1 	bne.w	40ed90 <_svfprintf_r+0x162c>
  40e80e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40e810:	f1bb 3fff 	cmp.w	fp, #4294967295
  40e814:	f023 0320 	bic.w	r3, r3, #32
  40e818:	930d      	str	r3, [sp, #52]	; 0x34
  40e81a:	f000 8249 	beq.w	40ecb0 <_svfprintf_r+0x154c>
  40e81e:	2b47      	cmp	r3, #71	; 0x47
  40e820:	f000 8150 	beq.w	40eac4 <_svfprintf_r+0x1360>
  40e824:	9b07      	ldr	r3, [sp, #28]
  40e826:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40e82a:	9310      	str	r3, [sp, #64]	; 0x40
  40e82c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40e82e:	1e1f      	subs	r7, r3, #0
  40e830:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e832:	9308      	str	r3, [sp, #32]
  40e834:	bfb7      	itett	lt
  40e836:	463b      	movlt	r3, r7
  40e838:	2300      	movge	r3, #0
  40e83a:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40e83e:	232d      	movlt	r3, #45	; 0x2d
  40e840:	930f      	str	r3, [sp, #60]	; 0x3c
  40e842:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40e844:	2b66      	cmp	r3, #102	; 0x66
  40e846:	f000 821f 	beq.w	40ec88 <_svfprintf_r+0x1524>
  40e84a:	2b46      	cmp	r3, #70	; 0x46
  40e84c:	f000 810d 	beq.w	40ea6a <_svfprintf_r+0x1306>
  40e850:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40e852:	a821      	add	r0, sp, #132	; 0x84
  40e854:	2b45      	cmp	r3, #69	; 0x45
  40e856:	bf18      	it	ne
  40e858:	465d      	movne	r5, fp
  40e85a:	a91e      	add	r1, sp, #120	; 0x78
  40e85c:	bf08      	it	eq
  40e85e:	f10b 0501 	addeq.w	r5, fp, #1
  40e862:	9004      	str	r0, [sp, #16]
  40e864:	9103      	str	r1, [sp, #12]
  40e866:	a81d      	add	r0, sp, #116	; 0x74
  40e868:	2102      	movs	r1, #2
  40e86a:	463b      	mov	r3, r7
  40e86c:	9002      	str	r0, [sp, #8]
  40e86e:	9a08      	ldr	r2, [sp, #32]
  40e870:	9501      	str	r5, [sp, #4]
  40e872:	9100      	str	r1, [sp, #0]
  40e874:	980a      	ldr	r0, [sp, #40]	; 0x28
  40e876:	f001 fbbb 	bl	40fff0 <_dtoa_r>
  40e87a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40e87c:	4606      	mov	r6, r0
  40e87e:	2b67      	cmp	r3, #103	; 0x67
  40e880:	f040 8234 	bne.w	40ecec <_svfprintf_r+0x1588>
  40e884:	9b07      	ldr	r3, [sp, #28]
  40e886:	07da      	lsls	r2, r3, #31
  40e888:	f140 826f 	bpl.w	40ed6a <_svfprintf_r+0x1606>
  40e88c:	1974      	adds	r4, r6, r5
  40e88e:	9808      	ldr	r0, [sp, #32]
  40e890:	4639      	mov	r1, r7
  40e892:	2200      	movs	r2, #0
  40e894:	2300      	movs	r3, #0
  40e896:	f7fc fcbb 	bl	40b210 <__aeabi_dcmpeq>
  40e89a:	2800      	cmp	r0, #0
  40e89c:	f040 814d 	bne.w	40eb3a <_svfprintf_r+0x13d6>
  40e8a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40e8a2:	429c      	cmp	r4, r3
  40e8a4:	d906      	bls.n	40e8b4 <_svfprintf_r+0x1150>
  40e8a6:	2130      	movs	r1, #48	; 0x30
  40e8a8:	1c5a      	adds	r2, r3, #1
  40e8aa:	9221      	str	r2, [sp, #132]	; 0x84
  40e8ac:	7019      	strb	r1, [r3, #0]
  40e8ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40e8b0:	429c      	cmp	r4, r3
  40e8b2:	d8f9      	bhi.n	40e8a8 <_svfprintf_r+0x1144>
  40e8b4:	1b9b      	subs	r3, r3, r6
  40e8b6:	9312      	str	r3, [sp, #72]	; 0x48
  40e8b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40e8ba:	2b47      	cmp	r3, #71	; 0x47
  40e8bc:	f000 8136 	beq.w	40eb2c <_svfprintf_r+0x13c8>
  40e8c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40e8c2:	2b65      	cmp	r3, #101	; 0x65
  40e8c4:	f340 8221 	ble.w	40ed0a <_svfprintf_r+0x15a6>
  40e8c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40e8ca:	2b66      	cmp	r3, #102	; 0x66
  40e8cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40e8ce:	9313      	str	r3, [sp, #76]	; 0x4c
  40e8d0:	f000 81fe 	beq.w	40ecd0 <_svfprintf_r+0x156c>
  40e8d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40e8d6:	9912      	ldr	r1, [sp, #72]	; 0x48
  40e8d8:	428a      	cmp	r2, r1
  40e8da:	f2c0 81ec 	blt.w	40ecb6 <_svfprintf_r+0x1552>
  40e8de:	9b07      	ldr	r3, [sp, #28]
  40e8e0:	07d9      	lsls	r1, r3, #31
  40e8e2:	f100 8244 	bmi.w	40ed6e <_svfprintf_r+0x160a>
  40e8e6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40e8ea:	920d      	str	r2, [sp, #52]	; 0x34
  40e8ec:	2267      	movs	r2, #103	; 0x67
  40e8ee:	9211      	str	r2, [sp, #68]	; 0x44
  40e8f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40e8f2:	2a00      	cmp	r2, #0
  40e8f4:	f040 80ef 	bne.w	40ead6 <_svfprintf_r+0x1372>
  40e8f8:	9308      	str	r3, [sp, #32]
  40e8fa:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40e8fc:	4693      	mov	fp, r2
  40e8fe:	9307      	str	r3, [sp, #28]
  40e900:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40e904:	f7ff b839 	b.w	40d97a <_svfprintf_r+0x216>
  40e908:	f024 0407 	bic.w	r4, r4, #7
  40e90c:	6823      	ldr	r3, [r4, #0]
  40e90e:	9314      	str	r3, [sp, #80]	; 0x50
  40e910:	6863      	ldr	r3, [r4, #4]
  40e912:	9315      	str	r3, [sp, #84]	; 0x54
  40e914:	f104 0308 	add.w	r3, r4, #8
  40e918:	930e      	str	r3, [sp, #56]	; 0x38
  40e91a:	e492      	b.n	40e242 <_svfprintf_r+0xade>
  40e91c:	9b07      	ldr	r3, [sp, #28]
  40e91e:	06df      	lsls	r7, r3, #27
  40e920:	d40b      	bmi.n	40e93a <_svfprintf_r+0x11d6>
  40e922:	9b07      	ldr	r3, [sp, #28]
  40e924:	065e      	lsls	r6, r3, #25
  40e926:	d508      	bpl.n	40e93a <_svfprintf_r+0x11d6>
  40e928:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40e92a:	6813      	ldr	r3, [r2, #0]
  40e92c:	3204      	adds	r2, #4
  40e92e:	920e      	str	r2, [sp, #56]	; 0x38
  40e930:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  40e934:	801a      	strh	r2, [r3, #0]
  40e936:	f7fe bf3c 	b.w	40d7b2 <_svfprintf_r+0x4e>
  40e93a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40e93c:	6813      	ldr	r3, [r2, #0]
  40e93e:	3204      	adds	r2, #4
  40e940:	920e      	str	r2, [sp, #56]	; 0x38
  40e942:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40e944:	601a      	str	r2, [r3, #0]
  40e946:	f7fe bf34 	b.w	40d7b2 <_svfprintf_r+0x4e>
  40e94a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40e94c:	9b07      	ldr	r3, [sp, #28]
  40e94e:	2500      	movs	r5, #0
  40e950:	f013 0f40 	tst.w	r3, #64	; 0x40
  40e954:	4613      	mov	r3, r2
  40e956:	f103 0304 	add.w	r3, r3, #4
  40e95a:	bf0c      	ite	eq
  40e95c:	6814      	ldreq	r4, [r2, #0]
  40e95e:	8814      	ldrhne	r4, [r2, #0]
  40e960:	930e      	str	r3, [sp, #56]	; 0x38
  40e962:	f7ff bbe5 	b.w	40e130 <_svfprintf_r+0x9cc>
  40e966:	9b07      	ldr	r3, [sp, #28]
  40e968:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40e96a:	f013 0f40 	tst.w	r3, #64	; 0x40
  40e96e:	4613      	mov	r3, r2
  40e970:	f43f ae41 	beq.w	40e5f6 <_svfprintf_r+0xe92>
  40e974:	f9b2 4000 	ldrsh.w	r4, [r2]
  40e978:	3304      	adds	r3, #4
  40e97a:	17e5      	asrs	r5, r4, #31
  40e97c:	930e      	str	r3, [sp, #56]	; 0x38
  40e97e:	4622      	mov	r2, r4
  40e980:	462b      	mov	r3, r5
  40e982:	e54c      	b.n	40e41e <_svfprintf_r+0xcba>
  40e984:	9907      	ldr	r1, [sp, #28]
  40e986:	f011 0740 	ands.w	r7, r1, #64	; 0x40
  40e98a:	f43f ae4f 	beq.w	40e62c <_svfprintf_r+0xec8>
  40e98e:	980e      	ldr	r0, [sp, #56]	; 0x38
  40e990:	f1bb 0f00 	cmp.w	fp, #0
  40e994:	4603      	mov	r3, r0
  40e996:	8804      	ldrh	r4, [r0, #0]
  40e998:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40e99c:	f103 0304 	add.w	r3, r3, #4
  40e9a0:	f04f 0500 	mov.w	r5, #0
  40e9a4:	f2c0 8094 	blt.w	40ead0 <_svfprintf_r+0x136c>
  40e9a8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  40e9ac:	9107      	str	r1, [sp, #28]
  40e9ae:	ea54 0105 	orrs.w	r1, r4, r5
  40e9b2:	930e      	str	r3, [sp, #56]	; 0x38
  40e9b4:	4617      	mov	r7, r2
  40e9b6:	f47f ab8d 	bne.w	40e0d4 <_svfprintf_r+0x970>
  40e9ba:	e4d3      	b.n	40e364 <_svfprintf_r+0xc00>
  40e9bc:	4614      	mov	r4, r2
  40e9be:	3301      	adds	r3, #1
  40e9c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40e9c2:	442c      	add	r4, r5
  40e9c4:	2b07      	cmp	r3, #7
  40e9c6:	9425      	str	r4, [sp, #148]	; 0x94
  40e9c8:	9324      	str	r3, [sp, #144]	; 0x90
  40e9ca:	e889 0024 	stmia.w	r9, {r2, r5}
  40e9ce:	f73f ae40 	bgt.w	40e652 <_svfprintf_r+0xeee>
  40e9d2:	f109 0908 	add.w	r9, r9, #8
  40e9d6:	e647      	b.n	40e668 <_svfprintf_r+0xf04>
  40e9d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40e9da:	e5e9      	b.n	40e5b0 <_svfprintf_r+0xe4c>
  40e9dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40e9de:	f1bb 0f00 	cmp.w	fp, #0
  40e9e2:	4613      	mov	r3, r2
  40e9e4:	6814      	ldr	r4, [r2, #0]
  40e9e6:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40e9ea:	f103 0304 	add.w	r3, r3, #4
  40e9ee:	f04f 0500 	mov.w	r5, #0
  40e9f2:	db64      	blt.n	40eabe <_svfprintf_r+0x135a>
  40e9f4:	9a07      	ldr	r2, [sp, #28]
  40e9f6:	930e      	str	r3, [sp, #56]	; 0x38
  40e9f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  40e9fc:	9207      	str	r2, [sp, #28]
  40e9fe:	ea54 0205 	orrs.w	r2, r4, r5
  40ea02:	f47f abe5 	bne.w	40e1d0 <_svfprintf_r+0xa6c>
  40ea06:	f7ff bbdc 	b.w	40e1c2 <_svfprintf_r+0xa5e>
  40ea0a:	9a07      	ldr	r2, [sp, #28]
  40ea0c:	930e      	str	r3, [sp, #56]	; 0x38
  40ea0e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  40ea12:	9207      	str	r2, [sp, #28]
  40ea14:	ea54 0205 	orrs.w	r2, r4, r5
  40ea18:	f47f ab5c 	bne.w	40e0d4 <_svfprintf_r+0x970>
  40ea1c:	e4a2      	b.n	40e364 <_svfprintf_r+0xc00>
  40ea1e:	9b07      	ldr	r3, [sp, #28]
  40ea20:	f108 0801 	add.w	r8, r8, #1
  40ea24:	f043 0320 	orr.w	r3, r3, #32
  40ea28:	9307      	str	r3, [sp, #28]
  40ea2a:	f898 3000 	ldrb.w	r3, [r8]
  40ea2e:	f7fe bef3 	b.w	40d818 <_svfprintf_r+0xb4>
  40ea32:	aa23      	add	r2, sp, #140	; 0x8c
  40ea34:	9909      	ldr	r1, [sp, #36]	; 0x24
  40ea36:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ea38:	f004 fcd8 	bl	4133ec <__ssprint_r>
  40ea3c:	2800      	cmp	r0, #0
  40ea3e:	f47f a8cf 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40ea42:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40ea46:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40ea48:	f7ff b90f 	b.w	40dc6a <_svfprintf_r+0x506>
  40ea4c:	2140      	movs	r1, #64	; 0x40
  40ea4e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ea50:	f003 fac4 	bl	411fdc <_malloc_r>
  40ea54:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40ea56:	6010      	str	r0, [r2, #0]
  40ea58:	6110      	str	r0, [r2, #16]
  40ea5a:	2800      	cmp	r0, #0
  40ea5c:	f000 81f5 	beq.w	40ee4a <_svfprintf_r+0x16e6>
  40ea60:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40ea62:	2340      	movs	r3, #64	; 0x40
  40ea64:	6153      	str	r3, [r2, #20]
  40ea66:	f7fe be94 	b.w	40d792 <_svfprintf_r+0x2e>
  40ea6a:	a821      	add	r0, sp, #132	; 0x84
  40ea6c:	a91e      	add	r1, sp, #120	; 0x78
  40ea6e:	9004      	str	r0, [sp, #16]
  40ea70:	9103      	str	r1, [sp, #12]
  40ea72:	a81d      	add	r0, sp, #116	; 0x74
  40ea74:	2103      	movs	r1, #3
  40ea76:	9002      	str	r0, [sp, #8]
  40ea78:	9a08      	ldr	r2, [sp, #32]
  40ea7a:	463b      	mov	r3, r7
  40ea7c:	f8cd b004 	str.w	fp, [sp, #4]
  40ea80:	9100      	str	r1, [sp, #0]
  40ea82:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ea84:	f001 fab4 	bl	40fff0 <_dtoa_r>
  40ea88:	465d      	mov	r5, fp
  40ea8a:	4606      	mov	r6, r0
  40ea8c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40ea8e:	1974      	adds	r4, r6, r5
  40ea90:	2b46      	cmp	r3, #70	; 0x46
  40ea92:	f47f aefc 	bne.w	40e88e <_svfprintf_r+0x112a>
  40ea96:	7833      	ldrb	r3, [r6, #0]
  40ea98:	2b30      	cmp	r3, #48	; 0x30
  40ea9a:	f000 8197 	beq.w	40edcc <_svfprintf_r+0x1668>
  40ea9e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40eaa0:	442c      	add	r4, r5
  40eaa2:	e6f4      	b.n	40e88e <_svfprintf_r+0x112a>
  40eaa4:	aa23      	add	r2, sp, #140	; 0x8c
  40eaa6:	9909      	ldr	r1, [sp, #36]	; 0x24
  40eaa8:	980a      	ldr	r0, [sp, #40]	; 0x28
  40eaaa:	f004 fc9f 	bl	4133ec <__ssprint_r>
  40eaae:	2800      	cmp	r0, #0
  40eab0:	f47f a896 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40eab4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40eab8:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40eaba:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40eabc:	e532      	b.n	40e524 <_svfprintf_r+0xdc0>
  40eabe:	930e      	str	r3, [sp, #56]	; 0x38
  40eac0:	f7ff bb85 	b.w	40e1ce <_svfprintf_r+0xa6a>
  40eac4:	f1bb 0f00 	cmp.w	fp, #0
  40eac8:	bf08      	it	eq
  40eaca:	f04f 0b01 	moveq.w	fp, #1
  40eace:	e6a9      	b.n	40e824 <_svfprintf_r+0x10c0>
  40ead0:	930e      	str	r3, [sp, #56]	; 0x38
  40ead2:	4617      	mov	r7, r2
  40ead4:	e5b8      	b.n	40e648 <_svfprintf_r+0xee4>
  40ead6:	9308      	str	r3, [sp, #32]
  40ead8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40eada:	272d      	movs	r7, #45	; 0x2d
  40eadc:	9307      	str	r3, [sp, #28]
  40eade:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40eae2:	f04f 0b00 	mov.w	fp, #0
  40eae6:	f7fe bf49 	b.w	40d97c <_svfprintf_r+0x218>
  40eaea:	4630      	mov	r0, r6
  40eaec:	f7fd faa0 	bl	40c030 <strlen>
  40eaf0:	46ab      	mov	fp, r5
  40eaf2:	4603      	mov	r3, r0
  40eaf4:	f7ff bac4 	b.w	40e080 <_svfprintf_r+0x91c>
  40eaf8:	aa23      	add	r2, sp, #140	; 0x8c
  40eafa:	9909      	ldr	r1, [sp, #36]	; 0x24
  40eafc:	980a      	ldr	r0, [sp, #40]	; 0x28
  40eafe:	f004 fc75 	bl	4133ec <__ssprint_r>
  40eb02:	2800      	cmp	r0, #0
  40eb04:	f47f a86c 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40eb08:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40eb0a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40eb0c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40eb10:	9912      	ldr	r1, [sp, #72]	; 0x48
  40eb12:	3301      	adds	r3, #1
  40eb14:	440c      	add	r4, r1
  40eb16:	2b07      	cmp	r3, #7
  40eb18:	9425      	str	r4, [sp, #148]	; 0x94
  40eb1a:	9324      	str	r3, [sp, #144]	; 0x90
  40eb1c:	f8c9 6000 	str.w	r6, [r9]
  40eb20:	f8c9 1004 	str.w	r1, [r9, #4]
  40eb24:	f77e afeb 	ble.w	40dafe <_svfprintf_r+0x39a>
  40eb28:	f7ff b9cb 	b.w	40dec2 <_svfprintf_r+0x75e>
  40eb2c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40eb2e:	1cdd      	adds	r5, r3, #3
  40eb30:	db12      	blt.n	40eb58 <_svfprintf_r+0x13f4>
  40eb32:	459b      	cmp	fp, r3
  40eb34:	db10      	blt.n	40eb58 <_svfprintf_r+0x13f4>
  40eb36:	9313      	str	r3, [sp, #76]	; 0x4c
  40eb38:	e6cc      	b.n	40e8d4 <_svfprintf_r+0x1170>
  40eb3a:	4623      	mov	r3, r4
  40eb3c:	e6ba      	b.n	40e8b4 <_svfprintf_r+0x1150>
  40eb3e:	aa23      	add	r2, sp, #140	; 0x8c
  40eb40:	9909      	ldr	r1, [sp, #36]	; 0x24
  40eb42:	980a      	ldr	r0, [sp, #40]	; 0x28
  40eb44:	f004 fc52 	bl	4133ec <__ssprint_r>
  40eb48:	2800      	cmp	r0, #0
  40eb4a:	f47f a849 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40eb4e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40eb52:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40eb54:	f7ff b9e0 	b.w	40df18 <_svfprintf_r+0x7b4>
  40eb58:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40eb5a:	3a02      	subs	r2, #2
  40eb5c:	9211      	str	r2, [sp, #68]	; 0x44
  40eb5e:	3b01      	subs	r3, #1
  40eb60:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40eb64:	2b00      	cmp	r3, #0
  40eb66:	931d      	str	r3, [sp, #116]	; 0x74
  40eb68:	bfb8      	it	lt
  40eb6a:	425b      	neglt	r3, r3
  40eb6c:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  40eb70:	bfb4      	ite	lt
  40eb72:	222d      	movlt	r2, #45	; 0x2d
  40eb74:	222b      	movge	r2, #43	; 0x2b
  40eb76:	2b09      	cmp	r3, #9
  40eb78:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  40eb7c:	f340 8100 	ble.w	40ed80 <_svfprintf_r+0x161c>
  40eb80:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  40eb84:	4604      	mov	r4, r0
  40eb86:	4ab8      	ldr	r2, [pc, #736]	; (40ee68 <_svfprintf_r+0x1704>)
  40eb88:	fb82 2103 	smull	r2, r1, r2, r3
  40eb8c:	17da      	asrs	r2, r3, #31
  40eb8e:	ebc2 01a1 	rsb	r1, r2, r1, asr #2
  40eb92:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40eb96:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40eb9a:	3230      	adds	r2, #48	; 0x30
  40eb9c:	2909      	cmp	r1, #9
  40eb9e:	460b      	mov	r3, r1
  40eba0:	f804 2d01 	strb.w	r2, [r4, #-1]!
  40eba4:	dcef      	bgt.n	40eb86 <_svfprintf_r+0x1422>
  40eba6:	4621      	mov	r1, r4
  40eba8:	3330      	adds	r3, #48	; 0x30
  40ebaa:	b2da      	uxtb	r2, r3
  40ebac:	f801 2d01 	strb.w	r2, [r1, #-1]!
  40ebb0:	4288      	cmp	r0, r1
  40ebb2:	f240 8151 	bls.w	40ee58 <_svfprintf_r+0x16f4>
  40ebb6:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  40ebba:	4623      	mov	r3, r4
  40ebbc:	e001      	b.n	40ebc2 <_svfprintf_r+0x145e>
  40ebbe:	f813 2b01 	ldrb.w	r2, [r3], #1
  40ebc2:	4298      	cmp	r0, r3
  40ebc4:	f801 2b01 	strb.w	r2, [r1], #1
  40ebc8:	d1f9      	bne.n	40ebbe <_svfprintf_r+0x145a>
  40ebca:	1c43      	adds	r3, r0, #1
  40ebcc:	1b1b      	subs	r3, r3, r4
  40ebce:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40ebd2:	4413      	add	r3, r2
  40ebd4:	aa1f      	add	r2, sp, #124	; 0x7c
  40ebd6:	1a9b      	subs	r3, r3, r2
  40ebd8:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40ebda:	9319      	str	r3, [sp, #100]	; 0x64
  40ebdc:	2a01      	cmp	r2, #1
  40ebde:	4413      	add	r3, r2
  40ebe0:	930d      	str	r3, [sp, #52]	; 0x34
  40ebe2:	f340 8109 	ble.w	40edf8 <_svfprintf_r+0x1694>
  40ebe6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40ebe8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40ebea:	4413      	add	r3, r2
  40ebec:	2200      	movs	r2, #0
  40ebee:	930d      	str	r3, [sp, #52]	; 0x34
  40ebf0:	9213      	str	r2, [sp, #76]	; 0x4c
  40ebf2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40ebf6:	e67b      	b.n	40e8f0 <_svfprintf_r+0x118c>
  40ebf8:	4614      	mov	r4, r2
  40ebfa:	3301      	adds	r3, #1
  40ebfc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40ebfe:	442c      	add	r4, r5
  40ec00:	2b07      	cmp	r3, #7
  40ec02:	9425      	str	r4, [sp, #148]	; 0x94
  40ec04:	9324      	str	r3, [sp, #144]	; 0x90
  40ec06:	e889 0024 	stmia.w	r9, {r2, r5}
  40ec0a:	f73f af75 	bgt.w	40eaf8 <_svfprintf_r+0x1394>
  40ec0e:	f109 0908 	add.w	r9, r9, #8
  40ec12:	e77d      	b.n	40eb10 <_svfprintf_r+0x13ac>
  40ec14:	aa23      	add	r2, sp, #140	; 0x8c
  40ec16:	9909      	ldr	r1, [sp, #36]	; 0x24
  40ec18:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ec1a:	f004 fbe7 	bl	4133ec <__ssprint_r>
  40ec1e:	2800      	cmp	r0, #0
  40ec20:	f47e afde 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40ec24:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40ec28:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40ec2a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40ec2c:	e526      	b.n	40e67c <_svfprintf_r+0xf18>
  40ec2e:	465b      	mov	r3, fp
  40ec30:	2b06      	cmp	r3, #6
  40ec32:	bf28      	it	cs
  40ec34:	2306      	movcs	r3, #6
  40ec36:	930d      	str	r3, [sp, #52]	; 0x34
  40ec38:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40ec3c:	46b3      	mov	fp, r6
  40ec3e:	4637      	mov	r7, r6
  40ec40:	9613      	str	r6, [sp, #76]	; 0x4c
  40ec42:	940e      	str	r4, [sp, #56]	; 0x38
  40ec44:	9308      	str	r3, [sp, #32]
  40ec46:	4e89      	ldr	r6, [pc, #548]	; (40ee6c <_svfprintf_r+0x1708>)
  40ec48:	f7fe be97 	b.w	40d97a <_svfprintf_r+0x216>
  40ec4c:	aa23      	add	r2, sp, #140	; 0x8c
  40ec4e:	9909      	ldr	r1, [sp, #36]	; 0x24
  40ec50:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ec52:	f004 fbcb 	bl	4133ec <__ssprint_r>
  40ec56:	2800      	cmp	r0, #0
  40ec58:	f47e afc2 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40ec5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40ec5e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40ec60:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40ec62:	1ad3      	subs	r3, r2, r3
  40ec64:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40ec68:	e520      	b.n	40e6ac <_svfprintf_r+0xf48>
  40ec6a:	920e      	str	r2, [sp, #56]	; 0x38
  40ec6c:	461f      	mov	r7, r3
  40ec6e:	e4eb      	b.n	40e648 <_svfprintf_r+0xee4>
  40ec70:	232d      	movs	r3, #45	; 0x2d
  40ec72:	461f      	mov	r7, r3
  40ec74:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40ec78:	f7ff bb06 	b.w	40e288 <_svfprintf_r+0xb24>
  40ec7c:	9307      	str	r3, [sp, #28]
  40ec7e:	f7fe be63 	b.w	40d948 <_svfprintf_r+0x1e4>
  40ec82:	920e      	str	r2, [sp, #56]	; 0x38
  40ec84:	f7ff baa3 	b.w	40e1ce <_svfprintf_r+0xa6a>
  40ec88:	a821      	add	r0, sp, #132	; 0x84
  40ec8a:	a91e      	add	r1, sp, #120	; 0x78
  40ec8c:	9004      	str	r0, [sp, #16]
  40ec8e:	9103      	str	r1, [sp, #12]
  40ec90:	a81d      	add	r0, sp, #116	; 0x74
  40ec92:	2103      	movs	r1, #3
  40ec94:	9002      	str	r0, [sp, #8]
  40ec96:	9a08      	ldr	r2, [sp, #32]
  40ec98:	463b      	mov	r3, r7
  40ec9a:	f8cd b004 	str.w	fp, [sp, #4]
  40ec9e:	9100      	str	r1, [sp, #0]
  40eca0:	980a      	ldr	r0, [sp, #40]	; 0x28
  40eca2:	f001 f9a5 	bl	40fff0 <_dtoa_r>
  40eca6:	465d      	mov	r5, fp
  40eca8:	4606      	mov	r6, r0
  40ecaa:	eb00 040b 	add.w	r4, r0, fp
  40ecae:	e6f2      	b.n	40ea96 <_svfprintf_r+0x1332>
  40ecb0:	f04f 0b06 	mov.w	fp, #6
  40ecb4:	e5b6      	b.n	40e824 <_svfprintf_r+0x10c0>
  40ecb6:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40ecb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40ecba:	4413      	add	r3, r2
  40ecbc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40ecbe:	930d      	str	r3, [sp, #52]	; 0x34
  40ecc0:	2a00      	cmp	r2, #0
  40ecc2:	f340 8091 	ble.w	40ede8 <_svfprintf_r+0x1684>
  40ecc6:	2267      	movs	r2, #103	; 0x67
  40ecc8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40eccc:	9211      	str	r2, [sp, #68]	; 0x44
  40ecce:	e60f      	b.n	40e8f0 <_svfprintf_r+0x118c>
  40ecd0:	2b00      	cmp	r3, #0
  40ecd2:	f340 809b 	ble.w	40ee0c <_svfprintf_r+0x16a8>
  40ecd6:	f1bb 0f00 	cmp.w	fp, #0
  40ecda:	d16e      	bne.n	40edba <_svfprintf_r+0x1656>
  40ecdc:	9a07      	ldr	r2, [sp, #28]
  40ecde:	07d4      	lsls	r4, r2, #31
  40ece0:	d46b      	bmi.n	40edba <_svfprintf_r+0x1656>
  40ece2:	461a      	mov	r2, r3
  40ece4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40ece8:	920d      	str	r2, [sp, #52]	; 0x34
  40ecea:	e601      	b.n	40e8f0 <_svfprintf_r+0x118c>
  40ecec:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40ecee:	2b47      	cmp	r3, #71	; 0x47
  40ecf0:	f47f adcc 	bne.w	40e88c <_svfprintf_r+0x1128>
  40ecf4:	9b07      	ldr	r3, [sp, #28]
  40ecf6:	07db      	lsls	r3, r3, #31
  40ecf8:	f53f aec8 	bmi.w	40ea8c <_svfprintf_r+0x1328>
  40ecfc:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40ecfe:	1b9b      	subs	r3, r3, r6
  40ed00:	9312      	str	r3, [sp, #72]	; 0x48
  40ed02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40ed04:	2b47      	cmp	r3, #71	; 0x47
  40ed06:	f43f af11 	beq.w	40eb2c <_svfprintf_r+0x13c8>
  40ed0a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40ed0c:	e727      	b.n	40eb5e <_svfprintf_r+0x13fa>
  40ed0e:	9b07      	ldr	r3, [sp, #28]
  40ed10:	465f      	mov	r7, fp
  40ed12:	07db      	lsls	r3, r3, #31
  40ed14:	d505      	bpl.n	40ed22 <_svfprintf_r+0x15be>
  40ed16:	ae40      	add	r6, sp, #256	; 0x100
  40ed18:	2330      	movs	r3, #48	; 0x30
  40ed1a:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40ed1e:	f7fe be22 	b.w	40d966 <_svfprintf_r+0x202>
  40ed22:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40ed26:	ae30      	add	r6, sp, #192	; 0xc0
  40ed28:	f7fe be20 	b.w	40d96c <_svfprintf_r+0x208>
  40ed2c:	ea2b 73eb 	bic.w	r3, fp, fp, asr #31
  40ed30:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40ed34:	9308      	str	r3, [sp, #32]
  40ed36:	4683      	mov	fp, r0
  40ed38:	940e      	str	r4, [sp, #56]	; 0x38
  40ed3a:	9013      	str	r0, [sp, #76]	; 0x4c
  40ed3c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40ed40:	f7fe be1b 	b.w	40d97a <_svfprintf_r+0x216>
  40ed44:	46a0      	mov	r8, r4
  40ed46:	2500      	movs	r5, #0
  40ed48:	f7fe bd68 	b.w	40d81c <_svfprintf_r+0xb8>
  40ed4c:	aa23      	add	r2, sp, #140	; 0x8c
  40ed4e:	9909      	ldr	r1, [sp, #36]	; 0x24
  40ed50:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ed52:	f004 fb4b 	bl	4133ec <__ssprint_r>
  40ed56:	2800      	cmp	r0, #0
  40ed58:	f47e af42 	bne.w	40dbe0 <_svfprintf_r+0x47c>
  40ed5c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40ed60:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40ed62:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40ed64:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ed66:	f7ff bbf4 	b.w	40e552 <_svfprintf_r+0xdee>
  40ed6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40ed6c:	e5a2      	b.n	40e8b4 <_svfprintf_r+0x1150>
  40ed6e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40ed70:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40ed72:	4413      	add	r3, r2
  40ed74:	2267      	movs	r2, #103	; 0x67
  40ed76:	930d      	str	r3, [sp, #52]	; 0x34
  40ed78:	9211      	str	r2, [sp, #68]	; 0x44
  40ed7a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40ed7e:	e5b7      	b.n	40e8f0 <_svfprintf_r+0x118c>
  40ed80:	3330      	adds	r3, #48	; 0x30
  40ed82:	2230      	movs	r2, #48	; 0x30
  40ed84:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  40ed88:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  40ed8c:	ab20      	add	r3, sp, #128	; 0x80
  40ed8e:	e721      	b.n	40ebd4 <_svfprintf_r+0x1470>
  40ed90:	9907      	ldr	r1, [sp, #28]
  40ed92:	4e37      	ldr	r6, [pc, #220]	; (40ee70 <_svfprintf_r+0x170c>)
  40ed94:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  40ed98:	4b36      	ldr	r3, [pc, #216]	; (40ee74 <_svfprintf_r+0x1710>)
  40ed9a:	9107      	str	r1, [sp, #28]
  40ed9c:	9911      	ldr	r1, [sp, #68]	; 0x44
  40ed9e:	2203      	movs	r2, #3
  40eda0:	f04f 0b00 	mov.w	fp, #0
  40eda4:	9208      	str	r2, [sp, #32]
  40eda6:	2947      	cmp	r1, #71	; 0x47
  40eda8:	bfd8      	it	le
  40edaa:	461e      	movle	r6, r3
  40edac:	920d      	str	r2, [sp, #52]	; 0x34
  40edae:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40edb2:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40edb6:	f7fe bde0 	b.w	40d97a <_svfprintf_r+0x216>
  40edba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40edbc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40edbe:	189d      	adds	r5, r3, r2
  40edc0:	eb05 030b 	add.w	r3, r5, fp
  40edc4:	930d      	str	r3, [sp, #52]	; 0x34
  40edc6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40edca:	e591      	b.n	40e8f0 <_svfprintf_r+0x118c>
  40edcc:	9808      	ldr	r0, [sp, #32]
  40edce:	4639      	mov	r1, r7
  40edd0:	2200      	movs	r2, #0
  40edd2:	2300      	movs	r3, #0
  40edd4:	f7fc fa1c 	bl	40b210 <__aeabi_dcmpeq>
  40edd8:	2800      	cmp	r0, #0
  40edda:	f47f ae60 	bne.w	40ea9e <_svfprintf_r+0x133a>
  40edde:	f1c5 0501 	rsb	r5, r5, #1
  40ede2:	951d      	str	r5, [sp, #116]	; 0x74
  40ede4:	442c      	add	r4, r5
  40ede6:	e552      	b.n	40e88e <_svfprintf_r+0x112a>
  40ede8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40edea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40edec:	f1c3 0301 	rsb	r3, r3, #1
  40edf0:	441a      	add	r2, r3
  40edf2:	4613      	mov	r3, r2
  40edf4:	920d      	str	r2, [sp, #52]	; 0x34
  40edf6:	e766      	b.n	40ecc6 <_svfprintf_r+0x1562>
  40edf8:	9b07      	ldr	r3, [sp, #28]
  40edfa:	f013 0301 	ands.w	r3, r3, #1
  40edfe:	f47f aef2 	bne.w	40ebe6 <_svfprintf_r+0x1482>
  40ee02:	9313      	str	r3, [sp, #76]	; 0x4c
  40ee04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40ee06:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40ee0a:	e571      	b.n	40e8f0 <_svfprintf_r+0x118c>
  40ee0c:	f1bb 0f00 	cmp.w	fp, #0
  40ee10:	d102      	bne.n	40ee18 <_svfprintf_r+0x16b4>
  40ee12:	9b07      	ldr	r3, [sp, #28]
  40ee14:	07d8      	lsls	r0, r3, #31
  40ee16:	d507      	bpl.n	40ee28 <_svfprintf_r+0x16c4>
  40ee18:	9b16      	ldr	r3, [sp, #88]	; 0x58
  40ee1a:	1c5d      	adds	r5, r3, #1
  40ee1c:	eb05 030b 	add.w	r3, r5, fp
  40ee20:	930d      	str	r3, [sp, #52]	; 0x34
  40ee22:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40ee26:	e563      	b.n	40e8f0 <_svfprintf_r+0x118c>
  40ee28:	2301      	movs	r3, #1
  40ee2a:	930d      	str	r3, [sp, #52]	; 0x34
  40ee2c:	e560      	b.n	40e8f0 <_svfprintf_r+0x118c>
  40ee2e:	980e      	ldr	r0, [sp, #56]	; 0x38
  40ee30:	f898 3001 	ldrb.w	r3, [r8, #1]
  40ee34:	6805      	ldr	r5, [r0, #0]
  40ee36:	3004      	adds	r0, #4
  40ee38:	2d00      	cmp	r5, #0
  40ee3a:	900e      	str	r0, [sp, #56]	; 0x38
  40ee3c:	46a0      	mov	r8, r4
  40ee3e:	f6be aceb 	bge.w	40d818 <_svfprintf_r+0xb4>
  40ee42:	f04f 35ff 	mov.w	r5, #4294967295
  40ee46:	f7fe bce7 	b.w	40d818 <_svfprintf_r+0xb4>
  40ee4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40ee4c:	230c      	movs	r3, #12
  40ee4e:	6013      	str	r3, [r2, #0]
  40ee50:	f04f 30ff 	mov.w	r0, #4294967295
  40ee54:	f7fe becd 	b.w	40dbf2 <_svfprintf_r+0x48e>
  40ee58:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  40ee5c:	e6ba      	b.n	40ebd4 <_svfprintf_r+0x1470>
  40ee5e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40ee62:	f7ff bb29 	b.w	40e4b8 <_svfprintf_r+0xd54>
  40ee66:	bf00      	nop
  40ee68:	66666667 	.word	0x66666667
  40ee6c:	00414df4 	.word	0x00414df4
  40ee70:	00414dc8 	.word	0x00414dc8
  40ee74:	00414dc4 	.word	0x00414dc4
  40ee78:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40ee7c:	f7ff b90f 	b.w	40e09e <_svfprintf_r+0x93a>
  40ee80:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40ee84:	f7ff bab8 	b.w	40e3f8 <_svfprintf_r+0xc94>
  40ee88:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40ee8c:	f7ff ba9f 	b.w	40e3ce <_svfprintf_r+0xc6a>
  40ee90:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40ee94:	f7ff ba74 	b.w	40e380 <_svfprintf_r+0xc1c>
  40ee98:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40ee9c:	f7ff ba3e 	b.w	40e31c <_svfprintf_r+0xbb8>
  40eea0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40eea4:	f7ff ba10 	b.w	40e2c8 <_svfprintf_r+0xb64>
  40eea8:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40eeac:	f7ff b932 	b.w	40e114 <_svfprintf_r+0x9b0>
  40eeb0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40eeb4:	f7ff b9b5 	b.w	40e222 <_svfprintf_r+0xabe>
  40eeb8:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40eebc:	f7ff b968 	b.w	40e190 <_svfprintf_r+0xa2c>

0040eec0 <__sprint_r.part.0>:
  40eec0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40eec2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40eec6:	049c      	lsls	r4, r3, #18
  40eec8:	4692      	mov	sl, r2
  40eeca:	d52c      	bpl.n	40ef26 <__sprint_r.part.0+0x66>
  40eecc:	6893      	ldr	r3, [r2, #8]
  40eece:	6812      	ldr	r2, [r2, #0]
  40eed0:	b33b      	cbz	r3, 40ef22 <__sprint_r.part.0+0x62>
  40eed2:	460f      	mov	r7, r1
  40eed4:	4680      	mov	r8, r0
  40eed6:	f102 0908 	add.w	r9, r2, #8
  40eeda:	e919 0060 	ldmdb	r9, {r5, r6}
  40eede:	08b6      	lsrs	r6, r6, #2
  40eee0:	d017      	beq.n	40ef12 <__sprint_r.part.0+0x52>
  40eee2:	3d04      	subs	r5, #4
  40eee4:	2400      	movs	r4, #0
  40eee6:	e001      	b.n	40eeec <__sprint_r.part.0+0x2c>
  40eee8:	42a6      	cmp	r6, r4
  40eeea:	d010      	beq.n	40ef0e <__sprint_r.part.0+0x4e>
  40eeec:	463a      	mov	r2, r7
  40eeee:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40eef2:	4640      	mov	r0, r8
  40eef4:	f002 f942 	bl	41117c <_fputwc_r>
  40eef8:	1c43      	adds	r3, r0, #1
  40eefa:	f104 0401 	add.w	r4, r4, #1
  40eefe:	d1f3      	bne.n	40eee8 <__sprint_r.part.0+0x28>
  40ef00:	2300      	movs	r3, #0
  40ef02:	f8ca 3008 	str.w	r3, [sl, #8]
  40ef06:	f8ca 3004 	str.w	r3, [sl, #4]
  40ef0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40ef0e:	f8da 3008 	ldr.w	r3, [sl, #8]
  40ef12:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  40ef16:	f8ca 3008 	str.w	r3, [sl, #8]
  40ef1a:	f109 0908 	add.w	r9, r9, #8
  40ef1e:	2b00      	cmp	r3, #0
  40ef20:	d1db      	bne.n	40eeda <__sprint_r.part.0+0x1a>
  40ef22:	2000      	movs	r0, #0
  40ef24:	e7ec      	b.n	40ef00 <__sprint_r.part.0+0x40>
  40ef26:	f002 fa71 	bl	41140c <__sfvwrite_r>
  40ef2a:	2300      	movs	r3, #0
  40ef2c:	f8ca 3008 	str.w	r3, [sl, #8]
  40ef30:	f8ca 3004 	str.w	r3, [sl, #4]
  40ef34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040ef38 <_vfiprintf_r>:
  40ef38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ef3c:	b0ab      	sub	sp, #172	; 0xac
  40ef3e:	461c      	mov	r4, r3
  40ef40:	9100      	str	r1, [sp, #0]
  40ef42:	4690      	mov	r8, r2
  40ef44:	9304      	str	r3, [sp, #16]
  40ef46:	9005      	str	r0, [sp, #20]
  40ef48:	b118      	cbz	r0, 40ef52 <_vfiprintf_r+0x1a>
  40ef4a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40ef4c:	2b00      	cmp	r3, #0
  40ef4e:	f000 80de 	beq.w	40f10e <_vfiprintf_r+0x1d6>
  40ef52:	9800      	ldr	r0, [sp, #0]
  40ef54:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  40ef58:	b28a      	uxth	r2, r1
  40ef5a:	0495      	lsls	r5, r2, #18
  40ef5c:	d407      	bmi.n	40ef6e <_vfiprintf_r+0x36>
  40ef5e:	6e43      	ldr	r3, [r0, #100]	; 0x64
  40ef60:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  40ef64:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40ef68:	8182      	strh	r2, [r0, #12]
  40ef6a:	6643      	str	r3, [r0, #100]	; 0x64
  40ef6c:	b292      	uxth	r2, r2
  40ef6e:	0711      	lsls	r1, r2, #28
  40ef70:	f140 80b1 	bpl.w	40f0d6 <_vfiprintf_r+0x19e>
  40ef74:	9b00      	ldr	r3, [sp, #0]
  40ef76:	691b      	ldr	r3, [r3, #16]
  40ef78:	2b00      	cmp	r3, #0
  40ef7a:	f000 80ac 	beq.w	40f0d6 <_vfiprintf_r+0x19e>
  40ef7e:	f002 021a 	and.w	r2, r2, #26
  40ef82:	2a0a      	cmp	r2, #10
  40ef84:	f000 80b5 	beq.w	40f0f2 <_vfiprintf_r+0x1ba>
  40ef88:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  40ef8c:	46d3      	mov	fp, sl
  40ef8e:	2300      	movs	r3, #0
  40ef90:	9302      	str	r3, [sp, #8]
  40ef92:	930f      	str	r3, [sp, #60]	; 0x3c
  40ef94:	930e      	str	r3, [sp, #56]	; 0x38
  40ef96:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  40ef9a:	f898 3000 	ldrb.w	r3, [r8]
  40ef9e:	4644      	mov	r4, r8
  40efa0:	b1fb      	cbz	r3, 40efe2 <_vfiprintf_r+0xaa>
  40efa2:	2b25      	cmp	r3, #37	; 0x25
  40efa4:	d102      	bne.n	40efac <_vfiprintf_r+0x74>
  40efa6:	e01c      	b.n	40efe2 <_vfiprintf_r+0xaa>
  40efa8:	2b25      	cmp	r3, #37	; 0x25
  40efaa:	d003      	beq.n	40efb4 <_vfiprintf_r+0x7c>
  40efac:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40efb0:	2b00      	cmp	r3, #0
  40efb2:	d1f9      	bne.n	40efa8 <_vfiprintf_r+0x70>
  40efb4:	ebc8 0504 	rsb	r5, r8, r4
  40efb8:	b19d      	cbz	r5, 40efe2 <_vfiprintf_r+0xaa>
  40efba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40efbc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40efbe:	3301      	adds	r3, #1
  40efc0:	442a      	add	r2, r5
  40efc2:	2b07      	cmp	r3, #7
  40efc4:	f8cb 8000 	str.w	r8, [fp]
  40efc8:	f8cb 5004 	str.w	r5, [fp, #4]
  40efcc:	920f      	str	r2, [sp, #60]	; 0x3c
  40efce:	930e      	str	r3, [sp, #56]	; 0x38
  40efd0:	dd7b      	ble.n	40f0ca <_vfiprintf_r+0x192>
  40efd2:	2a00      	cmp	r2, #0
  40efd4:	f040 851f 	bne.w	40fa16 <_vfiprintf_r+0xade>
  40efd8:	46d3      	mov	fp, sl
  40efda:	9b02      	ldr	r3, [sp, #8]
  40efdc:	920e      	str	r2, [sp, #56]	; 0x38
  40efde:	442b      	add	r3, r5
  40efe0:	9302      	str	r3, [sp, #8]
  40efe2:	7823      	ldrb	r3, [r4, #0]
  40efe4:	2b00      	cmp	r3, #0
  40efe6:	f000 843b 	beq.w	40f860 <_vfiprintf_r+0x928>
  40efea:	f04f 0300 	mov.w	r3, #0
  40efee:	2100      	movs	r1, #0
  40eff0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40eff4:	f104 0801 	add.w	r8, r4, #1
  40eff8:	7863      	ldrb	r3, [r4, #1]
  40effa:	4608      	mov	r0, r1
  40effc:	460e      	mov	r6, r1
  40effe:	460c      	mov	r4, r1
  40f000:	f04f 32ff 	mov.w	r2, #4294967295
  40f004:	9201      	str	r2, [sp, #4]
  40f006:	f108 0801 	add.w	r8, r8, #1
  40f00a:	f1a3 0220 	sub.w	r2, r3, #32
  40f00e:	2a58      	cmp	r2, #88	; 0x58
  40f010:	f200 838b 	bhi.w	40f72a <_vfiprintf_r+0x7f2>
  40f014:	e8df f012 	tbh	[pc, r2, lsl #1]
  40f018:	0389033d 	.word	0x0389033d
  40f01c:	03450389 	.word	0x03450389
  40f020:	03890389 	.word	0x03890389
  40f024:	03890389 	.word	0x03890389
  40f028:	03890389 	.word	0x03890389
  40f02c:	026b007e 	.word	0x026b007e
  40f030:	00860389 	.word	0x00860389
  40f034:	03890270 	.word	0x03890270
  40f038:	025d01cc 	.word	0x025d01cc
  40f03c:	025d025d 	.word	0x025d025d
  40f040:	025d025d 	.word	0x025d025d
  40f044:	025d025d 	.word	0x025d025d
  40f048:	025d025d 	.word	0x025d025d
  40f04c:	03890389 	.word	0x03890389
  40f050:	03890389 	.word	0x03890389
  40f054:	03890389 	.word	0x03890389
  40f058:	03890389 	.word	0x03890389
  40f05c:	03890389 	.word	0x03890389
  40f060:	038901d1 	.word	0x038901d1
  40f064:	03890389 	.word	0x03890389
  40f068:	03890389 	.word	0x03890389
  40f06c:	03890389 	.word	0x03890389
  40f070:	03890389 	.word	0x03890389
  40f074:	021a0389 	.word	0x021a0389
  40f078:	03890389 	.word	0x03890389
  40f07c:	03890389 	.word	0x03890389
  40f080:	02e50389 	.word	0x02e50389
  40f084:	03890389 	.word	0x03890389
  40f088:	03890308 	.word	0x03890308
  40f08c:	03890389 	.word	0x03890389
  40f090:	03890389 	.word	0x03890389
  40f094:	03890389 	.word	0x03890389
  40f098:	03890389 	.word	0x03890389
  40f09c:	032b0389 	.word	0x032b0389
  40f0a0:	03890382 	.word	0x03890382
  40f0a4:	03890389 	.word	0x03890389
  40f0a8:	0382035e 	.word	0x0382035e
  40f0ac:	03890389 	.word	0x03890389
  40f0b0:	03890363 	.word	0x03890363
  40f0b4:	028d0370 	.word	0x028d0370
  40f0b8:	02e0008b 	.word	0x02e0008b
  40f0bc:	02930389 	.word	0x02930389
  40f0c0:	02b20389 	.word	0x02b20389
  40f0c4:	03890389 	.word	0x03890389
  40f0c8:	034a      	.short	0x034a
  40f0ca:	f10b 0b08 	add.w	fp, fp, #8
  40f0ce:	9b02      	ldr	r3, [sp, #8]
  40f0d0:	442b      	add	r3, r5
  40f0d2:	9302      	str	r3, [sp, #8]
  40f0d4:	e785      	b.n	40efe2 <_vfiprintf_r+0xaa>
  40f0d6:	9900      	ldr	r1, [sp, #0]
  40f0d8:	9805      	ldr	r0, [sp, #20]
  40f0da:	f000 fe7d 	bl	40fdd8 <__swsetup_r>
  40f0de:	2800      	cmp	r0, #0
  40f0e0:	f040 8545 	bne.w	40fb6e <_vfiprintf_r+0xc36>
  40f0e4:	9b00      	ldr	r3, [sp, #0]
  40f0e6:	899a      	ldrh	r2, [r3, #12]
  40f0e8:	f002 021a 	and.w	r2, r2, #26
  40f0ec:	2a0a      	cmp	r2, #10
  40f0ee:	f47f af4b 	bne.w	40ef88 <_vfiprintf_r+0x50>
  40f0f2:	9900      	ldr	r1, [sp, #0]
  40f0f4:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  40f0f8:	2b00      	cmp	r3, #0
  40f0fa:	f6ff af45 	blt.w	40ef88 <_vfiprintf_r+0x50>
  40f0fe:	4623      	mov	r3, r4
  40f100:	4642      	mov	r2, r8
  40f102:	9805      	ldr	r0, [sp, #20]
  40f104:	f000 fe0c 	bl	40fd20 <__sbprintf>
  40f108:	b02b      	add	sp, #172	; 0xac
  40f10a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f10e:	f001 ffcd 	bl	4110ac <__sinit>
  40f112:	e71e      	b.n	40ef52 <_vfiprintf_r+0x1a>
  40f114:	9a04      	ldr	r2, [sp, #16]
  40f116:	4613      	mov	r3, r2
  40f118:	6814      	ldr	r4, [r2, #0]
  40f11a:	3304      	adds	r3, #4
  40f11c:	2c00      	cmp	r4, #0
  40f11e:	9304      	str	r3, [sp, #16]
  40f120:	da02      	bge.n	40f128 <_vfiprintf_r+0x1f0>
  40f122:	4264      	negs	r4, r4
  40f124:	f046 0604 	orr.w	r6, r6, #4
  40f128:	f898 3000 	ldrb.w	r3, [r8]
  40f12c:	e76b      	b.n	40f006 <_vfiprintf_r+0xce>
  40f12e:	f04f 0300 	mov.w	r3, #0
  40f132:	9804      	ldr	r0, [sp, #16]
  40f134:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40f138:	4603      	mov	r3, r0
  40f13a:	2130      	movs	r1, #48	; 0x30
  40f13c:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  40f140:	9901      	ldr	r1, [sp, #4]
  40f142:	2278      	movs	r2, #120	; 0x78
  40f144:	2900      	cmp	r1, #0
  40f146:	9406      	str	r4, [sp, #24]
  40f148:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  40f14c:	6804      	ldr	r4, [r0, #0]
  40f14e:	f103 0304 	add.w	r3, r3, #4
  40f152:	f04f 0500 	mov.w	r5, #0
  40f156:	f046 0202 	orr.w	r2, r6, #2
  40f15a:	f2c0 850c 	blt.w	40fb76 <_vfiprintf_r+0xc3e>
  40f15e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40f162:	ea54 0205 	orrs.w	r2, r4, r5
  40f166:	f046 0602 	orr.w	r6, r6, #2
  40f16a:	9304      	str	r3, [sp, #16]
  40f16c:	f040 84b5 	bne.w	40fada <_vfiprintf_r+0xba2>
  40f170:	48b3      	ldr	r0, [pc, #716]	; (40f440 <_vfiprintf_r+0x508>)
  40f172:	9b01      	ldr	r3, [sp, #4]
  40f174:	2b00      	cmp	r3, #0
  40f176:	f040 8462 	bne.w	40fa3e <_vfiprintf_r+0xb06>
  40f17a:	4699      	mov	r9, r3
  40f17c:	4657      	mov	r7, sl
  40f17e:	2300      	movs	r3, #0
  40f180:	9301      	str	r3, [sp, #4]
  40f182:	9303      	str	r3, [sp, #12]
  40f184:	9b01      	ldr	r3, [sp, #4]
  40f186:	9a03      	ldr	r2, [sp, #12]
  40f188:	4293      	cmp	r3, r2
  40f18a:	bfb8      	it	lt
  40f18c:	4613      	movlt	r3, r2
  40f18e:	461d      	mov	r5, r3
  40f190:	f1b9 0f00 	cmp.w	r9, #0
  40f194:	d000      	beq.n	40f198 <_vfiprintf_r+0x260>
  40f196:	3501      	adds	r5, #1
  40f198:	f016 0302 	ands.w	r3, r6, #2
  40f19c:	9307      	str	r3, [sp, #28]
  40f19e:	bf18      	it	ne
  40f1a0:	3502      	addne	r5, #2
  40f1a2:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  40f1a6:	9308      	str	r3, [sp, #32]
  40f1a8:	f040 82e8 	bne.w	40f77c <_vfiprintf_r+0x844>
  40f1ac:	9b06      	ldr	r3, [sp, #24]
  40f1ae:	1b5c      	subs	r4, r3, r5
  40f1b0:	2c00      	cmp	r4, #0
  40f1b2:	f340 82e3 	ble.w	40f77c <_vfiprintf_r+0x844>
  40f1b6:	2c10      	cmp	r4, #16
  40f1b8:	f340 853c 	ble.w	40fc34 <_vfiprintf_r+0xcfc>
  40f1bc:	f8df 9284 	ldr.w	r9, [pc, #644]	; 40f444 <_vfiprintf_r+0x50c>
  40f1c0:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  40f1c4:	46dc      	mov	ip, fp
  40f1c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40f1c8:	46c3      	mov	fp, r8
  40f1ca:	2310      	movs	r3, #16
  40f1cc:	46a8      	mov	r8, r5
  40f1ce:	4670      	mov	r0, lr
  40f1d0:	464d      	mov	r5, r9
  40f1d2:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40f1d6:	e007      	b.n	40f1e8 <_vfiprintf_r+0x2b0>
  40f1d8:	f100 0e02 	add.w	lr, r0, #2
  40f1dc:	4608      	mov	r0, r1
  40f1de:	f10c 0c08 	add.w	ip, ip, #8
  40f1e2:	3c10      	subs	r4, #16
  40f1e4:	2c10      	cmp	r4, #16
  40f1e6:	dd13      	ble.n	40f210 <_vfiprintf_r+0x2d8>
  40f1e8:	1c41      	adds	r1, r0, #1
  40f1ea:	3210      	adds	r2, #16
  40f1ec:	2907      	cmp	r1, #7
  40f1ee:	920f      	str	r2, [sp, #60]	; 0x3c
  40f1f0:	f8cc 5000 	str.w	r5, [ip]
  40f1f4:	f8cc 3004 	str.w	r3, [ip, #4]
  40f1f8:	910e      	str	r1, [sp, #56]	; 0x38
  40f1fa:	dded      	ble.n	40f1d8 <_vfiprintf_r+0x2a0>
  40f1fc:	2a00      	cmp	r2, #0
  40f1fe:	f040 82a5 	bne.w	40f74c <_vfiprintf_r+0x814>
  40f202:	3c10      	subs	r4, #16
  40f204:	2c10      	cmp	r4, #16
  40f206:	4610      	mov	r0, r2
  40f208:	f04f 0e01 	mov.w	lr, #1
  40f20c:	46d4      	mov	ip, sl
  40f20e:	dceb      	bgt.n	40f1e8 <_vfiprintf_r+0x2b0>
  40f210:	46a9      	mov	r9, r5
  40f212:	4670      	mov	r0, lr
  40f214:	4645      	mov	r5, r8
  40f216:	46d8      	mov	r8, fp
  40f218:	46e3      	mov	fp, ip
  40f21a:	4422      	add	r2, r4
  40f21c:	2807      	cmp	r0, #7
  40f21e:	920f      	str	r2, [sp, #60]	; 0x3c
  40f220:	f8cb 9000 	str.w	r9, [fp]
  40f224:	f8cb 4004 	str.w	r4, [fp, #4]
  40f228:	900e      	str	r0, [sp, #56]	; 0x38
  40f22a:	f300 836d 	bgt.w	40f908 <_vfiprintf_r+0x9d0>
  40f22e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40f232:	f10b 0b08 	add.w	fp, fp, #8
  40f236:	f100 0e01 	add.w	lr, r0, #1
  40f23a:	2b00      	cmp	r3, #0
  40f23c:	f040 82a7 	bne.w	40f78e <_vfiprintf_r+0x856>
  40f240:	9b07      	ldr	r3, [sp, #28]
  40f242:	2b00      	cmp	r3, #0
  40f244:	f000 82ba 	beq.w	40f7bc <_vfiprintf_r+0x884>
  40f248:	3202      	adds	r2, #2
  40f24a:	a90c      	add	r1, sp, #48	; 0x30
  40f24c:	2302      	movs	r3, #2
  40f24e:	f1be 0f07 	cmp.w	lr, #7
  40f252:	920f      	str	r2, [sp, #60]	; 0x3c
  40f254:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40f258:	e88b 000a 	stmia.w	fp, {r1, r3}
  40f25c:	f340 8370 	ble.w	40f940 <_vfiprintf_r+0xa08>
  40f260:	2a00      	cmp	r2, #0
  40f262:	f040 8400 	bne.w	40fa66 <_vfiprintf_r+0xb2e>
  40f266:	9b08      	ldr	r3, [sp, #32]
  40f268:	f04f 0e01 	mov.w	lr, #1
  40f26c:	2b80      	cmp	r3, #128	; 0x80
  40f26e:	4610      	mov	r0, r2
  40f270:	46d3      	mov	fp, sl
  40f272:	f040 82a7 	bne.w	40f7c4 <_vfiprintf_r+0x88c>
  40f276:	9b06      	ldr	r3, [sp, #24]
  40f278:	1b5c      	subs	r4, r3, r5
  40f27a:	2c00      	cmp	r4, #0
  40f27c:	f340 82a2 	ble.w	40f7c4 <_vfiprintf_r+0x88c>
  40f280:	2c10      	cmp	r4, #16
  40f282:	f340 84f8 	ble.w	40fc76 <_vfiprintf_r+0xd3e>
  40f286:	f8df 91c0 	ldr.w	r9, [pc, #448]	; 40f448 <_vfiprintf_r+0x510>
  40f28a:	46de      	mov	lr, fp
  40f28c:	2310      	movs	r3, #16
  40f28e:	46c3      	mov	fp, r8
  40f290:	46a8      	mov	r8, r5
  40f292:	464d      	mov	r5, r9
  40f294:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40f298:	e007      	b.n	40f2aa <_vfiprintf_r+0x372>
  40f29a:	f100 0c02 	add.w	ip, r0, #2
  40f29e:	4608      	mov	r0, r1
  40f2a0:	f10e 0e08 	add.w	lr, lr, #8
  40f2a4:	3c10      	subs	r4, #16
  40f2a6:	2c10      	cmp	r4, #16
  40f2a8:	dd13      	ble.n	40f2d2 <_vfiprintf_r+0x39a>
  40f2aa:	1c41      	adds	r1, r0, #1
  40f2ac:	3210      	adds	r2, #16
  40f2ae:	2907      	cmp	r1, #7
  40f2b0:	920f      	str	r2, [sp, #60]	; 0x3c
  40f2b2:	f8ce 5000 	str.w	r5, [lr]
  40f2b6:	f8ce 3004 	str.w	r3, [lr, #4]
  40f2ba:	910e      	str	r1, [sp, #56]	; 0x38
  40f2bc:	dded      	ble.n	40f29a <_vfiprintf_r+0x362>
  40f2be:	2a00      	cmp	r2, #0
  40f2c0:	f040 830c 	bne.w	40f8dc <_vfiprintf_r+0x9a4>
  40f2c4:	3c10      	subs	r4, #16
  40f2c6:	2c10      	cmp	r4, #16
  40f2c8:	f04f 0c01 	mov.w	ip, #1
  40f2cc:	4610      	mov	r0, r2
  40f2ce:	46d6      	mov	lr, sl
  40f2d0:	dceb      	bgt.n	40f2aa <_vfiprintf_r+0x372>
  40f2d2:	46a9      	mov	r9, r5
  40f2d4:	4645      	mov	r5, r8
  40f2d6:	46d8      	mov	r8, fp
  40f2d8:	46f3      	mov	fp, lr
  40f2da:	4422      	add	r2, r4
  40f2dc:	f1bc 0f07 	cmp.w	ip, #7
  40f2e0:	920f      	str	r2, [sp, #60]	; 0x3c
  40f2e2:	f8cb 9000 	str.w	r9, [fp]
  40f2e6:	f8cb 4004 	str.w	r4, [fp, #4]
  40f2ea:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  40f2ee:	f300 83c8 	bgt.w	40fa82 <_vfiprintf_r+0xb4a>
  40f2f2:	9b01      	ldr	r3, [sp, #4]
  40f2f4:	9903      	ldr	r1, [sp, #12]
  40f2f6:	f10b 0b08 	add.w	fp, fp, #8
  40f2fa:	1a5c      	subs	r4, r3, r1
  40f2fc:	2c00      	cmp	r4, #0
  40f2fe:	f10c 0e01 	add.w	lr, ip, #1
  40f302:	4660      	mov	r0, ip
  40f304:	f300 8264 	bgt.w	40f7d0 <_vfiprintf_r+0x898>
  40f308:	9903      	ldr	r1, [sp, #12]
  40f30a:	f1be 0f07 	cmp.w	lr, #7
  40f30e:	440a      	add	r2, r1
  40f310:	920f      	str	r2, [sp, #60]	; 0x3c
  40f312:	f8cb 7000 	str.w	r7, [fp]
  40f316:	f8cb 1004 	str.w	r1, [fp, #4]
  40f31a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40f31e:	f340 82c5 	ble.w	40f8ac <_vfiprintf_r+0x974>
  40f322:	2a00      	cmp	r2, #0
  40f324:	f040 8332 	bne.w	40f98c <_vfiprintf_r+0xa54>
  40f328:	0770      	lsls	r0, r6, #29
  40f32a:	920e      	str	r2, [sp, #56]	; 0x38
  40f32c:	d538      	bpl.n	40f3a0 <_vfiprintf_r+0x468>
  40f32e:	9b06      	ldr	r3, [sp, #24]
  40f330:	1b5c      	subs	r4, r3, r5
  40f332:	2c00      	cmp	r4, #0
  40f334:	dd34      	ble.n	40f3a0 <_vfiprintf_r+0x468>
  40f336:	46d3      	mov	fp, sl
  40f338:	2c10      	cmp	r4, #16
  40f33a:	f340 8496 	ble.w	40fc6a <_vfiprintf_r+0xd32>
  40f33e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 40f444 <_vfiprintf_r+0x50c>
  40f342:	990e      	ldr	r1, [sp, #56]	; 0x38
  40f344:	464f      	mov	r7, r9
  40f346:	2610      	movs	r6, #16
  40f348:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40f34c:	e006      	b.n	40f35c <_vfiprintf_r+0x424>
  40f34e:	1c88      	adds	r0, r1, #2
  40f350:	4619      	mov	r1, r3
  40f352:	f10b 0b08 	add.w	fp, fp, #8
  40f356:	3c10      	subs	r4, #16
  40f358:	2c10      	cmp	r4, #16
  40f35a:	dd13      	ble.n	40f384 <_vfiprintf_r+0x44c>
  40f35c:	1c4b      	adds	r3, r1, #1
  40f35e:	3210      	adds	r2, #16
  40f360:	2b07      	cmp	r3, #7
  40f362:	920f      	str	r2, [sp, #60]	; 0x3c
  40f364:	f8cb 7000 	str.w	r7, [fp]
  40f368:	f8cb 6004 	str.w	r6, [fp, #4]
  40f36c:	930e      	str	r3, [sp, #56]	; 0x38
  40f36e:	ddee      	ble.n	40f34e <_vfiprintf_r+0x416>
  40f370:	2a00      	cmp	r2, #0
  40f372:	f040 8285 	bne.w	40f880 <_vfiprintf_r+0x948>
  40f376:	3c10      	subs	r4, #16
  40f378:	2c10      	cmp	r4, #16
  40f37a:	f04f 0001 	mov.w	r0, #1
  40f37e:	4611      	mov	r1, r2
  40f380:	46d3      	mov	fp, sl
  40f382:	dceb      	bgt.n	40f35c <_vfiprintf_r+0x424>
  40f384:	46b9      	mov	r9, r7
  40f386:	4422      	add	r2, r4
  40f388:	2807      	cmp	r0, #7
  40f38a:	920f      	str	r2, [sp, #60]	; 0x3c
  40f38c:	f8cb 9000 	str.w	r9, [fp]
  40f390:	f8cb 4004 	str.w	r4, [fp, #4]
  40f394:	900e      	str	r0, [sp, #56]	; 0x38
  40f396:	f340 8292 	ble.w	40f8be <_vfiprintf_r+0x986>
  40f39a:	2a00      	cmp	r2, #0
  40f39c:	f040 840c 	bne.w	40fbb8 <_vfiprintf_r+0xc80>
  40f3a0:	9b02      	ldr	r3, [sp, #8]
  40f3a2:	9a06      	ldr	r2, [sp, #24]
  40f3a4:	42aa      	cmp	r2, r5
  40f3a6:	bfac      	ite	ge
  40f3a8:	189b      	addge	r3, r3, r2
  40f3aa:	195b      	addlt	r3, r3, r5
  40f3ac:	9302      	str	r3, [sp, #8]
  40f3ae:	e290      	b.n	40f8d2 <_vfiprintf_r+0x99a>
  40f3b0:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  40f3b4:	f898 3000 	ldrb.w	r3, [r8]
  40f3b8:	e625      	b.n	40f006 <_vfiprintf_r+0xce>
  40f3ba:	9406      	str	r4, [sp, #24]
  40f3bc:	2900      	cmp	r1, #0
  40f3be:	f040 8485 	bne.w	40fccc <_vfiprintf_r+0xd94>
  40f3c2:	f046 0610 	orr.w	r6, r6, #16
  40f3c6:	06b3      	lsls	r3, r6, #26
  40f3c8:	f140 8304 	bpl.w	40f9d4 <_vfiprintf_r+0xa9c>
  40f3cc:	9904      	ldr	r1, [sp, #16]
  40f3ce:	3107      	adds	r1, #7
  40f3d0:	f021 0107 	bic.w	r1, r1, #7
  40f3d4:	e9d1 2300 	ldrd	r2, r3, [r1]
  40f3d8:	4614      	mov	r4, r2
  40f3da:	461d      	mov	r5, r3
  40f3dc:	3108      	adds	r1, #8
  40f3de:	9104      	str	r1, [sp, #16]
  40f3e0:	2a00      	cmp	r2, #0
  40f3e2:	f173 0300 	sbcs.w	r3, r3, #0
  40f3e6:	f2c0 837c 	blt.w	40fae2 <_vfiprintf_r+0xbaa>
  40f3ea:	9b01      	ldr	r3, [sp, #4]
  40f3ec:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40f3f0:	2b00      	cmp	r3, #0
  40f3f2:	f2c0 830b 	blt.w	40fa0c <_vfiprintf_r+0xad4>
  40f3f6:	ea54 0305 	orrs.w	r3, r4, r5
  40f3fa:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40f3fe:	f000 80de 	beq.w	40f5be <_vfiprintf_r+0x686>
  40f402:	2d00      	cmp	r5, #0
  40f404:	bf08      	it	eq
  40f406:	2c0a      	cmpeq	r4, #10
  40f408:	f0c0 80de 	bcc.w	40f5c8 <_vfiprintf_r+0x690>
  40f40c:	4657      	mov	r7, sl
  40f40e:	4620      	mov	r0, r4
  40f410:	4629      	mov	r1, r5
  40f412:	220a      	movs	r2, #10
  40f414:	2300      	movs	r3, #0
  40f416:	f004 fa55 	bl	4138c4 <__aeabi_uldivmod>
  40f41a:	3230      	adds	r2, #48	; 0x30
  40f41c:	f807 2d01 	strb.w	r2, [r7, #-1]!
  40f420:	4620      	mov	r0, r4
  40f422:	4629      	mov	r1, r5
  40f424:	2300      	movs	r3, #0
  40f426:	220a      	movs	r2, #10
  40f428:	f004 fa4c 	bl	4138c4 <__aeabi_uldivmod>
  40f42c:	4604      	mov	r4, r0
  40f42e:	460d      	mov	r5, r1
  40f430:	ea54 0305 	orrs.w	r3, r4, r5
  40f434:	d1eb      	bne.n	40f40e <_vfiprintf_r+0x4d6>
  40f436:	ebc7 030a 	rsb	r3, r7, sl
  40f43a:	9303      	str	r3, [sp, #12]
  40f43c:	e6a2      	b.n	40f184 <_vfiprintf_r+0x24c>
  40f43e:	bf00      	nop
  40f440:	00414de0 	.word	0x00414de0
  40f444:	00414e20 	.word	0x00414e20
  40f448:	00414e10 	.word	0x00414e10
  40f44c:	9406      	str	r4, [sp, #24]
  40f44e:	2900      	cmp	r1, #0
  40f450:	f040 8438 	bne.w	40fcc4 <_vfiprintf_r+0xd8c>
  40f454:	f046 0610 	orr.w	r6, r6, #16
  40f458:	f016 0320 	ands.w	r3, r6, #32
  40f45c:	f000 82a1 	beq.w	40f9a2 <_vfiprintf_r+0xa6a>
  40f460:	f04f 0200 	mov.w	r2, #0
  40f464:	9b04      	ldr	r3, [sp, #16]
  40f466:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40f46a:	3307      	adds	r3, #7
  40f46c:	f023 0307 	bic.w	r3, r3, #7
  40f470:	f103 0208 	add.w	r2, r3, #8
  40f474:	e9d3 4500 	ldrd	r4, r5, [r3]
  40f478:	9b01      	ldr	r3, [sp, #4]
  40f47a:	9204      	str	r2, [sp, #16]
  40f47c:	2b00      	cmp	r3, #0
  40f47e:	db0a      	blt.n	40f496 <_vfiprintf_r+0x55e>
  40f480:	ea54 0305 	orrs.w	r3, r4, r5
  40f484:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40f488:	d105      	bne.n	40f496 <_vfiprintf_r+0x55e>
  40f48a:	9b01      	ldr	r3, [sp, #4]
  40f48c:	2b00      	cmp	r3, #0
  40f48e:	f000 8427 	beq.w	40fce0 <_vfiprintf_r+0xda8>
  40f492:	2400      	movs	r4, #0
  40f494:	2500      	movs	r5, #0
  40f496:	f04f 0900 	mov.w	r9, #0
  40f49a:	4657      	mov	r7, sl
  40f49c:	08e2      	lsrs	r2, r4, #3
  40f49e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40f4a2:	08e9      	lsrs	r1, r5, #3
  40f4a4:	f004 0307 	and.w	r3, r4, #7
  40f4a8:	460d      	mov	r5, r1
  40f4aa:	4614      	mov	r4, r2
  40f4ac:	3330      	adds	r3, #48	; 0x30
  40f4ae:	ea54 0205 	orrs.w	r2, r4, r5
  40f4b2:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40f4b6:	d1f1      	bne.n	40f49c <_vfiprintf_r+0x564>
  40f4b8:	07f4      	lsls	r4, r6, #31
  40f4ba:	d5bc      	bpl.n	40f436 <_vfiprintf_r+0x4fe>
  40f4bc:	2b30      	cmp	r3, #48	; 0x30
  40f4be:	d0ba      	beq.n	40f436 <_vfiprintf_r+0x4fe>
  40f4c0:	2230      	movs	r2, #48	; 0x30
  40f4c2:	1e7b      	subs	r3, r7, #1
  40f4c4:	f807 2c01 	strb.w	r2, [r7, #-1]
  40f4c8:	ebc3 020a 	rsb	r2, r3, sl
  40f4cc:	9203      	str	r2, [sp, #12]
  40f4ce:	461f      	mov	r7, r3
  40f4d0:	e658      	b.n	40f184 <_vfiprintf_r+0x24c>
  40f4d2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40f4d6:	2400      	movs	r4, #0
  40f4d8:	f818 3b01 	ldrb.w	r3, [r8], #1
  40f4dc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40f4e0:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  40f4e4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40f4e8:	2a09      	cmp	r2, #9
  40f4ea:	d9f5      	bls.n	40f4d8 <_vfiprintf_r+0x5a0>
  40f4ec:	e58d      	b.n	40f00a <_vfiprintf_r+0xd2>
  40f4ee:	f898 3000 	ldrb.w	r3, [r8]
  40f4f2:	2101      	movs	r1, #1
  40f4f4:	202b      	movs	r0, #43	; 0x2b
  40f4f6:	e586      	b.n	40f006 <_vfiprintf_r+0xce>
  40f4f8:	f898 3000 	ldrb.w	r3, [r8]
  40f4fc:	f108 0501 	add.w	r5, r8, #1
  40f500:	2b2a      	cmp	r3, #42	; 0x2a
  40f502:	f000 83cc 	beq.w	40fc9e <_vfiprintf_r+0xd66>
  40f506:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40f50a:	2a09      	cmp	r2, #9
  40f50c:	46a8      	mov	r8, r5
  40f50e:	bf98      	it	ls
  40f510:	2500      	movls	r5, #0
  40f512:	f200 83b5 	bhi.w	40fc80 <_vfiprintf_r+0xd48>
  40f516:	f818 3b01 	ldrb.w	r3, [r8], #1
  40f51a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40f51e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  40f522:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40f526:	2a09      	cmp	r2, #9
  40f528:	d9f5      	bls.n	40f516 <_vfiprintf_r+0x5de>
  40f52a:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  40f52e:	9201      	str	r2, [sp, #4]
  40f530:	e56b      	b.n	40f00a <_vfiprintf_r+0xd2>
  40f532:	9406      	str	r4, [sp, #24]
  40f534:	2900      	cmp	r1, #0
  40f536:	d08f      	beq.n	40f458 <_vfiprintf_r+0x520>
  40f538:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40f53c:	e78c      	b.n	40f458 <_vfiprintf_r+0x520>
  40f53e:	f04f 0300 	mov.w	r3, #0
  40f542:	9a04      	ldr	r2, [sp, #16]
  40f544:	9406      	str	r4, [sp, #24]
  40f546:	6817      	ldr	r7, [r2, #0]
  40f548:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40f54c:	1d14      	adds	r4, r2, #4
  40f54e:	9b01      	ldr	r3, [sp, #4]
  40f550:	2f00      	cmp	r7, #0
  40f552:	f000 837f 	beq.w	40fc54 <_vfiprintf_r+0xd1c>
  40f556:	2b00      	cmp	r3, #0
  40f558:	f2c0 8353 	blt.w	40fc02 <_vfiprintf_r+0xcca>
  40f55c:	461a      	mov	r2, r3
  40f55e:	2100      	movs	r1, #0
  40f560:	4638      	mov	r0, r7
  40f562:	f002 ffe7 	bl	412534 <memchr>
  40f566:	2800      	cmp	r0, #0
  40f568:	f000 838e 	beq.w	40fc88 <_vfiprintf_r+0xd50>
  40f56c:	1bc3      	subs	r3, r0, r7
  40f56e:	9303      	str	r3, [sp, #12]
  40f570:	2300      	movs	r3, #0
  40f572:	9404      	str	r4, [sp, #16]
  40f574:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40f578:	9301      	str	r3, [sp, #4]
  40f57a:	e603      	b.n	40f184 <_vfiprintf_r+0x24c>
  40f57c:	9406      	str	r4, [sp, #24]
  40f57e:	2900      	cmp	r1, #0
  40f580:	f040 839d 	bne.w	40fcbe <_vfiprintf_r+0xd86>
  40f584:	f016 0920 	ands.w	r9, r6, #32
  40f588:	d134      	bne.n	40f5f4 <_vfiprintf_r+0x6bc>
  40f58a:	f016 0310 	ands.w	r3, r6, #16
  40f58e:	d103      	bne.n	40f598 <_vfiprintf_r+0x660>
  40f590:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40f594:	f040 831f 	bne.w	40fbd6 <_vfiprintf_r+0xc9e>
  40f598:	9a04      	ldr	r2, [sp, #16]
  40f59a:	2500      	movs	r5, #0
  40f59c:	4613      	mov	r3, r2
  40f59e:	6814      	ldr	r4, [r2, #0]
  40f5a0:	9a01      	ldr	r2, [sp, #4]
  40f5a2:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40f5a6:	2a00      	cmp	r2, #0
  40f5a8:	f103 0304 	add.w	r3, r3, #4
  40f5ac:	f2c0 8327 	blt.w	40fbfe <_vfiprintf_r+0xcc6>
  40f5b0:	ea54 0205 	orrs.w	r2, r4, r5
  40f5b4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40f5b8:	9304      	str	r3, [sp, #16]
  40f5ba:	f47f af22 	bne.w	40f402 <_vfiprintf_r+0x4ca>
  40f5be:	9b01      	ldr	r3, [sp, #4]
  40f5c0:	2b00      	cmp	r3, #0
  40f5c2:	f43f addb 	beq.w	40f17c <_vfiprintf_r+0x244>
  40f5c6:	2400      	movs	r4, #0
  40f5c8:	af2a      	add	r7, sp, #168	; 0xa8
  40f5ca:	3430      	adds	r4, #48	; 0x30
  40f5cc:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40f5d0:	ebc7 030a 	rsb	r3, r7, sl
  40f5d4:	9303      	str	r3, [sp, #12]
  40f5d6:	e5d5      	b.n	40f184 <_vfiprintf_r+0x24c>
  40f5d8:	f046 0620 	orr.w	r6, r6, #32
  40f5dc:	f898 3000 	ldrb.w	r3, [r8]
  40f5e0:	e511      	b.n	40f006 <_vfiprintf_r+0xce>
  40f5e2:	9406      	str	r4, [sp, #24]
  40f5e4:	2900      	cmp	r1, #0
  40f5e6:	f040 8375 	bne.w	40fcd4 <_vfiprintf_r+0xd9c>
  40f5ea:	f046 0610 	orr.w	r6, r6, #16
  40f5ee:	f016 0920 	ands.w	r9, r6, #32
  40f5f2:	d0ca      	beq.n	40f58a <_vfiprintf_r+0x652>
  40f5f4:	f04f 0200 	mov.w	r2, #0
  40f5f8:	9b04      	ldr	r3, [sp, #16]
  40f5fa:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40f5fe:	3307      	adds	r3, #7
  40f600:	f023 0307 	bic.w	r3, r3, #7
  40f604:	f103 0208 	add.w	r2, r3, #8
  40f608:	e9d3 4500 	ldrd	r4, r5, [r3]
  40f60c:	9b01      	ldr	r3, [sp, #4]
  40f60e:	9204      	str	r2, [sp, #16]
  40f610:	2b00      	cmp	r3, #0
  40f612:	f2c0 81f9 	blt.w	40fa08 <_vfiprintf_r+0xad0>
  40f616:	ea54 0305 	orrs.w	r3, r4, r5
  40f61a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40f61e:	f04f 0900 	mov.w	r9, #0
  40f622:	f47f aeee 	bne.w	40f402 <_vfiprintf_r+0x4ca>
  40f626:	e7ca      	b.n	40f5be <_vfiprintf_r+0x686>
  40f628:	9406      	str	r4, [sp, #24]
  40f62a:	2900      	cmp	r1, #0
  40f62c:	f040 8355 	bne.w	40fcda <_vfiprintf_r+0xda2>
  40f630:	06b2      	lsls	r2, r6, #26
  40f632:	48b2      	ldr	r0, [pc, #712]	; (40f8fc <_vfiprintf_r+0x9c4>)
  40f634:	d541      	bpl.n	40f6ba <_vfiprintf_r+0x782>
  40f636:	9a04      	ldr	r2, [sp, #16]
  40f638:	3207      	adds	r2, #7
  40f63a:	f022 0207 	bic.w	r2, r2, #7
  40f63e:	f102 0108 	add.w	r1, r2, #8
  40f642:	9104      	str	r1, [sp, #16]
  40f644:	e9d2 4500 	ldrd	r4, r5, [r2]
  40f648:	f016 0901 	ands.w	r9, r6, #1
  40f64c:	f000 817e 	beq.w	40f94c <_vfiprintf_r+0xa14>
  40f650:	ea54 0205 	orrs.w	r2, r4, r5
  40f654:	f040 822b 	bne.w	40faae <_vfiprintf_r+0xb76>
  40f658:	f04f 0300 	mov.w	r3, #0
  40f65c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40f660:	9b01      	ldr	r3, [sp, #4]
  40f662:	2b00      	cmp	r3, #0
  40f664:	f2c0 82f3 	blt.w	40fc4e <_vfiprintf_r+0xd16>
  40f668:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40f66c:	e581      	b.n	40f172 <_vfiprintf_r+0x23a>
  40f66e:	9a04      	ldr	r2, [sp, #16]
  40f670:	f04f 0100 	mov.w	r1, #0
  40f674:	6813      	ldr	r3, [r2, #0]
  40f676:	2501      	movs	r5, #1
  40f678:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40f67c:	4613      	mov	r3, r2
  40f67e:	3304      	adds	r3, #4
  40f680:	9406      	str	r4, [sp, #24]
  40f682:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40f686:	9304      	str	r3, [sp, #16]
  40f688:	9503      	str	r5, [sp, #12]
  40f68a:	af10      	add	r7, sp, #64	; 0x40
  40f68c:	2300      	movs	r3, #0
  40f68e:	9301      	str	r3, [sp, #4]
  40f690:	e582      	b.n	40f198 <_vfiprintf_r+0x260>
  40f692:	f898 3000 	ldrb.w	r3, [r8]
  40f696:	2800      	cmp	r0, #0
  40f698:	f47f acb5 	bne.w	40f006 <_vfiprintf_r+0xce>
  40f69c:	2101      	movs	r1, #1
  40f69e:	2020      	movs	r0, #32
  40f6a0:	e4b1      	b.n	40f006 <_vfiprintf_r+0xce>
  40f6a2:	f046 0601 	orr.w	r6, r6, #1
  40f6a6:	f898 3000 	ldrb.w	r3, [r8]
  40f6aa:	e4ac      	b.n	40f006 <_vfiprintf_r+0xce>
  40f6ac:	9406      	str	r4, [sp, #24]
  40f6ae:	2900      	cmp	r1, #0
  40f6b0:	f040 832a 	bne.w	40fd08 <_vfiprintf_r+0xdd0>
  40f6b4:	06b2      	lsls	r2, r6, #26
  40f6b6:	4892      	ldr	r0, [pc, #584]	; (40f900 <_vfiprintf_r+0x9c8>)
  40f6b8:	d4bd      	bmi.n	40f636 <_vfiprintf_r+0x6fe>
  40f6ba:	9904      	ldr	r1, [sp, #16]
  40f6bc:	06f7      	lsls	r7, r6, #27
  40f6be:	460a      	mov	r2, r1
  40f6c0:	f100 819d 	bmi.w	40f9fe <_vfiprintf_r+0xac6>
  40f6c4:	0675      	lsls	r5, r6, #25
  40f6c6:	f140 819a 	bpl.w	40f9fe <_vfiprintf_r+0xac6>
  40f6ca:	3204      	adds	r2, #4
  40f6cc:	880c      	ldrh	r4, [r1, #0]
  40f6ce:	9204      	str	r2, [sp, #16]
  40f6d0:	2500      	movs	r5, #0
  40f6d2:	e7b9      	b.n	40f648 <_vfiprintf_r+0x710>
  40f6d4:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  40f6d8:	f898 3000 	ldrb.w	r3, [r8]
  40f6dc:	e493      	b.n	40f006 <_vfiprintf_r+0xce>
  40f6de:	f898 3000 	ldrb.w	r3, [r8]
  40f6e2:	2b6c      	cmp	r3, #108	; 0x6c
  40f6e4:	bf03      	ittte	eq
  40f6e6:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  40f6ea:	f046 0620 	orreq.w	r6, r6, #32
  40f6ee:	f108 0801 	addeq.w	r8, r8, #1
  40f6f2:	f046 0610 	orrne.w	r6, r6, #16
  40f6f6:	e486      	b.n	40f006 <_vfiprintf_r+0xce>
  40f6f8:	2900      	cmp	r1, #0
  40f6fa:	f040 8302 	bne.w	40fd02 <_vfiprintf_r+0xdca>
  40f6fe:	06b4      	lsls	r4, r6, #26
  40f700:	f140 8220 	bpl.w	40fb44 <_vfiprintf_r+0xc0c>
  40f704:	9a04      	ldr	r2, [sp, #16]
  40f706:	4613      	mov	r3, r2
  40f708:	3304      	adds	r3, #4
  40f70a:	9304      	str	r3, [sp, #16]
  40f70c:	9b02      	ldr	r3, [sp, #8]
  40f70e:	6811      	ldr	r1, [r2, #0]
  40f710:	17dd      	asrs	r5, r3, #31
  40f712:	461a      	mov	r2, r3
  40f714:	462b      	mov	r3, r5
  40f716:	e9c1 2300 	strd	r2, r3, [r1]
  40f71a:	e43e      	b.n	40ef9a <_vfiprintf_r+0x62>
  40f71c:	9406      	str	r4, [sp, #24]
  40f71e:	2900      	cmp	r1, #0
  40f720:	f43f ae51 	beq.w	40f3c6 <_vfiprintf_r+0x48e>
  40f724:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40f728:	e64d      	b.n	40f3c6 <_vfiprintf_r+0x48e>
  40f72a:	9406      	str	r4, [sp, #24]
  40f72c:	2900      	cmp	r1, #0
  40f72e:	f040 82e5 	bne.w	40fcfc <_vfiprintf_r+0xdc4>
  40f732:	2b00      	cmp	r3, #0
  40f734:	f000 8094 	beq.w	40f860 <_vfiprintf_r+0x928>
  40f738:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40f73c:	f04f 0300 	mov.w	r3, #0
  40f740:	2501      	movs	r5, #1
  40f742:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40f746:	9503      	str	r5, [sp, #12]
  40f748:	af10      	add	r7, sp, #64	; 0x40
  40f74a:	e79f      	b.n	40f68c <_vfiprintf_r+0x754>
  40f74c:	aa0d      	add	r2, sp, #52	; 0x34
  40f74e:	9900      	ldr	r1, [sp, #0]
  40f750:	4648      	mov	r0, r9
  40f752:	9309      	str	r3, [sp, #36]	; 0x24
  40f754:	f7ff fbb4 	bl	40eec0 <__sprint_r.part.0>
  40f758:	2800      	cmp	r0, #0
  40f75a:	f040 8088 	bne.w	40f86e <_vfiprintf_r+0x936>
  40f75e:	980e      	ldr	r0, [sp, #56]	; 0x38
  40f760:	46d4      	mov	ip, sl
  40f762:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40f764:	f100 0e01 	add.w	lr, r0, #1
  40f768:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40f76a:	e53a      	b.n	40f1e2 <_vfiprintf_r+0x2aa>
  40f76c:	aa0d      	add	r2, sp, #52	; 0x34
  40f76e:	9900      	ldr	r1, [sp, #0]
  40f770:	9805      	ldr	r0, [sp, #20]
  40f772:	f7ff fba5 	bl	40eec0 <__sprint_r.part.0>
  40f776:	2800      	cmp	r0, #0
  40f778:	d179      	bne.n	40f86e <_vfiprintf_r+0x936>
  40f77a:	46d3      	mov	fp, sl
  40f77c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40f77e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40f782:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40f784:	f100 0e01 	add.w	lr, r0, #1
  40f788:	2b00      	cmp	r3, #0
  40f78a:	f43f ad59 	beq.w	40f240 <_vfiprintf_r+0x308>
  40f78e:	3201      	adds	r2, #1
  40f790:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40f794:	2301      	movs	r3, #1
  40f796:	f1be 0f07 	cmp.w	lr, #7
  40f79a:	920f      	str	r2, [sp, #60]	; 0x3c
  40f79c:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40f7a0:	e88b 000a 	stmia.w	fp, {r1, r3}
  40f7a4:	f340 80c0 	ble.w	40f928 <_vfiprintf_r+0x9f0>
  40f7a8:	2a00      	cmp	r2, #0
  40f7aa:	f040 814d 	bne.w	40fa48 <_vfiprintf_r+0xb10>
  40f7ae:	9907      	ldr	r1, [sp, #28]
  40f7b0:	2900      	cmp	r1, #0
  40f7b2:	f040 80bf 	bne.w	40f934 <_vfiprintf_r+0x9fc>
  40f7b6:	469e      	mov	lr, r3
  40f7b8:	4610      	mov	r0, r2
  40f7ba:	46d3      	mov	fp, sl
  40f7bc:	9b08      	ldr	r3, [sp, #32]
  40f7be:	2b80      	cmp	r3, #128	; 0x80
  40f7c0:	f43f ad59 	beq.w	40f276 <_vfiprintf_r+0x33e>
  40f7c4:	9b01      	ldr	r3, [sp, #4]
  40f7c6:	9903      	ldr	r1, [sp, #12]
  40f7c8:	1a5c      	subs	r4, r3, r1
  40f7ca:	2c00      	cmp	r4, #0
  40f7cc:	f77f ad9c 	ble.w	40f308 <_vfiprintf_r+0x3d0>
  40f7d0:	2c10      	cmp	r4, #16
  40f7d2:	f8df 9130 	ldr.w	r9, [pc, #304]	; 40f904 <_vfiprintf_r+0x9cc>
  40f7d6:	dd25      	ble.n	40f824 <_vfiprintf_r+0x8ec>
  40f7d8:	46dc      	mov	ip, fp
  40f7da:	2310      	movs	r3, #16
  40f7dc:	46c3      	mov	fp, r8
  40f7de:	46a8      	mov	r8, r5
  40f7e0:	464d      	mov	r5, r9
  40f7e2:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40f7e6:	e007      	b.n	40f7f8 <_vfiprintf_r+0x8c0>
  40f7e8:	f100 0e02 	add.w	lr, r0, #2
  40f7ec:	4608      	mov	r0, r1
  40f7ee:	f10c 0c08 	add.w	ip, ip, #8
  40f7f2:	3c10      	subs	r4, #16
  40f7f4:	2c10      	cmp	r4, #16
  40f7f6:	dd11      	ble.n	40f81c <_vfiprintf_r+0x8e4>
  40f7f8:	1c41      	adds	r1, r0, #1
  40f7fa:	3210      	adds	r2, #16
  40f7fc:	2907      	cmp	r1, #7
  40f7fe:	920f      	str	r2, [sp, #60]	; 0x3c
  40f800:	f8cc 5000 	str.w	r5, [ip]
  40f804:	f8cc 3004 	str.w	r3, [ip, #4]
  40f808:	910e      	str	r1, [sp, #56]	; 0x38
  40f80a:	dded      	ble.n	40f7e8 <_vfiprintf_r+0x8b0>
  40f80c:	b9d2      	cbnz	r2, 40f844 <_vfiprintf_r+0x90c>
  40f80e:	3c10      	subs	r4, #16
  40f810:	2c10      	cmp	r4, #16
  40f812:	f04f 0e01 	mov.w	lr, #1
  40f816:	4610      	mov	r0, r2
  40f818:	46d4      	mov	ip, sl
  40f81a:	dced      	bgt.n	40f7f8 <_vfiprintf_r+0x8c0>
  40f81c:	46a9      	mov	r9, r5
  40f81e:	4645      	mov	r5, r8
  40f820:	46d8      	mov	r8, fp
  40f822:	46e3      	mov	fp, ip
  40f824:	4422      	add	r2, r4
  40f826:	f1be 0f07 	cmp.w	lr, #7
  40f82a:	920f      	str	r2, [sp, #60]	; 0x3c
  40f82c:	f8cb 9000 	str.w	r9, [fp]
  40f830:	f8cb 4004 	str.w	r4, [fp, #4]
  40f834:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40f838:	dc2e      	bgt.n	40f898 <_vfiprintf_r+0x960>
  40f83a:	f10b 0b08 	add.w	fp, fp, #8
  40f83e:	f10e 0e01 	add.w	lr, lr, #1
  40f842:	e561      	b.n	40f308 <_vfiprintf_r+0x3d0>
  40f844:	aa0d      	add	r2, sp, #52	; 0x34
  40f846:	9900      	ldr	r1, [sp, #0]
  40f848:	4648      	mov	r0, r9
  40f84a:	9301      	str	r3, [sp, #4]
  40f84c:	f7ff fb38 	bl	40eec0 <__sprint_r.part.0>
  40f850:	b968      	cbnz	r0, 40f86e <_vfiprintf_r+0x936>
  40f852:	980e      	ldr	r0, [sp, #56]	; 0x38
  40f854:	46d4      	mov	ip, sl
  40f856:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40f858:	f100 0e01 	add.w	lr, r0, #1
  40f85c:	9b01      	ldr	r3, [sp, #4]
  40f85e:	e7c8      	b.n	40f7f2 <_vfiprintf_r+0x8ba>
  40f860:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40f862:	b123      	cbz	r3, 40f86e <_vfiprintf_r+0x936>
  40f864:	9805      	ldr	r0, [sp, #20]
  40f866:	aa0d      	add	r2, sp, #52	; 0x34
  40f868:	9900      	ldr	r1, [sp, #0]
  40f86a:	f7ff fb29 	bl	40eec0 <__sprint_r.part.0>
  40f86e:	9b00      	ldr	r3, [sp, #0]
  40f870:	899b      	ldrh	r3, [r3, #12]
  40f872:	065a      	lsls	r2, r3, #25
  40f874:	f100 817b 	bmi.w	40fb6e <_vfiprintf_r+0xc36>
  40f878:	9802      	ldr	r0, [sp, #8]
  40f87a:	b02b      	add	sp, #172	; 0xac
  40f87c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f880:	aa0d      	add	r2, sp, #52	; 0x34
  40f882:	9900      	ldr	r1, [sp, #0]
  40f884:	4648      	mov	r0, r9
  40f886:	f7ff fb1b 	bl	40eec0 <__sprint_r.part.0>
  40f88a:	2800      	cmp	r0, #0
  40f88c:	d1ef      	bne.n	40f86e <_vfiprintf_r+0x936>
  40f88e:	990e      	ldr	r1, [sp, #56]	; 0x38
  40f890:	46d3      	mov	fp, sl
  40f892:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40f894:	1c48      	adds	r0, r1, #1
  40f896:	e55e      	b.n	40f356 <_vfiprintf_r+0x41e>
  40f898:	2a00      	cmp	r2, #0
  40f89a:	f040 80fa 	bne.w	40fa92 <_vfiprintf_r+0xb5a>
  40f89e:	46d3      	mov	fp, sl
  40f8a0:	9a03      	ldr	r2, [sp, #12]
  40f8a2:	2301      	movs	r3, #1
  40f8a4:	921b      	str	r2, [sp, #108]	; 0x6c
  40f8a6:	920f      	str	r2, [sp, #60]	; 0x3c
  40f8a8:	971a      	str	r7, [sp, #104]	; 0x68
  40f8aa:	930e      	str	r3, [sp, #56]	; 0x38
  40f8ac:	f10b 0b08 	add.w	fp, fp, #8
  40f8b0:	0771      	lsls	r1, r6, #29
  40f8b2:	d504      	bpl.n	40f8be <_vfiprintf_r+0x986>
  40f8b4:	9b06      	ldr	r3, [sp, #24]
  40f8b6:	1b5c      	subs	r4, r3, r5
  40f8b8:	2c00      	cmp	r4, #0
  40f8ba:	f73f ad3d 	bgt.w	40f338 <_vfiprintf_r+0x400>
  40f8be:	9b02      	ldr	r3, [sp, #8]
  40f8c0:	9906      	ldr	r1, [sp, #24]
  40f8c2:	42a9      	cmp	r1, r5
  40f8c4:	bfac      	ite	ge
  40f8c6:	185b      	addge	r3, r3, r1
  40f8c8:	195b      	addlt	r3, r3, r5
  40f8ca:	9302      	str	r3, [sp, #8]
  40f8cc:	2a00      	cmp	r2, #0
  40f8ce:	f040 80ad 	bne.w	40fa2c <_vfiprintf_r+0xaf4>
  40f8d2:	2300      	movs	r3, #0
  40f8d4:	930e      	str	r3, [sp, #56]	; 0x38
  40f8d6:	46d3      	mov	fp, sl
  40f8d8:	f7ff bb5f 	b.w	40ef9a <_vfiprintf_r+0x62>
  40f8dc:	aa0d      	add	r2, sp, #52	; 0x34
  40f8de:	9900      	ldr	r1, [sp, #0]
  40f8e0:	4648      	mov	r0, r9
  40f8e2:	9307      	str	r3, [sp, #28]
  40f8e4:	f7ff faec 	bl	40eec0 <__sprint_r.part.0>
  40f8e8:	2800      	cmp	r0, #0
  40f8ea:	d1c0      	bne.n	40f86e <_vfiprintf_r+0x936>
  40f8ec:	980e      	ldr	r0, [sp, #56]	; 0x38
  40f8ee:	46d6      	mov	lr, sl
  40f8f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40f8f2:	f100 0c01 	add.w	ip, r0, #1
  40f8f6:	9b07      	ldr	r3, [sp, #28]
  40f8f8:	e4d4      	b.n	40f2a4 <_vfiprintf_r+0x36c>
  40f8fa:	bf00      	nop
  40f8fc:	00414dcc 	.word	0x00414dcc
  40f900:	00414de0 	.word	0x00414de0
  40f904:	00414e10 	.word	0x00414e10
  40f908:	2a00      	cmp	r2, #0
  40f90a:	f47f af2f 	bne.w	40f76c <_vfiprintf_r+0x834>
  40f90e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40f912:	2b00      	cmp	r3, #0
  40f914:	f000 80f3 	beq.w	40fafe <_vfiprintf_r+0xbc6>
  40f918:	2301      	movs	r3, #1
  40f91a:	461a      	mov	r2, r3
  40f91c:	469e      	mov	lr, r3
  40f91e:	46d3      	mov	fp, sl
  40f920:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40f924:	931b      	str	r3, [sp, #108]	; 0x6c
  40f926:	911a      	str	r1, [sp, #104]	; 0x68
  40f928:	4670      	mov	r0, lr
  40f92a:	f10b 0b08 	add.w	fp, fp, #8
  40f92e:	f10e 0e01 	add.w	lr, lr, #1
  40f932:	e485      	b.n	40f240 <_vfiprintf_r+0x308>
  40f934:	469e      	mov	lr, r3
  40f936:	46d3      	mov	fp, sl
  40f938:	a90c      	add	r1, sp, #48	; 0x30
  40f93a:	2202      	movs	r2, #2
  40f93c:	911a      	str	r1, [sp, #104]	; 0x68
  40f93e:	921b      	str	r2, [sp, #108]	; 0x6c
  40f940:	4670      	mov	r0, lr
  40f942:	f10b 0b08 	add.w	fp, fp, #8
  40f946:	f10e 0e01 	add.w	lr, lr, #1
  40f94a:	e737      	b.n	40f7bc <_vfiprintf_r+0x884>
  40f94c:	9b01      	ldr	r3, [sp, #4]
  40f94e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40f952:	2b00      	cmp	r3, #0
  40f954:	f2c0 811b 	blt.w	40fb8e <_vfiprintf_r+0xc56>
  40f958:	ea54 0305 	orrs.w	r3, r4, r5
  40f95c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40f960:	f43f ac07 	beq.w	40f172 <_vfiprintf_r+0x23a>
  40f964:	4657      	mov	r7, sl
  40f966:	0923      	lsrs	r3, r4, #4
  40f968:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40f96c:	0929      	lsrs	r1, r5, #4
  40f96e:	f004 020f 	and.w	r2, r4, #15
  40f972:	460d      	mov	r5, r1
  40f974:	461c      	mov	r4, r3
  40f976:	5c83      	ldrb	r3, [r0, r2]
  40f978:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40f97c:	ea54 0305 	orrs.w	r3, r4, r5
  40f980:	d1f1      	bne.n	40f966 <_vfiprintf_r+0xa2e>
  40f982:	ebc7 030a 	rsb	r3, r7, sl
  40f986:	9303      	str	r3, [sp, #12]
  40f988:	f7ff bbfc 	b.w	40f184 <_vfiprintf_r+0x24c>
  40f98c:	aa0d      	add	r2, sp, #52	; 0x34
  40f98e:	9900      	ldr	r1, [sp, #0]
  40f990:	9805      	ldr	r0, [sp, #20]
  40f992:	f7ff fa95 	bl	40eec0 <__sprint_r.part.0>
  40f996:	2800      	cmp	r0, #0
  40f998:	f47f af69 	bne.w	40f86e <_vfiprintf_r+0x936>
  40f99c:	46d3      	mov	fp, sl
  40f99e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40f9a0:	e786      	b.n	40f8b0 <_vfiprintf_r+0x978>
  40f9a2:	f016 0210 	ands.w	r2, r6, #16
  40f9a6:	f000 80b5 	beq.w	40fb14 <_vfiprintf_r+0xbdc>
  40f9aa:	9904      	ldr	r1, [sp, #16]
  40f9ac:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40f9b0:	460a      	mov	r2, r1
  40f9b2:	680c      	ldr	r4, [r1, #0]
  40f9b4:	9901      	ldr	r1, [sp, #4]
  40f9b6:	3204      	adds	r2, #4
  40f9b8:	2900      	cmp	r1, #0
  40f9ba:	f04f 0500 	mov.w	r5, #0
  40f9be:	f2c0 8152 	blt.w	40fc66 <_vfiprintf_r+0xd2e>
  40f9c2:	ea54 0105 	orrs.w	r1, r4, r5
  40f9c6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40f9ca:	9204      	str	r2, [sp, #16]
  40f9cc:	f43f ad5d 	beq.w	40f48a <_vfiprintf_r+0x552>
  40f9d0:	4699      	mov	r9, r3
  40f9d2:	e562      	b.n	40f49a <_vfiprintf_r+0x562>
  40f9d4:	9a04      	ldr	r2, [sp, #16]
  40f9d6:	06f7      	lsls	r7, r6, #27
  40f9d8:	4613      	mov	r3, r2
  40f9da:	d409      	bmi.n	40f9f0 <_vfiprintf_r+0xab8>
  40f9dc:	0675      	lsls	r5, r6, #25
  40f9de:	d507      	bpl.n	40f9f0 <_vfiprintf_r+0xab8>
  40f9e0:	f9b2 4000 	ldrsh.w	r4, [r2]
  40f9e4:	3304      	adds	r3, #4
  40f9e6:	17e5      	asrs	r5, r4, #31
  40f9e8:	9304      	str	r3, [sp, #16]
  40f9ea:	4622      	mov	r2, r4
  40f9ec:	462b      	mov	r3, r5
  40f9ee:	e4f7      	b.n	40f3e0 <_vfiprintf_r+0x4a8>
  40f9f0:	681c      	ldr	r4, [r3, #0]
  40f9f2:	3304      	adds	r3, #4
  40f9f4:	17e5      	asrs	r5, r4, #31
  40f9f6:	9304      	str	r3, [sp, #16]
  40f9f8:	4622      	mov	r2, r4
  40f9fa:	462b      	mov	r3, r5
  40f9fc:	e4f0      	b.n	40f3e0 <_vfiprintf_r+0x4a8>
  40f9fe:	6814      	ldr	r4, [r2, #0]
  40fa00:	3204      	adds	r2, #4
  40fa02:	9204      	str	r2, [sp, #16]
  40fa04:	2500      	movs	r5, #0
  40fa06:	e61f      	b.n	40f648 <_vfiprintf_r+0x710>
  40fa08:	f04f 0900 	mov.w	r9, #0
  40fa0c:	ea54 0305 	orrs.w	r3, r4, r5
  40fa10:	f47f acf7 	bne.w	40f402 <_vfiprintf_r+0x4ca>
  40fa14:	e5d8      	b.n	40f5c8 <_vfiprintf_r+0x690>
  40fa16:	aa0d      	add	r2, sp, #52	; 0x34
  40fa18:	9900      	ldr	r1, [sp, #0]
  40fa1a:	9805      	ldr	r0, [sp, #20]
  40fa1c:	f7ff fa50 	bl	40eec0 <__sprint_r.part.0>
  40fa20:	2800      	cmp	r0, #0
  40fa22:	f47f af24 	bne.w	40f86e <_vfiprintf_r+0x936>
  40fa26:	46d3      	mov	fp, sl
  40fa28:	f7ff bb51 	b.w	40f0ce <_vfiprintf_r+0x196>
  40fa2c:	aa0d      	add	r2, sp, #52	; 0x34
  40fa2e:	9900      	ldr	r1, [sp, #0]
  40fa30:	9805      	ldr	r0, [sp, #20]
  40fa32:	f7ff fa45 	bl	40eec0 <__sprint_r.part.0>
  40fa36:	2800      	cmp	r0, #0
  40fa38:	f43f af4b 	beq.w	40f8d2 <_vfiprintf_r+0x99a>
  40fa3c:	e717      	b.n	40f86e <_vfiprintf_r+0x936>
  40fa3e:	2400      	movs	r4, #0
  40fa40:	2500      	movs	r5, #0
  40fa42:	f04f 0900 	mov.w	r9, #0
  40fa46:	e78d      	b.n	40f964 <_vfiprintf_r+0xa2c>
  40fa48:	aa0d      	add	r2, sp, #52	; 0x34
  40fa4a:	9900      	ldr	r1, [sp, #0]
  40fa4c:	9805      	ldr	r0, [sp, #20]
  40fa4e:	f7ff fa37 	bl	40eec0 <__sprint_r.part.0>
  40fa52:	2800      	cmp	r0, #0
  40fa54:	f47f af0b 	bne.w	40f86e <_vfiprintf_r+0x936>
  40fa58:	980e      	ldr	r0, [sp, #56]	; 0x38
  40fa5a:	46d3      	mov	fp, sl
  40fa5c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40fa5e:	f100 0e01 	add.w	lr, r0, #1
  40fa62:	f7ff bbed 	b.w	40f240 <_vfiprintf_r+0x308>
  40fa66:	aa0d      	add	r2, sp, #52	; 0x34
  40fa68:	9900      	ldr	r1, [sp, #0]
  40fa6a:	9805      	ldr	r0, [sp, #20]
  40fa6c:	f7ff fa28 	bl	40eec0 <__sprint_r.part.0>
  40fa70:	2800      	cmp	r0, #0
  40fa72:	f47f aefc 	bne.w	40f86e <_vfiprintf_r+0x936>
  40fa76:	980e      	ldr	r0, [sp, #56]	; 0x38
  40fa78:	46d3      	mov	fp, sl
  40fa7a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40fa7c:	f100 0e01 	add.w	lr, r0, #1
  40fa80:	e69c      	b.n	40f7bc <_vfiprintf_r+0x884>
  40fa82:	2a00      	cmp	r2, #0
  40fa84:	f040 80c8 	bne.w	40fc18 <_vfiprintf_r+0xce0>
  40fa88:	f04f 0e01 	mov.w	lr, #1
  40fa8c:	4610      	mov	r0, r2
  40fa8e:	46d3      	mov	fp, sl
  40fa90:	e698      	b.n	40f7c4 <_vfiprintf_r+0x88c>
  40fa92:	aa0d      	add	r2, sp, #52	; 0x34
  40fa94:	9900      	ldr	r1, [sp, #0]
  40fa96:	9805      	ldr	r0, [sp, #20]
  40fa98:	f7ff fa12 	bl	40eec0 <__sprint_r.part.0>
  40fa9c:	2800      	cmp	r0, #0
  40fa9e:	f47f aee6 	bne.w	40f86e <_vfiprintf_r+0x936>
  40faa2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40faa4:	46d3      	mov	fp, sl
  40faa6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40faa8:	f103 0e01 	add.w	lr, r3, #1
  40faac:	e42c      	b.n	40f308 <_vfiprintf_r+0x3d0>
  40faae:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  40fab2:	f04f 0300 	mov.w	r3, #0
  40fab6:	2230      	movs	r2, #48	; 0x30
  40fab8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  40fabc:	9a01      	ldr	r2, [sp, #4]
  40fabe:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40fac2:	2a00      	cmp	r2, #0
  40fac4:	f046 0302 	orr.w	r3, r6, #2
  40fac8:	f2c0 80bb 	blt.w	40fc42 <_vfiprintf_r+0xd0a>
  40facc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40fad0:	f046 0602 	orr.w	r6, r6, #2
  40fad4:	f04f 0900 	mov.w	r9, #0
  40fad8:	e744      	b.n	40f964 <_vfiprintf_r+0xa2c>
  40fada:	f04f 0900 	mov.w	r9, #0
  40fade:	488c      	ldr	r0, [pc, #560]	; (40fd10 <_vfiprintf_r+0xdd8>)
  40fae0:	e740      	b.n	40f964 <_vfiprintf_r+0xa2c>
  40fae2:	9b01      	ldr	r3, [sp, #4]
  40fae4:	4264      	negs	r4, r4
  40fae6:	f04f 092d 	mov.w	r9, #45	; 0x2d
  40faea:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40faee:	2b00      	cmp	r3, #0
  40faf0:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40faf4:	f6ff ac85 	blt.w	40f402 <_vfiprintf_r+0x4ca>
  40faf8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40fafc:	e481      	b.n	40f402 <_vfiprintf_r+0x4ca>
  40fafe:	9b07      	ldr	r3, [sp, #28]
  40fb00:	2b00      	cmp	r3, #0
  40fb02:	d063      	beq.n	40fbcc <_vfiprintf_r+0xc94>
  40fb04:	ab0c      	add	r3, sp, #48	; 0x30
  40fb06:	2202      	movs	r2, #2
  40fb08:	931a      	str	r3, [sp, #104]	; 0x68
  40fb0a:	921b      	str	r2, [sp, #108]	; 0x6c
  40fb0c:	f04f 0e01 	mov.w	lr, #1
  40fb10:	46d3      	mov	fp, sl
  40fb12:	e715      	b.n	40f940 <_vfiprintf_r+0xa08>
  40fb14:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40fb18:	d03b      	beq.n	40fb92 <_vfiprintf_r+0xc5a>
  40fb1a:	9904      	ldr	r1, [sp, #16]
  40fb1c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40fb20:	460b      	mov	r3, r1
  40fb22:	880c      	ldrh	r4, [r1, #0]
  40fb24:	9901      	ldr	r1, [sp, #4]
  40fb26:	3304      	adds	r3, #4
  40fb28:	2900      	cmp	r1, #0
  40fb2a:	f04f 0500 	mov.w	r5, #0
  40fb2e:	f2c0 808c 	blt.w	40fc4a <_vfiprintf_r+0xd12>
  40fb32:	ea54 0105 	orrs.w	r1, r4, r5
  40fb36:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40fb3a:	9304      	str	r3, [sp, #16]
  40fb3c:	f43f aca5 	beq.w	40f48a <_vfiprintf_r+0x552>
  40fb40:	4691      	mov	r9, r2
  40fb42:	e4aa      	b.n	40f49a <_vfiprintf_r+0x562>
  40fb44:	06f0      	lsls	r0, r6, #27
  40fb46:	d40a      	bmi.n	40fb5e <_vfiprintf_r+0xc26>
  40fb48:	0671      	lsls	r1, r6, #25
  40fb4a:	d508      	bpl.n	40fb5e <_vfiprintf_r+0xc26>
  40fb4c:	9a04      	ldr	r2, [sp, #16]
  40fb4e:	6813      	ldr	r3, [r2, #0]
  40fb50:	3204      	adds	r2, #4
  40fb52:	9204      	str	r2, [sp, #16]
  40fb54:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  40fb58:	801a      	strh	r2, [r3, #0]
  40fb5a:	f7ff ba1e 	b.w	40ef9a <_vfiprintf_r+0x62>
  40fb5e:	9a04      	ldr	r2, [sp, #16]
  40fb60:	6813      	ldr	r3, [r2, #0]
  40fb62:	3204      	adds	r2, #4
  40fb64:	9204      	str	r2, [sp, #16]
  40fb66:	9a02      	ldr	r2, [sp, #8]
  40fb68:	601a      	str	r2, [r3, #0]
  40fb6a:	f7ff ba16 	b.w	40ef9a <_vfiprintf_r+0x62>
  40fb6e:	f04f 30ff 	mov.w	r0, #4294967295
  40fb72:	f7ff bac9 	b.w	40f108 <_vfiprintf_r+0x1d0>
  40fb76:	4616      	mov	r6, r2
  40fb78:	4865      	ldr	r0, [pc, #404]	; (40fd10 <_vfiprintf_r+0xdd8>)
  40fb7a:	ea54 0205 	orrs.w	r2, r4, r5
  40fb7e:	9304      	str	r3, [sp, #16]
  40fb80:	f04f 0900 	mov.w	r9, #0
  40fb84:	f47f aeee 	bne.w	40f964 <_vfiprintf_r+0xa2c>
  40fb88:	2400      	movs	r4, #0
  40fb8a:	2500      	movs	r5, #0
  40fb8c:	e6ea      	b.n	40f964 <_vfiprintf_r+0xa2c>
  40fb8e:	9b04      	ldr	r3, [sp, #16]
  40fb90:	e7f3      	b.n	40fb7a <_vfiprintf_r+0xc42>
  40fb92:	9a04      	ldr	r2, [sp, #16]
  40fb94:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40fb98:	4613      	mov	r3, r2
  40fb9a:	6814      	ldr	r4, [r2, #0]
  40fb9c:	9a01      	ldr	r2, [sp, #4]
  40fb9e:	3304      	adds	r3, #4
  40fba0:	2a00      	cmp	r2, #0
  40fba2:	f04f 0500 	mov.w	r5, #0
  40fba6:	db50      	blt.n	40fc4a <_vfiprintf_r+0xd12>
  40fba8:	ea54 0205 	orrs.w	r2, r4, r5
  40fbac:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40fbb0:	9304      	str	r3, [sp, #16]
  40fbb2:	f47f ac72 	bne.w	40f49a <_vfiprintf_r+0x562>
  40fbb6:	e468      	b.n	40f48a <_vfiprintf_r+0x552>
  40fbb8:	aa0d      	add	r2, sp, #52	; 0x34
  40fbba:	9900      	ldr	r1, [sp, #0]
  40fbbc:	9805      	ldr	r0, [sp, #20]
  40fbbe:	f7ff f97f 	bl	40eec0 <__sprint_r.part.0>
  40fbc2:	2800      	cmp	r0, #0
  40fbc4:	f47f ae53 	bne.w	40f86e <_vfiprintf_r+0x936>
  40fbc8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40fbca:	e678      	b.n	40f8be <_vfiprintf_r+0x986>
  40fbcc:	4610      	mov	r0, r2
  40fbce:	f04f 0e01 	mov.w	lr, #1
  40fbd2:	46d3      	mov	fp, sl
  40fbd4:	e5f6      	b.n	40f7c4 <_vfiprintf_r+0x88c>
  40fbd6:	9904      	ldr	r1, [sp, #16]
  40fbd8:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40fbdc:	460a      	mov	r2, r1
  40fbde:	880c      	ldrh	r4, [r1, #0]
  40fbe0:	9901      	ldr	r1, [sp, #4]
  40fbe2:	3204      	adds	r2, #4
  40fbe4:	2900      	cmp	r1, #0
  40fbe6:	f04f 0500 	mov.w	r5, #0
  40fbea:	db55      	blt.n	40fc98 <_vfiprintf_r+0xd60>
  40fbec:	ea54 0105 	orrs.w	r1, r4, r5
  40fbf0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40fbf4:	9204      	str	r2, [sp, #16]
  40fbf6:	4699      	mov	r9, r3
  40fbf8:	f47f ac03 	bne.w	40f402 <_vfiprintf_r+0x4ca>
  40fbfc:	e4df      	b.n	40f5be <_vfiprintf_r+0x686>
  40fbfe:	9304      	str	r3, [sp, #16]
  40fc00:	e704      	b.n	40fa0c <_vfiprintf_r+0xad4>
  40fc02:	4638      	mov	r0, r7
  40fc04:	9404      	str	r4, [sp, #16]
  40fc06:	f7fc fa13 	bl	40c030 <strlen>
  40fc0a:	2300      	movs	r3, #0
  40fc0c:	9003      	str	r0, [sp, #12]
  40fc0e:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40fc12:	9301      	str	r3, [sp, #4]
  40fc14:	f7ff bab6 	b.w	40f184 <_vfiprintf_r+0x24c>
  40fc18:	aa0d      	add	r2, sp, #52	; 0x34
  40fc1a:	9900      	ldr	r1, [sp, #0]
  40fc1c:	9805      	ldr	r0, [sp, #20]
  40fc1e:	f7ff f94f 	bl	40eec0 <__sprint_r.part.0>
  40fc22:	2800      	cmp	r0, #0
  40fc24:	f47f ae23 	bne.w	40f86e <_vfiprintf_r+0x936>
  40fc28:	980e      	ldr	r0, [sp, #56]	; 0x38
  40fc2a:	46d3      	mov	fp, sl
  40fc2c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40fc2e:	f100 0e01 	add.w	lr, r0, #1
  40fc32:	e5c7      	b.n	40f7c4 <_vfiprintf_r+0x88c>
  40fc34:	980e      	ldr	r0, [sp, #56]	; 0x38
  40fc36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40fc38:	3001      	adds	r0, #1
  40fc3a:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 40fd18 <_vfiprintf_r+0xde0>
  40fc3e:	f7ff baec 	b.w	40f21a <_vfiprintf_r+0x2e2>
  40fc42:	461e      	mov	r6, r3
  40fc44:	f04f 0900 	mov.w	r9, #0
  40fc48:	e68c      	b.n	40f964 <_vfiprintf_r+0xa2c>
  40fc4a:	9304      	str	r3, [sp, #16]
  40fc4c:	e423      	b.n	40f496 <_vfiprintf_r+0x55e>
  40fc4e:	f04f 0900 	mov.w	r9, #0
  40fc52:	e799      	b.n	40fb88 <_vfiprintf_r+0xc50>
  40fc54:	2b06      	cmp	r3, #6
  40fc56:	bf28      	it	cs
  40fc58:	2306      	movcs	r3, #6
  40fc5a:	9303      	str	r3, [sp, #12]
  40fc5c:	9404      	str	r4, [sp, #16]
  40fc5e:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  40fc62:	4f2c      	ldr	r7, [pc, #176]	; (40fd14 <_vfiprintf_r+0xddc>)
  40fc64:	e512      	b.n	40f68c <_vfiprintf_r+0x754>
  40fc66:	9204      	str	r2, [sp, #16]
  40fc68:	e415      	b.n	40f496 <_vfiprintf_r+0x55e>
  40fc6a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40fc6c:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 40fd18 <_vfiprintf_r+0xde0>
  40fc70:	3001      	adds	r0, #1
  40fc72:	f7ff bb88 	b.w	40f386 <_vfiprintf_r+0x44e>
  40fc76:	46f4      	mov	ip, lr
  40fc78:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 40fd1c <_vfiprintf_r+0xde4>
  40fc7c:	f7ff bb2d 	b.w	40f2da <_vfiprintf_r+0x3a2>
  40fc80:	2200      	movs	r2, #0
  40fc82:	9201      	str	r2, [sp, #4]
  40fc84:	f7ff b9c1 	b.w	40f00a <_vfiprintf_r+0xd2>
  40fc88:	9b01      	ldr	r3, [sp, #4]
  40fc8a:	9404      	str	r4, [sp, #16]
  40fc8c:	9303      	str	r3, [sp, #12]
  40fc8e:	9001      	str	r0, [sp, #4]
  40fc90:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40fc94:	f7ff ba76 	b.w	40f184 <_vfiprintf_r+0x24c>
  40fc98:	9204      	str	r2, [sp, #16]
  40fc9a:	4699      	mov	r9, r3
  40fc9c:	e6b6      	b.n	40fa0c <_vfiprintf_r+0xad4>
  40fc9e:	9a04      	ldr	r2, [sp, #16]
  40fca0:	6813      	ldr	r3, [r2, #0]
  40fca2:	3204      	adds	r2, #4
  40fca4:	2b00      	cmp	r3, #0
  40fca6:	9301      	str	r3, [sp, #4]
  40fca8:	9204      	str	r2, [sp, #16]
  40fcaa:	f898 3001 	ldrb.w	r3, [r8, #1]
  40fcae:	46a8      	mov	r8, r5
  40fcb0:	f6bf a9a9 	bge.w	40f006 <_vfiprintf_r+0xce>
  40fcb4:	f04f 32ff 	mov.w	r2, #4294967295
  40fcb8:	9201      	str	r2, [sp, #4]
  40fcba:	f7ff b9a4 	b.w	40f006 <_vfiprintf_r+0xce>
  40fcbe:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40fcc2:	e45f      	b.n	40f584 <_vfiprintf_r+0x64c>
  40fcc4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40fcc8:	f7ff bbc4 	b.w	40f454 <_vfiprintf_r+0x51c>
  40fccc:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40fcd0:	f7ff bb77 	b.w	40f3c2 <_vfiprintf_r+0x48a>
  40fcd4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40fcd8:	e487      	b.n	40f5ea <_vfiprintf_r+0x6b2>
  40fcda:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40fcde:	e4a7      	b.n	40f630 <_vfiprintf_r+0x6f8>
  40fce0:	4699      	mov	r9, r3
  40fce2:	07f3      	lsls	r3, r6, #31
  40fce4:	d505      	bpl.n	40fcf2 <_vfiprintf_r+0xdba>
  40fce6:	af2a      	add	r7, sp, #168	; 0xa8
  40fce8:	2330      	movs	r3, #48	; 0x30
  40fcea:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40fcee:	f7ff bba2 	b.w	40f436 <_vfiprintf_r+0x4fe>
  40fcf2:	9b01      	ldr	r3, [sp, #4]
  40fcf4:	4657      	mov	r7, sl
  40fcf6:	9303      	str	r3, [sp, #12]
  40fcf8:	f7ff ba44 	b.w	40f184 <_vfiprintf_r+0x24c>
  40fcfc:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40fd00:	e517      	b.n	40f732 <_vfiprintf_r+0x7fa>
  40fd02:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40fd06:	e4fa      	b.n	40f6fe <_vfiprintf_r+0x7c6>
  40fd08:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40fd0c:	e4d2      	b.n	40f6b4 <_vfiprintf_r+0x77c>
  40fd0e:	bf00      	nop
  40fd10:	00414de0 	.word	0x00414de0
  40fd14:	00414df4 	.word	0x00414df4
  40fd18:	00414e20 	.word	0x00414e20
  40fd1c:	00414e10 	.word	0x00414e10

0040fd20 <__sbprintf>:
  40fd20:	b5f0      	push	{r4, r5, r6, r7, lr}
  40fd22:	460c      	mov	r4, r1
  40fd24:	8989      	ldrh	r1, [r1, #12]
  40fd26:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  40fd2a:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40fd2c:	f021 0102 	bic.w	r1, r1, #2
  40fd30:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40fd32:	f8ad 100c 	strh.w	r1, [sp, #12]
  40fd36:	69e1      	ldr	r1, [r4, #28]
  40fd38:	89e7      	ldrh	r7, [r4, #14]
  40fd3a:	9519      	str	r5, [sp, #100]	; 0x64
  40fd3c:	2500      	movs	r5, #0
  40fd3e:	9107      	str	r1, [sp, #28]
  40fd40:	9609      	str	r6, [sp, #36]	; 0x24
  40fd42:	9506      	str	r5, [sp, #24]
  40fd44:	ae1a      	add	r6, sp, #104	; 0x68
  40fd46:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40fd4a:	4669      	mov	r1, sp
  40fd4c:	9600      	str	r6, [sp, #0]
  40fd4e:	9604      	str	r6, [sp, #16]
  40fd50:	9502      	str	r5, [sp, #8]
  40fd52:	9505      	str	r5, [sp, #20]
  40fd54:	f8ad 700e 	strh.w	r7, [sp, #14]
  40fd58:	4606      	mov	r6, r0
  40fd5a:	f7ff f8ed 	bl	40ef38 <_vfiprintf_r>
  40fd5e:	1e05      	subs	r5, r0, #0
  40fd60:	db07      	blt.n	40fd72 <__sbprintf+0x52>
  40fd62:	4630      	mov	r0, r6
  40fd64:	4669      	mov	r1, sp
  40fd66:	f001 f90d 	bl	410f84 <_fflush_r>
  40fd6a:	2800      	cmp	r0, #0
  40fd6c:	bf18      	it	ne
  40fd6e:	f04f 35ff 	movne.w	r5, #4294967295
  40fd72:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40fd76:	065b      	lsls	r3, r3, #25
  40fd78:	d503      	bpl.n	40fd82 <__sbprintf+0x62>
  40fd7a:	89a3      	ldrh	r3, [r4, #12]
  40fd7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40fd80:	81a3      	strh	r3, [r4, #12]
  40fd82:	4628      	mov	r0, r5
  40fd84:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  40fd88:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40fd8a:	bf00      	nop

0040fd8c <_vsprintf_r>:
  40fd8c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40fd8e:	460d      	mov	r5, r1
  40fd90:	f64f 77ff 	movw	r7, #65535	; 0xffff
  40fd94:	b09b      	sub	sp, #108	; 0x6c
  40fd96:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40fd9a:	f44f 7602 	mov.w	r6, #520	; 0x208
  40fd9e:	4669      	mov	r1, sp
  40fda0:	9500      	str	r5, [sp, #0]
  40fda2:	9504      	str	r5, [sp, #16]
  40fda4:	f8ad 700e 	strh.w	r7, [sp, #14]
  40fda8:	f8ad 600c 	strh.w	r6, [sp, #12]
  40fdac:	9402      	str	r4, [sp, #8]
  40fdae:	9405      	str	r4, [sp, #20]
  40fdb0:	f7fd fcd8 	bl	40d764 <_svfprintf_r>
  40fdb4:	9b00      	ldr	r3, [sp, #0]
  40fdb6:	2200      	movs	r2, #0
  40fdb8:	701a      	strb	r2, [r3, #0]
  40fdba:	b01b      	add	sp, #108	; 0x6c
  40fdbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40fdbe:	bf00      	nop

0040fdc0 <vsprintf>:
  40fdc0:	b410      	push	{r4}
  40fdc2:	4c04      	ldr	r4, [pc, #16]	; (40fdd4 <vsprintf+0x14>)
  40fdc4:	4613      	mov	r3, r2
  40fdc6:	460a      	mov	r2, r1
  40fdc8:	4601      	mov	r1, r0
  40fdca:	6820      	ldr	r0, [r4, #0]
  40fdcc:	bc10      	pop	{r4}
  40fdce:	f7ff bfdd 	b.w	40fd8c <_vsprintf_r>
  40fdd2:	bf00      	nop
  40fdd4:	200005e8 	.word	0x200005e8

0040fdd8 <__swsetup_r>:
  40fdd8:	b538      	push	{r3, r4, r5, lr}
  40fdda:	4b30      	ldr	r3, [pc, #192]	; (40fe9c <__swsetup_r+0xc4>)
  40fddc:	4605      	mov	r5, r0
  40fdde:	6818      	ldr	r0, [r3, #0]
  40fde0:	460c      	mov	r4, r1
  40fde2:	b110      	cbz	r0, 40fdea <__swsetup_r+0x12>
  40fde4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40fde6:	2b00      	cmp	r3, #0
  40fde8:	d038      	beq.n	40fe5c <__swsetup_r+0x84>
  40fdea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40fdee:	b293      	uxth	r3, r2
  40fdf0:	0718      	lsls	r0, r3, #28
  40fdf2:	d50c      	bpl.n	40fe0e <__swsetup_r+0x36>
  40fdf4:	6920      	ldr	r0, [r4, #16]
  40fdf6:	b1a8      	cbz	r0, 40fe24 <__swsetup_r+0x4c>
  40fdf8:	f013 0201 	ands.w	r2, r3, #1
  40fdfc:	d01e      	beq.n	40fe3c <__swsetup_r+0x64>
  40fdfe:	6963      	ldr	r3, [r4, #20]
  40fe00:	2200      	movs	r2, #0
  40fe02:	425b      	negs	r3, r3
  40fe04:	61a3      	str	r3, [r4, #24]
  40fe06:	60a2      	str	r2, [r4, #8]
  40fe08:	b1f0      	cbz	r0, 40fe48 <__swsetup_r+0x70>
  40fe0a:	2000      	movs	r0, #0
  40fe0c:	bd38      	pop	{r3, r4, r5, pc}
  40fe0e:	06d9      	lsls	r1, r3, #27
  40fe10:	d53b      	bpl.n	40fe8a <__swsetup_r+0xb2>
  40fe12:	0758      	lsls	r0, r3, #29
  40fe14:	d425      	bmi.n	40fe62 <__swsetup_r+0x8a>
  40fe16:	6920      	ldr	r0, [r4, #16]
  40fe18:	f042 0308 	orr.w	r3, r2, #8
  40fe1c:	81a3      	strh	r3, [r4, #12]
  40fe1e:	b29b      	uxth	r3, r3
  40fe20:	2800      	cmp	r0, #0
  40fe22:	d1e9      	bne.n	40fdf8 <__swsetup_r+0x20>
  40fe24:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40fe28:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40fe2c:	d0e4      	beq.n	40fdf8 <__swsetup_r+0x20>
  40fe2e:	4628      	mov	r0, r5
  40fe30:	4621      	mov	r1, r4
  40fe32:	f002 f887 	bl	411f44 <__smakebuf_r>
  40fe36:	89a3      	ldrh	r3, [r4, #12]
  40fe38:	6920      	ldr	r0, [r4, #16]
  40fe3a:	e7dd      	b.n	40fdf8 <__swsetup_r+0x20>
  40fe3c:	0799      	lsls	r1, r3, #30
  40fe3e:	bf58      	it	pl
  40fe40:	6962      	ldrpl	r2, [r4, #20]
  40fe42:	60a2      	str	r2, [r4, #8]
  40fe44:	2800      	cmp	r0, #0
  40fe46:	d1e0      	bne.n	40fe0a <__swsetup_r+0x32>
  40fe48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40fe4c:	061a      	lsls	r2, r3, #24
  40fe4e:	d5dd      	bpl.n	40fe0c <__swsetup_r+0x34>
  40fe50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40fe54:	81a3      	strh	r3, [r4, #12]
  40fe56:	f04f 30ff 	mov.w	r0, #4294967295
  40fe5a:	bd38      	pop	{r3, r4, r5, pc}
  40fe5c:	f001 f926 	bl	4110ac <__sinit>
  40fe60:	e7c3      	b.n	40fdea <__swsetup_r+0x12>
  40fe62:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40fe64:	b151      	cbz	r1, 40fe7c <__swsetup_r+0xa4>
  40fe66:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40fe6a:	4299      	cmp	r1, r3
  40fe6c:	d004      	beq.n	40fe78 <__swsetup_r+0xa0>
  40fe6e:	4628      	mov	r0, r5
  40fe70:	f001 f9e4 	bl	41123c <_free_r>
  40fe74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40fe78:	2300      	movs	r3, #0
  40fe7a:	6323      	str	r3, [r4, #48]	; 0x30
  40fe7c:	6920      	ldr	r0, [r4, #16]
  40fe7e:	2300      	movs	r3, #0
  40fe80:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40fe84:	e884 0009 	stmia.w	r4, {r0, r3}
  40fe88:	e7c6      	b.n	40fe18 <__swsetup_r+0x40>
  40fe8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40fe8e:	2309      	movs	r3, #9
  40fe90:	602b      	str	r3, [r5, #0]
  40fe92:	f04f 30ff 	mov.w	r0, #4294967295
  40fe96:	81a2      	strh	r2, [r4, #12]
  40fe98:	bd38      	pop	{r3, r4, r5, pc}
  40fe9a:	bf00      	nop
  40fe9c:	200005e8 	.word	0x200005e8

0040fea0 <register_fini>:
  40fea0:	4b02      	ldr	r3, [pc, #8]	; (40feac <register_fini+0xc>)
  40fea2:	b113      	cbz	r3, 40feaa <register_fini+0xa>
  40fea4:	4802      	ldr	r0, [pc, #8]	; (40feb0 <register_fini+0x10>)
  40fea6:	f000 b805 	b.w	40feb4 <atexit>
  40feaa:	4770      	bx	lr
  40feac:	00000000 	.word	0x00000000
  40feb0:	004110c1 	.word	0x004110c1

0040feb4 <atexit>:
  40feb4:	2300      	movs	r3, #0
  40feb6:	4601      	mov	r1, r0
  40feb8:	461a      	mov	r2, r3
  40feba:	4618      	mov	r0, r3
  40febc:	f003 bbba 	b.w	413634 <__register_exitproc>

0040fec0 <quorem>:
  40fec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40fec4:	6903      	ldr	r3, [r0, #16]
  40fec6:	690f      	ldr	r7, [r1, #16]
  40fec8:	b083      	sub	sp, #12
  40feca:	429f      	cmp	r7, r3
  40fecc:	f300 8089 	bgt.w	40ffe2 <quorem+0x122>
  40fed0:	3f01      	subs	r7, #1
  40fed2:	f101 0614 	add.w	r6, r1, #20
  40fed6:	f100 0a14 	add.w	sl, r0, #20
  40feda:	f856 3027 	ldr.w	r3, [r6, r7, lsl #2]
  40fede:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
  40fee2:	3301      	adds	r3, #1
  40fee4:	fbb2 f8f3 	udiv	r8, r2, r3
  40fee8:	00bb      	lsls	r3, r7, #2
  40feea:	9300      	str	r3, [sp, #0]
  40feec:	eb06 0903 	add.w	r9, r6, r3
  40fef0:	4453      	add	r3, sl
  40fef2:	9301      	str	r3, [sp, #4]
  40fef4:	f1b8 0f00 	cmp.w	r8, #0
  40fef8:	d03b      	beq.n	40ff72 <quorem+0xb2>
  40fefa:	2300      	movs	r3, #0
  40fefc:	461c      	mov	r4, r3
  40fefe:	46b4      	mov	ip, r6
  40ff00:	46d6      	mov	lr, sl
  40ff02:	f85c bb04 	ldr.w	fp, [ip], #4
  40ff06:	f8de 5000 	ldr.w	r5, [lr]
  40ff0a:	fa1f f28b 	uxth.w	r2, fp
  40ff0e:	fb08 3202 	mla	r2, r8, r2, r3
  40ff12:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
  40ff16:	0c13      	lsrs	r3, r2, #16
  40ff18:	fb08 330b 	mla	r3, r8, fp, r3
  40ff1c:	b292      	uxth	r2, r2
  40ff1e:	1aa4      	subs	r4, r4, r2
  40ff20:	fa1f fb83 	uxth.w	fp, r3
  40ff24:	b2aa      	uxth	r2, r5
  40ff26:	4422      	add	r2, r4
  40ff28:	ebcb 4415 	rsb	r4, fp, r5, lsr #16
  40ff2c:	eb04 4422 	add.w	r4, r4, r2, asr #16
  40ff30:	b292      	uxth	r2, r2
  40ff32:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  40ff36:	45e1      	cmp	r9, ip
  40ff38:	f84e 2b04 	str.w	r2, [lr], #4
  40ff3c:	ea4f 4424 	mov.w	r4, r4, asr #16
  40ff40:	ea4f 4313 	mov.w	r3, r3, lsr #16
  40ff44:	d2dd      	bcs.n	40ff02 <quorem+0x42>
  40ff46:	9b00      	ldr	r3, [sp, #0]
  40ff48:	f85a 3003 	ldr.w	r3, [sl, r3]
  40ff4c:	b98b      	cbnz	r3, 40ff72 <quorem+0xb2>
  40ff4e:	9c01      	ldr	r4, [sp, #4]
  40ff50:	1f23      	subs	r3, r4, #4
  40ff52:	459a      	cmp	sl, r3
  40ff54:	d20c      	bcs.n	40ff70 <quorem+0xb0>
  40ff56:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40ff5a:	b94b      	cbnz	r3, 40ff70 <quorem+0xb0>
  40ff5c:	f1a4 0308 	sub.w	r3, r4, #8
  40ff60:	e002      	b.n	40ff68 <quorem+0xa8>
  40ff62:	681a      	ldr	r2, [r3, #0]
  40ff64:	3b04      	subs	r3, #4
  40ff66:	b91a      	cbnz	r2, 40ff70 <quorem+0xb0>
  40ff68:	459a      	cmp	sl, r3
  40ff6a:	f107 37ff 	add.w	r7, r7, #4294967295
  40ff6e:	d3f8      	bcc.n	40ff62 <quorem+0xa2>
  40ff70:	6107      	str	r7, [r0, #16]
  40ff72:	4604      	mov	r4, r0
  40ff74:	f002 fde6 	bl	412b44 <__mcmp>
  40ff78:	2800      	cmp	r0, #0
  40ff7a:	db2e      	blt.n	40ffda <quorem+0x11a>
  40ff7c:	2300      	movs	r3, #0
  40ff7e:	4655      	mov	r5, sl
  40ff80:	4619      	mov	r1, r3
  40ff82:	f108 0801 	add.w	r8, r8, #1
  40ff86:	f856 2b04 	ldr.w	r2, [r6], #4
  40ff8a:	682b      	ldr	r3, [r5, #0]
  40ff8c:	b290      	uxth	r0, r2
  40ff8e:	1a08      	subs	r0, r1, r0
  40ff90:	0c12      	lsrs	r2, r2, #16
  40ff92:	b299      	uxth	r1, r3
  40ff94:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
  40ff98:	1842      	adds	r2, r0, r1
  40ff9a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40ff9e:	b292      	uxth	r2, r2
  40ffa0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40ffa4:	45b1      	cmp	r9, r6
  40ffa6:	f845 2b04 	str.w	r2, [r5], #4
  40ffaa:	ea4f 4123 	mov.w	r1, r3, asr #16
  40ffae:	d2ea      	bcs.n	40ff86 <quorem+0xc6>
  40ffb0:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
  40ffb4:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
  40ffb8:	b97a      	cbnz	r2, 40ffda <quorem+0x11a>
  40ffba:	1f1a      	subs	r2, r3, #4
  40ffbc:	4592      	cmp	sl, r2
  40ffbe:	d20b      	bcs.n	40ffd8 <quorem+0x118>
  40ffc0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40ffc4:	b942      	cbnz	r2, 40ffd8 <quorem+0x118>
  40ffc6:	3b08      	subs	r3, #8
  40ffc8:	e002      	b.n	40ffd0 <quorem+0x110>
  40ffca:	681a      	ldr	r2, [r3, #0]
  40ffcc:	3b04      	subs	r3, #4
  40ffce:	b91a      	cbnz	r2, 40ffd8 <quorem+0x118>
  40ffd0:	459a      	cmp	sl, r3
  40ffd2:	f107 37ff 	add.w	r7, r7, #4294967295
  40ffd6:	d3f8      	bcc.n	40ffca <quorem+0x10a>
  40ffd8:	6127      	str	r7, [r4, #16]
  40ffda:	4640      	mov	r0, r8
  40ffdc:	b003      	add	sp, #12
  40ffde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ffe2:	2000      	movs	r0, #0
  40ffe4:	b003      	add	sp, #12
  40ffe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ffea:	bf00      	nop
  40ffec:	0000      	movs	r0, r0
	...

0040fff0 <_dtoa_r>:
  40fff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40fff4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40fff6:	b099      	sub	sp, #100	; 0x64
  40fff8:	4681      	mov	r9, r0
  40fffa:	4692      	mov	sl, r2
  40fffc:	469b      	mov	fp, r3
  40fffe:	9c25      	ldr	r4, [sp, #148]	; 0x94
  410000:	b149      	cbz	r1, 410016 <_dtoa_r+0x26>
  410002:	6c42      	ldr	r2, [r0, #68]	; 0x44
  410004:	2301      	movs	r3, #1
  410006:	4093      	lsls	r3, r2
  410008:	608b      	str	r3, [r1, #8]
  41000a:	604a      	str	r2, [r1, #4]
  41000c:	f002 fb68 	bl	4126e0 <_Bfree>
  410010:	2300      	movs	r3, #0
  410012:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  410016:	f1bb 0f00 	cmp.w	fp, #0
  41001a:	46d8      	mov	r8, fp
  41001c:	db33      	blt.n	410086 <_dtoa_r+0x96>
  41001e:	2300      	movs	r3, #0
  410020:	6023      	str	r3, [r4, #0]
  410022:	4ba3      	ldr	r3, [pc, #652]	; (4102b0 <_dtoa_r+0x2c0>)
  410024:	461a      	mov	r2, r3
  410026:	ea08 0303 	and.w	r3, r8, r3
  41002a:	4293      	cmp	r3, r2
  41002c:	d014      	beq.n	410058 <_dtoa_r+0x68>
  41002e:	2200      	movs	r2, #0
  410030:	2300      	movs	r3, #0
  410032:	4650      	mov	r0, sl
  410034:	4659      	mov	r1, fp
  410036:	f7fb f8eb 	bl	40b210 <__aeabi_dcmpeq>
  41003a:	4605      	mov	r5, r0
  41003c:	b348      	cbz	r0, 410092 <_dtoa_r+0xa2>
  41003e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  410040:	2301      	movs	r3, #1
  410042:	6013      	str	r3, [r2, #0]
  410044:	9b26      	ldr	r3, [sp, #152]	; 0x98
  410046:	2b00      	cmp	r3, #0
  410048:	f000 80c5 	beq.w	4101d6 <_dtoa_r+0x1e6>
  41004c:	4899      	ldr	r0, [pc, #612]	; (4102b4 <_dtoa_r+0x2c4>)
  41004e:	6018      	str	r0, [r3, #0]
  410050:	3801      	subs	r0, #1
  410052:	b019      	add	sp, #100	; 0x64
  410054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410058:	f242 730f 	movw	r3, #9999	; 0x270f
  41005c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  41005e:	6013      	str	r3, [r2, #0]
  410060:	f1ba 0f00 	cmp.w	sl, #0
  410064:	f000 80a2 	beq.w	4101ac <_dtoa_r+0x1bc>
  410068:	4893      	ldr	r0, [pc, #588]	; (4102b8 <_dtoa_r+0x2c8>)
  41006a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  41006c:	2b00      	cmp	r3, #0
  41006e:	d0f0      	beq.n	410052 <_dtoa_r+0x62>
  410070:	78c3      	ldrb	r3, [r0, #3]
  410072:	2b00      	cmp	r3, #0
  410074:	f000 80b1 	beq.w	4101da <_dtoa_r+0x1ea>
  410078:	f100 0308 	add.w	r3, r0, #8
  41007c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  41007e:	6013      	str	r3, [r2, #0]
  410080:	b019      	add	sp, #100	; 0x64
  410082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410086:	2301      	movs	r3, #1
  410088:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  41008c:	6023      	str	r3, [r4, #0]
  41008e:	46c3      	mov	fp, r8
  410090:	e7c7      	b.n	410022 <_dtoa_r+0x32>
  410092:	aa16      	add	r2, sp, #88	; 0x58
  410094:	ab17      	add	r3, sp, #92	; 0x5c
  410096:	9201      	str	r2, [sp, #4]
  410098:	9300      	str	r3, [sp, #0]
  41009a:	4652      	mov	r2, sl
  41009c:	465b      	mov	r3, fp
  41009e:	4648      	mov	r0, r9
  4100a0:	f002 fe90 	bl	412dc4 <__d2b>
  4100a4:	ea5f 5418 	movs.w	r4, r8, lsr #20
  4100a8:	9009      	str	r0, [sp, #36]	; 0x24
  4100aa:	f040 8088 	bne.w	4101be <_dtoa_r+0x1ce>
  4100ae:	9d16      	ldr	r5, [sp, #88]	; 0x58
  4100b0:	9c17      	ldr	r4, [sp, #92]	; 0x5c
  4100b2:	442c      	add	r4, r5
  4100b4:	f204 4332 	addw	r3, r4, #1074	; 0x432
  4100b8:	2b20      	cmp	r3, #32
  4100ba:	f340 828a 	ble.w	4105d2 <_dtoa_r+0x5e2>
  4100be:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4100c2:	f204 4012 	addw	r0, r4, #1042	; 0x412
  4100c6:	fa08 f803 	lsl.w	r8, r8, r3
  4100ca:	fa2a f000 	lsr.w	r0, sl, r0
  4100ce:	ea40 0008 	orr.w	r0, r0, r8
  4100d2:	f7fa fdbf 	bl	40ac54 <__aeabi_ui2d>
  4100d6:	2301      	movs	r3, #1
  4100d8:	3c01      	subs	r4, #1
  4100da:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4100de:	930f      	str	r3, [sp, #60]	; 0x3c
  4100e0:	2200      	movs	r2, #0
  4100e2:	4b76      	ldr	r3, [pc, #472]	; (4102bc <_dtoa_r+0x2cc>)
  4100e4:	f7fa fc78 	bl	40a9d8 <__aeabi_dsub>
  4100e8:	a36b      	add	r3, pc, #428	; (adr r3, 410298 <_dtoa_r+0x2a8>)
  4100ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4100ee:	f7fa fe27 	bl	40ad40 <__aeabi_dmul>
  4100f2:	a36b      	add	r3, pc, #428	; (adr r3, 4102a0 <_dtoa_r+0x2b0>)
  4100f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4100f8:	f7fa fc70 	bl	40a9dc <__adddf3>
  4100fc:	4606      	mov	r6, r0
  4100fe:	4620      	mov	r0, r4
  410100:	460f      	mov	r7, r1
  410102:	f7fa fdb7 	bl	40ac74 <__aeabi_i2d>
  410106:	a368      	add	r3, pc, #416	; (adr r3, 4102a8 <_dtoa_r+0x2b8>)
  410108:	e9d3 2300 	ldrd	r2, r3, [r3]
  41010c:	f7fa fe18 	bl	40ad40 <__aeabi_dmul>
  410110:	4602      	mov	r2, r0
  410112:	460b      	mov	r3, r1
  410114:	4630      	mov	r0, r6
  410116:	4639      	mov	r1, r7
  410118:	f7fa fc60 	bl	40a9dc <__adddf3>
  41011c:	4606      	mov	r6, r0
  41011e:	460f      	mov	r7, r1
  410120:	f7fb f8be 	bl	40b2a0 <__aeabi_d2iz>
  410124:	2200      	movs	r2, #0
  410126:	9003      	str	r0, [sp, #12]
  410128:	2300      	movs	r3, #0
  41012a:	4630      	mov	r0, r6
  41012c:	4639      	mov	r1, r7
  41012e:	f7fb f879 	bl	40b224 <__aeabi_dcmplt>
  410132:	2800      	cmp	r0, #0
  410134:	f040 8229 	bne.w	41058a <_dtoa_r+0x59a>
  410138:	9e03      	ldr	r6, [sp, #12]
  41013a:	2e16      	cmp	r6, #22
  41013c:	f200 8222 	bhi.w	410584 <_dtoa_r+0x594>
  410140:	495f      	ldr	r1, [pc, #380]	; (4102c0 <_dtoa_r+0x2d0>)
  410142:	4652      	mov	r2, sl
  410144:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  410148:	465b      	mov	r3, fp
  41014a:	e9d1 0100 	ldrd	r0, r1, [r1]
  41014e:	f7fb f887 	bl	40b260 <__aeabi_dcmpgt>
  410152:	2800      	cmp	r0, #0
  410154:	f000 8242 	beq.w	4105dc <_dtoa_r+0x5ec>
  410158:	1e73      	subs	r3, r6, #1
  41015a:	9303      	str	r3, [sp, #12]
  41015c:	2300      	movs	r3, #0
  41015e:	930d      	str	r3, [sp, #52]	; 0x34
  410160:	1b2c      	subs	r4, r5, r4
  410162:	1e63      	subs	r3, r4, #1
  410164:	9304      	str	r3, [sp, #16]
  410166:	f100 822b 	bmi.w	4105c0 <_dtoa_r+0x5d0>
  41016a:	2300      	movs	r3, #0
  41016c:	9306      	str	r3, [sp, #24]
  41016e:	9b03      	ldr	r3, [sp, #12]
  410170:	2b00      	cmp	r3, #0
  410172:	f2c0 821c 	blt.w	4105ae <_dtoa_r+0x5be>
  410176:	9a04      	ldr	r2, [sp, #16]
  410178:	930c      	str	r3, [sp, #48]	; 0x30
  41017a:	4611      	mov	r1, r2
  41017c:	4419      	add	r1, r3
  41017e:	2300      	movs	r3, #0
  410180:	9104      	str	r1, [sp, #16]
  410182:	930b      	str	r3, [sp, #44]	; 0x2c
  410184:	9b22      	ldr	r3, [sp, #136]	; 0x88
  410186:	2b09      	cmp	r3, #9
  410188:	d829      	bhi.n	4101de <_dtoa_r+0x1ee>
  41018a:	2b05      	cmp	r3, #5
  41018c:	f340 8652 	ble.w	410e34 <_dtoa_r+0xe44>
  410190:	3b04      	subs	r3, #4
  410192:	9322      	str	r3, [sp, #136]	; 0x88
  410194:	2500      	movs	r5, #0
  410196:	9b22      	ldr	r3, [sp, #136]	; 0x88
  410198:	3b02      	subs	r3, #2
  41019a:	2b03      	cmp	r3, #3
  41019c:	f200 862f 	bhi.w	410dfe <_dtoa_r+0xe0e>
  4101a0:	e8df f013 	tbh	[pc, r3, lsl #1]
  4101a4:	02200327 	.word	0x02200327
  4101a8:	04530332 	.word	0x04530332
  4101ac:	4b42      	ldr	r3, [pc, #264]	; (4102b8 <_dtoa_r+0x2c8>)
  4101ae:	4a45      	ldr	r2, [pc, #276]	; (4102c4 <_dtoa_r+0x2d4>)
  4101b0:	f3c8 0013 	ubfx	r0, r8, #0, #20
  4101b4:	2800      	cmp	r0, #0
  4101b6:	bf14      	ite	ne
  4101b8:	4618      	movne	r0, r3
  4101ba:	4610      	moveq	r0, r2
  4101bc:	e755      	b.n	41006a <_dtoa_r+0x7a>
  4101be:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4101c2:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4101c6:	950f      	str	r5, [sp, #60]	; 0x3c
  4101c8:	4650      	mov	r0, sl
  4101ca:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  4101ce:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4101d2:	9d16      	ldr	r5, [sp, #88]	; 0x58
  4101d4:	e784      	b.n	4100e0 <_dtoa_r+0xf0>
  4101d6:	483c      	ldr	r0, [pc, #240]	; (4102c8 <_dtoa_r+0x2d8>)
  4101d8:	e73b      	b.n	410052 <_dtoa_r+0x62>
  4101da:	1cc3      	adds	r3, r0, #3
  4101dc:	e74e      	b.n	41007c <_dtoa_r+0x8c>
  4101de:	2100      	movs	r1, #0
  4101e0:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4101e4:	4648      	mov	r0, r9
  4101e6:	9122      	str	r1, [sp, #136]	; 0x88
  4101e8:	f002 fa52 	bl	412690 <_Balloc>
  4101ec:	f04f 33ff 	mov.w	r3, #4294967295
  4101f0:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4101f2:	9307      	str	r3, [sp, #28]
  4101f4:	930e      	str	r3, [sp, #56]	; 0x38
  4101f6:	2301      	movs	r3, #1
  4101f8:	9008      	str	r0, [sp, #32]
  4101fa:	9223      	str	r2, [sp, #140]	; 0x8c
  4101fc:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  410200:	930a      	str	r3, [sp, #40]	; 0x28
  410202:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  410204:	2b00      	cmp	r3, #0
  410206:	f2c0 80ca 	blt.w	41039e <_dtoa_r+0x3ae>
  41020a:	9a03      	ldr	r2, [sp, #12]
  41020c:	2a0e      	cmp	r2, #14
  41020e:	f300 80c6 	bgt.w	41039e <_dtoa_r+0x3ae>
  410212:	4b2b      	ldr	r3, [pc, #172]	; (4102c0 <_dtoa_r+0x2d0>)
  410214:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  410218:	cb18      	ldmia	r3, {r3, r4}
  41021a:	e9cd 3404 	strd	r3, r4, [sp, #16]
  41021e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  410220:	2b00      	cmp	r3, #0
  410222:	f2c0 82fc 	blt.w	41081e <_dtoa_r+0x82e>
  410226:	4656      	mov	r6, sl
  410228:	465f      	mov	r7, fp
  41022a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  41022e:	4630      	mov	r0, r6
  410230:	4652      	mov	r2, sl
  410232:	465b      	mov	r3, fp
  410234:	4639      	mov	r1, r7
  410236:	f7fa fead 	bl	40af94 <__aeabi_ddiv>
  41023a:	f7fb f831 	bl	40b2a0 <__aeabi_d2iz>
  41023e:	4604      	mov	r4, r0
  410240:	f7fa fd18 	bl	40ac74 <__aeabi_i2d>
  410244:	4652      	mov	r2, sl
  410246:	465b      	mov	r3, fp
  410248:	f7fa fd7a 	bl	40ad40 <__aeabi_dmul>
  41024c:	4602      	mov	r2, r0
  41024e:	460b      	mov	r3, r1
  410250:	4630      	mov	r0, r6
  410252:	4639      	mov	r1, r7
  410254:	f7fa fbc0 	bl	40a9d8 <__aeabi_dsub>
  410258:	9e07      	ldr	r6, [sp, #28]
  41025a:	9f08      	ldr	r7, [sp, #32]
  41025c:	f104 0530 	add.w	r5, r4, #48	; 0x30
  410260:	2e01      	cmp	r6, #1
  410262:	703d      	strb	r5, [r7, #0]
  410264:	4602      	mov	r2, r0
  410266:	460b      	mov	r3, r1
  410268:	f107 0501 	add.w	r5, r7, #1
  41026c:	d05e      	beq.n	41032c <_dtoa_r+0x33c>
  41026e:	2200      	movs	r2, #0
  410270:	4b16      	ldr	r3, [pc, #88]	; (4102cc <_dtoa_r+0x2dc>)
  410272:	f7fa fd65 	bl	40ad40 <__aeabi_dmul>
  410276:	2200      	movs	r2, #0
  410278:	2300      	movs	r3, #0
  41027a:	4606      	mov	r6, r0
  41027c:	460f      	mov	r7, r1
  41027e:	f7fa ffc7 	bl	40b210 <__aeabi_dcmpeq>
  410282:	2800      	cmp	r0, #0
  410284:	d178      	bne.n	410378 <_dtoa_r+0x388>
  410286:	f8cd 9018 	str.w	r9, [sp, #24]
  41028a:	f8dd a01c 	ldr.w	sl, [sp, #28]
  41028e:	f8dd b020 	ldr.w	fp, [sp, #32]
  410292:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
  410296:	e028      	b.n	4102ea <_dtoa_r+0x2fa>
  410298:	636f4361 	.word	0x636f4361
  41029c:	3fd287a7 	.word	0x3fd287a7
  4102a0:	8b60c8b3 	.word	0x8b60c8b3
  4102a4:	3fc68a28 	.word	0x3fc68a28
  4102a8:	509f79fb 	.word	0x509f79fb
  4102ac:	3fd34413 	.word	0x3fd34413
  4102b0:	7ff00000 	.word	0x7ff00000
  4102b4:	00414dfd 	.word	0x00414dfd
  4102b8:	00414e3c 	.word	0x00414e3c
  4102bc:	3ff80000 	.word	0x3ff80000
  4102c0:	00414f50 	.word	0x00414f50
  4102c4:	00414e30 	.word	0x00414e30
  4102c8:	00414dfc 	.word	0x00414dfc
  4102cc:	40240000 	.word	0x40240000
  4102d0:	2200      	movs	r2, #0
  4102d2:	4bc3      	ldr	r3, [pc, #780]	; (4105e0 <_dtoa_r+0x5f0>)
  4102d4:	f7fa fd34 	bl	40ad40 <__aeabi_dmul>
  4102d8:	2200      	movs	r2, #0
  4102da:	2300      	movs	r3, #0
  4102dc:	4606      	mov	r6, r0
  4102de:	460f      	mov	r7, r1
  4102e0:	f7fa ff96 	bl	40b210 <__aeabi_dcmpeq>
  4102e4:	2800      	cmp	r0, #0
  4102e6:	f040 83b3 	bne.w	410a50 <_dtoa_r+0xa60>
  4102ea:	4642      	mov	r2, r8
  4102ec:	464b      	mov	r3, r9
  4102ee:	4630      	mov	r0, r6
  4102f0:	4639      	mov	r1, r7
  4102f2:	f7fa fe4f 	bl	40af94 <__aeabi_ddiv>
  4102f6:	f7fa ffd3 	bl	40b2a0 <__aeabi_d2iz>
  4102fa:	4604      	mov	r4, r0
  4102fc:	f7fa fcba 	bl	40ac74 <__aeabi_i2d>
  410300:	4642      	mov	r2, r8
  410302:	464b      	mov	r3, r9
  410304:	f7fa fd1c 	bl	40ad40 <__aeabi_dmul>
  410308:	4602      	mov	r2, r0
  41030a:	460b      	mov	r3, r1
  41030c:	4630      	mov	r0, r6
  41030e:	4639      	mov	r1, r7
  410310:	f7fa fb62 	bl	40a9d8 <__aeabi_dsub>
  410314:	f104 0630 	add.w	r6, r4, #48	; 0x30
  410318:	f805 6b01 	strb.w	r6, [r5], #1
  41031c:	ebcb 0605 	rsb	r6, fp, r5
  410320:	4556      	cmp	r6, sl
  410322:	4602      	mov	r2, r0
  410324:	460b      	mov	r3, r1
  410326:	d1d3      	bne.n	4102d0 <_dtoa_r+0x2e0>
  410328:	f8dd 9018 	ldr.w	r9, [sp, #24]
  41032c:	4610      	mov	r0, r2
  41032e:	4619      	mov	r1, r3
  410330:	f7fa fb54 	bl	40a9dc <__adddf3>
  410334:	4606      	mov	r6, r0
  410336:	460f      	mov	r7, r1
  410338:	4602      	mov	r2, r0
  41033a:	460b      	mov	r3, r1
  41033c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  410340:	f7fa ff70 	bl	40b224 <__aeabi_dcmplt>
  410344:	b940      	cbnz	r0, 410358 <_dtoa_r+0x368>
  410346:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  41034a:	4632      	mov	r2, r6
  41034c:	463b      	mov	r3, r7
  41034e:	f7fa ff5f 	bl	40b210 <__aeabi_dcmpeq>
  410352:	b188      	cbz	r0, 410378 <_dtoa_r+0x388>
  410354:	07e3      	lsls	r3, r4, #31
  410356:	d50f      	bpl.n	410378 <_dtoa_r+0x388>
  410358:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  41035c:	1e6b      	subs	r3, r5, #1
  41035e:	9a08      	ldr	r2, [sp, #32]
  410360:	e004      	b.n	41036c <_dtoa_r+0x37c>
  410362:	429a      	cmp	r2, r3
  410364:	f000 842c 	beq.w	410bc0 <_dtoa_r+0xbd0>
  410368:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  41036c:	2c39      	cmp	r4, #57	; 0x39
  41036e:	f103 0501 	add.w	r5, r3, #1
  410372:	d0f6      	beq.n	410362 <_dtoa_r+0x372>
  410374:	3401      	adds	r4, #1
  410376:	701c      	strb	r4, [r3, #0]
  410378:	9909      	ldr	r1, [sp, #36]	; 0x24
  41037a:	4648      	mov	r0, r9
  41037c:	f002 f9b0 	bl	4126e0 <_Bfree>
  410380:	2200      	movs	r2, #0
  410382:	9b03      	ldr	r3, [sp, #12]
  410384:	702a      	strb	r2, [r5, #0]
  410386:	9a24      	ldr	r2, [sp, #144]	; 0x90
  410388:	3301      	adds	r3, #1
  41038a:	6013      	str	r3, [r2, #0]
  41038c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  41038e:	2b00      	cmp	r3, #0
  410390:	f000 83a8 	beq.w	410ae4 <_dtoa_r+0xaf4>
  410394:	9808      	ldr	r0, [sp, #32]
  410396:	601d      	str	r5, [r3, #0]
  410398:	b019      	add	sp, #100	; 0x64
  41039a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41039e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4103a0:	2a00      	cmp	r2, #0
  4103a2:	f000 8112 	beq.w	4105ca <_dtoa_r+0x5da>
  4103a6:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4103a8:	2a01      	cmp	r2, #1
  4103aa:	f340 825a 	ble.w	410862 <_dtoa_r+0x872>
  4103ae:	9b07      	ldr	r3, [sp, #28]
  4103b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4103b2:	1e5f      	subs	r7, r3, #1
  4103b4:	42ba      	cmp	r2, r7
  4103b6:	f2c0 8398 	blt.w	410aea <_dtoa_r+0xafa>
  4103ba:	1bd7      	subs	r7, r2, r7
  4103bc:	9b07      	ldr	r3, [sp, #28]
  4103be:	2b00      	cmp	r3, #0
  4103c0:	f2c0 848c 	blt.w	410cdc <_dtoa_r+0xcec>
  4103c4:	9d06      	ldr	r5, [sp, #24]
  4103c6:	9b07      	ldr	r3, [sp, #28]
  4103c8:	9a06      	ldr	r2, [sp, #24]
  4103ca:	2101      	movs	r1, #1
  4103cc:	441a      	add	r2, r3
  4103ce:	9206      	str	r2, [sp, #24]
  4103d0:	9a04      	ldr	r2, [sp, #16]
  4103d2:	4648      	mov	r0, r9
  4103d4:	441a      	add	r2, r3
  4103d6:	9204      	str	r2, [sp, #16]
  4103d8:	f002 fa66 	bl	4128a8 <__i2b>
  4103dc:	4606      	mov	r6, r0
  4103de:	b165      	cbz	r5, 4103fa <_dtoa_r+0x40a>
  4103e0:	9904      	ldr	r1, [sp, #16]
  4103e2:	2900      	cmp	r1, #0
  4103e4:	460b      	mov	r3, r1
  4103e6:	dd08      	ble.n	4103fa <_dtoa_r+0x40a>
  4103e8:	42a9      	cmp	r1, r5
  4103ea:	bfa8      	it	ge
  4103ec:	462b      	movge	r3, r5
  4103ee:	9a06      	ldr	r2, [sp, #24]
  4103f0:	1aed      	subs	r5, r5, r3
  4103f2:	1ad2      	subs	r2, r2, r3
  4103f4:	1acb      	subs	r3, r1, r3
  4103f6:	9206      	str	r2, [sp, #24]
  4103f8:	9304      	str	r3, [sp, #16]
  4103fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4103fc:	2b00      	cmp	r3, #0
  4103fe:	f340 82fd 	ble.w	4109fc <_dtoa_r+0xa0c>
  410402:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  410404:	2a00      	cmp	r2, #0
  410406:	f000 8203 	beq.w	410810 <_dtoa_r+0x820>
  41040a:	2f00      	cmp	r7, #0
  41040c:	f000 8200 	beq.w	410810 <_dtoa_r+0x820>
  410410:	4631      	mov	r1, r6
  410412:	463a      	mov	r2, r7
  410414:	4648      	mov	r0, r9
  410416:	f002 faef 	bl	4129f8 <__pow5mult>
  41041a:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  41041e:	4601      	mov	r1, r0
  410420:	4642      	mov	r2, r8
  410422:	4606      	mov	r6, r0
  410424:	4648      	mov	r0, r9
  410426:	f002 fa49 	bl	4128bc <__multiply>
  41042a:	4641      	mov	r1, r8
  41042c:	4604      	mov	r4, r0
  41042e:	4648      	mov	r0, r9
  410430:	f002 f956 	bl	4126e0 <_Bfree>
  410434:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  410436:	1bdb      	subs	r3, r3, r7
  410438:	930b      	str	r3, [sp, #44]	; 0x2c
  41043a:	f040 81e8 	bne.w	41080e <_dtoa_r+0x81e>
  41043e:	2101      	movs	r1, #1
  410440:	4648      	mov	r0, r9
  410442:	f002 fa31 	bl	4128a8 <__i2b>
  410446:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  410448:	4680      	mov	r8, r0
  41044a:	2b00      	cmp	r3, #0
  41044c:	f000 821b 	beq.w	410886 <_dtoa_r+0x896>
  410450:	4601      	mov	r1, r0
  410452:	461a      	mov	r2, r3
  410454:	4648      	mov	r0, r9
  410456:	f002 facf 	bl	4129f8 <__pow5mult>
  41045a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  41045c:	4680      	mov	r8, r0
  41045e:	2b01      	cmp	r3, #1
  410460:	f340 82f9 	ble.w	410a56 <_dtoa_r+0xa66>
  410464:	2700      	movs	r7, #0
  410466:	f8d8 3010 	ldr.w	r3, [r8, #16]
  41046a:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  41046e:	6918      	ldr	r0, [r3, #16]
  410470:	f002 f9cc 	bl	41280c <__hi0bits>
  410474:	f1c0 0020 	rsb	r0, r0, #32
  410478:	9a04      	ldr	r2, [sp, #16]
  41047a:	4410      	add	r0, r2
  41047c:	f010 001f 	ands.w	r0, r0, #31
  410480:	f000 81f8 	beq.w	410874 <_dtoa_r+0x884>
  410484:	f1c0 0320 	rsb	r3, r0, #32
  410488:	2b04      	cmp	r3, #4
  41048a:	f340 84cb 	ble.w	410e24 <_dtoa_r+0xe34>
  41048e:	9b06      	ldr	r3, [sp, #24]
  410490:	f1c0 001c 	rsb	r0, r0, #28
  410494:	4403      	add	r3, r0
  410496:	9306      	str	r3, [sp, #24]
  410498:	4613      	mov	r3, r2
  41049a:	4403      	add	r3, r0
  41049c:	4405      	add	r5, r0
  41049e:	9304      	str	r3, [sp, #16]
  4104a0:	9b06      	ldr	r3, [sp, #24]
  4104a2:	2b00      	cmp	r3, #0
  4104a4:	dd05      	ble.n	4104b2 <_dtoa_r+0x4c2>
  4104a6:	4621      	mov	r1, r4
  4104a8:	461a      	mov	r2, r3
  4104aa:	4648      	mov	r0, r9
  4104ac:	f002 faf4 	bl	412a98 <__lshift>
  4104b0:	4604      	mov	r4, r0
  4104b2:	9b04      	ldr	r3, [sp, #16]
  4104b4:	2b00      	cmp	r3, #0
  4104b6:	dd05      	ble.n	4104c4 <_dtoa_r+0x4d4>
  4104b8:	4641      	mov	r1, r8
  4104ba:	461a      	mov	r2, r3
  4104bc:	4648      	mov	r0, r9
  4104be:	f002 faeb 	bl	412a98 <__lshift>
  4104c2:	4680      	mov	r8, r0
  4104c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4104c6:	2b00      	cmp	r3, #0
  4104c8:	f040 827d 	bne.w	4109c6 <_dtoa_r+0x9d6>
  4104cc:	9b07      	ldr	r3, [sp, #28]
  4104ce:	2b00      	cmp	r3, #0
  4104d0:	f340 8296 	ble.w	410a00 <_dtoa_r+0xa10>
  4104d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4104d6:	2b00      	cmp	r3, #0
  4104d8:	f040 81f6 	bne.w	4108c8 <_dtoa_r+0x8d8>
  4104dc:	f8dd a020 	ldr.w	sl, [sp, #32]
  4104e0:	9f07      	ldr	r7, [sp, #28]
  4104e2:	4655      	mov	r5, sl
  4104e4:	e004      	b.n	4104f0 <_dtoa_r+0x500>
  4104e6:	4621      	mov	r1, r4
  4104e8:	4648      	mov	r0, r9
  4104ea:	f002 f903 	bl	4126f4 <__multadd>
  4104ee:	4604      	mov	r4, r0
  4104f0:	4641      	mov	r1, r8
  4104f2:	4620      	mov	r0, r4
  4104f4:	f7ff fce4 	bl	40fec0 <quorem>
  4104f8:	3030      	adds	r0, #48	; 0x30
  4104fa:	f805 0b01 	strb.w	r0, [r5], #1
  4104fe:	ebca 0305 	rsb	r3, sl, r5
  410502:	42bb      	cmp	r3, r7
  410504:	f04f 020a 	mov.w	r2, #10
  410508:	f04f 0300 	mov.w	r3, #0
  41050c:	dbeb      	blt.n	4104e6 <_dtoa_r+0x4f6>
  41050e:	9b08      	ldr	r3, [sp, #32]
  410510:	9a07      	ldr	r2, [sp, #28]
  410512:	4682      	mov	sl, r0
  410514:	2a01      	cmp	r2, #1
  410516:	bfac      	ite	ge
  410518:	189b      	addge	r3, r3, r2
  41051a:	3301      	addlt	r3, #1
  41051c:	461d      	mov	r5, r3
  41051e:	f04f 0b00 	mov.w	fp, #0
  410522:	4621      	mov	r1, r4
  410524:	2201      	movs	r2, #1
  410526:	4648      	mov	r0, r9
  410528:	f002 fab6 	bl	412a98 <__lshift>
  41052c:	4641      	mov	r1, r8
  41052e:	9009      	str	r0, [sp, #36]	; 0x24
  410530:	f002 fb08 	bl	412b44 <__mcmp>
  410534:	2800      	cmp	r0, #0
  410536:	f340 830e 	ble.w	410b56 <_dtoa_r+0xb66>
  41053a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  41053e:	1e6b      	subs	r3, r5, #1
  410540:	9908      	ldr	r1, [sp, #32]
  410542:	e004      	b.n	41054e <_dtoa_r+0x55e>
  410544:	428b      	cmp	r3, r1
  410546:	f000 8279 	beq.w	410a3c <_dtoa_r+0xa4c>
  41054a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  41054e:	2a39      	cmp	r2, #57	; 0x39
  410550:	f103 0501 	add.w	r5, r3, #1
  410554:	d0f6      	beq.n	410544 <_dtoa_r+0x554>
  410556:	3201      	adds	r2, #1
  410558:	701a      	strb	r2, [r3, #0]
  41055a:	4641      	mov	r1, r8
  41055c:	4648      	mov	r0, r9
  41055e:	f002 f8bf 	bl	4126e0 <_Bfree>
  410562:	2e00      	cmp	r6, #0
  410564:	f43f af08 	beq.w	410378 <_dtoa_r+0x388>
  410568:	f1bb 0f00 	cmp.w	fp, #0
  41056c:	d005      	beq.n	41057a <_dtoa_r+0x58a>
  41056e:	45b3      	cmp	fp, r6
  410570:	d003      	beq.n	41057a <_dtoa_r+0x58a>
  410572:	4659      	mov	r1, fp
  410574:	4648      	mov	r0, r9
  410576:	f002 f8b3 	bl	4126e0 <_Bfree>
  41057a:	4631      	mov	r1, r6
  41057c:	4648      	mov	r0, r9
  41057e:	f002 f8af 	bl	4126e0 <_Bfree>
  410582:	e6f9      	b.n	410378 <_dtoa_r+0x388>
  410584:	2301      	movs	r3, #1
  410586:	930d      	str	r3, [sp, #52]	; 0x34
  410588:	e5ea      	b.n	410160 <_dtoa_r+0x170>
  41058a:	f8dd 800c 	ldr.w	r8, [sp, #12]
  41058e:	4640      	mov	r0, r8
  410590:	f7fa fb70 	bl	40ac74 <__aeabi_i2d>
  410594:	4602      	mov	r2, r0
  410596:	460b      	mov	r3, r1
  410598:	4630      	mov	r0, r6
  41059a:	4639      	mov	r1, r7
  41059c:	f7fa fe38 	bl	40b210 <__aeabi_dcmpeq>
  4105a0:	2800      	cmp	r0, #0
  4105a2:	f47f adc9 	bne.w	410138 <_dtoa_r+0x148>
  4105a6:	f108 33ff 	add.w	r3, r8, #4294967295
  4105aa:	9303      	str	r3, [sp, #12]
  4105ac:	e5c4      	b.n	410138 <_dtoa_r+0x148>
  4105ae:	9a06      	ldr	r2, [sp, #24]
  4105b0:	9b03      	ldr	r3, [sp, #12]
  4105b2:	1ad2      	subs	r2, r2, r3
  4105b4:	425b      	negs	r3, r3
  4105b6:	930b      	str	r3, [sp, #44]	; 0x2c
  4105b8:	2300      	movs	r3, #0
  4105ba:	9206      	str	r2, [sp, #24]
  4105bc:	930c      	str	r3, [sp, #48]	; 0x30
  4105be:	e5e1      	b.n	410184 <_dtoa_r+0x194>
  4105c0:	425b      	negs	r3, r3
  4105c2:	9306      	str	r3, [sp, #24]
  4105c4:	2300      	movs	r3, #0
  4105c6:	9304      	str	r3, [sp, #16]
  4105c8:	e5d1      	b.n	41016e <_dtoa_r+0x17e>
  4105ca:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  4105cc:	9d06      	ldr	r5, [sp, #24]
  4105ce:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4105d0:	e705      	b.n	4103de <_dtoa_r+0x3ee>
  4105d2:	f1c3 0820 	rsb	r8, r3, #32
  4105d6:	fa0a f008 	lsl.w	r0, sl, r8
  4105da:	e57a      	b.n	4100d2 <_dtoa_r+0xe2>
  4105dc:	900d      	str	r0, [sp, #52]	; 0x34
  4105de:	e5bf      	b.n	410160 <_dtoa_r+0x170>
  4105e0:	40240000 	.word	0x40240000
  4105e4:	2300      	movs	r3, #0
  4105e6:	930a      	str	r3, [sp, #40]	; 0x28
  4105e8:	9b03      	ldr	r3, [sp, #12]
  4105ea:	9a23      	ldr	r2, [sp, #140]	; 0x8c
  4105ec:	4413      	add	r3, r2
  4105ee:	930e      	str	r3, [sp, #56]	; 0x38
  4105f0:	3301      	adds	r3, #1
  4105f2:	2b00      	cmp	r3, #0
  4105f4:	9307      	str	r3, [sp, #28]
  4105f6:	f340 8285 	ble.w	410b04 <_dtoa_r+0xb14>
  4105fa:	9c07      	ldr	r4, [sp, #28]
  4105fc:	4626      	mov	r6, r4
  4105fe:	2100      	movs	r1, #0
  410600:	2e17      	cmp	r6, #23
  410602:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  410606:	d90b      	bls.n	410620 <_dtoa_r+0x630>
  410608:	2201      	movs	r2, #1
  41060a:	2304      	movs	r3, #4
  41060c:	005b      	lsls	r3, r3, #1
  41060e:	f103 0014 	add.w	r0, r3, #20
  410612:	42b0      	cmp	r0, r6
  410614:	4611      	mov	r1, r2
  410616:	f102 0201 	add.w	r2, r2, #1
  41061a:	d9f7      	bls.n	41060c <_dtoa_r+0x61c>
  41061c:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  410620:	4648      	mov	r0, r9
  410622:	f002 f835 	bl	412690 <_Balloc>
  410626:	2c0e      	cmp	r4, #14
  410628:	9008      	str	r0, [sp, #32]
  41062a:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  41062e:	f63f ade8 	bhi.w	410202 <_dtoa_r+0x212>
  410632:	2d00      	cmp	r5, #0
  410634:	f43f ade5 	beq.w	410202 <_dtoa_r+0x212>
  410638:	4657      	mov	r7, sl
  41063a:	46d8      	mov	r8, fp
  41063c:	9903      	ldr	r1, [sp, #12]
  41063e:	e9cd 7810 	strd	r7, r8, [sp, #64]	; 0x40
  410642:	2900      	cmp	r1, #0
  410644:	f340 8293 	ble.w	410b6e <_dtoa_r+0xb7e>
  410648:	4b92      	ldr	r3, [pc, #584]	; (410894 <_dtoa_r+0x8a4>)
  41064a:	f001 020f 	and.w	r2, r1, #15
  41064e:	110e      	asrs	r6, r1, #4
  410650:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  410654:	06f0      	lsls	r0, r6, #27
  410656:	e9d3 4500 	ldrd	r4, r5, [r3]
  41065a:	f140 824e 	bpl.w	410afa <_dtoa_r+0xb0a>
  41065e:	4b8e      	ldr	r3, [pc, #568]	; (410898 <_dtoa_r+0x8a8>)
  410660:	4650      	mov	r0, sl
  410662:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  410666:	4659      	mov	r1, fp
  410668:	f7fa fc94 	bl	40af94 <__aeabi_ddiv>
  41066c:	4682      	mov	sl, r0
  41066e:	468b      	mov	fp, r1
  410670:	f006 060f 	and.w	r6, r6, #15
  410674:	f04f 0803 	mov.w	r8, #3
  410678:	b186      	cbz	r6, 41069c <_dtoa_r+0x6ac>
  41067a:	4f87      	ldr	r7, [pc, #540]	; (410898 <_dtoa_r+0x8a8>)
  41067c:	07f1      	lsls	r1, r6, #31
  41067e:	d509      	bpl.n	410694 <_dtoa_r+0x6a4>
  410680:	e9d7 2300 	ldrd	r2, r3, [r7]
  410684:	4620      	mov	r0, r4
  410686:	4629      	mov	r1, r5
  410688:	f7fa fb5a 	bl	40ad40 <__aeabi_dmul>
  41068c:	4604      	mov	r4, r0
  41068e:	460d      	mov	r5, r1
  410690:	f108 0801 	add.w	r8, r8, #1
  410694:	1076      	asrs	r6, r6, #1
  410696:	f107 0708 	add.w	r7, r7, #8
  41069a:	d1ef      	bne.n	41067c <_dtoa_r+0x68c>
  41069c:	4622      	mov	r2, r4
  41069e:	462b      	mov	r3, r5
  4106a0:	4650      	mov	r0, sl
  4106a2:	4659      	mov	r1, fp
  4106a4:	f7fa fc76 	bl	40af94 <__aeabi_ddiv>
  4106a8:	4606      	mov	r6, r0
  4106aa:	460f      	mov	r7, r1
  4106ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4106ae:	b143      	cbz	r3, 4106c2 <_dtoa_r+0x6d2>
  4106b0:	2200      	movs	r2, #0
  4106b2:	4b7a      	ldr	r3, [pc, #488]	; (41089c <_dtoa_r+0x8ac>)
  4106b4:	4630      	mov	r0, r6
  4106b6:	4639      	mov	r1, r7
  4106b8:	f7fa fdb4 	bl	40b224 <__aeabi_dcmplt>
  4106bc:	2800      	cmp	r0, #0
  4106be:	f040 8323 	bne.w	410d08 <_dtoa_r+0xd18>
  4106c2:	4640      	mov	r0, r8
  4106c4:	f7fa fad6 	bl	40ac74 <__aeabi_i2d>
  4106c8:	4632      	mov	r2, r6
  4106ca:	463b      	mov	r3, r7
  4106cc:	f7fa fb38 	bl	40ad40 <__aeabi_dmul>
  4106d0:	4b73      	ldr	r3, [pc, #460]	; (4108a0 <_dtoa_r+0x8b0>)
  4106d2:	2200      	movs	r2, #0
  4106d4:	f7fa f982 	bl	40a9dc <__adddf3>
  4106d8:	9b07      	ldr	r3, [sp, #28]
  4106da:	4604      	mov	r4, r0
  4106dc:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4106e0:	2b00      	cmp	r3, #0
  4106e2:	f000 81e1 	beq.w	410aa8 <_dtoa_r+0xab8>
  4106e6:	9b03      	ldr	r3, [sp, #12]
  4106e8:	9313      	str	r3, [sp, #76]	; 0x4c
  4106ea:	9b07      	ldr	r3, [sp, #28]
  4106ec:	9312      	str	r3, [sp, #72]	; 0x48
  4106ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4106f0:	2b00      	cmp	r3, #0
  4106f2:	f000 8298 	beq.w	410c26 <_dtoa_r+0xc36>
  4106f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4106f8:	4b66      	ldr	r3, [pc, #408]	; (410894 <_dtoa_r+0x8a4>)
  4106fa:	2000      	movs	r0, #0
  4106fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  410700:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  410704:	4967      	ldr	r1, [pc, #412]	; (4108a4 <_dtoa_r+0x8b4>)
  410706:	f7fa fc45 	bl	40af94 <__aeabi_ddiv>
  41070a:	4622      	mov	r2, r4
  41070c:	462b      	mov	r3, r5
  41070e:	f7fa f963 	bl	40a9d8 <__aeabi_dsub>
  410712:	4682      	mov	sl, r0
  410714:	468b      	mov	fp, r1
  410716:	4630      	mov	r0, r6
  410718:	4639      	mov	r1, r7
  41071a:	f7fa fdc1 	bl	40b2a0 <__aeabi_d2iz>
  41071e:	4604      	mov	r4, r0
  410720:	f7fa faa8 	bl	40ac74 <__aeabi_i2d>
  410724:	4602      	mov	r2, r0
  410726:	460b      	mov	r3, r1
  410728:	4630      	mov	r0, r6
  41072a:	4639      	mov	r1, r7
  41072c:	f7fa f954 	bl	40a9d8 <__aeabi_dsub>
  410730:	3430      	adds	r4, #48	; 0x30
  410732:	9d08      	ldr	r5, [sp, #32]
  410734:	b2e4      	uxtb	r4, r4
  410736:	4606      	mov	r6, r0
  410738:	460f      	mov	r7, r1
  41073a:	702c      	strb	r4, [r5, #0]
  41073c:	4602      	mov	r2, r0
  41073e:	460b      	mov	r3, r1
  410740:	4650      	mov	r0, sl
  410742:	4659      	mov	r1, fp
  410744:	3501      	adds	r5, #1
  410746:	f7fa fd8b 	bl	40b260 <__aeabi_dcmpgt>
  41074a:	2800      	cmp	r0, #0
  41074c:	d14e      	bne.n	4107ec <_dtoa_r+0x7fc>
  41074e:	4632      	mov	r2, r6
  410750:	463b      	mov	r3, r7
  410752:	2000      	movs	r0, #0
  410754:	4951      	ldr	r1, [pc, #324]	; (41089c <_dtoa_r+0x8ac>)
  410756:	f7fa f93f 	bl	40a9d8 <__aeabi_dsub>
  41075a:	4602      	mov	r2, r0
  41075c:	460b      	mov	r3, r1
  41075e:	4650      	mov	r0, sl
  410760:	4659      	mov	r1, fp
  410762:	f7fa fd7d 	bl	40b260 <__aeabi_dcmpgt>
  410766:	2800      	cmp	r0, #0
  410768:	f040 830e 	bne.w	410d88 <_dtoa_r+0xd98>
  41076c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  41076e:	2a01      	cmp	r2, #1
  410770:	f340 81b4 	ble.w	410adc <_dtoa_r+0xaec>
  410774:	9b12      	ldr	r3, [sp, #72]	; 0x48
  410776:	9a08      	ldr	r2, [sp, #32]
  410778:	4413      	add	r3, r2
  41077a:	4698      	mov	r8, r3
  41077c:	e00f      	b.n	41079e <_dtoa_r+0x7ae>
  41077e:	4632      	mov	r2, r6
  410780:	463b      	mov	r3, r7
  410782:	2000      	movs	r0, #0
  410784:	4945      	ldr	r1, [pc, #276]	; (41089c <_dtoa_r+0x8ac>)
  410786:	f7fa f927 	bl	40a9d8 <__aeabi_dsub>
  41078a:	4652      	mov	r2, sl
  41078c:	465b      	mov	r3, fp
  41078e:	f7fa fd49 	bl	40b224 <__aeabi_dcmplt>
  410792:	2800      	cmp	r0, #0
  410794:	f040 82f8 	bne.w	410d88 <_dtoa_r+0xd98>
  410798:	4545      	cmp	r5, r8
  41079a:	f000 819f 	beq.w	410adc <_dtoa_r+0xaec>
  41079e:	4650      	mov	r0, sl
  4107a0:	4659      	mov	r1, fp
  4107a2:	2200      	movs	r2, #0
  4107a4:	4b40      	ldr	r3, [pc, #256]	; (4108a8 <_dtoa_r+0x8b8>)
  4107a6:	f7fa facb 	bl	40ad40 <__aeabi_dmul>
  4107aa:	2200      	movs	r2, #0
  4107ac:	4b3e      	ldr	r3, [pc, #248]	; (4108a8 <_dtoa_r+0x8b8>)
  4107ae:	4682      	mov	sl, r0
  4107b0:	468b      	mov	fp, r1
  4107b2:	4630      	mov	r0, r6
  4107b4:	4639      	mov	r1, r7
  4107b6:	f7fa fac3 	bl	40ad40 <__aeabi_dmul>
  4107ba:	460f      	mov	r7, r1
  4107bc:	4606      	mov	r6, r0
  4107be:	f7fa fd6f 	bl	40b2a0 <__aeabi_d2iz>
  4107c2:	4604      	mov	r4, r0
  4107c4:	f7fa fa56 	bl	40ac74 <__aeabi_i2d>
  4107c8:	4602      	mov	r2, r0
  4107ca:	460b      	mov	r3, r1
  4107cc:	4630      	mov	r0, r6
  4107ce:	4639      	mov	r1, r7
  4107d0:	f7fa f902 	bl	40a9d8 <__aeabi_dsub>
  4107d4:	3430      	adds	r4, #48	; 0x30
  4107d6:	b2e4      	uxtb	r4, r4
  4107d8:	f805 4b01 	strb.w	r4, [r5], #1
  4107dc:	4652      	mov	r2, sl
  4107de:	465b      	mov	r3, fp
  4107e0:	4606      	mov	r6, r0
  4107e2:	460f      	mov	r7, r1
  4107e4:	f7fa fd1e 	bl	40b224 <__aeabi_dcmplt>
  4107e8:	2800      	cmp	r0, #0
  4107ea:	d0c8      	beq.n	41077e <_dtoa_r+0x78e>
  4107ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4107ee:	9303      	str	r3, [sp, #12]
  4107f0:	e5c2      	b.n	410378 <_dtoa_r+0x388>
  4107f2:	2300      	movs	r3, #0
  4107f4:	930a      	str	r3, [sp, #40]	; 0x28
  4107f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4107f8:	2b00      	cmp	r3, #0
  4107fa:	f340 8188 	ble.w	410b0e <_dtoa_r+0xb1e>
  4107fe:	461e      	mov	r6, r3
  410800:	461c      	mov	r4, r3
  410802:	930e      	str	r3, [sp, #56]	; 0x38
  410804:	9307      	str	r3, [sp, #28]
  410806:	e6fa      	b.n	4105fe <_dtoa_r+0x60e>
  410808:	2301      	movs	r3, #1
  41080a:	930a      	str	r3, [sp, #40]	; 0x28
  41080c:	e7f3      	b.n	4107f6 <_dtoa_r+0x806>
  41080e:	9409      	str	r4, [sp, #36]	; 0x24
  410810:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  410812:	9909      	ldr	r1, [sp, #36]	; 0x24
  410814:	4648      	mov	r0, r9
  410816:	f002 f8ef 	bl	4129f8 <__pow5mult>
  41081a:	4604      	mov	r4, r0
  41081c:	e60f      	b.n	41043e <_dtoa_r+0x44e>
  41081e:	9b07      	ldr	r3, [sp, #28]
  410820:	2b00      	cmp	r3, #0
  410822:	f73f ad00 	bgt.w	410226 <_dtoa_r+0x236>
  410826:	f040 82d9 	bne.w	410ddc <_dtoa_r+0xdec>
  41082a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  41082e:	2200      	movs	r2, #0
  410830:	4b1e      	ldr	r3, [pc, #120]	; (4108ac <_dtoa_r+0x8bc>)
  410832:	f7fa fa85 	bl	40ad40 <__aeabi_dmul>
  410836:	4652      	mov	r2, sl
  410838:	465b      	mov	r3, fp
  41083a:	f7fa fd07 	bl	40b24c <__aeabi_dcmpge>
  41083e:	f8dd 801c 	ldr.w	r8, [sp, #28]
  410842:	4646      	mov	r6, r8
  410844:	2800      	cmp	r0, #0
  410846:	f000 80f1 	beq.w	410a2c <_dtoa_r+0xa3c>
  41084a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  41084c:	9d08      	ldr	r5, [sp, #32]
  41084e:	43db      	mvns	r3, r3
  410850:	9303      	str	r3, [sp, #12]
  410852:	4641      	mov	r1, r8
  410854:	4648      	mov	r0, r9
  410856:	f001 ff43 	bl	4126e0 <_Bfree>
  41085a:	2e00      	cmp	r6, #0
  41085c:	f43f ad8c 	beq.w	410378 <_dtoa_r+0x388>
  410860:	e68b      	b.n	41057a <_dtoa_r+0x58a>
  410862:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  410864:	2a00      	cmp	r2, #0
  410866:	f000 8241 	beq.w	410cec <_dtoa_r+0xcfc>
  41086a:	f203 4333 	addw	r3, r3, #1075	; 0x433
  41086e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  410870:	9d06      	ldr	r5, [sp, #24]
  410872:	e5a9      	b.n	4103c8 <_dtoa_r+0x3d8>
  410874:	201c      	movs	r0, #28
  410876:	9b06      	ldr	r3, [sp, #24]
  410878:	4405      	add	r5, r0
  41087a:	4403      	add	r3, r0
  41087c:	9306      	str	r3, [sp, #24]
  41087e:	9b04      	ldr	r3, [sp, #16]
  410880:	4403      	add	r3, r0
  410882:	9304      	str	r3, [sp, #16]
  410884:	e60c      	b.n	4104a0 <_dtoa_r+0x4b0>
  410886:	9b22      	ldr	r3, [sp, #136]	; 0x88
  410888:	2b01      	cmp	r3, #1
  41088a:	f340 8281 	ble.w	410d90 <_dtoa_r+0xda0>
  41088e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  410890:	2001      	movs	r0, #1
  410892:	e5f1      	b.n	410478 <_dtoa_r+0x488>
  410894:	00414f50 	.word	0x00414f50
  410898:	00415018 	.word	0x00415018
  41089c:	3ff00000 	.word	0x3ff00000
  4108a0:	401c0000 	.word	0x401c0000
  4108a4:	3fe00000 	.word	0x3fe00000
  4108a8:	40240000 	.word	0x40240000
  4108ac:	40140000 	.word	0x40140000
  4108b0:	4631      	mov	r1, r6
  4108b2:	2300      	movs	r3, #0
  4108b4:	220a      	movs	r2, #10
  4108b6:	4648      	mov	r0, r9
  4108b8:	f001 ff1c 	bl	4126f4 <__multadd>
  4108bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4108be:	4606      	mov	r6, r0
  4108c0:	2b00      	cmp	r3, #0
  4108c2:	f340 8297 	ble.w	410df4 <_dtoa_r+0xe04>
  4108c6:	9307      	str	r3, [sp, #28]
  4108c8:	2d00      	cmp	r5, #0
  4108ca:	dd05      	ble.n	4108d8 <_dtoa_r+0x8e8>
  4108cc:	4631      	mov	r1, r6
  4108ce:	462a      	mov	r2, r5
  4108d0:	4648      	mov	r0, r9
  4108d2:	f002 f8e1 	bl	412a98 <__lshift>
  4108d6:	4606      	mov	r6, r0
  4108d8:	2f00      	cmp	r7, #0
  4108da:	f040 817b 	bne.w	410bd4 <_dtoa_r+0xbe4>
  4108de:	9606      	str	r6, [sp, #24]
  4108e0:	9b07      	ldr	r3, [sp, #28]
  4108e2:	9a08      	ldr	r2, [sp, #32]
  4108e4:	3b01      	subs	r3, #1
  4108e6:	18d3      	adds	r3, r2, r3
  4108e8:	9309      	str	r3, [sp, #36]	; 0x24
  4108ea:	4617      	mov	r7, r2
  4108ec:	f00a 0301 	and.w	r3, sl, #1
  4108f0:	46c2      	mov	sl, r8
  4108f2:	f8dd b018 	ldr.w	fp, [sp, #24]
  4108f6:	930a      	str	r3, [sp, #40]	; 0x28
  4108f8:	4651      	mov	r1, sl
  4108fa:	4620      	mov	r0, r4
  4108fc:	f7ff fae0 	bl	40fec0 <quorem>
  410900:	4631      	mov	r1, r6
  410902:	4605      	mov	r5, r0
  410904:	4620      	mov	r0, r4
  410906:	f002 f91d 	bl	412b44 <__mcmp>
  41090a:	465a      	mov	r2, fp
  41090c:	9004      	str	r0, [sp, #16]
  41090e:	4651      	mov	r1, sl
  410910:	4648      	mov	r0, r9
  410912:	f002 f937 	bl	412b84 <__mdiff>
  410916:	68c2      	ldr	r2, [r0, #12]
  410918:	4680      	mov	r8, r0
  41091a:	f105 0330 	add.w	r3, r5, #48	; 0x30
  41091e:	2a00      	cmp	r2, #0
  410920:	d149      	bne.n	4109b6 <_dtoa_r+0x9c6>
  410922:	4601      	mov	r1, r0
  410924:	4620      	mov	r0, r4
  410926:	9307      	str	r3, [sp, #28]
  410928:	f002 f90c 	bl	412b44 <__mcmp>
  41092c:	4641      	mov	r1, r8
  41092e:	9006      	str	r0, [sp, #24]
  410930:	4648      	mov	r0, r9
  410932:	f001 fed5 	bl	4126e0 <_Bfree>
  410936:	9a06      	ldr	r2, [sp, #24]
  410938:	9b07      	ldr	r3, [sp, #28]
  41093a:	b92a      	cbnz	r2, 410948 <_dtoa_r+0x958>
  41093c:	9922      	ldr	r1, [sp, #136]	; 0x88
  41093e:	b919      	cbnz	r1, 410948 <_dtoa_r+0x958>
  410940:	990a      	ldr	r1, [sp, #40]	; 0x28
  410942:	2900      	cmp	r1, #0
  410944:	f000 8236 	beq.w	410db4 <_dtoa_r+0xdc4>
  410948:	9904      	ldr	r1, [sp, #16]
  41094a:	2900      	cmp	r1, #0
  41094c:	f2c0 80e4 	blt.w	410b18 <_dtoa_r+0xb28>
  410950:	d105      	bne.n	41095e <_dtoa_r+0x96e>
  410952:	9922      	ldr	r1, [sp, #136]	; 0x88
  410954:	b919      	cbnz	r1, 41095e <_dtoa_r+0x96e>
  410956:	990a      	ldr	r1, [sp, #40]	; 0x28
  410958:	2900      	cmp	r1, #0
  41095a:	f000 80dd 	beq.w	410b18 <_dtoa_r+0xb28>
  41095e:	2a00      	cmp	r2, #0
  410960:	f300 814c 	bgt.w	410bfc <_dtoa_r+0xc0c>
  410964:	9a09      	ldr	r2, [sp, #36]	; 0x24
  410966:	f107 0801 	add.w	r8, r7, #1
  41096a:	4297      	cmp	r7, r2
  41096c:	703b      	strb	r3, [r7, #0]
  41096e:	4645      	mov	r5, r8
  410970:	f000 8153 	beq.w	410c1a <_dtoa_r+0xc2a>
  410974:	4621      	mov	r1, r4
  410976:	2300      	movs	r3, #0
  410978:	220a      	movs	r2, #10
  41097a:	4648      	mov	r0, r9
  41097c:	f001 feba 	bl	4126f4 <__multadd>
  410980:	455e      	cmp	r6, fp
  410982:	4604      	mov	r4, r0
  410984:	4631      	mov	r1, r6
  410986:	f04f 0300 	mov.w	r3, #0
  41098a:	f04f 020a 	mov.w	r2, #10
  41098e:	4648      	mov	r0, r9
  410990:	d00b      	beq.n	4109aa <_dtoa_r+0x9ba>
  410992:	f001 feaf 	bl	4126f4 <__multadd>
  410996:	4659      	mov	r1, fp
  410998:	4606      	mov	r6, r0
  41099a:	2300      	movs	r3, #0
  41099c:	220a      	movs	r2, #10
  41099e:	4648      	mov	r0, r9
  4109a0:	f001 fea8 	bl	4126f4 <__multadd>
  4109a4:	4647      	mov	r7, r8
  4109a6:	4683      	mov	fp, r0
  4109a8:	e7a6      	b.n	4108f8 <_dtoa_r+0x908>
  4109aa:	f001 fea3 	bl	4126f4 <__multadd>
  4109ae:	4647      	mov	r7, r8
  4109b0:	4606      	mov	r6, r0
  4109b2:	4683      	mov	fp, r0
  4109b4:	e7a0      	b.n	4108f8 <_dtoa_r+0x908>
  4109b6:	4601      	mov	r1, r0
  4109b8:	4648      	mov	r0, r9
  4109ba:	9306      	str	r3, [sp, #24]
  4109bc:	f001 fe90 	bl	4126e0 <_Bfree>
  4109c0:	2201      	movs	r2, #1
  4109c2:	9b06      	ldr	r3, [sp, #24]
  4109c4:	e7c0      	b.n	410948 <_dtoa_r+0x958>
  4109c6:	4641      	mov	r1, r8
  4109c8:	4620      	mov	r0, r4
  4109ca:	f002 f8bb 	bl	412b44 <__mcmp>
  4109ce:	2800      	cmp	r0, #0
  4109d0:	f6bf ad7c 	bge.w	4104cc <_dtoa_r+0x4dc>
  4109d4:	4621      	mov	r1, r4
  4109d6:	9c03      	ldr	r4, [sp, #12]
  4109d8:	2300      	movs	r3, #0
  4109da:	3c01      	subs	r4, #1
  4109dc:	220a      	movs	r2, #10
  4109de:	4648      	mov	r0, r9
  4109e0:	9403      	str	r4, [sp, #12]
  4109e2:	f001 fe87 	bl	4126f4 <__multadd>
  4109e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4109e8:	4604      	mov	r4, r0
  4109ea:	2b00      	cmp	r3, #0
  4109ec:	f47f af60 	bne.w	4108b0 <_dtoa_r+0x8c0>
  4109f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4109f2:	2b00      	cmp	r3, #0
  4109f4:	f340 81f6 	ble.w	410de4 <_dtoa_r+0xdf4>
  4109f8:	9307      	str	r3, [sp, #28]
  4109fa:	e56f      	b.n	4104dc <_dtoa_r+0x4ec>
  4109fc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4109fe:	e51e      	b.n	41043e <_dtoa_r+0x44e>
  410a00:	9b22      	ldr	r3, [sp, #136]	; 0x88
  410a02:	2b02      	cmp	r3, #2
  410a04:	f77f ad66 	ble.w	4104d4 <_dtoa_r+0x4e4>
  410a08:	9b07      	ldr	r3, [sp, #28]
  410a0a:	2b00      	cmp	r3, #0
  410a0c:	f040 817a 	bne.w	410d04 <_dtoa_r+0xd14>
  410a10:	4641      	mov	r1, r8
  410a12:	2205      	movs	r2, #5
  410a14:	4648      	mov	r0, r9
  410a16:	f001 fe6d 	bl	4126f4 <__multadd>
  410a1a:	4601      	mov	r1, r0
  410a1c:	4680      	mov	r8, r0
  410a1e:	4620      	mov	r0, r4
  410a20:	f002 f890 	bl	412b44 <__mcmp>
  410a24:	2800      	cmp	r0, #0
  410a26:	9409      	str	r4, [sp, #36]	; 0x24
  410a28:	f77f af0f 	ble.w	41084a <_dtoa_r+0x85a>
  410a2c:	9a03      	ldr	r2, [sp, #12]
  410a2e:	9908      	ldr	r1, [sp, #32]
  410a30:	2331      	movs	r3, #49	; 0x31
  410a32:	3201      	adds	r2, #1
  410a34:	9203      	str	r2, [sp, #12]
  410a36:	700b      	strb	r3, [r1, #0]
  410a38:	1c4d      	adds	r5, r1, #1
  410a3a:	e70a      	b.n	410852 <_dtoa_r+0x862>
  410a3c:	9a03      	ldr	r2, [sp, #12]
  410a3e:	2331      	movs	r3, #49	; 0x31
  410a40:	3201      	adds	r2, #1
  410a42:	9203      	str	r2, [sp, #12]
  410a44:	9a08      	ldr	r2, [sp, #32]
  410a46:	7013      	strb	r3, [r2, #0]
  410a48:	e587      	b.n	41055a <_dtoa_r+0x56a>
  410a4a:	2301      	movs	r3, #1
  410a4c:	930a      	str	r3, [sp, #40]	; 0x28
  410a4e:	e5cb      	b.n	4105e8 <_dtoa_r+0x5f8>
  410a50:	f8dd 9018 	ldr.w	r9, [sp, #24]
  410a54:	e490      	b.n	410378 <_dtoa_r+0x388>
  410a56:	f1ba 0f00 	cmp.w	sl, #0
  410a5a:	f47f ad03 	bne.w	410464 <_dtoa_r+0x474>
  410a5e:	f3cb 0313 	ubfx	r3, fp, #0, #20
  410a62:	2b00      	cmp	r3, #0
  410a64:	f040 8140 	bne.w	410ce8 <_dtoa_r+0xcf8>
  410a68:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  410a6c:	0d3f      	lsrs	r7, r7, #20
  410a6e:	053f      	lsls	r7, r7, #20
  410a70:	b137      	cbz	r7, 410a80 <_dtoa_r+0xa90>
  410a72:	9b06      	ldr	r3, [sp, #24]
  410a74:	2701      	movs	r7, #1
  410a76:	3301      	adds	r3, #1
  410a78:	9306      	str	r3, [sp, #24]
  410a7a:	9b04      	ldr	r3, [sp, #16]
  410a7c:	3301      	adds	r3, #1
  410a7e:	9304      	str	r3, [sp, #16]
  410a80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  410a82:	2001      	movs	r0, #1
  410a84:	2b00      	cmp	r3, #0
  410a86:	f43f acf7 	beq.w	410478 <_dtoa_r+0x488>
  410a8a:	e4ec      	b.n	410466 <_dtoa_r+0x476>
  410a8c:	4640      	mov	r0, r8
  410a8e:	f7fa f8f1 	bl	40ac74 <__aeabi_i2d>
  410a92:	4632      	mov	r2, r6
  410a94:	463b      	mov	r3, r7
  410a96:	f7fa f953 	bl	40ad40 <__aeabi_dmul>
  410a9a:	2200      	movs	r2, #0
  410a9c:	4bbf      	ldr	r3, [pc, #764]	; (410d9c <_dtoa_r+0xdac>)
  410a9e:	f7f9 ff9d 	bl	40a9dc <__adddf3>
  410aa2:	4604      	mov	r4, r0
  410aa4:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  410aa8:	4630      	mov	r0, r6
  410aaa:	4639      	mov	r1, r7
  410aac:	2200      	movs	r2, #0
  410aae:	4bbc      	ldr	r3, [pc, #752]	; (410da0 <_dtoa_r+0xdb0>)
  410ab0:	f7f9 ff92 	bl	40a9d8 <__aeabi_dsub>
  410ab4:	4622      	mov	r2, r4
  410ab6:	462b      	mov	r3, r5
  410ab8:	4606      	mov	r6, r0
  410aba:	460f      	mov	r7, r1
  410abc:	f7fa fbd0 	bl	40b260 <__aeabi_dcmpgt>
  410ac0:	4680      	mov	r8, r0
  410ac2:	2800      	cmp	r0, #0
  410ac4:	f040 8106 	bne.w	410cd4 <_dtoa_r+0xce4>
  410ac8:	4622      	mov	r2, r4
  410aca:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  410ace:	4630      	mov	r0, r6
  410ad0:	4639      	mov	r1, r7
  410ad2:	f7fa fba7 	bl	40b224 <__aeabi_dcmplt>
  410ad6:	b108      	cbz	r0, 410adc <_dtoa_r+0xaec>
  410ad8:	4646      	mov	r6, r8
  410ada:	e6b6      	b.n	41084a <_dtoa_r+0x85a>
  410adc:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  410ae0:	f7ff bb8f 	b.w	410202 <_dtoa_r+0x212>
  410ae4:	9808      	ldr	r0, [sp, #32]
  410ae6:	f7ff bab4 	b.w	410052 <_dtoa_r+0x62>
  410aea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  410aec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  410aee:	1afb      	subs	r3, r7, r3
  410af0:	441a      	add	r2, r3
  410af2:	970b      	str	r7, [sp, #44]	; 0x2c
  410af4:	920c      	str	r2, [sp, #48]	; 0x30
  410af6:	2700      	movs	r7, #0
  410af8:	e460      	b.n	4103bc <_dtoa_r+0x3cc>
  410afa:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  410afe:	f04f 0802 	mov.w	r8, #2
  410b02:	e5b9      	b.n	410678 <_dtoa_r+0x688>
  410b04:	461c      	mov	r4, r3
  410b06:	2100      	movs	r1, #0
  410b08:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  410b0c:	e588      	b.n	410620 <_dtoa_r+0x630>
  410b0e:	2401      	movs	r4, #1
  410b10:	9423      	str	r4, [sp, #140]	; 0x8c
  410b12:	940e      	str	r4, [sp, #56]	; 0x38
  410b14:	9407      	str	r4, [sp, #28]
  410b16:	e7f6      	b.n	410b06 <_dtoa_r+0xb16>
  410b18:	2a00      	cmp	r2, #0
  410b1a:	46d0      	mov	r8, sl
  410b1c:	f8cd b018 	str.w	fp, [sp, #24]
  410b20:	469a      	mov	sl, r3
  410b22:	dd11      	ble.n	410b48 <_dtoa_r+0xb58>
  410b24:	4621      	mov	r1, r4
  410b26:	2201      	movs	r2, #1
  410b28:	4648      	mov	r0, r9
  410b2a:	f001 ffb5 	bl	412a98 <__lshift>
  410b2e:	4641      	mov	r1, r8
  410b30:	4604      	mov	r4, r0
  410b32:	f002 f807 	bl	412b44 <__mcmp>
  410b36:	2800      	cmp	r0, #0
  410b38:	f340 8149 	ble.w	410dce <_dtoa_r+0xdde>
  410b3c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  410b40:	f000 8107 	beq.w	410d52 <_dtoa_r+0xd62>
  410b44:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  410b48:	46b3      	mov	fp, r6
  410b4a:	f887 a000 	strb.w	sl, [r7]
  410b4e:	1c7d      	adds	r5, r7, #1
  410b50:	9e06      	ldr	r6, [sp, #24]
  410b52:	9409      	str	r4, [sp, #36]	; 0x24
  410b54:	e501      	b.n	41055a <_dtoa_r+0x56a>
  410b56:	d104      	bne.n	410b62 <_dtoa_r+0xb72>
  410b58:	f01a 0f01 	tst.w	sl, #1
  410b5c:	d001      	beq.n	410b62 <_dtoa_r+0xb72>
  410b5e:	e4ec      	b.n	41053a <_dtoa_r+0x54a>
  410b60:	4615      	mov	r5, r2
  410b62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  410b66:	1e6a      	subs	r2, r5, #1
  410b68:	2b30      	cmp	r3, #48	; 0x30
  410b6a:	d0f9      	beq.n	410b60 <_dtoa_r+0xb70>
  410b6c:	e4f5      	b.n	41055a <_dtoa_r+0x56a>
  410b6e:	9b03      	ldr	r3, [sp, #12]
  410b70:	425c      	negs	r4, r3
  410b72:	2c00      	cmp	r4, #0
  410b74:	f000 80c1 	beq.w	410cfa <_dtoa_r+0xd0a>
  410b78:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  410b7c:	4b89      	ldr	r3, [pc, #548]	; (410da4 <_dtoa_r+0xdb4>)
  410b7e:	f004 020f 	and.w	r2, r4, #15
  410b82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  410b86:	e9d3 2300 	ldrd	r2, r3, [r3]
  410b8a:	f7fa f8d9 	bl	40ad40 <__aeabi_dmul>
  410b8e:	1124      	asrs	r4, r4, #4
  410b90:	4606      	mov	r6, r0
  410b92:	460f      	mov	r7, r1
  410b94:	f000 812b 	beq.w	410dee <_dtoa_r+0xdfe>
  410b98:	4d83      	ldr	r5, [pc, #524]	; (410da8 <_dtoa_r+0xdb8>)
  410b9a:	f04f 0802 	mov.w	r8, #2
  410b9e:	07e2      	lsls	r2, r4, #31
  410ba0:	d509      	bpl.n	410bb6 <_dtoa_r+0xbc6>
  410ba2:	e9d5 2300 	ldrd	r2, r3, [r5]
  410ba6:	4630      	mov	r0, r6
  410ba8:	4639      	mov	r1, r7
  410baa:	f7fa f8c9 	bl	40ad40 <__aeabi_dmul>
  410bae:	4606      	mov	r6, r0
  410bb0:	460f      	mov	r7, r1
  410bb2:	f108 0801 	add.w	r8, r8, #1
  410bb6:	1064      	asrs	r4, r4, #1
  410bb8:	f105 0508 	add.w	r5, r5, #8
  410bbc:	d1ef      	bne.n	410b9e <_dtoa_r+0xbae>
  410bbe:	e575      	b.n	4106ac <_dtoa_r+0x6bc>
  410bc0:	9908      	ldr	r1, [sp, #32]
  410bc2:	2230      	movs	r2, #48	; 0x30
  410bc4:	700a      	strb	r2, [r1, #0]
  410bc6:	9a03      	ldr	r2, [sp, #12]
  410bc8:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  410bcc:	3201      	adds	r2, #1
  410bce:	9203      	str	r2, [sp, #12]
  410bd0:	f7ff bbd0 	b.w	410374 <_dtoa_r+0x384>
  410bd4:	6871      	ldr	r1, [r6, #4]
  410bd6:	4648      	mov	r0, r9
  410bd8:	f001 fd5a 	bl	412690 <_Balloc>
  410bdc:	4605      	mov	r5, r0
  410bde:	6933      	ldr	r3, [r6, #16]
  410be0:	f106 010c 	add.w	r1, r6, #12
  410be4:	1c9a      	adds	r2, r3, #2
  410be6:	0092      	lsls	r2, r2, #2
  410be8:	300c      	adds	r0, #12
  410bea:	f7fa ff41 	bl	40ba70 <memcpy>
  410bee:	4629      	mov	r1, r5
  410bf0:	2201      	movs	r2, #1
  410bf2:	4648      	mov	r0, r9
  410bf4:	f001 ff50 	bl	412a98 <__lshift>
  410bf8:	9006      	str	r0, [sp, #24]
  410bfa:	e671      	b.n	4108e0 <_dtoa_r+0x8f0>
  410bfc:	2b39      	cmp	r3, #57	; 0x39
  410bfe:	f8cd b018 	str.w	fp, [sp, #24]
  410c02:	46d0      	mov	r8, sl
  410c04:	f000 80a5 	beq.w	410d52 <_dtoa_r+0xd62>
  410c08:	f103 0a01 	add.w	sl, r3, #1
  410c0c:	46b3      	mov	fp, r6
  410c0e:	f887 a000 	strb.w	sl, [r7]
  410c12:	1c7d      	adds	r5, r7, #1
  410c14:	9e06      	ldr	r6, [sp, #24]
  410c16:	9409      	str	r4, [sp, #36]	; 0x24
  410c18:	e49f      	b.n	41055a <_dtoa_r+0x56a>
  410c1a:	465a      	mov	r2, fp
  410c1c:	46d0      	mov	r8, sl
  410c1e:	46b3      	mov	fp, r6
  410c20:	469a      	mov	sl, r3
  410c22:	4616      	mov	r6, r2
  410c24:	e47d      	b.n	410522 <_dtoa_r+0x532>
  410c26:	9b12      	ldr	r3, [sp, #72]	; 0x48
  410c28:	495e      	ldr	r1, [pc, #376]	; (410da4 <_dtoa_r+0xdb4>)
  410c2a:	f103 3aff 	add.w	sl, r3, #4294967295
  410c2e:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  410c32:	4622      	mov	r2, r4
  410c34:	e9d1 0100 	ldrd	r0, r1, [r1]
  410c38:	462b      	mov	r3, r5
  410c3a:	f7fa f881 	bl	40ad40 <__aeabi_dmul>
  410c3e:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  410c42:	4639      	mov	r1, r7
  410c44:	4630      	mov	r0, r6
  410c46:	f7fa fb2b 	bl	40b2a0 <__aeabi_d2iz>
  410c4a:	4604      	mov	r4, r0
  410c4c:	f7fa f812 	bl	40ac74 <__aeabi_i2d>
  410c50:	460b      	mov	r3, r1
  410c52:	4602      	mov	r2, r0
  410c54:	4639      	mov	r1, r7
  410c56:	4630      	mov	r0, r6
  410c58:	f7f9 febe 	bl	40a9d8 <__aeabi_dsub>
  410c5c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  410c5e:	460f      	mov	r7, r1
  410c60:	9908      	ldr	r1, [sp, #32]
  410c62:	3430      	adds	r4, #48	; 0x30
  410c64:	2b01      	cmp	r3, #1
  410c66:	4606      	mov	r6, r0
  410c68:	700c      	strb	r4, [r1, #0]
  410c6a:	f101 0501 	add.w	r5, r1, #1
  410c6e:	d01f      	beq.n	410cb0 <_dtoa_r+0xcc0>
  410c70:	9b12      	ldr	r3, [sp, #72]	; 0x48
  410c72:	9a08      	ldr	r2, [sp, #32]
  410c74:	46a8      	mov	r8, r5
  410c76:	4413      	add	r3, r2
  410c78:	469b      	mov	fp, r3
  410c7a:	2200      	movs	r2, #0
  410c7c:	4b4b      	ldr	r3, [pc, #300]	; (410dac <_dtoa_r+0xdbc>)
  410c7e:	4630      	mov	r0, r6
  410c80:	4639      	mov	r1, r7
  410c82:	f7fa f85d 	bl	40ad40 <__aeabi_dmul>
  410c86:	460f      	mov	r7, r1
  410c88:	4606      	mov	r6, r0
  410c8a:	f7fa fb09 	bl	40b2a0 <__aeabi_d2iz>
  410c8e:	4604      	mov	r4, r0
  410c90:	f7f9 fff0 	bl	40ac74 <__aeabi_i2d>
  410c94:	4602      	mov	r2, r0
  410c96:	460b      	mov	r3, r1
  410c98:	4630      	mov	r0, r6
  410c9a:	4639      	mov	r1, r7
  410c9c:	f7f9 fe9c 	bl	40a9d8 <__aeabi_dsub>
  410ca0:	3430      	adds	r4, #48	; 0x30
  410ca2:	f808 4b01 	strb.w	r4, [r8], #1
  410ca6:	45c3      	cmp	fp, r8
  410ca8:	4606      	mov	r6, r0
  410caa:	460f      	mov	r7, r1
  410cac:	d1e5      	bne.n	410c7a <_dtoa_r+0xc8a>
  410cae:	4455      	add	r5, sl
  410cb0:	2200      	movs	r2, #0
  410cb2:	4b3f      	ldr	r3, [pc, #252]	; (410db0 <_dtoa_r+0xdc0>)
  410cb4:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  410cb8:	f7f9 fe90 	bl	40a9dc <__adddf3>
  410cbc:	4632      	mov	r2, r6
  410cbe:	463b      	mov	r3, r7
  410cc0:	f7fa fab0 	bl	40b224 <__aeabi_dcmplt>
  410cc4:	2800      	cmp	r0, #0
  410cc6:	d04c      	beq.n	410d62 <_dtoa_r+0xd72>
  410cc8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  410cca:	9303      	str	r3, [sp, #12]
  410ccc:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  410cd0:	f7ff bb44 	b.w	41035c <_dtoa_r+0x36c>
  410cd4:	f04f 0800 	mov.w	r8, #0
  410cd8:	4646      	mov	r6, r8
  410cda:	e6a7      	b.n	410a2c <_dtoa_r+0xa3c>
  410cdc:	9b06      	ldr	r3, [sp, #24]
  410cde:	9a07      	ldr	r2, [sp, #28]
  410ce0:	1a9d      	subs	r5, r3, r2
  410ce2:	2300      	movs	r3, #0
  410ce4:	f7ff bb70 	b.w	4103c8 <_dtoa_r+0x3d8>
  410ce8:	2700      	movs	r7, #0
  410cea:	e6c9      	b.n	410a80 <_dtoa_r+0xa90>
  410cec:	9b16      	ldr	r3, [sp, #88]	; 0x58
  410cee:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  410cf0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  410cf4:	9d06      	ldr	r5, [sp, #24]
  410cf6:	f7ff bb67 	b.w	4103c8 <_dtoa_r+0x3d8>
  410cfa:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
  410cfe:	f04f 0802 	mov.w	r8, #2
  410d02:	e4d3      	b.n	4106ac <_dtoa_r+0x6bc>
  410d04:	9409      	str	r4, [sp, #36]	; 0x24
  410d06:	e5a0      	b.n	41084a <_dtoa_r+0x85a>
  410d08:	9b07      	ldr	r3, [sp, #28]
  410d0a:	2b00      	cmp	r3, #0
  410d0c:	f43f aebe 	beq.w	410a8c <_dtoa_r+0xa9c>
  410d10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  410d12:	2b00      	cmp	r3, #0
  410d14:	f77f aee2 	ble.w	410adc <_dtoa_r+0xaec>
  410d18:	2200      	movs	r2, #0
  410d1a:	4b24      	ldr	r3, [pc, #144]	; (410dac <_dtoa_r+0xdbc>)
  410d1c:	4630      	mov	r0, r6
  410d1e:	4639      	mov	r1, r7
  410d20:	f7fa f80e 	bl	40ad40 <__aeabi_dmul>
  410d24:	4606      	mov	r6, r0
  410d26:	460f      	mov	r7, r1
  410d28:	f108 0001 	add.w	r0, r8, #1
  410d2c:	f7f9 ffa2 	bl	40ac74 <__aeabi_i2d>
  410d30:	4632      	mov	r2, r6
  410d32:	463b      	mov	r3, r7
  410d34:	f7fa f804 	bl	40ad40 <__aeabi_dmul>
  410d38:	2200      	movs	r2, #0
  410d3a:	4b18      	ldr	r3, [pc, #96]	; (410d9c <_dtoa_r+0xdac>)
  410d3c:	f7f9 fe4e 	bl	40a9dc <__adddf3>
  410d40:	9a03      	ldr	r2, [sp, #12]
  410d42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  410d44:	3a01      	subs	r2, #1
  410d46:	4604      	mov	r4, r0
  410d48:	9213      	str	r2, [sp, #76]	; 0x4c
  410d4a:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  410d4e:	9312      	str	r3, [sp, #72]	; 0x48
  410d50:	e4cd      	b.n	4106ee <_dtoa_r+0x6fe>
  410d52:	2239      	movs	r2, #57	; 0x39
  410d54:	46b3      	mov	fp, r6
  410d56:	9409      	str	r4, [sp, #36]	; 0x24
  410d58:	9e06      	ldr	r6, [sp, #24]
  410d5a:	703a      	strb	r2, [r7, #0]
  410d5c:	1c7d      	adds	r5, r7, #1
  410d5e:	f7ff bbee 	b.w	41053e <_dtoa_r+0x54e>
  410d62:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  410d66:	2000      	movs	r0, #0
  410d68:	4911      	ldr	r1, [pc, #68]	; (410db0 <_dtoa_r+0xdc0>)
  410d6a:	f7f9 fe35 	bl	40a9d8 <__aeabi_dsub>
  410d6e:	4632      	mov	r2, r6
  410d70:	463b      	mov	r3, r7
  410d72:	f7fa fa75 	bl	40b260 <__aeabi_dcmpgt>
  410d76:	b908      	cbnz	r0, 410d7c <_dtoa_r+0xd8c>
  410d78:	e6b0      	b.n	410adc <_dtoa_r+0xaec>
  410d7a:	4615      	mov	r5, r2
  410d7c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  410d80:	1e6a      	subs	r2, r5, #1
  410d82:	2b30      	cmp	r3, #48	; 0x30
  410d84:	d0f9      	beq.n	410d7a <_dtoa_r+0xd8a>
  410d86:	e531      	b.n	4107ec <_dtoa_r+0x7fc>
  410d88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  410d8a:	9303      	str	r3, [sp, #12]
  410d8c:	f7ff bae6 	b.w	41035c <_dtoa_r+0x36c>
  410d90:	f1ba 0f00 	cmp.w	sl, #0
  410d94:	f47f ad7b 	bne.w	41088e <_dtoa_r+0x89e>
  410d98:	e661      	b.n	410a5e <_dtoa_r+0xa6e>
  410d9a:	bf00      	nop
  410d9c:	401c0000 	.word	0x401c0000
  410da0:	40140000 	.word	0x40140000
  410da4:	00414f50 	.word	0x00414f50
  410da8:	00415018 	.word	0x00415018
  410dac:	40240000 	.word	0x40240000
  410db0:	3fe00000 	.word	0x3fe00000
  410db4:	2b39      	cmp	r3, #57	; 0x39
  410db6:	f8cd b018 	str.w	fp, [sp, #24]
  410dba:	46d0      	mov	r8, sl
  410dbc:	f8dd b010 	ldr.w	fp, [sp, #16]
  410dc0:	469a      	mov	sl, r3
  410dc2:	d0c6      	beq.n	410d52 <_dtoa_r+0xd62>
  410dc4:	f1bb 0f00 	cmp.w	fp, #0
  410dc8:	f73f aebc 	bgt.w	410b44 <_dtoa_r+0xb54>
  410dcc:	e6bc      	b.n	410b48 <_dtoa_r+0xb58>
  410dce:	f47f aebb 	bne.w	410b48 <_dtoa_r+0xb58>
  410dd2:	f01a 0f01 	tst.w	sl, #1
  410dd6:	f43f aeb7 	beq.w	410b48 <_dtoa_r+0xb58>
  410dda:	e6af      	b.n	410b3c <_dtoa_r+0xb4c>
  410ddc:	f04f 0800 	mov.w	r8, #0
  410de0:	4646      	mov	r6, r8
  410de2:	e532      	b.n	41084a <_dtoa_r+0x85a>
  410de4:	9b22      	ldr	r3, [sp, #136]	; 0x88
  410de6:	2b02      	cmp	r3, #2
  410de8:	dc21      	bgt.n	410e2e <_dtoa_r+0xe3e>
  410dea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  410dec:	e604      	b.n	4109f8 <_dtoa_r+0xa08>
  410dee:	f04f 0802 	mov.w	r8, #2
  410df2:	e45b      	b.n	4106ac <_dtoa_r+0x6bc>
  410df4:	9b22      	ldr	r3, [sp, #136]	; 0x88
  410df6:	2b02      	cmp	r3, #2
  410df8:	dc19      	bgt.n	410e2e <_dtoa_r+0xe3e>
  410dfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  410dfc:	e563      	b.n	4108c6 <_dtoa_r+0x8d6>
  410dfe:	2400      	movs	r4, #0
  410e00:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  410e04:	4621      	mov	r1, r4
  410e06:	4648      	mov	r0, r9
  410e08:	f001 fc42 	bl	412690 <_Balloc>
  410e0c:	f04f 33ff 	mov.w	r3, #4294967295
  410e10:	9307      	str	r3, [sp, #28]
  410e12:	930e      	str	r3, [sp, #56]	; 0x38
  410e14:	2301      	movs	r3, #1
  410e16:	9008      	str	r0, [sp, #32]
  410e18:	9423      	str	r4, [sp, #140]	; 0x8c
  410e1a:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  410e1e:	930a      	str	r3, [sp, #40]	; 0x28
  410e20:	f7ff b9ef 	b.w	410202 <_dtoa_r+0x212>
  410e24:	f43f ab3c 	beq.w	4104a0 <_dtoa_r+0x4b0>
  410e28:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  410e2c:	e523      	b.n	410876 <_dtoa_r+0x886>
  410e2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  410e30:	9307      	str	r3, [sp, #28]
  410e32:	e5e9      	b.n	410a08 <_dtoa_r+0xa18>
  410e34:	2501      	movs	r5, #1
  410e36:	f7ff b9ae 	b.w	410196 <_dtoa_r+0x1a6>
  410e3a:	bf00      	nop

00410e3c <__sflush_r>:
  410e3c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  410e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  410e44:	b29a      	uxth	r2, r3
  410e46:	460d      	mov	r5, r1
  410e48:	0711      	lsls	r1, r2, #28
  410e4a:	4680      	mov	r8, r0
  410e4c:	d43c      	bmi.n	410ec8 <__sflush_r+0x8c>
  410e4e:	686a      	ldr	r2, [r5, #4]
  410e50:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  410e54:	2a00      	cmp	r2, #0
  410e56:	81ab      	strh	r3, [r5, #12]
  410e58:	dd73      	ble.n	410f42 <__sflush_r+0x106>
  410e5a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  410e5c:	2c00      	cmp	r4, #0
  410e5e:	d04b      	beq.n	410ef8 <__sflush_r+0xbc>
  410e60:	b29b      	uxth	r3, r3
  410e62:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  410e66:	2100      	movs	r1, #0
  410e68:	b292      	uxth	r2, r2
  410e6a:	f8d8 6000 	ldr.w	r6, [r8]
  410e6e:	f8c8 1000 	str.w	r1, [r8]
  410e72:	2a00      	cmp	r2, #0
  410e74:	d069      	beq.n	410f4a <__sflush_r+0x10e>
  410e76:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  410e78:	075f      	lsls	r7, r3, #29
  410e7a:	d505      	bpl.n	410e88 <__sflush_r+0x4c>
  410e7c:	6869      	ldr	r1, [r5, #4]
  410e7e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  410e80:	1a52      	subs	r2, r2, r1
  410e82:	b10b      	cbz	r3, 410e88 <__sflush_r+0x4c>
  410e84:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  410e86:	1ad2      	subs	r2, r2, r3
  410e88:	2300      	movs	r3, #0
  410e8a:	69e9      	ldr	r1, [r5, #28]
  410e8c:	4640      	mov	r0, r8
  410e8e:	47a0      	blx	r4
  410e90:	1c44      	adds	r4, r0, #1
  410e92:	d03c      	beq.n	410f0e <__sflush_r+0xd2>
  410e94:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  410e98:	6929      	ldr	r1, [r5, #16]
  410e9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  410e9e:	2200      	movs	r2, #0
  410ea0:	81ab      	strh	r3, [r5, #12]
  410ea2:	04db      	lsls	r3, r3, #19
  410ea4:	e885 0006 	stmia.w	r5, {r1, r2}
  410ea8:	d449      	bmi.n	410f3e <__sflush_r+0x102>
  410eaa:	6b29      	ldr	r1, [r5, #48]	; 0x30
  410eac:	f8c8 6000 	str.w	r6, [r8]
  410eb0:	b311      	cbz	r1, 410ef8 <__sflush_r+0xbc>
  410eb2:	f105 0340 	add.w	r3, r5, #64	; 0x40
  410eb6:	4299      	cmp	r1, r3
  410eb8:	d002      	beq.n	410ec0 <__sflush_r+0x84>
  410eba:	4640      	mov	r0, r8
  410ebc:	f000 f9be 	bl	41123c <_free_r>
  410ec0:	2000      	movs	r0, #0
  410ec2:	6328      	str	r0, [r5, #48]	; 0x30
  410ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  410ec8:	692e      	ldr	r6, [r5, #16]
  410eca:	b1ae      	cbz	r6, 410ef8 <__sflush_r+0xbc>
  410ecc:	0790      	lsls	r0, r2, #30
  410ece:	682c      	ldr	r4, [r5, #0]
  410ed0:	bf0c      	ite	eq
  410ed2:	696b      	ldreq	r3, [r5, #20]
  410ed4:	2300      	movne	r3, #0
  410ed6:	602e      	str	r6, [r5, #0]
  410ed8:	1ba4      	subs	r4, r4, r6
  410eda:	60ab      	str	r3, [r5, #8]
  410edc:	e00a      	b.n	410ef4 <__sflush_r+0xb8>
  410ede:	4623      	mov	r3, r4
  410ee0:	4632      	mov	r2, r6
  410ee2:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  410ee4:	69e9      	ldr	r1, [r5, #28]
  410ee6:	4640      	mov	r0, r8
  410ee8:	47b8      	blx	r7
  410eea:	2800      	cmp	r0, #0
  410eec:	eba4 0400 	sub.w	r4, r4, r0
  410ef0:	4406      	add	r6, r0
  410ef2:	dd04      	ble.n	410efe <__sflush_r+0xc2>
  410ef4:	2c00      	cmp	r4, #0
  410ef6:	dcf2      	bgt.n	410ede <__sflush_r+0xa2>
  410ef8:	2000      	movs	r0, #0
  410efa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  410efe:	89ab      	ldrh	r3, [r5, #12]
  410f00:	f04f 30ff 	mov.w	r0, #4294967295
  410f04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  410f08:	81ab      	strh	r3, [r5, #12]
  410f0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  410f0e:	f8d8 2000 	ldr.w	r2, [r8]
  410f12:	2a1d      	cmp	r2, #29
  410f14:	d8f3      	bhi.n	410efe <__sflush_r+0xc2>
  410f16:	4b1a      	ldr	r3, [pc, #104]	; (410f80 <__sflush_r+0x144>)
  410f18:	40d3      	lsrs	r3, r2
  410f1a:	f003 0301 	and.w	r3, r3, #1
  410f1e:	f083 0401 	eor.w	r4, r3, #1
  410f22:	2b00      	cmp	r3, #0
  410f24:	d0eb      	beq.n	410efe <__sflush_r+0xc2>
  410f26:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  410f2a:	6929      	ldr	r1, [r5, #16]
  410f2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  410f30:	6029      	str	r1, [r5, #0]
  410f32:	04d9      	lsls	r1, r3, #19
  410f34:	606c      	str	r4, [r5, #4]
  410f36:	81ab      	strh	r3, [r5, #12]
  410f38:	d5b7      	bpl.n	410eaa <__sflush_r+0x6e>
  410f3a:	2a00      	cmp	r2, #0
  410f3c:	d1b5      	bne.n	410eaa <__sflush_r+0x6e>
  410f3e:	6528      	str	r0, [r5, #80]	; 0x50
  410f40:	e7b3      	b.n	410eaa <__sflush_r+0x6e>
  410f42:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  410f44:	2a00      	cmp	r2, #0
  410f46:	dc88      	bgt.n	410e5a <__sflush_r+0x1e>
  410f48:	e7d6      	b.n	410ef8 <__sflush_r+0xbc>
  410f4a:	2301      	movs	r3, #1
  410f4c:	69e9      	ldr	r1, [r5, #28]
  410f4e:	4640      	mov	r0, r8
  410f50:	47a0      	blx	r4
  410f52:	1c43      	adds	r3, r0, #1
  410f54:	4602      	mov	r2, r0
  410f56:	d002      	beq.n	410f5e <__sflush_r+0x122>
  410f58:	89ab      	ldrh	r3, [r5, #12]
  410f5a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  410f5c:	e78c      	b.n	410e78 <__sflush_r+0x3c>
  410f5e:	f8d8 3000 	ldr.w	r3, [r8]
  410f62:	2b00      	cmp	r3, #0
  410f64:	d0f8      	beq.n	410f58 <__sflush_r+0x11c>
  410f66:	2b1d      	cmp	r3, #29
  410f68:	d001      	beq.n	410f6e <__sflush_r+0x132>
  410f6a:	2b16      	cmp	r3, #22
  410f6c:	d102      	bne.n	410f74 <__sflush_r+0x138>
  410f6e:	f8c8 6000 	str.w	r6, [r8]
  410f72:	e7c1      	b.n	410ef8 <__sflush_r+0xbc>
  410f74:	89ab      	ldrh	r3, [r5, #12]
  410f76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  410f7a:	81ab      	strh	r3, [r5, #12]
  410f7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  410f80:	20400001 	.word	0x20400001

00410f84 <_fflush_r>:
  410f84:	b510      	push	{r4, lr}
  410f86:	4604      	mov	r4, r0
  410f88:	b082      	sub	sp, #8
  410f8a:	b108      	cbz	r0, 410f90 <_fflush_r+0xc>
  410f8c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  410f8e:	b153      	cbz	r3, 410fa6 <_fflush_r+0x22>
  410f90:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  410f94:	b908      	cbnz	r0, 410f9a <_fflush_r+0x16>
  410f96:	b002      	add	sp, #8
  410f98:	bd10      	pop	{r4, pc}
  410f9a:	4620      	mov	r0, r4
  410f9c:	b002      	add	sp, #8
  410f9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  410fa2:	f7ff bf4b 	b.w	410e3c <__sflush_r>
  410fa6:	9101      	str	r1, [sp, #4]
  410fa8:	f000 f880 	bl	4110ac <__sinit>
  410fac:	9901      	ldr	r1, [sp, #4]
  410fae:	e7ef      	b.n	410f90 <_fflush_r+0xc>

00410fb0 <_cleanup_r>:
  410fb0:	4901      	ldr	r1, [pc, #4]	; (410fb8 <_cleanup_r+0x8>)
  410fb2:	f000 bbaf 	b.w	411714 <_fwalk_reent>
  410fb6:	bf00      	nop
  410fb8:	0041375d 	.word	0x0041375d

00410fbc <__sinit.part.1>:
  410fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  410fc0:	4607      	mov	r7, r0
  410fc2:	4835      	ldr	r0, [pc, #212]	; (411098 <__sinit.part.1+0xdc>)
  410fc4:	687d      	ldr	r5, [r7, #4]
  410fc6:	2400      	movs	r4, #0
  410fc8:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  410fcc:	2304      	movs	r3, #4
  410fce:	2103      	movs	r1, #3
  410fd0:	63f8      	str	r0, [r7, #60]	; 0x3c
  410fd2:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  410fd6:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  410fda:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  410fde:	b083      	sub	sp, #12
  410fe0:	602c      	str	r4, [r5, #0]
  410fe2:	606c      	str	r4, [r5, #4]
  410fe4:	60ac      	str	r4, [r5, #8]
  410fe6:	666c      	str	r4, [r5, #100]	; 0x64
  410fe8:	81ec      	strh	r4, [r5, #14]
  410fea:	612c      	str	r4, [r5, #16]
  410fec:	616c      	str	r4, [r5, #20]
  410fee:	61ac      	str	r4, [r5, #24]
  410ff0:	81ab      	strh	r3, [r5, #12]
  410ff2:	4621      	mov	r1, r4
  410ff4:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  410ff8:	2208      	movs	r2, #8
  410ffa:	f7fa fdaf 	bl	40bb5c <memset>
  410ffe:	f8df b09c 	ldr.w	fp, [pc, #156]	; 41109c <__sinit.part.1+0xe0>
  411002:	68be      	ldr	r6, [r7, #8]
  411004:	f8df a098 	ldr.w	sl, [pc, #152]	; 4110a0 <__sinit.part.1+0xe4>
  411008:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4110a4 <__sinit.part.1+0xe8>
  41100c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4110a8 <__sinit.part.1+0xec>
  411010:	2301      	movs	r3, #1
  411012:	2209      	movs	r2, #9
  411014:	f8c5 b020 	str.w	fp, [r5, #32]
  411018:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  41101c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  411020:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  411024:	61ed      	str	r5, [r5, #28]
  411026:	4621      	mov	r1, r4
  411028:	81f3      	strh	r3, [r6, #14]
  41102a:	81b2      	strh	r2, [r6, #12]
  41102c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  411030:	6034      	str	r4, [r6, #0]
  411032:	6074      	str	r4, [r6, #4]
  411034:	60b4      	str	r4, [r6, #8]
  411036:	6674      	str	r4, [r6, #100]	; 0x64
  411038:	6134      	str	r4, [r6, #16]
  41103a:	6174      	str	r4, [r6, #20]
  41103c:	61b4      	str	r4, [r6, #24]
  41103e:	2208      	movs	r2, #8
  411040:	9301      	str	r3, [sp, #4]
  411042:	f7fa fd8b 	bl	40bb5c <memset>
  411046:	68fd      	ldr	r5, [r7, #12]
  411048:	2012      	movs	r0, #18
  41104a:	2202      	movs	r2, #2
  41104c:	61f6      	str	r6, [r6, #28]
  41104e:	f8c6 b020 	str.w	fp, [r6, #32]
  411052:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  411056:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  41105a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  41105e:	4621      	mov	r1, r4
  411060:	81a8      	strh	r0, [r5, #12]
  411062:	81ea      	strh	r2, [r5, #14]
  411064:	602c      	str	r4, [r5, #0]
  411066:	606c      	str	r4, [r5, #4]
  411068:	60ac      	str	r4, [r5, #8]
  41106a:	666c      	str	r4, [r5, #100]	; 0x64
  41106c:	612c      	str	r4, [r5, #16]
  41106e:	616c      	str	r4, [r5, #20]
  411070:	61ac      	str	r4, [r5, #24]
  411072:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  411076:	2208      	movs	r2, #8
  411078:	f7fa fd70 	bl	40bb5c <memset>
  41107c:	9b01      	ldr	r3, [sp, #4]
  41107e:	61ed      	str	r5, [r5, #28]
  411080:	f8c5 b020 	str.w	fp, [r5, #32]
  411084:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  411088:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  41108c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  411090:	63bb      	str	r3, [r7, #56]	; 0x38
  411092:	b003      	add	sp, #12
  411094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411098:	00410fb1 	.word	0x00410fb1
  41109c:	00413365 	.word	0x00413365
  4110a0:	00413389 	.word	0x00413389
  4110a4:	004133c5 	.word	0x004133c5
  4110a8:	004133e5 	.word	0x004133e5

004110ac <__sinit>:
  4110ac:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4110ae:	b103      	cbz	r3, 4110b2 <__sinit+0x6>
  4110b0:	4770      	bx	lr
  4110b2:	f7ff bf83 	b.w	410fbc <__sinit.part.1>
  4110b6:	bf00      	nop

004110b8 <__sfp_lock_acquire>:
  4110b8:	4770      	bx	lr
  4110ba:	bf00      	nop

004110bc <__sfp_lock_release>:
  4110bc:	4770      	bx	lr
  4110be:	bf00      	nop

004110c0 <__libc_fini_array>:
  4110c0:	b538      	push	{r3, r4, r5, lr}
  4110c2:	4d07      	ldr	r5, [pc, #28]	; (4110e0 <__libc_fini_array+0x20>)
  4110c4:	4c07      	ldr	r4, [pc, #28]	; (4110e4 <__libc_fini_array+0x24>)
  4110c6:	1b2c      	subs	r4, r5, r4
  4110c8:	10a4      	asrs	r4, r4, #2
  4110ca:	d005      	beq.n	4110d8 <__libc_fini_array+0x18>
  4110cc:	3c01      	subs	r4, #1
  4110ce:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4110d2:	4798      	blx	r3
  4110d4:	2c00      	cmp	r4, #0
  4110d6:	d1f9      	bne.n	4110cc <__libc_fini_array+0xc>
  4110d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4110dc:	f003 bfc0 	b.w	415060 <_fini>
  4110e0:	00415070 	.word	0x00415070
  4110e4:	0041506c 	.word	0x0041506c

004110e8 <__fputwc>:
  4110e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4110ec:	b082      	sub	sp, #8
  4110ee:	4606      	mov	r6, r0
  4110f0:	460f      	mov	r7, r1
  4110f2:	4614      	mov	r4, r2
  4110f4:	f000 feec 	bl	411ed0 <__locale_mb_cur_max>
  4110f8:	2801      	cmp	r0, #1
  4110fa:	d032      	beq.n	411162 <__fputwc+0x7a>
  4110fc:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  411100:	463a      	mov	r2, r7
  411102:	a901      	add	r1, sp, #4
  411104:	4630      	mov	r0, r6
  411106:	f002 fa47 	bl	413598 <_wcrtomb_r>
  41110a:	f1b0 3fff 	cmp.w	r0, #4294967295
  41110e:	4680      	mov	r8, r0
  411110:	d020      	beq.n	411154 <__fputwc+0x6c>
  411112:	b370      	cbz	r0, 411172 <__fputwc+0x8a>
  411114:	f89d 1004 	ldrb.w	r1, [sp, #4]
  411118:	2500      	movs	r5, #0
  41111a:	e008      	b.n	41112e <__fputwc+0x46>
  41111c:	6823      	ldr	r3, [r4, #0]
  41111e:	1c5a      	adds	r2, r3, #1
  411120:	6022      	str	r2, [r4, #0]
  411122:	7019      	strb	r1, [r3, #0]
  411124:	3501      	adds	r5, #1
  411126:	4545      	cmp	r5, r8
  411128:	d223      	bcs.n	411172 <__fputwc+0x8a>
  41112a:	ab01      	add	r3, sp, #4
  41112c:	5d59      	ldrb	r1, [r3, r5]
  41112e:	68a3      	ldr	r3, [r4, #8]
  411130:	3b01      	subs	r3, #1
  411132:	2b00      	cmp	r3, #0
  411134:	60a3      	str	r3, [r4, #8]
  411136:	daf1      	bge.n	41111c <__fputwc+0x34>
  411138:	69a2      	ldr	r2, [r4, #24]
  41113a:	4293      	cmp	r3, r2
  41113c:	db01      	blt.n	411142 <__fputwc+0x5a>
  41113e:	290a      	cmp	r1, #10
  411140:	d1ec      	bne.n	41111c <__fputwc+0x34>
  411142:	4622      	mov	r2, r4
  411144:	4630      	mov	r0, r6
  411146:	f002 f9d1 	bl	4134ec <__swbuf_r>
  41114a:	1c43      	adds	r3, r0, #1
  41114c:	d1ea      	bne.n	411124 <__fputwc+0x3c>
  41114e:	b002      	add	sp, #8
  411150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  411154:	89a3      	ldrh	r3, [r4, #12]
  411156:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  41115a:	81a3      	strh	r3, [r4, #12]
  41115c:	b002      	add	sp, #8
  41115e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  411162:	1e7b      	subs	r3, r7, #1
  411164:	2bfe      	cmp	r3, #254	; 0xfe
  411166:	d8c9      	bhi.n	4110fc <__fputwc+0x14>
  411168:	b2f9      	uxtb	r1, r7
  41116a:	4680      	mov	r8, r0
  41116c:	f88d 1004 	strb.w	r1, [sp, #4]
  411170:	e7d2      	b.n	411118 <__fputwc+0x30>
  411172:	4638      	mov	r0, r7
  411174:	b002      	add	sp, #8
  411176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  41117a:	bf00      	nop

0041117c <_fputwc_r>:
  41117c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  411180:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  411184:	d10a      	bne.n	41119c <_fputwc_r+0x20>
  411186:	b410      	push	{r4}
  411188:	6e54      	ldr	r4, [r2, #100]	; 0x64
  41118a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  41118e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  411192:	6654      	str	r4, [r2, #100]	; 0x64
  411194:	8193      	strh	r3, [r2, #12]
  411196:	bc10      	pop	{r4}
  411198:	f7ff bfa6 	b.w	4110e8 <__fputwc>
  41119c:	f7ff bfa4 	b.w	4110e8 <__fputwc>

004111a0 <_malloc_trim_r>:
  4111a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4111a2:	460c      	mov	r4, r1
  4111a4:	4f22      	ldr	r7, [pc, #136]	; (411230 <_malloc_trim_r+0x90>)
  4111a6:	4606      	mov	r6, r0
  4111a8:	f001 fa6e 	bl	412688 <__malloc_lock>
  4111ac:	68bb      	ldr	r3, [r7, #8]
  4111ae:	685d      	ldr	r5, [r3, #4]
  4111b0:	f025 0503 	bic.w	r5, r5, #3
  4111b4:	1b29      	subs	r1, r5, r4
  4111b6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4111ba:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4111be:	f021 010f 	bic.w	r1, r1, #15
  4111c2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4111c6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4111ca:	db07      	blt.n	4111dc <_malloc_trim_r+0x3c>
  4111cc:	2100      	movs	r1, #0
  4111ce:	4630      	mov	r0, r6
  4111d0:	f002 f8b2 	bl	413338 <_sbrk_r>
  4111d4:	68bb      	ldr	r3, [r7, #8]
  4111d6:	442b      	add	r3, r5
  4111d8:	4298      	cmp	r0, r3
  4111da:	d004      	beq.n	4111e6 <_malloc_trim_r+0x46>
  4111dc:	4630      	mov	r0, r6
  4111de:	f001 fa55 	bl	41268c <__malloc_unlock>
  4111e2:	2000      	movs	r0, #0
  4111e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4111e6:	4261      	negs	r1, r4
  4111e8:	4630      	mov	r0, r6
  4111ea:	f002 f8a5 	bl	413338 <_sbrk_r>
  4111ee:	3001      	adds	r0, #1
  4111f0:	d00d      	beq.n	41120e <_malloc_trim_r+0x6e>
  4111f2:	4b10      	ldr	r3, [pc, #64]	; (411234 <_malloc_trim_r+0x94>)
  4111f4:	68ba      	ldr	r2, [r7, #8]
  4111f6:	6819      	ldr	r1, [r3, #0]
  4111f8:	1b2d      	subs	r5, r5, r4
  4111fa:	f045 0501 	orr.w	r5, r5, #1
  4111fe:	4630      	mov	r0, r6
  411200:	1b09      	subs	r1, r1, r4
  411202:	6055      	str	r5, [r2, #4]
  411204:	6019      	str	r1, [r3, #0]
  411206:	f001 fa41 	bl	41268c <__malloc_unlock>
  41120a:	2001      	movs	r0, #1
  41120c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  41120e:	2100      	movs	r1, #0
  411210:	4630      	mov	r0, r6
  411212:	f002 f891 	bl	413338 <_sbrk_r>
  411216:	68ba      	ldr	r2, [r7, #8]
  411218:	1a83      	subs	r3, r0, r2
  41121a:	2b0f      	cmp	r3, #15
  41121c:	ddde      	ble.n	4111dc <_malloc_trim_r+0x3c>
  41121e:	4c06      	ldr	r4, [pc, #24]	; (411238 <_malloc_trim_r+0x98>)
  411220:	4904      	ldr	r1, [pc, #16]	; (411234 <_malloc_trim_r+0x94>)
  411222:	6824      	ldr	r4, [r4, #0]
  411224:	f043 0301 	orr.w	r3, r3, #1
  411228:	1b00      	subs	r0, r0, r4
  41122a:	6053      	str	r3, [r2, #4]
  41122c:	6008      	str	r0, [r1, #0]
  41122e:	e7d5      	b.n	4111dc <_malloc_trim_r+0x3c>
  411230:	20000648 	.word	0x20000648
  411234:	20004504 	.word	0x20004504
  411238:	20000a54 	.word	0x20000a54

0041123c <_free_r>:
  41123c:	2900      	cmp	r1, #0
  41123e:	d045      	beq.n	4112cc <_free_r+0x90>
  411240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  411244:	460d      	mov	r5, r1
  411246:	4680      	mov	r8, r0
  411248:	f001 fa1e 	bl	412688 <__malloc_lock>
  41124c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  411250:	496a      	ldr	r1, [pc, #424]	; (4113fc <_free_r+0x1c0>)
  411252:	f1a5 0408 	sub.w	r4, r5, #8
  411256:	f027 0301 	bic.w	r3, r7, #1
  41125a:	18e2      	adds	r2, r4, r3
  41125c:	688e      	ldr	r6, [r1, #8]
  41125e:	6850      	ldr	r0, [r2, #4]
  411260:	42b2      	cmp	r2, r6
  411262:	f020 0003 	bic.w	r0, r0, #3
  411266:	d062      	beq.n	41132e <_free_r+0xf2>
  411268:	07fe      	lsls	r6, r7, #31
  41126a:	6050      	str	r0, [r2, #4]
  41126c:	d40b      	bmi.n	411286 <_free_r+0x4a>
  41126e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  411272:	f101 0e08 	add.w	lr, r1, #8
  411276:	1be4      	subs	r4, r4, r7
  411278:	68a5      	ldr	r5, [r4, #8]
  41127a:	443b      	add	r3, r7
  41127c:	4575      	cmp	r5, lr
  41127e:	d06f      	beq.n	411360 <_free_r+0x124>
  411280:	68e7      	ldr	r7, [r4, #12]
  411282:	60ef      	str	r7, [r5, #12]
  411284:	60bd      	str	r5, [r7, #8]
  411286:	1815      	adds	r5, r2, r0
  411288:	686d      	ldr	r5, [r5, #4]
  41128a:	07ed      	lsls	r5, r5, #31
  41128c:	d542      	bpl.n	411314 <_free_r+0xd8>
  41128e:	f043 0201 	orr.w	r2, r3, #1
  411292:	6062      	str	r2, [r4, #4]
  411294:	50e3      	str	r3, [r4, r3]
  411296:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  41129a:	d218      	bcs.n	4112ce <_free_r+0x92>
  41129c:	08db      	lsrs	r3, r3, #3
  41129e:	6848      	ldr	r0, [r1, #4]
  4112a0:	109d      	asrs	r5, r3, #2
  4112a2:	2201      	movs	r2, #1
  4112a4:	3301      	adds	r3, #1
  4112a6:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
  4112aa:	fa02 f505 	lsl.w	r5, r2, r5
  4112ae:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
  4112b2:	4328      	orrs	r0, r5
  4112b4:	3a08      	subs	r2, #8
  4112b6:	60e2      	str	r2, [r4, #12]
  4112b8:	60a7      	str	r7, [r4, #8]
  4112ba:	6048      	str	r0, [r1, #4]
  4112bc:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
  4112c0:	60fc      	str	r4, [r7, #12]
  4112c2:	4640      	mov	r0, r8
  4112c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4112c8:	f001 b9e0 	b.w	41268c <__malloc_unlock>
  4112cc:	4770      	bx	lr
  4112ce:	0a5a      	lsrs	r2, r3, #9
  4112d0:	2a04      	cmp	r2, #4
  4112d2:	d853      	bhi.n	41137c <_free_r+0x140>
  4112d4:	099a      	lsrs	r2, r3, #6
  4112d6:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4112da:	007f      	lsls	r7, r7, #1
  4112dc:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4112e0:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  4112e4:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  4112e8:	3808      	subs	r0, #8
  4112ea:	4290      	cmp	r0, r2
  4112ec:	4943      	ldr	r1, [pc, #268]	; (4113fc <_free_r+0x1c0>)
  4112ee:	d04d      	beq.n	41138c <_free_r+0x150>
  4112f0:	6851      	ldr	r1, [r2, #4]
  4112f2:	f021 0103 	bic.w	r1, r1, #3
  4112f6:	428b      	cmp	r3, r1
  4112f8:	d202      	bcs.n	411300 <_free_r+0xc4>
  4112fa:	6892      	ldr	r2, [r2, #8]
  4112fc:	4290      	cmp	r0, r2
  4112fe:	d1f7      	bne.n	4112f0 <_free_r+0xb4>
  411300:	68d0      	ldr	r0, [r2, #12]
  411302:	60e0      	str	r0, [r4, #12]
  411304:	60a2      	str	r2, [r4, #8]
  411306:	6084      	str	r4, [r0, #8]
  411308:	60d4      	str	r4, [r2, #12]
  41130a:	4640      	mov	r0, r8
  41130c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  411310:	f001 b9bc 	b.w	41268c <__malloc_unlock>
  411314:	6895      	ldr	r5, [r2, #8]
  411316:	4f3a      	ldr	r7, [pc, #232]	; (411400 <_free_r+0x1c4>)
  411318:	4403      	add	r3, r0
  41131a:	42bd      	cmp	r5, r7
  41131c:	d03f      	beq.n	41139e <_free_r+0x162>
  41131e:	68d0      	ldr	r0, [r2, #12]
  411320:	f043 0201 	orr.w	r2, r3, #1
  411324:	60e8      	str	r0, [r5, #12]
  411326:	6085      	str	r5, [r0, #8]
  411328:	6062      	str	r2, [r4, #4]
  41132a:	50e3      	str	r3, [r4, r3]
  41132c:	e7b3      	b.n	411296 <_free_r+0x5a>
  41132e:	07ff      	lsls	r7, r7, #31
  411330:	4403      	add	r3, r0
  411332:	d407      	bmi.n	411344 <_free_r+0x108>
  411334:	f855 5c08 	ldr.w	r5, [r5, #-8]
  411338:	1b64      	subs	r4, r4, r5
  41133a:	68e2      	ldr	r2, [r4, #12]
  41133c:	68a0      	ldr	r0, [r4, #8]
  41133e:	442b      	add	r3, r5
  411340:	60c2      	str	r2, [r0, #12]
  411342:	6090      	str	r0, [r2, #8]
  411344:	4a2f      	ldr	r2, [pc, #188]	; (411404 <_free_r+0x1c8>)
  411346:	f043 0001 	orr.w	r0, r3, #1
  41134a:	6812      	ldr	r2, [r2, #0]
  41134c:	6060      	str	r0, [r4, #4]
  41134e:	4293      	cmp	r3, r2
  411350:	608c      	str	r4, [r1, #8]
  411352:	d3b6      	bcc.n	4112c2 <_free_r+0x86>
  411354:	4b2c      	ldr	r3, [pc, #176]	; (411408 <_free_r+0x1cc>)
  411356:	4640      	mov	r0, r8
  411358:	6819      	ldr	r1, [r3, #0]
  41135a:	f7ff ff21 	bl	4111a0 <_malloc_trim_r>
  41135e:	e7b0      	b.n	4112c2 <_free_r+0x86>
  411360:	1811      	adds	r1, r2, r0
  411362:	6849      	ldr	r1, [r1, #4]
  411364:	07c9      	lsls	r1, r1, #31
  411366:	d444      	bmi.n	4113f2 <_free_r+0x1b6>
  411368:	6891      	ldr	r1, [r2, #8]
  41136a:	4403      	add	r3, r0
  41136c:	68d2      	ldr	r2, [r2, #12]
  41136e:	f043 0001 	orr.w	r0, r3, #1
  411372:	60ca      	str	r2, [r1, #12]
  411374:	6091      	str	r1, [r2, #8]
  411376:	6060      	str	r0, [r4, #4]
  411378:	50e3      	str	r3, [r4, r3]
  41137a:	e7a2      	b.n	4112c2 <_free_r+0x86>
  41137c:	2a14      	cmp	r2, #20
  41137e:	d817      	bhi.n	4113b0 <_free_r+0x174>
  411380:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  411384:	007f      	lsls	r7, r7, #1
  411386:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  41138a:	e7a9      	b.n	4112e0 <_free_r+0xa4>
  41138c:	10aa      	asrs	r2, r5, #2
  41138e:	684b      	ldr	r3, [r1, #4]
  411390:	2501      	movs	r5, #1
  411392:	fa05 f202 	lsl.w	r2, r5, r2
  411396:	4313      	orrs	r3, r2
  411398:	604b      	str	r3, [r1, #4]
  41139a:	4602      	mov	r2, r0
  41139c:	e7b1      	b.n	411302 <_free_r+0xc6>
  41139e:	f043 0201 	orr.w	r2, r3, #1
  4113a2:	614c      	str	r4, [r1, #20]
  4113a4:	610c      	str	r4, [r1, #16]
  4113a6:	60e5      	str	r5, [r4, #12]
  4113a8:	60a5      	str	r5, [r4, #8]
  4113aa:	6062      	str	r2, [r4, #4]
  4113ac:	50e3      	str	r3, [r4, r3]
  4113ae:	e788      	b.n	4112c2 <_free_r+0x86>
  4113b0:	2a54      	cmp	r2, #84	; 0x54
  4113b2:	d806      	bhi.n	4113c2 <_free_r+0x186>
  4113b4:	0b1a      	lsrs	r2, r3, #12
  4113b6:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4113ba:	007f      	lsls	r7, r7, #1
  4113bc:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4113c0:	e78e      	b.n	4112e0 <_free_r+0xa4>
  4113c2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4113c6:	d806      	bhi.n	4113d6 <_free_r+0x19a>
  4113c8:	0bda      	lsrs	r2, r3, #15
  4113ca:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4113ce:	007f      	lsls	r7, r7, #1
  4113d0:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4113d4:	e784      	b.n	4112e0 <_free_r+0xa4>
  4113d6:	f240 5054 	movw	r0, #1364	; 0x554
  4113da:	4282      	cmp	r2, r0
  4113dc:	d806      	bhi.n	4113ec <_free_r+0x1b0>
  4113de:	0c9a      	lsrs	r2, r3, #18
  4113e0:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4113e4:	007f      	lsls	r7, r7, #1
  4113e6:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4113ea:	e779      	b.n	4112e0 <_free_r+0xa4>
  4113ec:	27fe      	movs	r7, #254	; 0xfe
  4113ee:	257e      	movs	r5, #126	; 0x7e
  4113f0:	e776      	b.n	4112e0 <_free_r+0xa4>
  4113f2:	f043 0201 	orr.w	r2, r3, #1
  4113f6:	6062      	str	r2, [r4, #4]
  4113f8:	50e3      	str	r3, [r4, r3]
  4113fa:	e762      	b.n	4112c2 <_free_r+0x86>
  4113fc:	20000648 	.word	0x20000648
  411400:	20000650 	.word	0x20000650
  411404:	20000a50 	.word	0x20000a50
  411408:	20004500 	.word	0x20004500

0041140c <__sfvwrite_r>:
  41140c:	6893      	ldr	r3, [r2, #8]
  41140e:	2b00      	cmp	r3, #0
  411410:	f000 80ab 	beq.w	41156a <__sfvwrite_r+0x15e>
  411414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  411418:	898b      	ldrh	r3, [r1, #12]
  41141a:	b085      	sub	sp, #20
  41141c:	460c      	mov	r4, r1
  41141e:	0719      	lsls	r1, r3, #28
  411420:	9002      	str	r0, [sp, #8]
  411422:	4616      	mov	r6, r2
  411424:	d528      	bpl.n	411478 <__sfvwrite_r+0x6c>
  411426:	6922      	ldr	r2, [r4, #16]
  411428:	b332      	cbz	r2, 411478 <__sfvwrite_r+0x6c>
  41142a:	f003 0802 	and.w	r8, r3, #2
  41142e:	fa1f f088 	uxth.w	r0, r8
  411432:	6835      	ldr	r5, [r6, #0]
  411434:	b378      	cbz	r0, 411496 <__sfvwrite_r+0x8a>
  411436:	f04f 0900 	mov.w	r9, #0
  41143a:	46c8      	mov	r8, r9
  41143c:	f8df a2d0 	ldr.w	sl, [pc, #720]	; 411710 <__sfvwrite_r+0x304>
  411440:	f1b8 0f00 	cmp.w	r8, #0
  411444:	f000 808b 	beq.w	41155e <__sfvwrite_r+0x152>
  411448:	45d0      	cmp	r8, sl
  41144a:	4643      	mov	r3, r8
  41144c:	464a      	mov	r2, r9
  41144e:	bf28      	it	cs
  411450:	4653      	movcs	r3, sl
  411452:	69e1      	ldr	r1, [r4, #28]
  411454:	9802      	ldr	r0, [sp, #8]
  411456:	6a67      	ldr	r7, [r4, #36]	; 0x24
  411458:	47b8      	blx	r7
  41145a:	2800      	cmp	r0, #0
  41145c:	f340 80a5 	ble.w	4115aa <__sfvwrite_r+0x19e>
  411460:	68b3      	ldr	r3, [r6, #8]
  411462:	4481      	add	r9, r0
  411464:	1a1b      	subs	r3, r3, r0
  411466:	ebc0 0808 	rsb	r8, r0, r8
  41146a:	60b3      	str	r3, [r6, #8]
  41146c:	2b00      	cmp	r3, #0
  41146e:	d1e7      	bne.n	411440 <__sfvwrite_r+0x34>
  411470:	2000      	movs	r0, #0
  411472:	b005      	add	sp, #20
  411474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411478:	4621      	mov	r1, r4
  41147a:	9802      	ldr	r0, [sp, #8]
  41147c:	f7fe fcac 	bl	40fdd8 <__swsetup_r>
  411480:	2800      	cmp	r0, #0
  411482:	f040 813c 	bne.w	4116fe <__sfvwrite_r+0x2f2>
  411486:	89a3      	ldrh	r3, [r4, #12]
  411488:	6835      	ldr	r5, [r6, #0]
  41148a:	f003 0802 	and.w	r8, r3, #2
  41148e:	fa1f f088 	uxth.w	r0, r8
  411492:	2800      	cmp	r0, #0
  411494:	d1cf      	bne.n	411436 <__sfvwrite_r+0x2a>
  411496:	f013 0901 	ands.w	r9, r3, #1
  41149a:	f040 8090 	bne.w	4115be <__sfvwrite_r+0x1b2>
  41149e:	464f      	mov	r7, r9
  4114a0:	9601      	str	r6, [sp, #4]
  4114a2:	2f00      	cmp	r7, #0
  4114a4:	d056      	beq.n	411554 <__sfvwrite_r+0x148>
  4114a6:	059a      	lsls	r2, r3, #22
  4114a8:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4114ac:	d55f      	bpl.n	41156e <__sfvwrite_r+0x162>
  4114ae:	4547      	cmp	r7, r8
  4114b0:	46c2      	mov	sl, r8
  4114b2:	f0c0 80bf 	bcc.w	411634 <__sfvwrite_r+0x228>
  4114b6:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4114ba:	f000 80bd 	beq.w	411638 <__sfvwrite_r+0x22c>
  4114be:	6962      	ldr	r2, [r4, #20]
  4114c0:	6820      	ldr	r0, [r4, #0]
  4114c2:	6921      	ldr	r1, [r4, #16]
  4114c4:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4114c8:	ebc1 0a00 	rsb	sl, r1, r0
  4114cc:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4114d0:	f10a 0001 	add.w	r0, sl, #1
  4114d4:	ea4f 0868 	mov.w	r8, r8, asr #1
  4114d8:	4438      	add	r0, r7
  4114da:	4540      	cmp	r0, r8
  4114dc:	4642      	mov	r2, r8
  4114de:	bf84      	itt	hi
  4114e0:	4680      	movhi	r8, r0
  4114e2:	4642      	movhi	r2, r8
  4114e4:	055b      	lsls	r3, r3, #21
  4114e6:	f140 80f2 	bpl.w	4116ce <__sfvwrite_r+0x2c2>
  4114ea:	4611      	mov	r1, r2
  4114ec:	9802      	ldr	r0, [sp, #8]
  4114ee:	f000 fd75 	bl	411fdc <_malloc_r>
  4114f2:	4683      	mov	fp, r0
  4114f4:	2800      	cmp	r0, #0
  4114f6:	f000 8105 	beq.w	411704 <__sfvwrite_r+0x2f8>
  4114fa:	4652      	mov	r2, sl
  4114fc:	6921      	ldr	r1, [r4, #16]
  4114fe:	f7fa fab7 	bl	40ba70 <memcpy>
  411502:	89a3      	ldrh	r3, [r4, #12]
  411504:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  411508:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  41150c:	81a3      	strh	r3, [r4, #12]
  41150e:	ebca 0308 	rsb	r3, sl, r8
  411512:	eb0b 000a 	add.w	r0, fp, sl
  411516:	f8c4 8014 	str.w	r8, [r4, #20]
  41151a:	46ba      	mov	sl, r7
  41151c:	46b8      	mov	r8, r7
  41151e:	f8c4 b010 	str.w	fp, [r4, #16]
  411522:	6020      	str	r0, [r4, #0]
  411524:	60a3      	str	r3, [r4, #8]
  411526:	4652      	mov	r2, sl
  411528:	4649      	mov	r1, r9
  41152a:	f001 f849 	bl	4125c0 <memmove>
  41152e:	68a0      	ldr	r0, [r4, #8]
  411530:	6823      	ldr	r3, [r4, #0]
  411532:	ebc8 0000 	rsb	r0, r8, r0
  411536:	60a0      	str	r0, [r4, #8]
  411538:	4638      	mov	r0, r7
  41153a:	4453      	add	r3, sl
  41153c:	6023      	str	r3, [r4, #0]
  41153e:	9a01      	ldr	r2, [sp, #4]
  411540:	4481      	add	r9, r0
  411542:	6893      	ldr	r3, [r2, #8]
  411544:	1a3f      	subs	r7, r7, r0
  411546:	1a1b      	subs	r3, r3, r0
  411548:	6093      	str	r3, [r2, #8]
  41154a:	2b00      	cmp	r3, #0
  41154c:	d090      	beq.n	411470 <__sfvwrite_r+0x64>
  41154e:	89a3      	ldrh	r3, [r4, #12]
  411550:	2f00      	cmp	r7, #0
  411552:	d1a8      	bne.n	4114a6 <__sfvwrite_r+0x9a>
  411554:	f8d5 9000 	ldr.w	r9, [r5]
  411558:	686f      	ldr	r7, [r5, #4]
  41155a:	3508      	adds	r5, #8
  41155c:	e7a1      	b.n	4114a2 <__sfvwrite_r+0x96>
  41155e:	f8d5 9000 	ldr.w	r9, [r5]
  411562:	f8d5 8004 	ldr.w	r8, [r5, #4]
  411566:	3508      	adds	r5, #8
  411568:	e76a      	b.n	411440 <__sfvwrite_r+0x34>
  41156a:	2000      	movs	r0, #0
  41156c:	4770      	bx	lr
  41156e:	6820      	ldr	r0, [r4, #0]
  411570:	6923      	ldr	r3, [r4, #16]
  411572:	4298      	cmp	r0, r3
  411574:	d803      	bhi.n	41157e <__sfvwrite_r+0x172>
  411576:	6962      	ldr	r2, [r4, #20]
  411578:	4297      	cmp	r7, r2
  41157a:	f080 8083 	bcs.w	411684 <__sfvwrite_r+0x278>
  41157e:	45b8      	cmp	r8, r7
  411580:	bf28      	it	cs
  411582:	46b8      	movcs	r8, r7
  411584:	4649      	mov	r1, r9
  411586:	4642      	mov	r2, r8
  411588:	f001 f81a 	bl	4125c0 <memmove>
  41158c:	68a3      	ldr	r3, [r4, #8]
  41158e:	6822      	ldr	r2, [r4, #0]
  411590:	ebc8 0303 	rsb	r3, r8, r3
  411594:	4442      	add	r2, r8
  411596:	60a3      	str	r3, [r4, #8]
  411598:	6022      	str	r2, [r4, #0]
  41159a:	2b00      	cmp	r3, #0
  41159c:	d148      	bne.n	411630 <__sfvwrite_r+0x224>
  41159e:	4621      	mov	r1, r4
  4115a0:	9802      	ldr	r0, [sp, #8]
  4115a2:	f7ff fcef 	bl	410f84 <_fflush_r>
  4115a6:	2800      	cmp	r0, #0
  4115a8:	d042      	beq.n	411630 <__sfvwrite_r+0x224>
  4115aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4115ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4115b2:	f04f 30ff 	mov.w	r0, #4294967295
  4115b6:	81a3      	strh	r3, [r4, #12]
  4115b8:	b005      	add	sp, #20
  4115ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4115be:	4680      	mov	r8, r0
  4115c0:	4682      	mov	sl, r0
  4115c2:	4681      	mov	r9, r0
  4115c4:	9001      	str	r0, [sp, #4]
  4115c6:	f1b9 0f00 	cmp.w	r9, #0
  4115ca:	d029      	beq.n	411620 <__sfvwrite_r+0x214>
  4115cc:	9b01      	ldr	r3, [sp, #4]
  4115ce:	2b00      	cmp	r3, #0
  4115d0:	d04b      	beq.n	41166a <__sfvwrite_r+0x25e>
  4115d2:	45c8      	cmp	r8, r9
  4115d4:	46c3      	mov	fp, r8
  4115d6:	bf28      	it	cs
  4115d8:	46cb      	movcs	fp, r9
  4115da:	6820      	ldr	r0, [r4, #0]
  4115dc:	6923      	ldr	r3, [r4, #16]
  4115de:	465f      	mov	r7, fp
  4115e0:	4298      	cmp	r0, r3
  4115e2:	6962      	ldr	r2, [r4, #20]
  4115e4:	d903      	bls.n	4115ee <__sfvwrite_r+0x1e2>
  4115e6:	68a3      	ldr	r3, [r4, #8]
  4115e8:	4413      	add	r3, r2
  4115ea:	459b      	cmp	fp, r3
  4115ec:	dc5c      	bgt.n	4116a8 <__sfvwrite_r+0x29c>
  4115ee:	4593      	cmp	fp, r2
  4115f0:	db24      	blt.n	41163c <__sfvwrite_r+0x230>
  4115f2:	4613      	mov	r3, r2
  4115f4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4115f6:	4652      	mov	r2, sl
  4115f8:	69e1      	ldr	r1, [r4, #28]
  4115fa:	9802      	ldr	r0, [sp, #8]
  4115fc:	47b8      	blx	r7
  4115fe:	1e07      	subs	r7, r0, #0
  411600:	ddd3      	ble.n	4115aa <__sfvwrite_r+0x19e>
  411602:	ebb8 0807 	subs.w	r8, r8, r7
  411606:	d027      	beq.n	411658 <__sfvwrite_r+0x24c>
  411608:	68b3      	ldr	r3, [r6, #8]
  41160a:	44ba      	add	sl, r7
  41160c:	1bdb      	subs	r3, r3, r7
  41160e:	ebc7 0909 	rsb	r9, r7, r9
  411612:	60b3      	str	r3, [r6, #8]
  411614:	2b00      	cmp	r3, #0
  411616:	f43f af2b 	beq.w	411470 <__sfvwrite_r+0x64>
  41161a:	f1b9 0f00 	cmp.w	r9, #0
  41161e:	d1d5      	bne.n	4115cc <__sfvwrite_r+0x1c0>
  411620:	2300      	movs	r3, #0
  411622:	f8d5 a000 	ldr.w	sl, [r5]
  411626:	f8d5 9004 	ldr.w	r9, [r5, #4]
  41162a:	9301      	str	r3, [sp, #4]
  41162c:	3508      	adds	r5, #8
  41162e:	e7ca      	b.n	4115c6 <__sfvwrite_r+0x1ba>
  411630:	4640      	mov	r0, r8
  411632:	e784      	b.n	41153e <__sfvwrite_r+0x132>
  411634:	46b8      	mov	r8, r7
  411636:	46ba      	mov	sl, r7
  411638:	6820      	ldr	r0, [r4, #0]
  41163a:	e774      	b.n	411526 <__sfvwrite_r+0x11a>
  41163c:	465a      	mov	r2, fp
  41163e:	4651      	mov	r1, sl
  411640:	f000 ffbe 	bl	4125c0 <memmove>
  411644:	68a2      	ldr	r2, [r4, #8]
  411646:	6823      	ldr	r3, [r4, #0]
  411648:	ebcb 0202 	rsb	r2, fp, r2
  41164c:	445b      	add	r3, fp
  41164e:	ebb8 0807 	subs.w	r8, r8, r7
  411652:	60a2      	str	r2, [r4, #8]
  411654:	6023      	str	r3, [r4, #0]
  411656:	d1d7      	bne.n	411608 <__sfvwrite_r+0x1fc>
  411658:	4621      	mov	r1, r4
  41165a:	9802      	ldr	r0, [sp, #8]
  41165c:	f7ff fc92 	bl	410f84 <_fflush_r>
  411660:	2800      	cmp	r0, #0
  411662:	d1a2      	bne.n	4115aa <__sfvwrite_r+0x19e>
  411664:	f8cd 8004 	str.w	r8, [sp, #4]
  411668:	e7ce      	b.n	411608 <__sfvwrite_r+0x1fc>
  41166a:	464a      	mov	r2, r9
  41166c:	210a      	movs	r1, #10
  41166e:	4650      	mov	r0, sl
  411670:	f000 ff60 	bl	412534 <memchr>
  411674:	2800      	cmp	r0, #0
  411676:	d03d      	beq.n	4116f4 <__sfvwrite_r+0x2e8>
  411678:	3001      	adds	r0, #1
  41167a:	2301      	movs	r3, #1
  41167c:	ebca 0800 	rsb	r8, sl, r0
  411680:	9301      	str	r3, [sp, #4]
  411682:	e7a6      	b.n	4115d2 <__sfvwrite_r+0x1c6>
  411684:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  411688:	42bb      	cmp	r3, r7
  41168a:	bf28      	it	cs
  41168c:	463b      	movcs	r3, r7
  41168e:	fb93 f3f2 	sdiv	r3, r3, r2
  411692:	69e1      	ldr	r1, [r4, #28]
  411694:	fb02 f303 	mul.w	r3, r2, r3
  411698:	9802      	ldr	r0, [sp, #8]
  41169a:	464a      	mov	r2, r9
  41169c:	6a66      	ldr	r6, [r4, #36]	; 0x24
  41169e:	47b0      	blx	r6
  4116a0:	2800      	cmp	r0, #0
  4116a2:	f73f af4c 	bgt.w	41153e <__sfvwrite_r+0x132>
  4116a6:	e780      	b.n	4115aa <__sfvwrite_r+0x19e>
  4116a8:	461a      	mov	r2, r3
  4116aa:	4651      	mov	r1, sl
  4116ac:	9303      	str	r3, [sp, #12]
  4116ae:	f000 ff87 	bl	4125c0 <memmove>
  4116b2:	6822      	ldr	r2, [r4, #0]
  4116b4:	9b03      	ldr	r3, [sp, #12]
  4116b6:	4621      	mov	r1, r4
  4116b8:	441a      	add	r2, r3
  4116ba:	6022      	str	r2, [r4, #0]
  4116bc:	9802      	ldr	r0, [sp, #8]
  4116be:	f7ff fc61 	bl	410f84 <_fflush_r>
  4116c2:	9b03      	ldr	r3, [sp, #12]
  4116c4:	2800      	cmp	r0, #0
  4116c6:	f47f af70 	bne.w	4115aa <__sfvwrite_r+0x19e>
  4116ca:	461f      	mov	r7, r3
  4116cc:	e799      	b.n	411602 <__sfvwrite_r+0x1f6>
  4116ce:	9802      	ldr	r0, [sp, #8]
  4116d0:	f001 fc48 	bl	412f64 <_realloc_r>
  4116d4:	4683      	mov	fp, r0
  4116d6:	2800      	cmp	r0, #0
  4116d8:	f47f af19 	bne.w	41150e <__sfvwrite_r+0x102>
  4116dc:	9d02      	ldr	r5, [sp, #8]
  4116de:	6921      	ldr	r1, [r4, #16]
  4116e0:	4628      	mov	r0, r5
  4116e2:	f7ff fdab 	bl	41123c <_free_r>
  4116e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4116ea:	220c      	movs	r2, #12
  4116ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4116f0:	602a      	str	r2, [r5, #0]
  4116f2:	e75c      	b.n	4115ae <__sfvwrite_r+0x1a2>
  4116f4:	2301      	movs	r3, #1
  4116f6:	f109 0801 	add.w	r8, r9, #1
  4116fa:	9301      	str	r3, [sp, #4]
  4116fc:	e769      	b.n	4115d2 <__sfvwrite_r+0x1c6>
  4116fe:	f04f 30ff 	mov.w	r0, #4294967295
  411702:	e6b6      	b.n	411472 <__sfvwrite_r+0x66>
  411704:	9a02      	ldr	r2, [sp, #8]
  411706:	230c      	movs	r3, #12
  411708:	6013      	str	r3, [r2, #0]
  41170a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  41170e:	e74e      	b.n	4115ae <__sfvwrite_r+0x1a2>
  411710:	7ffffc00 	.word	0x7ffffc00

00411714 <_fwalk_reent>:
  411714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  411718:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
  41171c:	d01e      	beq.n	41175c <_fwalk_reent+0x48>
  41171e:	4688      	mov	r8, r1
  411720:	4607      	mov	r7, r0
  411722:	f04f 0900 	mov.w	r9, #0
  411726:	6875      	ldr	r5, [r6, #4]
  411728:	68b4      	ldr	r4, [r6, #8]
  41172a:	3d01      	subs	r5, #1
  41172c:	d410      	bmi.n	411750 <_fwalk_reent+0x3c>
  41172e:	89a3      	ldrh	r3, [r4, #12]
  411730:	3d01      	subs	r5, #1
  411732:	2b01      	cmp	r3, #1
  411734:	d908      	bls.n	411748 <_fwalk_reent+0x34>
  411736:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  41173a:	3301      	adds	r3, #1
  41173c:	d004      	beq.n	411748 <_fwalk_reent+0x34>
  41173e:	4621      	mov	r1, r4
  411740:	4638      	mov	r0, r7
  411742:	47c0      	blx	r8
  411744:	ea49 0900 	orr.w	r9, r9, r0
  411748:	1c6b      	adds	r3, r5, #1
  41174a:	f104 0468 	add.w	r4, r4, #104	; 0x68
  41174e:	d1ee      	bne.n	41172e <_fwalk_reent+0x1a>
  411750:	6836      	ldr	r6, [r6, #0]
  411752:	2e00      	cmp	r6, #0
  411754:	d1e7      	bne.n	411726 <_fwalk_reent+0x12>
  411756:	4648      	mov	r0, r9
  411758:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  41175c:	46b1      	mov	r9, r6
  41175e:	4648      	mov	r0, r9
  411760:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00411764 <rshift>:
  411764:	6902      	ldr	r2, [r0, #16]
  411766:	114b      	asrs	r3, r1, #5
  411768:	4293      	cmp	r3, r2
  41176a:	da2e      	bge.n	4117ca <rshift+0x66>
  41176c:	b5f0      	push	{r4, r5, r6, r7, lr}
  41176e:	f011 011f 	ands.w	r1, r1, #31
  411772:	f100 0614 	add.w	r6, r0, #20
  411776:	eb06 0282 	add.w	r2, r6, r2, lsl #2
  41177a:	eb06 0e83 	add.w	lr, r6, r3, lsl #2
  41177e:	d029      	beq.n	4117d4 <rshift+0x70>
  411780:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  411784:	f10e 0504 	add.w	r5, lr, #4
  411788:	42aa      	cmp	r2, r5
  41178a:	fa23 f401 	lsr.w	r4, r3, r1
  41178e:	f1c1 0c20 	rsb	ip, r1, #32
  411792:	d939      	bls.n	411808 <rshift+0xa4>
  411794:	f100 0710 	add.w	r7, r0, #16
  411798:	682b      	ldr	r3, [r5, #0]
  41179a:	fa03 f30c 	lsl.w	r3, r3, ip
  41179e:	4323      	orrs	r3, r4
  4117a0:	f847 3f04 	str.w	r3, [r7, #4]!
  4117a4:	f855 3b04 	ldr.w	r3, [r5], #4
  4117a8:	42aa      	cmp	r2, r5
  4117aa:	fa23 f401 	lsr.w	r4, r3, r1
  4117ae:	d8f3      	bhi.n	411798 <rshift+0x34>
  4117b0:	ebce 0202 	rsb	r2, lr, r2
  4117b4:	3a05      	subs	r2, #5
  4117b6:	f022 0203 	bic.w	r2, r2, #3
  4117ba:	3204      	adds	r2, #4
  4117bc:	4432      	add	r2, r6
  4117be:	6014      	str	r4, [r2, #0]
  4117c0:	b104      	cbz	r4, 4117c4 <rshift+0x60>
  4117c2:	3204      	adds	r2, #4
  4117c4:	1b93      	subs	r3, r2, r6
  4117c6:	109b      	asrs	r3, r3, #2
  4117c8:	e016      	b.n	4117f8 <rshift+0x94>
  4117ca:	2300      	movs	r3, #0
  4117cc:	6103      	str	r3, [r0, #16]
  4117ce:	2300      	movs	r3, #0
  4117d0:	6143      	str	r3, [r0, #20]
  4117d2:	4770      	bx	lr
  4117d4:	4572      	cmp	r2, lr
  4117d6:	d912      	bls.n	4117fe <rshift+0x9a>
  4117d8:	4671      	mov	r1, lr
  4117da:	f100 0410 	add.w	r4, r0, #16
  4117de:	f851 5b04 	ldr.w	r5, [r1], #4
  4117e2:	428a      	cmp	r2, r1
  4117e4:	f844 5f04 	str.w	r5, [r4, #4]!
  4117e8:	d8f9      	bhi.n	4117de <rshift+0x7a>
  4117ea:	ea6f 030e 	mvn.w	r3, lr
  4117ee:	4413      	add	r3, r2
  4117f0:	f023 0303 	bic.w	r3, r3, #3
  4117f4:	3304      	adds	r3, #4
  4117f6:	109b      	asrs	r3, r3, #2
  4117f8:	6103      	str	r3, [r0, #16]
  4117fa:	b113      	cbz	r3, 411802 <rshift+0x9e>
  4117fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4117fe:	2300      	movs	r3, #0
  411800:	6103      	str	r3, [r0, #16]
  411802:	2300      	movs	r3, #0
  411804:	6143      	str	r3, [r0, #20]
  411806:	bdf0      	pop	{r4, r5, r6, r7, pc}
  411808:	4632      	mov	r2, r6
  41180a:	e7d8      	b.n	4117be <rshift+0x5a>

0041180c <__gethex>:
  41180c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  411810:	b08b      	sub	sp, #44	; 0x2c
  411812:	4689      	mov	r9, r1
  411814:	9203      	str	r2, [sp, #12]
  411816:	9308      	str	r3, [sp, #32]
  411818:	9005      	str	r0, [sp, #20]
  41181a:	f000 fb5f 	bl	411edc <_localeconv_r>
  41181e:	6803      	ldr	r3, [r0, #0]
  411820:	4618      	mov	r0, r3
  411822:	461c      	mov	r4, r3
  411824:	9302      	str	r3, [sp, #8]
  411826:	f7fa fc03 	bl	40c030 <strlen>
  41182a:	f8d9 3000 	ldr.w	r3, [r9]
  41182e:	1821      	adds	r1, r4, r0
  411830:	789a      	ldrb	r2, [r3, #2]
  411832:	9000      	str	r0, [sp, #0]
  411834:	2a30      	cmp	r2, #48	; 0x30
  411836:	f811 bc01 	ldrb.w	fp, [r1, #-1]
  41183a:	f040 81a8 	bne.w	411b8e <__gethex+0x382>
  41183e:	3303      	adds	r3, #3
  411840:	f04f 0800 	mov.w	r8, #0
  411844:	461c      	mov	r4, r3
  411846:	f813 2b01 	ldrb.w	r2, [r3], #1
  41184a:	f108 0801 	add.w	r8, r8, #1
  41184e:	2a30      	cmp	r2, #48	; 0x30
  411850:	d0f8      	beq.n	411844 <__gethex+0x38>
  411852:	4eb2      	ldr	r6, [pc, #712]	; (411b1c <__gethex+0x310>)
  411854:	5cb3      	ldrb	r3, [r6, r2]
  411856:	2b00      	cmp	r3, #0
  411858:	f000 80ef 	beq.w	411a3a <__gethex+0x22e>
  41185c:	f04f 0a00 	mov.w	sl, #0
  411860:	4655      	mov	r5, sl
  411862:	7823      	ldrb	r3, [r4, #0]
  411864:	5cf3      	ldrb	r3, [r6, r3]
  411866:	4627      	mov	r7, r4
  411868:	b123      	cbz	r3, 411874 <__gethex+0x68>
  41186a:	f817 3f01 	ldrb.w	r3, [r7, #1]!
  41186e:	5cf3      	ldrb	r3, [r6, r3]
  411870:	2b00      	cmp	r3, #0
  411872:	d1fa      	bne.n	41186a <__gethex+0x5e>
  411874:	9a00      	ldr	r2, [sp, #0]
  411876:	9902      	ldr	r1, [sp, #8]
  411878:	4638      	mov	r0, r7
  41187a:	f7fa fc07 	bl	40c08c <strncmp>
  41187e:	2800      	cmp	r0, #0
  411880:	f000 8094 	beq.w	4119ac <__gethex+0x1a0>
  411884:	783b      	ldrb	r3, [r7, #0]
  411886:	2d00      	cmp	r5, #0
  411888:	f000 8170 	beq.w	411b6c <__gethex+0x360>
  41188c:	1bed      	subs	r5, r5, r7
  41188e:	00aa      	lsls	r2, r5, #2
  411890:	9201      	str	r2, [sp, #4]
  411892:	2b50      	cmp	r3, #80	; 0x50
  411894:	f000 8093 	beq.w	4119be <__gethex+0x1b2>
  411898:	2b70      	cmp	r3, #112	; 0x70
  41189a:	f000 8090 	beq.w	4119be <__gethex+0x1b2>
  41189e:	463d      	mov	r5, r7
  4118a0:	f8c9 7000 	str.w	r7, [r9]
  4118a4:	f1ba 0f00 	cmp.w	sl, #0
  4118a8:	f040 80b6 	bne.w	411a18 <__gethex+0x20c>
  4118ac:	1b2b      	subs	r3, r5, r4
  4118ae:	3b01      	subs	r3, #1
  4118b0:	2b07      	cmp	r3, #7
  4118b2:	4651      	mov	r1, sl
  4118b4:	dd04      	ble.n	4118c0 <__gethex+0xb4>
  4118b6:	105b      	asrs	r3, r3, #1
  4118b8:	2b07      	cmp	r3, #7
  4118ba:	f101 0101 	add.w	r1, r1, #1
  4118be:	dcfa      	bgt.n	4118b6 <__gethex+0xaa>
  4118c0:	9805      	ldr	r0, [sp, #20]
  4118c2:	f000 fee5 	bl	412690 <_Balloc>
  4118c6:	4603      	mov	r3, r0
  4118c8:	42a5      	cmp	r5, r4
  4118ca:	f103 0314 	add.w	r3, r3, #20
  4118ce:	9004      	str	r0, [sp, #16]
  4118d0:	9307      	str	r3, [sp, #28]
  4118d2:	f240 81d1 	bls.w	411c78 <__gethex+0x46c>
  4118d6:	4699      	mov	r9, r3
  4118d8:	9b00      	ldr	r3, [sp, #0]
  4118da:	f04f 0800 	mov.w	r8, #0
  4118de:	f1c3 0301 	rsb	r3, r3, #1
  4118e2:	4647      	mov	r7, r8
  4118e4:	9306      	str	r3, [sp, #24]
  4118e6:	e010      	b.n	41190a <__gethex+0xfe>
  4118e8:	2f20      	cmp	r7, #32
  4118ea:	f000 809d 	beq.w	411a28 <__gethex+0x21c>
  4118ee:	463a      	mov	r2, r7
  4118f0:	3704      	adds	r7, #4
  4118f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4118f6:	4655      	mov	r5, sl
  4118f8:	5cf3      	ldrb	r3, [r6, r3]
  4118fa:	42a5      	cmp	r5, r4
  4118fc:	f003 030f 	and.w	r3, r3, #15
  411900:	fa03 f302 	lsl.w	r3, r3, r2
  411904:	ea48 0803 	orr.w	r8, r8, r3
  411908:	d915      	bls.n	411936 <__gethex+0x12a>
  41190a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  41190e:	f105 3aff 	add.w	sl, r5, #4294967295
  411912:	455b      	cmp	r3, fp
  411914:	d1e8      	bne.n	4118e8 <__gethex+0xdc>
  411916:	9b06      	ldr	r3, [sp, #24]
  411918:	4453      	add	r3, sl
  41191a:	42a3      	cmp	r3, r4
  41191c:	d3e4      	bcc.n	4118e8 <__gethex+0xdc>
  41191e:	4618      	mov	r0, r3
  411920:	9a00      	ldr	r2, [sp, #0]
  411922:	9902      	ldr	r1, [sp, #8]
  411924:	9309      	str	r3, [sp, #36]	; 0x24
  411926:	f7fa fbb1 	bl	40c08c <strncmp>
  41192a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  41192c:	2800      	cmp	r0, #0
  41192e:	d1db      	bne.n	4118e8 <__gethex+0xdc>
  411930:	461d      	mov	r5, r3
  411932:	42a5      	cmp	r5, r4
  411934:	d8e9      	bhi.n	41190a <__gethex+0xfe>
  411936:	9b07      	ldr	r3, [sp, #28]
  411938:	f849 8b04 	str.w	r8, [r9], #4
  41193c:	ebc3 0909 	rsb	r9, r3, r9
  411940:	9a04      	ldr	r2, [sp, #16]
  411942:	ea4f 03a9 	mov.w	r3, r9, asr #2
  411946:	6113      	str	r3, [r2, #16]
  411948:	4640      	mov	r0, r8
  41194a:	ea4f 1943 	mov.w	r9, r3, lsl #5
  41194e:	f000 ff5d 	bl	41280c <__hi0bits>
  411952:	9b03      	ldr	r3, [sp, #12]
  411954:	ebc0 0009 	rsb	r0, r0, r9
  411958:	681e      	ldr	r6, [r3, #0]
  41195a:	42b0      	cmp	r0, r6
  41195c:	f300 80e0 	bgt.w	411b20 <__gethex+0x314>
  411960:	f2c0 8106 	blt.w	411b70 <__gethex+0x364>
  411964:	2700      	movs	r7, #0
  411966:	9b03      	ldr	r3, [sp, #12]
  411968:	9a01      	ldr	r2, [sp, #4]
  41196a:	689b      	ldr	r3, [r3, #8]
  41196c:	429a      	cmp	r2, r3
  41196e:	f300 8094 	bgt.w	411a9a <__gethex+0x28e>
  411972:	9803      	ldr	r0, [sp, #12]
  411974:	9901      	ldr	r1, [sp, #4]
  411976:	6843      	ldr	r3, [r0, #4]
  411978:	4299      	cmp	r1, r3
  41197a:	f280 80b2 	bge.w	411ae2 <__gethex+0x2d6>
  41197e:	1a5d      	subs	r5, r3, r1
  411980:	42ae      	cmp	r6, r5
  411982:	f300 810c 	bgt.w	411b9e <__gethex+0x392>
  411986:	68c2      	ldr	r2, [r0, #12]
  411988:	2a02      	cmp	r2, #2
  41198a:	f000 817c 	beq.w	411c86 <__gethex+0x47a>
  41198e:	2a03      	cmp	r2, #3
  411990:	f000 8159 	beq.w	411c46 <__gethex+0x43a>
  411994:	2a01      	cmp	r2, #1
  411996:	f000 817a 	beq.w	411c8e <__gethex+0x482>
  41199a:	9805      	ldr	r0, [sp, #20]
  41199c:	9904      	ldr	r1, [sp, #16]
  41199e:	f000 fe9f 	bl	4126e0 <_Bfree>
  4119a2:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4119a4:	2300      	movs	r3, #0
  4119a6:	6013      	str	r3, [r2, #0]
  4119a8:	2050      	movs	r0, #80	; 0x50
  4119aa:	e03a      	b.n	411a22 <__gethex+0x216>
  4119ac:	2d00      	cmp	r5, #0
  4119ae:	f000 8116 	beq.w	411bde <__gethex+0x3d2>
  4119b2:	783b      	ldrb	r3, [r7, #0]
  4119b4:	e76a      	b.n	41188c <__gethex+0x80>
  4119b6:	2300      	movs	r3, #0
  4119b8:	9301      	str	r3, [sp, #4]
  4119ba:	f04f 0a01 	mov.w	sl, #1
  4119be:	787b      	ldrb	r3, [r7, #1]
  4119c0:	2b2b      	cmp	r3, #43	; 0x2b
  4119c2:	f000 80a9 	beq.w	411b18 <__gethex+0x30c>
  4119c6:	2b2d      	cmp	r3, #45	; 0x2d
  4119c8:	d072      	beq.n	411ab0 <__gethex+0x2a4>
  4119ca:	1c79      	adds	r1, r7, #1
  4119cc:	2500      	movs	r5, #0
  4119ce:	5cf3      	ldrb	r3, [r6, r3]
  4119d0:	4a52      	ldr	r2, [pc, #328]	; (411b1c <__gethex+0x310>)
  4119d2:	1e58      	subs	r0, r3, #1
  4119d4:	2818      	cmp	r0, #24
  4119d6:	f63f af62 	bhi.w	41189e <__gethex+0x92>
  4119da:	7848      	ldrb	r0, [r1, #1]
  4119dc:	3b10      	subs	r3, #16
  4119de:	5c12      	ldrb	r2, [r2, r0]
  4119e0:	3101      	adds	r1, #1
  4119e2:	1e50      	subs	r0, r2, #1
  4119e4:	2818      	cmp	r0, #24
  4119e6:	d80a      	bhi.n	4119fe <__gethex+0x1f2>
  4119e8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  4119ec:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4119f0:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  4119f4:	5c32      	ldrb	r2, [r6, r0]
  4119f6:	3b10      	subs	r3, #16
  4119f8:	1e50      	subs	r0, r2, #1
  4119fa:	2818      	cmp	r0, #24
  4119fc:	d9f4      	bls.n	4119e8 <__gethex+0x1dc>
  4119fe:	b105      	cbz	r5, 411a02 <__gethex+0x1f6>
  411a00:	425b      	negs	r3, r3
  411a02:	463d      	mov	r5, r7
  411a04:	460f      	mov	r7, r1
  411a06:	9a01      	ldr	r2, [sp, #4]
  411a08:	f8c9 7000 	str.w	r7, [r9]
  411a0c:	441a      	add	r2, r3
  411a0e:	9201      	str	r2, [sp, #4]
  411a10:	f1ba 0f00 	cmp.w	sl, #0
  411a14:	f43f af4a 	beq.w	4118ac <__gethex+0xa0>
  411a18:	f1b8 0f00 	cmp.w	r8, #0
  411a1c:	bf0c      	ite	eq
  411a1e:	2006      	moveq	r0, #6
  411a20:	2000      	movne	r0, #0
  411a22:	b00b      	add	sp, #44	; 0x2c
  411a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411a28:	f8c9 8000 	str.w	r8, [r9]
  411a2c:	f04f 0800 	mov.w	r8, #0
  411a30:	4642      	mov	r2, r8
  411a32:	f109 0904 	add.w	r9, r9, #4
  411a36:	2704      	movs	r7, #4
  411a38:	e75b      	b.n	4118f2 <__gethex+0xe6>
  411a3a:	9d00      	ldr	r5, [sp, #0]
  411a3c:	9902      	ldr	r1, [sp, #8]
  411a3e:	462a      	mov	r2, r5
  411a40:	4620      	mov	r0, r4
  411a42:	f7fa fb23 	bl	40c08c <strncmp>
  411a46:	2800      	cmp	r0, #0
  411a48:	d036      	beq.n	411ab8 <__gethex+0x2ac>
  411a4a:	4627      	mov	r7, r4
  411a4c:	7823      	ldrb	r3, [r4, #0]
  411a4e:	2b50      	cmp	r3, #80	; 0x50
  411a50:	d0b1      	beq.n	4119b6 <__gethex+0x1aa>
  411a52:	2b70      	cmp	r3, #112	; 0x70
  411a54:	d0af      	beq.n	4119b6 <__gethex+0x1aa>
  411a56:	f8c9 7000 	str.w	r7, [r9]
  411a5a:	e7dd      	b.n	411a18 <__gethex+0x20c>
  411a5c:	9b04      	ldr	r3, [sp, #16]
  411a5e:	689b      	ldr	r3, [r3, #8]
  411a60:	4598      	cmp	r8, r3
  411a62:	f280 8134 	bge.w	411cce <__gethex+0x4c2>
  411a66:	4643      	mov	r3, r8
  411a68:	9804      	ldr	r0, [sp, #16]
  411a6a:	1c5a      	adds	r2, r3, #1
  411a6c:	2101      	movs	r1, #1
  411a6e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  411a72:	2c02      	cmp	r4, #2
  411a74:	6102      	str	r2, [r0, #16]
  411a76:	6159      	str	r1, [r3, #20]
  411a78:	f000 8118 	beq.w	411cac <__gethex+0x4a0>
  411a7c:	4590      	cmp	r8, r2
  411a7e:	f280 80db 	bge.w	411c38 <__gethex+0x42c>
  411a82:	2101      	movs	r1, #1
  411a84:	9804      	ldr	r0, [sp, #16]
  411a86:	f7ff fe6d 	bl	411764 <rshift>
  411a8a:	9b03      	ldr	r3, [sp, #12]
  411a8c:	9a01      	ldr	r2, [sp, #4]
  411a8e:	689b      	ldr	r3, [r3, #8]
  411a90:	3201      	adds	r2, #1
  411a92:	429a      	cmp	r2, r3
  411a94:	9201      	str	r2, [sp, #4]
  411a96:	f340 80d2 	ble.w	411c3e <__gethex+0x432>
  411a9a:	9805      	ldr	r0, [sp, #20]
  411a9c:	9904      	ldr	r1, [sp, #16]
  411a9e:	f000 fe1f 	bl	4126e0 <_Bfree>
  411aa2:	9a14      	ldr	r2, [sp, #80]	; 0x50
  411aa4:	2300      	movs	r3, #0
  411aa6:	20a3      	movs	r0, #163	; 0xa3
  411aa8:	6013      	str	r3, [r2, #0]
  411aaa:	b00b      	add	sp, #44	; 0x2c
  411aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411ab0:	2501      	movs	r5, #1
  411ab2:	78bb      	ldrb	r3, [r7, #2]
  411ab4:	1cb9      	adds	r1, r7, #2
  411ab6:	e78a      	b.n	4119ce <__gethex+0x1c2>
  411ab8:	5d62      	ldrb	r2, [r4, r5]
  411aba:	1967      	adds	r7, r4, r5
  411abc:	5cb3      	ldrb	r3, [r6, r2]
  411abe:	2b00      	cmp	r3, #0
  411ac0:	d069      	beq.n	411b96 <__gethex+0x38a>
  411ac2:	2a30      	cmp	r2, #48	; 0x30
  411ac4:	463c      	mov	r4, r7
  411ac6:	d104      	bne.n	411ad2 <__gethex+0x2c6>
  411ac8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  411acc:	2b30      	cmp	r3, #48	; 0x30
  411ace:	d0fb      	beq.n	411ac8 <__gethex+0x2bc>
  411ad0:	5cf3      	ldrb	r3, [r6, r3]
  411ad2:	fab3 fa83 	clz	sl, r3
  411ad6:	463d      	mov	r5, r7
  411ad8:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
  411adc:	f04f 0801 	mov.w	r8, #1
  411ae0:	e6c1      	b.n	411866 <__gethex+0x5a>
  411ae2:	2401      	movs	r4, #1
  411ae4:	b167      	cbz	r7, 411b00 <__gethex+0x2f4>
  411ae6:	9b03      	ldr	r3, [sp, #12]
  411ae8:	68db      	ldr	r3, [r3, #12]
  411aea:	2b02      	cmp	r3, #2
  411aec:	f000 8085 	beq.w	411bfa <__gethex+0x3ee>
  411af0:	2b03      	cmp	r3, #3
  411af2:	f000 8086 	beq.w	411c02 <__gethex+0x3f6>
  411af6:	2b01      	cmp	r3, #1
  411af8:	f000 80b5 	beq.w	411c66 <__gethex+0x45a>
  411afc:	f044 0410 	orr.w	r4, r4, #16
  411b00:	9b14      	ldr	r3, [sp, #80]	; 0x50
  411b02:	4620      	mov	r0, r4
  411b04:	461a      	mov	r2, r3
  411b06:	9b04      	ldr	r3, [sp, #16]
  411b08:	6013      	str	r3, [r2, #0]
  411b0a:	9b08      	ldr	r3, [sp, #32]
  411b0c:	461a      	mov	r2, r3
  411b0e:	9b01      	ldr	r3, [sp, #4]
  411b10:	6013      	str	r3, [r2, #0]
  411b12:	b00b      	add	sp, #44	; 0x2c
  411b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411b18:	2500      	movs	r5, #0
  411b1a:	e7ca      	b.n	411ab2 <__gethex+0x2a6>
  411b1c:	00414e40 	.word	0x00414e40
  411b20:	1b84      	subs	r4, r0, r6
  411b22:	4621      	mov	r1, r4
  411b24:	9804      	ldr	r0, [sp, #16]
  411b26:	f001 f9ef 	bl	412f08 <__any_on>
  411b2a:	2800      	cmp	r0, #0
  411b2c:	d035      	beq.n	411b9a <__gethex+0x38e>
  411b2e:	1e62      	subs	r2, r4, #1
  411b30:	9907      	ldr	r1, [sp, #28]
  411b32:	1153      	asrs	r3, r2, #5
  411b34:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
  411b38:	2701      	movs	r7, #1
  411b3a:	f002 031f 	and.w	r3, r2, #31
  411b3e:	fa07 f303 	lsl.w	r3, r7, r3
  411b42:	420b      	tst	r3, r1
  411b44:	d00a      	beq.n	411b5c <__gethex+0x350>
  411b46:	42ba      	cmp	r2, r7
  411b48:	f340 809b 	ble.w	411c82 <__gethex+0x476>
  411b4c:	1ea1      	subs	r1, r4, #2
  411b4e:	9804      	ldr	r0, [sp, #16]
  411b50:	f001 f9da 	bl	412f08 <__any_on>
  411b54:	2800      	cmp	r0, #0
  411b56:	f000 8094 	beq.w	411c82 <__gethex+0x476>
  411b5a:	2703      	movs	r7, #3
  411b5c:	9b01      	ldr	r3, [sp, #4]
  411b5e:	4621      	mov	r1, r4
  411b60:	4423      	add	r3, r4
  411b62:	9804      	ldr	r0, [sp, #16]
  411b64:	9301      	str	r3, [sp, #4]
  411b66:	f7ff fdfd 	bl	411764 <rshift>
  411b6a:	e6fc      	b.n	411966 <__gethex+0x15a>
  411b6c:	9501      	str	r5, [sp, #4]
  411b6e:	e690      	b.n	411892 <__gethex+0x86>
  411b70:	1a34      	subs	r4, r6, r0
  411b72:	9904      	ldr	r1, [sp, #16]
  411b74:	4622      	mov	r2, r4
  411b76:	9805      	ldr	r0, [sp, #20]
  411b78:	f000 ff8e 	bl	412a98 <__lshift>
  411b7c:	9b01      	ldr	r3, [sp, #4]
  411b7e:	9004      	str	r0, [sp, #16]
  411b80:	1b1b      	subs	r3, r3, r4
  411b82:	9301      	str	r3, [sp, #4]
  411b84:	4603      	mov	r3, r0
  411b86:	3314      	adds	r3, #20
  411b88:	9307      	str	r3, [sp, #28]
  411b8a:	2700      	movs	r7, #0
  411b8c:	e6eb      	b.n	411966 <__gethex+0x15a>
  411b8e:	1c9c      	adds	r4, r3, #2
  411b90:	f04f 0800 	mov.w	r8, #0
  411b94:	e65d      	b.n	411852 <__gethex+0x46>
  411b96:	4613      	mov	r3, r2
  411b98:	e759      	b.n	411a4e <__gethex+0x242>
  411b9a:	4607      	mov	r7, r0
  411b9c:	e7de      	b.n	411b5c <__gethex+0x350>
  411b9e:	1e6c      	subs	r4, r5, #1
  411ba0:	2f00      	cmp	r7, #0
  411ba2:	d14e      	bne.n	411c42 <__gethex+0x436>
  411ba4:	b124      	cbz	r4, 411bb0 <__gethex+0x3a4>
  411ba6:	4621      	mov	r1, r4
  411ba8:	9804      	ldr	r0, [sp, #16]
  411baa:	f001 f9ad 	bl	412f08 <__any_on>
  411bae:	4607      	mov	r7, r0
  411bb0:	9a07      	ldr	r2, [sp, #28]
  411bb2:	1163      	asrs	r3, r4, #5
  411bb4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  411bb8:	f004 041f 	and.w	r4, r4, #31
  411bbc:	2301      	movs	r3, #1
  411bbe:	fa03 f404 	lsl.w	r4, r3, r4
  411bc2:	4214      	tst	r4, r2
  411bc4:	4629      	mov	r1, r5
  411bc6:	9804      	ldr	r0, [sp, #16]
  411bc8:	bf18      	it	ne
  411bca:	f047 0702 	orrne.w	r7, r7, #2
  411bce:	f7ff fdc9 	bl	411764 <rshift>
  411bd2:	9b03      	ldr	r3, [sp, #12]
  411bd4:	1b76      	subs	r6, r6, r5
  411bd6:	685b      	ldr	r3, [r3, #4]
  411bd8:	2402      	movs	r4, #2
  411bda:	9301      	str	r3, [sp, #4]
  411bdc:	e782      	b.n	411ae4 <__gethex+0x2d8>
  411bde:	9a00      	ldr	r2, [sp, #0]
  411be0:	5cbb      	ldrb	r3, [r7, r2]
  411be2:	18bd      	adds	r5, r7, r2
  411be4:	5cf2      	ldrb	r2, [r6, r3]
  411be6:	462f      	mov	r7, r5
  411be8:	2a00      	cmp	r2, #0
  411bea:	f43f ae4f 	beq.w	41188c <__gethex+0x80>
  411bee:	f817 3f01 	ldrb.w	r3, [r7, #1]!
  411bf2:	5cf2      	ldrb	r2, [r6, r3]
  411bf4:	2a00      	cmp	r2, #0
  411bf6:	d1fa      	bne.n	411bee <__gethex+0x3e2>
  411bf8:	e648      	b.n	41188c <__gethex+0x80>
  411bfa:	9b15      	ldr	r3, [sp, #84]	; 0x54
  411bfc:	f1c3 0301 	rsb	r3, r3, #1
  411c00:	9315      	str	r3, [sp, #84]	; 0x54
  411c02:	9b15      	ldr	r3, [sp, #84]	; 0x54
  411c04:	2b00      	cmp	r3, #0
  411c06:	f43f af79 	beq.w	411afc <__gethex+0x2f0>
  411c0a:	9a04      	ldr	r2, [sp, #16]
  411c0c:	9d07      	ldr	r5, [sp, #28]
  411c0e:	f8d2 8010 	ldr.w	r8, [r2, #16]
  411c12:	462b      	mov	r3, r5
  411c14:	ea4f 0788 	mov.w	r7, r8, lsl #2
  411c18:	2000      	movs	r0, #0
  411c1a:	19e9      	adds	r1, r5, r7
  411c1c:	e004      	b.n	411c28 <__gethex+0x41c>
  411c1e:	f843 0b04 	str.w	r0, [r3], #4
  411c22:	4299      	cmp	r1, r3
  411c24:	f67f af1a 	bls.w	411a5c <__gethex+0x250>
  411c28:	681a      	ldr	r2, [r3, #0]
  411c2a:	f1b2 3fff 	cmp.w	r2, #4294967295
  411c2e:	d0f6      	beq.n	411c1e <__gethex+0x412>
  411c30:	3201      	adds	r2, #1
  411c32:	2c02      	cmp	r4, #2
  411c34:	601a      	str	r2, [r3, #0]
  411c36:	d039      	beq.n	411cac <__gethex+0x4a0>
  411c38:	f016 061f 	ands.w	r6, r6, #31
  411c3c:	d13d      	bne.n	411cba <__gethex+0x4ae>
  411c3e:	2421      	movs	r4, #33	; 0x21
  411c40:	e75e      	b.n	411b00 <__gethex+0x2f4>
  411c42:	2701      	movs	r7, #1
  411c44:	e7b4      	b.n	411bb0 <__gethex+0x3a4>
  411c46:	9a15      	ldr	r2, [sp, #84]	; 0x54
  411c48:	2a00      	cmp	r2, #0
  411c4a:	f43f aea6 	beq.w	41199a <__gethex+0x18e>
  411c4e:	9908      	ldr	r1, [sp, #32]
  411c50:	2201      	movs	r2, #1
  411c52:	600b      	str	r3, [r1, #0]
  411c54:	9b07      	ldr	r3, [sp, #28]
  411c56:	9904      	ldr	r1, [sp, #16]
  411c58:	2062      	movs	r0, #98	; 0x62
  411c5a:	610a      	str	r2, [r1, #16]
  411c5c:	601a      	str	r2, [r3, #0]
  411c5e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  411c60:	461a      	mov	r2, r3
  411c62:	6011      	str	r1, [r2, #0]
  411c64:	e6dd      	b.n	411a22 <__gethex+0x216>
  411c66:	07ba      	lsls	r2, r7, #30
  411c68:	f57f af48 	bpl.w	411afc <__gethex+0x2f0>
  411c6c:	9b07      	ldr	r3, [sp, #28]
  411c6e:	681b      	ldr	r3, [r3, #0]
  411c70:	433b      	orrs	r3, r7
  411c72:	07db      	lsls	r3, r3, #31
  411c74:	d4c9      	bmi.n	411c0a <__gethex+0x3fe>
  411c76:	e741      	b.n	411afc <__gethex+0x2f0>
  411c78:	f8dd 901c 	ldr.w	r9, [sp, #28]
  411c7c:	f04f 0800 	mov.w	r8, #0
  411c80:	e659      	b.n	411936 <__gethex+0x12a>
  411c82:	2702      	movs	r7, #2
  411c84:	e76a      	b.n	411b5c <__gethex+0x350>
  411c86:	9a15      	ldr	r2, [sp, #84]	; 0x54
  411c88:	2a00      	cmp	r2, #0
  411c8a:	d0e0      	beq.n	411c4e <__gethex+0x442>
  411c8c:	e685      	b.n	41199a <__gethex+0x18e>
  411c8e:	42ae      	cmp	r6, r5
  411c90:	f47f ae83 	bne.w	41199a <__gethex+0x18e>
  411c94:	2e01      	cmp	r6, #1
  411c96:	ddda      	ble.n	411c4e <__gethex+0x442>
  411c98:	1e71      	subs	r1, r6, #1
  411c9a:	9804      	ldr	r0, [sp, #16]
  411c9c:	f001 f934 	bl	412f08 <__any_on>
  411ca0:	2800      	cmp	r0, #0
  411ca2:	f43f ae7a 	beq.w	41199a <__gethex+0x18e>
  411ca6:	9b03      	ldr	r3, [sp, #12]
  411ca8:	685b      	ldr	r3, [r3, #4]
  411caa:	e7d0      	b.n	411c4e <__gethex+0x442>
  411cac:	9b03      	ldr	r3, [sp, #12]
  411cae:	681b      	ldr	r3, [r3, #0]
  411cb0:	3b01      	subs	r3, #1
  411cb2:	429e      	cmp	r6, r3
  411cb4:	d024      	beq.n	411d00 <__gethex+0x4f4>
  411cb6:	2422      	movs	r4, #34	; 0x22
  411cb8:	e722      	b.n	411b00 <__gethex+0x2f4>
  411cba:	443d      	add	r5, r7
  411cbc:	f855 0c04 	ldr.w	r0, [r5, #-4]
  411cc0:	f000 fda4 	bl	41280c <__hi0bits>
  411cc4:	f1c6 0620 	rsb	r6, r6, #32
  411cc8:	42b0      	cmp	r0, r6
  411cca:	dab8      	bge.n	411c3e <__gethex+0x432>
  411ccc:	e6d9      	b.n	411a82 <__gethex+0x276>
  411cce:	9b04      	ldr	r3, [sp, #16]
  411cd0:	f8dd 9014 	ldr.w	r9, [sp, #20]
  411cd4:	6859      	ldr	r1, [r3, #4]
  411cd6:	4648      	mov	r0, r9
  411cd8:	3101      	adds	r1, #1
  411cda:	f000 fcd9 	bl	412690 <_Balloc>
  411cde:	4605      	mov	r5, r0
  411ce0:	9904      	ldr	r1, [sp, #16]
  411ce2:	300c      	adds	r0, #12
  411ce4:	690b      	ldr	r3, [r1, #16]
  411ce6:	310c      	adds	r1, #12
  411ce8:	1c9a      	adds	r2, r3, #2
  411cea:	0092      	lsls	r2, r2, #2
  411cec:	f7f9 fec0 	bl	40ba70 <memcpy>
  411cf0:	9904      	ldr	r1, [sp, #16]
  411cf2:	4648      	mov	r0, r9
  411cf4:	f000 fcf4 	bl	4126e0 <_Bfree>
  411cf8:	9504      	str	r5, [sp, #16]
  411cfa:	692b      	ldr	r3, [r5, #16]
  411cfc:	3514      	adds	r5, #20
  411cfe:	e6b3      	b.n	411a68 <__gethex+0x25c>
  411d00:	1173      	asrs	r3, r6, #5
  411d02:	f855 2023 	ldr.w	r2, [r5, r3, lsl #2]
  411d06:	f006 061f 	and.w	r6, r6, #31
  411d0a:	2301      	movs	r3, #1
  411d0c:	40b3      	lsls	r3, r6
  411d0e:	4213      	tst	r3, r2
  411d10:	bf14      	ite	ne
  411d12:	2421      	movne	r4, #33	; 0x21
  411d14:	2422      	moveq	r4, #34	; 0x22
  411d16:	e6f3      	b.n	411b00 <__gethex+0x2f4>

00411d18 <__match>:
  411d18:	b430      	push	{r4, r5}
  411d1a:	6804      	ldr	r4, [r0, #0]
  411d1c:	e008      	b.n	411d30 <__match+0x18>
  411d1e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  411d22:	f1a3 0541 	sub.w	r5, r3, #65	; 0x41
  411d26:	2d19      	cmp	r5, #25
  411d28:	bf98      	it	ls
  411d2a:	3320      	addls	r3, #32
  411d2c:	4293      	cmp	r3, r2
  411d2e:	d108      	bne.n	411d42 <__match+0x2a>
  411d30:	f811 2b01 	ldrb.w	r2, [r1], #1
  411d34:	2a00      	cmp	r2, #0
  411d36:	d1f2      	bne.n	411d1e <__match+0x6>
  411d38:	3401      	adds	r4, #1
  411d3a:	6004      	str	r4, [r0, #0]
  411d3c:	2001      	movs	r0, #1
  411d3e:	bc30      	pop	{r4, r5}
  411d40:	4770      	bx	lr
  411d42:	2000      	movs	r0, #0
  411d44:	bc30      	pop	{r4, r5}
  411d46:	4770      	bx	lr

00411d48 <__hexnan>:
  411d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  411d4c:	680b      	ldr	r3, [r1, #0]
  411d4e:	b085      	sub	sp, #20
  411d50:	1159      	asrs	r1, r3, #5
  411d52:	eb02 0181 	add.w	r1, r2, r1, lsl #2
  411d56:	f013 031f 	ands.w	r3, r3, #31
  411d5a:	9101      	str	r1, [sp, #4]
  411d5c:	bf1c      	itt	ne
  411d5e:	3104      	addne	r1, #4
  411d60:	9101      	strne	r1, [sp, #4]
  411d62:	9c01      	ldr	r4, [sp, #4]
  411d64:	9002      	str	r0, [sp, #8]
  411d66:	f1a4 0c04 	sub.w	ip, r4, #4
  411d6a:	46e0      	mov	r8, ip
  411d6c:	4660      	mov	r0, ip
  411d6e:	9303      	str	r3, [sp, #12]
  411d70:	2300      	movs	r3, #0
  411d72:	4619      	mov	r1, r3
  411d74:	f844 3c04 	str.w	r3, [r4, #-4]
  411d78:	469a      	mov	sl, r3
  411d7a:	469e      	mov	lr, r3
  411d7c:	9b02      	ldr	r3, [sp, #8]
  411d7e:	f8df 9144 	ldr.w	r9, [pc, #324]	; 411ec4 <__hexnan+0x17c>
  411d82:	681d      	ldr	r5, [r3, #0]
  411d84:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  411d88:	b323      	cbz	r3, 411dd4 <__hexnan+0x8c>
  411d8a:	f819 4003 	ldrb.w	r4, [r9, r3]
  411d8e:	2c00      	cmp	r4, #0
  411d90:	d143      	bne.n	411e1a <__hexnan+0xd2>
  411d92:	2b20      	cmp	r3, #32
  411d94:	d85d      	bhi.n	411e52 <__hexnan+0x10a>
  411d96:	45d6      	cmp	lr, sl
  411d98:	ddf4      	ble.n	411d84 <__hexnan+0x3c>
  411d9a:	4540      	cmp	r0, r8
  411d9c:	d213      	bcs.n	411dc6 <__hexnan+0x7e>
  411d9e:	2907      	cmp	r1, #7
  411da0:	dc11      	bgt.n	411dc6 <__hexnan+0x7e>
  411da2:	4603      	mov	r3, r0
  411da4:	f1c1 0108 	rsb	r1, r1, #8
  411da8:	0089      	lsls	r1, r1, #2
  411daa:	6806      	ldr	r6, [r0, #0]
  411dac:	f1c1 0b20 	rsb	fp, r1, #32
  411db0:	685f      	ldr	r7, [r3, #4]
  411db2:	fa07 f40b 	lsl.w	r4, r7, fp
  411db6:	4334      	orrs	r4, r6
  411db8:	fa27 f601 	lsr.w	r6, r7, r1
  411dbc:	601c      	str	r4, [r3, #0]
  411dbe:	f843 6f04 	str.w	r6, [r3, #4]!
  411dc2:	4598      	cmp	r8, r3
  411dc4:	d8f4      	bhi.n	411db0 <__hexnan+0x68>
  411dc6:	4290      	cmp	r0, r2
  411dc8:	d83a      	bhi.n	411e40 <__hexnan+0xf8>
  411dca:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  411dce:	2108      	movs	r1, #8
  411dd0:	2b00      	cmp	r3, #0
  411dd2:	d1da      	bne.n	411d8a <__hexnan+0x42>
  411dd4:	f1be 0f00 	cmp.w	lr, #0
  411dd8:	d03d      	beq.n	411e56 <__hexnan+0x10e>
  411dda:	4540      	cmp	r0, r8
  411ddc:	d201      	bcs.n	411de2 <__hexnan+0x9a>
  411dde:	2907      	cmp	r1, #7
  411de0:	dd5c      	ble.n	411e9c <__hexnan+0x154>
  411de2:	4290      	cmp	r0, r2
  411de4:	d93b      	bls.n	411e5e <__hexnan+0x116>
  411de6:	4613      	mov	r3, r2
  411de8:	f850 1b04 	ldr.w	r1, [r0], #4
  411dec:	4584      	cmp	ip, r0
  411dee:	f843 1b04 	str.w	r1, [r3], #4
  411df2:	d2f9      	bcs.n	411de8 <__hexnan+0xa0>
  411df4:	2100      	movs	r1, #0
  411df6:	f843 1b04 	str.w	r1, [r3], #4
  411dfa:	459c      	cmp	ip, r3
  411dfc:	d2fb      	bcs.n	411df6 <__hexnan+0xae>
  411dfe:	9b01      	ldr	r3, [sp, #4]
  411e00:	f853 3c04 	ldr.w	r3, [r3, #-4]
  411e04:	b92b      	cbnz	r3, 411e12 <__hexnan+0xca>
  411e06:	4562      	cmp	r2, ip
  411e08:	d03a      	beq.n	411e80 <__hexnan+0x138>
  411e0a:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
  411e0e:	2b00      	cmp	r3, #0
  411e10:	d0f9      	beq.n	411e06 <__hexnan+0xbe>
  411e12:	2005      	movs	r0, #5
  411e14:	b005      	add	sp, #20
  411e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411e1a:	3101      	adds	r1, #1
  411e1c:	2908      	cmp	r1, #8
  411e1e:	f10e 0e01 	add.w	lr, lr, #1
  411e22:	dd06      	ble.n	411e32 <__hexnan+0xea>
  411e24:	4290      	cmp	r0, r2
  411e26:	d9ad      	bls.n	411d84 <__hexnan+0x3c>
  411e28:	2300      	movs	r3, #0
  411e2a:	f840 3c04 	str.w	r3, [r0, #-4]
  411e2e:	2101      	movs	r1, #1
  411e30:	3804      	subs	r0, #4
  411e32:	6803      	ldr	r3, [r0, #0]
  411e34:	f004 040f 	and.w	r4, r4, #15
  411e38:	ea44 1403 	orr.w	r4, r4, r3, lsl #4
  411e3c:	6004      	str	r4, [r0, #0]
  411e3e:	e7a1      	b.n	411d84 <__hexnan+0x3c>
  411e40:	2300      	movs	r3, #0
  411e42:	f1a0 0804 	sub.w	r8, r0, #4
  411e46:	f840 3c04 	str.w	r3, [r0, #-4]
  411e4a:	46f2      	mov	sl, lr
  411e4c:	4640      	mov	r0, r8
  411e4e:	4619      	mov	r1, r3
  411e50:	e798      	b.n	411d84 <__hexnan+0x3c>
  411e52:	2b29      	cmp	r3, #41	; 0x29
  411e54:	d01b      	beq.n	411e8e <__hexnan+0x146>
  411e56:	2004      	movs	r0, #4
  411e58:	b005      	add	sp, #20
  411e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411e5e:	9b03      	ldr	r3, [sp, #12]
  411e60:	2b00      	cmp	r3, #0
  411e62:	d0cc      	beq.n	411dfe <__hexnan+0xb6>
  411e64:	9c01      	ldr	r4, [sp, #4]
  411e66:	9b03      	ldr	r3, [sp, #12]
  411e68:	f854 1c04 	ldr.w	r1, [r4, #-4]
  411e6c:	f1c3 0320 	rsb	r3, r3, #32
  411e70:	f04f 30ff 	mov.w	r0, #4294967295
  411e74:	fa20 f303 	lsr.w	r3, r0, r3
  411e78:	400b      	ands	r3, r1
  411e7a:	f844 3c04 	str.w	r3, [r4, #-4]
  411e7e:	e7c1      	b.n	411e04 <__hexnan+0xbc>
  411e80:	2301      	movs	r3, #1
  411e82:	2005      	movs	r0, #5
  411e84:	f8cc 3000 	str.w	r3, [ip]
  411e88:	b005      	add	sp, #20
  411e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411e8e:	9b02      	ldr	r3, [sp, #8]
  411e90:	3501      	adds	r5, #1
  411e92:	601d      	str	r5, [r3, #0]
  411e94:	f1be 0f00 	cmp.w	lr, #0
  411e98:	d19f      	bne.n	411dda <__hexnan+0x92>
  411e9a:	e7dc      	b.n	411e56 <__hexnan+0x10e>
  411e9c:	4604      	mov	r4, r0
  411e9e:	f1c1 0308 	rsb	r3, r1, #8
  411ea2:	009b      	lsls	r3, r3, #2
  411ea4:	6805      	ldr	r5, [r0, #0]
  411ea6:	f1c3 0720 	rsb	r7, r3, #32
  411eaa:	6866      	ldr	r6, [r4, #4]
  411eac:	fa06 f107 	lsl.w	r1, r6, r7
  411eb0:	4329      	orrs	r1, r5
  411eb2:	fa26 f503 	lsr.w	r5, r6, r3
  411eb6:	6021      	str	r1, [r4, #0]
  411eb8:	f844 5f04 	str.w	r5, [r4, #4]!
  411ebc:	45a0      	cmp	r8, r4
  411ebe:	d8f4      	bhi.n	411eaa <__hexnan+0x162>
  411ec0:	e78f      	b.n	411de2 <__hexnan+0x9a>
  411ec2:	bf00      	nop
  411ec4:	00414e40 	.word	0x00414e40

00411ec8 <__locale_charset>:
  411ec8:	4800      	ldr	r0, [pc, #0]	; (411ecc <__locale_charset+0x4>)
  411eca:	4770      	bx	lr
  411ecc:	20000624 	.word	0x20000624

00411ed0 <__locale_mb_cur_max>:
  411ed0:	4b01      	ldr	r3, [pc, #4]	; (411ed8 <__locale_mb_cur_max+0x8>)
  411ed2:	6818      	ldr	r0, [r3, #0]
  411ed4:	4770      	bx	lr
  411ed6:	bf00      	nop
  411ed8:	20000644 	.word	0x20000644

00411edc <_localeconv_r>:
  411edc:	4800      	ldr	r0, [pc, #0]	; (411ee0 <_localeconv_r+0x4>)
  411ede:	4770      	bx	lr
  411ee0:	200005ec 	.word	0x200005ec

00411ee4 <__swhatbuf_r>:
  411ee4:	b570      	push	{r4, r5, r6, lr}
  411ee6:	460e      	mov	r6, r1
  411ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  411eec:	b090      	sub	sp, #64	; 0x40
  411eee:	2900      	cmp	r1, #0
  411ef0:	4614      	mov	r4, r2
  411ef2:	461d      	mov	r5, r3
  411ef4:	db14      	blt.n	411f20 <__swhatbuf_r+0x3c>
  411ef6:	aa01      	add	r2, sp, #4
  411ef8:	f001 fc72 	bl	4137e0 <_fstat_r>
  411efc:	2800      	cmp	r0, #0
  411efe:	db0f      	blt.n	411f20 <__swhatbuf_r+0x3c>
  411f00:	9a02      	ldr	r2, [sp, #8]
  411f02:	f44f 6380 	mov.w	r3, #1024	; 0x400
  411f06:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  411f0a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  411f0e:	fab2 f282 	clz	r2, r2
  411f12:	f44f 6000 	mov.w	r0, #2048	; 0x800
  411f16:	0952      	lsrs	r2, r2, #5
  411f18:	602a      	str	r2, [r5, #0]
  411f1a:	6023      	str	r3, [r4, #0]
  411f1c:	b010      	add	sp, #64	; 0x40
  411f1e:	bd70      	pop	{r4, r5, r6, pc}
  411f20:	89b2      	ldrh	r2, [r6, #12]
  411f22:	2000      	movs	r0, #0
  411f24:	f002 0280 	and.w	r2, r2, #128	; 0x80
  411f28:	b292      	uxth	r2, r2
  411f2a:	6028      	str	r0, [r5, #0]
  411f2c:	b11a      	cbz	r2, 411f36 <__swhatbuf_r+0x52>
  411f2e:	2340      	movs	r3, #64	; 0x40
  411f30:	6023      	str	r3, [r4, #0]
  411f32:	b010      	add	sp, #64	; 0x40
  411f34:	bd70      	pop	{r4, r5, r6, pc}
  411f36:	4610      	mov	r0, r2
  411f38:	f44f 6380 	mov.w	r3, #1024	; 0x400
  411f3c:	6023      	str	r3, [r4, #0]
  411f3e:	b010      	add	sp, #64	; 0x40
  411f40:	bd70      	pop	{r4, r5, r6, pc}
  411f42:	bf00      	nop

00411f44 <__smakebuf_r>:
  411f44:	898a      	ldrh	r2, [r1, #12]
  411f46:	460b      	mov	r3, r1
  411f48:	0792      	lsls	r2, r2, #30
  411f4a:	d506      	bpl.n	411f5a <__smakebuf_r+0x16>
  411f4c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  411f50:	2101      	movs	r1, #1
  411f52:	601a      	str	r2, [r3, #0]
  411f54:	611a      	str	r2, [r3, #16]
  411f56:	6159      	str	r1, [r3, #20]
  411f58:	4770      	bx	lr
  411f5a:	b5f0      	push	{r4, r5, r6, r7, lr}
  411f5c:	b083      	sub	sp, #12
  411f5e:	ab01      	add	r3, sp, #4
  411f60:	466a      	mov	r2, sp
  411f62:	460c      	mov	r4, r1
  411f64:	4605      	mov	r5, r0
  411f66:	f7ff ffbd 	bl	411ee4 <__swhatbuf_r>
  411f6a:	9900      	ldr	r1, [sp, #0]
  411f6c:	4606      	mov	r6, r0
  411f6e:	4628      	mov	r0, r5
  411f70:	f000 f834 	bl	411fdc <_malloc_r>
  411f74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  411f78:	b1d0      	cbz	r0, 411fb0 <__smakebuf_r+0x6c>
  411f7a:	e89d 0006 	ldmia.w	sp, {r1, r2}
  411f7e:	4f12      	ldr	r7, [pc, #72]	; (411fc8 <__smakebuf_r+0x84>)
  411f80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  411f84:	63ef      	str	r7, [r5, #60]	; 0x3c
  411f86:	81a3      	strh	r3, [r4, #12]
  411f88:	6020      	str	r0, [r4, #0]
  411f8a:	6120      	str	r0, [r4, #16]
  411f8c:	6161      	str	r1, [r4, #20]
  411f8e:	b91a      	cbnz	r2, 411f98 <__smakebuf_r+0x54>
  411f90:	4333      	orrs	r3, r6
  411f92:	81a3      	strh	r3, [r4, #12]
  411f94:	b003      	add	sp, #12
  411f96:	bdf0      	pop	{r4, r5, r6, r7, pc}
  411f98:	4628      	mov	r0, r5
  411f9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  411f9e:	f001 fc33 	bl	413808 <_isatty_r>
  411fa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  411fa6:	2800      	cmp	r0, #0
  411fa8:	d0f2      	beq.n	411f90 <__smakebuf_r+0x4c>
  411faa:	f043 0301 	orr.w	r3, r3, #1
  411fae:	e7ef      	b.n	411f90 <__smakebuf_r+0x4c>
  411fb0:	059a      	lsls	r2, r3, #22
  411fb2:	d4ef      	bmi.n	411f94 <__smakebuf_r+0x50>
  411fb4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  411fb8:	f043 0302 	orr.w	r3, r3, #2
  411fbc:	2101      	movs	r1, #1
  411fbe:	81a3      	strh	r3, [r4, #12]
  411fc0:	6022      	str	r2, [r4, #0]
  411fc2:	6122      	str	r2, [r4, #16]
  411fc4:	6161      	str	r1, [r4, #20]
  411fc6:	e7e5      	b.n	411f94 <__smakebuf_r+0x50>
  411fc8:	00410fb1 	.word	0x00410fb1

00411fcc <malloc>:
  411fcc:	4b02      	ldr	r3, [pc, #8]	; (411fd8 <malloc+0xc>)
  411fce:	4601      	mov	r1, r0
  411fd0:	6818      	ldr	r0, [r3, #0]
  411fd2:	f000 b803 	b.w	411fdc <_malloc_r>
  411fd6:	bf00      	nop
  411fd8:	200005e8 	.word	0x200005e8

00411fdc <_malloc_r>:
  411fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  411fe0:	f101 050b 	add.w	r5, r1, #11
  411fe4:	2d16      	cmp	r5, #22
  411fe6:	b083      	sub	sp, #12
  411fe8:	4606      	mov	r6, r0
  411fea:	f240 80a0 	bls.w	41212e <_malloc_r+0x152>
  411fee:	f035 0507 	bics.w	r5, r5, #7
  411ff2:	f100 80c0 	bmi.w	412176 <_malloc_r+0x19a>
  411ff6:	42a9      	cmp	r1, r5
  411ff8:	f200 80bd 	bhi.w	412176 <_malloc_r+0x19a>
  411ffc:	f000 fb44 	bl	412688 <__malloc_lock>
  412000:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  412004:	f0c0 8290 	bcc.w	412528 <_malloc_r+0x54c>
  412008:	0a6b      	lsrs	r3, r5, #9
  41200a:	f000 80bb 	beq.w	412184 <_malloc_r+0x1a8>
  41200e:	2b04      	cmp	r3, #4
  412010:	f200 8177 	bhi.w	412302 <_malloc_r+0x326>
  412014:	09a8      	lsrs	r0, r5, #6
  412016:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  41201a:	ea4f 014e 	mov.w	r1, lr, lsl #1
  41201e:	3038      	adds	r0, #56	; 0x38
  412020:	4fbe      	ldr	r7, [pc, #760]	; (41231c <_malloc_r+0x340>)
  412022:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  412026:	684c      	ldr	r4, [r1, #4]
  412028:	3908      	subs	r1, #8
  41202a:	42a1      	cmp	r1, r4
  41202c:	d107      	bne.n	41203e <_malloc_r+0x62>
  41202e:	e0ae      	b.n	41218e <_malloc_r+0x1b2>
  412030:	2a00      	cmp	r2, #0
  412032:	f280 80ae 	bge.w	412192 <_malloc_r+0x1b6>
  412036:	68e4      	ldr	r4, [r4, #12]
  412038:	42a1      	cmp	r1, r4
  41203a:	f000 80a8 	beq.w	41218e <_malloc_r+0x1b2>
  41203e:	6863      	ldr	r3, [r4, #4]
  412040:	f023 0303 	bic.w	r3, r3, #3
  412044:	1b5a      	subs	r2, r3, r5
  412046:	2a0f      	cmp	r2, #15
  412048:	ddf2      	ble.n	412030 <_malloc_r+0x54>
  41204a:	49b4      	ldr	r1, [pc, #720]	; (41231c <_malloc_r+0x340>)
  41204c:	693c      	ldr	r4, [r7, #16]
  41204e:	f101 0e08 	add.w	lr, r1, #8
  412052:	4574      	cmp	r4, lr
  412054:	f000 81a8 	beq.w	4123a8 <_malloc_r+0x3cc>
  412058:	6863      	ldr	r3, [r4, #4]
  41205a:	f023 0303 	bic.w	r3, r3, #3
  41205e:	1b5a      	subs	r2, r3, r5
  412060:	2a0f      	cmp	r2, #15
  412062:	f300 818e 	bgt.w	412382 <_malloc_r+0x3a6>
  412066:	2a00      	cmp	r2, #0
  412068:	f8c1 e014 	str.w	lr, [r1, #20]
  41206c:	f8c1 e010 	str.w	lr, [r1, #16]
  412070:	f280 8093 	bge.w	41219a <_malloc_r+0x1be>
  412074:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  412078:	f080 815c 	bcs.w	412334 <_malloc_r+0x358>
  41207c:	08db      	lsrs	r3, r3, #3
  41207e:	684a      	ldr	r2, [r1, #4]
  412080:	ea4f 09a3 	mov.w	r9, r3, asr #2
  412084:	f04f 0c01 	mov.w	ip, #1
  412088:	3301      	adds	r3, #1
  41208a:	f851 8033 	ldr.w	r8, [r1, r3, lsl #3]
  41208e:	fa0c f909 	lsl.w	r9, ip, r9
  412092:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
  412096:	ea49 0202 	orr.w	r2, r9, r2
  41209a:	f1ac 0c08 	sub.w	ip, ip, #8
  41209e:	f8c4 c00c 	str.w	ip, [r4, #12]
  4120a2:	f8c4 8008 	str.w	r8, [r4, #8]
  4120a6:	604a      	str	r2, [r1, #4]
  4120a8:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
  4120ac:	f8c8 400c 	str.w	r4, [r8, #12]
  4120b0:	1083      	asrs	r3, r0, #2
  4120b2:	2401      	movs	r4, #1
  4120b4:	409c      	lsls	r4, r3
  4120b6:	4294      	cmp	r4, r2
  4120b8:	d87c      	bhi.n	4121b4 <_malloc_r+0x1d8>
  4120ba:	4214      	tst	r4, r2
  4120bc:	d106      	bne.n	4120cc <_malloc_r+0xf0>
  4120be:	f020 0003 	bic.w	r0, r0, #3
  4120c2:	0064      	lsls	r4, r4, #1
  4120c4:	4214      	tst	r4, r2
  4120c6:	f100 0004 	add.w	r0, r0, #4
  4120ca:	d0fa      	beq.n	4120c2 <_malloc_r+0xe6>
  4120cc:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4120d0:	46cc      	mov	ip, r9
  4120d2:	4680      	mov	r8, r0
  4120d4:	f8dc 100c 	ldr.w	r1, [ip, #12]
  4120d8:	458c      	cmp	ip, r1
  4120da:	d107      	bne.n	4120ec <_malloc_r+0x110>
  4120dc:	e166      	b.n	4123ac <_malloc_r+0x3d0>
  4120de:	2a00      	cmp	r2, #0
  4120e0:	f280 8174 	bge.w	4123cc <_malloc_r+0x3f0>
  4120e4:	68c9      	ldr	r1, [r1, #12]
  4120e6:	458c      	cmp	ip, r1
  4120e8:	f000 8160 	beq.w	4123ac <_malloc_r+0x3d0>
  4120ec:	684b      	ldr	r3, [r1, #4]
  4120ee:	f023 0303 	bic.w	r3, r3, #3
  4120f2:	1b5a      	subs	r2, r3, r5
  4120f4:	2a0f      	cmp	r2, #15
  4120f6:	ddf2      	ble.n	4120de <_malloc_r+0x102>
  4120f8:	460c      	mov	r4, r1
  4120fa:	68cb      	ldr	r3, [r1, #12]
  4120fc:	f854 cf08 	ldr.w	ip, [r4, #8]!
  412100:	f045 0801 	orr.w	r8, r5, #1
  412104:	f8c1 8004 	str.w	r8, [r1, #4]
  412108:	440d      	add	r5, r1
  41210a:	f042 0101 	orr.w	r1, r2, #1
  41210e:	f8cc 300c 	str.w	r3, [ip, #12]
  412112:	4630      	mov	r0, r6
  412114:	f8c3 c008 	str.w	ip, [r3, #8]
  412118:	617d      	str	r5, [r7, #20]
  41211a:	613d      	str	r5, [r7, #16]
  41211c:	f8c5 e00c 	str.w	lr, [r5, #12]
  412120:	f8c5 e008 	str.w	lr, [r5, #8]
  412124:	6069      	str	r1, [r5, #4]
  412126:	50aa      	str	r2, [r5, r2]
  412128:	f000 fab0 	bl	41268c <__malloc_unlock>
  41212c:	e01f      	b.n	41216e <_malloc_r+0x192>
  41212e:	2910      	cmp	r1, #16
  412130:	d821      	bhi.n	412176 <_malloc_r+0x19a>
  412132:	f000 faa9 	bl	412688 <__malloc_lock>
  412136:	2510      	movs	r5, #16
  412138:	2306      	movs	r3, #6
  41213a:	2002      	movs	r0, #2
  41213c:	4f77      	ldr	r7, [pc, #476]	; (41231c <_malloc_r+0x340>)
  41213e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  412142:	685c      	ldr	r4, [r3, #4]
  412144:	f1a3 0208 	sub.w	r2, r3, #8
  412148:	4294      	cmp	r4, r2
  41214a:	f000 8138 	beq.w	4123be <_malloc_r+0x3e2>
  41214e:	6863      	ldr	r3, [r4, #4]
  412150:	68e1      	ldr	r1, [r4, #12]
  412152:	f023 0303 	bic.w	r3, r3, #3
  412156:	4423      	add	r3, r4
  412158:	685a      	ldr	r2, [r3, #4]
  41215a:	68a5      	ldr	r5, [r4, #8]
  41215c:	f042 0201 	orr.w	r2, r2, #1
  412160:	60e9      	str	r1, [r5, #12]
  412162:	4630      	mov	r0, r6
  412164:	608d      	str	r5, [r1, #8]
  412166:	605a      	str	r2, [r3, #4]
  412168:	f000 fa90 	bl	41268c <__malloc_unlock>
  41216c:	3408      	adds	r4, #8
  41216e:	4620      	mov	r0, r4
  412170:	b003      	add	sp, #12
  412172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  412176:	2400      	movs	r4, #0
  412178:	4620      	mov	r0, r4
  41217a:	230c      	movs	r3, #12
  41217c:	6033      	str	r3, [r6, #0]
  41217e:	b003      	add	sp, #12
  412180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  412184:	2180      	movs	r1, #128	; 0x80
  412186:	f04f 0e40 	mov.w	lr, #64	; 0x40
  41218a:	203f      	movs	r0, #63	; 0x3f
  41218c:	e748      	b.n	412020 <_malloc_r+0x44>
  41218e:	4670      	mov	r0, lr
  412190:	e75b      	b.n	41204a <_malloc_r+0x6e>
  412192:	4423      	add	r3, r4
  412194:	685a      	ldr	r2, [r3, #4]
  412196:	68e1      	ldr	r1, [r4, #12]
  412198:	e7df      	b.n	41215a <_malloc_r+0x17e>
  41219a:	4423      	add	r3, r4
  41219c:	685a      	ldr	r2, [r3, #4]
  41219e:	4630      	mov	r0, r6
  4121a0:	f042 0201 	orr.w	r2, r2, #1
  4121a4:	605a      	str	r2, [r3, #4]
  4121a6:	3408      	adds	r4, #8
  4121a8:	f000 fa70 	bl	41268c <__malloc_unlock>
  4121ac:	4620      	mov	r0, r4
  4121ae:	b003      	add	sp, #12
  4121b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4121b4:	68bc      	ldr	r4, [r7, #8]
  4121b6:	6863      	ldr	r3, [r4, #4]
  4121b8:	f023 0803 	bic.w	r8, r3, #3
  4121bc:	45a8      	cmp	r8, r5
  4121be:	d304      	bcc.n	4121ca <_malloc_r+0x1ee>
  4121c0:	ebc5 0308 	rsb	r3, r5, r8
  4121c4:	2b0f      	cmp	r3, #15
  4121c6:	f300 808c 	bgt.w	4122e2 <_malloc_r+0x306>
  4121ca:	4b55      	ldr	r3, [pc, #340]	; (412320 <_malloc_r+0x344>)
  4121cc:	f8df 9160 	ldr.w	r9, [pc, #352]	; 412330 <_malloc_r+0x354>
  4121d0:	681a      	ldr	r2, [r3, #0]
  4121d2:	f8d9 3000 	ldr.w	r3, [r9]
  4121d6:	442a      	add	r2, r5
  4121d8:	3301      	adds	r3, #1
  4121da:	eb04 0a08 	add.w	sl, r4, r8
  4121de:	f000 8160 	beq.w	4124a2 <_malloc_r+0x4c6>
  4121e2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4121e6:	320f      	adds	r2, #15
  4121e8:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4121ec:	f022 020f 	bic.w	r2, r2, #15
  4121f0:	4611      	mov	r1, r2
  4121f2:	4630      	mov	r0, r6
  4121f4:	9201      	str	r2, [sp, #4]
  4121f6:	f001 f89f 	bl	413338 <_sbrk_r>
  4121fa:	f1b0 3fff 	cmp.w	r0, #4294967295
  4121fe:	4683      	mov	fp, r0
  412200:	9a01      	ldr	r2, [sp, #4]
  412202:	f000 8158 	beq.w	4124b6 <_malloc_r+0x4da>
  412206:	4582      	cmp	sl, r0
  412208:	f200 80fc 	bhi.w	412404 <_malloc_r+0x428>
  41220c:	4b45      	ldr	r3, [pc, #276]	; (412324 <_malloc_r+0x348>)
  41220e:	45da      	cmp	sl, fp
  412210:	6819      	ldr	r1, [r3, #0]
  412212:	4411      	add	r1, r2
  412214:	6019      	str	r1, [r3, #0]
  412216:	f000 8153 	beq.w	4124c0 <_malloc_r+0x4e4>
  41221a:	f8d9 0000 	ldr.w	r0, [r9]
  41221e:	f8df e110 	ldr.w	lr, [pc, #272]	; 412330 <_malloc_r+0x354>
  412222:	3001      	adds	r0, #1
  412224:	bf1b      	ittet	ne
  412226:	ebca 0a0b 	rsbne	sl, sl, fp
  41222a:	4451      	addne	r1, sl
  41222c:	f8ce b000 	streq.w	fp, [lr]
  412230:	6019      	strne	r1, [r3, #0]
  412232:	f01b 0107 	ands.w	r1, fp, #7
  412236:	f000 8117 	beq.w	412468 <_malloc_r+0x48c>
  41223a:	f1c1 0008 	rsb	r0, r1, #8
  41223e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  412242:	4483      	add	fp, r0
  412244:	3108      	adds	r1, #8
  412246:	445a      	add	r2, fp
  412248:	f3c2 020b 	ubfx	r2, r2, #0, #12
  41224c:	ebc2 0901 	rsb	r9, r2, r1
  412250:	4649      	mov	r1, r9
  412252:	4630      	mov	r0, r6
  412254:	9301      	str	r3, [sp, #4]
  412256:	f001 f86f 	bl	413338 <_sbrk_r>
  41225a:	1c43      	adds	r3, r0, #1
  41225c:	9b01      	ldr	r3, [sp, #4]
  41225e:	f000 813f 	beq.w	4124e0 <_malloc_r+0x504>
  412262:	ebcb 0200 	rsb	r2, fp, r0
  412266:	444a      	add	r2, r9
  412268:	f042 0201 	orr.w	r2, r2, #1
  41226c:	6819      	ldr	r1, [r3, #0]
  41226e:	42bc      	cmp	r4, r7
  412270:	4449      	add	r1, r9
  412272:	f8c7 b008 	str.w	fp, [r7, #8]
  412276:	6019      	str	r1, [r3, #0]
  412278:	f8cb 2004 	str.w	r2, [fp, #4]
  41227c:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 412324 <_malloc_r+0x348>
  412280:	d016      	beq.n	4122b0 <_malloc_r+0x2d4>
  412282:	f1b8 0f0f 	cmp.w	r8, #15
  412286:	f240 80fd 	bls.w	412484 <_malloc_r+0x4a8>
  41228a:	6862      	ldr	r2, [r4, #4]
  41228c:	f1a8 030c 	sub.w	r3, r8, #12
  412290:	f023 0307 	bic.w	r3, r3, #7
  412294:	f002 0201 	and.w	r2, r2, #1
  412298:	18e0      	adds	r0, r4, r3
  41229a:	f04f 0e05 	mov.w	lr, #5
  41229e:	431a      	orrs	r2, r3
  4122a0:	2b0f      	cmp	r3, #15
  4122a2:	6062      	str	r2, [r4, #4]
  4122a4:	f8c0 e004 	str.w	lr, [r0, #4]
  4122a8:	f8c0 e008 	str.w	lr, [r0, #8]
  4122ac:	f200 811c 	bhi.w	4124e8 <_malloc_r+0x50c>
  4122b0:	4b1d      	ldr	r3, [pc, #116]	; (412328 <_malloc_r+0x34c>)
  4122b2:	68bc      	ldr	r4, [r7, #8]
  4122b4:	681a      	ldr	r2, [r3, #0]
  4122b6:	4291      	cmp	r1, r2
  4122b8:	bf88      	it	hi
  4122ba:	6019      	strhi	r1, [r3, #0]
  4122bc:	4b1b      	ldr	r3, [pc, #108]	; (41232c <_malloc_r+0x350>)
  4122be:	681a      	ldr	r2, [r3, #0]
  4122c0:	4291      	cmp	r1, r2
  4122c2:	6862      	ldr	r2, [r4, #4]
  4122c4:	bf88      	it	hi
  4122c6:	6019      	strhi	r1, [r3, #0]
  4122c8:	f022 0203 	bic.w	r2, r2, #3
  4122cc:	4295      	cmp	r5, r2
  4122ce:	eba2 0305 	sub.w	r3, r2, r5
  4122d2:	d801      	bhi.n	4122d8 <_malloc_r+0x2fc>
  4122d4:	2b0f      	cmp	r3, #15
  4122d6:	dc04      	bgt.n	4122e2 <_malloc_r+0x306>
  4122d8:	4630      	mov	r0, r6
  4122da:	f000 f9d7 	bl	41268c <__malloc_unlock>
  4122de:	2400      	movs	r4, #0
  4122e0:	e745      	b.n	41216e <_malloc_r+0x192>
  4122e2:	f045 0201 	orr.w	r2, r5, #1
  4122e6:	f043 0301 	orr.w	r3, r3, #1
  4122ea:	4425      	add	r5, r4
  4122ec:	6062      	str	r2, [r4, #4]
  4122ee:	4630      	mov	r0, r6
  4122f0:	60bd      	str	r5, [r7, #8]
  4122f2:	3408      	adds	r4, #8
  4122f4:	606b      	str	r3, [r5, #4]
  4122f6:	f000 f9c9 	bl	41268c <__malloc_unlock>
  4122fa:	4620      	mov	r0, r4
  4122fc:	b003      	add	sp, #12
  4122fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  412302:	2b14      	cmp	r3, #20
  412304:	d971      	bls.n	4123ea <_malloc_r+0x40e>
  412306:	2b54      	cmp	r3, #84	; 0x54
  412308:	f200 80a4 	bhi.w	412454 <_malloc_r+0x478>
  41230c:	0b28      	lsrs	r0, r5, #12
  41230e:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  412312:	ea4f 014e 	mov.w	r1, lr, lsl #1
  412316:	306e      	adds	r0, #110	; 0x6e
  412318:	e682      	b.n	412020 <_malloc_r+0x44>
  41231a:	bf00      	nop
  41231c:	20000648 	.word	0x20000648
  412320:	20004500 	.word	0x20004500
  412324:	20004504 	.word	0x20004504
  412328:	200044fc 	.word	0x200044fc
  41232c:	200044f8 	.word	0x200044f8
  412330:	20000a54 	.word	0x20000a54
  412334:	0a5a      	lsrs	r2, r3, #9
  412336:	2a04      	cmp	r2, #4
  412338:	d95e      	bls.n	4123f8 <_malloc_r+0x41c>
  41233a:	2a14      	cmp	r2, #20
  41233c:	f200 80b3 	bhi.w	4124a6 <_malloc_r+0x4ca>
  412340:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  412344:	0049      	lsls	r1, r1, #1
  412346:	325b      	adds	r2, #91	; 0x5b
  412348:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  41234c:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  412350:	f1ac 0c08 	sub.w	ip, ip, #8
  412354:	458c      	cmp	ip, r1
  412356:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 412530 <_malloc_r+0x554>
  41235a:	f000 8088 	beq.w	41246e <_malloc_r+0x492>
  41235e:	684a      	ldr	r2, [r1, #4]
  412360:	f022 0203 	bic.w	r2, r2, #3
  412364:	4293      	cmp	r3, r2
  412366:	d202      	bcs.n	41236e <_malloc_r+0x392>
  412368:	6889      	ldr	r1, [r1, #8]
  41236a:	458c      	cmp	ip, r1
  41236c:	d1f7      	bne.n	41235e <_malloc_r+0x382>
  41236e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  412372:	687a      	ldr	r2, [r7, #4]
  412374:	f8c4 c00c 	str.w	ip, [r4, #12]
  412378:	60a1      	str	r1, [r4, #8]
  41237a:	f8cc 4008 	str.w	r4, [ip, #8]
  41237e:	60cc      	str	r4, [r1, #12]
  412380:	e696      	b.n	4120b0 <_malloc_r+0xd4>
  412382:	f045 0701 	orr.w	r7, r5, #1
  412386:	f042 0301 	orr.w	r3, r2, #1
  41238a:	4425      	add	r5, r4
  41238c:	6067      	str	r7, [r4, #4]
  41238e:	4630      	mov	r0, r6
  412390:	614d      	str	r5, [r1, #20]
  412392:	610d      	str	r5, [r1, #16]
  412394:	f8c5 e00c 	str.w	lr, [r5, #12]
  412398:	f8c5 e008 	str.w	lr, [r5, #8]
  41239c:	606b      	str	r3, [r5, #4]
  41239e:	50aa      	str	r2, [r5, r2]
  4123a0:	3408      	adds	r4, #8
  4123a2:	f000 f973 	bl	41268c <__malloc_unlock>
  4123a6:	e6e2      	b.n	41216e <_malloc_r+0x192>
  4123a8:	684a      	ldr	r2, [r1, #4]
  4123aa:	e681      	b.n	4120b0 <_malloc_r+0xd4>
  4123ac:	f108 0801 	add.w	r8, r8, #1
  4123b0:	f018 0f03 	tst.w	r8, #3
  4123b4:	f10c 0c08 	add.w	ip, ip, #8
  4123b8:	f47f ae8c 	bne.w	4120d4 <_malloc_r+0xf8>
  4123bc:	e030      	b.n	412420 <_malloc_r+0x444>
  4123be:	68dc      	ldr	r4, [r3, #12]
  4123c0:	42a3      	cmp	r3, r4
  4123c2:	bf08      	it	eq
  4123c4:	3002      	addeq	r0, #2
  4123c6:	f43f ae40 	beq.w	41204a <_malloc_r+0x6e>
  4123ca:	e6c0      	b.n	41214e <_malloc_r+0x172>
  4123cc:	460c      	mov	r4, r1
  4123ce:	440b      	add	r3, r1
  4123d0:	685a      	ldr	r2, [r3, #4]
  4123d2:	68c9      	ldr	r1, [r1, #12]
  4123d4:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4123d8:	f042 0201 	orr.w	r2, r2, #1
  4123dc:	605a      	str	r2, [r3, #4]
  4123de:	4630      	mov	r0, r6
  4123e0:	60e9      	str	r1, [r5, #12]
  4123e2:	608d      	str	r5, [r1, #8]
  4123e4:	f000 f952 	bl	41268c <__malloc_unlock>
  4123e8:	e6c1      	b.n	41216e <_malloc_r+0x192>
  4123ea:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  4123ee:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  4123f2:	ea4f 014e 	mov.w	r1, lr, lsl #1
  4123f6:	e613      	b.n	412020 <_malloc_r+0x44>
  4123f8:	099a      	lsrs	r2, r3, #6
  4123fa:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4123fe:	0049      	lsls	r1, r1, #1
  412400:	3238      	adds	r2, #56	; 0x38
  412402:	e7a1      	b.n	412348 <_malloc_r+0x36c>
  412404:	42bc      	cmp	r4, r7
  412406:	4b4a      	ldr	r3, [pc, #296]	; (412530 <_malloc_r+0x554>)
  412408:	f43f af00 	beq.w	41220c <_malloc_r+0x230>
  41240c:	689c      	ldr	r4, [r3, #8]
  41240e:	6862      	ldr	r2, [r4, #4]
  412410:	f022 0203 	bic.w	r2, r2, #3
  412414:	e75a      	b.n	4122cc <_malloc_r+0x2f0>
  412416:	f859 3908 	ldr.w	r3, [r9], #-8
  41241a:	4599      	cmp	r9, r3
  41241c:	f040 8082 	bne.w	412524 <_malloc_r+0x548>
  412420:	f010 0f03 	tst.w	r0, #3
  412424:	f100 30ff 	add.w	r0, r0, #4294967295
  412428:	d1f5      	bne.n	412416 <_malloc_r+0x43a>
  41242a:	687b      	ldr	r3, [r7, #4]
  41242c:	ea23 0304 	bic.w	r3, r3, r4
  412430:	607b      	str	r3, [r7, #4]
  412432:	0064      	lsls	r4, r4, #1
  412434:	429c      	cmp	r4, r3
  412436:	f63f aebd 	bhi.w	4121b4 <_malloc_r+0x1d8>
  41243a:	2c00      	cmp	r4, #0
  41243c:	f43f aeba 	beq.w	4121b4 <_malloc_r+0x1d8>
  412440:	421c      	tst	r4, r3
  412442:	4640      	mov	r0, r8
  412444:	f47f ae42 	bne.w	4120cc <_malloc_r+0xf0>
  412448:	0064      	lsls	r4, r4, #1
  41244a:	421c      	tst	r4, r3
  41244c:	f100 0004 	add.w	r0, r0, #4
  412450:	d0fa      	beq.n	412448 <_malloc_r+0x46c>
  412452:	e63b      	b.n	4120cc <_malloc_r+0xf0>
  412454:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  412458:	d818      	bhi.n	41248c <_malloc_r+0x4b0>
  41245a:	0be8      	lsrs	r0, r5, #15
  41245c:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  412460:	ea4f 014e 	mov.w	r1, lr, lsl #1
  412464:	3077      	adds	r0, #119	; 0x77
  412466:	e5db      	b.n	412020 <_malloc_r+0x44>
  412468:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  41246c:	e6eb      	b.n	412246 <_malloc_r+0x26a>
  41246e:	2101      	movs	r1, #1
  412470:	f8d8 3004 	ldr.w	r3, [r8, #4]
  412474:	1092      	asrs	r2, r2, #2
  412476:	fa01 f202 	lsl.w	r2, r1, r2
  41247a:	431a      	orrs	r2, r3
  41247c:	f8c8 2004 	str.w	r2, [r8, #4]
  412480:	4661      	mov	r1, ip
  412482:	e777      	b.n	412374 <_malloc_r+0x398>
  412484:	2301      	movs	r3, #1
  412486:	f8cb 3004 	str.w	r3, [fp, #4]
  41248a:	e725      	b.n	4122d8 <_malloc_r+0x2fc>
  41248c:	f240 5254 	movw	r2, #1364	; 0x554
  412490:	4293      	cmp	r3, r2
  412492:	d820      	bhi.n	4124d6 <_malloc_r+0x4fa>
  412494:	0ca8      	lsrs	r0, r5, #18
  412496:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  41249a:	ea4f 014e 	mov.w	r1, lr, lsl #1
  41249e:	307c      	adds	r0, #124	; 0x7c
  4124a0:	e5be      	b.n	412020 <_malloc_r+0x44>
  4124a2:	3210      	adds	r2, #16
  4124a4:	e6a4      	b.n	4121f0 <_malloc_r+0x214>
  4124a6:	2a54      	cmp	r2, #84	; 0x54
  4124a8:	d826      	bhi.n	4124f8 <_malloc_r+0x51c>
  4124aa:	0b1a      	lsrs	r2, r3, #12
  4124ac:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4124b0:	0049      	lsls	r1, r1, #1
  4124b2:	326e      	adds	r2, #110	; 0x6e
  4124b4:	e748      	b.n	412348 <_malloc_r+0x36c>
  4124b6:	68bc      	ldr	r4, [r7, #8]
  4124b8:	6862      	ldr	r2, [r4, #4]
  4124ba:	f022 0203 	bic.w	r2, r2, #3
  4124be:	e705      	b.n	4122cc <_malloc_r+0x2f0>
  4124c0:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4124c4:	2800      	cmp	r0, #0
  4124c6:	f47f aea8 	bne.w	41221a <_malloc_r+0x23e>
  4124ca:	4442      	add	r2, r8
  4124cc:	68bb      	ldr	r3, [r7, #8]
  4124ce:	f042 0201 	orr.w	r2, r2, #1
  4124d2:	605a      	str	r2, [r3, #4]
  4124d4:	e6ec      	b.n	4122b0 <_malloc_r+0x2d4>
  4124d6:	21fe      	movs	r1, #254	; 0xfe
  4124d8:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  4124dc:	207e      	movs	r0, #126	; 0x7e
  4124de:	e59f      	b.n	412020 <_malloc_r+0x44>
  4124e0:	2201      	movs	r2, #1
  4124e2:	f04f 0900 	mov.w	r9, #0
  4124e6:	e6c1      	b.n	41226c <_malloc_r+0x290>
  4124e8:	f104 0108 	add.w	r1, r4, #8
  4124ec:	4630      	mov	r0, r6
  4124ee:	f7fe fea5 	bl	41123c <_free_r>
  4124f2:	f8d9 1000 	ldr.w	r1, [r9]
  4124f6:	e6db      	b.n	4122b0 <_malloc_r+0x2d4>
  4124f8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4124fc:	d805      	bhi.n	41250a <_malloc_r+0x52e>
  4124fe:	0bda      	lsrs	r2, r3, #15
  412500:	f102 0178 	add.w	r1, r2, #120	; 0x78
  412504:	0049      	lsls	r1, r1, #1
  412506:	3277      	adds	r2, #119	; 0x77
  412508:	e71e      	b.n	412348 <_malloc_r+0x36c>
  41250a:	f240 5154 	movw	r1, #1364	; 0x554
  41250e:	428a      	cmp	r2, r1
  412510:	d805      	bhi.n	41251e <_malloc_r+0x542>
  412512:	0c9a      	lsrs	r2, r3, #18
  412514:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  412518:	0049      	lsls	r1, r1, #1
  41251a:	327c      	adds	r2, #124	; 0x7c
  41251c:	e714      	b.n	412348 <_malloc_r+0x36c>
  41251e:	21fe      	movs	r1, #254	; 0xfe
  412520:	227e      	movs	r2, #126	; 0x7e
  412522:	e711      	b.n	412348 <_malloc_r+0x36c>
  412524:	687b      	ldr	r3, [r7, #4]
  412526:	e784      	b.n	412432 <_malloc_r+0x456>
  412528:	08e8      	lsrs	r0, r5, #3
  41252a:	1c43      	adds	r3, r0, #1
  41252c:	005b      	lsls	r3, r3, #1
  41252e:	e605      	b.n	41213c <_malloc_r+0x160>
  412530:	20000648 	.word	0x20000648

00412534 <memchr>:
  412534:	0783      	lsls	r3, r0, #30
  412536:	b470      	push	{r4, r5, r6}
  412538:	b2cd      	uxtb	r5, r1
  41253a:	d03d      	beq.n	4125b8 <memchr+0x84>
  41253c:	1e53      	subs	r3, r2, #1
  41253e:	b302      	cbz	r2, 412582 <memchr+0x4e>
  412540:	7802      	ldrb	r2, [r0, #0]
  412542:	42aa      	cmp	r2, r5
  412544:	d01e      	beq.n	412584 <memchr+0x50>
  412546:	1c42      	adds	r2, r0, #1
  412548:	e004      	b.n	412554 <memchr+0x20>
  41254a:	b1d3      	cbz	r3, 412582 <memchr+0x4e>
  41254c:	7804      	ldrb	r4, [r0, #0]
  41254e:	3b01      	subs	r3, #1
  412550:	42ac      	cmp	r4, r5
  412552:	d017      	beq.n	412584 <memchr+0x50>
  412554:	f012 0f03 	tst.w	r2, #3
  412558:	4610      	mov	r0, r2
  41255a:	f102 0201 	add.w	r2, r2, #1
  41255e:	d1f4      	bne.n	41254a <memchr+0x16>
  412560:	2b03      	cmp	r3, #3
  412562:	d811      	bhi.n	412588 <memchr+0x54>
  412564:	b353      	cbz	r3, 4125bc <memchr+0x88>
  412566:	7802      	ldrb	r2, [r0, #0]
  412568:	42aa      	cmp	r2, r5
  41256a:	d00b      	beq.n	412584 <memchr+0x50>
  41256c:	4403      	add	r3, r0
  41256e:	1c42      	adds	r2, r0, #1
  412570:	e002      	b.n	412578 <memchr+0x44>
  412572:	7801      	ldrb	r1, [r0, #0]
  412574:	42a9      	cmp	r1, r5
  412576:	d005      	beq.n	412584 <memchr+0x50>
  412578:	4293      	cmp	r3, r2
  41257a:	4610      	mov	r0, r2
  41257c:	f102 0201 	add.w	r2, r2, #1
  412580:	d1f7      	bne.n	412572 <memchr+0x3e>
  412582:	2000      	movs	r0, #0
  412584:	bc70      	pop	{r4, r5, r6}
  412586:	4770      	bx	lr
  412588:	4604      	mov	r4, r0
  41258a:	020e      	lsls	r6, r1, #8
  41258c:	f406 467f 	and.w	r6, r6, #65280	; 0xff00
  412590:	432e      	orrs	r6, r5
  412592:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  412596:	6822      	ldr	r2, [r4, #0]
  412598:	4620      	mov	r0, r4
  41259a:	4072      	eors	r2, r6
  41259c:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
  4125a0:	ea21 0202 	bic.w	r2, r1, r2
  4125a4:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4125a8:	f104 0404 	add.w	r4, r4, #4
  4125ac:	d1db      	bne.n	412566 <memchr+0x32>
  4125ae:	3b04      	subs	r3, #4
  4125b0:	2b03      	cmp	r3, #3
  4125b2:	4620      	mov	r0, r4
  4125b4:	d8ef      	bhi.n	412596 <memchr+0x62>
  4125b6:	e7d5      	b.n	412564 <memchr+0x30>
  4125b8:	4613      	mov	r3, r2
  4125ba:	e7d1      	b.n	412560 <memchr+0x2c>
  4125bc:	4618      	mov	r0, r3
  4125be:	e7e1      	b.n	412584 <memchr+0x50>

004125c0 <memmove>:
  4125c0:	4288      	cmp	r0, r1
  4125c2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4125c4:	d90d      	bls.n	4125e2 <memmove+0x22>
  4125c6:	188b      	adds	r3, r1, r2
  4125c8:	4298      	cmp	r0, r3
  4125ca:	d20a      	bcs.n	4125e2 <memmove+0x22>
  4125cc:	1881      	adds	r1, r0, r2
  4125ce:	2a00      	cmp	r2, #0
  4125d0:	d051      	beq.n	412676 <memmove+0xb6>
  4125d2:	1a9a      	subs	r2, r3, r2
  4125d4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4125d8:	4293      	cmp	r3, r2
  4125da:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4125de:	d1f9      	bne.n	4125d4 <memmove+0x14>
  4125e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4125e2:	2a0f      	cmp	r2, #15
  4125e4:	d948      	bls.n	412678 <memmove+0xb8>
  4125e6:	ea41 0300 	orr.w	r3, r1, r0
  4125ea:	079b      	lsls	r3, r3, #30
  4125ec:	d146      	bne.n	41267c <memmove+0xbc>
  4125ee:	4615      	mov	r5, r2
  4125f0:	f100 0410 	add.w	r4, r0, #16
  4125f4:	f101 0310 	add.w	r3, r1, #16
  4125f8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4125fc:	3d10      	subs	r5, #16
  4125fe:	f844 6c10 	str.w	r6, [r4, #-16]
  412602:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  412606:	2d0f      	cmp	r5, #15
  412608:	f844 6c0c 	str.w	r6, [r4, #-12]
  41260c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  412610:	f104 0410 	add.w	r4, r4, #16
  412614:	f844 6c18 	str.w	r6, [r4, #-24]
  412618:	f853 6c04 	ldr.w	r6, [r3, #-4]
  41261c:	f103 0310 	add.w	r3, r3, #16
  412620:	f844 6c14 	str.w	r6, [r4, #-20]
  412624:	d8e8      	bhi.n	4125f8 <memmove+0x38>
  412626:	f1a2 0310 	sub.w	r3, r2, #16
  41262a:	f023 030f 	bic.w	r3, r3, #15
  41262e:	f002 0e0f 	and.w	lr, r2, #15
  412632:	3310      	adds	r3, #16
  412634:	f1be 0f03 	cmp.w	lr, #3
  412638:	4419      	add	r1, r3
  41263a:	4403      	add	r3, r0
  41263c:	d921      	bls.n	412682 <memmove+0xc2>
  41263e:	460e      	mov	r6, r1
  412640:	4674      	mov	r4, lr
  412642:	1f1d      	subs	r5, r3, #4
  412644:	f856 7b04 	ldr.w	r7, [r6], #4
  412648:	3c04      	subs	r4, #4
  41264a:	2c03      	cmp	r4, #3
  41264c:	f845 7f04 	str.w	r7, [r5, #4]!
  412650:	d8f8      	bhi.n	412644 <memmove+0x84>
  412652:	f1ae 0404 	sub.w	r4, lr, #4
  412656:	f024 0403 	bic.w	r4, r4, #3
  41265a:	3404      	adds	r4, #4
  41265c:	4423      	add	r3, r4
  41265e:	4421      	add	r1, r4
  412660:	f002 0203 	and.w	r2, r2, #3
  412664:	b162      	cbz	r2, 412680 <memmove+0xc0>
  412666:	3b01      	subs	r3, #1
  412668:	440a      	add	r2, r1
  41266a:	f811 4b01 	ldrb.w	r4, [r1], #1
  41266e:	428a      	cmp	r2, r1
  412670:	f803 4f01 	strb.w	r4, [r3, #1]!
  412674:	d1f9      	bne.n	41266a <memmove+0xaa>
  412676:	bdf0      	pop	{r4, r5, r6, r7, pc}
  412678:	4603      	mov	r3, r0
  41267a:	e7f3      	b.n	412664 <memmove+0xa4>
  41267c:	4603      	mov	r3, r0
  41267e:	e7f2      	b.n	412666 <memmove+0xa6>
  412680:	bdf0      	pop	{r4, r5, r6, r7, pc}
  412682:	4672      	mov	r2, lr
  412684:	e7ee      	b.n	412664 <memmove+0xa4>
  412686:	bf00      	nop

00412688 <__malloc_lock>:
  412688:	4770      	bx	lr
  41268a:	bf00      	nop

0041268c <__malloc_unlock>:
  41268c:	4770      	bx	lr
  41268e:	bf00      	nop

00412690 <_Balloc>:
  412690:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  412692:	b570      	push	{r4, r5, r6, lr}
  412694:	4605      	mov	r5, r0
  412696:	460c      	mov	r4, r1
  412698:	b152      	cbz	r2, 4126b0 <_Balloc+0x20>
  41269a:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
  41269e:	b18b      	cbz	r3, 4126c4 <_Balloc+0x34>
  4126a0:	6819      	ldr	r1, [r3, #0]
  4126a2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  4126a6:	2200      	movs	r2, #0
  4126a8:	4618      	mov	r0, r3
  4126aa:	611a      	str	r2, [r3, #16]
  4126ac:	60da      	str	r2, [r3, #12]
  4126ae:	bd70      	pop	{r4, r5, r6, pc}
  4126b0:	2221      	movs	r2, #33	; 0x21
  4126b2:	2104      	movs	r1, #4
  4126b4:	f001 f810 	bl	4136d8 <_calloc_r>
  4126b8:	64e8      	str	r0, [r5, #76]	; 0x4c
  4126ba:	4602      	mov	r2, r0
  4126bc:	2800      	cmp	r0, #0
  4126be:	d1ec      	bne.n	41269a <_Balloc+0xa>
  4126c0:	2000      	movs	r0, #0
  4126c2:	bd70      	pop	{r4, r5, r6, pc}
  4126c4:	2101      	movs	r1, #1
  4126c6:	fa01 f604 	lsl.w	r6, r1, r4
  4126ca:	1d72      	adds	r2, r6, #5
  4126cc:	4628      	mov	r0, r5
  4126ce:	0092      	lsls	r2, r2, #2
  4126d0:	f001 f802 	bl	4136d8 <_calloc_r>
  4126d4:	4603      	mov	r3, r0
  4126d6:	2800      	cmp	r0, #0
  4126d8:	d0f2      	beq.n	4126c0 <_Balloc+0x30>
  4126da:	6044      	str	r4, [r0, #4]
  4126dc:	6086      	str	r6, [r0, #8]
  4126de:	e7e2      	b.n	4126a6 <_Balloc+0x16>

004126e0 <_Bfree>:
  4126e0:	b131      	cbz	r1, 4126f0 <_Bfree+0x10>
  4126e2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4126e4:	684a      	ldr	r2, [r1, #4]
  4126e6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4126ea:	6008      	str	r0, [r1, #0]
  4126ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4126f0:	4770      	bx	lr
  4126f2:	bf00      	nop

004126f4 <__multadd>:
  4126f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4126f6:	460c      	mov	r4, r1
  4126f8:	4605      	mov	r5, r0
  4126fa:	690e      	ldr	r6, [r1, #16]
  4126fc:	b083      	sub	sp, #12
  4126fe:	f101 0e14 	add.w	lr, r1, #20
  412702:	2700      	movs	r7, #0
  412704:	f8de 0000 	ldr.w	r0, [lr]
  412708:	3701      	adds	r7, #1
  41270a:	b281      	uxth	r1, r0
  41270c:	fb02 3101 	mla	r1, r2, r1, r3
  412710:	0c00      	lsrs	r0, r0, #16
  412712:	0c0b      	lsrs	r3, r1, #16
  412714:	fb02 3300 	mla	r3, r2, r0, r3
  412718:	b289      	uxth	r1, r1
  41271a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  41271e:	42be      	cmp	r6, r7
  412720:	f84e 1b04 	str.w	r1, [lr], #4
  412724:	ea4f 4313 	mov.w	r3, r3, lsr #16
  412728:	dcec      	bgt.n	412704 <__multadd+0x10>
  41272a:	b13b      	cbz	r3, 41273c <__multadd+0x48>
  41272c:	68a2      	ldr	r2, [r4, #8]
  41272e:	4296      	cmp	r6, r2
  412730:	da07      	bge.n	412742 <__multadd+0x4e>
  412732:	eb04 0286 	add.w	r2, r4, r6, lsl #2
  412736:	3601      	adds	r6, #1
  412738:	6153      	str	r3, [r2, #20]
  41273a:	6126      	str	r6, [r4, #16]
  41273c:	4620      	mov	r0, r4
  41273e:	b003      	add	sp, #12
  412740:	bdf0      	pop	{r4, r5, r6, r7, pc}
  412742:	6861      	ldr	r1, [r4, #4]
  412744:	4628      	mov	r0, r5
  412746:	3101      	adds	r1, #1
  412748:	9301      	str	r3, [sp, #4]
  41274a:	f7ff ffa1 	bl	412690 <_Balloc>
  41274e:	4607      	mov	r7, r0
  412750:	6922      	ldr	r2, [r4, #16]
  412752:	f104 010c 	add.w	r1, r4, #12
  412756:	3202      	adds	r2, #2
  412758:	0092      	lsls	r2, r2, #2
  41275a:	300c      	adds	r0, #12
  41275c:	f7f9 f988 	bl	40ba70 <memcpy>
  412760:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  412762:	6861      	ldr	r1, [r4, #4]
  412764:	9b01      	ldr	r3, [sp, #4]
  412766:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  41276a:	6020      	str	r0, [r4, #0]
  41276c:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  412770:	463c      	mov	r4, r7
  412772:	e7de      	b.n	412732 <__multadd+0x3e>

00412774 <__s2b>:
  412774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  412778:	4c23      	ldr	r4, [pc, #140]	; (412808 <__s2b+0x94>)
  41277a:	461f      	mov	r7, r3
  41277c:	3308      	adds	r3, #8
  41277e:	fb84 4e03 	smull	r4, lr, r4, r3
  412782:	17db      	asrs	r3, r3, #31
  412784:	ebc3 0e6e 	rsb	lr, r3, lr, asr #1
  412788:	f1be 0f01 	cmp.w	lr, #1
  41278c:	4606      	mov	r6, r0
  41278e:	460c      	mov	r4, r1
  412790:	4690      	mov	r8, r2
  412792:	9d08      	ldr	r5, [sp, #32]
  412794:	dd35      	ble.n	412802 <__s2b+0x8e>
  412796:	2301      	movs	r3, #1
  412798:	2100      	movs	r1, #0
  41279a:	005b      	lsls	r3, r3, #1
  41279c:	459e      	cmp	lr, r3
  41279e:	f101 0101 	add.w	r1, r1, #1
  4127a2:	dcfa      	bgt.n	41279a <__s2b+0x26>
  4127a4:	4630      	mov	r0, r6
  4127a6:	f7ff ff73 	bl	412690 <_Balloc>
  4127aa:	2301      	movs	r3, #1
  4127ac:	f1b8 0f09 	cmp.w	r8, #9
  4127b0:	6145      	str	r5, [r0, #20]
  4127b2:	6103      	str	r3, [r0, #16]
  4127b4:	dd21      	ble.n	4127fa <__s2b+0x86>
  4127b6:	f104 0909 	add.w	r9, r4, #9
  4127ba:	464d      	mov	r5, r9
  4127bc:	4444      	add	r4, r8
  4127be:	f815 3b01 	ldrb.w	r3, [r5], #1
  4127c2:	4601      	mov	r1, r0
  4127c4:	3b30      	subs	r3, #48	; 0x30
  4127c6:	220a      	movs	r2, #10
  4127c8:	4630      	mov	r0, r6
  4127ca:	f7ff ff93 	bl	4126f4 <__multadd>
  4127ce:	42a5      	cmp	r5, r4
  4127d0:	d1f5      	bne.n	4127be <__s2b+0x4a>
  4127d2:	eb09 0408 	add.w	r4, r9, r8
  4127d6:	3c08      	subs	r4, #8
  4127d8:	4547      	cmp	r7, r8
  4127da:	dd0c      	ble.n	4127f6 <__s2b+0x82>
  4127dc:	ebc8 0707 	rsb	r7, r8, r7
  4127e0:	4427      	add	r7, r4
  4127e2:	f814 3b01 	ldrb.w	r3, [r4], #1
  4127e6:	4601      	mov	r1, r0
  4127e8:	3b30      	subs	r3, #48	; 0x30
  4127ea:	220a      	movs	r2, #10
  4127ec:	4630      	mov	r0, r6
  4127ee:	f7ff ff81 	bl	4126f4 <__multadd>
  4127f2:	42a7      	cmp	r7, r4
  4127f4:	d1f5      	bne.n	4127e2 <__s2b+0x6e>
  4127f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4127fa:	340a      	adds	r4, #10
  4127fc:	f04f 0809 	mov.w	r8, #9
  412800:	e7ea      	b.n	4127d8 <__s2b+0x64>
  412802:	2100      	movs	r1, #0
  412804:	e7ce      	b.n	4127a4 <__s2b+0x30>
  412806:	bf00      	nop
  412808:	38e38e39 	.word	0x38e38e39

0041280c <__hi0bits>:
  41280c:	0c03      	lsrs	r3, r0, #16
  41280e:	041b      	lsls	r3, r3, #16
  412810:	b9b3      	cbnz	r3, 412840 <__hi0bits+0x34>
  412812:	0400      	lsls	r0, r0, #16
  412814:	2310      	movs	r3, #16
  412816:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  41281a:	bf04      	itt	eq
  41281c:	0200      	lsleq	r0, r0, #8
  41281e:	3308      	addeq	r3, #8
  412820:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  412824:	bf04      	itt	eq
  412826:	0100      	lsleq	r0, r0, #4
  412828:	3304      	addeq	r3, #4
  41282a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  41282e:	bf04      	itt	eq
  412830:	0080      	lsleq	r0, r0, #2
  412832:	3302      	addeq	r3, #2
  412834:	2800      	cmp	r0, #0
  412836:	db07      	blt.n	412848 <__hi0bits+0x3c>
  412838:	0042      	lsls	r2, r0, #1
  41283a:	d403      	bmi.n	412844 <__hi0bits+0x38>
  41283c:	2020      	movs	r0, #32
  41283e:	4770      	bx	lr
  412840:	2300      	movs	r3, #0
  412842:	e7e8      	b.n	412816 <__hi0bits+0xa>
  412844:	1c58      	adds	r0, r3, #1
  412846:	4770      	bx	lr
  412848:	4618      	mov	r0, r3
  41284a:	4770      	bx	lr

0041284c <__lo0bits>:
  41284c:	6803      	ldr	r3, [r0, #0]
  41284e:	f013 0207 	ands.w	r2, r3, #7
  412852:	d007      	beq.n	412864 <__lo0bits+0x18>
  412854:	07d9      	lsls	r1, r3, #31
  412856:	d420      	bmi.n	41289a <__lo0bits+0x4e>
  412858:	079a      	lsls	r2, r3, #30
  41285a:	d420      	bmi.n	41289e <__lo0bits+0x52>
  41285c:	089b      	lsrs	r3, r3, #2
  41285e:	6003      	str	r3, [r0, #0]
  412860:	2002      	movs	r0, #2
  412862:	4770      	bx	lr
  412864:	b299      	uxth	r1, r3
  412866:	b909      	cbnz	r1, 41286c <__lo0bits+0x20>
  412868:	0c1b      	lsrs	r3, r3, #16
  41286a:	2210      	movs	r2, #16
  41286c:	f013 0fff 	tst.w	r3, #255	; 0xff
  412870:	bf04      	itt	eq
  412872:	0a1b      	lsreq	r3, r3, #8
  412874:	3208      	addeq	r2, #8
  412876:	0719      	lsls	r1, r3, #28
  412878:	bf04      	itt	eq
  41287a:	091b      	lsreq	r3, r3, #4
  41287c:	3204      	addeq	r2, #4
  41287e:	0799      	lsls	r1, r3, #30
  412880:	bf04      	itt	eq
  412882:	089b      	lsreq	r3, r3, #2
  412884:	3202      	addeq	r2, #2
  412886:	07d9      	lsls	r1, r3, #31
  412888:	d404      	bmi.n	412894 <__lo0bits+0x48>
  41288a:	085b      	lsrs	r3, r3, #1
  41288c:	d101      	bne.n	412892 <__lo0bits+0x46>
  41288e:	2020      	movs	r0, #32
  412890:	4770      	bx	lr
  412892:	3201      	adds	r2, #1
  412894:	6003      	str	r3, [r0, #0]
  412896:	4610      	mov	r0, r2
  412898:	4770      	bx	lr
  41289a:	2000      	movs	r0, #0
  41289c:	4770      	bx	lr
  41289e:	085b      	lsrs	r3, r3, #1
  4128a0:	6003      	str	r3, [r0, #0]
  4128a2:	2001      	movs	r0, #1
  4128a4:	4770      	bx	lr
  4128a6:	bf00      	nop

004128a8 <__i2b>:
  4128a8:	b510      	push	{r4, lr}
  4128aa:	460c      	mov	r4, r1
  4128ac:	2101      	movs	r1, #1
  4128ae:	f7ff feef 	bl	412690 <_Balloc>
  4128b2:	2201      	movs	r2, #1
  4128b4:	6144      	str	r4, [r0, #20]
  4128b6:	6102      	str	r2, [r0, #16]
  4128b8:	bd10      	pop	{r4, pc}
  4128ba:	bf00      	nop

004128bc <__multiply>:
  4128bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4128c0:	690d      	ldr	r5, [r1, #16]
  4128c2:	6916      	ldr	r6, [r2, #16]
  4128c4:	b085      	sub	sp, #20
  4128c6:	42b5      	cmp	r5, r6
  4128c8:	460c      	mov	r4, r1
  4128ca:	4691      	mov	r9, r2
  4128cc:	da04      	bge.n	4128d8 <__multiply+0x1c>
  4128ce:	462a      	mov	r2, r5
  4128d0:	464c      	mov	r4, r9
  4128d2:	4635      	mov	r5, r6
  4128d4:	4689      	mov	r9, r1
  4128d6:	4616      	mov	r6, r2
  4128d8:	68a3      	ldr	r3, [r4, #8]
  4128da:	eb05 0806 	add.w	r8, r5, r6
  4128de:	6861      	ldr	r1, [r4, #4]
  4128e0:	4598      	cmp	r8, r3
  4128e2:	bfc8      	it	gt
  4128e4:	3101      	addgt	r1, #1
  4128e6:	f7ff fed3 	bl	412690 <_Balloc>
  4128ea:	f100 0a14 	add.w	sl, r0, #20
  4128ee:	eb0a 0b88 	add.w	fp, sl, r8, lsl #2
  4128f2:	45da      	cmp	sl, fp
  4128f4:	9001      	str	r0, [sp, #4]
  4128f6:	d205      	bcs.n	412904 <__multiply+0x48>
  4128f8:	4653      	mov	r3, sl
  4128fa:	2100      	movs	r1, #0
  4128fc:	f843 1b04 	str.w	r1, [r3], #4
  412900:	459b      	cmp	fp, r3
  412902:	d8fb      	bhi.n	4128fc <__multiply+0x40>
  412904:	f109 0914 	add.w	r9, r9, #20
  412908:	eb09 0386 	add.w	r3, r9, r6, lsl #2
  41290c:	f104 0214 	add.w	r2, r4, #20
  412910:	4599      	cmp	r9, r3
  412912:	eb02 0c85 	add.w	ip, r2, r5, lsl #2
  412916:	d259      	bcs.n	4129cc <__multiply+0x110>
  412918:	f8cd b008 	str.w	fp, [sp, #8]
  41291c:	f8cd 800c 	str.w	r8, [sp, #12]
  412920:	469b      	mov	fp, r3
  412922:	4690      	mov	r8, r2
  412924:	f859 7b04 	ldr.w	r7, [r9], #4
  412928:	fa1f fe87 	uxth.w	lr, r7
  41292c:	f1be 0f00 	cmp.w	lr, #0
  412930:	d01f      	beq.n	412972 <__multiply+0xb6>
  412932:	4647      	mov	r7, r8
  412934:	4656      	mov	r6, sl
  412936:	2100      	movs	r1, #0
  412938:	e000      	b.n	41293c <__multiply+0x80>
  41293a:	4606      	mov	r6, r0
  41293c:	4630      	mov	r0, r6
  41293e:	f857 5b04 	ldr.w	r5, [r7], #4
  412942:	6834      	ldr	r4, [r6, #0]
  412944:	b2ab      	uxth	r3, r5
  412946:	b2a2      	uxth	r2, r4
  412948:	fb0e 2203 	mla	r2, lr, r3, r2
  41294c:	0c2d      	lsrs	r5, r5, #16
  41294e:	0c24      	lsrs	r4, r4, #16
  412950:	fb0e 4405 	mla	r4, lr, r5, r4
  412954:	1853      	adds	r3, r2, r1
  412956:	eb04 4113 	add.w	r1, r4, r3, lsr #16
  41295a:	b29a      	uxth	r2, r3
  41295c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  412960:	45bc      	cmp	ip, r7
  412962:	ea4f 4111 	mov.w	r1, r1, lsr #16
  412966:	f840 2b04 	str.w	r2, [r0], #4
  41296a:	d8e6      	bhi.n	41293a <__multiply+0x7e>
  41296c:	6071      	str	r1, [r6, #4]
  41296e:	f859 7c04 	ldr.w	r7, [r9, #-4]
  412972:	0c3f      	lsrs	r7, r7, #16
  412974:	d022      	beq.n	4129bc <__multiply+0x100>
  412976:	f8da 3000 	ldr.w	r3, [sl]
  41297a:	2200      	movs	r2, #0
  41297c:	4655      	mov	r5, sl
  41297e:	461e      	mov	r6, r3
  412980:	4640      	mov	r0, r8
  412982:	4696      	mov	lr, r2
  412984:	e000      	b.n	412988 <__multiply+0xcc>
  412986:	4625      	mov	r5, r4
  412988:	462c      	mov	r4, r5
  41298a:	8802      	ldrh	r2, [r0, #0]
  41298c:	0c36      	lsrs	r6, r6, #16
  41298e:	fb07 6602 	mla	r6, r7, r2, r6
  412992:	b299      	uxth	r1, r3
  412994:	eb06 020e 	add.w	r2, r6, lr
  412998:	ea41 4302 	orr.w	r3, r1, r2, lsl #16
  41299c:	f844 3b04 	str.w	r3, [r4], #4
  4129a0:	f850 1b04 	ldr.w	r1, [r0], #4
  4129a4:	686e      	ldr	r6, [r5, #4]
  4129a6:	0c09      	lsrs	r1, r1, #16
  4129a8:	b2b3      	uxth	r3, r6
  4129aa:	fb07 3101 	mla	r1, r7, r1, r3
  4129ae:	4584      	cmp	ip, r0
  4129b0:	eb01 4312 	add.w	r3, r1, r2, lsr #16
  4129b4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  4129b8:	d8e5      	bhi.n	412986 <__multiply+0xca>
  4129ba:	606b      	str	r3, [r5, #4]
  4129bc:	45cb      	cmp	fp, r9
  4129be:	f10a 0a04 	add.w	sl, sl, #4
  4129c2:	d8af      	bhi.n	412924 <__multiply+0x68>
  4129c4:	f8dd b008 	ldr.w	fp, [sp, #8]
  4129c8:	f8dd 800c 	ldr.w	r8, [sp, #12]
  4129cc:	f1b8 0f00 	cmp.w	r8, #0
  4129d0:	dd0b      	ble.n	4129ea <__multiply+0x12e>
  4129d2:	f85b 3c04 	ldr.w	r3, [fp, #-4]
  4129d6:	f1ab 0b04 	sub.w	fp, fp, #4
  4129da:	b11b      	cbz	r3, 4129e4 <__multiply+0x128>
  4129dc:	e005      	b.n	4129ea <__multiply+0x12e>
  4129de:	f85b 3d04 	ldr.w	r3, [fp, #-4]!
  4129e2:	b913      	cbnz	r3, 4129ea <__multiply+0x12e>
  4129e4:	f1b8 0801 	subs.w	r8, r8, #1
  4129e8:	d1f9      	bne.n	4129de <__multiply+0x122>
  4129ea:	9801      	ldr	r0, [sp, #4]
  4129ec:	f8c0 8010 	str.w	r8, [r0, #16]
  4129f0:	b005      	add	sp, #20
  4129f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4129f6:	bf00      	nop

004129f8 <__pow5mult>:
  4129f8:	f012 0303 	ands.w	r3, r2, #3
  4129fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  412a00:	4614      	mov	r4, r2
  412a02:	4607      	mov	r7, r0
  412a04:	d12e      	bne.n	412a64 <__pow5mult+0x6c>
  412a06:	460e      	mov	r6, r1
  412a08:	10a4      	asrs	r4, r4, #2
  412a0a:	d01c      	beq.n	412a46 <__pow5mult+0x4e>
  412a0c:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  412a0e:	b395      	cbz	r5, 412a76 <__pow5mult+0x7e>
  412a10:	07e3      	lsls	r3, r4, #31
  412a12:	f04f 0800 	mov.w	r8, #0
  412a16:	d406      	bmi.n	412a26 <__pow5mult+0x2e>
  412a18:	1064      	asrs	r4, r4, #1
  412a1a:	d014      	beq.n	412a46 <__pow5mult+0x4e>
  412a1c:	6828      	ldr	r0, [r5, #0]
  412a1e:	b1a8      	cbz	r0, 412a4c <__pow5mult+0x54>
  412a20:	4605      	mov	r5, r0
  412a22:	07e3      	lsls	r3, r4, #31
  412a24:	d5f8      	bpl.n	412a18 <__pow5mult+0x20>
  412a26:	462a      	mov	r2, r5
  412a28:	4631      	mov	r1, r6
  412a2a:	4638      	mov	r0, r7
  412a2c:	f7ff ff46 	bl	4128bc <__multiply>
  412a30:	b1b6      	cbz	r6, 412a60 <__pow5mult+0x68>
  412a32:	6872      	ldr	r2, [r6, #4]
  412a34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  412a36:	1064      	asrs	r4, r4, #1
  412a38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  412a3c:	6031      	str	r1, [r6, #0]
  412a3e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  412a42:	4606      	mov	r6, r0
  412a44:	d1ea      	bne.n	412a1c <__pow5mult+0x24>
  412a46:	4630      	mov	r0, r6
  412a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  412a4c:	462a      	mov	r2, r5
  412a4e:	4629      	mov	r1, r5
  412a50:	4638      	mov	r0, r7
  412a52:	f7ff ff33 	bl	4128bc <__multiply>
  412a56:	6028      	str	r0, [r5, #0]
  412a58:	f8c0 8000 	str.w	r8, [r0]
  412a5c:	4605      	mov	r5, r0
  412a5e:	e7e0      	b.n	412a22 <__pow5mult+0x2a>
  412a60:	4606      	mov	r6, r0
  412a62:	e7d9      	b.n	412a18 <__pow5mult+0x20>
  412a64:	4a0b      	ldr	r2, [pc, #44]	; (412a94 <__pow5mult+0x9c>)
  412a66:	3b01      	subs	r3, #1
  412a68:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  412a6c:	2300      	movs	r3, #0
  412a6e:	f7ff fe41 	bl	4126f4 <__multadd>
  412a72:	4606      	mov	r6, r0
  412a74:	e7c8      	b.n	412a08 <__pow5mult+0x10>
  412a76:	2101      	movs	r1, #1
  412a78:	4638      	mov	r0, r7
  412a7a:	f7ff fe09 	bl	412690 <_Balloc>
  412a7e:	f240 2171 	movw	r1, #625	; 0x271
  412a82:	2201      	movs	r2, #1
  412a84:	2300      	movs	r3, #0
  412a86:	6141      	str	r1, [r0, #20]
  412a88:	6102      	str	r2, [r0, #16]
  412a8a:	4605      	mov	r5, r0
  412a8c:	64b8      	str	r0, [r7, #72]	; 0x48
  412a8e:	6003      	str	r3, [r0, #0]
  412a90:	e7be      	b.n	412a10 <__pow5mult+0x18>
  412a92:	bf00      	nop
  412a94:	00415040 	.word	0x00415040

00412a98 <__lshift>:
  412a98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  412a9c:	690b      	ldr	r3, [r1, #16]
  412a9e:	1154      	asrs	r4, r2, #5
  412aa0:	eb04 0803 	add.w	r8, r4, r3
  412aa4:	688b      	ldr	r3, [r1, #8]
  412aa6:	f108 0501 	add.w	r5, r8, #1
  412aaa:	429d      	cmp	r5, r3
  412aac:	460e      	mov	r6, r1
  412aae:	4691      	mov	r9, r2
  412ab0:	4683      	mov	fp, r0
  412ab2:	6849      	ldr	r1, [r1, #4]
  412ab4:	dd04      	ble.n	412ac0 <__lshift+0x28>
  412ab6:	005b      	lsls	r3, r3, #1
  412ab8:	429d      	cmp	r5, r3
  412aba:	f101 0101 	add.w	r1, r1, #1
  412abe:	dcfa      	bgt.n	412ab6 <__lshift+0x1e>
  412ac0:	4658      	mov	r0, fp
  412ac2:	f7ff fde5 	bl	412690 <_Balloc>
  412ac6:	2c00      	cmp	r4, #0
  412ac8:	f100 0214 	add.w	r2, r0, #20
  412acc:	dd37      	ble.n	412b3e <__lshift+0xa6>
  412ace:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  412ad2:	2100      	movs	r1, #0
  412ad4:	f842 1b04 	str.w	r1, [r2], #4
  412ad8:	4293      	cmp	r3, r2
  412ada:	d1fb      	bne.n	412ad4 <__lshift+0x3c>
  412adc:	6934      	ldr	r4, [r6, #16]
  412ade:	f106 0114 	add.w	r1, r6, #20
  412ae2:	f019 091f 	ands.w	r9, r9, #31
  412ae6:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  412aea:	d020      	beq.n	412b2e <__lshift+0x96>
  412aec:	f1c9 0c20 	rsb	ip, r9, #32
  412af0:	2400      	movs	r4, #0
  412af2:	680f      	ldr	r7, [r1, #0]
  412af4:	461a      	mov	r2, r3
  412af6:	fa07 fa09 	lsl.w	sl, r7, r9
  412afa:	ea4a 0404 	orr.w	r4, sl, r4
  412afe:	f843 4b04 	str.w	r4, [r3], #4
  412b02:	f851 4b04 	ldr.w	r4, [r1], #4
  412b06:	458e      	cmp	lr, r1
  412b08:	fa24 f40c 	lsr.w	r4, r4, ip
  412b0c:	d8f1      	bhi.n	412af2 <__lshift+0x5a>
  412b0e:	6054      	str	r4, [r2, #4]
  412b10:	b10c      	cbz	r4, 412b16 <__lshift+0x7e>
  412b12:	f108 0502 	add.w	r5, r8, #2
  412b16:	f8db 304c 	ldr.w	r3, [fp, #76]	; 0x4c
  412b1a:	6872      	ldr	r2, [r6, #4]
  412b1c:	3d01      	subs	r5, #1
  412b1e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  412b22:	6105      	str	r5, [r0, #16]
  412b24:	6031      	str	r1, [r6, #0]
  412b26:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  412b2a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  412b2e:	3b04      	subs	r3, #4
  412b30:	f851 2b04 	ldr.w	r2, [r1], #4
  412b34:	458e      	cmp	lr, r1
  412b36:	f843 2f04 	str.w	r2, [r3, #4]!
  412b3a:	d8f9      	bhi.n	412b30 <__lshift+0x98>
  412b3c:	e7eb      	b.n	412b16 <__lshift+0x7e>
  412b3e:	4613      	mov	r3, r2
  412b40:	e7cc      	b.n	412adc <__lshift+0x44>
  412b42:	bf00      	nop

00412b44 <__mcmp>:
  412b44:	6902      	ldr	r2, [r0, #16]
  412b46:	690b      	ldr	r3, [r1, #16]
  412b48:	1ad2      	subs	r2, r2, r3
  412b4a:	d112      	bne.n	412b72 <__mcmp+0x2e>
  412b4c:	009b      	lsls	r3, r3, #2
  412b4e:	3014      	adds	r0, #20
  412b50:	3114      	adds	r1, #20
  412b52:	4419      	add	r1, r3
  412b54:	b410      	push	{r4}
  412b56:	4403      	add	r3, r0
  412b58:	e001      	b.n	412b5e <__mcmp+0x1a>
  412b5a:	4298      	cmp	r0, r3
  412b5c:	d20b      	bcs.n	412b76 <__mcmp+0x32>
  412b5e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  412b62:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  412b66:	4294      	cmp	r4, r2
  412b68:	d0f7      	beq.n	412b5a <__mcmp+0x16>
  412b6a:	d307      	bcc.n	412b7c <__mcmp+0x38>
  412b6c:	2001      	movs	r0, #1
  412b6e:	bc10      	pop	{r4}
  412b70:	4770      	bx	lr
  412b72:	4610      	mov	r0, r2
  412b74:	4770      	bx	lr
  412b76:	2000      	movs	r0, #0
  412b78:	bc10      	pop	{r4}
  412b7a:	4770      	bx	lr
  412b7c:	f04f 30ff 	mov.w	r0, #4294967295
  412b80:	e7f5      	b.n	412b6e <__mcmp+0x2a>
  412b82:	bf00      	nop

00412b84 <__mdiff>:
  412b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  412b88:	690b      	ldr	r3, [r1, #16]
  412b8a:	460c      	mov	r4, r1
  412b8c:	6911      	ldr	r1, [r2, #16]
  412b8e:	4690      	mov	r8, r2
  412b90:	1a5b      	subs	r3, r3, r1
  412b92:	2b00      	cmp	r3, #0
  412b94:	d118      	bne.n	412bc8 <__mdiff+0x44>
  412b96:	0089      	lsls	r1, r1, #2
  412b98:	f104 0614 	add.w	r6, r4, #20
  412b9c:	f102 0714 	add.w	r7, r2, #20
  412ba0:	1873      	adds	r3, r6, r1
  412ba2:	4439      	add	r1, r7
  412ba4:	e001      	b.n	412baa <__mdiff+0x26>
  412ba6:	429e      	cmp	r6, r3
  412ba8:	d269      	bcs.n	412c7e <__mdiff+0xfa>
  412baa:	f853 5d04 	ldr.w	r5, [r3, #-4]!
  412bae:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  412bb2:	4295      	cmp	r5, r2
  412bb4:	d0f7      	beq.n	412ba6 <__mdiff+0x22>
  412bb6:	d26b      	bcs.n	412c90 <__mdiff+0x10c>
  412bb8:	4623      	mov	r3, r4
  412bba:	46b2      	mov	sl, r6
  412bbc:	4644      	mov	r4, r8
  412bbe:	463e      	mov	r6, r7
  412bc0:	4698      	mov	r8, r3
  412bc2:	f04f 0901 	mov.w	r9, #1
  412bc6:	e006      	b.n	412bd6 <__mdiff+0x52>
  412bc8:	db66      	blt.n	412c98 <__mdiff+0x114>
  412bca:	f104 0614 	add.w	r6, r4, #20
  412bce:	f102 0a14 	add.w	sl, r2, #20
  412bd2:	f04f 0900 	mov.w	r9, #0
  412bd6:	6861      	ldr	r1, [r4, #4]
  412bd8:	f7ff fd5a 	bl	412690 <_Balloc>
  412bdc:	4655      	mov	r5, sl
  412bde:	f8d4 e010 	ldr.w	lr, [r4, #16]
  412be2:	f8d8 3010 	ldr.w	r3, [r8, #16]
  412be6:	4637      	mov	r7, r6
  412be8:	f8c0 900c 	str.w	r9, [r0, #12]
  412bec:	eb0a 0c83 	add.w	ip, sl, r3, lsl #2
  412bf0:	eb06 068e 	add.w	r6, r6, lr, lsl #2
  412bf4:	f100 0414 	add.w	r4, r0, #20
  412bf8:	f04f 0900 	mov.w	r9, #0
  412bfc:	f857 2b04 	ldr.w	r2, [r7], #4
  412c00:	f855 1b04 	ldr.w	r1, [r5], #4
  412c04:	fa1f f882 	uxth.w	r8, r2
  412c08:	eb08 0309 	add.w	r3, r8, r9
  412c0c:	fa1f f881 	uxth.w	r8, r1
  412c10:	0c09      	lsrs	r1, r1, #16
  412c12:	ebc8 0303 	rsb	r3, r8, r3
  412c16:	ebc1 4212 	rsb	r2, r1, r2, lsr #16
  412c1a:	eb02 4223 	add.w	r2, r2, r3, asr #16
  412c1e:	b29b      	uxth	r3, r3
  412c20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  412c24:	45ac      	cmp	ip, r5
  412c26:	f844 3b04 	str.w	r3, [r4], #4
  412c2a:	ea4f 4922 	mov.w	r9, r2, asr #16
  412c2e:	d8e5      	bhi.n	412bfc <__mdiff+0x78>
  412c30:	42be      	cmp	r6, r7
  412c32:	d918      	bls.n	412c66 <__mdiff+0xe2>
  412c34:	46a0      	mov	r8, r4
  412c36:	46bc      	mov	ip, r7
  412c38:	f85c 2b04 	ldr.w	r2, [ip], #4
  412c3c:	b295      	uxth	r5, r2
  412c3e:	eb05 0109 	add.w	r1, r5, r9
  412c42:	140b      	asrs	r3, r1, #16
  412c44:	eb03 4212 	add.w	r2, r3, r2, lsr #16
  412c48:	b28b      	uxth	r3, r1
  412c4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  412c4e:	4566      	cmp	r6, ip
  412c50:	f848 3b04 	str.w	r3, [r8], #4
  412c54:	ea4f 4922 	mov.w	r9, r2, asr #16
  412c58:	d8ee      	bhi.n	412c38 <__mdiff+0xb4>
  412c5a:	43ff      	mvns	r7, r7
  412c5c:	4437      	add	r7, r6
  412c5e:	f027 0703 	bic.w	r7, r7, #3
  412c62:	3704      	adds	r7, #4
  412c64:	443c      	add	r4, r7
  412c66:	3c04      	subs	r4, #4
  412c68:	b92b      	cbnz	r3, 412c76 <__mdiff+0xf2>
  412c6a:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  412c6e:	f10e 3eff 	add.w	lr, lr, #4294967295
  412c72:	2b00      	cmp	r3, #0
  412c74:	d0f9      	beq.n	412c6a <__mdiff+0xe6>
  412c76:	f8c0 e010 	str.w	lr, [r0, #16]
  412c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  412c7e:	2100      	movs	r1, #0
  412c80:	f7ff fd06 	bl	412690 <_Balloc>
  412c84:	2201      	movs	r2, #1
  412c86:	2300      	movs	r3, #0
  412c88:	6102      	str	r2, [r0, #16]
  412c8a:	6143      	str	r3, [r0, #20]
  412c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  412c90:	46ba      	mov	sl, r7
  412c92:	f04f 0900 	mov.w	r9, #0
  412c96:	e79e      	b.n	412bd6 <__mdiff+0x52>
  412c98:	4623      	mov	r3, r4
  412c9a:	f104 0a14 	add.w	sl, r4, #20
  412c9e:	f108 0614 	add.w	r6, r8, #20
  412ca2:	4644      	mov	r4, r8
  412ca4:	f04f 0901 	mov.w	r9, #1
  412ca8:	4698      	mov	r8, r3
  412caa:	e794      	b.n	412bd6 <__mdiff+0x52>

00412cac <__ulp>:
  412cac:	4b0f      	ldr	r3, [pc, #60]	; (412cec <__ulp+0x40>)
  412cae:	400b      	ands	r3, r1
  412cb0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  412cb4:	2b00      	cmp	r3, #0
  412cb6:	dd02      	ble.n	412cbe <__ulp+0x12>
  412cb8:	2000      	movs	r0, #0
  412cba:	4619      	mov	r1, r3
  412cbc:	4770      	bx	lr
  412cbe:	425b      	negs	r3, r3
  412cc0:	151b      	asrs	r3, r3, #20
  412cc2:	2b13      	cmp	r3, #19
  412cc4:	dd0b      	ble.n	412cde <__ulp+0x32>
  412cc6:	3b14      	subs	r3, #20
  412cc8:	2b1e      	cmp	r3, #30
  412cca:	bfdd      	ittte	le
  412ccc:	f1c3 031f 	rsble	r3, r3, #31
  412cd0:	2201      	movle	r2, #1
  412cd2:	fa02 f303 	lslle.w	r3, r2, r3
  412cd6:	2301      	movgt	r3, #1
  412cd8:	2100      	movs	r1, #0
  412cda:	4618      	mov	r0, r3
  412cdc:	4770      	bx	lr
  412cde:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  412ce2:	2000      	movs	r0, #0
  412ce4:	fa42 f103 	asr.w	r1, r2, r3
  412ce8:	4770      	bx	lr
  412cea:	bf00      	nop
  412cec:	7ff00000 	.word	0x7ff00000

00412cf0 <__b2d>:
  412cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  412cf4:	6907      	ldr	r7, [r0, #16]
  412cf6:	f100 0614 	add.w	r6, r0, #20
  412cfa:	eb06 0787 	add.w	r7, r6, r7, lsl #2
  412cfe:	f857 8c04 	ldr.w	r8, [r7, #-4]
  412d02:	4640      	mov	r0, r8
  412d04:	f7ff fd82 	bl	41280c <__hi0bits>
  412d08:	f1c0 0320 	rsb	r3, r0, #32
  412d0c:	280a      	cmp	r0, #10
  412d0e:	600b      	str	r3, [r1, #0]
  412d10:	f1a7 0304 	sub.w	r3, r7, #4
  412d14:	dc1a      	bgt.n	412d4c <__b2d+0x5c>
  412d16:	429e      	cmp	r6, r3
  412d18:	bf38      	it	cc
  412d1a:	f857 3c08 	ldrcc.w	r3, [r7, #-8]
  412d1e:	f1c0 020b 	rsb	r2, r0, #11
  412d22:	fa28 f102 	lsr.w	r1, r8, r2
  412d26:	bf38      	it	cc
  412d28:	fa23 f202 	lsrcc.w	r2, r3, r2
  412d2c:	f100 0315 	add.w	r3, r0, #21
  412d30:	f041 557f 	orr.w	r5, r1, #1069547520	; 0x3fc00000
  412d34:	bf28      	it	cs
  412d36:	2200      	movcs	r2, #0
  412d38:	fa08 f303 	lsl.w	r3, r8, r3
  412d3c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  412d40:	ea43 0402 	orr.w	r4, r3, r2
  412d44:	4620      	mov	r0, r4
  412d46:	4629      	mov	r1, r5
  412d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  412d4c:	429e      	cmp	r6, r3
  412d4e:	d220      	bcs.n	412d92 <__b2d+0xa2>
  412d50:	f1b0 020b 	subs.w	r2, r0, #11
  412d54:	f857 1c08 	ldr.w	r1, [r7, #-8]
  412d58:	d01e      	beq.n	412d98 <__b2d+0xa8>
  412d5a:	fa08 f002 	lsl.w	r0, r8, r2
  412d5e:	f040 507f 	orr.w	r0, r0, #1069547520	; 0x3fc00000
  412d62:	f1c2 0e20 	rsb	lr, r2, #32
  412d66:	f1a7 0308 	sub.w	r3, r7, #8
  412d6a:	f440 1040 	orr.w	r0, r0, #3145728	; 0x300000
  412d6e:	fa21 fc0e 	lsr.w	ip, r1, lr
  412d72:	429e      	cmp	r6, r3
  412d74:	ea40 050c 	orr.w	r5, r0, ip
  412d78:	d220      	bcs.n	412dbc <__b2d+0xcc>
  412d7a:	f857 3c0c 	ldr.w	r3, [r7, #-12]
  412d7e:	fa01 f002 	lsl.w	r0, r1, r2
  412d82:	fa23 f20e 	lsr.w	r2, r3, lr
  412d86:	4302      	orrs	r2, r0
  412d88:	4614      	mov	r4, r2
  412d8a:	4620      	mov	r0, r4
  412d8c:	4629      	mov	r1, r5
  412d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  412d92:	380b      	subs	r0, #11
  412d94:	d109      	bne.n	412daa <__b2d+0xba>
  412d96:	4601      	mov	r1, r0
  412d98:	460c      	mov	r4, r1
  412d9a:	f048 557f 	orr.w	r5, r8, #1069547520	; 0x3fc00000
  412d9e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  412da2:	4620      	mov	r0, r4
  412da4:	4629      	mov	r1, r5
  412da6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  412daa:	fa08 f000 	lsl.w	r0, r8, r0
  412dae:	f040 557f 	orr.w	r5, r0, #1069547520	; 0x3fc00000
  412db2:	2200      	movs	r2, #0
  412db4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  412db8:	4614      	mov	r4, r2
  412dba:	e7e6      	b.n	412d8a <__b2d+0x9a>
  412dbc:	fa01 f202 	lsl.w	r2, r1, r2
  412dc0:	4614      	mov	r4, r2
  412dc2:	e7e2      	b.n	412d8a <__b2d+0x9a>

00412dc4 <__d2b>:
  412dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
  412dc6:	2101      	movs	r1, #1
  412dc8:	b083      	sub	sp, #12
  412dca:	461c      	mov	r4, r3
  412dcc:	f3c3 550a 	ubfx	r5, r3, #20, #11
  412dd0:	4616      	mov	r6, r2
  412dd2:	f7ff fc5d 	bl	412690 <_Balloc>
  412dd6:	f3c4 0413 	ubfx	r4, r4, #0, #20
  412dda:	4607      	mov	r7, r0
  412ddc:	b10d      	cbz	r5, 412de2 <__d2b+0x1e>
  412dde:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  412de2:	9401      	str	r4, [sp, #4]
  412de4:	b306      	cbz	r6, 412e28 <__d2b+0x64>
  412de6:	a802      	add	r0, sp, #8
  412de8:	f840 6d08 	str.w	r6, [r0, #-8]!
  412dec:	f7ff fd2e 	bl	41284c <__lo0bits>
  412df0:	2800      	cmp	r0, #0
  412df2:	d130      	bne.n	412e56 <__d2b+0x92>
  412df4:	e89d 000c 	ldmia.w	sp, {r2, r3}
  412df8:	617a      	str	r2, [r7, #20]
  412dfa:	2b00      	cmp	r3, #0
  412dfc:	bf0c      	ite	eq
  412dfe:	2101      	moveq	r1, #1
  412e00:	2102      	movne	r1, #2
  412e02:	61bb      	str	r3, [r7, #24]
  412e04:	6139      	str	r1, [r7, #16]
  412e06:	b9d5      	cbnz	r5, 412e3e <__d2b+0x7a>
  412e08:	9a08      	ldr	r2, [sp, #32]
  412e0a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  412e0e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  412e12:	6010      	str	r0, [r2, #0]
  412e14:	6918      	ldr	r0, [r3, #16]
  412e16:	f7ff fcf9 	bl	41280c <__hi0bits>
  412e1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  412e1c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  412e20:	6018      	str	r0, [r3, #0]
  412e22:	4638      	mov	r0, r7
  412e24:	b003      	add	sp, #12
  412e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
  412e28:	a801      	add	r0, sp, #4
  412e2a:	f7ff fd0f 	bl	41284c <__lo0bits>
  412e2e:	9b01      	ldr	r3, [sp, #4]
  412e30:	2201      	movs	r2, #1
  412e32:	4611      	mov	r1, r2
  412e34:	3020      	adds	r0, #32
  412e36:	613a      	str	r2, [r7, #16]
  412e38:	617b      	str	r3, [r7, #20]
  412e3a:	2d00      	cmp	r5, #0
  412e3c:	d0e4      	beq.n	412e08 <__d2b+0x44>
  412e3e:	f2a5 4333 	subw	r3, r5, #1075	; 0x433
  412e42:	9a08      	ldr	r2, [sp, #32]
  412e44:	4403      	add	r3, r0
  412e46:	6013      	str	r3, [r2, #0]
  412e48:	9b09      	ldr	r3, [sp, #36]	; 0x24
  412e4a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  412e4e:	6018      	str	r0, [r3, #0]
  412e50:	4638      	mov	r0, r7
  412e52:	b003      	add	sp, #12
  412e54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  412e56:	9b01      	ldr	r3, [sp, #4]
  412e58:	f1c0 0120 	rsb	r1, r0, #32
  412e5c:	9a00      	ldr	r2, [sp, #0]
  412e5e:	fa03 f101 	lsl.w	r1, r3, r1
  412e62:	430a      	orrs	r2, r1
  412e64:	40c3      	lsrs	r3, r0
  412e66:	9301      	str	r3, [sp, #4]
  412e68:	617a      	str	r2, [r7, #20]
  412e6a:	e7c6      	b.n	412dfa <__d2b+0x36>

00412e6c <__ratio>:
  412e6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  412e70:	b083      	sub	sp, #12
  412e72:	460e      	mov	r6, r1
  412e74:	4669      	mov	r1, sp
  412e76:	4607      	mov	r7, r0
  412e78:	f7ff ff3a 	bl	412cf0 <__b2d>
  412e7c:	4604      	mov	r4, r0
  412e7e:	460d      	mov	r5, r1
  412e80:	4630      	mov	r0, r6
  412e82:	a901      	add	r1, sp, #4
  412e84:	f7ff ff34 	bl	412cf0 <__b2d>
  412e88:	693a      	ldr	r2, [r7, #16]
  412e8a:	6936      	ldr	r6, [r6, #16]
  412e8c:	4689      	mov	r9, r1
  412e8e:	e89d 000a 	ldmia.w	sp, {r1, r3}
  412e92:	1b96      	subs	r6, r2, r6
  412e94:	1ac9      	subs	r1, r1, r3
  412e96:	eb01 1346 	add.w	r3, r1, r6, lsl #5
  412e9a:	2b00      	cmp	r3, #0
  412e9c:	4680      	mov	r8, r0
  412e9e:	dd0b      	ble.n	412eb8 <__ratio+0x4c>
  412ea0:	eb05 5103 	add.w	r1, r5, r3, lsl #20
  412ea4:	460d      	mov	r5, r1
  412ea6:	4642      	mov	r2, r8
  412ea8:	464b      	mov	r3, r9
  412eaa:	4620      	mov	r0, r4
  412eac:	4629      	mov	r1, r5
  412eae:	f7f8 f871 	bl	40af94 <__aeabi_ddiv>
  412eb2:	b003      	add	sp, #12
  412eb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  412eb8:	eba9 5703 	sub.w	r7, r9, r3, lsl #20
  412ebc:	46b9      	mov	r9, r7
  412ebe:	e7f2      	b.n	412ea6 <__ratio+0x3a>

00412ec0 <__copybits>:
  412ec0:	b470      	push	{r4, r5, r6}
  412ec2:	6914      	ldr	r4, [r2, #16]
  412ec4:	f102 0314 	add.w	r3, r2, #20
  412ec8:	3901      	subs	r1, #1
  412eca:	114e      	asrs	r6, r1, #5
  412ecc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
  412ed0:	3601      	adds	r6, #1
  412ed2:	42a3      	cmp	r3, r4
  412ed4:	eb00 0686 	add.w	r6, r0, r6, lsl #2
  412ed8:	d20c      	bcs.n	412ef4 <__copybits+0x34>
  412eda:	1f01      	subs	r1, r0, #4
  412edc:	f853 5b04 	ldr.w	r5, [r3], #4
  412ee0:	429c      	cmp	r4, r3
  412ee2:	f841 5f04 	str.w	r5, [r1, #4]!
  412ee6:	d8f9      	bhi.n	412edc <__copybits+0x1c>
  412ee8:	1aa3      	subs	r3, r4, r2
  412eea:	3b15      	subs	r3, #21
  412eec:	f023 0303 	bic.w	r3, r3, #3
  412ef0:	3304      	adds	r3, #4
  412ef2:	4418      	add	r0, r3
  412ef4:	4286      	cmp	r6, r0
  412ef6:	d904      	bls.n	412f02 <__copybits+0x42>
  412ef8:	2300      	movs	r3, #0
  412efa:	f840 3b04 	str.w	r3, [r0], #4
  412efe:	4286      	cmp	r6, r0
  412f00:	d8fb      	bhi.n	412efa <__copybits+0x3a>
  412f02:	bc70      	pop	{r4, r5, r6}
  412f04:	4770      	bx	lr
  412f06:	bf00      	nop

00412f08 <__any_on>:
  412f08:	6903      	ldr	r3, [r0, #16]
  412f0a:	114a      	asrs	r2, r1, #5
  412f0c:	4293      	cmp	r3, r2
  412f0e:	b410      	push	{r4}
  412f10:	f100 0414 	add.w	r4, r0, #20
  412f14:	da0f      	bge.n	412f36 <__any_on+0x2e>
  412f16:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  412f1a:	429c      	cmp	r4, r3
  412f1c:	d21f      	bcs.n	412f5e <__any_on+0x56>
  412f1e:	f853 0c04 	ldr.w	r0, [r3, #-4]
  412f22:	3b04      	subs	r3, #4
  412f24:	b118      	cbz	r0, 412f2e <__any_on+0x26>
  412f26:	e014      	b.n	412f52 <__any_on+0x4a>
  412f28:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  412f2c:	b98a      	cbnz	r2, 412f52 <__any_on+0x4a>
  412f2e:	429c      	cmp	r4, r3
  412f30:	d3fa      	bcc.n	412f28 <__any_on+0x20>
  412f32:	bc10      	pop	{r4}
  412f34:	4770      	bx	lr
  412f36:	dd0f      	ble.n	412f58 <__any_on+0x50>
  412f38:	f011 011f 	ands.w	r1, r1, #31
  412f3c:	d00c      	beq.n	412f58 <__any_on+0x50>
  412f3e:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
  412f42:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  412f46:	fa20 f201 	lsr.w	r2, r0, r1
  412f4a:	fa02 f101 	lsl.w	r1, r2, r1
  412f4e:	4288      	cmp	r0, r1
  412f50:	d0e3      	beq.n	412f1a <__any_on+0x12>
  412f52:	2001      	movs	r0, #1
  412f54:	bc10      	pop	{r4}
  412f56:	4770      	bx	lr
  412f58:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  412f5c:	e7dd      	b.n	412f1a <__any_on+0x12>
  412f5e:	2000      	movs	r0, #0
  412f60:	e7e7      	b.n	412f32 <__any_on+0x2a>
  412f62:	bf00      	nop

00412f64 <_realloc_r>:
  412f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  412f68:	4617      	mov	r7, r2
  412f6a:	b083      	sub	sp, #12
  412f6c:	2900      	cmp	r1, #0
  412f6e:	f000 808f 	beq.w	413090 <_realloc_r+0x12c>
  412f72:	460d      	mov	r5, r1
  412f74:	4681      	mov	r9, r0
  412f76:	f107 040b 	add.w	r4, r7, #11
  412f7a:	f7ff fb85 	bl	412688 <__malloc_lock>
  412f7e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  412f82:	2c16      	cmp	r4, #22
  412f84:	f02e 0603 	bic.w	r6, lr, #3
  412f88:	f1a5 0808 	sub.w	r8, r5, #8
  412f8c:	d83c      	bhi.n	413008 <_realloc_r+0xa4>
  412f8e:	2210      	movs	r2, #16
  412f90:	4614      	mov	r4, r2
  412f92:	42a7      	cmp	r7, r4
  412f94:	d83d      	bhi.n	413012 <_realloc_r+0xae>
  412f96:	4296      	cmp	r6, r2
  412f98:	da42      	bge.n	413020 <_realloc_r+0xbc>
  412f9a:	4bc6      	ldr	r3, [pc, #792]	; (4132b4 <_realloc_r+0x350>)
  412f9c:	eb08 0006 	add.w	r0, r8, r6
  412fa0:	6899      	ldr	r1, [r3, #8]
  412fa2:	4288      	cmp	r0, r1
  412fa4:	6841      	ldr	r1, [r0, #4]
  412fa6:	f000 80d7 	beq.w	413158 <_realloc_r+0x1f4>
  412faa:	f021 0301 	bic.w	r3, r1, #1
  412fae:	4403      	add	r3, r0
  412fb0:	685b      	ldr	r3, [r3, #4]
  412fb2:	07db      	lsls	r3, r3, #31
  412fb4:	d54c      	bpl.n	413050 <_realloc_r+0xec>
  412fb6:	f01e 0f01 	tst.w	lr, #1
  412fba:	f000 809d 	beq.w	4130f8 <_realloc_r+0x194>
  412fbe:	4639      	mov	r1, r7
  412fc0:	4648      	mov	r0, r9
  412fc2:	f7ff f80b 	bl	411fdc <_malloc_r>
  412fc6:	4607      	mov	r7, r0
  412fc8:	2800      	cmp	r0, #0
  412fca:	d03a      	beq.n	413042 <_realloc_r+0xde>
  412fcc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  412fd0:	f1a0 0208 	sub.w	r2, r0, #8
  412fd4:	f023 0301 	bic.w	r3, r3, #1
  412fd8:	4443      	add	r3, r8
  412fda:	429a      	cmp	r2, r3
  412fdc:	f000 813e 	beq.w	41325c <_realloc_r+0x2f8>
  412fe0:	1f32      	subs	r2, r6, #4
  412fe2:	2a24      	cmp	r2, #36	; 0x24
  412fe4:	f200 812b 	bhi.w	41323e <_realloc_r+0x2da>
  412fe8:	2a13      	cmp	r2, #19
  412fea:	f200 80ff 	bhi.w	4131ec <_realloc_r+0x288>
  412fee:	4603      	mov	r3, r0
  412ff0:	462a      	mov	r2, r5
  412ff2:	6811      	ldr	r1, [r2, #0]
  412ff4:	6019      	str	r1, [r3, #0]
  412ff6:	6851      	ldr	r1, [r2, #4]
  412ff8:	6059      	str	r1, [r3, #4]
  412ffa:	6892      	ldr	r2, [r2, #8]
  412ffc:	609a      	str	r2, [r3, #8]
  412ffe:	4629      	mov	r1, r5
  413000:	4648      	mov	r0, r9
  413002:	f7fe f91b 	bl	41123c <_free_r>
  413006:	e01c      	b.n	413042 <_realloc_r+0xde>
  413008:	f024 0407 	bic.w	r4, r4, #7
  41300c:	2c00      	cmp	r4, #0
  41300e:	4622      	mov	r2, r4
  413010:	dabf      	bge.n	412f92 <_realloc_r+0x2e>
  413012:	230c      	movs	r3, #12
  413014:	2000      	movs	r0, #0
  413016:	f8c9 3000 	str.w	r3, [r9]
  41301a:	b003      	add	sp, #12
  41301c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  413020:	462f      	mov	r7, r5
  413022:	1b33      	subs	r3, r6, r4
  413024:	2b0f      	cmp	r3, #15
  413026:	f8d8 2004 	ldr.w	r2, [r8, #4]
  41302a:	d81d      	bhi.n	413068 <_realloc_r+0x104>
  41302c:	f002 0201 	and.w	r2, r2, #1
  413030:	4332      	orrs	r2, r6
  413032:	eb08 0106 	add.w	r1, r8, r6
  413036:	f8c8 2004 	str.w	r2, [r8, #4]
  41303a:	684b      	ldr	r3, [r1, #4]
  41303c:	f043 0301 	orr.w	r3, r3, #1
  413040:	604b      	str	r3, [r1, #4]
  413042:	4648      	mov	r0, r9
  413044:	f7ff fb22 	bl	41268c <__malloc_unlock>
  413048:	4638      	mov	r0, r7
  41304a:	b003      	add	sp, #12
  41304c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  413050:	f021 0103 	bic.w	r1, r1, #3
  413054:	4431      	add	r1, r6
  413056:	4291      	cmp	r1, r2
  413058:	db20      	blt.n	41309c <_realloc_r+0x138>
  41305a:	68c3      	ldr	r3, [r0, #12]
  41305c:	6882      	ldr	r2, [r0, #8]
  41305e:	462f      	mov	r7, r5
  413060:	60d3      	str	r3, [r2, #12]
  413062:	460e      	mov	r6, r1
  413064:	609a      	str	r2, [r3, #8]
  413066:	e7dc      	b.n	413022 <_realloc_r+0xbe>
  413068:	f002 0201 	and.w	r2, r2, #1
  41306c:	eb08 0104 	add.w	r1, r8, r4
  413070:	4314      	orrs	r4, r2
  413072:	f043 0201 	orr.w	r2, r3, #1
  413076:	f8c8 4004 	str.w	r4, [r8, #4]
  41307a:	440b      	add	r3, r1
  41307c:	604a      	str	r2, [r1, #4]
  41307e:	685a      	ldr	r2, [r3, #4]
  413080:	3108      	adds	r1, #8
  413082:	f042 0201 	orr.w	r2, r2, #1
  413086:	605a      	str	r2, [r3, #4]
  413088:	4648      	mov	r0, r9
  41308a:	f7fe f8d7 	bl	41123c <_free_r>
  41308e:	e7d8      	b.n	413042 <_realloc_r+0xde>
  413090:	4611      	mov	r1, r2
  413092:	b003      	add	sp, #12
  413094:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  413098:	f7fe bfa0 	b.w	411fdc <_malloc_r>
  41309c:	f01e 0f01 	tst.w	lr, #1
  4130a0:	d18d      	bne.n	412fbe <_realloc_r+0x5a>
  4130a2:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4130a6:	ebc3 0a08 	rsb	sl, r3, r8
  4130aa:	f8da 3004 	ldr.w	r3, [sl, #4]
  4130ae:	f023 0c03 	bic.w	ip, r3, #3
  4130b2:	eb01 0e0c 	add.w	lr, r1, ip
  4130b6:	4596      	cmp	lr, r2
  4130b8:	db26      	blt.n	413108 <_realloc_r+0x1a4>
  4130ba:	4657      	mov	r7, sl
  4130bc:	68c3      	ldr	r3, [r0, #12]
  4130be:	6881      	ldr	r1, [r0, #8]
  4130c0:	1f32      	subs	r2, r6, #4
  4130c2:	60cb      	str	r3, [r1, #12]
  4130c4:	6099      	str	r1, [r3, #8]
  4130c6:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4130ca:	f8da 300c 	ldr.w	r3, [sl, #12]
  4130ce:	2a24      	cmp	r2, #36	; 0x24
  4130d0:	60cb      	str	r3, [r1, #12]
  4130d2:	6099      	str	r1, [r3, #8]
  4130d4:	f200 80c9 	bhi.w	41326a <_realloc_r+0x306>
  4130d8:	2a13      	cmp	r2, #19
  4130da:	f240 8092 	bls.w	413202 <_realloc_r+0x29e>
  4130de:	682b      	ldr	r3, [r5, #0]
  4130e0:	2a1b      	cmp	r2, #27
  4130e2:	f8ca 3008 	str.w	r3, [sl, #8]
  4130e6:	686b      	ldr	r3, [r5, #4]
  4130e8:	f8ca 300c 	str.w	r3, [sl, #12]
  4130ec:	f200 80cd 	bhi.w	41328a <_realloc_r+0x326>
  4130f0:	3508      	adds	r5, #8
  4130f2:	f10a 0310 	add.w	r3, sl, #16
  4130f6:	e085      	b.n	413204 <_realloc_r+0x2a0>
  4130f8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4130fc:	ebc3 0a08 	rsb	sl, r3, r8
  413100:	f8da 3004 	ldr.w	r3, [sl, #4]
  413104:	f023 0c03 	bic.w	ip, r3, #3
  413108:	eb06 030c 	add.w	r3, r6, ip
  41310c:	4293      	cmp	r3, r2
  41310e:	f6ff af56 	blt.w	412fbe <_realloc_r+0x5a>
  413112:	4657      	mov	r7, sl
  413114:	f8da 100c 	ldr.w	r1, [sl, #12]
  413118:	f857 0f08 	ldr.w	r0, [r7, #8]!
  41311c:	1f32      	subs	r2, r6, #4
  41311e:	2a24      	cmp	r2, #36	; 0x24
  413120:	60c1      	str	r1, [r0, #12]
  413122:	6088      	str	r0, [r1, #8]
  413124:	f200 80aa 	bhi.w	41327c <_realloc_r+0x318>
  413128:	2a13      	cmp	r2, #19
  41312a:	f240 80a5 	bls.w	413278 <_realloc_r+0x314>
  41312e:	6829      	ldr	r1, [r5, #0]
  413130:	2a1b      	cmp	r2, #27
  413132:	f8ca 1008 	str.w	r1, [sl, #8]
  413136:	6869      	ldr	r1, [r5, #4]
  413138:	f8ca 100c 	str.w	r1, [sl, #12]
  41313c:	f200 80bc 	bhi.w	4132b8 <_realloc_r+0x354>
  413140:	3508      	adds	r5, #8
  413142:	f10a 0210 	add.w	r2, sl, #16
  413146:	6829      	ldr	r1, [r5, #0]
  413148:	461e      	mov	r6, r3
  41314a:	6011      	str	r1, [r2, #0]
  41314c:	6869      	ldr	r1, [r5, #4]
  41314e:	46d0      	mov	r8, sl
  413150:	6051      	str	r1, [r2, #4]
  413152:	68ab      	ldr	r3, [r5, #8]
  413154:	6093      	str	r3, [r2, #8]
  413156:	e764      	b.n	413022 <_realloc_r+0xbe>
  413158:	f021 0b03 	bic.w	fp, r1, #3
  41315c:	f104 0010 	add.w	r0, r4, #16
  413160:	44b3      	add	fp, r6
  413162:	4583      	cmp	fp, r0
  413164:	da57      	bge.n	413216 <_realloc_r+0x2b2>
  413166:	f01e 0f01 	tst.w	lr, #1
  41316a:	f47f af28 	bne.w	412fbe <_realloc_r+0x5a>
  41316e:	f855 1c08 	ldr.w	r1, [r5, #-8]
  413172:	ebc1 0a08 	rsb	sl, r1, r8
  413176:	f8da 1004 	ldr.w	r1, [sl, #4]
  41317a:	f021 0c03 	bic.w	ip, r1, #3
  41317e:	44e3      	add	fp, ip
  413180:	4558      	cmp	r0, fp
  413182:	dcc1      	bgt.n	413108 <_realloc_r+0x1a4>
  413184:	4657      	mov	r7, sl
  413186:	f8da 100c 	ldr.w	r1, [sl, #12]
  41318a:	f857 0f08 	ldr.w	r0, [r7, #8]!
  41318e:	1f32      	subs	r2, r6, #4
  413190:	2a24      	cmp	r2, #36	; 0x24
  413192:	60c1      	str	r1, [r0, #12]
  413194:	6088      	str	r0, [r1, #8]
  413196:	f200 80b1 	bhi.w	4132fc <_realloc_r+0x398>
  41319a:	2a13      	cmp	r2, #19
  41319c:	f240 80a2 	bls.w	4132e4 <_realloc_r+0x380>
  4131a0:	6829      	ldr	r1, [r5, #0]
  4131a2:	2a1b      	cmp	r2, #27
  4131a4:	f8ca 1008 	str.w	r1, [sl, #8]
  4131a8:	6869      	ldr	r1, [r5, #4]
  4131aa:	f8ca 100c 	str.w	r1, [sl, #12]
  4131ae:	f200 80ac 	bhi.w	41330a <_realloc_r+0x3a6>
  4131b2:	3508      	adds	r5, #8
  4131b4:	f10a 0210 	add.w	r2, sl, #16
  4131b8:	6829      	ldr	r1, [r5, #0]
  4131ba:	6011      	str	r1, [r2, #0]
  4131bc:	6869      	ldr	r1, [r5, #4]
  4131be:	6051      	str	r1, [r2, #4]
  4131c0:	68a9      	ldr	r1, [r5, #8]
  4131c2:	6091      	str	r1, [r2, #8]
  4131c4:	ebc4 020b 	rsb	r2, r4, fp
  4131c8:	eb0a 0104 	add.w	r1, sl, r4
  4131cc:	f042 0201 	orr.w	r2, r2, #1
  4131d0:	6099      	str	r1, [r3, #8]
  4131d2:	604a      	str	r2, [r1, #4]
  4131d4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4131d8:	4648      	mov	r0, r9
  4131da:	f003 0301 	and.w	r3, r3, #1
  4131de:	431c      	orrs	r4, r3
  4131e0:	f8ca 4004 	str.w	r4, [sl, #4]
  4131e4:	f7ff fa52 	bl	41268c <__malloc_unlock>
  4131e8:	4638      	mov	r0, r7
  4131ea:	e72e      	b.n	41304a <_realloc_r+0xe6>
  4131ec:	682b      	ldr	r3, [r5, #0]
  4131ee:	2a1b      	cmp	r2, #27
  4131f0:	6003      	str	r3, [r0, #0]
  4131f2:	686b      	ldr	r3, [r5, #4]
  4131f4:	6043      	str	r3, [r0, #4]
  4131f6:	d826      	bhi.n	413246 <_realloc_r+0x2e2>
  4131f8:	f100 0308 	add.w	r3, r0, #8
  4131fc:	f105 0208 	add.w	r2, r5, #8
  413200:	e6f7      	b.n	412ff2 <_realloc_r+0x8e>
  413202:	463b      	mov	r3, r7
  413204:	682a      	ldr	r2, [r5, #0]
  413206:	4676      	mov	r6, lr
  413208:	601a      	str	r2, [r3, #0]
  41320a:	686a      	ldr	r2, [r5, #4]
  41320c:	46d0      	mov	r8, sl
  41320e:	605a      	str	r2, [r3, #4]
  413210:	68aa      	ldr	r2, [r5, #8]
  413212:	609a      	str	r2, [r3, #8]
  413214:	e705      	b.n	413022 <_realloc_r+0xbe>
  413216:	ebc4 0b0b 	rsb	fp, r4, fp
  41321a:	eb08 0104 	add.w	r1, r8, r4
  41321e:	f04b 0201 	orr.w	r2, fp, #1
  413222:	6099      	str	r1, [r3, #8]
  413224:	604a      	str	r2, [r1, #4]
  413226:	f855 3c04 	ldr.w	r3, [r5, #-4]
  41322a:	4648      	mov	r0, r9
  41322c:	f003 0301 	and.w	r3, r3, #1
  413230:	431c      	orrs	r4, r3
  413232:	f845 4c04 	str.w	r4, [r5, #-4]
  413236:	f7ff fa29 	bl	41268c <__malloc_unlock>
  41323a:	4628      	mov	r0, r5
  41323c:	e705      	b.n	41304a <_realloc_r+0xe6>
  41323e:	4629      	mov	r1, r5
  413240:	f7ff f9be 	bl	4125c0 <memmove>
  413244:	e6db      	b.n	412ffe <_realloc_r+0x9a>
  413246:	68ab      	ldr	r3, [r5, #8]
  413248:	2a24      	cmp	r2, #36	; 0x24
  41324a:	6083      	str	r3, [r0, #8]
  41324c:	68eb      	ldr	r3, [r5, #12]
  41324e:	60c3      	str	r3, [r0, #12]
  413250:	d027      	beq.n	4132a2 <_realloc_r+0x33e>
  413252:	f100 0310 	add.w	r3, r0, #16
  413256:	f105 0210 	add.w	r2, r5, #16
  41325a:	e6ca      	b.n	412ff2 <_realloc_r+0x8e>
  41325c:	f850 3c04 	ldr.w	r3, [r0, #-4]
  413260:	462f      	mov	r7, r5
  413262:	f023 0303 	bic.w	r3, r3, #3
  413266:	441e      	add	r6, r3
  413268:	e6db      	b.n	413022 <_realloc_r+0xbe>
  41326a:	4629      	mov	r1, r5
  41326c:	4638      	mov	r0, r7
  41326e:	4676      	mov	r6, lr
  413270:	46d0      	mov	r8, sl
  413272:	f7ff f9a5 	bl	4125c0 <memmove>
  413276:	e6d4      	b.n	413022 <_realloc_r+0xbe>
  413278:	463a      	mov	r2, r7
  41327a:	e764      	b.n	413146 <_realloc_r+0x1e2>
  41327c:	4629      	mov	r1, r5
  41327e:	4638      	mov	r0, r7
  413280:	461e      	mov	r6, r3
  413282:	46d0      	mov	r8, sl
  413284:	f7ff f99c 	bl	4125c0 <memmove>
  413288:	e6cb      	b.n	413022 <_realloc_r+0xbe>
  41328a:	68ab      	ldr	r3, [r5, #8]
  41328c:	2a24      	cmp	r2, #36	; 0x24
  41328e:	f8ca 3010 	str.w	r3, [sl, #16]
  413292:	68eb      	ldr	r3, [r5, #12]
  413294:	f8ca 3014 	str.w	r3, [sl, #20]
  413298:	d01a      	beq.n	4132d0 <_realloc_r+0x36c>
  41329a:	3510      	adds	r5, #16
  41329c:	f10a 0318 	add.w	r3, sl, #24
  4132a0:	e7b0      	b.n	413204 <_realloc_r+0x2a0>
  4132a2:	692a      	ldr	r2, [r5, #16]
  4132a4:	f100 0318 	add.w	r3, r0, #24
  4132a8:	6102      	str	r2, [r0, #16]
  4132aa:	6969      	ldr	r1, [r5, #20]
  4132ac:	f105 0218 	add.w	r2, r5, #24
  4132b0:	6141      	str	r1, [r0, #20]
  4132b2:	e69e      	b.n	412ff2 <_realloc_r+0x8e>
  4132b4:	20000648 	.word	0x20000648
  4132b8:	68a9      	ldr	r1, [r5, #8]
  4132ba:	2a24      	cmp	r2, #36	; 0x24
  4132bc:	f8ca 1010 	str.w	r1, [sl, #16]
  4132c0:	68e9      	ldr	r1, [r5, #12]
  4132c2:	f8ca 1014 	str.w	r1, [sl, #20]
  4132c6:	d00f      	beq.n	4132e8 <_realloc_r+0x384>
  4132c8:	3510      	adds	r5, #16
  4132ca:	f10a 0218 	add.w	r2, sl, #24
  4132ce:	e73a      	b.n	413146 <_realloc_r+0x1e2>
  4132d0:	692a      	ldr	r2, [r5, #16]
  4132d2:	f10a 0320 	add.w	r3, sl, #32
  4132d6:	f8ca 2018 	str.w	r2, [sl, #24]
  4132da:	696a      	ldr	r2, [r5, #20]
  4132dc:	3518      	adds	r5, #24
  4132de:	f8ca 201c 	str.w	r2, [sl, #28]
  4132e2:	e78f      	b.n	413204 <_realloc_r+0x2a0>
  4132e4:	463a      	mov	r2, r7
  4132e6:	e767      	b.n	4131b8 <_realloc_r+0x254>
  4132e8:	6929      	ldr	r1, [r5, #16]
  4132ea:	f10a 0220 	add.w	r2, sl, #32
  4132ee:	f8ca 1018 	str.w	r1, [sl, #24]
  4132f2:	6969      	ldr	r1, [r5, #20]
  4132f4:	3518      	adds	r5, #24
  4132f6:	f8ca 101c 	str.w	r1, [sl, #28]
  4132fa:	e724      	b.n	413146 <_realloc_r+0x1e2>
  4132fc:	4629      	mov	r1, r5
  4132fe:	4638      	mov	r0, r7
  413300:	9301      	str	r3, [sp, #4]
  413302:	f7ff f95d 	bl	4125c0 <memmove>
  413306:	9b01      	ldr	r3, [sp, #4]
  413308:	e75c      	b.n	4131c4 <_realloc_r+0x260>
  41330a:	68a9      	ldr	r1, [r5, #8]
  41330c:	2a24      	cmp	r2, #36	; 0x24
  41330e:	f8ca 1010 	str.w	r1, [sl, #16]
  413312:	68e9      	ldr	r1, [r5, #12]
  413314:	f8ca 1014 	str.w	r1, [sl, #20]
  413318:	d003      	beq.n	413322 <_realloc_r+0x3be>
  41331a:	3510      	adds	r5, #16
  41331c:	f10a 0218 	add.w	r2, sl, #24
  413320:	e74a      	b.n	4131b8 <_realloc_r+0x254>
  413322:	6929      	ldr	r1, [r5, #16]
  413324:	f10a 0220 	add.w	r2, sl, #32
  413328:	f8ca 1018 	str.w	r1, [sl, #24]
  41332c:	6969      	ldr	r1, [r5, #20]
  41332e:	3518      	adds	r5, #24
  413330:	f8ca 101c 	str.w	r1, [sl, #28]
  413334:	e740      	b.n	4131b8 <_realloc_r+0x254>
  413336:	bf00      	nop

00413338 <_sbrk_r>:
  413338:	b538      	push	{r3, r4, r5, lr}
  41333a:	4c07      	ldr	r4, [pc, #28]	; (413358 <_sbrk_r+0x20>)
  41333c:	2300      	movs	r3, #0
  41333e:	4605      	mov	r5, r0
  413340:	4608      	mov	r0, r1
  413342:	6023      	str	r3, [r4, #0]
  413344:	f7f3 f912 	bl	40656c <_sbrk>
  413348:	1c43      	adds	r3, r0, #1
  41334a:	d000      	beq.n	41334e <_sbrk_r+0x16>
  41334c:	bd38      	pop	{r3, r4, r5, pc}
  41334e:	6823      	ldr	r3, [r4, #0]
  413350:	2b00      	cmp	r3, #0
  413352:	d0fb      	beq.n	41334c <_sbrk_r+0x14>
  413354:	602b      	str	r3, [r5, #0]
  413356:	bd38      	pop	{r3, r4, r5, pc}
  413358:	20004638 	.word	0x20004638

0041335c <nanf>:
  41335c:	4800      	ldr	r0, [pc, #0]	; (413360 <nanf+0x4>)
  41335e:	4770      	bx	lr
  413360:	7fc00000 	.word	0x7fc00000

00413364 <__sread>:
  413364:	b510      	push	{r4, lr}
  413366:	460c      	mov	r4, r1
  413368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  41336c:	f000 fa74 	bl	413858 <_read_r>
  413370:	2800      	cmp	r0, #0
  413372:	db03      	blt.n	41337c <__sread+0x18>
  413374:	6d23      	ldr	r3, [r4, #80]	; 0x50
  413376:	4403      	add	r3, r0
  413378:	6523      	str	r3, [r4, #80]	; 0x50
  41337a:	bd10      	pop	{r4, pc}
  41337c:	89a3      	ldrh	r3, [r4, #12]
  41337e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  413382:	81a3      	strh	r3, [r4, #12]
  413384:	bd10      	pop	{r4, pc}
  413386:	bf00      	nop

00413388 <__swrite>:
  413388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  41338c:	460c      	mov	r4, r1
  41338e:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
  413392:	461f      	mov	r7, r3
  413394:	05cb      	lsls	r3, r1, #23
  413396:	4616      	mov	r6, r2
  413398:	4605      	mov	r5, r0
  41339a:	d507      	bpl.n	4133ac <__swrite+0x24>
  41339c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4133a0:	2302      	movs	r3, #2
  4133a2:	2200      	movs	r2, #0
  4133a4:	f000 fa42 	bl	41382c <_lseek_r>
  4133a8:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
  4133ac:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  4133b0:	81a1      	strh	r1, [r4, #12]
  4133b2:	463b      	mov	r3, r7
  4133b4:	4632      	mov	r2, r6
  4133b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4133ba:	4628      	mov	r0, r5
  4133bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4133c0:	f000 b922 	b.w	413608 <_write_r>

004133c4 <__sseek>:
  4133c4:	b510      	push	{r4, lr}
  4133c6:	460c      	mov	r4, r1
  4133c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4133cc:	f000 fa2e 	bl	41382c <_lseek_r>
  4133d0:	89a3      	ldrh	r3, [r4, #12]
  4133d2:	1c42      	adds	r2, r0, #1
  4133d4:	bf0e      	itee	eq
  4133d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4133da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4133de:	6520      	strne	r0, [r4, #80]	; 0x50
  4133e0:	81a3      	strh	r3, [r4, #12]
  4133e2:	bd10      	pop	{r4, pc}

004133e4 <__sclose>:
  4133e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4133e8:	f000 b9a6 	b.w	413738 <_close_r>

004133ec <__ssprint_r>:
  4133ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4133f0:	6893      	ldr	r3, [r2, #8]
  4133f2:	b083      	sub	sp, #12
  4133f4:	4690      	mov	r8, r2
  4133f6:	2b00      	cmp	r3, #0
  4133f8:	d072      	beq.n	4134e0 <__ssprint_r+0xf4>
  4133fa:	f04f 0900 	mov.w	r9, #0
  4133fe:	460d      	mov	r5, r1
  413400:	464c      	mov	r4, r9
  413402:	4683      	mov	fp, r0
  413404:	6816      	ldr	r6, [r2, #0]
  413406:	6808      	ldr	r0, [r1, #0]
  413408:	688b      	ldr	r3, [r1, #8]
  41340a:	2c00      	cmp	r4, #0
  41340c:	d045      	beq.n	41349a <__ssprint_r+0xae>
  41340e:	429c      	cmp	r4, r3
  413410:	461f      	mov	r7, r3
  413412:	469a      	mov	sl, r3
  413414:	d346      	bcc.n	4134a4 <__ssprint_r+0xb8>
  413416:	89ab      	ldrh	r3, [r5, #12]
  413418:	f413 6f90 	tst.w	r3, #1152	; 0x480
  41341c:	d02d      	beq.n	41347a <__ssprint_r+0x8e>
  41341e:	696f      	ldr	r7, [r5, #20]
  413420:	6929      	ldr	r1, [r5, #16]
  413422:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  413426:	ebc1 0a00 	rsb	sl, r1, r0
  41342a:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  41342e:	1c60      	adds	r0, r4, #1
  413430:	107f      	asrs	r7, r7, #1
  413432:	4450      	add	r0, sl
  413434:	42b8      	cmp	r0, r7
  413436:	463a      	mov	r2, r7
  413438:	bf84      	itt	hi
  41343a:	4607      	movhi	r7, r0
  41343c:	463a      	movhi	r2, r7
  41343e:	055b      	lsls	r3, r3, #21
  413440:	d533      	bpl.n	4134aa <__ssprint_r+0xbe>
  413442:	4611      	mov	r1, r2
  413444:	4658      	mov	r0, fp
  413446:	f7fe fdc9 	bl	411fdc <_malloc_r>
  41344a:	2800      	cmp	r0, #0
  41344c:	d037      	beq.n	4134be <__ssprint_r+0xd2>
  41344e:	4652      	mov	r2, sl
  413450:	6929      	ldr	r1, [r5, #16]
  413452:	9001      	str	r0, [sp, #4]
  413454:	f7f8 fb0c 	bl	40ba70 <memcpy>
  413458:	89aa      	ldrh	r2, [r5, #12]
  41345a:	9b01      	ldr	r3, [sp, #4]
  41345c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  413460:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  413464:	81aa      	strh	r2, [r5, #12]
  413466:	ebca 0207 	rsb	r2, sl, r7
  41346a:	eb03 000a 	add.w	r0, r3, sl
  41346e:	616f      	str	r7, [r5, #20]
  413470:	46a2      	mov	sl, r4
  413472:	4627      	mov	r7, r4
  413474:	612b      	str	r3, [r5, #16]
  413476:	6028      	str	r0, [r5, #0]
  413478:	60aa      	str	r2, [r5, #8]
  41347a:	4652      	mov	r2, sl
  41347c:	4649      	mov	r1, r9
  41347e:	f7ff f89f 	bl	4125c0 <memmove>
  413482:	f8d8 2008 	ldr.w	r2, [r8, #8]
  413486:	68ab      	ldr	r3, [r5, #8]
  413488:	6828      	ldr	r0, [r5, #0]
  41348a:	1bdb      	subs	r3, r3, r7
  41348c:	4450      	add	r0, sl
  41348e:	1b14      	subs	r4, r2, r4
  413490:	60ab      	str	r3, [r5, #8]
  413492:	6028      	str	r0, [r5, #0]
  413494:	f8c8 4008 	str.w	r4, [r8, #8]
  413498:	b314      	cbz	r4, 4134e0 <__ssprint_r+0xf4>
  41349a:	f8d6 9000 	ldr.w	r9, [r6]
  41349e:	6874      	ldr	r4, [r6, #4]
  4134a0:	3608      	adds	r6, #8
  4134a2:	e7b2      	b.n	41340a <__ssprint_r+0x1e>
  4134a4:	4627      	mov	r7, r4
  4134a6:	46a2      	mov	sl, r4
  4134a8:	e7e7      	b.n	41347a <__ssprint_r+0x8e>
  4134aa:	4658      	mov	r0, fp
  4134ac:	f7ff fd5a 	bl	412f64 <_realloc_r>
  4134b0:	4603      	mov	r3, r0
  4134b2:	2800      	cmp	r0, #0
  4134b4:	d1d7      	bne.n	413466 <__ssprint_r+0x7a>
  4134b6:	6929      	ldr	r1, [r5, #16]
  4134b8:	4658      	mov	r0, fp
  4134ba:	f7fd febf 	bl	41123c <_free_r>
  4134be:	230c      	movs	r3, #12
  4134c0:	f8cb 3000 	str.w	r3, [fp]
  4134c4:	89ab      	ldrh	r3, [r5, #12]
  4134c6:	2200      	movs	r2, #0
  4134c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4134cc:	f04f 30ff 	mov.w	r0, #4294967295
  4134d0:	81ab      	strh	r3, [r5, #12]
  4134d2:	f8c8 2008 	str.w	r2, [r8, #8]
  4134d6:	f8c8 2004 	str.w	r2, [r8, #4]
  4134da:	b003      	add	sp, #12
  4134dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4134e0:	2000      	movs	r0, #0
  4134e2:	f8c8 0004 	str.w	r0, [r8, #4]
  4134e6:	b003      	add	sp, #12
  4134e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004134ec <__swbuf_r>:
  4134ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4134ee:	460e      	mov	r6, r1
  4134f0:	4614      	mov	r4, r2
  4134f2:	4607      	mov	r7, r0
  4134f4:	b110      	cbz	r0, 4134fc <__swbuf_r+0x10>
  4134f6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4134f8:	2b00      	cmp	r3, #0
  4134fa:	d04a      	beq.n	413592 <__swbuf_r+0xa6>
  4134fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  413500:	69a3      	ldr	r3, [r4, #24]
  413502:	b291      	uxth	r1, r2
  413504:	0708      	lsls	r0, r1, #28
  413506:	60a3      	str	r3, [r4, #8]
  413508:	d538      	bpl.n	41357c <__swbuf_r+0x90>
  41350a:	6923      	ldr	r3, [r4, #16]
  41350c:	2b00      	cmp	r3, #0
  41350e:	d035      	beq.n	41357c <__swbuf_r+0x90>
  413510:	0489      	lsls	r1, r1, #18
  413512:	b2f5      	uxtb	r5, r6
  413514:	d515      	bpl.n	413542 <__swbuf_r+0x56>
  413516:	6822      	ldr	r2, [r4, #0]
  413518:	6961      	ldr	r1, [r4, #20]
  41351a:	1ad3      	subs	r3, r2, r3
  41351c:	428b      	cmp	r3, r1
  41351e:	da1c      	bge.n	41355a <__swbuf_r+0x6e>
  413520:	3301      	adds	r3, #1
  413522:	68a1      	ldr	r1, [r4, #8]
  413524:	1c50      	adds	r0, r2, #1
  413526:	3901      	subs	r1, #1
  413528:	60a1      	str	r1, [r4, #8]
  41352a:	6020      	str	r0, [r4, #0]
  41352c:	7016      	strb	r6, [r2, #0]
  41352e:	6962      	ldr	r2, [r4, #20]
  413530:	429a      	cmp	r2, r3
  413532:	d01a      	beq.n	41356a <__swbuf_r+0x7e>
  413534:	89a3      	ldrh	r3, [r4, #12]
  413536:	07db      	lsls	r3, r3, #31
  413538:	d501      	bpl.n	41353e <__swbuf_r+0x52>
  41353a:	2d0a      	cmp	r5, #10
  41353c:	d015      	beq.n	41356a <__swbuf_r+0x7e>
  41353e:	4628      	mov	r0, r5
  413540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  413542:	6e61      	ldr	r1, [r4, #100]	; 0x64
  413544:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  413548:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  41354c:	81a2      	strh	r2, [r4, #12]
  41354e:	6822      	ldr	r2, [r4, #0]
  413550:	6661      	str	r1, [r4, #100]	; 0x64
  413552:	6961      	ldr	r1, [r4, #20]
  413554:	1ad3      	subs	r3, r2, r3
  413556:	428b      	cmp	r3, r1
  413558:	dbe2      	blt.n	413520 <__swbuf_r+0x34>
  41355a:	4621      	mov	r1, r4
  41355c:	4638      	mov	r0, r7
  41355e:	f7fd fd11 	bl	410f84 <_fflush_r>
  413562:	b940      	cbnz	r0, 413576 <__swbuf_r+0x8a>
  413564:	6822      	ldr	r2, [r4, #0]
  413566:	2301      	movs	r3, #1
  413568:	e7db      	b.n	413522 <__swbuf_r+0x36>
  41356a:	4621      	mov	r1, r4
  41356c:	4638      	mov	r0, r7
  41356e:	f7fd fd09 	bl	410f84 <_fflush_r>
  413572:	2800      	cmp	r0, #0
  413574:	d0e3      	beq.n	41353e <__swbuf_r+0x52>
  413576:	f04f 30ff 	mov.w	r0, #4294967295
  41357a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  41357c:	4621      	mov	r1, r4
  41357e:	4638      	mov	r0, r7
  413580:	f7fc fc2a 	bl	40fdd8 <__swsetup_r>
  413584:	2800      	cmp	r0, #0
  413586:	d1f6      	bne.n	413576 <__swbuf_r+0x8a>
  413588:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  41358c:	6923      	ldr	r3, [r4, #16]
  41358e:	b291      	uxth	r1, r2
  413590:	e7be      	b.n	413510 <__swbuf_r+0x24>
  413592:	f7fd fd8b 	bl	4110ac <__sinit>
  413596:	e7b1      	b.n	4134fc <__swbuf_r+0x10>

00413598 <_wcrtomb_r>:
  413598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  41359c:	4605      	mov	r5, r0
  41359e:	b086      	sub	sp, #24
  4135a0:	461e      	mov	r6, r3
  4135a2:	460c      	mov	r4, r1
  4135a4:	b1a1      	cbz	r1, 4135d0 <_wcrtomb_r+0x38>
  4135a6:	4b10      	ldr	r3, [pc, #64]	; (4135e8 <_wcrtomb_r+0x50>)
  4135a8:	4617      	mov	r7, r2
  4135aa:	f8d3 8000 	ldr.w	r8, [r3]
  4135ae:	f7fe fc8b 	bl	411ec8 <__locale_charset>
  4135b2:	9600      	str	r6, [sp, #0]
  4135b4:	4603      	mov	r3, r0
  4135b6:	463a      	mov	r2, r7
  4135b8:	4621      	mov	r1, r4
  4135ba:	4628      	mov	r0, r5
  4135bc:	47c0      	blx	r8
  4135be:	1c43      	adds	r3, r0, #1
  4135c0:	d103      	bne.n	4135ca <_wcrtomb_r+0x32>
  4135c2:	2200      	movs	r2, #0
  4135c4:	238a      	movs	r3, #138	; 0x8a
  4135c6:	6032      	str	r2, [r6, #0]
  4135c8:	602b      	str	r3, [r5, #0]
  4135ca:	b006      	add	sp, #24
  4135cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4135d0:	4b05      	ldr	r3, [pc, #20]	; (4135e8 <_wcrtomb_r+0x50>)
  4135d2:	681f      	ldr	r7, [r3, #0]
  4135d4:	f7fe fc78 	bl	411ec8 <__locale_charset>
  4135d8:	9600      	str	r6, [sp, #0]
  4135da:	4603      	mov	r3, r0
  4135dc:	4622      	mov	r2, r4
  4135de:	a903      	add	r1, sp, #12
  4135e0:	4628      	mov	r0, r5
  4135e2:	47b8      	blx	r7
  4135e4:	e7eb      	b.n	4135be <_wcrtomb_r+0x26>
  4135e6:	bf00      	nop
  4135e8:	20000a58 	.word	0x20000a58

004135ec <__ascii_wctomb>:
  4135ec:	b121      	cbz	r1, 4135f8 <__ascii_wctomb+0xc>
  4135ee:	2aff      	cmp	r2, #255	; 0xff
  4135f0:	d804      	bhi.n	4135fc <__ascii_wctomb+0x10>
  4135f2:	700a      	strb	r2, [r1, #0]
  4135f4:	2001      	movs	r0, #1
  4135f6:	4770      	bx	lr
  4135f8:	4608      	mov	r0, r1
  4135fa:	4770      	bx	lr
  4135fc:	238a      	movs	r3, #138	; 0x8a
  4135fe:	6003      	str	r3, [r0, #0]
  413600:	f04f 30ff 	mov.w	r0, #4294967295
  413604:	4770      	bx	lr
  413606:	bf00      	nop

00413608 <_write_r>:
  413608:	b570      	push	{r4, r5, r6, lr}
  41360a:	460d      	mov	r5, r1
  41360c:	4c08      	ldr	r4, [pc, #32]	; (413630 <_write_r+0x28>)
  41360e:	4611      	mov	r1, r2
  413610:	4606      	mov	r6, r0
  413612:	461a      	mov	r2, r3
  413614:	4628      	mov	r0, r5
  413616:	2300      	movs	r3, #0
  413618:	6023      	str	r3, [r4, #0]
  41361a:	f7f0 fea1 	bl	404360 <_write>
  41361e:	1c43      	adds	r3, r0, #1
  413620:	d000      	beq.n	413624 <_write_r+0x1c>
  413622:	bd70      	pop	{r4, r5, r6, pc}
  413624:	6823      	ldr	r3, [r4, #0]
  413626:	2b00      	cmp	r3, #0
  413628:	d0fb      	beq.n	413622 <_write_r+0x1a>
  41362a:	6033      	str	r3, [r6, #0]
  41362c:	bd70      	pop	{r4, r5, r6, pc}
  41362e:	bf00      	nop
  413630:	20004638 	.word	0x20004638

00413634 <__register_exitproc>:
  413634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  413638:	4c25      	ldr	r4, [pc, #148]	; (4136d0 <__register_exitproc+0x9c>)
  41363a:	4606      	mov	r6, r0
  41363c:	6825      	ldr	r5, [r4, #0]
  41363e:	4688      	mov	r8, r1
  413640:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  413644:	4692      	mov	sl, r2
  413646:	4699      	mov	r9, r3
  413648:	b3c4      	cbz	r4, 4136bc <__register_exitproc+0x88>
  41364a:	6860      	ldr	r0, [r4, #4]
  41364c:	281f      	cmp	r0, #31
  41364e:	dc17      	bgt.n	413680 <__register_exitproc+0x4c>
  413650:	1c41      	adds	r1, r0, #1
  413652:	b176      	cbz	r6, 413672 <__register_exitproc+0x3e>
  413654:	eb04 0380 	add.w	r3, r4, r0, lsl #2
  413658:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
  41365c:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
  413660:	2201      	movs	r2, #1
  413662:	4082      	lsls	r2, r0
  413664:	4315      	orrs	r5, r2
  413666:	2e02      	cmp	r6, #2
  413668:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
  41366c:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
  413670:	d01e      	beq.n	4136b0 <__register_exitproc+0x7c>
  413672:	1c83      	adds	r3, r0, #2
  413674:	6061      	str	r1, [r4, #4]
  413676:	2000      	movs	r0, #0
  413678:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
  41367c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  413680:	4b14      	ldr	r3, [pc, #80]	; (4136d4 <__register_exitproc+0xa0>)
  413682:	b303      	cbz	r3, 4136c6 <__register_exitproc+0x92>
  413684:	f44f 70c8 	mov.w	r0, #400	; 0x190
  413688:	f7fe fca0 	bl	411fcc <malloc>
  41368c:	4604      	mov	r4, r0
  41368e:	b1d0      	cbz	r0, 4136c6 <__register_exitproc+0x92>
  413690:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  413694:	2700      	movs	r7, #0
  413696:	e884 0088 	stmia.w	r4, {r3, r7}
  41369a:	4638      	mov	r0, r7
  41369c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4136a0:	2101      	movs	r1, #1
  4136a2:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4136a6:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4136aa:	2e00      	cmp	r6, #0
  4136ac:	d0e1      	beq.n	413672 <__register_exitproc+0x3e>
  4136ae:	e7d1      	b.n	413654 <__register_exitproc+0x20>
  4136b0:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  4136b4:	431a      	orrs	r2, r3
  4136b6:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4136ba:	e7da      	b.n	413672 <__register_exitproc+0x3e>
  4136bc:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4136c0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4136c4:	e7c1      	b.n	41364a <__register_exitproc+0x16>
  4136c6:	f04f 30ff 	mov.w	r0, #4294967295
  4136ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4136ce:	bf00      	nop
  4136d0:	00414d48 	.word	0x00414d48
  4136d4:	00411fcd 	.word	0x00411fcd

004136d8 <_calloc_r>:
  4136d8:	b510      	push	{r4, lr}
  4136da:	fb02 f101 	mul.w	r1, r2, r1
  4136de:	f7fe fc7d 	bl	411fdc <_malloc_r>
  4136e2:	4604      	mov	r4, r0
  4136e4:	b1d8      	cbz	r0, 41371e <_calloc_r+0x46>
  4136e6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4136ea:	f022 0203 	bic.w	r2, r2, #3
  4136ee:	3a04      	subs	r2, #4
  4136f0:	2a24      	cmp	r2, #36	; 0x24
  4136f2:	d818      	bhi.n	413726 <_calloc_r+0x4e>
  4136f4:	2a13      	cmp	r2, #19
  4136f6:	d914      	bls.n	413722 <_calloc_r+0x4a>
  4136f8:	2300      	movs	r3, #0
  4136fa:	2a1b      	cmp	r2, #27
  4136fc:	6003      	str	r3, [r0, #0]
  4136fe:	6043      	str	r3, [r0, #4]
  413700:	d916      	bls.n	413730 <_calloc_r+0x58>
  413702:	2a24      	cmp	r2, #36	; 0x24
  413704:	6083      	str	r3, [r0, #8]
  413706:	60c3      	str	r3, [r0, #12]
  413708:	bf11      	iteee	ne
  41370a:	f100 0210 	addne.w	r2, r0, #16
  41370e:	6103      	streq	r3, [r0, #16]
  413710:	6143      	streq	r3, [r0, #20]
  413712:	f100 0218 	addeq.w	r2, r0, #24
  413716:	2300      	movs	r3, #0
  413718:	6013      	str	r3, [r2, #0]
  41371a:	6053      	str	r3, [r2, #4]
  41371c:	6093      	str	r3, [r2, #8]
  41371e:	4620      	mov	r0, r4
  413720:	bd10      	pop	{r4, pc}
  413722:	4602      	mov	r2, r0
  413724:	e7f7      	b.n	413716 <_calloc_r+0x3e>
  413726:	2100      	movs	r1, #0
  413728:	f7f8 fa18 	bl	40bb5c <memset>
  41372c:	4620      	mov	r0, r4
  41372e:	bd10      	pop	{r4, pc}
  413730:	f100 0208 	add.w	r2, r0, #8
  413734:	e7ef      	b.n	413716 <_calloc_r+0x3e>
  413736:	bf00      	nop

00413738 <_close_r>:
  413738:	b538      	push	{r3, r4, r5, lr}
  41373a:	4c07      	ldr	r4, [pc, #28]	; (413758 <_close_r+0x20>)
  41373c:	2300      	movs	r3, #0
  41373e:	4605      	mov	r5, r0
  413740:	4608      	mov	r0, r1
  413742:	6023      	str	r3, [r4, #0]
  413744:	f7f2 ff3e 	bl	4065c4 <_close>
  413748:	1c43      	adds	r3, r0, #1
  41374a:	d000      	beq.n	41374e <_close_r+0x16>
  41374c:	bd38      	pop	{r3, r4, r5, pc}
  41374e:	6823      	ldr	r3, [r4, #0]
  413750:	2b00      	cmp	r3, #0
  413752:	d0fb      	beq.n	41374c <_close_r+0x14>
  413754:	602b      	str	r3, [r5, #0]
  413756:	bd38      	pop	{r3, r4, r5, pc}
  413758:	20004638 	.word	0x20004638

0041375c <_fclose_r>:
  41375c:	2900      	cmp	r1, #0
  41375e:	d03d      	beq.n	4137dc <_fclose_r+0x80>
  413760:	b570      	push	{r4, r5, r6, lr}
  413762:	4605      	mov	r5, r0
  413764:	460c      	mov	r4, r1
  413766:	b108      	cbz	r0, 41376c <_fclose_r+0x10>
  413768:	6b83      	ldr	r3, [r0, #56]	; 0x38
  41376a:	b37b      	cbz	r3, 4137cc <_fclose_r+0x70>
  41376c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  413770:	b90b      	cbnz	r3, 413776 <_fclose_r+0x1a>
  413772:	2000      	movs	r0, #0
  413774:	bd70      	pop	{r4, r5, r6, pc}
  413776:	4621      	mov	r1, r4
  413778:	4628      	mov	r0, r5
  41377a:	f7fd fb5f 	bl	410e3c <__sflush_r>
  41377e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  413780:	4606      	mov	r6, r0
  413782:	b133      	cbz	r3, 413792 <_fclose_r+0x36>
  413784:	69e1      	ldr	r1, [r4, #28]
  413786:	4628      	mov	r0, r5
  413788:	4798      	blx	r3
  41378a:	2800      	cmp	r0, #0
  41378c:	bfb8      	it	lt
  41378e:	f04f 36ff 	movlt.w	r6, #4294967295
  413792:	89a3      	ldrh	r3, [r4, #12]
  413794:	061b      	lsls	r3, r3, #24
  413796:	d41c      	bmi.n	4137d2 <_fclose_r+0x76>
  413798:	6b21      	ldr	r1, [r4, #48]	; 0x30
  41379a:	b141      	cbz	r1, 4137ae <_fclose_r+0x52>
  41379c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4137a0:	4299      	cmp	r1, r3
  4137a2:	d002      	beq.n	4137aa <_fclose_r+0x4e>
  4137a4:	4628      	mov	r0, r5
  4137a6:	f7fd fd49 	bl	41123c <_free_r>
  4137aa:	2300      	movs	r3, #0
  4137ac:	6323      	str	r3, [r4, #48]	; 0x30
  4137ae:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4137b0:	b121      	cbz	r1, 4137bc <_fclose_r+0x60>
  4137b2:	4628      	mov	r0, r5
  4137b4:	f7fd fd42 	bl	41123c <_free_r>
  4137b8:	2300      	movs	r3, #0
  4137ba:	6463      	str	r3, [r4, #68]	; 0x44
  4137bc:	f7fd fc7c 	bl	4110b8 <__sfp_lock_acquire>
  4137c0:	2300      	movs	r3, #0
  4137c2:	81a3      	strh	r3, [r4, #12]
  4137c4:	f7fd fc7a 	bl	4110bc <__sfp_lock_release>
  4137c8:	4630      	mov	r0, r6
  4137ca:	bd70      	pop	{r4, r5, r6, pc}
  4137cc:	f7fd fc6e 	bl	4110ac <__sinit>
  4137d0:	e7cc      	b.n	41376c <_fclose_r+0x10>
  4137d2:	6921      	ldr	r1, [r4, #16]
  4137d4:	4628      	mov	r0, r5
  4137d6:	f7fd fd31 	bl	41123c <_free_r>
  4137da:	e7dd      	b.n	413798 <_fclose_r+0x3c>
  4137dc:	2000      	movs	r0, #0
  4137de:	4770      	bx	lr

004137e0 <_fstat_r>:
  4137e0:	b538      	push	{r3, r4, r5, lr}
  4137e2:	460b      	mov	r3, r1
  4137e4:	4c07      	ldr	r4, [pc, #28]	; (413804 <_fstat_r+0x24>)
  4137e6:	4605      	mov	r5, r0
  4137e8:	4611      	mov	r1, r2
  4137ea:	4618      	mov	r0, r3
  4137ec:	2300      	movs	r3, #0
  4137ee:	6023      	str	r3, [r4, #0]
  4137f0:	f7f2 fef4 	bl	4065dc <_fstat>
  4137f4:	1c43      	adds	r3, r0, #1
  4137f6:	d000      	beq.n	4137fa <_fstat_r+0x1a>
  4137f8:	bd38      	pop	{r3, r4, r5, pc}
  4137fa:	6823      	ldr	r3, [r4, #0]
  4137fc:	2b00      	cmp	r3, #0
  4137fe:	d0fb      	beq.n	4137f8 <_fstat_r+0x18>
  413800:	602b      	str	r3, [r5, #0]
  413802:	bd38      	pop	{r3, r4, r5, pc}
  413804:	20004638 	.word	0x20004638

00413808 <_isatty_r>:
  413808:	b538      	push	{r3, r4, r5, lr}
  41380a:	4c07      	ldr	r4, [pc, #28]	; (413828 <_isatty_r+0x20>)
  41380c:	2300      	movs	r3, #0
  41380e:	4605      	mov	r5, r0
  413810:	4608      	mov	r0, r1
  413812:	6023      	str	r3, [r4, #0]
  413814:	f7f2 fef2 	bl	4065fc <_isatty>
  413818:	1c43      	adds	r3, r0, #1
  41381a:	d000      	beq.n	41381e <_isatty_r+0x16>
  41381c:	bd38      	pop	{r3, r4, r5, pc}
  41381e:	6823      	ldr	r3, [r4, #0]
  413820:	2b00      	cmp	r3, #0
  413822:	d0fb      	beq.n	41381c <_isatty_r+0x14>
  413824:	602b      	str	r3, [r5, #0]
  413826:	bd38      	pop	{r3, r4, r5, pc}
  413828:	20004638 	.word	0x20004638

0041382c <_lseek_r>:
  41382c:	b570      	push	{r4, r5, r6, lr}
  41382e:	460d      	mov	r5, r1
  413830:	4c08      	ldr	r4, [pc, #32]	; (413854 <_lseek_r+0x28>)
  413832:	4611      	mov	r1, r2
  413834:	4606      	mov	r6, r0
  413836:	461a      	mov	r2, r3
  413838:	4628      	mov	r0, r5
  41383a:	2300      	movs	r3, #0
  41383c:	6023      	str	r3, [r4, #0]
  41383e:	f7f2 fee7 	bl	406610 <_lseek>
  413842:	1c43      	adds	r3, r0, #1
  413844:	d000      	beq.n	413848 <_lseek_r+0x1c>
  413846:	bd70      	pop	{r4, r5, r6, pc}
  413848:	6823      	ldr	r3, [r4, #0]
  41384a:	2b00      	cmp	r3, #0
  41384c:	d0fb      	beq.n	413846 <_lseek_r+0x1a>
  41384e:	6033      	str	r3, [r6, #0]
  413850:	bd70      	pop	{r4, r5, r6, pc}
  413852:	bf00      	nop
  413854:	20004638 	.word	0x20004638

00413858 <_read_r>:
  413858:	b570      	push	{r4, r5, r6, lr}
  41385a:	460d      	mov	r5, r1
  41385c:	4c08      	ldr	r4, [pc, #32]	; (413880 <_read_r+0x28>)
  41385e:	4611      	mov	r1, r2
  413860:	4606      	mov	r6, r0
  413862:	461a      	mov	r2, r3
  413864:	4628      	mov	r0, r5
  413866:	2300      	movs	r3, #0
  413868:	6023      	str	r3, [r4, #0]
  41386a:	f7f0 fd4f 	bl	40430c <_read>
  41386e:	1c43      	adds	r3, r0, #1
  413870:	d000      	beq.n	413874 <_read_r+0x1c>
  413872:	bd70      	pop	{r4, r5, r6, pc}
  413874:	6823      	ldr	r3, [r4, #0]
  413876:	2b00      	cmp	r3, #0
  413878:	d0fb      	beq.n	413872 <_read_r+0x1a>
  41387a:	6033      	str	r3, [r6, #0]
  41387c:	bd70      	pop	{r4, r5, r6, pc}
  41387e:	bf00      	nop
  413880:	20004638 	.word	0x20004638

00413884 <__aeabi_d2uiz>:
  413884:	004a      	lsls	r2, r1, #1
  413886:	d211      	bcs.n	4138ac <__aeabi_d2uiz+0x28>
  413888:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  41388c:	d211      	bcs.n	4138b2 <__aeabi_d2uiz+0x2e>
  41388e:	d50d      	bpl.n	4138ac <__aeabi_d2uiz+0x28>
  413890:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  413894:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  413898:	d40e      	bmi.n	4138b8 <__aeabi_d2uiz+0x34>
  41389a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  41389e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4138a2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4138a6:	fa23 f002 	lsr.w	r0, r3, r2
  4138aa:	4770      	bx	lr
  4138ac:	f04f 0000 	mov.w	r0, #0
  4138b0:	4770      	bx	lr
  4138b2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4138b6:	d102      	bne.n	4138be <__aeabi_d2uiz+0x3a>
  4138b8:	f04f 30ff 	mov.w	r0, #4294967295
  4138bc:	4770      	bx	lr
  4138be:	f04f 0000 	mov.w	r0, #0
  4138c2:	4770      	bx	lr

004138c4 <__aeabi_uldivmod>:
  4138c4:	b953      	cbnz	r3, 4138dc <__aeabi_uldivmod+0x18>
  4138c6:	b94a      	cbnz	r2, 4138dc <__aeabi_uldivmod+0x18>
  4138c8:	2900      	cmp	r1, #0
  4138ca:	bf08      	it	eq
  4138cc:	2800      	cmpeq	r0, #0
  4138ce:	bf1c      	itt	ne
  4138d0:	f04f 31ff 	movne.w	r1, #4294967295
  4138d4:	f04f 30ff 	movne.w	r0, #4294967295
  4138d8:	f000 b982 	b.w	413be0 <__aeabi_idiv0>
  4138dc:	f1ad 0c08 	sub.w	ip, sp, #8
  4138e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4138e4:	f000 f806 	bl	4138f4 <__udivmoddi4>
  4138e8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4138ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4138f0:	b004      	add	sp, #16
  4138f2:	4770      	bx	lr

004138f4 <__udivmoddi4>:
  4138f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4138f8:	468c      	mov	ip, r1
  4138fa:	460c      	mov	r4, r1
  4138fc:	4605      	mov	r5, r0
  4138fe:	9e09      	ldr	r6, [sp, #36]	; 0x24
  413900:	2b00      	cmp	r3, #0
  413902:	d14f      	bne.n	4139a4 <__udivmoddi4+0xb0>
  413904:	428a      	cmp	r2, r1
  413906:	4617      	mov	r7, r2
  413908:	d96b      	bls.n	4139e2 <__udivmoddi4+0xee>
  41390a:	fab2 fe82 	clz	lr, r2
  41390e:	f1be 0f00 	cmp.w	lr, #0
  413912:	d00b      	beq.n	41392c <__udivmoddi4+0x38>
  413914:	f1ce 0520 	rsb	r5, lr, #32
  413918:	fa20 f505 	lsr.w	r5, r0, r5
  41391c:	fa01 f30e 	lsl.w	r3, r1, lr
  413920:	ea45 0c03 	orr.w	ip, r5, r3
  413924:	fa02 f70e 	lsl.w	r7, r2, lr
  413928:	fa00 f50e 	lsl.w	r5, r0, lr
  41392c:	0c39      	lsrs	r1, r7, #16
  41392e:	fbbc f0f1 	udiv	r0, ip, r1
  413932:	b2ba      	uxth	r2, r7
  413934:	fb01 c310 	mls	r3, r1, r0, ip
  413938:	fb00 f802 	mul.w	r8, r0, r2
  41393c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  413940:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
  413944:	45a0      	cmp	r8, r4
  413946:	d909      	bls.n	41395c <__udivmoddi4+0x68>
  413948:	19e4      	adds	r4, r4, r7
  41394a:	f100 33ff 	add.w	r3, r0, #4294967295
  41394e:	f080 8128 	bcs.w	413ba2 <__udivmoddi4+0x2ae>
  413952:	45a0      	cmp	r8, r4
  413954:	f240 8125 	bls.w	413ba2 <__udivmoddi4+0x2ae>
  413958:	3802      	subs	r0, #2
  41395a:	443c      	add	r4, r7
  41395c:	ebc8 0404 	rsb	r4, r8, r4
  413960:	fbb4 f3f1 	udiv	r3, r4, r1
  413964:	fb01 4c13 	mls	ip, r1, r3, r4
  413968:	fb03 f202 	mul.w	r2, r3, r2
  41396c:	b2ac      	uxth	r4, r5
  41396e:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
  413972:	428a      	cmp	r2, r1
  413974:	d909      	bls.n	41398a <__udivmoddi4+0x96>
  413976:	19c9      	adds	r1, r1, r7
  413978:	f103 34ff 	add.w	r4, r3, #4294967295
  41397c:	f080 810f 	bcs.w	413b9e <__udivmoddi4+0x2aa>
  413980:	428a      	cmp	r2, r1
  413982:	f240 810c 	bls.w	413b9e <__udivmoddi4+0x2aa>
  413986:	3b02      	subs	r3, #2
  413988:	4439      	add	r1, r7
  41398a:	1a8a      	subs	r2, r1, r2
  41398c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  413990:	2100      	movs	r1, #0
  413992:	2e00      	cmp	r6, #0
  413994:	d063      	beq.n	413a5e <__udivmoddi4+0x16a>
  413996:	fa22 f20e 	lsr.w	r2, r2, lr
  41399a:	2300      	movs	r3, #0
  41399c:	e886 000c 	stmia.w	r6, {r2, r3}
  4139a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4139a4:	428b      	cmp	r3, r1
  4139a6:	d907      	bls.n	4139b8 <__udivmoddi4+0xc4>
  4139a8:	2e00      	cmp	r6, #0
  4139aa:	d056      	beq.n	413a5a <__udivmoddi4+0x166>
  4139ac:	2100      	movs	r1, #0
  4139ae:	e886 0011 	stmia.w	r6, {r0, r4}
  4139b2:	4608      	mov	r0, r1
  4139b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4139b8:	fab3 f183 	clz	r1, r3
  4139bc:	2900      	cmp	r1, #0
  4139be:	f040 8093 	bne.w	413ae8 <__udivmoddi4+0x1f4>
  4139c2:	42a3      	cmp	r3, r4
  4139c4:	d302      	bcc.n	4139cc <__udivmoddi4+0xd8>
  4139c6:	4282      	cmp	r2, r0
  4139c8:	f200 80fe 	bhi.w	413bc8 <__udivmoddi4+0x2d4>
  4139cc:	1a85      	subs	r5, r0, r2
  4139ce:	eb64 0303 	sbc.w	r3, r4, r3
  4139d2:	469c      	mov	ip, r3
  4139d4:	2001      	movs	r0, #1
  4139d6:	2e00      	cmp	r6, #0
  4139d8:	d041      	beq.n	413a5e <__udivmoddi4+0x16a>
  4139da:	e886 1020 	stmia.w	r6, {r5, ip}
  4139de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4139e2:	b912      	cbnz	r2, 4139ea <__udivmoddi4+0xf6>
  4139e4:	2701      	movs	r7, #1
  4139e6:	fbb7 f7f2 	udiv	r7, r7, r2
  4139ea:	fab7 fe87 	clz	lr, r7
  4139ee:	f1be 0f00 	cmp.w	lr, #0
  4139f2:	d136      	bne.n	413a62 <__udivmoddi4+0x16e>
  4139f4:	1be4      	subs	r4, r4, r7
  4139f6:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4139fa:	fa1f f987 	uxth.w	r9, r7
  4139fe:	2101      	movs	r1, #1
  413a00:	fbb4 f3f8 	udiv	r3, r4, r8
  413a04:	fb08 4413 	mls	r4, r8, r3, r4
  413a08:	fb09 f203 	mul.w	r2, r9, r3
  413a0c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  413a10:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
  413a14:	42a2      	cmp	r2, r4
  413a16:	d907      	bls.n	413a28 <__udivmoddi4+0x134>
  413a18:	19e4      	adds	r4, r4, r7
  413a1a:	f103 30ff 	add.w	r0, r3, #4294967295
  413a1e:	d202      	bcs.n	413a26 <__udivmoddi4+0x132>
  413a20:	42a2      	cmp	r2, r4
  413a22:	f200 80d3 	bhi.w	413bcc <__udivmoddi4+0x2d8>
  413a26:	4603      	mov	r3, r0
  413a28:	1aa4      	subs	r4, r4, r2
  413a2a:	fbb4 f0f8 	udiv	r0, r4, r8
  413a2e:	fb08 4810 	mls	r8, r8, r0, r4
  413a32:	fb09 f900 	mul.w	r9, r9, r0
  413a36:	b2ac      	uxth	r4, r5
  413a38:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
  413a3c:	4591      	cmp	r9, r2
  413a3e:	d907      	bls.n	413a50 <__udivmoddi4+0x15c>
  413a40:	19d2      	adds	r2, r2, r7
  413a42:	f100 34ff 	add.w	r4, r0, #4294967295
  413a46:	d202      	bcs.n	413a4e <__udivmoddi4+0x15a>
  413a48:	4591      	cmp	r9, r2
  413a4a:	f200 80ba 	bhi.w	413bc2 <__udivmoddi4+0x2ce>
  413a4e:	4620      	mov	r0, r4
  413a50:	ebc9 0202 	rsb	r2, r9, r2
  413a54:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
  413a58:	e79b      	b.n	413992 <__udivmoddi4+0x9e>
  413a5a:	4631      	mov	r1, r6
  413a5c:	4630      	mov	r0, r6
  413a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  413a62:	fa07 f70e 	lsl.w	r7, r7, lr
  413a66:	f1ce 0c20 	rsb	ip, lr, #32
  413a6a:	fa24 f30c 	lsr.w	r3, r4, ip
  413a6e:	ea4f 4817 	mov.w	r8, r7, lsr #16
  413a72:	fbb3 faf8 	udiv	sl, r3, r8
  413a76:	fa1f f987 	uxth.w	r9, r7
  413a7a:	fb08 351a 	mls	r5, r8, sl, r3
  413a7e:	fa20 fc0c 	lsr.w	ip, r0, ip
  413a82:	fa04 f40e 	lsl.w	r4, r4, lr
  413a86:	fb0a fb09 	mul.w	fp, sl, r9
  413a8a:	ea4c 0c04 	orr.w	ip, ip, r4
  413a8e:	ea4f 421c 	mov.w	r2, ip, lsr #16
  413a92:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
  413a96:	459b      	cmp	fp, r3
  413a98:	fa00 f50e 	lsl.w	r5, r0, lr
  413a9c:	d90a      	bls.n	413ab4 <__udivmoddi4+0x1c0>
  413a9e:	19db      	adds	r3, r3, r7
  413aa0:	f10a 32ff 	add.w	r2, sl, #4294967295
  413aa4:	f080 808b 	bcs.w	413bbe <__udivmoddi4+0x2ca>
  413aa8:	459b      	cmp	fp, r3
  413aaa:	f240 8088 	bls.w	413bbe <__udivmoddi4+0x2ca>
  413aae:	f1aa 0a02 	sub.w	sl, sl, #2
  413ab2:	443b      	add	r3, r7
  413ab4:	ebcb 0303 	rsb	r3, fp, r3
  413ab8:	fbb3 f0f8 	udiv	r0, r3, r8
  413abc:	fb08 3310 	mls	r3, r8, r0, r3
  413ac0:	fb00 f409 	mul.w	r4, r0, r9
  413ac4:	fa1f fc8c 	uxth.w	ip, ip
  413ac8:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
  413acc:	429c      	cmp	r4, r3
  413ace:	d907      	bls.n	413ae0 <__udivmoddi4+0x1ec>
  413ad0:	19db      	adds	r3, r3, r7
  413ad2:	f100 32ff 	add.w	r2, r0, #4294967295
  413ad6:	d26e      	bcs.n	413bb6 <__udivmoddi4+0x2c2>
  413ad8:	429c      	cmp	r4, r3
  413ada:	d96c      	bls.n	413bb6 <__udivmoddi4+0x2c2>
  413adc:	3802      	subs	r0, #2
  413ade:	443b      	add	r3, r7
  413ae0:	1b1c      	subs	r4, r3, r4
  413ae2:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
  413ae6:	e78b      	b.n	413a00 <__udivmoddi4+0x10c>
  413ae8:	f1c1 0e20 	rsb	lr, r1, #32
  413aec:	408b      	lsls	r3, r1
  413aee:	fa22 fc0e 	lsr.w	ip, r2, lr
  413af2:	ea4c 0c03 	orr.w	ip, ip, r3
  413af6:	fa24 f70e 	lsr.w	r7, r4, lr
  413afa:	ea4f 491c 	mov.w	r9, ip, lsr #16
  413afe:	fbb7 faf9 	udiv	sl, r7, r9
  413b02:	fa1f f38c 	uxth.w	r3, ip
  413b06:	fb09 771a 	mls	r7, r9, sl, r7
  413b0a:	fa20 f80e 	lsr.w	r8, r0, lr
  413b0e:	408c      	lsls	r4, r1
  413b10:	fb0a f503 	mul.w	r5, sl, r3
  413b14:	ea48 0404 	orr.w	r4, r8, r4
  413b18:	ea4f 4814 	mov.w	r8, r4, lsr #16
  413b1c:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  413b20:	42bd      	cmp	r5, r7
  413b22:	fa02 f201 	lsl.w	r2, r2, r1
  413b26:	fa00 fb01 	lsl.w	fp, r0, r1
  413b2a:	d909      	bls.n	413b40 <__udivmoddi4+0x24c>
  413b2c:	eb17 070c 	adds.w	r7, r7, ip
  413b30:	f10a 30ff 	add.w	r0, sl, #4294967295
  413b34:	d241      	bcs.n	413bba <__udivmoddi4+0x2c6>
  413b36:	42bd      	cmp	r5, r7
  413b38:	d93f      	bls.n	413bba <__udivmoddi4+0x2c6>
  413b3a:	f1aa 0a02 	sub.w	sl, sl, #2
  413b3e:	4467      	add	r7, ip
  413b40:	1b7f      	subs	r7, r7, r5
  413b42:	fbb7 f5f9 	udiv	r5, r7, r9
  413b46:	fb09 7715 	mls	r7, r9, r5, r7
  413b4a:	fb05 f303 	mul.w	r3, r5, r3
  413b4e:	b2a4      	uxth	r4, r4
  413b50:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  413b54:	42bb      	cmp	r3, r7
  413b56:	d908      	bls.n	413b6a <__udivmoddi4+0x276>
  413b58:	eb17 070c 	adds.w	r7, r7, ip
  413b5c:	f105 30ff 	add.w	r0, r5, #4294967295
  413b60:	d227      	bcs.n	413bb2 <__udivmoddi4+0x2be>
  413b62:	42bb      	cmp	r3, r7
  413b64:	d925      	bls.n	413bb2 <__udivmoddi4+0x2be>
  413b66:	3d02      	subs	r5, #2
  413b68:	4467      	add	r7, ip
  413b6a:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
  413b6e:	fba0 8902 	umull	r8, r9, r0, r2
  413b72:	1aff      	subs	r7, r7, r3
  413b74:	454f      	cmp	r7, r9
  413b76:	4645      	mov	r5, r8
  413b78:	464c      	mov	r4, r9
  413b7a:	d314      	bcc.n	413ba6 <__udivmoddi4+0x2b2>
  413b7c:	d029      	beq.n	413bd2 <__udivmoddi4+0x2de>
  413b7e:	b366      	cbz	r6, 413bda <__udivmoddi4+0x2e6>
  413b80:	ebbb 0305 	subs.w	r3, fp, r5
  413b84:	eb67 0704 	sbc.w	r7, r7, r4
  413b88:	fa07 fe0e 	lsl.w	lr, r7, lr
  413b8c:	40cb      	lsrs	r3, r1
  413b8e:	40cf      	lsrs	r7, r1
  413b90:	ea4e 0303 	orr.w	r3, lr, r3
  413b94:	e886 0088 	stmia.w	r6, {r3, r7}
  413b98:	2100      	movs	r1, #0
  413b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  413b9e:	4623      	mov	r3, r4
  413ba0:	e6f3      	b.n	41398a <__udivmoddi4+0x96>
  413ba2:	4618      	mov	r0, r3
  413ba4:	e6da      	b.n	41395c <__udivmoddi4+0x68>
  413ba6:	ebb8 0502 	subs.w	r5, r8, r2
  413baa:	eb69 040c 	sbc.w	r4, r9, ip
  413bae:	3801      	subs	r0, #1
  413bb0:	e7e5      	b.n	413b7e <__udivmoddi4+0x28a>
  413bb2:	4605      	mov	r5, r0
  413bb4:	e7d9      	b.n	413b6a <__udivmoddi4+0x276>
  413bb6:	4610      	mov	r0, r2
  413bb8:	e792      	b.n	413ae0 <__udivmoddi4+0x1ec>
  413bba:	4682      	mov	sl, r0
  413bbc:	e7c0      	b.n	413b40 <__udivmoddi4+0x24c>
  413bbe:	4692      	mov	sl, r2
  413bc0:	e778      	b.n	413ab4 <__udivmoddi4+0x1c0>
  413bc2:	3802      	subs	r0, #2
  413bc4:	443a      	add	r2, r7
  413bc6:	e743      	b.n	413a50 <__udivmoddi4+0x15c>
  413bc8:	4608      	mov	r0, r1
  413bca:	e704      	b.n	4139d6 <__udivmoddi4+0xe2>
  413bcc:	3b02      	subs	r3, #2
  413bce:	443c      	add	r4, r7
  413bd0:	e72a      	b.n	413a28 <__udivmoddi4+0x134>
  413bd2:	45c3      	cmp	fp, r8
  413bd4:	d3e7      	bcc.n	413ba6 <__udivmoddi4+0x2b2>
  413bd6:	463c      	mov	r4, r7
  413bd8:	e7d1      	b.n	413b7e <__udivmoddi4+0x28a>
  413bda:	4631      	mov	r1, r6
  413bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00413be0 <__aeabi_idiv0>:
  413be0:	4770      	bx	lr
  413be2:	bf00      	nop

00413be4 <functionsMap>:
  413be4:	6f67 0000 0000 0000 0000 0000 0000 0000     go..............
	...
  413c04:	2191 0040 6572 6573 5674 7261 0000 0000     .!@.resetVar....
	...
  413c28:	8dd5 0040 6f67 6552 6573 0074 0000 0000     ..@.goReset.....
	...
  413c4c:	8e41 0040 5474 746f 6c61 6153 706d 656c     A.@.tTotalSample
	...
  413c70:	20a5 0040 5474 7361 536b 6d61 6c70 0065     . @.tTaskSample.
	...
  413c94:	8c3d 0040 616b 516c 6e41 6c67 0065 0000     =.@.kalQAngle...
	...
  413cb8:	9911 0040 616b 516c 6942 7361 0000 0000     ..@.kalQBias....
	...
  413cdc:	9941 0040 616b 526c 654d 7361 7275 0065     A.@.kalRMeasure.
	...
  413d00:	9971 0040 6c61 6870 4361 6946 746c 7265     q.@.alphaCFilter
	...
  413d24:	9639 0040 666f 7366 7465 6341 6563 586c     9.@.offsetAccelX
	...
  413d48:	96dd 0040 666f 7366 7465 6341 6563 596c     ..@.offsetAccelY
	...
  413d6c:	9709 0040 666f 7366 7465 6341 6563 5a6c     ..@.offsetAccelZ
	...
  413d90:	9735 0040 666f 7366 7465 7947 6f72 0058     5.@.offsetGyroX.
	...
  413db4:	9761 0040 666f 7366 7465 7947 6f72 0059     a.@.offsetGyroY.
	...
  413dd8:	978d 0040 666f 7366 7465 7947 6f72 005a     ..@.offsetGyroZ.
	...
  413dfc:	97b9 0040 6163 696c 7262 7461 6f69 496e     ..@.calibrationI
  413e0c:	554d 0000 0000 0000 0000 0000 0000 0000     MU..............
  413e1c:	0000 0000 9475 0040 6e65 0064 0000 0000     ....u.@.end.....
	...
  413e44:	0371 0040 003b 0000 7257 6e6f 2067 6f66     q.@.;...Wrong fo
  413e54:	6d72 7461 5b20 7325 0a5d 0000 6f54 206f     rmat [%s]...Too 
  413e64:	756d 6863 6120 6772 3a73 5b20 7325 0a5d     much args: [%s].
  413e74:	0000 0000 4309 4d4f 414d 444e 5520 4b4e     .....COMMAND UNK
  413e84:	4f4e 0d57 000a 0000 4509 5252 524f 4320     NOW......ERROR C
  413e94:	4d4f 414d 444e 5b20 7325 0d5d 000a 0000     OMMAND [%s].....
  413ea4:	7525 252e 2e75 7525 252e 0064 5754 2049     %u.%u.%u.%d.TWI 
  413eb4:	6e49 7469 4520 7272 726f 0021 504d 3655     Init Error!.MPU6
  413ec4:	3530 2030 6f4c 2077 6e49 7469 4520 7272     050 Low Init Err
  413ed4:	726f 0a21 0000 0000 4d49 2055 6f4c 2077     or!.....IMU Low 
  413ee4:	6f6e 2074 6f46 6e75 2164 000a 504d 3655     not Found!..MPU6
  413ef4:	3530 2030 6948 6867 4920 696e 2074 7245     050 High Init Er
  413f04:	6f72 2172 000a 0000 4d49 2055 6948 6867     ror!....IMU High
  413f14:	6e20 746f 4620 756f 646e 0a21 0000 0000      not Found!.....
	...
  413f2c:	000a 0000 0f03 0000 4d49 2055 7246 6565     ........IMU Free
  413f3c:	5452 534f 0000 0000 6e41 6c67 2065 7550     RTOS....Angle Pu
  413f4c:	6572 0a3a 3025 332e 2066 7247 7561 0a73     re:.%0.3f Graus.
  413f5c:	6e41 6c67 2065 6f43 706d 3a2e 250a 2e30     Angle Comp.:.%0.
  413f6c:	6633 4720 6172 7375 410a 676e 656c 4b20     3f Graus.Angle K
  413f7c:	6c61 616d 3a6e 250a 2e30 6633 4720 6172     alman:.%0.3f Gra
  413f8c:	7375 0000 6954 656d 2072 203d 3025 332e     us..Timer = %0.3
  413f9c:	2066 6573 6f63 646e 0d73 000a 6954 656d     f seconds...Time
  413fac:	2072 6156 756c 2065 7245 6f72 2072 255b     r Value Error [%
  413fbc:	5d66 0a0d 0000 0000 5453 504f 0a0d 0000     f]......STOP....
  413fcc:	3025 342e 3b66 3025 342e 3b66 3025 342e     %0.4f;%0.4f;%0.4
  413fdc:	3b66 3025 342e 3b66 3025 342e 3b66 3025     f;%0.4f;%0.4f;%0
  413fec:	342e 3b66 3025 342e 3b66 3025 342e 3b66     .4f;%0.4f;%0.4f;
  413ffc:	3025 342e 3b66 3025 342e 3b66 3025 342e     %0.4f;%0.4f;%0.4
  41400c:	3b66 3025 342e 3b66 3025 342e 3b66 3025     f;%0.4f;%0.4f;%0
  41401c:	342e 3b66 3025 342e 3b66 3025 342e 3b66     .4f;%0.4f;%0.4f;
  41402c:	0a0d 0000 6954 656d 4972 554d 0000 0000     ....TimerIMU....

0041403c <null_dma_control>:
	...

00414044 <all_twi_definitions>:
  414044:	8000 4001 8100 4001 0013 0000 0013 0000     ...@...@........

00414054 <all_uart_definitions>:
  414054:	0600 400e 0700 400e 0008 0000 0008 0000     ...@...@........

00414064 <LED_DESCRIPTOR>:
  414064:	0017 0000 0000 0000 002e 0000 0000 0000     ................
  414074:	0019 0000 0000 0000 0000 0000 0001 0000     ................

00414084 <p_uc_charset10x14>:
	...
  4140a0:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  4140b0:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  4140c0:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  4140d0:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  4140e0:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  4140f0:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  414100:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  414110:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  414128:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  414138:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  414148:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  414158:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  414168:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  414178:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  414188:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  414198:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  4141b0:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  4141c0:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  4141d0:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  4141e0:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  4141f0:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  414200:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  414210:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  414220:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  414230:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  414240:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  414250:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  414260:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  414270:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  414280:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  414290:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  4142a0:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  4142b0:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  4142c0:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  4142d0:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  4142e0:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  4142f0:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  414300:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  414310:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  414320:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  414330:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  414340:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  414350:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  414360:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  414370:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  414380:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  414390:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  4143a0:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  4143b0:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4143c0:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  4143d0:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  4143e0:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  4143f0:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  414400:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  414410:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  414420:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  414430:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  414440:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  414450:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  414460:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  414470:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  414480:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  414490:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  4144a0:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  4144b0:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  4144c0:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  4144d0:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  4144e0:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  4144f0:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  414500:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  414510:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  414520:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  414530:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  414540:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  414550:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  414560:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  414570:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  414580:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  414590:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  4145a0:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  4145b0:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  4145c0:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4145d0:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  4145e0:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  4145f0:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  414600:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  414610:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  414620:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  414630:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  414640:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  414650:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  414660:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  414670:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  414680:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  414690:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  4146a0:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  4146b0:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4146c0:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  4146d0:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  4146e0:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  4146f0:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  414700:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  414710:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  414720:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  414730:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  414740:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  414750:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  414760:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  414770:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  414780:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  414790:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  4147a0:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  4147b0:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  4147c0:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  4147d0:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  4147e0:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  4147f0:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  414800:	fcff fcff 4449 454c 0000 0000 0a0d 0000     ....IDLE........
  414810:	7325 0909 6325 2509 0975 7525 2509 0d75     %s..%c.%u.%u.%u.
  414820:	000a 0000 6d54 2072 7653 0063 4d49 5355     ....Tmr Svc.IMUS
  414830:	6d61 6c70 2065 203d 6c25 2075 736d 0a0d     ample = %lu ms..
  414840:	0000 0000 4d49 5355 6d61 6c70 2065 6156     ....IMUSample Va
  414850:	756c 2065 7245 6f72 2072 255b 5d66 0a0d     lue Error [%f]..
  414860:	0000 0000 6954 656d 4972 554d 0000 0000     ....TimerIMU....
  414870:	7245 6f72 2072 4d49 2155 0000 6143 696c     Error IMU!..Cali
  414880:	7262 7461 6f69 206e 4d49 0055 7325 5320     bration IMU.%s S
  414890:	6174 7472 6e69 2e67 2e2e 000a 4d49 2055     tarting.....IMU 
  4148a0:	6f4c 0077 4d49 2055 6948 6867 0000 0000     Low.IMU High....
  4148b0:	6143 696c 7262 7461 6f69 206e 6f44 656e     Calibration Done
  4148c0:	2021 445b 7665 6369 2065 7325 0a5d 0000     ! [Device %s]...
  4148d0:	654e 2077 6341 6563 206c 664f 7366 7465     New Accel Offset
  4148e0:	3a73 5b20 2058 203d 3025 332e 5d66 5b20     s: [X = %0.3f] [
  4148f0:	2059 203d 3025 332e 5d66 5b20 205a 203d     Y = %0.3f] [Z = 
  414900:	3025 332e 5d66 000a 654e 2077 7947 6f72     %0.3f]..New Gyro
  414910:	4f20 6666 6573 7374 203a 585b 3d20 2520      Offsets: [X = %
  414920:	2e30 6633 205d 595b 3d20 2520 2e30 6633     0.3f] [Y = %0.3f
  414930:	205d 5a5b 3d20 2520 2e30 6633 0a5d 0000     ] [Z = %0.3f]...
  414940:	4d49 2055 6f4e 2074 6f46 6e75 2164 0a0d     IMU Not Found!..
  414950:	0000 0000 6c41 6870 2061 6f43 706d 2e6c     ....Alpha Compl.
  414960:	4620 6c69 6574 0072 7325 3d20 2520 2e30      Filter.%s = %0.
  414970:	6635 0a0d 0000 0000 7325 5620 6c61 6575     5f......%s Value
  414980:	4520 7272 726f 5b20 6625 0d5d 000a 0000      Error [%f].....
  414990:	6341 6563 4f6c 6666 6573 5874 0000 0000     AccelOffsetX....
  4149a0:	6341 6563 4f6c 6666 6573 5974 0000 0000     AccelOffsetY....
  4149b0:	6341 6563 4f6c 6666 6573 5a74 0000 0000     AccelOffsetZ....
  4149c0:	7947 6f72 664f 7366 7465 0058 7947 6f72     GyroOffsetX.Gyro
  4149d0:	664f 7366 7465 0059 7947 6f72 664f 7366     OffsetY.GyroOffs
  4149e0:	7465 005a 6341 6563 006c 0000 7947 6f72     etZ.Accel...Gyro
  4149f0:	0000 0000 7257 6e6f 2067 7375 2065 6d63     ....Wrong use cm
  414a00:	4864 6e61 6c64 7265 664f 7366 7465 0a0d     dHandlerOffset..
  414a10:	0000 0000 4151 676e 656c 0000 4251 6169     ....QAngle..QBia
  414a20:	0073 0000 4d52 6165 7573 6572 0000 0000     s...RMeasure....
  414a30:	7473 6361 206b 766f 7265 6c66 776f 2520     stack overflow %
  414a40:	2078 7325 0a0d 0000 2d2d 202d 754e 626d     x %s....--- Numb
  414a50:	7265 6f20 2066 6154 6b73 3a73 2520 0a75     er of Tasks: %u.
  414a60:	0000 0000 614e 656d 0909 7453 7461 0965     ....Name..State.
  414a70:	7250 6f69 0972 7453 6361 096b 754e 0a6d     Prior.Stack.Num.
  414a80:	0000 0000 7246 6565 4820 6165 3a70 2520     ....Free Heap: %
  414a90:	756c 000a 4d49 5f55 7246 6565 5452 534f     lu..IMU_FreeRTOS
  414aa0:	0000 0000 7325 2d20 5620 7265 6973 6e6f     ....%s - Version
  414ab0:	203a 7325 000a 0000 654c 3064 0000 0000     : %s....Led0....
  414ac0:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  414ad0:	7420 7365 2074 656c 2064 6174 6b73 0a0d      test led task..
  414ae0:	0000 0000 6154 6b73 4c20 6465 2030 7243     ....Task Led0 Cr
  414af0:	6165 6574 2164 000a 4d49 5f55 0054 0000     eated!..IMU_T...
  414b00:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  414b10:	7420 7365 2074 4d49 5455 7361 0d6b 000a      test IMUTask...
  414b20:	6154 6b73 4920 554d 545f 4320 6572 7461     Task IMU_T Creat
  414b30:	6465 0a21 0000 0000 434c 5f44 0054 0000     ed!.....LCD_T...
  414b40:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  414b50:	7420 7365 2074 434c 5444 7361 0d6b 000a      test LCDTask...
  414b60:	6154 6b73 4c20 4443 545f 4320 6572 7461     Task LCD_T Creat
  414b70:	6465 0a21 0000 0000 5854 545f 0000 0000     ed!.....TX_T....
  414b80:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  414b90:	7420 7365 2074 5854 545f 7361 0d6b 000a      test TX_Task...
  414ba0:	6154 6b73 5420 5f58 2054 7243 6165 6574     Task TX_T Create
  414bb0:	2164 000a 5852 545f 0000 0000 6146 6c69     d!..RX_T....Fail
  414bc0:	6465 7420 206f 7263 6165 6574 7420 7365     ed to create tes
  414bd0:	2074 5852 545f 7361 0d6b 000a 6154 6b73     t RX_Task...Task
  414be0:	5220 5f58 2054 7243 6165 6574 2164 000a      RX_T Created!..

00414bf0 <atanlo>:
  414bf0:	65e2 222f 2b7f 3c7a 5c07 3314 a626 3c81     .e/".+z<.\.3&..<
  414c00:	cbbd 7af0 0788 3c70 5c07 3314 a626 3c91     ...z..p<.\.3&..<

00414c10 <atanhi>:
  414c10:	bb4f 0561 ac67 3fdd 2d18 5444 21fb 3fe9     O.a.g..?.-DT.!.?
  414c20:	f69b d281 730b 3fef 2d18 5444 21fb 3ff9     .....s.?.-DT.!.?
  414c30:	6361 736f 0000 0000 7173 7472 0000 0000     acos....sqrt....

00414c40 <_ctype_>:
  414c40:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  414c50:	2020 2020 2020 2020 2020 2020 2020 2020                     
  414c60:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  414c70:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  414c80:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  414c90:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  414ca0:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  414cb0:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  414cc0:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
  414d44:	0043 0000                                   C...

00414d48 <_global_impure_ptr>:
  414d48:	01c0 2000                                   ... 

00414d4c <fpinan.5370>:
  414d4c:	0034 0000 fbce ffff 03cb 0000 0001 0000     4...............
  414d5c:	0000 0000 666e 0000 6e69 7469 0079 0000     ....nf..inity...
  414d6c:	6e61 0000                                   an..

00414d70 <tinytens>:
  414d70:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
  414d80:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
  414d90:	6f43 64ac 0628 1168                         Co.d(.h.

00414d98 <fpi.5334>:
  414d98:	0035 0000 fbce ffff 03cb 0000 0001 0000     5...............
  414da8:	0000 0000                                   ....

00414dac <zeroes.7035>:
  414dac:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  414dbc:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  414dcc:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  414ddc:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  414dec:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  414dfc:	0030 0000                                   0...

00414e00 <blanks.7034>:
  414e00:	2020 2020 2020 2020 2020 2020 2020 2020                     

00414e10 <zeroes.6993>:
  414e10:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00414e20 <blanks.6992>:
  414e20:	2020 2020 2020 2020 2020 2020 2020 2020                     
  414e30:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00414e40 <__hexdig>:
	...
  414e70:	1110 1312 1514 1716 1918 0000 0000 0000     ................
  414e80:	1a00 1c1b 1e1d 001f 0000 0000 0000 0000     ................
	...
  414ea0:	1a00 1c1b 1e1d 001f 0000 0000 0000 0000     ................
	...
  414f40:	4f50 4953 0058 0000 002e 0000 0000 0000     POSIX...........

00414f50 <__mprec_tens>:
  414f50:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  414f60:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  414f70:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  414f80:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  414f90:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  414fa0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  414fb0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  414fc0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  414fd0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  414fe0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  414ff0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  415000:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  415010:	9db4 79d9 7843 44ea                         ...yCx.D

00415018 <__mprec_bigtens>:
  415018:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  415028:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  415038:	bf3c 7f73 4fdd 7515                         <.s..O.u

00415040 <p05.5373>:
  415040:	0005 0000 0019 0000 007d 0000               ........}...

0041504c <_init>:
  41504c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  41504e:	bf00      	nop
  415050:	bcf8      	pop	{r3, r4, r5, r6, r7}
  415052:	bc08      	pop	{r3}
  415054:	469e      	mov	lr, r3
  415056:	4770      	bx	lr

00415058 <__init_array_start>:
  415058:	0040fea1 	.word	0x0040fea1

0041505c <__frame_dummy_init_array_entry>:
  41505c:	004000e9                                ..@.

00415060 <_fini>:
  415060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  415062:	bf00      	nop
  415064:	bcf8      	pop	{r3, r4, r5, r6, r7}
  415066:	bc08      	pop	{r3}
  415068:	469e      	mov	lr, r3
  41506a:	4770      	bx	lr

0041506c <__fini_array_start>:
  41506c:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
__no_inline
RAMFUNC
void SystemInit(void)
{
20000000:	b480      	push	{r7}
20000002:	af00      	add	r7, sp, #0
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000004:	4b28      	ldr	r3, [pc, #160]	; (200000a8 <SystemInit+0xa8>)
20000006:	f44f 7240 	mov.w	r2, #768	; 0x300
2000000a:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2000000c:	4b27      	ldr	r3, [pc, #156]	; (200000ac <SystemInit+0xac>)
2000000e:	6a1b      	ldr	r3, [r3, #32]
20000010:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
20000014:	2b00      	cmp	r3, #0
20000016:	d109      	bne.n	2000002c <SystemInit+0x2c>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000018:	4b24      	ldr	r3, [pc, #144]	; (200000ac <SystemInit+0xac>)
2000001a:	4a25      	ldr	r2, [pc, #148]	; (200000b0 <SystemInit+0xb0>)
2000001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001e:	bf00      	nop
20000020:	4b22      	ldr	r3, [pc, #136]	; (200000ac <SystemInit+0xac>)
20000022:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000024:	f003 0301 	and.w	r3, r3, #1
20000028:	2b00      	cmp	r3, #0
2000002a:	d0f9      	beq.n	20000020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
2000002c:	4b1f      	ldr	r3, [pc, #124]	; (200000ac <SystemInit+0xac>)
2000002e:	4a21      	ldr	r2, [pc, #132]	; (200000b4 <SystemInit+0xb4>)
20000030:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
20000032:	bf00      	nop
20000034:	4b1d      	ldr	r3, [pc, #116]	; (200000ac <SystemInit+0xac>)
20000036:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
2000003c:	2b00      	cmp	r3, #0
2000003e:	d0f9      	beq.n	20000034 <SystemInit+0x34>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000040:	4a1a      	ldr	r2, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000042:	4b1a      	ldr	r3, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20000046:	f023 0303 	bic.w	r3, r3, #3
2000004a:	f043 0301 	orr.w	r3, r3, #1
2000004e:	6313      	str	r3, [r2, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000050:	bf00      	nop
20000052:	4b16      	ldr	r3, [pc, #88]	; (200000ac <SystemInit+0xac>)
20000054:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000056:	f003 0308 	and.w	r3, r3, #8
2000005a:	2b00      	cmp	r3, #0
2000005c:	d0f9      	beq.n	20000052 <SystemInit+0x52>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000005e:	4b13      	ldr	r3, [pc, #76]	; (200000ac <SystemInit+0xac>)
20000060:	4a15      	ldr	r2, [pc, #84]	; (200000b8 <SystemInit+0xb8>)
20000062:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000064:	bf00      	nop
20000066:	4b11      	ldr	r3, [pc, #68]	; (200000ac <SystemInit+0xac>)
20000068:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000006a:	f003 0302 	and.w	r3, r3, #2
2000006e:	2b00      	cmp	r3, #0
20000070:	d0f9      	beq.n	20000066 <SystemInit+0x66>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
20000072:	4b0e      	ldr	r3, [pc, #56]	; (200000ac <SystemInit+0xac>)
20000074:	2211      	movs	r2, #17
20000076:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000078:	bf00      	nop
2000007a:	4b0c      	ldr	r3, [pc, #48]	; (200000ac <SystemInit+0xac>)
2000007c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000007e:	f003 0308 	and.w	r3, r3, #8
20000082:	2b00      	cmp	r3, #0
20000084:	d0f9      	beq.n	2000007a <SystemInit+0x7a>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20000086:	4b09      	ldr	r3, [pc, #36]	; (200000ac <SystemInit+0xac>)
20000088:	2212      	movs	r2, #18
2000008a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000008c:	bf00      	nop
2000008e:	4b07      	ldr	r3, [pc, #28]	; (200000ac <SystemInit+0xac>)
20000090:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000092:	f003 0308 	and.w	r3, r3, #8
20000096:	2b00      	cmp	r3, #0
20000098:	d0f9      	beq.n	2000008e <SystemInit+0x8e>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000009a:	4b08      	ldr	r3, [pc, #32]	; (200000bc <SystemInit+0xbc>)
2000009c:	4a08      	ldr	r2, [pc, #32]	; (200000c0 <SystemInit+0xc0>)
2000009e:	601a      	str	r2, [r3, #0]
}
200000a0:	bf00      	nop
200000a2:	46bd      	mov	sp, r7
200000a4:	bc80      	pop	{r7}
200000a6:	4770      	bx	lr
200000a8:	400e0a00 	.word	0x400e0a00
200000ac:	400e0400 	.word	0x400e0400
200000b0:	00370809 	.word	0x00370809
200000b4:	01370809 	.word	0x01370809
200000b8:	20073f01 	.word	0x20073f01
200000bc:	20000198 	.word	0x20000198
200000c0:	02dc6c00 	.word	0x02dc6c00

200000c4 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200000c4:	b480      	push	{r7}
200000c6:	b083      	sub	sp, #12
200000c8:	af00      	add	r7, sp, #0
200000ca:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000cc:	687b      	ldr	r3, [r7, #4]
200000ce:	4a11      	ldr	r2, [pc, #68]	; (20000114 <system_init_flash+0x50>)
200000d0:	4293      	cmp	r3, r2
200000d2:	d803      	bhi.n	200000dc <system_init_flash+0x18>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000d4:	4b10      	ldr	r3, [pc, #64]	; (20000118 <system_init_flash+0x54>)
200000d6:	2200      	movs	r2, #0
200000d8:	601a      	str	r2, [r3, #0]
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
	}
}
200000da:	e015      	b.n	20000108 <system_init_flash+0x44>
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000dc:	687b      	ldr	r3, [r7, #4]
200000de:	4a0f      	ldr	r2, [pc, #60]	; (2000011c <system_init_flash+0x58>)
200000e0:	4293      	cmp	r3, r2
200000e2:	d804      	bhi.n	200000ee <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000e4:	4b0c      	ldr	r3, [pc, #48]	; (20000118 <system_init_flash+0x54>)
200000e6:	f44f 7280 	mov.w	r2, #256	; 0x100
200000ea:	601a      	str	r2, [r3, #0]
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
	}
}
200000ec:	e00c      	b.n	20000108 <system_init_flash+0x44>
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000ee:	687b      	ldr	r3, [r7, #4]
200000f0:	4a0b      	ldr	r2, [pc, #44]	; (20000120 <system_init_flash+0x5c>)
200000f2:	4293      	cmp	r3, r2
200000f4:	d804      	bhi.n	20000100 <system_init_flash+0x3c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000f6:	4b08      	ldr	r3, [pc, #32]	; (20000118 <system_init_flash+0x54>)
200000f8:	f44f 7200 	mov.w	r2, #512	; 0x200
200000fc:	601a      	str	r2, [r3, #0]
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
	}
}
200000fe:	e003      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000100:	4b05      	ldr	r3, [pc, #20]	; (20000118 <system_init_flash+0x54>)
20000102:	f44f 7240 	mov.w	r2, #768	; 0x300
20000106:	601a      	str	r2, [r3, #0]
	}
}
20000108:	bf00      	nop
2000010a:	370c      	adds	r7, #12
2000010c:	46bd      	mov	sp, r7
2000010e:	bc80      	pop	{r7}
20000110:	4770      	bx	lr
20000112:	bf00      	nop
20000114:	01406f3f 	.word	0x01406f3f
20000118:	400e0a00 	.word	0x400e0a00
2000011c:	01e847ff 	.word	0x01e847ff
20000120:	02dc6bff 	.word	0x02dc6bff
20000124:	00000000 	.word	0x00000000

20000128 <alpha>:
20000128:	ac710cb3 3fe6db8b                       ..q....?

20000130 <offsetAcelIMU>:
20000130:	33333333 c04cb333 00000000 401c0000     33333.L........@
20000140:	00000000 c0140000 33333333 c04cb333     ........33333.L.
20000150:	00000000 401c0000 00000000 c0140000     .......@........

20000160 <offsetGyroIMU>:
	...
20000174:	3ff40000 00000000 00000000 00000000     ...?............
	...
2000018c:	3ff40000                                ...?

20000190 <sizeRecBuf>:
20000190:	00000032                                2...

20000194 <timer>:
20000194:	000003e8                                ....

20000198 <SystemCoreClock>:
20000198:	003d0900                                ..=.

2000019c <uxCriticalNesting>:
2000019c:	aaaaaaaa                                ....

200001a0 <xFreeBytesRemaining>:
200001a0:	000035f0                                .5..

200001a4 <xNextTaskUnblockTime>:
200001a4:	ffffffff                                ....

200001a8 <dt>:
200001a8:	47ae147b 3f947ae1                       {..G.z.?

200001b0 <timerIMU>:
200001b0:	00000014                                ....

200001b4 <__fdlib_version>:
200001b4:	00000001                                ....

200001b8 <__ctype_ptr__>:
200001b8:	00414c40 00000000                       @LA.....

200001c0 <impure_data>:
200001c0:	00000000 200004ac 20000514 2000057c     ....... ... |.. 
	...
200001f4:	00414d44 00000000 00000000 00000000     DMA.............
	...
20000268:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20000278:	0005deec 0000000b 00000000 00000000     ................
	...

200005e8 <_impure_ptr>:
200005e8:	200001c0                                ... 

200005ec <lconv>:
200005ec:	00414f48 00414ddc 00414ddc 00414ddc     HOA..MA..MA..MA.
200005fc:	00414ddc 00414ddc 00414ddc 00414ddc     .MA..MA..MA..MA.
2000060c:	00414ddc 00414ddc ffffffff ffffffff     .MA..MA.........
2000061c:	ffffffff 0000ffff                       ........

20000624 <lc_ctype_charset>:
20000624:	49435341 00000049 00000000 00000000     ASCII...........
	...

20000644 <__mb_cur_max>:
20000644:	00000001                                ....

20000648 <__malloc_av_>:
	...
20000650:	20000648 20000648 20000650 20000650     H.. H.. P.. P.. 
20000660:	20000658 20000658 20000660 20000660     X.. X.. `.. `.. 
20000670:	20000668 20000668 20000670 20000670     h.. h.. p.. p.. 
20000680:	20000678 20000678 20000680 20000680     x.. x.. ... ... 
20000690:	20000688 20000688 20000690 20000690     ... ... ... ... 
200006a0:	20000698 20000698 200006a0 200006a0     ... ... ... ... 
200006b0:	200006a8 200006a8 200006b0 200006b0     ... ... ... ... 
200006c0:	200006b8 200006b8 200006c0 200006c0     ... ... ... ... 
200006d0:	200006c8 200006c8 200006d0 200006d0     ... ... ... ... 
200006e0:	200006d8 200006d8 200006e0 200006e0     ... ... ... ... 
200006f0:	200006e8 200006e8 200006f0 200006f0     ... ... ... ... 
20000700:	200006f8 200006f8 20000700 20000700     ... ... ... ... 
20000710:	20000708 20000708 20000710 20000710     ... ... ... ... 
20000720:	20000718 20000718 20000720 20000720     ... ...  ..  .. 
20000730:	20000728 20000728 20000730 20000730     (.. (.. 0.. 0.. 
20000740:	20000738 20000738 20000740 20000740     8.. 8.. @.. @.. 
20000750:	20000748 20000748 20000750 20000750     H.. H.. P.. P.. 
20000760:	20000758 20000758 20000760 20000760     X.. X.. `.. `.. 
20000770:	20000768 20000768 20000770 20000770     h.. h.. p.. p.. 
20000780:	20000778 20000778 20000780 20000780     x.. x.. ... ... 
20000790:	20000788 20000788 20000790 20000790     ... ... ... ... 
200007a0:	20000798 20000798 200007a0 200007a0     ... ... ... ... 
200007b0:	200007a8 200007a8 200007b0 200007b0     ... ... ... ... 
200007c0:	200007b8 200007b8 200007c0 200007c0     ... ... ... ... 
200007d0:	200007c8 200007c8 200007d0 200007d0     ... ... ... ... 
200007e0:	200007d8 200007d8 200007e0 200007e0     ... ... ... ... 
200007f0:	200007e8 200007e8 200007f0 200007f0     ... ... ... ... 
20000800:	200007f8 200007f8 20000800 20000800     ... ... ... ... 
20000810:	20000808 20000808 20000810 20000810     ... ... ... ... 
20000820:	20000818 20000818 20000820 20000820     ... ...  ..  .. 
20000830:	20000828 20000828 20000830 20000830     (.. (.. 0.. 0.. 
20000840:	20000838 20000838 20000840 20000840     8.. 8.. @.. @.. 
20000850:	20000848 20000848 20000850 20000850     H.. H.. P.. P.. 
20000860:	20000858 20000858 20000860 20000860     X.. X.. `.. `.. 
20000870:	20000868 20000868 20000870 20000870     h.. h.. p.. p.. 
20000880:	20000878 20000878 20000880 20000880     x.. x.. ... ... 
20000890:	20000888 20000888 20000890 20000890     ... ... ... ... 
200008a0:	20000898 20000898 200008a0 200008a0     ... ... ... ... 
200008b0:	200008a8 200008a8 200008b0 200008b0     ... ... ... ... 
200008c0:	200008b8 200008b8 200008c0 200008c0     ... ... ... ... 
200008d0:	200008c8 200008c8 200008d0 200008d0     ... ... ... ... 
200008e0:	200008d8 200008d8 200008e0 200008e0     ... ... ... ... 
200008f0:	200008e8 200008e8 200008f0 200008f0     ... ... ... ... 
20000900:	200008f8 200008f8 20000900 20000900     ... ... ... ... 
20000910:	20000908 20000908 20000910 20000910     ... ... ... ... 
20000920:	20000918 20000918 20000920 20000920     ... ...  ..  .. 
20000930:	20000928 20000928 20000930 20000930     (.. (.. 0.. 0.. 
20000940:	20000938 20000938 20000940 20000940     8.. 8.. @.. @.. 
20000950:	20000948 20000948 20000950 20000950     H.. H.. P.. P.. 
20000960:	20000958 20000958 20000960 20000960     X.. X.. `.. `.. 
20000970:	20000968 20000968 20000970 20000970     h.. h.. p.. p.. 
20000980:	20000978 20000978 20000980 20000980     x.. x.. ... ... 
20000990:	20000988 20000988 20000990 20000990     ... ... ... ... 
200009a0:	20000998 20000998 200009a0 200009a0     ... ... ... ... 
200009b0:	200009a8 200009a8 200009b0 200009b0     ... ... ... ... 
200009c0:	200009b8 200009b8 200009c0 200009c0     ... ... ... ... 
200009d0:	200009c8 200009c8 200009d0 200009d0     ... ... ... ... 
200009e0:	200009d8 200009d8 200009e0 200009e0     ... ... ... ... 
200009f0:	200009e8 200009e8 200009f0 200009f0     ... ... ... ... 
20000a00:	200009f8 200009f8 20000a00 20000a00     ... ... ... ... 
20000a10:	20000a08 20000a08 20000a10 20000a10     ... ... ... ... 
20000a20:	20000a18 20000a18 20000a20 20000a20     ... ...  ..  .. 
20000a30:	20000a28 20000a28 20000a30 20000a30     (.. (.. 0.. 0.. 
20000a40:	20000a38 20000a38 20000a40 20000a40     8.. 8.. @.. @.. 

20000a50 <__malloc_trim_threshold>:
20000a50:	00020000                                ....

20000a54 <__malloc_sbrk_base>:
20000a54:	ffffffff                                ....

20000a58 <__wctomb>:
20000a58:	004135ed                                .5A.
