

================================================================
== Vitis HLS Report for 'dataflow_in_loop_tile_height_loop_MAIN_1'
================================================================
* Date:           Thu Oct 30 18:13:32 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   106352|   106352|  1.064 ms|  1.064 ms|  106348|  106348|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                              |                                                                   |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                                   Instance                                   |                               Module                              |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc_fu_536   |dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc   |       11|       11|   0.110 us|   0.110 us|      11|      11|       no|
        |grp_dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc_fu_542  |dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc  |        1|        1|  10.000 ns|  10.000 ns|       1|       1|       no|
        |grp_conv1_tile_fu_548                                                         |conv1_tile                                                         |    58874|    58874|   0.589 ms|   0.589 ms|   58874|   58874|       no|
        |grp_conv2_fu_887                                                              |conv2                                                              |   106347|   106347|   1.063 ms|   1.063 ms|  106347|  106347|       no|
        |grp_conv37_fu_903                                                             |conv37                                                             |    92585|    92585|   0.926 ms|   0.926 ms|   92585|   92585|       no|
        |call_ln0_entry_proc_fu_974                                                    |entry_proc                                                         |        0|        0|       0 ns|       0 ns|       0|       0|       no|
        |grp_reconstructor_fu_981                                                      |reconstructor                                                      |      298|      298|   2.980 us|   2.980 us|     298|     298|       no|
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 9, States = { 1 2 3 4 5 6 7 8 9 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tile_n_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tile_n_0"   --->   Operation 10 'read' 'tile_n_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_ftmap_c = alloca i64 1"   --->   Operation 11 'alloca' 'output_ftmap_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 6> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pixel_h_loc_c = alloca i64 1"   --->   Operation 12 'alloca' 'pixel_h_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pixel_w_loc_c = alloca i64 1"   --->   Operation 13 'alloca' 'pixel_w_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv2_to_conv3 = alloca i64 1" [src/srcnn.cpp:115]   --->   Operation 14 'alloca' 'conv2_to_conv3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 2.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv1_to_conv2 = alloca i64 1" [src/srcnn.cpp:114]   --->   Operation 15 'alloca' 'conv1_to_conv2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 2.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_1 : Operation 16 [1/1] (1.23ns)   --->   "%layer3_output_tile_0 = alloca i64 1" [src/srcnn.cpp:111]   --->   Operation 16 'alloca' 'layer3_output_tile_0' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 17 [2/2] (2.11ns)   --->   "%call_ret = call i17 @dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc, i8 %tile_n_0_read"   --->   Operation 17 'call' 'call_ret' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%conv3_biases_local_load_loc_channel = call i32 @dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc, i32 %conv3_biases_local"   --->   Operation 18 'call' 'conv3_biases_local_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 5.89>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 19 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (2.21ns)   --->   "%call_ret = call i17 @dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc, i8 %tile_n_0_read"   --->   Operation 20 'call' 'call_ret' <Predicate = true> <Delay = 2.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%pixel_w_loc_c16_channel = extractvalue i17 %call_ret"   --->   Operation 21 'extractvalue' 'pixel_w_loc_c16_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%pixel_h_loc_c17_channel = extractvalue i17 %call_ret"   --->   Operation 22 'extractvalue' 'pixel_h_loc_c17_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_2 : Operation 23 [2/2] (3.67ns)   --->   "%call_ln120 = call void @conv1_tile, i32 %gmem_in, i64 %input_ftmap_read, i9 %pixel_h_loc_c17_channel, i8 %pixel_w_loc_c16_channel, i32 %conv1_weights_local_0_0_0, i32 %conv1_weights_local_0_0_1, i32 %conv1_weights_local_0_0_2, i32 %conv1_weights_local_0_0_3, i32 %conv1_weights_local_0_0_4, i32 %conv1_weights_local_0_0_5, i32 %conv1_weights_local_0_0_6, i32 %conv1_weights_local_0_0_7, i32 %conv1_weights_local_0_0_8, i32 %conv1_weights_local_0_1_0, i32 %conv1_weights_local_0_1_1, i32 %conv1_weights_local_0_1_2, i32 %conv1_weights_local_0_1_3, i32 %conv1_weights_local_0_1_4, i32 %conv1_weights_local_0_1_5, i32 %conv1_weights_local_0_1_6, i32 %conv1_weights_local_0_1_7, i32 %conv1_weights_local_0_1_8, i32 %conv1_weights_local_0_2_0, i32 %conv1_weights_local_0_2_1, i32 %conv1_weights_local_0_2_2, i32 %conv1_weights_local_0_2_3, i32 %conv1_weights_local_0_2_4, i32 %conv1_weights_local_0_2_5, i32 %conv1_weights_local_0_2_6, i32 %conv1_weights_local_0_2_7, i32 %conv1_weights_local_0_2_8, i32 %conv1_weights_local_0_3_0, i32 %conv1_weights_local_0_3_1, i32 %conv1_weights_local_0_3_2, i32 %conv1_weights_local_0_3_3, i32 %conv1_weights_local_0_3_4, i32 %conv1_weights_local_0_3_5, i32 %conv1_weights_local_0_3_6, i32 %conv1_weights_local_0_3_7, i32 %conv1_weights_local_0_3_8, i32 %conv1_weights_local_0_4_0, i32 %conv1_weights_local_0_4_1, i32 %conv1_weights_local_0_4_2, i32 %conv1_weights_local_0_4_3, i32 %conv1_weights_local_0_4_4, i32 %conv1_weights_local_0_4_5, i32 %conv1_weights_local_0_4_6, i32 %conv1_weights_local_0_4_7, i32 %conv1_weights_local_0_4_8, i32 %conv1_weights_local_0_5_0, i32 %conv1_weights_local_0_5_1, i32 %conv1_weights_local_0_5_2, i32 %conv1_weights_local_0_5_3, i32 %conv1_weights_local_0_5_4, i32 %conv1_weights_local_0_5_5, i32 %conv1_weights_local_0_5_6, i32 %conv1_weights_local_0_5_7, i32 %conv1_weights_local_0_5_8, i32 %conv1_weights_local_0_6_0, i32 %conv1_weights_local_0_6_1, i32 %conv1_weights_local_0_6_2, i32 %conv1_weights_local_0_6_3, i32 %conv1_weights_local_0_6_4, i32 %conv1_weights_local_0_6_5, i32 %conv1_weights_local_0_6_6, i32 %conv1_weights_local_0_6_7, i32 %conv1_weights_local_0_6_8, i32 %conv1_weights_local_0_7_0, i32 %conv1_weights_local_0_7_1, i32 %conv1_weights_local_0_7_2, i32 %conv1_weights_local_0_7_3, i32 %conv1_weights_local_0_7_4, i32 %conv1_weights_local_0_7_5, i32 %conv1_weights_local_0_7_6, i32 %conv1_weights_local_0_7_7, i32 %conv1_weights_local_0_7_8, i32 %conv1_weights_local_0_8_0, i32 %conv1_weights_local_0_8_1, i32 %conv1_weights_local_0_8_2, i32 %conv1_weights_local_0_8_3, i32 %conv1_weights_local_0_8_4, i32 %conv1_weights_local_0_8_5, i32 %conv1_weights_local_0_8_6, i32 %conv1_weights_local_0_8_7, i32 %conv1_weights_local_0_8_8, i32 %conv1_weights_local_1_0_0, i32 %conv1_weights_local_1_0_1, i32 %conv1_weights_local_1_0_2, i32 %conv1_weights_local_1_0_3, i32 %conv1_weights_local_1_0_4, i32 %conv1_weights_local_1_0_5, i32 %conv1_weights_local_1_0_6, i32 %conv1_weights_local_1_0_7, i32 %conv1_weights_local_1_0_8, i32 %conv1_weights_local_1_1_0, i32 %conv1_weights_local_1_1_1, i32 %conv1_weights_local_1_1_2, i32 %conv1_weights_local_1_1_3, i32 %conv1_weights_local_1_1_4, i32 %conv1_weights_local_1_1_5, i32 %conv1_weights_local_1_1_6, i32 %conv1_weights_local_1_1_7, i32 %conv1_weights_local_1_1_8, i32 %conv1_weights_local_1_2_0, i32 %conv1_weights_local_1_2_1, i32 %conv1_weights_local_1_2_2, i32 %conv1_weights_local_1_2_3, i32 %conv1_weights_local_1_2_4, i32 %conv1_weights_local_1_2_5, i32 %conv1_weights_local_1_2_6, i32 %conv1_weights_local_1_2_7, i32 %conv1_weights_local_1_2_8, i32 %conv1_weights_local_1_3_0, i32 %conv1_weights_local_1_3_1, i32 %conv1_weights_local_1_3_2, i32 %conv1_weights_local_1_3_3, i32 %conv1_weights_local_1_3_4, i32 %conv1_weights_local_1_3_5, i32 %conv1_weights_local_1_3_6, i32 %conv1_weights_local_1_3_7, i32 %conv1_weights_local_1_3_8, i32 %conv1_weights_local_1_4_0, i32 %conv1_weights_local_1_4_1, i32 %conv1_weights_local_1_4_2, i32 %conv1_weights_local_1_4_3, i32 %conv1_weights_local_1_4_4, i32 %conv1_weights_local_1_4_5, i32 %conv1_weights_local_1_4_6, i32 %conv1_weights_local_1_4_7, i32 %conv1_weights_local_1_4_8, i32 %conv1_weights_local_1_5_0, i32 %conv1_weights_local_1_5_1, i32 %conv1_weights_local_1_5_2, i32 %conv1_weights_local_1_5_3, i32 %conv1_weights_local_1_5_4, i32 %conv1_weights_local_1_5_5, i32 %conv1_weights_local_1_5_6, i32 %conv1_weights_local_1_5_7, i32 %conv1_weights_local_1_5_8, i32 %conv1_weights_local_1_6_0, i32 %conv1_weights_local_1_6_1, i32 %conv1_weights_local_1_6_2, i32 %conv1_weights_local_1_6_3, i32 %conv1_weights_local_1_6_4, i32 %conv1_weights_local_1_6_5, i32 %conv1_weights_local_1_6_6, i32 %conv1_weights_local_1_6_7, i32 %conv1_weights_local_1_6_8, i32 %conv1_weights_local_1_7_0, i32 %conv1_weights_local_1_7_1, i32 %conv1_weights_local_1_7_2, i32 %conv1_weights_local_1_7_3, i32 %conv1_weights_local_1_7_4, i32 %conv1_weights_local_1_7_5, i32 %conv1_weights_local_1_7_6, i32 %conv1_weights_local_1_7_7, i32 %conv1_weights_local_1_7_8, i32 %conv1_weights_local_1_8_0, i32 %conv1_weights_local_1_8_1, i32 %conv1_weights_local_1_8_2, i32 %conv1_weights_local_1_8_3, i32 %conv1_weights_local_1_8_4, i32 %conv1_weights_local_1_8_5, i32 %conv1_weights_local_1_8_6, i32 %conv1_weights_local_1_8_7, i32 %conv1_weights_local_1_8_8, i32 %conv1_biases_local, i32 %conv1_to_conv2, i8 %pixel_w_loc_c, i9 %pixel_h_loc_c" [src/srcnn.cpp:120]   --->   Operation 23 'call' 'call_ln120' <Predicate = true> <Delay = 3.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/2] (1.23ns)   --->   "%conv3_biases_local_load_loc_channel = call i32 @dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc, i32 %conv3_biases_local"   --->   Operation 24 'call' 'conv3_biases_local_load_loc_channel' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln120 = call void @conv1_tile, i32 %gmem_in, i64 %input_ftmap_read, i9 %pixel_h_loc_c17_channel, i8 %pixel_w_loc_c16_channel, i32 %conv1_weights_local_0_0_0, i32 %conv1_weights_local_0_0_1, i32 %conv1_weights_local_0_0_2, i32 %conv1_weights_local_0_0_3, i32 %conv1_weights_local_0_0_4, i32 %conv1_weights_local_0_0_5, i32 %conv1_weights_local_0_0_6, i32 %conv1_weights_local_0_0_7, i32 %conv1_weights_local_0_0_8, i32 %conv1_weights_local_0_1_0, i32 %conv1_weights_local_0_1_1, i32 %conv1_weights_local_0_1_2, i32 %conv1_weights_local_0_1_3, i32 %conv1_weights_local_0_1_4, i32 %conv1_weights_local_0_1_5, i32 %conv1_weights_local_0_1_6, i32 %conv1_weights_local_0_1_7, i32 %conv1_weights_local_0_1_8, i32 %conv1_weights_local_0_2_0, i32 %conv1_weights_local_0_2_1, i32 %conv1_weights_local_0_2_2, i32 %conv1_weights_local_0_2_3, i32 %conv1_weights_local_0_2_4, i32 %conv1_weights_local_0_2_5, i32 %conv1_weights_local_0_2_6, i32 %conv1_weights_local_0_2_7, i32 %conv1_weights_local_0_2_8, i32 %conv1_weights_local_0_3_0, i32 %conv1_weights_local_0_3_1, i32 %conv1_weights_local_0_3_2, i32 %conv1_weights_local_0_3_3, i32 %conv1_weights_local_0_3_4, i32 %conv1_weights_local_0_3_5, i32 %conv1_weights_local_0_3_6, i32 %conv1_weights_local_0_3_7, i32 %conv1_weights_local_0_3_8, i32 %conv1_weights_local_0_4_0, i32 %conv1_weights_local_0_4_1, i32 %conv1_weights_local_0_4_2, i32 %conv1_weights_local_0_4_3, i32 %conv1_weights_local_0_4_4, i32 %conv1_weights_local_0_4_5, i32 %conv1_weights_local_0_4_6, i32 %conv1_weights_local_0_4_7, i32 %conv1_weights_local_0_4_8, i32 %conv1_weights_local_0_5_0, i32 %conv1_weights_local_0_5_1, i32 %conv1_weights_local_0_5_2, i32 %conv1_weights_local_0_5_3, i32 %conv1_weights_local_0_5_4, i32 %conv1_weights_local_0_5_5, i32 %conv1_weights_local_0_5_6, i32 %conv1_weights_local_0_5_7, i32 %conv1_weights_local_0_5_8, i32 %conv1_weights_local_0_6_0, i32 %conv1_weights_local_0_6_1, i32 %conv1_weights_local_0_6_2, i32 %conv1_weights_local_0_6_3, i32 %conv1_weights_local_0_6_4, i32 %conv1_weights_local_0_6_5, i32 %conv1_weights_local_0_6_6, i32 %conv1_weights_local_0_6_7, i32 %conv1_weights_local_0_6_8, i32 %conv1_weights_local_0_7_0, i32 %conv1_weights_local_0_7_1, i32 %conv1_weights_local_0_7_2, i32 %conv1_weights_local_0_7_3, i32 %conv1_weights_local_0_7_4, i32 %conv1_weights_local_0_7_5, i32 %conv1_weights_local_0_7_6, i32 %conv1_weights_local_0_7_7, i32 %conv1_weights_local_0_7_8, i32 %conv1_weights_local_0_8_0, i32 %conv1_weights_local_0_8_1, i32 %conv1_weights_local_0_8_2, i32 %conv1_weights_local_0_8_3, i32 %conv1_weights_local_0_8_4, i32 %conv1_weights_local_0_8_5, i32 %conv1_weights_local_0_8_6, i32 %conv1_weights_local_0_8_7, i32 %conv1_weights_local_0_8_8, i32 %conv1_weights_local_1_0_0, i32 %conv1_weights_local_1_0_1, i32 %conv1_weights_local_1_0_2, i32 %conv1_weights_local_1_0_3, i32 %conv1_weights_local_1_0_4, i32 %conv1_weights_local_1_0_5, i32 %conv1_weights_local_1_0_6, i32 %conv1_weights_local_1_0_7, i32 %conv1_weights_local_1_0_8, i32 %conv1_weights_local_1_1_0, i32 %conv1_weights_local_1_1_1, i32 %conv1_weights_local_1_1_2, i32 %conv1_weights_local_1_1_3, i32 %conv1_weights_local_1_1_4, i32 %conv1_weights_local_1_1_5, i32 %conv1_weights_local_1_1_6, i32 %conv1_weights_local_1_1_7, i32 %conv1_weights_local_1_1_8, i32 %conv1_weights_local_1_2_0, i32 %conv1_weights_local_1_2_1, i32 %conv1_weights_local_1_2_2, i32 %conv1_weights_local_1_2_3, i32 %conv1_weights_local_1_2_4, i32 %conv1_weights_local_1_2_5, i32 %conv1_weights_local_1_2_6, i32 %conv1_weights_local_1_2_7, i32 %conv1_weights_local_1_2_8, i32 %conv1_weights_local_1_3_0, i32 %conv1_weights_local_1_3_1, i32 %conv1_weights_local_1_3_2, i32 %conv1_weights_local_1_3_3, i32 %conv1_weights_local_1_3_4, i32 %conv1_weights_local_1_3_5, i32 %conv1_weights_local_1_3_6, i32 %conv1_weights_local_1_3_7, i32 %conv1_weights_local_1_3_8, i32 %conv1_weights_local_1_4_0, i32 %conv1_weights_local_1_4_1, i32 %conv1_weights_local_1_4_2, i32 %conv1_weights_local_1_4_3, i32 %conv1_weights_local_1_4_4, i32 %conv1_weights_local_1_4_5, i32 %conv1_weights_local_1_4_6, i32 %conv1_weights_local_1_4_7, i32 %conv1_weights_local_1_4_8, i32 %conv1_weights_local_1_5_0, i32 %conv1_weights_local_1_5_1, i32 %conv1_weights_local_1_5_2, i32 %conv1_weights_local_1_5_3, i32 %conv1_weights_local_1_5_4, i32 %conv1_weights_local_1_5_5, i32 %conv1_weights_local_1_5_6, i32 %conv1_weights_local_1_5_7, i32 %conv1_weights_local_1_5_8, i32 %conv1_weights_local_1_6_0, i32 %conv1_weights_local_1_6_1, i32 %conv1_weights_local_1_6_2, i32 %conv1_weights_local_1_6_3, i32 %conv1_weights_local_1_6_4, i32 %conv1_weights_local_1_6_5, i32 %conv1_weights_local_1_6_6, i32 %conv1_weights_local_1_6_7, i32 %conv1_weights_local_1_6_8, i32 %conv1_weights_local_1_7_0, i32 %conv1_weights_local_1_7_1, i32 %conv1_weights_local_1_7_2, i32 %conv1_weights_local_1_7_3, i32 %conv1_weights_local_1_7_4, i32 %conv1_weights_local_1_7_5, i32 %conv1_weights_local_1_7_6, i32 %conv1_weights_local_1_7_7, i32 %conv1_weights_local_1_7_8, i32 %conv1_weights_local_1_8_0, i32 %conv1_weights_local_1_8_1, i32 %conv1_weights_local_1_8_2, i32 %conv1_weights_local_1_8_3, i32 %conv1_weights_local_1_8_4, i32 %conv1_weights_local_1_8_5, i32 %conv1_weights_local_1_8_6, i32 %conv1_weights_local_1_8_7, i32 %conv1_weights_local_1_8_8, i32 %conv1_biases_local, i32 %conv1_to_conv2, i8 %pixel_w_loc_c, i9 %pixel_h_loc_c" [src/srcnn.cpp:120]   --->   Operation 25 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln121 = call void @conv2, i32 %conv1_to_conv2, i32 %conv2_weights_local_0_0, i32 %conv2_weights_local_0_1, i32 %conv2_weights_local_1_0, i32 %conv2_weights_local_1_1, i32 %conv2_biases_local, i32 %conv2_to_conv3" [src/srcnn.cpp:121]   --->   Operation 26 'call' 'call_ln121' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln121 = call void @conv2, i32 %conv1_to_conv2, i32 %conv2_weights_local_0_0, i32 %conv2_weights_local_0_1, i32 %conv2_weights_local_1_0, i32 %conv2_weights_local_1_1, i32 %conv2_biases_local, i32 %conv2_to_conv3" [src/srcnn.cpp:121]   --->   Operation 27 'call' 'call_ln121' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 28 [2/2] (1.83ns)   --->   "%call_ln122 = call void @conv37, i32 %conv2_to_conv3, i32 %conv3_weights_local_0_0_0, i32 %conv3_weights_local_0_0_1, i32 %conv3_weights_local_0_1_0, i32 %conv3_weights_local_0_1_1, i32 %conv3_weights_local_1_0_0, i32 %conv3_weights_local_1_0_1, i32 %conv3_weights_local_1_1_0, i32 %conv3_weights_local_1_1_1, i32 %conv3_weights_local_2_0_0, i32 %conv3_weights_local_2_0_1, i32 %conv3_weights_local_2_1_0, i32 %conv3_weights_local_2_1_1, i32 %conv3_weights_local_3_0_0, i32 %conv3_weights_local_3_0_1, i32 %conv3_weights_local_3_1_0, i32 %conv3_weights_local_3_1_1, i32 %conv3_weights_local_4_0_0, i32 %conv3_weights_local_4_0_1, i32 %conv3_weights_local_4_1_0, i32 %conv3_weights_local_4_1_1, i32 %conv3_weights_local_5_0_0, i32 %conv3_weights_local_5_0_1, i32 %conv3_weights_local_5_1_0, i32 %conv3_weights_local_5_1_1, i32 %conv3_weights_local_6_0_0, i32 %conv3_weights_local_6_0_1, i32 %conv3_weights_local_6_1_0, i32 %conv3_weights_local_6_1_1, i32 %conv3_weights_local_7_0_0, i32 %conv3_weights_local_7_0_1, i32 %conv3_weights_local_7_1_0, i32 %conv3_weights_local_7_1_1, i32 %conv3_biases_local_load_loc_channel, i32 %layer3_output_tile_0" [src/srcnn.cpp:122]   --->   Operation 28 'call' 'call_ln122' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.88>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 29 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (1.88ns)   --->   "%call_ln0 = call void @entry_proc, i64 %output_ftmap_read, i64 %output_ftmap_c"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln122 = call void @conv37, i32 %conv2_to_conv3, i32 %conv3_weights_local_0_0_0, i32 %conv3_weights_local_0_0_1, i32 %conv3_weights_local_0_1_0, i32 %conv3_weights_local_0_1_1, i32 %conv3_weights_local_1_0_0, i32 %conv3_weights_local_1_0_1, i32 %conv3_weights_local_1_1_0, i32 %conv3_weights_local_1_1_1, i32 %conv3_weights_local_2_0_0, i32 %conv3_weights_local_2_0_1, i32 %conv3_weights_local_2_1_0, i32 %conv3_weights_local_2_1_1, i32 %conv3_weights_local_3_0_0, i32 %conv3_weights_local_3_0_1, i32 %conv3_weights_local_3_1_0, i32 %conv3_weights_local_3_1_1, i32 %conv3_weights_local_4_0_0, i32 %conv3_weights_local_4_0_1, i32 %conv3_weights_local_4_1_0, i32 %conv3_weights_local_4_1_1, i32 %conv3_weights_local_5_0_0, i32 %conv3_weights_local_5_0_1, i32 %conv3_weights_local_5_1_0, i32 %conv3_weights_local_5_1_1, i32 %conv3_weights_local_6_0_0, i32 %conv3_weights_local_6_0_1, i32 %conv3_weights_local_6_1_0, i32 %conv3_weights_local_6_1_1, i32 %conv3_weights_local_7_0_0, i32 %conv3_weights_local_7_0_1, i32 %conv3_weights_local_7_1_0, i32 %conv3_weights_local_7_1_1, i32 %conv3_biases_local_load_loc_channel, i32 %layer3_output_tile_0" [src/srcnn.cpp:122]   --->   Operation 31 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln125 = call void @reconstructor, i32 %gmem_out, i64 %output_ftmap_c, i32 %layer3_output_tile_0, i9 %pixel_h_loc_c, i8 %pixel_w_loc_c" [src/srcnn.cpp:125]   --->   Operation 32 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @output_ftmap_c_str, i32 1, void @p_str, void @p_str, i32 6, i32 0, i64 %output_ftmap_c, i64 %output_ftmap_c"   --->   Operation 33 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%empty_230 = specchannel i32 @_ssdm_op_SpecChannel, void @pixel_h_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i9 %pixel_h_loc_c, i9 %pixel_h_loc_c"   --->   Operation 35 'specchannel' 'empty_230' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %pixel_h_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%empty_231 = specchannel i32 @_ssdm_op_SpecChannel, void @pixel_w_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i8 %pixel_w_loc_c, i8 %pixel_w_loc_c"   --->   Operation 37 'specchannel' 'empty_231' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pixel_w_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_132"   --->   Operation 39 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_biases_local, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_0_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_0_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_0_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_0_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_biases_local, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_local_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_local_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_local_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_local_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_biases_local, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 85 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 89 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 90 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 100 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 102 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 103 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 104 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 105 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 106 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 107 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 108 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 109 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 110 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 111 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 112 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 113 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 114 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 115 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 116 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 117 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 118 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 119 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 120 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 121 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 122 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 123 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 124 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 125 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 126 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 127 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 128 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 129 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 130 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 131 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 132 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 133 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 134 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 135 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 136 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 137 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 138 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 139 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 140 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 141 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 142 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 143 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 144 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 145 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 146 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 147 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 148 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 149 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 150 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 151 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 152 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 153 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 154 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 155 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 156 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 157 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 158 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 159 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 160 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 161 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 162 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 163 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 164 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 165 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 166 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 167 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 168 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 169 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 170 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 171 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 172 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 173 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 174 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 175 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 176 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 177 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 178 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 179 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 180 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 181 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 182 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 183 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 184 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 185 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 186 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 187 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 188 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 189 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 190 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 191 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 192 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 193 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 194 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 195 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 196 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 197 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 198 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 199 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 200 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 201 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 202 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 203 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 204 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 205 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 206 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 207 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 208 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 209 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 210 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 211 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 212 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 213 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 214 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 215 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 216 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 217 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 218 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 219 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 220 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 221 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 222 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 223 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 224 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 225 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 226 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 227 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 228 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 229 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 230 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 231 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 232 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 233 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 234 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 235 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 236 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 237 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 238 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 239 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 240 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 65025, void @empty_163, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 65025, void @empty_133, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%empty_232 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2_to_conv3_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i32 %conv2_to_conv3, i32 %conv2_to_conv3"   --->   Operation 243 'specchannel' 'empty_232' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%specmemcore_ln119 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_to_conv3, i64 666, i64 9, i64 18446744073709551615" [src/srcnn.cpp:119]   --->   Operation 244 'specmemcore' 'specmemcore_ln119' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_to_conv3, void @empty_151, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%empty_233 = specchannel i32 @_ssdm_op_SpecChannel, void @conv1_to_conv2_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i32 %conv1_to_conv2, i32 %conv1_to_conv2"   --->   Operation 246 'specchannel' 'empty_233' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%specmemcore_ln118 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_to_conv2, i64 666, i64 9, i64 18446744073709551615" [src/srcnn.cpp:118]   --->   Operation 247 'specmemcore' 'specmemcore_ln118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_to_conv2, void @empty_151, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/2] (0.00ns)   --->   "%call_ln125 = call void @reconstructor, i32 %gmem_out, i64 %output_ftmap_c, i32 %layer3_output_tile_0, i9 %pixel_h_loc_c, i8 %pixel_w_loc_c" [src/srcnn.cpp:125]   --->   Operation 249 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 250 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tile_n_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights_local_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_0_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_1_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_2_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_3_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_4_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_5_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_6_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_7_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_0_8_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_0_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_1_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_2_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_3_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_4_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_5_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_6_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_7_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights_local_1_8_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_biases_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights_local_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights_local_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights_local_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights_local_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_biases_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_biases_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_0_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_0_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_0_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_1_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_1_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_1_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_1_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_2_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_2_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_2_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_2_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_3_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_3_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_3_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_3_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_4_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_4_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_4_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_4_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_5_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_5_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_5_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_5_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_6_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_6_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_6_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_6_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_7_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_7_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_7_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights_local_7_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tile_n_0_read                       (read                ) [ 0010000000]
output_ftmap_c                      (alloca              ) [ 0011111111]
pixel_h_loc_c                       (alloca              ) [ 0011111111]
pixel_w_loc_c                       (alloca              ) [ 0011111111]
conv2_to_conv3                      (alloca              ) [ 0011111111]
conv1_to_conv2                      (alloca              ) [ 0011111111]
layer3_output_tile_0                (alloca              ) [ 0011111111]
input_ftmap_read                    (read                ) [ 0001000000]
call_ret                            (call                ) [ 0000000000]
pixel_w_loc_c16_channel             (extractvalue        ) [ 0001000000]
pixel_h_loc_c17_channel             (extractvalue        ) [ 0001000000]
conv3_biases_local_load_loc_channel (call                ) [ 0001111100]
call_ln120                          (call                ) [ 0000000000]
call_ln121                          (call                ) [ 0000000000]
output_ftmap_read                   (read                ) [ 0000000000]
call_ln0                            (call                ) [ 0000000000]
call_ln122                          (call                ) [ 0000000000]
empty                               (specchannel         ) [ 0000000000]
specinterface_ln0                   (specinterface       ) [ 0000000000]
empty_230                           (specchannel         ) [ 0000000000]
specinterface_ln0                   (specinterface       ) [ 0000000000]
empty_231                           (specchannel         ) [ 0000000000]
specinterface_ln0                   (specinterface       ) [ 0000000000]
specdataflowpipeline_ln0            (specdataflowpipeline) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specmemcore_ln0                     (specmemcore         ) [ 0000000000]
specinterface_ln0                   (specinterface       ) [ 0000000000]
specinterface_ln0                   (specinterface       ) [ 0000000000]
empty_232                           (specchannel         ) [ 0000000000]
specmemcore_ln119                   (specmemcore         ) [ 0000000000]
specinterface_ln0                   (specinterface       ) [ 0000000000]
empty_233                           (specchannel         ) [ 0000000000]
specmemcore_ln118                   (specmemcore         ) [ 0000000000]
specinterface_ln0                   (specinterface       ) [ 0000000000]
call_ln125                          (call                ) [ 0000000000]
ret_ln0                             (ret                 ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tile_n_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_n_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_ftmap">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_weights_local_0_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_weights_local_0_0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_weights_local_0_0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_weights_local_0_0_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_weights_local_0_0_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_weights_local_0_0_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_weights_local_0_0_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_weights_local_0_0_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_weights_local_0_0_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_0_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv1_weights_local_0_1_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv1_weights_local_0_1_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv1_weights_local_0_1_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv1_weights_local_0_1_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv1_weights_local_0_1_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv1_weights_local_0_1_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv1_weights_local_0_1_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv1_weights_local_0_1_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv1_weights_local_0_1_8">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_1_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv1_weights_local_0_2_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv1_weights_local_0_2_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv1_weights_local_0_2_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv1_weights_local_0_2_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv1_weights_local_0_2_4">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv1_weights_local_0_2_5">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv1_weights_local_0_2_6">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv1_weights_local_0_2_7">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv1_weights_local_0_2_8">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_2_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv1_weights_local_0_3_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv1_weights_local_0_3_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv1_weights_local_0_3_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv1_weights_local_0_3_3">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv1_weights_local_0_3_4">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv1_weights_local_0_3_5">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="conv1_weights_local_0_3_6">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="conv1_weights_local_0_3_7">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="conv1_weights_local_0_3_8">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_3_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="conv1_weights_local_0_4_0">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="conv1_weights_local_0_4_1">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="conv1_weights_local_0_4_2">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="conv1_weights_local_0_4_3">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="conv1_weights_local_0_4_4">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="conv1_weights_local_0_4_5">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="conv1_weights_local_0_4_6">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="conv1_weights_local_0_4_7">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="conv1_weights_local_0_4_8">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_4_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="conv1_weights_local_0_5_0">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="conv1_weights_local_0_5_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="conv1_weights_local_0_5_2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="conv1_weights_local_0_5_3">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="conv1_weights_local_0_5_4">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="conv1_weights_local_0_5_5">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="conv1_weights_local_0_5_6">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="conv1_weights_local_0_5_7">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="conv1_weights_local_0_5_8">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_5_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="conv1_weights_local_0_6_0">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="conv1_weights_local_0_6_1">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="conv1_weights_local_0_6_2">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="conv1_weights_local_0_6_3">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="conv1_weights_local_0_6_4">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="conv1_weights_local_0_6_5">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="conv1_weights_local_0_6_6">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="conv1_weights_local_0_6_7">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="conv1_weights_local_0_6_8">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_6_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="conv1_weights_local_0_7_0">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="conv1_weights_local_0_7_1">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="conv1_weights_local_0_7_2">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="conv1_weights_local_0_7_3">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="conv1_weights_local_0_7_4">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="conv1_weights_local_0_7_5">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="conv1_weights_local_0_7_6">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="conv1_weights_local_0_7_7">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="conv1_weights_local_0_7_8">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_7_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="conv1_weights_local_0_8_0">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="conv1_weights_local_0_8_1">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="conv1_weights_local_0_8_2">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="conv1_weights_local_0_8_3">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="conv1_weights_local_0_8_4">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="conv1_weights_local_0_8_5">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="conv1_weights_local_0_8_6">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="conv1_weights_local_0_8_7">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="conv1_weights_local_0_8_8">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_0_8_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="conv1_weights_local_1_0_0">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="conv1_weights_local_1_0_1">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="conv1_weights_local_1_0_2">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="conv1_weights_local_1_0_3">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="conv1_weights_local_1_0_4">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="conv1_weights_local_1_0_5">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="conv1_weights_local_1_0_6">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="conv1_weights_local_1_0_7">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="conv1_weights_local_1_0_8">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_0_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="conv1_weights_local_1_1_0">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="conv1_weights_local_1_1_1">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="conv1_weights_local_1_1_2">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="conv1_weights_local_1_1_3">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="conv1_weights_local_1_1_4">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="conv1_weights_local_1_1_5">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="conv1_weights_local_1_1_6">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="conv1_weights_local_1_1_7">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="conv1_weights_local_1_1_8">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_1_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="conv1_weights_local_1_2_0">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="conv1_weights_local_1_2_1">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="conv1_weights_local_1_2_2">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="conv1_weights_local_1_2_3">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="conv1_weights_local_1_2_4">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="conv1_weights_local_1_2_5">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="conv1_weights_local_1_2_6">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="conv1_weights_local_1_2_7">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="conv1_weights_local_1_2_8">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_2_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="conv1_weights_local_1_3_0">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="conv1_weights_local_1_3_1">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="conv1_weights_local_1_3_2">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="conv1_weights_local_1_3_3">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="conv1_weights_local_1_3_4">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="conv1_weights_local_1_3_5">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="conv1_weights_local_1_3_6">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="conv1_weights_local_1_3_7">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="conv1_weights_local_1_3_8">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_3_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="conv1_weights_local_1_4_0">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="conv1_weights_local_1_4_1">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="conv1_weights_local_1_4_2">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="conv1_weights_local_1_4_3">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="conv1_weights_local_1_4_4">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="conv1_weights_local_1_4_5">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="conv1_weights_local_1_4_6">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="conv1_weights_local_1_4_7">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="conv1_weights_local_1_4_8">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_4_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="conv1_weights_local_1_5_0">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="conv1_weights_local_1_5_1">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="262" class="1000" name="conv1_weights_local_1_5_2">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="264" class="1000" name="conv1_weights_local_1_5_3">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="266" class="1000" name="conv1_weights_local_1_5_4">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="268" class="1000" name="conv1_weights_local_1_5_5">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="270" class="1000" name="conv1_weights_local_1_5_6">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="272" class="1000" name="conv1_weights_local_1_5_7">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="274" class="1000" name="conv1_weights_local_1_5_8">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_5_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="276" class="1000" name="conv1_weights_local_1_6_0">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="278" class="1000" name="conv1_weights_local_1_6_1">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="280" class="1000" name="conv1_weights_local_1_6_2">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="282" class="1000" name="conv1_weights_local_1_6_3">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="284" class="1000" name="conv1_weights_local_1_6_4">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="286" class="1000" name="conv1_weights_local_1_6_5">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="288" class="1000" name="conv1_weights_local_1_6_6">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="290" class="1000" name="conv1_weights_local_1_6_7">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="292" class="1000" name="conv1_weights_local_1_6_8">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_6_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="294" class="1000" name="conv1_weights_local_1_7_0">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="296" class="1000" name="conv1_weights_local_1_7_1">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="298" class="1000" name="conv1_weights_local_1_7_2">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="300" class="1000" name="conv1_weights_local_1_7_3">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="302" class="1000" name="conv1_weights_local_1_7_4">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="304" class="1000" name="conv1_weights_local_1_7_5">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="306" class="1000" name="conv1_weights_local_1_7_6">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="308" class="1000" name="conv1_weights_local_1_7_7">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="310" class="1000" name="conv1_weights_local_1_7_8">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_7_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="312" class="1000" name="conv1_weights_local_1_8_0">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="314" class="1000" name="conv1_weights_local_1_8_1">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="316" class="1000" name="conv1_weights_local_1_8_2">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="318" class="1000" name="conv1_weights_local_1_8_3">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="320" class="1000" name="conv1_weights_local_1_8_4">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="322" class="1000" name="conv1_weights_local_1_8_5">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="324" class="1000" name="conv1_weights_local_1_8_6">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="326" class="1000" name="conv1_weights_local_1_8_7">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="328" class="1000" name="conv1_weights_local_1_8_8">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_local_1_8_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="330" class="1000" name="conv1_biases_local">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases_local"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="332" class="1000" name="conv2_weights_local_0_0">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights_local_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="334" class="1000" name="conv2_weights_local_0_1">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights_local_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="336" class="1000" name="conv2_weights_local_1_0">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights_local_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="338" class="1000" name="conv2_weights_local_1_1">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights_local_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="340" class="1000" name="conv2_biases_local">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_local"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="342" class="1000" name="conv3_biases_local">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_local"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="344" class="1000" name="conv3_weights_local_0_0_0">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_0_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="346" class="1000" name="conv3_weights_local_0_0_1">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_0_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="348" class="1000" name="conv3_weights_local_0_1_0">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_0_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="350" class="1000" name="conv3_weights_local_0_1_1">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_0_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="352" class="1000" name="conv3_weights_local_1_0_0">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_1_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="354" class="1000" name="conv3_weights_local_1_0_1">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_1_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="356" class="1000" name="conv3_weights_local_1_1_0">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_1_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="358" class="1000" name="conv3_weights_local_1_1_1">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_1_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="360" class="1000" name="conv3_weights_local_2_0_0">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_2_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="362" class="1000" name="conv3_weights_local_2_0_1">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_2_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="364" class="1000" name="conv3_weights_local_2_1_0">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_2_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="366" class="1000" name="conv3_weights_local_2_1_1">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_2_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="368" class="1000" name="conv3_weights_local_3_0_0">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_3_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="370" class="1000" name="conv3_weights_local_3_0_1">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_3_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="372" class="1000" name="conv3_weights_local_3_1_0">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_3_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="374" class="1000" name="conv3_weights_local_3_1_1">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_3_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="376" class="1000" name="conv3_weights_local_4_0_0">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_4_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="378" class="1000" name="conv3_weights_local_4_0_1">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_4_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="380" class="1000" name="conv3_weights_local_4_1_0">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_4_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="382" class="1000" name="conv3_weights_local_4_1_1">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_4_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="384" class="1000" name="conv3_weights_local_5_0_0">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_5_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="386" class="1000" name="conv3_weights_local_5_0_1">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_5_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="388" class="1000" name="conv3_weights_local_5_1_0">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_5_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="390" class="1000" name="conv3_weights_local_5_1_1">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_5_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="392" class="1000" name="conv3_weights_local_6_0_0">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_6_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="394" class="1000" name="conv3_weights_local_6_0_1">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_6_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="396" class="1000" name="conv3_weights_local_6_1_0">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_6_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="398" class="1000" name="conv3_weights_local_6_1_1">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_6_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="400" class="1000" name="conv3_weights_local_7_0_0">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_7_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="402" class="1000" name="conv3_weights_local_7_0_1">
<pin_list>
<pin id="403" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_7_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="404" class="1000" name="conv3_weights_local_7_1_0">
<pin_list>
<pin id="405" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_7_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="406" class="1000" name="conv3_weights_local_7_1_1">
<pin_list>
<pin id="407" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights_local_7_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="408" class="1000" name="gmem_out">
<pin_list>
<pin id="409" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="410" class="1000" name="output_ftmap">
<pin_list>
<pin id="411" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="412" class="1001" name="const_412">
<pin_list>
<pin id="413" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="414" class="1001" name="const_414">
<pin_list>
<pin id="415" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="416" class="1001" name="const_416">
<pin_list>
<pin id="417" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc"/></StgValue>
</bind>
</comp>

<comp id="418" class="1001" name="const_418">
<pin_list>
<pin id="419" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc"/></StgValue>
</bind>
</comp>

<comp id="420" class="1001" name="const_420">
<pin_list>
<pin id="421" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="422" class="1001" name="const_422">
<pin_list>
<pin id="423" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_tile"/></StgValue>
</bind>
</comp>

<comp id="424" class="1001" name="const_424">
<pin_list>
<pin id="425" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="426" class="1001" name="const_426">
<pin_list>
<pin id="427" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv37"/></StgValue>
</bind>
</comp>

<comp id="428" class="1001" name="const_428">
<pin_list>
<pin id="429" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="430" class="1001" name="const_430">
<pin_list>
<pin id="431" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reconstructor"/></StgValue>
</bind>
</comp>

<comp id="432" class="1001" name="const_432">
<pin_list>
<pin id="433" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="434" class="1001" name="const_434">
<pin_list>
<pin id="435" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap_c_str"/></StgValue>
</bind>
</comp>

<comp id="436" class="1001" name="const_436">
<pin_list>
<pin id="437" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="438" class="1001" name="const_438">
<pin_list>
<pin id="439" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="440" class="1001" name="const_440">
<pin_list>
<pin id="441" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="442" class="1001" name="const_442">
<pin_list>
<pin id="443" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="444" class="1001" name="const_444">
<pin_list>
<pin id="445" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="446" class="1001" name="const_446">
<pin_list>
<pin id="447" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="448" class="1001" name="const_448">
<pin_list>
<pin id="449" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="450" class="1001" name="const_450">
<pin_list>
<pin id="451" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="452" class="1001" name="const_452">
<pin_list>
<pin id="453" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="454" class="1001" name="const_454">
<pin_list>
<pin id="455" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_h_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="456" class="1001" name="const_456">
<pin_list>
<pin id="457" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="458" class="1001" name="const_458">
<pin_list>
<pin id="459" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_w_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="460" class="1001" name="const_460">
<pin_list>
<pin id="461" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="462" class="1001" name="const_462">
<pin_list>
<pin id="463" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_132"/></StgValue>
</bind>
</comp>

<comp id="464" class="1001" name="const_464">
<pin_list>
<pin id="465" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="466" class="1001" name="const_466">
<pin_list>
<pin id="467" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="468" class="1001" name="const_468">
<pin_list>
<pin id="469" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="470" class="1001" name="const_470">
<pin_list>
<pin id="471" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="472" class="1001" name="const_472">
<pin_list>
<pin id="473" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="474" class="1001" name="const_474">
<pin_list>
<pin id="475" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_131"/></StgValue>
</bind>
</comp>

<comp id="476" class="1001" name="const_476">
<pin_list>
<pin id="477" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="478" class="1001" name="const_478">
<pin_list>
<pin id="479" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_163"/></StgValue>
</bind>
</comp>

<comp id="480" class="1001" name="const_480">
<pin_list>
<pin id="481" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_134"/></StgValue>
</bind>
</comp>

<comp id="482" class="1001" name="const_482">
<pin_list>
<pin id="483" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_133"/></StgValue>
</bind>
</comp>

<comp id="484" class="1001" name="const_484">
<pin_list>
<pin id="485" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_to_conv3_str"/></StgValue>
</bind>
</comp>

<comp id="486" class="1001" name="const_486">
<pin_list>
<pin id="487" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="488" class="1001" name="const_488">
<pin_list>
<pin id="489" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="490" class="1001" name="const_490">
<pin_list>
<pin id="491" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_151"/></StgValue>
</bind>
</comp>

<comp id="492" class="1001" name="const_492">
<pin_list>
<pin id="493" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_to_conv2_str"/></StgValue>
</bind>
</comp>

<comp id="494" class="1004" name="output_ftmap_c_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_ftmap_c/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="pixel_h_loc_c_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixel_h_loc_c/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="pixel_w_loc_c_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixel_w_loc_c/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="conv2_to_conv3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_to_conv3/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="conv1_to_conv2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_to_conv2/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="layer3_output_tile_0_alloca_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer3_output_tile_0/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tile_n_0_read_read_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="8" slack="0"/>
<pin id="521" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tile_n_0_read/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="input_ftmap_read_read_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="output_ftmap_read_read_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="17" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="conv3_biases_local_load_loc_channel/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_conv1_tile_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="0" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="0" index="2" bw="64" slack="0"/>
<pin id="552" dir="0" index="3" bw="9" slack="0"/>
<pin id="553" dir="0" index="4" bw="8" slack="0"/>
<pin id="554" dir="0" index="5" bw="32" slack="0"/>
<pin id="555" dir="0" index="6" bw="32" slack="0"/>
<pin id="556" dir="0" index="7" bw="32" slack="0"/>
<pin id="557" dir="0" index="8" bw="32" slack="0"/>
<pin id="558" dir="0" index="9" bw="32" slack="0"/>
<pin id="559" dir="0" index="10" bw="32" slack="0"/>
<pin id="560" dir="0" index="11" bw="32" slack="0"/>
<pin id="561" dir="0" index="12" bw="32" slack="0"/>
<pin id="562" dir="0" index="13" bw="32" slack="0"/>
<pin id="563" dir="0" index="14" bw="32" slack="0"/>
<pin id="564" dir="0" index="15" bw="32" slack="0"/>
<pin id="565" dir="0" index="16" bw="32" slack="0"/>
<pin id="566" dir="0" index="17" bw="32" slack="0"/>
<pin id="567" dir="0" index="18" bw="32" slack="0"/>
<pin id="568" dir="0" index="19" bw="32" slack="0"/>
<pin id="569" dir="0" index="20" bw="32" slack="0"/>
<pin id="570" dir="0" index="21" bw="32" slack="0"/>
<pin id="571" dir="0" index="22" bw="32" slack="0"/>
<pin id="572" dir="0" index="23" bw="32" slack="0"/>
<pin id="573" dir="0" index="24" bw="32" slack="0"/>
<pin id="574" dir="0" index="25" bw="32" slack="0"/>
<pin id="575" dir="0" index="26" bw="32" slack="0"/>
<pin id="576" dir="0" index="27" bw="32" slack="0"/>
<pin id="577" dir="0" index="28" bw="32" slack="0"/>
<pin id="578" dir="0" index="29" bw="32" slack="0"/>
<pin id="579" dir="0" index="30" bw="32" slack="0"/>
<pin id="580" dir="0" index="31" bw="32" slack="0"/>
<pin id="581" dir="0" index="32" bw="32" slack="0"/>
<pin id="582" dir="0" index="33" bw="32" slack="0"/>
<pin id="583" dir="0" index="34" bw="32" slack="0"/>
<pin id="584" dir="0" index="35" bw="32" slack="0"/>
<pin id="585" dir="0" index="36" bw="32" slack="0"/>
<pin id="586" dir="0" index="37" bw="32" slack="0"/>
<pin id="587" dir="0" index="38" bw="32" slack="0"/>
<pin id="588" dir="0" index="39" bw="32" slack="0"/>
<pin id="589" dir="0" index="40" bw="32" slack="0"/>
<pin id="590" dir="0" index="41" bw="32" slack="0"/>
<pin id="591" dir="0" index="42" bw="32" slack="0"/>
<pin id="592" dir="0" index="43" bw="32" slack="0"/>
<pin id="593" dir="0" index="44" bw="32" slack="0"/>
<pin id="594" dir="0" index="45" bw="32" slack="0"/>
<pin id="595" dir="0" index="46" bw="32" slack="0"/>
<pin id="596" dir="0" index="47" bw="32" slack="0"/>
<pin id="597" dir="0" index="48" bw="32" slack="0"/>
<pin id="598" dir="0" index="49" bw="32" slack="0"/>
<pin id="599" dir="0" index="50" bw="32" slack="0"/>
<pin id="600" dir="0" index="51" bw="32" slack="0"/>
<pin id="601" dir="0" index="52" bw="32" slack="0"/>
<pin id="602" dir="0" index="53" bw="32" slack="0"/>
<pin id="603" dir="0" index="54" bw="32" slack="0"/>
<pin id="604" dir="0" index="55" bw="32" slack="0"/>
<pin id="605" dir="0" index="56" bw="32" slack="0"/>
<pin id="606" dir="0" index="57" bw="32" slack="0"/>
<pin id="607" dir="0" index="58" bw="32" slack="0"/>
<pin id="608" dir="0" index="59" bw="32" slack="0"/>
<pin id="609" dir="0" index="60" bw="32" slack="0"/>
<pin id="610" dir="0" index="61" bw="32" slack="0"/>
<pin id="611" dir="0" index="62" bw="32" slack="0"/>
<pin id="612" dir="0" index="63" bw="32" slack="0"/>
<pin id="613" dir="0" index="64" bw="32" slack="0"/>
<pin id="614" dir="0" index="65" bw="32" slack="0"/>
<pin id="615" dir="0" index="66" bw="32" slack="0"/>
<pin id="616" dir="0" index="67" bw="32" slack="0"/>
<pin id="617" dir="0" index="68" bw="32" slack="0"/>
<pin id="618" dir="0" index="69" bw="32" slack="0"/>
<pin id="619" dir="0" index="70" bw="32" slack="0"/>
<pin id="620" dir="0" index="71" bw="32" slack="0"/>
<pin id="621" dir="0" index="72" bw="32" slack="0"/>
<pin id="622" dir="0" index="73" bw="32" slack="0"/>
<pin id="623" dir="0" index="74" bw="32" slack="0"/>
<pin id="624" dir="0" index="75" bw="32" slack="0"/>
<pin id="625" dir="0" index="76" bw="32" slack="0"/>
<pin id="626" dir="0" index="77" bw="32" slack="0"/>
<pin id="627" dir="0" index="78" bw="32" slack="0"/>
<pin id="628" dir="0" index="79" bw="32" slack="0"/>
<pin id="629" dir="0" index="80" bw="32" slack="0"/>
<pin id="630" dir="0" index="81" bw="32" slack="0"/>
<pin id="631" dir="0" index="82" bw="32" slack="0"/>
<pin id="632" dir="0" index="83" bw="32" slack="0"/>
<pin id="633" dir="0" index="84" bw="32" slack="0"/>
<pin id="634" dir="0" index="85" bw="32" slack="0"/>
<pin id="635" dir="0" index="86" bw="32" slack="0"/>
<pin id="636" dir="0" index="87" bw="32" slack="0"/>
<pin id="637" dir="0" index="88" bw="32" slack="0"/>
<pin id="638" dir="0" index="89" bw="32" slack="0"/>
<pin id="639" dir="0" index="90" bw="32" slack="0"/>
<pin id="640" dir="0" index="91" bw="32" slack="0"/>
<pin id="641" dir="0" index="92" bw="32" slack="0"/>
<pin id="642" dir="0" index="93" bw="32" slack="0"/>
<pin id="643" dir="0" index="94" bw="32" slack="0"/>
<pin id="644" dir="0" index="95" bw="32" slack="0"/>
<pin id="645" dir="0" index="96" bw="32" slack="0"/>
<pin id="646" dir="0" index="97" bw="32" slack="0"/>
<pin id="647" dir="0" index="98" bw="32" slack="0"/>
<pin id="648" dir="0" index="99" bw="32" slack="0"/>
<pin id="649" dir="0" index="100" bw="32" slack="0"/>
<pin id="650" dir="0" index="101" bw="32" slack="0"/>
<pin id="651" dir="0" index="102" bw="32" slack="0"/>
<pin id="652" dir="0" index="103" bw="32" slack="0"/>
<pin id="653" dir="0" index="104" bw="32" slack="0"/>
<pin id="654" dir="0" index="105" bw="32" slack="0"/>
<pin id="655" dir="0" index="106" bw="32" slack="0"/>
<pin id="656" dir="0" index="107" bw="32" slack="0"/>
<pin id="657" dir="0" index="108" bw="32" slack="0"/>
<pin id="658" dir="0" index="109" bw="32" slack="0"/>
<pin id="659" dir="0" index="110" bw="32" slack="0"/>
<pin id="660" dir="0" index="111" bw="32" slack="0"/>
<pin id="661" dir="0" index="112" bw="32" slack="0"/>
<pin id="662" dir="0" index="113" bw="32" slack="0"/>
<pin id="663" dir="0" index="114" bw="32" slack="0"/>
<pin id="664" dir="0" index="115" bw="32" slack="0"/>
<pin id="665" dir="0" index="116" bw="32" slack="0"/>
<pin id="666" dir="0" index="117" bw="32" slack="0"/>
<pin id="667" dir="0" index="118" bw="32" slack="0"/>
<pin id="668" dir="0" index="119" bw="32" slack="0"/>
<pin id="669" dir="0" index="120" bw="32" slack="0"/>
<pin id="670" dir="0" index="121" bw="32" slack="0"/>
<pin id="671" dir="0" index="122" bw="32" slack="0"/>
<pin id="672" dir="0" index="123" bw="32" slack="0"/>
<pin id="673" dir="0" index="124" bw="32" slack="0"/>
<pin id="674" dir="0" index="125" bw="32" slack="0"/>
<pin id="675" dir="0" index="126" bw="32" slack="0"/>
<pin id="676" dir="0" index="127" bw="32" slack="0"/>
<pin id="677" dir="0" index="128" bw="32" slack="0"/>
<pin id="678" dir="0" index="129" bw="32" slack="0"/>
<pin id="679" dir="0" index="130" bw="32" slack="0"/>
<pin id="680" dir="0" index="131" bw="32" slack="0"/>
<pin id="681" dir="0" index="132" bw="32" slack="0"/>
<pin id="682" dir="0" index="133" bw="32" slack="0"/>
<pin id="683" dir="0" index="134" bw="32" slack="0"/>
<pin id="684" dir="0" index="135" bw="32" slack="0"/>
<pin id="685" dir="0" index="136" bw="32" slack="0"/>
<pin id="686" dir="0" index="137" bw="32" slack="0"/>
<pin id="687" dir="0" index="138" bw="32" slack="0"/>
<pin id="688" dir="0" index="139" bw="32" slack="0"/>
<pin id="689" dir="0" index="140" bw="32" slack="0"/>
<pin id="690" dir="0" index="141" bw="32" slack="0"/>
<pin id="691" dir="0" index="142" bw="32" slack="0"/>
<pin id="692" dir="0" index="143" bw="32" slack="0"/>
<pin id="693" dir="0" index="144" bw="32" slack="0"/>
<pin id="694" dir="0" index="145" bw="32" slack="0"/>
<pin id="695" dir="0" index="146" bw="32" slack="0"/>
<pin id="696" dir="0" index="147" bw="32" slack="0"/>
<pin id="697" dir="0" index="148" bw="32" slack="0"/>
<pin id="698" dir="0" index="149" bw="32" slack="0"/>
<pin id="699" dir="0" index="150" bw="32" slack="0"/>
<pin id="700" dir="0" index="151" bw="32" slack="0"/>
<pin id="701" dir="0" index="152" bw="32" slack="0"/>
<pin id="702" dir="0" index="153" bw="32" slack="0"/>
<pin id="703" dir="0" index="154" bw="32" slack="0"/>
<pin id="704" dir="0" index="155" bw="32" slack="0"/>
<pin id="705" dir="0" index="156" bw="32" slack="0"/>
<pin id="706" dir="0" index="157" bw="32" slack="0"/>
<pin id="707" dir="0" index="158" bw="32" slack="0"/>
<pin id="708" dir="0" index="159" bw="32" slack="0"/>
<pin id="709" dir="0" index="160" bw="32" slack="0"/>
<pin id="710" dir="0" index="161" bw="32" slack="0"/>
<pin id="711" dir="0" index="162" bw="32" slack="0"/>
<pin id="712" dir="0" index="163" bw="32" slack="0"/>
<pin id="713" dir="0" index="164" bw="32" slack="0"/>
<pin id="714" dir="0" index="165" bw="32" slack="0"/>
<pin id="715" dir="0" index="166" bw="32" slack="0"/>
<pin id="716" dir="0" index="167" bw="32" slack="0"/>
<pin id="717" dir="0" index="168" bw="32" slack="1"/>
<pin id="718" dir="0" index="169" bw="8" slack="1"/>
<pin id="719" dir="0" index="170" bw="9" slack="1"/>
<pin id="720" dir="1" index="171" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln120/2 "/>
</bind>
</comp>

<comp id="887" class="1004" name="grp_conv2_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="0" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="3"/>
<pin id="890" dir="0" index="2" bw="32" slack="0"/>
<pin id="891" dir="0" index="3" bw="32" slack="0"/>
<pin id="892" dir="0" index="4" bw="32" slack="0"/>
<pin id="893" dir="0" index="5" bw="32" slack="0"/>
<pin id="894" dir="0" index="6" bw="32" slack="0"/>
<pin id="895" dir="0" index="7" bw="32" slack="3"/>
<pin id="896" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln121/4 "/>
</bind>
</comp>

<comp id="903" class="1004" name="grp_conv37_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="0" slack="0"/>
<pin id="905" dir="0" index="1" bw="32" slack="5"/>
<pin id="906" dir="0" index="2" bw="32" slack="0"/>
<pin id="907" dir="0" index="3" bw="32" slack="0"/>
<pin id="908" dir="0" index="4" bw="32" slack="0"/>
<pin id="909" dir="0" index="5" bw="32" slack="0"/>
<pin id="910" dir="0" index="6" bw="32" slack="0"/>
<pin id="911" dir="0" index="7" bw="32" slack="0"/>
<pin id="912" dir="0" index="8" bw="32" slack="0"/>
<pin id="913" dir="0" index="9" bw="32" slack="0"/>
<pin id="914" dir="0" index="10" bw="32" slack="0"/>
<pin id="915" dir="0" index="11" bw="32" slack="0"/>
<pin id="916" dir="0" index="12" bw="32" slack="0"/>
<pin id="917" dir="0" index="13" bw="32" slack="0"/>
<pin id="918" dir="0" index="14" bw="32" slack="0"/>
<pin id="919" dir="0" index="15" bw="32" slack="0"/>
<pin id="920" dir="0" index="16" bw="32" slack="0"/>
<pin id="921" dir="0" index="17" bw="32" slack="0"/>
<pin id="922" dir="0" index="18" bw="32" slack="0"/>
<pin id="923" dir="0" index="19" bw="32" slack="0"/>
<pin id="924" dir="0" index="20" bw="32" slack="0"/>
<pin id="925" dir="0" index="21" bw="32" slack="0"/>
<pin id="926" dir="0" index="22" bw="32" slack="0"/>
<pin id="927" dir="0" index="23" bw="32" slack="0"/>
<pin id="928" dir="0" index="24" bw="32" slack="0"/>
<pin id="929" dir="0" index="25" bw="32" slack="0"/>
<pin id="930" dir="0" index="26" bw="32" slack="0"/>
<pin id="931" dir="0" index="27" bw="32" slack="0"/>
<pin id="932" dir="0" index="28" bw="32" slack="0"/>
<pin id="933" dir="0" index="29" bw="32" slack="0"/>
<pin id="934" dir="0" index="30" bw="32" slack="0"/>
<pin id="935" dir="0" index="31" bw="32" slack="0"/>
<pin id="936" dir="0" index="32" bw="32" slack="0"/>
<pin id="937" dir="0" index="33" bw="32" slack="0"/>
<pin id="938" dir="0" index="34" bw="32" slack="4"/>
<pin id="939" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="940" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln122/6 "/>
</bind>
</comp>

<comp id="974" class="1004" name="call_ln0_entry_proc_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="0" slack="0"/>
<pin id="976" dir="0" index="1" bw="64" slack="0"/>
<pin id="977" dir="0" index="2" bw="64" slack="6"/>
<pin id="978" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="981" class="1004" name="grp_reconstructor_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="0" slack="0"/>
<pin id="983" dir="0" index="1" bw="32" slack="0"/>
<pin id="984" dir="0" index="2" bw="64" slack="7"/>
<pin id="985" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="986" dir="0" index="4" bw="9" slack="7"/>
<pin id="987" dir="0" index="5" bw="8" slack="7"/>
<pin id="988" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln125/8 "/>
</bind>
</comp>

<comp id="991" class="1004" name="pixel_w_loc_c16_channel_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="17" slack="0"/>
<pin id="993" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pixel_w_loc_c16_channel/2 "/>
</bind>
</comp>

<comp id="996" class="1004" name="pixel_h_loc_c17_channel_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="17" slack="0"/>
<pin id="998" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pixel_h_loc_c17_channel/2 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="tile_n_0_read_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="1"/>
<pin id="1003" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tile_n_0_read "/>
</bind>
</comp>

<comp id="1006" class="1005" name="output_ftmap_c_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="64" slack="6"/>
<pin id="1008" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="output_ftmap_c "/>
</bind>
</comp>

<comp id="1012" class="1005" name="pixel_h_loc_c_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="9" slack="1"/>
<pin id="1014" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pixel_h_loc_c "/>
</bind>
</comp>

<comp id="1018" class="1005" name="pixel_w_loc_c_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="8" slack="1"/>
<pin id="1020" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_w_loc_c "/>
</bind>
</comp>

<comp id="1024" class="1005" name="conv2_to_conv3_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="3"/>
<pin id="1026" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_to_conv3 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="conv1_to_conv2_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="1"/>
<pin id="1032" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_to_conv2 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="input_ftmap_read_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="64" slack="1"/>
<pin id="1038" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1041" class="1005" name="pixel_w_loc_c16_channel_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="1"/>
<pin id="1043" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_w_loc_c16_channel "/>
</bind>
</comp>

<comp id="1046" class="1005" name="pixel_h_loc_c17_channel_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="9" slack="1"/>
<pin id="1048" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pixel_h_loc_c17_channel "/>
</bind>
</comp>

<comp id="1051" class="1005" name="conv3_biases_local_load_loc_channel_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="4"/>
<pin id="1053" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv3_biases_local_load_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="497"><net_src comp="414" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="414" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="414" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="414" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="414" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="414" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="412" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="0" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="420" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="4" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="420" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="410" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="416" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="518" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="418" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="342" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="721"><net_src comp="422" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="722"><net_src comp="2" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="723"><net_src comp="524" pin="2"/><net_sink comp="548" pin=2"/></net>

<net id="724"><net_src comp="6" pin="0"/><net_sink comp="548" pin=5"/></net>

<net id="725"><net_src comp="8" pin="0"/><net_sink comp="548" pin=6"/></net>

<net id="726"><net_src comp="10" pin="0"/><net_sink comp="548" pin=7"/></net>

<net id="727"><net_src comp="12" pin="0"/><net_sink comp="548" pin=8"/></net>

<net id="728"><net_src comp="14" pin="0"/><net_sink comp="548" pin=9"/></net>

<net id="729"><net_src comp="16" pin="0"/><net_sink comp="548" pin=10"/></net>

<net id="730"><net_src comp="18" pin="0"/><net_sink comp="548" pin=11"/></net>

<net id="731"><net_src comp="20" pin="0"/><net_sink comp="548" pin=12"/></net>

<net id="732"><net_src comp="22" pin="0"/><net_sink comp="548" pin=13"/></net>

<net id="733"><net_src comp="24" pin="0"/><net_sink comp="548" pin=14"/></net>

<net id="734"><net_src comp="26" pin="0"/><net_sink comp="548" pin=15"/></net>

<net id="735"><net_src comp="28" pin="0"/><net_sink comp="548" pin=16"/></net>

<net id="736"><net_src comp="30" pin="0"/><net_sink comp="548" pin=17"/></net>

<net id="737"><net_src comp="32" pin="0"/><net_sink comp="548" pin=18"/></net>

<net id="738"><net_src comp="34" pin="0"/><net_sink comp="548" pin=19"/></net>

<net id="739"><net_src comp="36" pin="0"/><net_sink comp="548" pin=20"/></net>

<net id="740"><net_src comp="38" pin="0"/><net_sink comp="548" pin=21"/></net>

<net id="741"><net_src comp="40" pin="0"/><net_sink comp="548" pin=22"/></net>

<net id="742"><net_src comp="42" pin="0"/><net_sink comp="548" pin=23"/></net>

<net id="743"><net_src comp="44" pin="0"/><net_sink comp="548" pin=24"/></net>

<net id="744"><net_src comp="46" pin="0"/><net_sink comp="548" pin=25"/></net>

<net id="745"><net_src comp="48" pin="0"/><net_sink comp="548" pin=26"/></net>

<net id="746"><net_src comp="50" pin="0"/><net_sink comp="548" pin=27"/></net>

<net id="747"><net_src comp="52" pin="0"/><net_sink comp="548" pin=28"/></net>

<net id="748"><net_src comp="54" pin="0"/><net_sink comp="548" pin=29"/></net>

<net id="749"><net_src comp="56" pin="0"/><net_sink comp="548" pin=30"/></net>

<net id="750"><net_src comp="58" pin="0"/><net_sink comp="548" pin=31"/></net>

<net id="751"><net_src comp="60" pin="0"/><net_sink comp="548" pin=32"/></net>

<net id="752"><net_src comp="62" pin="0"/><net_sink comp="548" pin=33"/></net>

<net id="753"><net_src comp="64" pin="0"/><net_sink comp="548" pin=34"/></net>

<net id="754"><net_src comp="66" pin="0"/><net_sink comp="548" pin=35"/></net>

<net id="755"><net_src comp="68" pin="0"/><net_sink comp="548" pin=36"/></net>

<net id="756"><net_src comp="70" pin="0"/><net_sink comp="548" pin=37"/></net>

<net id="757"><net_src comp="72" pin="0"/><net_sink comp="548" pin=38"/></net>

<net id="758"><net_src comp="74" pin="0"/><net_sink comp="548" pin=39"/></net>

<net id="759"><net_src comp="76" pin="0"/><net_sink comp="548" pin=40"/></net>

<net id="760"><net_src comp="78" pin="0"/><net_sink comp="548" pin=41"/></net>

<net id="761"><net_src comp="80" pin="0"/><net_sink comp="548" pin=42"/></net>

<net id="762"><net_src comp="82" pin="0"/><net_sink comp="548" pin=43"/></net>

<net id="763"><net_src comp="84" pin="0"/><net_sink comp="548" pin=44"/></net>

<net id="764"><net_src comp="86" pin="0"/><net_sink comp="548" pin=45"/></net>

<net id="765"><net_src comp="88" pin="0"/><net_sink comp="548" pin=46"/></net>

<net id="766"><net_src comp="90" pin="0"/><net_sink comp="548" pin=47"/></net>

<net id="767"><net_src comp="92" pin="0"/><net_sink comp="548" pin=48"/></net>

<net id="768"><net_src comp="94" pin="0"/><net_sink comp="548" pin=49"/></net>

<net id="769"><net_src comp="96" pin="0"/><net_sink comp="548" pin=50"/></net>

<net id="770"><net_src comp="98" pin="0"/><net_sink comp="548" pin=51"/></net>

<net id="771"><net_src comp="100" pin="0"/><net_sink comp="548" pin=52"/></net>

<net id="772"><net_src comp="102" pin="0"/><net_sink comp="548" pin=53"/></net>

<net id="773"><net_src comp="104" pin="0"/><net_sink comp="548" pin=54"/></net>

<net id="774"><net_src comp="106" pin="0"/><net_sink comp="548" pin=55"/></net>

<net id="775"><net_src comp="108" pin="0"/><net_sink comp="548" pin=56"/></net>

<net id="776"><net_src comp="110" pin="0"/><net_sink comp="548" pin=57"/></net>

<net id="777"><net_src comp="112" pin="0"/><net_sink comp="548" pin=58"/></net>

<net id="778"><net_src comp="114" pin="0"/><net_sink comp="548" pin=59"/></net>

<net id="779"><net_src comp="116" pin="0"/><net_sink comp="548" pin=60"/></net>

<net id="780"><net_src comp="118" pin="0"/><net_sink comp="548" pin=61"/></net>

<net id="781"><net_src comp="120" pin="0"/><net_sink comp="548" pin=62"/></net>

<net id="782"><net_src comp="122" pin="0"/><net_sink comp="548" pin=63"/></net>

<net id="783"><net_src comp="124" pin="0"/><net_sink comp="548" pin=64"/></net>

<net id="784"><net_src comp="126" pin="0"/><net_sink comp="548" pin=65"/></net>

<net id="785"><net_src comp="128" pin="0"/><net_sink comp="548" pin=66"/></net>

<net id="786"><net_src comp="130" pin="0"/><net_sink comp="548" pin=67"/></net>

<net id="787"><net_src comp="132" pin="0"/><net_sink comp="548" pin=68"/></net>

<net id="788"><net_src comp="134" pin="0"/><net_sink comp="548" pin=69"/></net>

<net id="789"><net_src comp="136" pin="0"/><net_sink comp="548" pin=70"/></net>

<net id="790"><net_src comp="138" pin="0"/><net_sink comp="548" pin=71"/></net>

<net id="791"><net_src comp="140" pin="0"/><net_sink comp="548" pin=72"/></net>

<net id="792"><net_src comp="142" pin="0"/><net_sink comp="548" pin=73"/></net>

<net id="793"><net_src comp="144" pin="0"/><net_sink comp="548" pin=74"/></net>

<net id="794"><net_src comp="146" pin="0"/><net_sink comp="548" pin=75"/></net>

<net id="795"><net_src comp="148" pin="0"/><net_sink comp="548" pin=76"/></net>

<net id="796"><net_src comp="150" pin="0"/><net_sink comp="548" pin=77"/></net>

<net id="797"><net_src comp="152" pin="0"/><net_sink comp="548" pin=78"/></net>

<net id="798"><net_src comp="154" pin="0"/><net_sink comp="548" pin=79"/></net>

<net id="799"><net_src comp="156" pin="0"/><net_sink comp="548" pin=80"/></net>

<net id="800"><net_src comp="158" pin="0"/><net_sink comp="548" pin=81"/></net>

<net id="801"><net_src comp="160" pin="0"/><net_sink comp="548" pin=82"/></net>

<net id="802"><net_src comp="162" pin="0"/><net_sink comp="548" pin=83"/></net>

<net id="803"><net_src comp="164" pin="0"/><net_sink comp="548" pin=84"/></net>

<net id="804"><net_src comp="166" pin="0"/><net_sink comp="548" pin=85"/></net>

<net id="805"><net_src comp="168" pin="0"/><net_sink comp="548" pin=86"/></net>

<net id="806"><net_src comp="170" pin="0"/><net_sink comp="548" pin=87"/></net>

<net id="807"><net_src comp="172" pin="0"/><net_sink comp="548" pin=88"/></net>

<net id="808"><net_src comp="174" pin="0"/><net_sink comp="548" pin=89"/></net>

<net id="809"><net_src comp="176" pin="0"/><net_sink comp="548" pin=90"/></net>

<net id="810"><net_src comp="178" pin="0"/><net_sink comp="548" pin=91"/></net>

<net id="811"><net_src comp="180" pin="0"/><net_sink comp="548" pin=92"/></net>

<net id="812"><net_src comp="182" pin="0"/><net_sink comp="548" pin=93"/></net>

<net id="813"><net_src comp="184" pin="0"/><net_sink comp="548" pin=94"/></net>

<net id="814"><net_src comp="186" pin="0"/><net_sink comp="548" pin=95"/></net>

<net id="815"><net_src comp="188" pin="0"/><net_sink comp="548" pin=96"/></net>

<net id="816"><net_src comp="190" pin="0"/><net_sink comp="548" pin=97"/></net>

<net id="817"><net_src comp="192" pin="0"/><net_sink comp="548" pin=98"/></net>

<net id="818"><net_src comp="194" pin="0"/><net_sink comp="548" pin=99"/></net>

<net id="819"><net_src comp="196" pin="0"/><net_sink comp="548" pin=100"/></net>

<net id="820"><net_src comp="198" pin="0"/><net_sink comp="548" pin=101"/></net>

<net id="821"><net_src comp="200" pin="0"/><net_sink comp="548" pin=102"/></net>

<net id="822"><net_src comp="202" pin="0"/><net_sink comp="548" pin=103"/></net>

<net id="823"><net_src comp="204" pin="0"/><net_sink comp="548" pin=104"/></net>

<net id="824"><net_src comp="206" pin="0"/><net_sink comp="548" pin=105"/></net>

<net id="825"><net_src comp="208" pin="0"/><net_sink comp="548" pin=106"/></net>

<net id="826"><net_src comp="210" pin="0"/><net_sink comp="548" pin=107"/></net>

<net id="827"><net_src comp="212" pin="0"/><net_sink comp="548" pin=108"/></net>

<net id="828"><net_src comp="214" pin="0"/><net_sink comp="548" pin=109"/></net>

<net id="829"><net_src comp="216" pin="0"/><net_sink comp="548" pin=110"/></net>

<net id="830"><net_src comp="218" pin="0"/><net_sink comp="548" pin=111"/></net>

<net id="831"><net_src comp="220" pin="0"/><net_sink comp="548" pin=112"/></net>

<net id="832"><net_src comp="222" pin="0"/><net_sink comp="548" pin=113"/></net>

<net id="833"><net_src comp="224" pin="0"/><net_sink comp="548" pin=114"/></net>

<net id="834"><net_src comp="226" pin="0"/><net_sink comp="548" pin=115"/></net>

<net id="835"><net_src comp="228" pin="0"/><net_sink comp="548" pin=116"/></net>

<net id="836"><net_src comp="230" pin="0"/><net_sink comp="548" pin=117"/></net>

<net id="837"><net_src comp="232" pin="0"/><net_sink comp="548" pin=118"/></net>

<net id="838"><net_src comp="234" pin="0"/><net_sink comp="548" pin=119"/></net>

<net id="839"><net_src comp="236" pin="0"/><net_sink comp="548" pin=120"/></net>

<net id="840"><net_src comp="238" pin="0"/><net_sink comp="548" pin=121"/></net>

<net id="841"><net_src comp="240" pin="0"/><net_sink comp="548" pin=122"/></net>

<net id="842"><net_src comp="242" pin="0"/><net_sink comp="548" pin=123"/></net>

<net id="843"><net_src comp="244" pin="0"/><net_sink comp="548" pin=124"/></net>

<net id="844"><net_src comp="246" pin="0"/><net_sink comp="548" pin=125"/></net>

<net id="845"><net_src comp="248" pin="0"/><net_sink comp="548" pin=126"/></net>

<net id="846"><net_src comp="250" pin="0"/><net_sink comp="548" pin=127"/></net>

<net id="847"><net_src comp="252" pin="0"/><net_sink comp="548" pin=128"/></net>

<net id="848"><net_src comp="254" pin="0"/><net_sink comp="548" pin=129"/></net>

<net id="849"><net_src comp="256" pin="0"/><net_sink comp="548" pin=130"/></net>

<net id="850"><net_src comp="258" pin="0"/><net_sink comp="548" pin=131"/></net>

<net id="851"><net_src comp="260" pin="0"/><net_sink comp="548" pin=132"/></net>

<net id="852"><net_src comp="262" pin="0"/><net_sink comp="548" pin=133"/></net>

<net id="853"><net_src comp="264" pin="0"/><net_sink comp="548" pin=134"/></net>

<net id="854"><net_src comp="266" pin="0"/><net_sink comp="548" pin=135"/></net>

<net id="855"><net_src comp="268" pin="0"/><net_sink comp="548" pin=136"/></net>

<net id="856"><net_src comp="270" pin="0"/><net_sink comp="548" pin=137"/></net>

<net id="857"><net_src comp="272" pin="0"/><net_sink comp="548" pin=138"/></net>

<net id="858"><net_src comp="274" pin="0"/><net_sink comp="548" pin=139"/></net>

<net id="859"><net_src comp="276" pin="0"/><net_sink comp="548" pin=140"/></net>

<net id="860"><net_src comp="278" pin="0"/><net_sink comp="548" pin=141"/></net>

<net id="861"><net_src comp="280" pin="0"/><net_sink comp="548" pin=142"/></net>

<net id="862"><net_src comp="282" pin="0"/><net_sink comp="548" pin=143"/></net>

<net id="863"><net_src comp="284" pin="0"/><net_sink comp="548" pin=144"/></net>

<net id="864"><net_src comp="286" pin="0"/><net_sink comp="548" pin=145"/></net>

<net id="865"><net_src comp="288" pin="0"/><net_sink comp="548" pin=146"/></net>

<net id="866"><net_src comp="290" pin="0"/><net_sink comp="548" pin=147"/></net>

<net id="867"><net_src comp="292" pin="0"/><net_sink comp="548" pin=148"/></net>

<net id="868"><net_src comp="294" pin="0"/><net_sink comp="548" pin=149"/></net>

<net id="869"><net_src comp="296" pin="0"/><net_sink comp="548" pin=150"/></net>

<net id="870"><net_src comp="298" pin="0"/><net_sink comp="548" pin=151"/></net>

<net id="871"><net_src comp="300" pin="0"/><net_sink comp="548" pin=152"/></net>

<net id="872"><net_src comp="302" pin="0"/><net_sink comp="548" pin=153"/></net>

<net id="873"><net_src comp="304" pin="0"/><net_sink comp="548" pin=154"/></net>

<net id="874"><net_src comp="306" pin="0"/><net_sink comp="548" pin=155"/></net>

<net id="875"><net_src comp="308" pin="0"/><net_sink comp="548" pin=156"/></net>

<net id="876"><net_src comp="310" pin="0"/><net_sink comp="548" pin=157"/></net>

<net id="877"><net_src comp="312" pin="0"/><net_sink comp="548" pin=158"/></net>

<net id="878"><net_src comp="314" pin="0"/><net_sink comp="548" pin=159"/></net>

<net id="879"><net_src comp="316" pin="0"/><net_sink comp="548" pin=160"/></net>

<net id="880"><net_src comp="318" pin="0"/><net_sink comp="548" pin=161"/></net>

<net id="881"><net_src comp="320" pin="0"/><net_sink comp="548" pin=162"/></net>

<net id="882"><net_src comp="322" pin="0"/><net_sink comp="548" pin=163"/></net>

<net id="883"><net_src comp="324" pin="0"/><net_sink comp="548" pin=164"/></net>

<net id="884"><net_src comp="326" pin="0"/><net_sink comp="548" pin=165"/></net>

<net id="885"><net_src comp="328" pin="0"/><net_sink comp="548" pin=166"/></net>

<net id="886"><net_src comp="330" pin="0"/><net_sink comp="548" pin=167"/></net>

<net id="897"><net_src comp="424" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="898"><net_src comp="332" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="899"><net_src comp="334" pin="0"/><net_sink comp="887" pin=3"/></net>

<net id="900"><net_src comp="336" pin="0"/><net_sink comp="887" pin=4"/></net>

<net id="901"><net_src comp="338" pin="0"/><net_sink comp="887" pin=5"/></net>

<net id="902"><net_src comp="340" pin="0"/><net_sink comp="887" pin=6"/></net>

<net id="941"><net_src comp="426" pin="0"/><net_sink comp="903" pin=0"/></net>

<net id="942"><net_src comp="344" pin="0"/><net_sink comp="903" pin=2"/></net>

<net id="943"><net_src comp="346" pin="0"/><net_sink comp="903" pin=3"/></net>

<net id="944"><net_src comp="348" pin="0"/><net_sink comp="903" pin=4"/></net>

<net id="945"><net_src comp="350" pin="0"/><net_sink comp="903" pin=5"/></net>

<net id="946"><net_src comp="352" pin="0"/><net_sink comp="903" pin=6"/></net>

<net id="947"><net_src comp="354" pin="0"/><net_sink comp="903" pin=7"/></net>

<net id="948"><net_src comp="356" pin="0"/><net_sink comp="903" pin=8"/></net>

<net id="949"><net_src comp="358" pin="0"/><net_sink comp="903" pin=9"/></net>

<net id="950"><net_src comp="360" pin="0"/><net_sink comp="903" pin=10"/></net>

<net id="951"><net_src comp="362" pin="0"/><net_sink comp="903" pin=11"/></net>

<net id="952"><net_src comp="364" pin="0"/><net_sink comp="903" pin=12"/></net>

<net id="953"><net_src comp="366" pin="0"/><net_sink comp="903" pin=13"/></net>

<net id="954"><net_src comp="368" pin="0"/><net_sink comp="903" pin=14"/></net>

<net id="955"><net_src comp="370" pin="0"/><net_sink comp="903" pin=15"/></net>

<net id="956"><net_src comp="372" pin="0"/><net_sink comp="903" pin=16"/></net>

<net id="957"><net_src comp="374" pin="0"/><net_sink comp="903" pin=17"/></net>

<net id="958"><net_src comp="376" pin="0"/><net_sink comp="903" pin=18"/></net>

<net id="959"><net_src comp="378" pin="0"/><net_sink comp="903" pin=19"/></net>

<net id="960"><net_src comp="380" pin="0"/><net_sink comp="903" pin=20"/></net>

<net id="961"><net_src comp="382" pin="0"/><net_sink comp="903" pin=21"/></net>

<net id="962"><net_src comp="384" pin="0"/><net_sink comp="903" pin=22"/></net>

<net id="963"><net_src comp="386" pin="0"/><net_sink comp="903" pin=23"/></net>

<net id="964"><net_src comp="388" pin="0"/><net_sink comp="903" pin=24"/></net>

<net id="965"><net_src comp="390" pin="0"/><net_sink comp="903" pin=25"/></net>

<net id="966"><net_src comp="392" pin="0"/><net_sink comp="903" pin=26"/></net>

<net id="967"><net_src comp="394" pin="0"/><net_sink comp="903" pin=27"/></net>

<net id="968"><net_src comp="396" pin="0"/><net_sink comp="903" pin=28"/></net>

<net id="969"><net_src comp="398" pin="0"/><net_sink comp="903" pin=29"/></net>

<net id="970"><net_src comp="400" pin="0"/><net_sink comp="903" pin=30"/></net>

<net id="971"><net_src comp="402" pin="0"/><net_sink comp="903" pin=31"/></net>

<net id="972"><net_src comp="404" pin="0"/><net_sink comp="903" pin=32"/></net>

<net id="973"><net_src comp="406" pin="0"/><net_sink comp="903" pin=33"/></net>

<net id="979"><net_src comp="428" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="980"><net_src comp="530" pin="2"/><net_sink comp="974" pin=1"/></net>

<net id="989"><net_src comp="430" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="990"><net_src comp="408" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="994"><net_src comp="536" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="548" pin=4"/></net>

<net id="999"><net_src comp="536" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="548" pin=3"/></net>

<net id="1004"><net_src comp="518" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="1009"><net_src comp="494" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="974" pin=2"/></net>

<net id="1011"><net_src comp="1006" pin="1"/><net_sink comp="981" pin=2"/></net>

<net id="1015"><net_src comp="498" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="548" pin=170"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="981" pin=4"/></net>

<net id="1021"><net_src comp="502" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="548" pin=169"/></net>

<net id="1023"><net_src comp="1018" pin="1"/><net_sink comp="981" pin=5"/></net>

<net id="1027"><net_src comp="506" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="887" pin=7"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1033"><net_src comp="510" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="548" pin=168"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1039"><net_src comp="524" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="1044"><net_src comp="991" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="548" pin=4"/></net>

<net id="1049"><net_src comp="996" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="548" pin=3"/></net>

<net id="1054"><net_src comp="542" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="903" pin=34"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {8 9 }
 - Input state : 
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : tile_n_0 | {1 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : gmem_in | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : input_ftmap | {2 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_0_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_0_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_0_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_0_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_0_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_0_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_0_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_0_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_0_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_1_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_1_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_1_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_1_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_1_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_1_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_1_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_1_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_1_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_2_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_2_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_2_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_2_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_2_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_2_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_2_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_2_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_2_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_3_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_3_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_3_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_3_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_3_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_3_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_3_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_3_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_3_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_4_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_4_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_4_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_4_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_4_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_4_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_4_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_4_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_4_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_5_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_5_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_5_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_5_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_5_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_5_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_5_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_5_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_5_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_6_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_6_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_6_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_6_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_6_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_6_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_6_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_6_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_6_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_7_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_7_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_7_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_7_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_7_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_7_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_7_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_7_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_7_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_8_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_8_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_8_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_8_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_8_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_8_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_8_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_8_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_0_8_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_0_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_0_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_0_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_0_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_0_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_0_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_0_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_0_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_0_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_1_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_1_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_1_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_1_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_1_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_1_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_1_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_1_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_1_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_2_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_2_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_2_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_2_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_2_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_2_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_2_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_2_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_2_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_3_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_3_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_3_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_3_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_3_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_3_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_3_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_3_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_3_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_4_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_4_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_4_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_4_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_4_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_4_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_4_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_4_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_4_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_5_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_5_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_5_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_5_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_5_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_5_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_5_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_5_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_5_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_6_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_6_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_6_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_6_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_6_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_6_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_6_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_6_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_6_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_7_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_7_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_7_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_7_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_7_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_7_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_7_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_7_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_7_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_8_0 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_8_1 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_8_2 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_8_3 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_8_4 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_8_5 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_8_6 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_8_7 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_weights_local_1_8_8 | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv1_biases_local | {2 3 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv2_weights_local_0_0 | {4 5 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv2_weights_local_0_1 | {4 5 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv2_weights_local_1_0 | {4 5 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv2_weights_local_1_1 | {4 5 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv2_biases_local | {4 5 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_biases_local | {1 2 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_0_0_0 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_0_0_1 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_0_1_0 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_0_1_1 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_1_0_0 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_1_0_1 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_1_1_0 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_1_1_1 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_2_0_0 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_2_0_1 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_2_1_0 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_2_1_1 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_3_0_0 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_3_0_1 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_3_1_0 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_3_1_1 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_4_0_0 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_4_0_1 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_4_1_0 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_4_1_1 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_5_0_0 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_5_0_1 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_5_1_0 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_5_1_1 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_6_0_0 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_6_0_1 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_6_1_0 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_6_1_1 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_7_0_0 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_7_0_1 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_7_1_0 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : conv3_weights_local_7_1_1 | {6 7 }
	Port: dataflow_in_loop_tile_height_loop_MAIN.1 : output_ftmap | {7 }
  - Chain level:
	State 1
	State 2
		pixel_w_loc_c16_channel : 1
		pixel_h_loc_c17_channel : 1
		call_ln120 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                                Functional Unit                               |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc_fu_536 |    0    |    0    |  0.427  |   119   |   136   |    0    |
|          | grp_dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc_fu_542 |    0    |    0    |  0.427  |    1    |    9    |    0    |
|          |                             grp_conv1_tile_fu_548                            |    44   |   405   | 194.285 |  68145  |  51785  |    0    |
|   call   |                               grp_conv2_fu_887                               |   102   |   340   |  78.533 |  35255  |  26705  |    0    |
|          |                               grp_conv37_fu_903                              |    44   |    15   | 35.4116 |   6971  |   7718  |    0    |
|          |                          call_ln0_entry_proc_fu_974                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           grp_reconstructor_fu_981                           |    0    |    0    |  1.708  |   241   |   369   |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           tile_n_0_read_read_fu_518                          |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                         input_ftmap_read_read_fu_524                         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                         output_ftmap_read_read_fu_530                        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|extractvalue|                        pixel_w_loc_c16_channel_fu_991                        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        pixel_h_loc_c17_channel_fu_996                        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                              |   190   |   760   | 310.792 |  110732 |  86722  |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|layer3_output_tile_0|    2   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |    2   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+--------------------------------------------+--------+
|                                            |   FF   |
+--------------------------------------------+--------+
|           conv1_to_conv2_reg_1030          |   32   |
|           conv2_to_conv3_reg_1024          |   32   |
|conv3_biases_local_load_loc_channel_reg_1051|   32   |
|          input_ftmap_read_reg_1036         |   64   |
|           output_ftmap_c_reg_1006          |   64   |
|      pixel_h_loc_c17_channel_reg_1046      |    9   |
|           pixel_h_loc_c_reg_1012           |    9   |
|      pixel_w_loc_c16_channel_reg_1041      |    8   |
|           pixel_w_loc_c_reg_1018           |    8   |
|           tile_n_0_read_reg_1001           |    8   |
+--------------------------------------------+--------+
|                    Total                   |   266  |
+--------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Comp                                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc_fu_536 |  p1  |   2  |   8  |   16   ||    9    |
|                            grp_conv1_tile_fu_548                            |  p2  |   2  |  64  |   128  ||    9    |
|                            grp_conv1_tile_fu_548                            |  p3  |   2  |   9  |   18   ||    9    |
|                            grp_conv1_tile_fu_548                            |  p4  |   2  |   8  |   16   ||    9    |
|-----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Total                                    |      |      |      |   178  ||  1.708  ||    36   |
|-----------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   190  |   760  |   310  | 110732 |  86722 |    0   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   266  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   192  |   760  |   312  | 110998 |  86758 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
