<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1353</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1353-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1353.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-73</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:190px;left:186px;white-space:nowrap" class="ft02">63:0</p>
<p style="position:absolute;top:190px;left:450px;white-space:nowrap" class="ft04">CORE&#160;C6 Residency Counter.&#160;(R/O)<br/>Value since&#160;last&#160;reset that&#160;this&#160;core&#160;is&#160;in processor-specific C6&#160;</p>
<p style="position:absolute;top:227px;left:450px;white-space:nowrap" class="ft02">states.&#160;Counts&#160;at&#160;the TSC&#160;Frequency.</p>
<p style="position:absolute;top:252px;left:81px;white-space:nowrap" class="ft02">400H</p>
<p style="position:absolute;top:252px;left:137px;white-space:nowrap" class="ft02">1024</p>
<p style="position:absolute;top:252px;left:186px;white-space:nowrap" class="ft02">IA32_MC0_CTL</p>
<p style="position:absolute;top:252px;left:358px;white-space:nowrap" class="ft02">Module</p>
<p style="position:absolute;top:252px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a></p>
<p style="position:absolute;top:276px;left:81px;white-space:nowrap" class="ft02">401H</p>
<p style="position:absolute;top:276px;left:137px;white-space:nowrap" class="ft02">1025</p>
<p style="position:absolute;top:276px;left:186px;white-space:nowrap" class="ft02">IA32_MC0_STATUS</p>
<p style="position:absolute;top:276px;left:358px;white-space:nowrap" class="ft02">Module</p>
<p style="position:absolute;top:276px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, “IA32_MCi_STATUS&#160;MSRS.”</a></p>
<p style="position:absolute;top:299px;left:81px;white-space:nowrap" class="ft02">402H</p>
<p style="position:absolute;top:299px;left:137px;white-space:nowrap" class="ft02">1026</p>
<p style="position:absolute;top:299px;left:186px;white-space:nowrap" class="ft02">IA32_MC0_ADDR</p>
<p style="position:absolute;top:299px;left:358px;white-space:nowrap" class="ft02">Module</p>
<p style="position:absolute;top:299px;left:450px;white-space:nowrap" class="ft05">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, “IA32_MCi_ADDR MSRs.”<br/></a>The&#160;IA32_MC0_ADDR&#160;register&#160;is&#160;either&#160;not implemented or&#160;</p>
<p style="position:absolute;top:337px;left:450px;white-space:nowrap" class="ft02">contains&#160;no&#160;address if&#160;the ADDRV flag&#160;in the IA32_MC0_STATUS&#160;</p>
<p style="position:absolute;top:353px;left:450px;white-space:nowrap" class="ft05">register&#160;is&#160;clear.&#160;<br/>When&#160;not implemented&#160;in&#160;the&#160;processor,&#160;all reads and&#160;writes&#160;to&#160;this&#160;</p>
<p style="position:absolute;top:391px;left:450px;white-space:nowrap" class="ft02">MSR&#160;will cause a&#160;general-protection&#160;exception.</p>
<p style="position:absolute;top:415px;left:81px;white-space:nowrap" class="ft02">404H</p>
<p style="position:absolute;top:415px;left:137px;white-space:nowrap" class="ft02">1028</p>
<p style="position:absolute;top:415px;left:186px;white-space:nowrap" class="ft02">IA32_MC1_CTL</p>
<p style="position:absolute;top:415px;left:358px;white-space:nowrap" class="ft02">Module</p>
<p style="position:absolute;top:415px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a></p>
<p style="position:absolute;top:439px;left:81px;white-space:nowrap" class="ft02">405H</p>
<p style="position:absolute;top:439px;left:137px;white-space:nowrap" class="ft02">1029</p>
<p style="position:absolute;top:439px;left:186px;white-space:nowrap" class="ft02">IA32_MC1_STATUS</p>
<p style="position:absolute;top:439px;left:358px;white-space:nowrap" class="ft02">Module</p>
<p style="position:absolute;top:439px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, “IA32_MCi_STATUS&#160;MSRS.”</a></p>
<p style="position:absolute;top:463px;left:81px;white-space:nowrap" class="ft02">408H</p>
<p style="position:absolute;top:463px;left:137px;white-space:nowrap" class="ft02">1032</p>
<p style="position:absolute;top:463px;left:186px;white-space:nowrap" class="ft02">IA32_MC2_CTL</p>
<p style="position:absolute;top:463px;left:358px;white-space:nowrap" class="ft02">Module</p>
<p style="position:absolute;top:463px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a></p>
<p style="position:absolute;top:487px;left:81px;white-space:nowrap" class="ft02">409H</p>
<p style="position:absolute;top:487px;left:137px;white-space:nowrap" class="ft02">1033</p>
<p style="position:absolute;top:487px;left:186px;white-space:nowrap" class="ft02">IA32_MC2_STATUS</p>
<p style="position:absolute;top:487px;left:358px;white-space:nowrap" class="ft02">Module</p>
<p style="position:absolute;top:487px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, “IA32_MCi_STATUS&#160;MSRS.”</a></p>
<p style="position:absolute;top:511px;left:80px;white-space:nowrap" class="ft02">40AH</p>
<p style="position:absolute;top:511px;left:137px;white-space:nowrap" class="ft02">1034</p>
<p style="position:absolute;top:511px;left:186px;white-space:nowrap" class="ft02">IA32_MC2_ADDR</p>
<p style="position:absolute;top:511px;left:358px;white-space:nowrap" class="ft02">Module</p>
<p style="position:absolute;top:511px;left:450px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, “IA32_MCi_ADDR MSRs.”</a>&#160;<br/>The&#160;IA32_MC2_ADDR&#160;register&#160;is&#160;either&#160;not implemented or&#160;</p>
<p style="position:absolute;top:548px;left:450px;white-space:nowrap" class="ft02">contains&#160;no&#160;address if&#160;the ADDRV flag&#160;in the IA32_MC2_STATUS&#160;</p>
<p style="position:absolute;top:565px;left:450px;white-space:nowrap" class="ft04">register&#160;is&#160;clear.&#160;<br/>When&#160;not implemented&#160;in&#160;the&#160;processor,&#160;all reads and&#160;writes&#160;to&#160;this&#160;</p>
<p style="position:absolute;top:602px;left:450px;white-space:nowrap" class="ft02">MSR&#160;will cause a&#160;general-protection&#160;exception.</p>
<p style="position:absolute;top:627px;left:81px;white-space:nowrap" class="ft02">40CH</p>
<p style="position:absolute;top:627px;left:137px;white-space:nowrap" class="ft02">1036</p>
<p style="position:absolute;top:627px;left:186px;white-space:nowrap" class="ft02">IA32_MC3_CTL</p>
<p style="position:absolute;top:627px;left:358px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:627px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a></p>
<p style="position:absolute;top:651px;left:80px;white-space:nowrap" class="ft02">40DH</p>
<p style="position:absolute;top:651px;left:137px;white-space:nowrap" class="ft02">1037</p>
<p style="position:absolute;top:651px;left:186px;white-space:nowrap" class="ft02">IA32_MC3_STATUS</p>
<p style="position:absolute;top:651px;left:358px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:651px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, “IA32_MCi_STATUS&#160;MSRS.”</a></p>
<p style="position:absolute;top:674px;left:81px;white-space:nowrap" class="ft02">40EH</p>
<p style="position:absolute;top:674px;left:137px;white-space:nowrap" class="ft02">1038</p>
<p style="position:absolute;top:674px;left:186px;white-space:nowrap" class="ft02">IA32_MC3_ADDR</p>
<p style="position:absolute;top:674px;left:358px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:674px;left:450px;white-space:nowrap" class="ft05">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, “IA32_MCi_ADDR MSRs.”<br/></a>The&#160;MSR_MC3_ADDR&#160;register&#160;is&#160;either&#160;not implemented or&#160;</p>
<p style="position:absolute;top:712px;left:450px;white-space:nowrap" class="ft02">contains&#160;no&#160;address if&#160;the ADDRV&#160;flag&#160;in&#160;the&#160;MSR_MC3_STATUS&#160;</p>
<p style="position:absolute;top:728px;left:450px;white-space:nowrap" class="ft05">register&#160;is&#160;clear.&#160;<br/>When&#160;not implemented&#160;in&#160;the&#160;processor,&#160;all reads and&#160;writes&#160;to&#160;this&#160;</p>
<p style="position:absolute;top:766px;left:450px;white-space:nowrap" class="ft02">MSR&#160;will cause a&#160;general-protection&#160;exception.</p>
<p style="position:absolute;top:790px;left:81px;white-space:nowrap" class="ft02">410H</p>
<p style="position:absolute;top:790px;left:137px;white-space:nowrap" class="ft02">1040</p>
<p style="position:absolute;top:790px;left:186px;white-space:nowrap" class="ft02">IA32_MC4_CTL</p>
<p style="position:absolute;top:790px;left:358px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:790px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a></p>
<p style="position:absolute;top:814px;left:81px;white-space:nowrap" class="ft02">411H</p>
<p style="position:absolute;top:814px;left:137px;white-space:nowrap" class="ft02">1041</p>
<p style="position:absolute;top:814px;left:186px;white-space:nowrap" class="ft02">IA32_MC4_STATUS</p>
<p style="position:absolute;top:814px;left:358px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:814px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, “IA32_MCi_STATUS&#160;MSRS.”</a></p>
<p style="position:absolute;top:838px;left:81px;white-space:nowrap" class="ft02">412H</p>
<p style="position:absolute;top:838px;left:137px;white-space:nowrap" class="ft02">1042</p>
<p style="position:absolute;top:838px;left:186px;white-space:nowrap" class="ft02">IA32_MC4_ADDR</p>
<p style="position:absolute;top:838px;left:358px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:838px;left:450px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, “IA32_MCi_ADDR MSRs.”<br/></a>The&#160;MSR_MC4_ADDR&#160;register&#160;is&#160;either&#160;not implemented or&#160;</p>
<p style="position:absolute;top:876px;left:450px;white-space:nowrap" class="ft02">contains&#160;no&#160;address if&#160;the ADDRV&#160;flag&#160;in&#160;the&#160;MSR_MC4_STATUS&#160;</p>
<p style="position:absolute;top:892px;left:450px;white-space:nowrap" class="ft04">register&#160;is&#160;clear.&#160;<br/>When&#160;not implemented&#160;in&#160;the&#160;processor,&#160;all reads and&#160;writes&#160;to&#160;this&#160;</p>
<p style="position:absolute;top:930px;left:450px;white-space:nowrap" class="ft02">MSR&#160;will cause a&#160;general-protection&#160;exception.</p>
<p style="position:absolute;top:953px;left:81px;white-space:nowrap" class="ft02">414H</p>
<p style="position:absolute;top:953px;left:137px;white-space:nowrap" class="ft02">1044</p>
<p style="position:absolute;top:953px;left:186px;white-space:nowrap" class="ft02">IA32_MC5_CTL</p>
<p style="position:absolute;top:953px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:953px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a></p>
<p style="position:absolute;top:978px;left:81px;white-space:nowrap" class="ft02">415H</p>
<p style="position:absolute;top:978px;left:137px;white-space:nowrap" class="ft02">1045</p>
<p style="position:absolute;top:978px;left:186px;white-space:nowrap" class="ft02">IA32_MC5_STATUS</p>
<p style="position:absolute;top:978px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:978px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, “IA32_MCi_STATUS&#160;MSRS.”</a></p>
<p style="position:absolute;top:100px;left:87px;white-space:nowrap" class="ft03">Table 35-6. &#160;&#160;MSRs Common to&#160;the Silvermont&#160;Microarchitecture and&#160;Newer Microarchitectures for Intel Atom&#160;</p>
<p style="position:absolute;top:118px;left:416px;white-space:nowrap" class="ft03">Processors</p>
<p style="position:absolute;top:142px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:159px;left:221px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:142px;left:380px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:159px;left:595px;white-space:nowrap" class="ft02">Bit&#160;Description</p>
<p style="position:absolute;top:166px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:166px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
