# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../milestone 2/source/DSP_overpack_wrapper/rtl/DSP_overpack_wrapper.v" \
"../../../../Test_DSP.srcs/sim_1/new/TEST_DSP_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
