Efinity Synthesis report for project Bilinear_interpolation_prj
Version: 2023.2.307
Generated at: Oct 07, 2024 15:23:52
Copyright (C) 2013 - 2023  All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : data_in_uart_control_top

### ### File List (begin) ### ### ###
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation_RGB_top.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\uart_control_output_top.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTdevice\uart_receiver.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTdevice\integer_divider.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTdevice\uart_transfer.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTcontrol\uart_control.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\HDMIdatain\data_loader.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\rgb_biliner.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\data_in_uart_control_top.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTcontrol\uart_control_top.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\I2C_ADV7611_Config_640_480.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\ADV7611_I2C_Ctrl.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\I2C_ADV7611_Config_1920_1080.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v
D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v
### ### File List (end) ### ### ###

"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 90
Total number of FFs with enable signals: 1108
CE signal <ceg_net3>, number of controlling flip flops: 1
CE signal <ceg_net967>, number of controlling flip flops: 10
CE signal <ceg_net136>, number of controlling flip flops: 11
CE signal <ceg_net18>, number of controlling flip flops: 2
CE signal <ceg_net21>, number of controlling flip flops: 1
CE signal <ceg_net24>, number of controlling flip flops: 1
CE signal <~ceg_net27>, number of controlling flip flops: 1
CE signal <data_loader_u/n391>, number of controlling flip flops: 1
CE signal <ceg_net32>, number of controlling flip flops: 1
CE signal <data_loader_u/u_data_in_fifo/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 13
CE signal <data_loader_u/u_data_in_fifo/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 26
CE signal <rgb_biliner_u/red_interp/post_img_vsync_neg_c1_5>, number of controlling flip flops: 24
CE signal <sys_rst_n>, number of controlling flip flops: 6
CE signal <rgb_biliner_u/red_interp/rfd1>, number of controlling flip flops: 34
CE signal <ceg_net145>, number of controlling flip flops: 1
CE signal <rgb_biliner_u/red_interp/equal_164/n5>, number of controlling flip flops: 39
CE signal <ceg_net149>, number of controlling flip flops: 1
CE signal <rgb_biliner_u/red_interp/n4965>, number of controlling flip flops: 5
CE signal <ceg_net153>, number of controlling flip flops: 1
CE signal <rgb_biliner_u/red_interp/post_img_vsync_neg_c2>, number of controlling flip flops: 1
CE signal <rgb_biliner_u/red_interp/divide_clken>, number of controlling flip flops: 106
CE signal <rgb_biliner_u/red_interp/ux_divider_ip/u_divider/n932>, number of controlling flip flops: 24
CE signal <ceg_net156>, number of controlling flip flops: 1
CE signal <rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 14
CE signal <rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 28
CE signal <rgb_biliner_u/green_interp/post_img_vsync_neg_c1_5>, number of controlling flip flops: 24
CE signal <rgb_biliner_u/green_interp/rfd1>, number of controlling flip flops: 34
CE signal <ceg_net164>, number of controlling flip flops: 1
CE signal <rgb_biliner_u/green_interp/equal_164/n5>, number of controlling flip flops: 39
CE signal <ceg_net168>, number of controlling flip flops: 1
CE signal <rgb_biliner_u/green_interp/n4965>, number of controlling flip flops: 5
CE signal <ceg_net172>, number of controlling flip flops: 1
CE signal <rgb_biliner_u/green_interp/post_img_vsync_neg_c2>, number of controlling flip flops: 1
CE signal <rgb_biliner_u/green_interp/divide_clken>, number of controlling flip flops: 106
CE signal <rgb_biliner_u/green_interp/ux_divider_ip/u_divider/n932>, number of controlling flip flops: 24
CE signal <ceg_net175>, number of controlling flip flops: 1
CE signal <rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 14
CE signal <rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 28
CE signal <rgb_biliner_u/blue_interp/post_img_vsync_neg_c1_5>, number of controlling flip flops: 24
CE signal <rgb_biliner_u/blue_interp/rfd1>, number of controlling flip flops: 34
CE signal <ceg_net183>, number of controlling flip flops: 1
CE signal <rgb_biliner_u/red_interp/per_img_href_neg>, number of controlling flip flops: 11
CE signal <rgb_biliner_u/blue_interp/equal_164/n5>, number of controlling flip flops: 39
CE signal <ceg_net187>, number of controlling flip flops: 1
CE signal <rgb_biliner_u/blue_interp/n4965>, number of controlling flip flops: 5
CE signal <ceg_net191>, number of controlling flip flops: 1
CE signal <rgb_biliner_u/blue_interp/post_img_vsync_neg_c2>, number of controlling flip flops: 1
CE signal <rgb_biliner_u/blue_interp/divide_clken>, number of controlling flip flops: 106
CE signal <rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/n932>, number of controlling flip flops: 24
CE signal <ceg_net194>, number of controlling flip flops: 1
CE signal <rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 14
CE signal <rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 28
CE signal <u_i2c_timing_ctrl/i2c_transfer_en>, number of controlling flip flops: 5
CE signal <u_i2c_timing_ctrl/n628>, number of controlling flip flops: 8
CE signal <ceg_net1534>, number of controlling flip flops: 4
CE signal <u_i2c_timing_ctrl/LessThan_6/n30>, number of controlling flip flops: 15
CE signal <ceg_net423>, number of controlling flip flops: 5
CE signal <ceg_net1624>, number of controlling flip flops: 4
CE signal <ceg_net1616>, number of controlling flip flops: 6
CE signal <ceg_net1079>, number of controlling flip flops: 1
CE signal <u_uart_control_top/u_uart_receiver_0/n210>, number of controlling flip flops: 8
CE signal <ceg_net1117>, number of controlling flip flops: 1
CE signal <ceg_net1120>, number of controlling flip flops: 1
CE signal <ceg_net1123>, number of controlling flip flops: 1
CE signal <ceg_net1126>, number of controlling flip flops: 1
CE signal <ceg_net1129>, number of controlling flip flops: 1
CE signal <ceg_net1132>, number of controlling flip flops: 1
CE signal <ceg_net1135>, number of controlling flip flops: 1
CE signal <ceg_net422>, number of controlling flip flops: 5
CE signal <ceg_net1664>, number of controlling flip flops: 4
CE signal <ceg_net1656>, number of controlling flip flops: 6
CE signal <ceg_net1153>, number of controlling flip flops: 1
CE signal <u_uart_control_top/u_uart_receiver_1/n210>, number of controlling flip flops: 8
CE signal <ceg_net1191>, number of controlling flip flops: 1
CE signal <ceg_net1194>, number of controlling flip flops: 1
CE signal <ceg_net1197>, number of controlling flip flops: 1
CE signal <ceg_net1200>, number of controlling flip flops: 1
CE signal <ceg_net1203>, number of controlling flip flops: 1
CE signal <ceg_net1206>, number of controlling flip flops: 1
CE signal <ceg_net1209>, number of controlling flip flops: 1
CE signal <~u_uart_control_top/u_uart_control/equal_74/n7>, number of controlling flip flops: 24
CE signal <ceg_net1245>, number of controlling flip flops: 8
CE signal <ceg_net671>, number of controlling flip flops: 2
CE signal <ceg_net507>, number of controlling flip flops: 4
CE signal <~u_uart_control_top/u_uart_control/equal_23/n7>, number of controlling flip flops: 1
CE signal <u_uart_control_top/u_uart_control/n1704>, number of controlling flip flops: 1
CE signal <ceg_net1691>, number of controlling flip flops: 4
CE signal <ceg_net1408>, number of controlling flip flops: 20
CE signal <ceg_net1919>, number of controlling flip flops: 25
CE signal <ceg_net1892>, number of controlling flip flops: 3
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 29
Total number of FFs with set/reset signals: 1294
SR signal <sys_rst_n>, number of controlling flip flops: 536
SR signal <data_loader_u/u_data_in_fifo/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 53
SR signal <data_loader_u/u_data_in_fifo/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 41
SR signal <rgb_biliner_u/red_interp/ux_divider_ip/u_divider/n953>, number of controlling flip flops: 26
SR signal <rgb_biliner_u/red_interp/n5886>, number of controlling flip flops: 3
SR signal <rgb_biliner_u/red_interp/n4970>, number of controlling flip flops: 39
SR signal <rgb_biliner_u/red_interp/equal_184/n5>, number of controlling flip flops: 38
SR signal <rgb_biliner_u/red_interp/n3367>, number of controlling flip flops: 8
SR signal <rgb_biliner_u/red_interp/divide_clken>, number of controlling flip flops: 1
SR signal <rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 57
SR signal <rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 42
SR signal <rgb_biliner_u/green_interp/ux_divider_ip/u_divider/n953>, number of controlling flip flops: 26
SR signal <rgb_biliner_u/green_interp/n5886>, number of controlling flip flops: 3
SR signal <rgb_biliner_u/green_interp/n4970>, number of controlling flip flops: 39
SR signal <rgb_biliner_u/green_interp/equal_184/n5>, number of controlling flip flops: 38
SR signal <rgb_biliner_u/green_interp/n3367>, number of controlling flip flops: 8
SR signal <rgb_biliner_u/green_interp/divide_clken>, number of controlling flip flops: 1
SR signal <rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 57
SR signal <rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 42
SR signal <rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/n953>, number of controlling flip flops: 26
SR signal <rgb_biliner_u/red_interp/n4972>, number of controlling flip flops: 11
SR signal <rgb_biliner_u/red_interp/n554>, number of controlling flip flops: 11
SR signal <rgb_biliner_u/blue_interp/n5886>, number of controlling flip flops: 3
SR signal <rgb_biliner_u/blue_interp/n4970>, number of controlling flip flops: 39
SR signal <rgb_biliner_u/blue_interp/equal_184/n5>, number of controlling flip flops: 38
SR signal <rgb_biliner_u/blue_interp/n3367>, number of controlling flip flops: 8
SR signal <rgb_biliner_u/blue_interp/divide_clken>, number of controlling flip flops: 1
SR signal <rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 57
SR signal <rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 42
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Memory Trimming Report (begin) ### ### ### 
Memory instance 'rgb_biliner_u/red_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/red_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/red_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/red_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/red_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/red_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/red_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/red_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/red_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/red_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/red_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/red_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/red_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/red_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/red_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/red_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/green_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/green_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/green_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/green_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/green_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/green_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/green_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/green_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/green_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/green_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/green_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/green_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/green_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/green_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/green_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/green_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/blue_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/blue_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/blue_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/blue_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/blue_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/blue_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/blue_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/blue_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/blue_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/blue_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/blue_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/blue_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/blue_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/blue_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/blue_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'rgb_biliner_u/blue_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k' Port WDATAB disconnected because it is disabled.
Memory instance 'data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$12' WE[1] tied off to 0.
Memory instance 'data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2' WE[1] tied off to 0.
Memory instance 'data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12' WE[1] tied off to 0.
Memory instance 'data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12' WE[1] tied off to 0.
Memory instance 'data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12' WE[1] tied off to 0.
Memory instance 'data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12' WE[1] tied off to 0.
Memory instance 'data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12' WE[1] tied off to 0.
Memory instance 'data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12' WE[1] tied off to 0.
Memory instance 'data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12' WE[1] tied off to 0.
Memory instance 'data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12' WE[1] tied off to 0.
Memory instance 'data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12' WE[1] tied off to 0.
Memory instance 'data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$k1' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$j1' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$j1' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12' WE[1] tied off to 0.
Memory instance 'rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$j1' WE[1] tied off to 0.
### ### Memory Trimming Report (end) ### ### ### 

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" removed instance : rgb_biliner_u/red_interp/dff_39/i24
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" representative instance : rgb_biliner_u/red_interp/dff_39/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" removed instance : rgb_biliner_u/red_interp/dff_39/i23
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" representative instance : rgb_biliner_u/red_interp/dff_39/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" removed instance : rgb_biliner_u/red_interp/dff_39/i22
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" representative instance : rgb_biliner_u/red_interp/dff_39/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" removed instance : rgb_biliner_u/green_interp/i355_rst_0
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" removed instance : rgb_biliner_u/green_interp/i355_rst_1
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" removed instance : rgb_biliner_u/green_interp/i355_rst_2
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" removed instance : rgb_biliner_u/green_interp/i355_rst_3
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" removed instance : rgb_biliner_u/green_interp/i355_rst_4
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" removed instance : rgb_biliner_u/green_interp/i355_rst_5
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" removed instance : rgb_biliner_u/green_interp/i355_rst_6
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (228)" removed instance : rgb_biliner_u/green_interp/i66
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (228)" representative instance : rgb_biliner_u/red_interp/i66
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" removed instance : rgb_biliner_u/green_interp/dff_39/i24
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" representative instance : rgb_biliner_u/green_interp/dff_39/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" removed instance : rgb_biliner_u/green_interp/dff_39/i23
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" representative instance : rgb_biliner_u/green_interp/dff_39/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" removed instance : rgb_biliner_u/green_interp/dff_39/i22
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" representative instance : rgb_biliner_u/green_interp/dff_39/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" removed instance : rgb_biliner_u/blue_interp/i355_rst_0
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" removed instance : rgb_biliner_u/blue_interp/i355_rst_1
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" removed instance : rgb_biliner_u/blue_interp/i355_rst_2
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" removed instance : rgb_biliner_u/blue_interp/i355_rst_3
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" removed instance : rgb_biliner_u/blue_interp/i355_rst_4
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" removed instance : rgb_biliner_u/blue_interp/i355_rst_5
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" removed instance : rgb_biliner_u/blue_interp/i355_rst_6
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (228)" removed instance : rgb_biliner_u/blue_interp/i66
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (228)" representative instance : rgb_biliner_u/red_interp/i66
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" removed instance : rgb_biliner_u/blue_interp/dff_39/i24
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" representative instance : rgb_biliner_u/blue_interp/dff_39/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" removed instance : rgb_biliner_u/blue_interp/dff_39/i23
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" representative instance : rgb_biliner_u/blue_interp/dff_39/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" removed instance : rgb_biliner_u/blue_interp/dff_39/i22
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" representative instance : rgb_biliner_u/blue_interp/dff_39/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1066)" removed instance : rgb_biliner_u/red_interp/i367_rst_0
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1066)" removed instance : rgb_biliner_u/red_interp/i367_rst_1
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1066)" removed instance : rgb_biliner_u/red_interp/i367_rst_2
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1066)" removed instance : rgb_biliner_u/red_interp/i367_rst_3
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1066)" removed instance : rgb_biliner_u/red_interp/i367_rst_4
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1066)" removed instance : rgb_biliner_u/red_interp/i367_rst_5
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1066)" removed instance : rgb_biliner_u/red_interp/i367_rst_6
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (1038)" representative instance : rgb_biliner_u/red_interp/i355_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" removed instance : rgb_biliner_u/red_interp/dff_38/i26
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" representative instance : rgb_biliner_u/red_interp/dff_39/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" removed instance : rgb_biliner_u/red_interp/dff_38/i24
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" representative instance : rgb_biliner_u/red_interp/dff_39/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v (248)" removed instance : rgb_biliner_u/red_interp/ux_divider_ip/u_divider/i92
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v (248)" representative instance : rgb_biliner_u/red_interp/uy_divider_ip/u_divider/i92
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/red_interp/dff_269/i1
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/red_interp/dff_267/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/red_interp/dff_269/i2
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/red_interp/dff_267/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/red_interp/dff_269/i3
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/red_interp/dff_267/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/red_interp/dff_269/i4
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/red_interp/dff_267/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/red_interp/dff_269/i5
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/red_interp/dff_267/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/red_interp/dff_269/i6
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/red_interp/dff_267/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/red_interp/dff_269/i7
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/red_interp/dff_267/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/red_interp/dff_269/i8
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/red_interp/dff_267/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/red_interp/dff_269/i9
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/red_interp/dff_267/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/red_interp/dff_269/i10
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/red_interp/dff_267/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" removed instance : rgb_biliner_u/green_interp/dff_38/i26
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" representative instance : rgb_biliner_u/green_interp/dff_39/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" removed instance : rgb_biliner_u/green_interp/dff_38/i24
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" representative instance : rgb_biliner_u/green_interp/dff_39/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v (248)" removed instance : rgb_biliner_u/green_interp/ux_divider_ip/u_divider/i92
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v (248)" representative instance : rgb_biliner_u/green_interp/uy_divider_ip/u_divider/i92
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/green_interp/dff_269/i1
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/green_interp/dff_267/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/green_interp/dff_269/i2
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/green_interp/dff_267/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/green_interp/dff_269/i3
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/green_interp/dff_267/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/green_interp/dff_269/i4
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/green_interp/dff_267/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/green_interp/dff_269/i5
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/green_interp/dff_267/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/green_interp/dff_269/i6
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/green_interp/dff_267/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/green_interp/dff_269/i7
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/green_interp/dff_267/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/green_interp/dff_269/i8
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/green_interp/dff_267/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/green_interp/dff_269/i9
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/green_interp/dff_267/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/green_interp/dff_269/i10
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/green_interp/dff_267/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" removed instance : rgb_biliner_u/blue_interp/dff_38/i26
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" representative instance : rgb_biliner_u/blue_interp/dff_39/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" removed instance : rgb_biliner_u/blue_interp/dff_38/i24
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (138)" representative instance : rgb_biliner_u/blue_interp/dff_39/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v (248)" removed instance : rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/i92
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v (248)" representative instance : rgb_biliner_u/blue_interp/uy_divider_ip/u_divider/i92
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/blue_interp/dff_269/i1
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/blue_interp/dff_267/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/blue_interp/dff_269/i2
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/blue_interp/dff_267/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/blue_interp/dff_269/i3
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/blue_interp/dff_267/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/blue_interp/dff_269/i4
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/blue_interp/dff_267/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/blue_interp/dff_269/i5
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/blue_interp/dff_267/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/blue_interp/dff_269/i6
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/blue_interp/dff_267/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/blue_interp/dff_269/i7
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/blue_interp/dff_267/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/blue_interp/dff_269/i8
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/blue_interp/dff_267/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/blue_interp/dff_269/i9
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/blue_interp/dff_267/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/blue_interp/dff_269/i10
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/blue_interp/dff_267/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/red_interp/dff_270/i1
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/red_interp/dff_268/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/green_interp/dff_270/i1
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/green_interp/dff_268/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" removed instance : rgb_biliner_u/blue_interp/dff_270/i1
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v (800)" representative instance : rgb_biliner_u/blue_interp/dff_268/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\ADV7611_I2C_Ctrl.v (409)" removed instance : u_i2c_timing_ctrl/i2c_wdata[5]~FF_brt_26
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\ADV7611_I2C_Ctrl.v (409)" representative instance : u_i2c_timing_ctrl/i2c_wdata[6]~FF_brt_31
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\ADV7611_I2C_Ctrl.v (409)" removed instance : u_i2c_timing_ctrl/i2c_wdata[3]~FF_brt_20
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\ADV7611_I2C_Ctrl.v (409)" representative instance : u_i2c_timing_ctrl/i2c_wdata[6]~FF_brt_31
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\ADV7611_I2C_Ctrl.v (409)" removed instance : u_i2c_timing_ctrl/i2c_wdata[2]~FF_brt_15
@ "D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\ADV7611_I2C_Ctrl.v (409)" representative instance : u_i2c_timing_ctrl/i2c_wdata[6]~FF_brt_31
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[0](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[0](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[26](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[24](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[22](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[21](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[20](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[19](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[18](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[17](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[16](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[15](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[14](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[13](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[12](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[11](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[10](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[9](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[8](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[7](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[6](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[5](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[4](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[3](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[2](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp1_c2[1](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[1](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[2](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[3](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[4](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[5](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[6](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[7](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[8](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[9](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[10](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[11](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[12](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[13](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[14](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[15](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[16](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[17](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[18](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[19](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[20](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[25](=0)
FF Output: rgb_biliner_u/red_interp/multi_tmp2_c2[26](=0)
FF Output: rgb_biliner_u/red_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[12](=0)
FF Output: rgb_biliner_u/red_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[13](=0)
FF Output: rgb_biliner_u/red_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[14](=0)
FF Output: rgb_biliner_u/red_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[15](=0)
FF Output: rgb_biliner_u/red_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[16](=0)
FF Output: rgb_biliner_u/red_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[17](=0)
FF Output: rgb_biliner_u/red_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[18](=0)
FF Output: rgb_biliner_u/red_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[19](=0)
FF Output: rgb_biliner_u/red_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[20](=0)
FF Output: rgb_biliner_u/red_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[21](=0)
FF Output: rgb_biliner_u/red_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[22](=0)
FF Output: rgb_biliner_u/red_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[23](=0)
FF Output: rgb_biliner_u/red_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[24](=0)
FF Output: rgb_biliner_u/red_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[25](=0)
FF Output: rgb_biliner_u/red_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[26](=0)
FF Output: rgb_biliner_u/red_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[12](=0)
FF Output: rgb_biliner_u/red_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[13](=0)
FF Output: rgb_biliner_u/red_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[14](=0)
FF Output: rgb_biliner_u/red_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[15](=0)
FF Output: rgb_biliner_u/red_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[16](=0)
FF Output: rgb_biliner_u/red_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[17](=0)
FF Output: rgb_biliner_u/red_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[18](=0)
FF Output: rgb_biliner_u/red_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[19](=0)
FF Output: rgb_biliner_u/red_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[20](=0)
FF Output: rgb_biliner_u/red_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[21](=0)
FF Output: rgb_biliner_u/red_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[22](=0)
FF Output: rgb_biliner_u/red_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[23](=0)
FF Output: rgb_biliner_u/red_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[24](=0)
FF Output: rgb_biliner_u/red_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[25](=0)
FF Output: rgb_biliner_u/red_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[26](=0)
FF Output: rgb_biliner_u/red_interp/x_int_c1[10](=0)
FF Output: rgb_biliner_u/red_interp/y_int_c1[10](=0)
FF Output: rgb_biliner_u/red_interp/x_fra_c1[16](=0)
FF Output: rgb_biliner_u/red_interp/y_fra_c1[16](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[0](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[0](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[26](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[24](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[22](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[21](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[20](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[19](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[18](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[17](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[16](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[15](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[14](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[13](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[12](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[11](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[10](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[9](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[8](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[7](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[6](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[5](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[4](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[3](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[2](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp1_c2[1](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[1](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[2](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[3](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[4](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[5](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[6](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[7](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[8](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[9](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[10](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[11](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[12](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[13](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[14](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[15](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[16](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[17](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[18](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[19](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[20](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[25](=0)
FF Output: rgb_biliner_u/green_interp/multi_tmp2_c2[26](=0)
FF Output: rgb_biliner_u/green_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[12](=0)
FF Output: rgb_biliner_u/green_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[13](=0)
FF Output: rgb_biliner_u/green_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[14](=0)
FF Output: rgb_biliner_u/green_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[15](=0)
FF Output: rgb_biliner_u/green_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[16](=0)
FF Output: rgb_biliner_u/green_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[17](=0)
FF Output: rgb_biliner_u/green_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[18](=0)
FF Output: rgb_biliner_u/green_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[19](=0)
FF Output: rgb_biliner_u/green_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[20](=0)
FF Output: rgb_biliner_u/green_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[21](=0)
FF Output: rgb_biliner_u/green_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[22](=0)
FF Output: rgb_biliner_u/green_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[23](=0)
FF Output: rgb_biliner_u/green_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[24](=0)
FF Output: rgb_biliner_u/green_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[25](=0)
FF Output: rgb_biliner_u/green_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[26](=0)
FF Output: rgb_biliner_u/green_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[12](=0)
FF Output: rgb_biliner_u/green_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[13](=0)
FF Output: rgb_biliner_u/green_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[14](=0)
FF Output: rgb_biliner_u/green_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[15](=0)
FF Output: rgb_biliner_u/green_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[16](=0)
FF Output: rgb_biliner_u/green_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[17](=0)
FF Output: rgb_biliner_u/green_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[18](=0)
FF Output: rgb_biliner_u/green_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[19](=0)
FF Output: rgb_biliner_u/green_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[20](=0)
FF Output: rgb_biliner_u/green_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[21](=0)
FF Output: rgb_biliner_u/green_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[22](=0)
FF Output: rgb_biliner_u/green_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[23](=0)
FF Output: rgb_biliner_u/green_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[24](=0)
FF Output: rgb_biliner_u/green_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[25](=0)
FF Output: rgb_biliner_u/green_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[26](=0)
FF Output: rgb_biliner_u/green_interp/x_int_c1[10](=0)
FF Output: rgb_biliner_u/green_interp/y_int_c1[10](=0)
FF Output: rgb_biliner_u/green_interp/x_fra_c1[16](=0)
FF Output: rgb_biliner_u/green_interp/y_fra_c1[16](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[0](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[0](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[26](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[24](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[22](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[21](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[20](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[19](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[18](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[17](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[16](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[15](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[14](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[13](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[12](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[11](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[10](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[9](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[8](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[7](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[6](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[5](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[4](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[3](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[2](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp1_c2[1](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[1](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[2](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[3](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[4](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[5](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[6](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[7](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[8](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[9](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[10](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[11](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[12](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[13](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[14](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[15](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[16](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[17](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[18](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[19](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[20](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[25](=0)
FF Output: rgb_biliner_u/blue_interp/multi_tmp2_c2[26](=0)
FF Output: rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[12](=0)
FF Output: rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[13](=0)
FF Output: rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[14](=0)
FF Output: rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[15](=0)
FF Output: rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[16](=0)
FF Output: rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[17](=0)
FF Output: rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[18](=0)
FF Output: rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[19](=0)
FF Output: rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[20](=0)
FF Output: rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[21](=0)
FF Output: rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[22](=0)
FF Output: rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[23](=0)
FF Output: rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[24](=0)
FF Output: rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[25](=0)
FF Output: rgb_biliner_u/blue_interp/ux_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[26](=0)
FF Output: rgb_biliner_u/blue_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[12](=0)
FF Output: rgb_biliner_u/blue_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[13](=0)
FF Output: rgb_biliner_u/blue_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[14](=0)
FF Output: rgb_biliner_u/blue_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[15](=0)
FF Output: rgb_biliner_u/blue_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[16](=0)
FF Output: rgb_biliner_u/blue_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[17](=0)
FF Output: rgb_biliner_u/blue_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[18](=0)
FF Output: rgb_biliner_u/blue_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[19](=0)
FF Output: rgb_biliner_u/blue_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[20](=0)
FF Output: rgb_biliner_u/blue_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[21](=0)
FF Output: rgb_biliner_u/blue_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[22](=0)
FF Output: rgb_biliner_u/blue_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[23](=0)
FF Output: rgb_biliner_u/blue_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[24](=0)
FF Output: rgb_biliner_u/blue_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[25](=0)
FF Output: rgb_biliner_u/blue_interp/uy_divider_ip/u_divider/genblk1.non_pipeline.denom_reg[26](=0)
FF Output: rgb_biliner_u/blue_interp/x_int_c1[10](=0)
FF Output: rgb_biliner_u/blue_interp/y_int_c1[10](=0)
FF Output: rgb_biliner_u/blue_interp/x_fra_c1[16](=0)
FF Output: rgb_biliner_u/blue_interp/y_fra_c1[16](=0)
FF Output: post_img_data[24](=0)
FF Output: post_img_data[25](=0)
FF Output: post_img_data[26](=0)
FF Output: post_img_data[27](=0)
FF Output: post_img_data[28](=0)
FF Output: post_img_data[29](=0)
FF Output: post_img_data[30](=0)
FF Output: post_img_data[31](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[12](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[13](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[14](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[15](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[16](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[17](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[18](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[19](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[20](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[21](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[22](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[23](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[24](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[25](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[26](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[27](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[28](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[29](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[30](=0)
FF Output: u_uart_control_top/u_uart_control/temp_x_pix[31](=0)
FF instance: data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk1.init_set~FF(unreachable)
FF instance: rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk1.init_set~FF(unreachable)
FF instance: rgb_biliner_u/red_interp/x_dec[26]~FF(unreachable)
FF instance: rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk1.init_set~FF(unreachable)
FF instance: rgb_biliner_u/green_interp/x_dec[26]~FF(unreachable)
FF instance: rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk1.init_set~FF(unreachable)
FF instance: rgb_biliner_u/blue_interp/x_dec[26]~FF(unreachable)
FF instance: u_i2c_timing_ctrl/i2c_capture_en~FF(unreachable)
FF instance: u_i2c_timing_ctrl/i2c_ack2~FF(unreachable)
FF instance: u_i2c_timing_ctrl/i2c_ack1~FF(unreachable)
FF instance: u_i2c_timing_ctrl/i2c_ack~FF(unreachable)
FF instance: u_i2c_timing_ctrl/i2c_ack3~FF_brt_7(unreachable)
FF instance: u_i2c_timing_ctrl/i2c_ack3~FF_brt_6(unreachable)
FF instance: u_i2c_timing_ctrl/i2c_ack3~FF_brt_5(unreachable)
FF instance: u_i2c_timing_ctrl/i2c_ack3~FF_brt_4(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        SRLs        ADDs        LUTs    COMB4s      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----        ----      ----      ---- ---------
data_in_uart_control_top:data_in_uart_control_top                3199(0)      114(0)     1430(0)     2339(0)      0(0)     93(0)     37(0)
 +data_loader_u:data_loader                                      134(35)       26(0)      88(19)     136(52)      0(0)     12(0)      0(0)
  +u_data_in_fifo:data_in_fifo                                     99(0)       26(0)       69(0)       84(0)      0(0)     12(0)      0(0)
   +u_efx_fifo_top:efx_fifo_top_ac9a970141f64bf9914e9a48d...       99(4)       26(0)       69(0)       84(0)      0(0)     12(0)      0(0)
    +xefx_fifo_ram:efx_fifo_ram_ac9a970141f64bf9914e9a48d...        1(1)        0(0)        4(4)        0(0)      0(0)    12(12)      0(0)
    +xefx_fifo_ctl:efx_fifo_ctl_ac9a970141f64bf9914e9a48d...      94(94)       26(0)      65(65)      84(36)      0(0)      0(0)      0(0)
     +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_ac9a97014...        0(0)        0(0)        0(0)      12(12)      0(0)      0(0)      0(0)
     +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_ac9a9701...        0(0)      13(13)        0(0)        0(0)      0(0)      0(0)      0(0)
     +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_ac9a97014...        0(0)        0(0)        0(0)       12(1)      0(0)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_ac9a9...        0(0)        0(0)        0(0)       11(1)      0(0)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_ac9a...        0(0)        0(0)        0(0)       10(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_ac9...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_ac...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_a...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
                +genblk1.genblk1.u_gray2bin:efx_fifo_gray...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
     +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_ac9a970141...        0(0)        0(0)        0(0)      12(12)      0(0)      0(0)      0(0)
     +genblk7.wr2rd_addr_sync:efx_fifo_datasync_ac9a97014...        0(0)      13(13)        0(0)        0(0)      0(0)      0(0)      0(0)
     +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_ac9a970141...        0(0)        0(0)        0(0)       12(1)      0(0)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_ac9a9...        0(0)        0(0)        0(0)       11(1)      0(0)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_ac9a...        0(0)        0(0)        0(0)       10(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_ac9...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_ac...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_a...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
                +genblk1.genblk1.u_gray2bin:efx_fifo_gray...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
 +rgb_biliner_u:rgb_biliner                                     2838(26)       88(0)     1280(0)     1516(0)      0(0)     81(0)     36(0)
  +red_interp:bilinear_interpolation                            924(663)       30(2)    420(264)    499(252)      0(0)     27(0)    12(12)
   +ux_divider_ip:divider_ip                                       92(0)        0(0)       57(0)       81(0)      0(0)      0(0)      0(0)
    +u_divider:divider_9537ff6f30ef403b9e2edbf97aa62a86(W...      92(92)        0(0)      57(57)      81(81)      0(0)      0(0)      0(0)
   +uy_divider_ip:divider_ip                                       66(0)        0(0)       57(0)       78(0)      0(0)      0(0)      0(0)
    +u_divider:divider_9537ff6f30ef403b9e2edbf97aa62a86(W...      66(66)        0(0)      57(57)      78(78)      0(0)      0(0)      0(0)
   +u1_my_bram_ip:my_bram_ip                                        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
    +u_efx_bram:efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
     +genblk1.tdpram_inst:efx_true_dual_port_ram_f656f5de...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
      +brams:dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29b...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
       +scan_row.row[0].column[0].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[1].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[2].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[3].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
   +u2_my_bram_ip:my_bram_ip                                        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
    +u_efx_bram:efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
     +genblk1.tdpram_inst:efx_true_dual_port_ram_f656f5de...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
      +brams:dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29b...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
       +scan_row.row[0].column[0].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[1].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[2].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[3].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
   +u3_my_bram_ip:my_bram_ip                                        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
    +u_efx_bram:efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
     +genblk1.tdpram_inst:efx_true_dual_port_ram_f656f5de...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
      +brams:dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29b...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
       +scan_row.row[0].column[0].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[1].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[2].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[3].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
   +u4_my_bram_ip:my_bram_ip                                        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
    +u_efx_bram:efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
     +genblk1.tdpram_inst:efx_true_dual_port_ram_f656f5de...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
      +brams:dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29b...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
       +scan_row.row[0].column[0].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[1].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[2].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[3].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
   +u_asyn_fifo:asyn_fifo                                         103(0)       28(0)       42(0)       88(0)      0(0)     11(0)      0(0)
    +u_efx_fifo_top:efx_fifo_top_af32f278b05841e694433ae2...      103(4)       28(0)       42(0)       88(0)      0(0)     11(0)      0(0)
     +xefx_fifo_ram:efx_fifo_ram_af32f278b05841e694433ae2...        0(0)        0(0)        0(0)        5(5)      0(0)    11(11)      0(0)
     +xefx_fifo_ctl:efx_fifo_ctl_af32f278b05841e694433ae2...      99(99)       28(0)      42(42)      83(31)      0(0)      0(0)      0(0)
      +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_af32f278...        0(0)        0(0)        0(0)      13(13)      0(0)      0(0)      0(0)
      +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_af32f27...        0(0)      14(14)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_af32f278...        0(0)        0(0)        0(0)       13(1)      0(0)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af32...        0(0)        0(0)        0(0)       12(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af3...        0(0)        0(0)        0(0)       11(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af...        0(0)        0(0)        0(0)       10(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_a...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
                +genblk1.genblk1.u_gray2bin:efx_fifo_gray...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
                 +genblk1.genblk1.u_gray2bin:efx_fifo_gra...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
                  +genblk1.genblk1.u_gray2bin:efx_fifo_gr...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
      +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_af32f278b...        0(0)        0(0)        0(0)      13(13)      0(0)      0(0)      0(0)
      +genblk7.wr2rd_addr_sync:efx_fifo_datasync_af32f278...        0(0)      14(14)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_af32f278b...        0(0)        0(0)        0(0)       13(1)      0(0)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af32...        0(0)        0(0)        0(0)       12(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af3...        0(0)        0(0)        0(0)       11(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af...        0(0)        0(0)        0(0)       10(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_a...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
                +genblk1.genblk1.u_gray2bin:efx_fifo_gray...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
                 +genblk1.genblk1.u_gray2bin:efx_fifo_gra...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
                  +genblk1.genblk1.u_gray2bin:efx_fifo_gr...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
  +green_interp:bilinear_interpolation                          920(659)       29(1)    420(264)    502(253)      0(0)     27(0)    12(12)
   +ux_divider_ip:divider_ip                                       92(0)        0(0)       57(0)       78(0)      0(0)      0(0)      0(0)
    +u_divider:divider_9537ff6f30ef403b9e2edbf97aa62a86(W...      92(92)        0(0)      57(57)      78(78)      0(0)      0(0)      0(0)
   +uy_divider_ip:divider_ip                                       66(0)        0(0)       57(0)       77(0)      0(0)      0(0)      0(0)
    +u_divider:divider_9537ff6f30ef403b9e2edbf97aa62a86(W...      66(66)        0(0)      57(57)      77(77)      0(0)      0(0)      0(0)
   +u1_my_bram_ip:my_bram_ip                                        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
    +u_efx_bram:efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
     +genblk1.tdpram_inst:efx_true_dual_port_ram_f656f5de...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
      +brams:dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29b...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
       +scan_row.row[0].column[0].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[1].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[2].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[3].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
   +u2_my_bram_ip:my_bram_ip                                        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
    +u_efx_bram:efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
     +genblk1.tdpram_inst:efx_true_dual_port_ram_f656f5de...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
      +brams:dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29b...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
       +scan_row.row[0].column[0].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[1].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[2].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[3].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
   +u3_my_bram_ip:my_bram_ip                                        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
    +u_efx_bram:efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
     +genblk1.tdpram_inst:efx_true_dual_port_ram_f656f5de...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
      +brams:dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29b...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
       +scan_row.row[0].column[0].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[1].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[2].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[3].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
   +u4_my_bram_ip:my_bram_ip                                        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
    +u_efx_bram:efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
     +genblk1.tdpram_inst:efx_true_dual_port_ram_f656f5de...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
      +brams:dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29b...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
       +scan_row.row[0].column[0].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[1].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[2].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[3].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
   +u_asyn_fifo:asyn_fifo                                         103(0)       28(0)       42(0)       94(0)      0(0)     11(0)      0(0)
    +u_efx_fifo_top:efx_fifo_top_af32f278b05841e694433ae2...      103(4)       28(0)       42(0)       94(0)      0(0)     11(0)      0(0)
     +xefx_fifo_ram:efx_fifo_ram_af32f278b05841e694433ae2...        0(0)        0(0)        0(0)        9(9)      0(0)    11(11)      0(0)
     +xefx_fifo_ctl:efx_fifo_ctl_af32f278b05841e694433ae2...      99(99)       28(0)      42(42)      85(33)      0(0)      0(0)      0(0)
      +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_af32f278...        0(0)        0(0)        0(0)      13(13)      0(0)      0(0)      0(0)
      +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_af32f27...        0(0)      14(14)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_af32f278...        0(0)        0(0)        0(0)       13(1)      0(0)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af32...        0(0)        0(0)        0(0)       12(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af3...        0(0)        0(0)        0(0)       11(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af...        0(0)        0(0)        0(0)       10(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_a...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
                +genblk1.genblk1.u_gray2bin:efx_fifo_gray...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
                 +genblk1.genblk1.u_gray2bin:efx_fifo_gra...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
                  +genblk1.genblk1.u_gray2bin:efx_fifo_gr...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
      +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_af32f278b...        0(0)        0(0)        0(0)      13(13)      0(0)      0(0)      0(0)
      +genblk7.wr2rd_addr_sync:efx_fifo_datasync_af32f278...        0(0)      14(14)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_af32f278b...        0(0)        0(0)        0(0)       13(1)      0(0)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af32...        0(0)        0(0)        0(0)       12(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af3...        0(0)        0(0)        0(0)       11(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af...        0(0)        0(0)        0(0)       10(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_a...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
                +genblk1.genblk1.u_gray2bin:efx_fifo_gray...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
                 +genblk1.genblk1.u_gray2bin:efx_fifo_gra...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
                  +genblk1.genblk1.u_gray2bin:efx_fifo_gr...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
  +blue_interp:bilinear_interpolation                           968(707)       29(1)    440(284)    515(265)      0(0)     27(0)    12(12)
   +ux_divider_ip:divider_ip                                       92(0)        0(0)       57(0)       81(0)      0(0)      0(0)      0(0)
    +u_divider:divider_9537ff6f30ef403b9e2edbf97aa62a86(W...      92(92)        0(0)      57(57)      81(81)      0(0)      0(0)      0(0)
   +uy_divider_ip:divider_ip                                       66(0)        0(0)       57(0)       78(0)      0(0)      0(0)      0(0)
    +u_divider:divider_9537ff6f30ef403b9e2edbf97aa62a86(W...      66(66)        0(0)      57(57)      78(78)      0(0)      0(0)      0(0)
   +u1_my_bram_ip:my_bram_ip                                        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
    +u_efx_bram:efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
     +genblk1.tdpram_inst:efx_true_dual_port_ram_f656f5de...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
      +brams:dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29b...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
       +scan_row.row[0].column[0].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[1].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[2].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[3].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
   +u2_my_bram_ip:my_bram_ip                                        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
    +u_efx_bram:efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
     +genblk1.tdpram_inst:efx_true_dual_port_ram_f656f5de...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
      +brams:dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29b...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
       +scan_row.row[0].column[0].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[1].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[2].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[3].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
   +u3_my_bram_ip:my_bram_ip                                        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
    +u_efx_bram:efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
     +genblk1.tdpram_inst:efx_true_dual_port_ram_f656f5de...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
      +brams:dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29b...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
       +scan_row.row[0].column[0].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[1].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[2].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[3].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
   +u4_my_bram_ip:my_bram_ip                                        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
    +u_efx_bram:efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
     +genblk1.tdpram_inst:efx_true_dual_port_ram_f656f5de...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
      +brams:dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29b...        0(0)        0(0)        0(0)        0(0)      0(0)      4(0)      0(0)
       +scan_row.row[0].column[0].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[1].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[2].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
       +scan_row.row[0].column[3].bram:dpbram_primitive_f...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
   +u_asyn_fifo:asyn_fifo                                         103(0)       28(0)       42(0)       91(0)      0(0)     11(0)      0(0)
    +u_efx_fifo_top:efx_fifo_top_af32f278b05841e694433ae2...      103(4)       28(0)       42(0)       91(0)      0(0)     11(0)      0(0)
     +xefx_fifo_ram:efx_fifo_ram_af32f278b05841e694433ae2...        0(0)        0(0)        0(0)        8(8)      0(0)    11(11)      0(0)
     +xefx_fifo_ctl:efx_fifo_ctl_af32f278b05841e694433ae2...      99(99)       28(0)      42(42)      83(31)      0(0)      0(0)      0(0)
      +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_af32f278...        0(0)        0(0)        0(0)      13(13)      0(0)      0(0)      0(0)
      +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_af32f27...        0(0)      14(14)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_af32f278...        0(0)        0(0)        0(0)       13(1)      0(0)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af32...        0(0)        0(0)        0(0)       12(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af3...        0(0)        0(0)        0(0)       11(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af...        0(0)        0(0)        0(0)       10(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_a...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
                +genblk1.genblk1.u_gray2bin:efx_fifo_gray...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
                 +genblk1.genblk1.u_gray2bin:efx_fifo_gra...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
                  +genblk1.genblk1.u_gray2bin:efx_fifo_gr...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
      +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_af32f278b...        0(0)        0(0)        0(0)      13(13)      0(0)      0(0)      0(0)
      +genblk7.wr2rd_addr_sync:efx_fifo_datasync_af32f278...        0(0)      14(14)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_af32f278b...        0(0)        0(0)        0(0)       13(1)      0(0)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af32...        0(0)        0(0)        0(0)       12(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af3...        0(0)        0(0)        0(0)       11(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_af...        0(0)        0(0)        0(0)       10(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_a...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
                +genblk1.genblk1.u_gray2bin:efx_fifo_gray...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
                 +genblk1.genblk1.u_gray2bin:efx_fifo_gra...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
                  +genblk1.genblk1.u_gray2bin:efx_fifo_gr...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
 +u_i2c_timing_ctrl:i2c_timing_ctrl(CLK_FREQ=24000000,I2C...      71(71)        0(0)      29(29)    423(423)      0(0)      0(0)      0(0)
 +u_uart_control_top:uart_control_top                            156(11)        0(0)       33(0)     264(18)      0(0)      0(0)      1(0)
  +u_integer_devider:integer_divider(DEVIDE_CNT=52)                 6(6)        0(0)        5(5)      10(10)      0(0)      0(0)      0(0)
  +u_uart_receiver_0:uart_receiver                                28(28)        0(0)        0(0)      39(39)      0(0)      0(0)      0(0)
  +u_uart_receiver_1:uart_receiver                                28(28)        0(0)        0(0)      40(40)      0(0)      0(0)      0(0)
  +u_uart_control:uart_control                                    64(64)        0(0)      28(28)    118(118)      0(0)      0(0)      1(1)
  +u_uart_transfer_1:uart_transfer                                  9(9)        0(0)        0(0)      19(19)      0(0)      0(0)      0(0)
  +u_uart_transfer_0:uart_transfer                                10(10)        0(0)        0(0)      20(20)      0(0)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

           Clock     Flip-Flops     Shift-Regs   Memory Ports    Multipliers
           -----     ----------     ----------   ------------    -----------
  biliner_clk_in            288             55             45              0
  hdmi_pix_clk_i             43             13             12              0
 biliner_clk_out           2641             46             33              0
     sys_clk_24M             71              0              0              0
     sys_clk_96M            156              0              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### Memory Mapping Report (begin) ### ### ###

### ### Memory Mapping Report (end) ### ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Titanium
device : Ti60F225
project : Bilinear_interpolation_prj
project-xml : D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/Bilinear_interpolation_prj.xml
root : data_in_uart_control_top
I,include : D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj
I,include : D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/ip/asyn_fifo
I,include : D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/ip/my_bram_ip
I,include : D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/ip/divider_ip
I,include : D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/ip/data_in_fifo
I,include : ip/data_in_fifo
output-dir : D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow
work-dir : D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/work_syn
write-efx-verilog : D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow/Bilinear_interpolation_prj.map.v
binary-db : D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow/Bilinear_interpolation_prj.vdb
insert-ios : 0
insert-gclk : 0
max-carry-cascade : 320
max-dsp-cascade : 16
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008
num_srl : -1

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	36
OUTPUT PORTS    : 	40

EFX_ADD         : 	1430
EFX_LUT4        : 	2339
   1-2  Inputs  : 	622
   3    Inputs  : 	722
   4    Inputs  : 	995
EFX_DSP48       : 	37
EFX_FF          : 	3199
EFX_SRL8        : 	114
EFX_RAM10       : 	45
EFX_DPRAM10     : 	48
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 67s
Elapsed synthesis time : 69s
