Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec  8 15:41:28 2023
| Host         : DESKTOP-CPLDPO1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Autonomous_Car_Top_timing_summary_routed.rpt -pb Autonomous_Car_Top_timing_summary_routed.pb -rpx Autonomous_Car_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Autonomous_Car_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: fnd_cntr/clk_1ms_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_L/usec_clk/edg/cp_in_cur_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_L/usec_clk/edg/cp_in_old_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_M/usec_clk/edg/cp_in_cur_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_M/usec_clk/edg/cp_in_old_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_R/usec_clk/edg/cp_in_cur_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_R/usec_clk/edg/cp_in_old_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.369        0.000                      0                  619        0.073        0.000                      0                  619        4.500        0.000                       0                   425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.369        0.000                      0                  619        0.073        0.000                      0                  619        4.500        0.000                       0                   425  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 ultra_car_R/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_R/next_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.361ns  (logic 0.896ns (26.656%)  route 2.465ns (73.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 10.076 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.555    10.076    ultra_car_R/clk
    SLICE_X54Y87         FDCE                                         r  ultra_car_R/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.524    10.600 r  ultra_car_R/count_usec_reg[9]/Q
                         net (fo=4, routed)           1.136    11.735    ultra_car_R/count_usec_reg[9]
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.859 r  ultra_car_R/next_state[3]_i_5__1/O
                         net (fo=1, routed)           0.437    12.297    ultra_car_R/next_state[3]_i_5__1_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I0_O)        0.124    12.421 r  ultra_car_R/next_state[3]_i_3__1/O
                         net (fo=2, routed)           0.562    12.982    ultra_car_R/next_state[3]_i_3__1_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.106 r  ultra_car_R/next_state[3]_i_1__1/O
                         net (fo=4, routed)           0.331    13.437    ultra_car_R/next_state[3]_i_1__1_n_0
    SLICE_X55Y82         FDCE                                         r  ultra_car_R/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.434    14.775    ultra_car_R/clk
    SLICE_X55Y82         FDCE                                         r  ultra_car_R/next_state_reg[0]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X55Y82         FDCE (Setup_fdce_C_CE)      -0.205    14.807    ultra_car_R/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 ultra_car_R/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_R/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.361ns  (logic 0.896ns (26.656%)  route 2.465ns (73.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 10.076 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.555    10.076    ultra_car_R/clk
    SLICE_X54Y87         FDCE                                         r  ultra_car_R/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.524    10.600 r  ultra_car_R/count_usec_reg[9]/Q
                         net (fo=4, routed)           1.136    11.735    ultra_car_R/count_usec_reg[9]
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.859 r  ultra_car_R/next_state[3]_i_5__1/O
                         net (fo=1, routed)           0.437    12.297    ultra_car_R/next_state[3]_i_5__1_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I0_O)        0.124    12.421 r  ultra_car_R/next_state[3]_i_3__1/O
                         net (fo=2, routed)           0.562    12.982    ultra_car_R/next_state[3]_i_3__1_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.106 r  ultra_car_R/next_state[3]_i_1__1/O
                         net (fo=4, routed)           0.331    13.437    ultra_car_R/next_state[3]_i_1__1_n_0
    SLICE_X55Y82         FDCE                                         r  ultra_car_R/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.434    14.775    ultra_car_R/clk
    SLICE_X55Y82         FDCE                                         r  ultra_car_R/next_state_reg[1]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X55Y82         FDCE (Setup_fdce_C_CE)      -0.205    14.807    ultra_car_R/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 ultra_car_R/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_R/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.361ns  (logic 0.896ns (26.656%)  route 2.465ns (73.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 10.076 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.555    10.076    ultra_car_R/clk
    SLICE_X54Y87         FDCE                                         r  ultra_car_R/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.524    10.600 r  ultra_car_R/count_usec_reg[9]/Q
                         net (fo=4, routed)           1.136    11.735    ultra_car_R/count_usec_reg[9]
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.859 r  ultra_car_R/next_state[3]_i_5__1/O
                         net (fo=1, routed)           0.437    12.297    ultra_car_R/next_state[3]_i_5__1_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I0_O)        0.124    12.421 r  ultra_car_R/next_state[3]_i_3__1/O
                         net (fo=2, routed)           0.562    12.982    ultra_car_R/next_state[3]_i_3__1_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.106 r  ultra_car_R/next_state[3]_i_1__1/O
                         net (fo=4, routed)           0.331    13.437    ultra_car_R/next_state[3]_i_1__1_n_0
    SLICE_X55Y82         FDCE                                         r  ultra_car_R/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.434    14.775    ultra_car_R/clk
    SLICE_X55Y82         FDCE                                         r  ultra_car_R/next_state_reg[2]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X55Y82         FDCE (Setup_fdce_C_CE)      -0.205    14.807    ultra_car_R/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 ultra_car_R/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_R/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.361ns  (logic 0.896ns (26.656%)  route 2.465ns (73.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 10.076 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.555    10.076    ultra_car_R/clk
    SLICE_X54Y87         FDCE                                         r  ultra_car_R/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.524    10.600 r  ultra_car_R/count_usec_reg[9]/Q
                         net (fo=4, routed)           1.136    11.735    ultra_car_R/count_usec_reg[9]
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.859 r  ultra_car_R/next_state[3]_i_5__1/O
                         net (fo=1, routed)           0.437    12.297    ultra_car_R/next_state[3]_i_5__1_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I0_O)        0.124    12.421 r  ultra_car_R/next_state[3]_i_3__1/O
                         net (fo=2, routed)           0.562    12.982    ultra_car_R/next_state[3]_i_3__1_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.106 r  ultra_car_R/next_state[3]_i_1__1/O
                         net (fo=4, routed)           0.331    13.437    ultra_car_R/next_state[3]_i_1__1_n_0
    SLICE_X55Y82         FDCE                                         r  ultra_car_R/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.434    14.775    ultra_car_R/clk
    SLICE_X55Y82         FDCE                                         r  ultra_car_R/next_state_reg[3]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X55Y82         FDCE (Setup_fdce_C_CE)      -0.205    14.807    ultra_car_R/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 ultra_car_L/count_usec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_L/next_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.326ns  (logic 0.831ns (24.988%)  route 2.495ns (75.012%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.626    10.147    ultra_car_L/clk
    SLICE_X63Y94         FDCE                                         r  ultra_car_L/count_usec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.459    10.606 r  ultra_car_L/count_usec_reg[2]/Q
                         net (fo=3, routed)           0.879    11.485    ultra_car_L/count_usec_reg[2]
    SLICE_X64Y95         LUT4 (Prop_lut4_I1_O)        0.124    11.609 r  ultra_car_L/next_state[3]_i_7/O
                         net (fo=1, routed)           0.643    12.252    ultra_car_L/next_state[3]_i_7_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.376 f  ultra_car_L/next_state[3]_i_4/O
                         net (fo=3, routed)           0.498    12.874    ultra_car_L/data1
    SLICE_X65Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.998 r  ultra_car_L/next_state[3]_i_1/O
                         net (fo=4, routed)           0.474    13.472    ultra_car_L/next_state[3]_i_1_n_0
    SLICE_X65Y98         FDCE                                         r  ultra_car_L/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.510    14.851    ultra_car_L/clk
    SLICE_X65Y98         FDCE                                         r  ultra_car_L/next_state_reg[0]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y98         FDCE (Setup_fdce_C_CE)      -0.205    14.883    ultra_car_L/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 ultra_car_L/count_usec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_L/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.326ns  (logic 0.831ns (24.988%)  route 2.495ns (75.012%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.626    10.147    ultra_car_L/clk
    SLICE_X63Y94         FDCE                                         r  ultra_car_L/count_usec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.459    10.606 r  ultra_car_L/count_usec_reg[2]/Q
                         net (fo=3, routed)           0.879    11.485    ultra_car_L/count_usec_reg[2]
    SLICE_X64Y95         LUT4 (Prop_lut4_I1_O)        0.124    11.609 r  ultra_car_L/next_state[3]_i_7/O
                         net (fo=1, routed)           0.643    12.252    ultra_car_L/next_state[3]_i_7_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.376 f  ultra_car_L/next_state[3]_i_4/O
                         net (fo=3, routed)           0.498    12.874    ultra_car_L/data1
    SLICE_X65Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.998 r  ultra_car_L/next_state[3]_i_1/O
                         net (fo=4, routed)           0.474    13.472    ultra_car_L/next_state[3]_i_1_n_0
    SLICE_X65Y98         FDCE                                         r  ultra_car_L/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.510    14.851    ultra_car_L/clk
    SLICE_X65Y98         FDCE                                         r  ultra_car_L/next_state_reg[1]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y98         FDCE (Setup_fdce_C_CE)      -0.205    14.883    ultra_car_L/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 ultra_car_L/count_usec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_L/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.326ns  (logic 0.831ns (24.988%)  route 2.495ns (75.012%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.626    10.147    ultra_car_L/clk
    SLICE_X63Y94         FDCE                                         r  ultra_car_L/count_usec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.459    10.606 r  ultra_car_L/count_usec_reg[2]/Q
                         net (fo=3, routed)           0.879    11.485    ultra_car_L/count_usec_reg[2]
    SLICE_X64Y95         LUT4 (Prop_lut4_I1_O)        0.124    11.609 r  ultra_car_L/next_state[3]_i_7/O
                         net (fo=1, routed)           0.643    12.252    ultra_car_L/next_state[3]_i_7_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.376 f  ultra_car_L/next_state[3]_i_4/O
                         net (fo=3, routed)           0.498    12.874    ultra_car_L/data1
    SLICE_X65Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.998 r  ultra_car_L/next_state[3]_i_1/O
                         net (fo=4, routed)           0.474    13.472    ultra_car_L/next_state[3]_i_1_n_0
    SLICE_X65Y98         FDCE                                         r  ultra_car_L/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.510    14.851    ultra_car_L/clk
    SLICE_X65Y98         FDCE                                         r  ultra_car_L/next_state_reg[2]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y98         FDCE (Setup_fdce_C_CE)      -0.205    14.883    ultra_car_L/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 ultra_car_L/count_usec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_L/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.326ns  (logic 0.831ns (24.988%)  route 2.495ns (75.012%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.626    10.147    ultra_car_L/clk
    SLICE_X63Y94         FDCE                                         r  ultra_car_L/count_usec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.459    10.606 r  ultra_car_L/count_usec_reg[2]/Q
                         net (fo=3, routed)           0.879    11.485    ultra_car_L/count_usec_reg[2]
    SLICE_X64Y95         LUT4 (Prop_lut4_I1_O)        0.124    11.609 r  ultra_car_L/next_state[3]_i_7/O
                         net (fo=1, routed)           0.643    12.252    ultra_car_L/next_state[3]_i_7_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.376 f  ultra_car_L/next_state[3]_i_4/O
                         net (fo=3, routed)           0.498    12.874    ultra_car_L/data1
    SLICE_X65Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.998 r  ultra_car_L/next_state[3]_i_1/O
                         net (fo=4, routed)           0.474    13.472    ultra_car_L/next_state[3]_i_1_n_0
    SLICE_X65Y98         FDCE                                         r  ultra_car_L/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.510    14.851    ultra_car_L/clk
    SLICE_X65Y98         FDCE                                         r  ultra_car_L/next_state_reg[3]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y98         FDCE (Setup_fdce_C_CE)      -0.205    14.883    ultra_car_L/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 drive_mode_cntr/edg/cp_in_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drive_mode_cntr/in1_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.959ns  (logic 0.896ns (30.277%)  route 2.063ns (69.723%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns = ( 10.260 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.739    10.260    drive_mode_cntr/edg/CLK
    SLICE_X54Y100        FDCE                                         r  drive_mode_cntr/edg/cp_in_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDCE (Prop_fdce_C_Q)         0.524    10.784 f  drive_mode_cntr/edg/cp_in_cur_reg/Q
                         net (fo=3, routed)           0.604    11.389    drive_mode_cntr/edg/cp_in_cur
    SLICE_X52Y99         LUT4 (Prop_lut4_I3_O)        0.124    11.513 f  drive_mode_cntr/edg/auto_mode_reg_i_2/O
                         net (fo=3, routed)           0.319    11.832    drive_mode_cntr/uart/auto_mode_reg_reg_9
    SLICE_X53Y99         LUT5 (Prop_lut5_I4_O)        0.124    11.956 r  drive_mode_cntr/uart/red_back_i_3/O
                         net (fo=2, routed)           0.560    12.515    drive_mode_cntr/uart/red_back_i_3_n_0
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124    12.639 r  drive_mode_cntr/uart/in1_i_1/O
                         net (fo=4, routed)           0.580    13.220    drive_mode_cntr/uart_n_5
    SLICE_X53Y98         FDCE                                         r  drive_mode_cntr/in1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.443    14.784    drive_mode_cntr/CLK
    SLICE_X53Y98         FDCE                                         r  drive_mode_cntr/in1_reg/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X53Y98         FDCE (Setup_fdce_C_CE)      -0.205    14.730    drive_mode_cntr/in1_reg
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -13.220    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 drive_mode_cntr/edg/cp_in_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drive_mode_cntr/in3_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.959ns  (logic 0.896ns (30.277%)  route 2.063ns (69.723%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns = ( 10.260 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.739    10.260    drive_mode_cntr/edg/CLK
    SLICE_X54Y100        FDCE                                         r  drive_mode_cntr/edg/cp_in_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDCE (Prop_fdce_C_Q)         0.524    10.784 f  drive_mode_cntr/edg/cp_in_cur_reg/Q
                         net (fo=3, routed)           0.604    11.389    drive_mode_cntr/edg/cp_in_cur
    SLICE_X52Y99         LUT4 (Prop_lut4_I3_O)        0.124    11.513 f  drive_mode_cntr/edg/auto_mode_reg_i_2/O
                         net (fo=3, routed)           0.319    11.832    drive_mode_cntr/uart/auto_mode_reg_reg_9
    SLICE_X53Y99         LUT5 (Prop_lut5_I4_O)        0.124    11.956 r  drive_mode_cntr/uart/red_back_i_3/O
                         net (fo=2, routed)           0.560    12.515    drive_mode_cntr/uart/red_back_i_3_n_0
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124    12.639 r  drive_mode_cntr/uart/in1_i_1/O
                         net (fo=4, routed)           0.580    13.220    drive_mode_cntr/uart_n_5
    SLICE_X53Y98         FDCE                                         r  drive_mode_cntr/in3_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.443    14.784    drive_mode_cntr/CLK
    SLICE_X53Y98         FDCE                                         r  drive_mode_cntr/in3_reg/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X53Y98         FDCE (Setup_fdce_C_CE)      -0.205    14.730    drive_mode_cntr/in3_reg
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -13.220    
  -------------------------------------------------------------------
                         slack                                  1.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pwm_left/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_left/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.130%)  route 0.174ns (32.870%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.565     1.448    pwm_left/clk
    SLICE_X48Y99         FDCE                                         r  pwm_left/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  pwm_left/cnt_reg[7]/Q
                         net (fo=2, routed)           0.173     1.762    pwm_left/cnt_reg[7]
    SLICE_X48Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  pwm_left/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.807    pwm_left/cnt[4]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.922 r  pwm_left/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    pwm_left/cnt_reg[4]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  pwm_left/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    pwm_left/cnt_reg[8]_i_1_n_7
    SLICE_X48Y100        FDCE                                         r  pwm_left/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.920     2.048    pwm_left/clk
    SLICE_X48Y100        FDCE                                         r  pwm_left/cnt_reg[8]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.105     1.904    pwm_left/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pwm_left/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_left/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.800%)  route 0.174ns (32.200%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.565     1.448    pwm_left/clk
    SLICE_X48Y99         FDCE                                         r  pwm_left/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  pwm_left/cnt_reg[7]/Q
                         net (fo=2, routed)           0.173     1.762    pwm_left/cnt_reg[7]
    SLICE_X48Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  pwm_left/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.807    pwm_left/cnt[4]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.922 r  pwm_left/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    pwm_left/cnt_reg[4]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.988 r  pwm_left/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.988    pwm_left/cnt_reg[8]_i_1_n_5
    SLICE_X48Y100        FDCE                                         r  pwm_left/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.920     2.048    pwm_left/clk
    SLICE_X48Y100        FDCE                                         r  pwm_left/cnt_reg[10]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.105     1.904    pwm_left/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pwm_left/edg/cp_in_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_left/edg/cp_in_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.734%)  route 0.334ns (72.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.563     1.446    pwm_left/edg/clk
    SLICE_X47Y99         FDCE                                         r  pwm_left/edg/cp_in_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  pwm_left/edg/cp_in_cur_reg/Q
                         net (fo=2, routed)           0.334     1.908    pwm_left/edg/cp_in_cur
    SLICE_X50Y100        FDCE                                         r  pwm_left/edg/cp_in_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.920     2.048    pwm_left/edg/clk
    SLICE_X50Y100        FDCE                                         r  pwm_left/edg/cp_in_old_reg/C
                         clock pessimism             -0.249     1.799    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.005     1.804    pwm_left/edg/cp_in_old_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pwm_left/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_left/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.225%)  route 0.174ns (30.775%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.565     1.448    pwm_left/clk
    SLICE_X48Y99         FDCE                                         r  pwm_left/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  pwm_left/cnt_reg[7]/Q
                         net (fo=2, routed)           0.173     1.762    pwm_left/cnt_reg[7]
    SLICE_X48Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  pwm_left/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.807    pwm_left/cnt[4]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.922 r  pwm_left/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    pwm_left/cnt_reg[4]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.013 r  pwm_left/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.013    pwm_left/cnt_reg[8]_i_1_n_4
    SLICE_X48Y100        FDCE                                         r  pwm_left/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.920     2.048    pwm_left/clk
    SLICE_X48Y100        FDCE                                         r  pwm_left/cnt_reg[11]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.105     1.904    pwm_left/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pwm_left/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_left/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.225%)  route 0.174ns (30.775%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.565     1.448    pwm_left/clk
    SLICE_X48Y99         FDCE                                         r  pwm_left/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  pwm_left/cnt_reg[7]/Q
                         net (fo=2, routed)           0.173     1.762    pwm_left/cnt_reg[7]
    SLICE_X48Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  pwm_left/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.807    pwm_left/cnt[4]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.922 r  pwm_left/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    pwm_left/cnt_reg[4]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.013 r  pwm_left/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.013    pwm_left/cnt_reg[8]_i_1_n_6
    SLICE_X48Y100        FDCE                                         r  pwm_left/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.920     2.048    pwm_left/clk
    SLICE_X48Y100        FDCE                                         r  pwm_left/cnt_reg[9]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.105     1.904    pwm_left/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pwm_left/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_left/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.394ns (69.388%)  route 0.174ns (30.612%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.565     1.448    pwm_left/clk
    SLICE_X48Y99         FDCE                                         r  pwm_left/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  pwm_left/cnt_reg[7]/Q
                         net (fo=2, routed)           0.173     1.762    pwm_left/cnt_reg[7]
    SLICE_X48Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  pwm_left/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.807    pwm_left/cnt[4]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.922 r  pwm_left/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    pwm_left/cnt_reg[4]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  pwm_left/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    pwm_left/cnt_reg[8]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  pwm_left/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.016    pwm_left/cnt_reg[12]_i_1_n_7
    SLICE_X48Y101        FDCE                                         r  pwm_left/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.920     2.048    pwm_left/clk
    SLICE_X48Y101        FDCE                                         r  pwm_left/cnt_reg[12]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X48Y101        FDCE (Hold_fdce_C_D)         0.105     1.904    pwm_left/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pwm_left/cnt_duty_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_left/cnt_duty_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.892%)  route 0.211ns (53.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.646     1.530    pwm_left/clk
    SLICE_X51Y100        FDCE                                         r  pwm_left/cnt_duty_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     1.671 r  pwm_left/cnt_duty_reg[7]/Q
                         net (fo=7, routed)           0.211     1.881    pwm_left/cnt_duty_reg[7]
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.926 r  pwm_left/cnt_duty[9]_i_1/O
                         net (fo=1, routed)           0.000     1.926    pwm_left/p_0_in[9]
    SLICE_X51Y97         FDCE                                         r  pwm_left/cnt_duty_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.835     1.963    pwm_left/clk
    SLICE_X51Y97         FDCE                                         r  pwm_left/cnt_duty_reg[9]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X51Y97         FDCE (Hold_fdce_C_D)         0.091     1.805    pwm_left/cnt_duty_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 pwm_left/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_left/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.405ns (69.970%)  route 0.174ns (30.030%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.565     1.448    pwm_left/clk
    SLICE_X48Y99         FDCE                                         r  pwm_left/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  pwm_left/cnt_reg[7]/Q
                         net (fo=2, routed)           0.173     1.762    pwm_left/cnt_reg[7]
    SLICE_X48Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  pwm_left/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.807    pwm_left/cnt[4]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.922 r  pwm_left/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    pwm_left/cnt_reg[4]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  pwm_left/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    pwm_left/cnt_reg[8]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  pwm_left/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.027    pwm_left/cnt_reg[12]_i_1_n_5
    SLICE_X48Y101        FDCE                                         r  pwm_left/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.920     2.048    pwm_left/clk
    SLICE_X48Y101        FDCE                                         r  pwm_left/cnt_reg[14]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X48Y101        FDCE (Hold_fdce_C_D)         0.105     1.904    pwm_left/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pwm_left/clk_freqX1000_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_left/edg/cp_in_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.563     1.446    pwm_left/clk
    SLICE_X47Y99         FDCE                                         r  pwm_left/clk_freqX1000_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  pwm_left/clk_freqX1000_reg/Q
                         net (fo=2, routed)           0.067     1.654    pwm_left/edg/clk_freqX1000
    SLICE_X47Y99         FDCE                                         r  pwm_left/edg/cp_in_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.833     1.960    pwm_left/edg/clk
    SLICE_X47Y99         FDCE                                         r  pwm_left/edg/cp_in_cur_reg/C
                         clock pessimism             -0.514     1.446    
    SLICE_X47Y99         FDCE (Hold_fdce_C_D)         0.075     1.521    pwm_left/edg/cp_in_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pwm_light_low/clk_freqX1000_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_light_low/edg/cp_in_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.552     1.435    pwm_light_low/clk
    SLICE_X31Y79         FDCE                                         r  pwm_light_low/clk_freqX1000_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  pwm_light_low/clk_freqX1000_reg/Q
                         net (fo=2, routed)           0.067     1.643    pwm_light_low/edg/clk_freqX1000
    SLICE_X31Y79         FDCE                                         r  pwm_light_low/edg/cp_in_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.818     1.946    pwm_light_low/edg/clk
    SLICE_X31Y79         FDCE                                         r  pwm_light_low/edg/cp_in_cur_reg/C
                         clock pessimism             -0.511     1.435    
    SLICE_X31Y79         FDCE (Hold_fdce_C_D)         0.075     1.510    pwm_light_low/edg/cp_in_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      adc_cntr/adc_ch6/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X57Y99   drive_mode_cntr/uart/rx_data_r_reg[1]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X55Y101  drive_mode_cntr/uart/rx_data_r_reg[2]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X55Y100  drive_mode_cntr/uart/rx_data_r_reg[3]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X55Y100  drive_mode_cntr/uart/rx_data_r_reg[4]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X55Y100  drive_mode_cntr/uart/rx_data_r_reg[5]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X55Y100  drive_mode_cntr/uart/rx_data_r_reg[6]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X55Y99   drive_mode_cntr/uart/rx_data_temp_r_reg[0]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X57Y100  drive_mode_cntr/uart/rx_data_temp_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y79   pwm_light_low/clk_freqX1000_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y80   pwm_light_low/cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y79   pwm_light_low/edg/cp_in_cur_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y79   pwm_light_low/edg/cp_in_old_reg/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X62Y85   ultra_car_M/temp_value_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X64Y86   ultra_car_M/temp_value_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X64Y86   ultra_car_M/temp_value_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X64Y86   ultra_car_M/temp_value_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X64Y86   ultra_car_M/temp_value_reg[0][14]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X64Y86   ultra_car_M/temp_value_reg[0][15]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X65Y87   ultra_car_M/edg_echo/cp_in_cur_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X58Y89   ultra_car_L/usec_clk/edg/cp_in_cur_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X63Y85   ultra_car_M/count_usec_reg[10]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X63Y85   ultra_car_M/count_usec_reg[11]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X63Y86   ultra_car_M/count_usec_reg[12]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X63Y86   ultra_car_M/count_usec_reg[13]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X63Y86   ultra_car_M/count_usec_reg[14]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X63Y86   ultra_car_M/count_usec_reg[15]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X58Y88   ultra_car_R/edg_echo/cp_in_cur_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X63Y87   ultra_car_M/count_usec_reg[16]/C



