Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 28 09:56:07 2019
| Host         : OldMateLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file keyboard_TOP_timing_summary_routed.rpt -pb keyboard_TOP_timing_summary_routed.pb -rpx keyboard_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : keyboard_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: keyclk (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: keywrite (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSDpulse/count_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: keycodetest_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: keycodetest_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: keycodetest_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: keycodetest_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: keycodetest_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: keycodetest_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: keycodetest_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: keycodetest_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: keyread_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.067        0.000                      0                  109        0.185        0.000                      0                  109        4.500        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              4.067        0.000                      0                  109        0.185        0.000                      0                  109        4.500        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        4.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 wordcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 1.601ns (28.631%)  route 3.991ns (71.369%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    sysclk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  wordcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.478     5.619 r  wordcounter_reg[2]/Q
                         net (fo=36, routed)          0.894     6.513    wordled_OBUF[3]
    SLICE_X63Y22         LUT5 (Prop_lut5_I1_O)        0.325     6.838 r  SSDcathode[6]_i_28/O
                         net (fo=1, routed)           0.812     7.650    SSDcathode[6]_i_28_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.327     7.977 r  SSDcathode[6]_i_10/O
                         net (fo=8, routed)           1.341     9.319    SSDcathode[6]_i_10_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I4_O)        0.150     9.469 r  SSDcathode[1]_i_3/O
                         net (fo=1, routed)           0.434     9.902    SSDcathode[1]_i_3_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I1_O)        0.321    10.223 r  SSDcathode[1]_i_1/O
                         net (fo=1, routed)           0.510    10.733    p_1_in[1]
    SLICE_X63Y18         FDSE                                         r  SSDcathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.509    14.850    sysclk_IBUF_BUFG
    SLICE_X63Y18         FDSE                                         r  SSDcathode_reg[1]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X63Y18         FDSE (Setup_fdse_C_D)       -0.275    14.800    SSDcathode_reg[1]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 wordcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 1.605ns (32.134%)  route 3.390ns (67.866%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    sysclk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  wordcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.478     5.619 r  wordcounter_reg[2]/Q
                         net (fo=36, routed)          1.070     6.689    wordled_OBUF[3]
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.323     7.012 r  SSDcathode[6]_i_27/O
                         net (fo=1, routed)           0.415     7.427    SSDcathode[6]_i_27_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.326     7.753 r  SSDcathode[6]_i_9/O
                         net (fo=13, routed)          1.155     8.908    SSDcathode[6]_i_9_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I2_O)        0.152     9.060 r  SSDcathode[3]_i_3/O
                         net (fo=1, routed)           0.750     9.810    SSDcathode[3]_i_3_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.326    10.136 r  SSDcathode[3]_i_1/O
                         net (fo=1, routed)           0.000    10.136    p_1_in[3]
    SLICE_X62Y19         FDSE                                         r  SSDcathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.508    14.849    sysclk_IBUF_BUFG
    SLICE_X62Y19         FDSE                                         r  SSDcathode_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y19         FDSE (Setup_fdse_C_D)        0.029    15.103    SSDcathode_reg[3]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 wordcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.378ns (27.584%)  route 3.618ns (72.416%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    sysclk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  wordcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.478     5.619 r  wordcounter_reg[2]/Q
                         net (fo=36, routed)          0.894     6.513    wordled_OBUF[3]
    SLICE_X63Y22         LUT5 (Prop_lut5_I1_O)        0.325     6.838 r  SSDcathode[6]_i_28/O
                         net (fo=1, routed)           0.812     7.650    SSDcathode[6]_i_28_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.327     7.977 r  SSDcathode[6]_i_10/O
                         net (fo=8, routed)           1.341     9.319    SSDcathode[6]_i_10_n_0
    SLICE_X63Y18         LUT4 (Prop_lut4_I0_O)        0.124     9.443 f  SSDcathode[2]_i_3/O
                         net (fo=1, routed)           0.570    10.013    SSDcathode[2]_i_3_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I1_O)        0.124    10.137 r  SSDcathode[2]_i_1/O
                         net (fo=1, routed)           0.000    10.137    p_1_in[2]
    SLICE_X63Y18         FDSE                                         r  SSDcathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.509    14.850    sysclk_IBUF_BUFG
    SLICE_X63Y18         FDSE                                         r  SSDcathode_reg[2]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X63Y18         FDSE (Setup_fdse_C_D)        0.031    15.106    SSDcathode_reg[2]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 wordcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.378ns (28.411%)  route 3.472ns (71.589%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    sysclk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  wordcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.478     5.619 r  wordcounter_reg[2]/Q
                         net (fo=36, routed)          0.894     6.513    wordled_OBUF[3]
    SLICE_X63Y22         LUT5 (Prop_lut5_I1_O)        0.325     6.838 r  SSDcathode[6]_i_28/O
                         net (fo=1, routed)           0.812     7.650    SSDcathode[6]_i_28_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.327     7.977 r  SSDcathode[6]_i_10/O
                         net (fo=8, routed)           1.125     9.102    SSDcathode[6]_i_10_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.226 f  SSDcathode[5]_i_4/O
                         net (fo=1, routed)           0.642     9.868    SSDcathode[5]_i_4_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.992 r  SSDcathode[5]_i_1/O
                         net (fo=1, routed)           0.000     9.992    p_1_in[5]
    SLICE_X60Y19         FDSE                                         r  SSDcathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.507    14.848    sysclk_IBUF_BUFG
    SLICE_X60Y19         FDSE                                         r  SSDcathode_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDSE (Setup_fdse_C_D)        0.077    15.164    SSDcathode_reg[5]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 sencounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 1.562ns (32.662%)  route 3.220ns (67.338%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.623     5.144    sysclk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  sencounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  sencounter_reg[1]/Q
                         net (fo=32, routed)          1.060     6.623    sentenceled_OBUF[1]
    SLICE_X62Y22         LUT5 (Prop_lut5_I3_O)        0.327     6.950 f  SSDcathode[6]_i_16/O
                         net (fo=1, routed)           0.503     7.453    SSDcathode[6]_i_16_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.332     7.785 f  SSDcathode[6]_i_7/O
                         net (fo=13, routed)          1.216     9.001    SSDcathode[6]_i_7_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I2_O)        0.152     9.153 r  SSDcathode[0]_i_2/O
                         net (fo=1, routed)           0.442     9.595    SSDcathode[0]_i_2_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.332     9.927 r  SSDcathode[0]_i_1/O
                         net (fo=1, routed)           0.000     9.927    p_1_in[0]
    SLICE_X63Y18         FDSE                                         r  SSDcathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.509    14.850    sysclk_IBUF_BUFG
    SLICE_X63Y18         FDSE                                         r  SSDcathode_reg[0]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X63Y18         FDSE (Setup_fdse_C_D)        0.031    15.106    SSDcathode_reg[0]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 wordcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 1.378ns (29.694%)  route 3.263ns (70.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    sysclk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  wordcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.478     5.619 r  wordcounter_reg[2]/Q
                         net (fo=36, routed)          0.894     6.513    wordled_OBUF[3]
    SLICE_X63Y22         LUT5 (Prop_lut5_I1_O)        0.325     6.838 r  SSDcathode[6]_i_28/O
                         net (fo=1, routed)           0.812     7.650    SSDcathode[6]_i_28_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.327     7.977 r  SSDcathode[6]_i_10/O
                         net (fo=8, routed)           1.124     9.101    SSDcathode[6]_i_10_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.225 r  SSDcathode[6]_i_4/O
                         net (fo=1, routed)           0.433     9.658    SSDcathode[6]_i_4_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.782 r  SSDcathode[6]_i_2/O
                         net (fo=1, routed)           0.000     9.782    p_1_in[6]
    SLICE_X61Y19         FDSE                                         r  SSDcathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.507    14.848    sysclk_IBUF_BUFG
    SLICE_X61Y19         FDSE                                         r  SSDcathode_reg[6]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y19         FDSE (Setup_fdse_C_D)        0.029    15.116    SSDcathode_reg[6]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 Readpulse/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wordcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.952ns (20.538%)  route 3.683ns (79.462%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.625     5.146    Readpulse/CLK
    SLICE_X58Y19         FDRE                                         r  Readpulse/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  Readpulse/count_reg[7]/Q
                         net (fo=2, routed)           1.273     6.875    Readpulse/count_reg[7]
    SLICE_X59Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.999 r  Readpulse/wordcounter[2]_i_11/O
                         net (fo=1, routed)           0.638     7.638    Readpulse/wordcounter[2]_i_11_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.762 r  Readpulse/wordcounter[2]_i_5/O
                         net (fo=2, routed)           0.960     8.721    Readpulse/wordcounter[2]_i_5_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I1_O)        0.124     8.845 r  Readpulse/wordcounter[2]_i_2/O
                         net (fo=2, routed)           0.812     9.658    Readpulse/in[2]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.782 r  Readpulse/wordcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.782    Readpulse_n_1
    SLICE_X60Y22         FDRE                                         r  wordcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.504    14.845    sysclk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  wordcounter_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDRE (Setup_fdre_C_D)        0.077    15.161    wordcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 Readpulse/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wordcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.978ns (20.981%)  route 3.683ns (79.019%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.625     5.146    Readpulse/CLK
    SLICE_X58Y19         FDRE                                         r  Readpulse/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  Readpulse/count_reg[7]/Q
                         net (fo=2, routed)           1.273     6.875    Readpulse/count_reg[7]
    SLICE_X59Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.999 r  Readpulse/wordcounter[2]_i_11/O
                         net (fo=1, routed)           0.638     7.638    Readpulse/wordcounter[2]_i_11_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.762 r  Readpulse/wordcounter[2]_i_5/O
                         net (fo=2, routed)           0.960     8.721    Readpulse/wordcounter[2]_i_5_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I1_O)        0.124     8.845 r  Readpulse/wordcounter[2]_i_2/O
                         net (fo=2, routed)           0.812     9.658    Readpulse/in[2]
    SLICE_X60Y22         LUT5 (Prop_lut5_I2_O)        0.150     9.808 r  Readpulse/wordcounter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.808    Readpulse_n_0
    SLICE_X60Y22         FDRE                                         r  wordcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.504    14.845    sysclk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  wordcounter_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDRE (Setup_fdre_C_D)        0.118    15.202    wordcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 wordcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.375ns (32.134%)  route 2.904ns (67.866%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    sysclk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  wordcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.478     5.619 r  wordcounter_reg[2]/Q
                         net (fo=36, routed)          1.070     6.689    wordled_OBUF[3]
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.323     7.012 r  SSDcathode[6]_i_27/O
                         net (fo=1, routed)           0.415     7.427    SSDcathode[6]_i_27_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.326     7.753 r  SSDcathode[6]_i_9/O
                         net (fo=13, routed)          1.155     8.908    SSDcathode[6]_i_9_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.032 r  SSDcathode[4]_i_2/O
                         net (fo=1, routed)           0.264     9.296    SSDcathode[4]_i_2_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.124     9.420 r  SSDcathode[4]_i_1/O
                         net (fo=1, routed)           0.000     9.420    p_1_in[4]
    SLICE_X63Y20         FDSE                                         r  SSDcathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.508    14.849    sysclk_IBUF_BUFG
    SLICE_X63Y20         FDSE                                         r  SSDcathode_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y20         FDSE (Setup_fdse_C_D)        0.031    15.105    SSDcathode_reg[4]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 wordDeb/hb/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senDeb/ff1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.952ns (25.573%)  route 2.771ns (74.427%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    wordDeb/hb/CLK
    SLICE_X59Y27         FDRE                                         r  wordDeb/hb/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  wordDeb/hb/count_reg[19]/Q
                         net (fo=2, routed)           0.686     6.284    wordDeb/hb/senDeb/hb/count_reg[19]
    SLICE_X58Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.408 r  wordDeb/hb/ff0[2]_i_5/O
                         net (fo=1, routed)           0.303     6.710    wordDeb/hb/ff0[2]_i_5_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.834 f  wordDeb/hb/ff0[2]_i_4/O
                         net (fo=1, routed)           0.303     7.137    wordDeb/hb/ff0[2]_i_4_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.261 f  wordDeb/hb/ff0[2]_i_2/O
                         net (fo=1, routed)           0.577     7.838    wordDeb/hb/ff0[2]_i_2_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.962 r  wordDeb/hb/ff0[2]_i_1/O
                         net (fo=12, routed)          0.902     8.864    senDeb/E[0]
    SLICE_X57Y21         FDRE                                         r  senDeb/ff1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.441    14.782    senDeb/CLK
    SLICE_X57Y21         FDRE                                         r  senDeb/ff1_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.802    senDeb/ff1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  5.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 SSDcathode_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.229%)  route 0.128ns (43.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.586     1.469    sysclk_IBUF_BUFG
    SLICE_X60Y19         FDSE                                         r  SSDcathode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDSE (Prop_fdse_C_Q)         0.164     1.633 r  SSDcathode_reg[5]/Q
                         net (fo=2, routed)           0.128     1.761    SSDcathode_OBUF[5]
    SLICE_X63Y19         FDRE                                         r  prevSSD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.856     1.983    sysclk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  prevSSD_reg[5]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.071     1.576    prevSSD_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SSDcathode_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.625%)  route 0.155ns (52.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.586     1.469    sysclk_IBUF_BUFG
    SLICE_X63Y20         FDSE                                         r  SSDcathode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  SSDcathode_reg[4]/Q
                         net (fo=2, routed)           0.155     1.765    SSDcathode_OBUF[4]
    SLICE_X63Y19         FDRE                                         r  prevSSD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.856     1.983    sysclk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  prevSSD_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.075     1.559    prevSSD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 SSDcathode_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.113%)  route 0.186ns (56.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.587     1.470    sysclk_IBUF_BUFG
    SLICE_X62Y19         FDSE                                         r  SSDcathode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDSE (Prop_fdse_C_Q)         0.141     1.611 r  SSDcathode_reg[3]/Q
                         net (fo=2, routed)           0.186     1.797    SSDcathode_OBUF[3]
    SLICE_X63Y19         FDRE                                         r  prevSSD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.856     1.983    sysclk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  prevSSD_reg[3]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.072     1.555    prevSSD_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 senDeb/ff0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senDeb/ff0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.453%)  route 0.169ns (54.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    senDeb/CLK
    SLICE_X59Y20         FDRE                                         r  senDeb/ff0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  senDeb/ff0_reg[1]/Q
                         net (fo=2, routed)           0.169     1.778    senDeb/p_1_in1_in
    SLICE_X59Y20         FDRE                                         r  senDeb/ff0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.853     1.980    senDeb/CLK
    SLICE_X59Y20         FDRE                                         r  senDeb/ff0_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.061     1.529    senDeb/ff0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 senDeb/ff0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senDeb/ff0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.498%)  route 0.225ns (61.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.559     1.442    senDeb/CLK
    SLICE_X57Y20         FDRE                                         r  senDeb/ff0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  senDeb/ff0_reg[0]/Q
                         net (fo=2, routed)           0.225     1.808    senDeb/ff0_reg_n_0_[0]
    SLICE_X59Y20         FDRE                                         r  senDeb/ff0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.853     1.980    senDeb/CLK
    SLICE_X59Y20         FDRE                                         r  senDeb/ff0_reg[1]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.057     1.559    senDeb/ff0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 senDeb/ff1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senDeb/ff1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.558     1.441    senDeb/CLK
    SLICE_X57Y21         FDRE                                         r  senDeb/ff1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  senDeb/ff1_reg[1]/Q
                         net (fo=3, routed)           0.181     1.764    senDeb/p_1_in
    SLICE_X57Y21         FDRE                                         r  senDeb/ff1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.825     1.952    senDeb/CLK
    SLICE_X57Y21         FDRE                                         r  senDeb/ff1_reg[2]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.066     1.507    senDeb/ff1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wordDeb/hb/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wordDeb/hb/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.581     1.464    wordDeb/hb/CLK
    SLICE_X59Y25         FDRE                                         r  wordDeb/hb/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  wordDeb/hb/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.724    wordDeb/hb/senDeb/hb/count_reg[11]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  wordDeb/hb/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    wordDeb/hb/count_reg[8]_i_1_n_4
    SLICE_X59Y25         FDRE                                         r  wordDeb/hb/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.848     1.975    wordDeb/hb/CLK
    SLICE_X59Y25         FDRE                                         r  wordDeb/hb/count_reg[11]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    wordDeb/hb/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wordDeb/hb/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wordDeb/hb/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.584     1.467    wordDeb/hb/CLK
    SLICE_X59Y27         FDRE                                         r  wordDeb/hb/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  wordDeb/hb/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.727    wordDeb/hb/senDeb/hb/count_reg[19]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  wordDeb/hb/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    wordDeb/hb/count_reg[16]_i_1_n_4
    SLICE_X59Y27         FDRE                                         r  wordDeb/hb/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    wordDeb/hb/CLK
    SLICE_X59Y27         FDRE                                         r  wordDeb/hb/count_reg[19]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    wordDeb/hb/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wordDeb/hb/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wordDeb/hb/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.582     1.465    wordDeb/hb/CLK
    SLICE_X59Y26         FDRE                                         r  wordDeb/hb/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  wordDeb/hb/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.725    wordDeb/hb/senDeb/hb/count_reg[15]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  wordDeb/hb/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    wordDeb/hb/count_reg[12]_i_1_n_4
    SLICE_X59Y26         FDRE                                         r  wordDeb/hb/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.849     1.976    wordDeb/hb/CLK
    SLICE_X59Y26         FDRE                                         r  wordDeb/hb/count_reg[15]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.105     1.570    wordDeb/hb/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 wordDeb/hb/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wordDeb/hb/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.581     1.464    wordDeb/hb/CLK
    SLICE_X59Y24         FDRE                                         r  wordDeb/hb/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  wordDeb/hb/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.725    wordDeb/hb/senDeb/hb/count_reg[7]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  wordDeb/hb/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    wordDeb/hb/count_reg[4]_i_1_n_4
    SLICE_X59Y24         FDRE                                         r  wordDeb/hb/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.848     1.975    wordDeb/hb/CLK
    SLICE_X59Y24         FDRE                                         r  wordDeb/hb/count_reg[7]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.105     1.569    wordDeb/hb/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   Readpulse/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   Readpulse/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   Readpulse/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   Readpulse/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   Readpulse/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   Readpulse/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   Readpulse/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   Readpulse/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   Readpulse/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   Readpulse/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   Readpulse/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Readpulse/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Readpulse/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Readpulse/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Readpulse/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   Readpulse/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   Readpulse/count_reg[9]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   SSDcathode_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   SSDcathode_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   Readpulse/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   Readpulse/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   Readpulse/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   Readpulse/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Readpulse/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Readpulse/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Readpulse/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Readpulse/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   Readpulse/count_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   Readpulse/count_reg[24]/C



