// Seed: 3750020116
module module_0;
  reg id_1, id_2 = (-1);
  bit id_3;
  assign id_1 = id_3;
  genvar id_4, id_5, id_6;
  id_7(
      .id_0(-1), .id_1(1), .id_2(id_3), .id_3(1), .id_4(-1), .id_5(1), .id_6(-1), .id_7()
  );
  always id_2 <= id_5(id_2, -1, id_6) & -1;
  parameter id_8 = 1;
  wire id_9;
  assign module_1.id_12 = 0;
  wire id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri id_2,
    input wor id_3,
    input wor id_4,
    input supply1 id_5,
    input wire id_6,
    input tri1 id_7,
    output supply1 id_8,
    input supply1 id_9,
    input uwire id_10,
    output wor id_11,
    output tri1 id_12
);
  module_0 modCall_1 ();
endmodule
