

================================================================
== Vitis HLS Report for 'write_result_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Sat Mar 16 03:53:50 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16387|    16387|  54.618 us|  54.618 us|  16387|  16387|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_1  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      468|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      535|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      535|      522|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln23_fu_120_p2         |         +|   0|  0|   22|          15|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln23_fu_114_p2        |      icmp|   0|  0|   13|          15|          16|
    |icmp_ln27_fu_135_p2        |      icmp|   0|  0|    9|           5|           2|
    |select_ln27_fu_182_p3      |    select|   0|  0|  418|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  468|          39|          24|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   15|         30|
    |gmem1_blk_n_W            |   9|          2|    1|          2|
    |i_fu_66                  |   9|          2|   15|         30|
    |phi_ln27_fu_62           |   9|          2|  496|        992|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  529|       1058|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_fu_66                           |   15|   0|   15|          0|
    |icmp_ln23_reg_214                 |    1|   0|    1|          0|
    |icmp_ln27_reg_223                 |    1|   0|    1|          0|
    |icmp_ln27_reg_223_pp0_iter1_reg   |    1|   0|    1|          0|
    |out_buf_load_reg_233              |   16|   0|   16|          0|
    |phi_ln27_fu_62                    |  496|   0|  496|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  535|   0|  535|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_23_1|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|  512|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|   64|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|  512|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                  gmem1|       pointer|
|sext_ln23             |   in|   58|     ap_none|                              sext_ln23|        scalar|
|out_buf_address0      |  out|   14|   ap_memory|                                out_buf|         array|
|out_buf_ce0           |  out|    1|   ap_memory|                                out_buf|         array|
|out_buf_q0            |   in|   16|   ap_memory|                                out_buf|         array|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

