// Seed: 17415123
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    output tri1  id_2,
    input  tri0  id_3,
    output tri   id_4,
    output wire  id_5,
    output tri0  id_6
);
  wire id_8;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri id_4,
    input wor id_5,
    input supply1 id_6,
    input tri id_7
);
  always @(posedge id_5 or negedge id_0) begin
    id_1 <= 1'h0;
    id_1 <= 1;
  end
  module_0(
      id_2, id_4, id_4, id_0, id_4, id_4, id_4
  );
endmodule
