{"vcs1":{"timestamp_begin":1769490870.234293490, "rt":7.36, "ut":7.08, "st":0.20}}
{"vcselab":{"timestamp_begin":1769490877.648491792, "rt":0.32, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769490878.011194073, "rt":0.23, "ut":0.14, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769490869.978087942}
{"VCS_COMP_START_TIME": 1769490869.978087942}
{"VCS_COMP_END_TIME": 1769490878.280183232}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 351684}}
{"vcselab": {"peak_mem": 173708}}
