#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct 16 12:26:14 2018
# Process ID: 17760
# Current directory: C:/Users/petra/Desktop/practica1_mux2a1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent113636 C:\Users\petra\Desktop\practica1_mux2a1\practica1_mux2a1.xpr
# Log file: C:/Users/petra/Desktop/practica1_mux2a1/vivado.log
# Journal file: C:/Users/petra/Desktop/practica1_mux2a1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 862.262 ; gain = 128.070
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sources_1/new/practica1_tarea1.vhd:]
update_ip_catalog
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mux_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sources_1/new/practica1_tarea1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_tb
ERROR: [VRFC 10-91] m_in is not declared [C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd:81]
ERROR: [VRFC 10-1504] unit behaviour ignored due to previous errors [C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd:41]
INFO: [VRFC 10-240] VHDL file C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 918.887 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 918.887 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mux
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.289 ; gain = 96.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sources_1/new/practica1_tarea1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux' (1#1) [C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sources_1/new/practica1_tarea1.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1069.617 ; gain = 150.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1069.617 ; gain = 150.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1069.617 ; gain = 150.730
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property -dict {PACKAGE_PIN J15 IOSTANDARD LVCMOS33} [get_ports {x]
set_property -dict {PACKAGE_PIN L16 IOSTANDARD LVCMOS33} [get_ports {y]
set_property -dict {PACKAGE_PIN M13 IOSTANDARD LVCMOS33} ... (truncated) ' found in constraint file. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:13]
Finished Parsing XDC File [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1395.676 ; gain = 476.789
6 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1395.676 ; gain = 476.789
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mux_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sources_1/new/practica1_tarea1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_tb
ERROR: [VRFC 10-91] m_in is not declared [C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd:81]
ERROR: [VRFC 10-1504] unit behaviour ignored due to previous errors [C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd:41]
INFO: [VRFC 10-240] VHDL file C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_mux
Command: synth_design -rtl -name rtl_mux
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mux
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1405.723 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sources_1/new/practica1_tarea1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux' (1#1) [C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sources_1/new/practica1_tarea1.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1444.559 ; gain = 38.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1444.559 ; gain = 38.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1444.559 ; gain = 38.836
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1543.789 ; gain = 138.066
5 Infos, 28 Warnings, 28 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1543.789 ; gain = 138.066
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mux_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sources_1/new/practica1_tarea1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_tb
ERROR: [VRFC 10-91] m_in is not declared [C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd:81]
ERROR: [VRFC 10-1504] unit behaviour ignored due to previous errors [C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd:41]
INFO: [VRFC 10-240] VHDL file C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 2
[Tue Oct 16 13:18:52 2018] Launched synth_1...
Run output will be captured here: C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.runs/synth_1/runme.log
current_design rtl_1
close_design
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mux
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1906.945 ; gain = 30.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sources_1/new/practica1_tarea1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux' (1#1) [C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sources_1/new/practica1_tarea1.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1939.059 ; gain = 62.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1939.059 ; gain = 62.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1939.059 ; gain = 62.656
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2043.184 ; gain = 166.781
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2043.184 ; gain = 166.781
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mux_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sources_1/new/practica1_tarea1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_tb
ERROR: [VRFC 10-91] m_in is not declared [C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd:81]
ERROR: [VRFC 10-1504] unit behaviour ignored due to previous errors [C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd:41]
INFO: [VRFC 10-240] VHDL file C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.srcs/sim_1/new/mux_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/petra/Desktop/practica1_mux2a1/practica1_mux2a1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Oct 16 13:25:54 2018] Launched synth_1...
Run output will be captured here: C:/Users/petra/Desktop/practica1_mux2a1/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/petra/Documents/Estudios/Grado en Ingeniería Electrónica Industrial y Automática/4º Curso/Primer Cuatrimestre/Sistemas Electrónicos Digitales/Software/Vivado/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2062.039 ; gain = 0.000
launch_runs impl_1 -jobs 2
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2062.039 ; gain = 0.000
[Tue Oct 16 13:28:19 2018] Launched impl_1...
Run output will be captured here: C:/Users/petra/Desktop/practica1_mux2a1/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 2085.227 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 2085.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.551 ; gain = 23.363
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 16 13:32:32 2018...
