The synthesis process before formal verification and post-synthesis STA and SPA is defined by 6 main steps.hesis process before formal verification and post-synthesis STA and SPA is defined 
1. [specify-library-sys](specify-library-sys.md)
2. [read-design-sys](read-design-sys.md)
3. [design-env-sys](design-env-sys.md)
4. [set-design-constraints-SDC-sys](set-design-constraints-SDC-sys.md)
5. [optimize-design-sys](optimize-design-sys.md)
6. [save-design-sys](save-design-sys.md)

Each steps has a group of commands that can be used into the dc_shell through tcl scripts.