$date
  Mon Feb  7 11:30:55 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " write_enable $end
$var reg 8 # data_in[7:0] $end
$var integer 32 $ addr $end
$var reg 8 % data_out[7:0] $end
$scope module m $end
$var reg 1 & clk $end
$var reg 1 ' write_enable $end
$var reg 8 ( data_in[7:0] $end
$var integer 32 ) addr $end
$var reg 8 * data_out[7:0] $end
$comment memoire is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b00110010 #
b11 $
bUUUUUUUU %
0&
1'
b00110010 (
b11 )
bUUUUUUUU *
#50000000
1!
b00110010 %
1&
b00110010 *
#100000000
0!
b00110011 #
b100 $
bUUUUUUUU %
0&
b00110011 (
b100 )
bUUUUUUUU *
#150000000
1!
b00110011 %
1&
b00110011 *
#200000000
0!
b00110100 #
b101 $
bUUUUUUUU %
0&
b00110100 (
b101 )
bUUUUUUUU *
#250000000
1!
b00110100 %
1&
b00110100 *
#300000000
0!
0"
b00000000 #
0&
0'
b00000000 (
#350000000
1!
1&
#400000000
0!
b11 $
b00110010 %
0&
b11 )
b00110010 *
#450000000
1!
1&
#500000000
0!
b100 $
b00110011 %
0&
b100 )
b00110011 *
#550000000
1!
1&
#600000000
0!
b101 $
b00110100 %
0&
b101 )
b00110100 *
#650000000
1!
1&
#700000000
0!
1"
b00110010 #
b11 $
b00110010 %
0&
1'
b00110010 (
b11 )
b00110010 *
#750000000
1!
1&
#800000000
0!
b00110011 #
b100 $
b00110011 %
0&
b00110011 (
b100 )
b00110011 *
