

================================================================
== Vitis HLS Report for 'Mat2Axi'
================================================================
* Date:           Fri Sep  6 14:01:34 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline |
    |   min   |   max   |    min   |    max   | min |   max  |   Type   |
    +---------+---------+----------+----------+-----+--------+----------+
    |       80|   921610|  0.267 us|  3.072 ms|   76|  921610|  dataflow|
    +---------+---------+----------+----------+-----+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+--------+----------+
        |                               |                            |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline |
        |            Instance           |           Module           |   min   |   max   |    min    |    max    | min |   max  |   Type   |
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+--------+----------+
        |addrbound_U0                   |addrbound                   |        4|        4|  13.332 ns|  13.332 ns|    4|       4|        no|
        |Mat2AxiStream_U0               |Mat2AxiStream               |       11|   921610|  36.663 ns|   3.072 ms|   11|  921610|  dataflow|
        |entry_proc4_U0                 |entry_proc4                 |        0|        0|       0 ns|       0 ns|    0|       0|        no|
        |Mat2Axi_Block_entry24_proc_U0  |Mat2Axi_Block_entry24_proc  |        0|        0|       0 ns|       0 ns|    0|       0|        no|
        |AxiStream2Axi_U0               |AxiStream2Axi               |       75|   172874|   0.250 us|   0.576 ms|   75|  172874|        no|
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|     396|     268|    -|
|Instance         |        -|     2|    1178|    3161|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|    1577|    3472|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |AxiStream2Axi_U0               |AxiStream2Axi               |        0|   0|  287|   672|    0|
    |Mat2AxiStream_U0               |Mat2AxiStream               |        0|   1|  824|  2346|    0|
    |Mat2Axi_Block_entry24_proc_U0  |Mat2Axi_Block_entry24_proc  |        0|   0|   21|    20|    0|
    |addrbound_U0                   |addrbound                   |        0|   1|   44|   103|    0|
    |entry_proc4_U0                 |entry_proc4                 |        0|   0|    2|    20|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |Total                          |                            |        0|   2| 1178|  3161|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |axibound_V_U  |        0|  99|   0|    -|     2|   19|       38|
    |dout_c_U      |        0|  99|   0|    -|     4|   64|      256|
    |ldata_U       |        0|  99|   0|    -|     2|  128|      256|
    |p_channel_U   |        0|  99|   0|    -|     2|   19|       38|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        0| 396|   0|    0|    10|  230|      588|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Mat2AxiStream_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |addrbound_U0_ap_start              |       and|   0|  0|   2|           1|           1|
    |ap_idle                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                      |       and|   0|  0|   2|           1|           1|
    |entry_proc4_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_sync_Mat2AxiStream_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_addrbound_U0_ap_ready      |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc4_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  16|           8|           8|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Mat2AxiStream_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_addrbound_U0_ap_ready      |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc4_U0_ap_ready    |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  27|          6|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Mat2AxiStream_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_addrbound_U0_ap_ready      |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc4_U0_ap_ready    |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |  3|   0|    3|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|out_mat_data2_dout     |   in|   24|     ap_fifo|  out_mat_data2|       pointer|
|out_mat_data2_empty_n  |   in|    1|     ap_fifo|  out_mat_data2|       pointer|
|out_mat_data2_read     |  out|    1|     ap_fifo|  out_mat_data2|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|   32|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  128|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   16|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|   32|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  128|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RFIFONUM   |   in|    9|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|          gmem2|       pointer|
|dout                   |   in|   64|     ap_none|           dout|        scalar|
|dout_ap_vld            |   in|    1|     ap_none|           dout|        scalar|
|rows                   |   in|   16|     ap_none|           rows|        scalar|
|rows_ap_vld            |   in|    1|     ap_none|           rows|        scalar|
|cols                   |   in|   32|     ap_none|           cols|        scalar|
|cols_ap_vld            |   in|    1|     ap_none|           cols|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        Mat2Axi|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|        Mat2Axi|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        Mat2Axi|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        Mat2Axi|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        Mat2Axi|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        Mat2Axi|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|        Mat2Axi|  return value|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 5 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rows_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rows"   --->   Operation 6 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = trunc i32 %cols_read"   --->   Operation 7 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_channel = alloca i64 1"   --->   Operation 8 'alloca' 'p_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 19> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%dout_c = alloca i64 1"   --->   Operation 9 'alloca' 'dout_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ldata = alloca i64 1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1373]   --->   Operation 10 'alloca' 'ldata' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 11 [2/2] (1.75ns)   --->   "%call_ln214 = call void @addrbound, i19 %p_channel, i16 %rows_read, i16 %empty"   --->   Operation 11 'call' 'call_ln214' <Predicate = true> <Delay = 1.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln1376 = call void @Mat2AxiStream, i24 %out_mat_data2, i128 %ldata, i16 %rows_read, i32 %cols_read" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1376]   --->   Operation 12 'call' 'call_ln1376' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%dout_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dout"   --->   Operation 13 'read' 'dout_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.21ns)   --->   "%call_ln0 = call void @entry_proc4, i64 %dout_read, i64 %dout_c"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln214 = call void @addrbound, i19 %p_channel, i16 %rows_read, i16 %empty"   --->   Operation 15 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln1376 = call void @Mat2AxiStream, i24 %out_mat_data2, i128 %ldata, i16 %rows_read, i32 %cols_read" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1376]   --->   Operation 16 'call' 'call_ln1376' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 17 [1/1] (1.21ns)   --->   "%axibound_V = call i19 @Mat2Axi_Block_entry24_proc, i19 %p_channel"   --->   Operation 17 'call' 'axibound_V' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 19> <Depth = 2> <FIFO>
ST_3 : Operation 18 [2/2] (1.21ns)   --->   "%call_ln1378 = call void @AxiStream2Axi, i128 %ldata, i128 %gmem2, i64 %dout_c, i19 %axibound_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1378]   --->   Operation 18 'call' 'call_ln1378' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @dout_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %dout_c, i64 %dout_c"   --->   Operation 19 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dout_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_17"   --->   Operation 21 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem2, void @empty_16, i32 0, i32 0, void @empty_17, i32 64, i32 57600, void @empty_19, void @empty_18, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_mat_data2, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @ldata_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %ldata, i128 %ldata"   --->   Operation 24 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ldata, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln1378 = call void @AxiStream2Axi, i128 %ldata, i128 %gmem2, i64 %dout_c, i19 %axibound_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1378]   --->   Operation 26 'call' 'call_ln1378' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln1386 = ret" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1386]   --->   Operation 27 'ret' 'ret_ln1386' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_mat_data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                (read                ) [ 00100]
rows_read                (read                ) [ 00100]
empty                    (trunc               ) [ 00100]
p_channel                (alloca              ) [ 01110]
dout_c                   (alloca              ) [ 00111]
ldata                    (alloca              ) [ 01111]
dout_read                (read                ) [ 00000]
call_ln0                 (call                ) [ 00000]
call_ln214               (call                ) [ 00000]
call_ln1376              (call                ) [ 00000]
axibound_V               (call                ) [ 00001]
empty_67                 (specchannel         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
empty_68                 (specchannel         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
call_ln1378              (call                ) [ 00000]
ret_ln1386               (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_mat_data2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_mat_data2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addrbound"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AxiStream"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Axi_Block_entry24_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AxiStream2Axi"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_c_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="p_channel_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_channel/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="dout_c_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dout_c/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="ldata_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ldata/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="cols_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="rows_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="dout_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dout_read/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_addrbound_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="19" slack="0"/>
<pin id="101" dir="0" index="2" bw="16" slack="0"/>
<pin id="102" dir="0" index="3" bw="16" slack="0"/>
<pin id="103" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln214/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_Mat2AxiStream_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="24" slack="0"/>
<pin id="109" dir="0" index="2" bw="128" slack="0"/>
<pin id="110" dir="0" index="3" bw="16" slack="0"/>
<pin id="111" dir="0" index="4" bw="32" slack="0"/>
<pin id="112" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1376/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="call_ln0_entry_proc4_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="0"/>
<pin id="120" dir="0" index="2" bw="64" slack="1"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="axibound_V_Mat2Axi_Block_entry24_proc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="19" slack="0"/>
<pin id="126" dir="0" index="1" bw="19" slack="2"/>
<pin id="127" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="axibound_V/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_AxiStream2Axi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="128" slack="2"/>
<pin id="132" dir="0" index="2" bw="128" slack="0"/>
<pin id="133" dir="0" index="3" bw="64" slack="2"/>
<pin id="134" dir="0" index="4" bw="19" slack="0"/>
<pin id="135" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1378/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="empty_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="144" class="1005" name="cols_read_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="149" class="1005" name="rows_read_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="1"/>
<pin id="151" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="155" class="1005" name="empty_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="1"/>
<pin id="157" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="160" class="1005" name="p_channel_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="19" slack="0"/>
<pin id="162" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="p_channel "/>
</bind>
</comp>

<comp id="166" class="1005" name="dout_c_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dout_c "/>
</bind>
</comp>

<comp id="172" class="1005" name="ldata_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="128" slack="0"/>
<pin id="174" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="ldata "/>
</bind>
</comp>

<comp id="178" class="1005" name="axibound_V_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="19" slack="1"/>
<pin id="180" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="axibound_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="86" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="86" pin="2"/><net_sink comp="106" pin=3"/></net>

<net id="116"><net_src comp="80" pin="2"/><net_sink comp="106" pin=4"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="92" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="138"><net_src comp="124" pin="2"/><net_sink comp="129" pin=4"/></net>

<net id="142"><net_src comp="80" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="98" pin=3"/></net>

<net id="147"><net_src comp="80" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="106" pin=4"/></net>

<net id="152"><net_src comp="86" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="106" pin=3"/></net>

<net id="158"><net_src comp="139" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="98" pin=3"/></net>

<net id="163"><net_src comp="68" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="169"><net_src comp="72" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="129" pin=3"/></net>

<net id="175"><net_src comp="76" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="181"><net_src comp="124" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="129" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_mat_data2 | {}
	Port: gmem2 | {3 4 }
 - Input state : 
	Port: Mat2Axi : out_mat_data2 | {1 2 }
	Port: Mat2Axi : gmem2 | {}
	Port: Mat2Axi : dout | {2 }
	Port: Mat2Axi : rows | {1 }
	Port: Mat2Axi : cols | {1 }
  - Chain level:
	State 1
		call_ln214 : 1
		call_ln1376 : 1
	State 2
	State 3
		call_ln1378 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |              grp_addrbound_fu_98             |    1    |  0.854  |    71   |    70   |
|          |           grp_Mat2AxiStream_fu_106           |    1    |  1.708  |   768   |   736   |
|   call   |          call_ln0_entry_proc4_fu_117         |    0    |    0    |    0    |    0    |
|          | axibound_V_Mat2Axi_Block_entry24_proc_fu_124 |    0    |    0    |    0    |    0    |
|          |           grp_AxiStream2Axi_fu_129           |    0    |  0.854  |   547   |    49   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |             cols_read_read_fu_80             |    0    |    0    |    0    |    0    |
|   read   |             rows_read_read_fu_86             |    0    |    0    |    0    |    0    |
|          |             dout_read_read_fu_92             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   trunc  |                 empty_fu_139                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    2    |  3.416  |   1386  |   855   |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|axibound_V_reg_178|   19   |
| cols_read_reg_144|   32   |
|  dout_c_reg_166  |   64   |
|   empty_reg_155  |   16   |
|   ldata_reg_172  |   128  |
| p_channel_reg_160|   19   |
| rows_read_reg_149|   16   |
+------------------+--------+
|       Total      |   294  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|    grp_addrbound_fu_98   |  p2  |   2  |  16  |   32   ||    9    |
|    grp_addrbound_fu_98   |  p3  |   2  |  16  |   32   ||    9    |
| grp_Mat2AxiStream_fu_106 |  p3  |   2  |  16  |   32   ||    9    |
| grp_Mat2AxiStream_fu_106 |  p4  |   2  |  32  |   64   ||    9    |
| grp_AxiStream2Axi_fu_129 |  p4  |   2  |  19  |   38   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   198  ||  2.135  ||    45   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    3   |  1386  |   855  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   294  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |  1680  |   900  |
+-----------+--------+--------+--------+--------+
