{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508850201527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508850201532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 11:03:21 2017 " "Processing started: Tue Oct 24 11:03:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508850201532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850201532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sistema_basico2 -c sistema_basico2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sistema_basico2 -c sistema_basico2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850201533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508850202403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/sopc_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_2/synthesis/sopc_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_2-rtl " "Found design unit 1: sopc_2-rtl" {  } { { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215152 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_2 " "Found entity 1: sopc_2" {  } { { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sopc_2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_irq_mapper " "Found entity 1: sopc_2_irq_mapper" {  } { { "sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0 " "Found entity 1: sopc_2_mm_interconnect_0" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sopc_2_mm_interconnect_0_avalon_st_adapter" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: sopc_2_mm_interconnect_0_rsp_mux_001" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215236 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_rsp_mux " "Found entity 1: sopc_2_mm_interconnect_0_rsp_mux" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_rsp_demux_004 " "Found entity 1: sopc_2_mm_interconnect_0_rsp_demux_004" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_rsp_demux " "Found entity 1: sopc_2_mm_interconnect_0_rsp_demux" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_cmd_mux_004 " "Found entity 1: sopc_2_mm_interconnect_0_cmd_mux_004" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_cmd_mux " "Found entity 1: sopc_2_mm_interconnect_0_cmd_mux" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: sopc_2_mm_interconnect_0_cmd_demux_001" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_cmd_demux " "Found entity 1: sopc_2_mm_interconnect_0_cmd_demux" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_2_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508850215290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_2_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508850215290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_router_006_default_decode " "Found entity 1: sopc_2_mm_interconnect_0_router_006_default_decode" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215290 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_mm_interconnect_0_router_006 " "Found entity 2: sopc_2_mm_interconnect_0_router_006" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508850215290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508850215290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_router_002_default_decode " "Found entity 1: sopc_2_mm_interconnect_0_router_002_default_decode" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215290 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_mm_interconnect_0_router_002 " "Found entity 2: sopc_2_mm_interconnect_0_router_002" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508850215305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508850215305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_router_001_default_decode " "Found entity 1: sopc_2_mm_interconnect_0_router_001_default_decode" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215305 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_mm_interconnect_0_router_001 " "Found entity 2: sopc_2_mm_interconnect_0_router_001" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508850215321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508850215321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_router_default_decode " "Found entity 1: sopc_2_mm_interconnect_0_router_default_decode" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215321 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_mm_interconnect_0_router " "Found entity 2: sopc_2_mm_interconnect_0_router" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sopc_2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sopc_2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_watchdog_timer " "Found entity 1: sopc_2_watchdog_timer" {  } { { "sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc_2/synthesis/submodules/sopc_2_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_uart_tx " "Found entity 1: sopc_2_uart_tx" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215390 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_uart_rx_stimulus_source " "Found entity 2: sopc_2_uart_rx_stimulus_source" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215390 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_2_uart_rx " "Found entity 3: sopc_2_uart_rx" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215390 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_2_uart_regs " "Found entity 4: sopc_2_uart_regs" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215390 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_2_uart " "Found entity 5: sopc_2_uart" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_timestamp_timer " "Found entity 1: sopc_2_timestamp_timer" {  } { { "sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_timer_geral.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_timer_geral.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_timer_geral " "Found entity 1: sopc_2_timer_geral" {  } { { "sopc_2/synthesis/submodules/sopc_2_timer_geral.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timer_geral.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_sysid " "Found entity 1: sopc_2_sysid" {  } { { "sopc_2/synthesis/submodules/sopc_2_sysid.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_sys_clk_timer " "Found entity 1: sopc_2_sys_clk_timer" {  } { { "sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_sw " "Found entity 1: sopc_2_sw" {  } { { "sopc_2/synthesis/submodules/sopc_2_sw.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_spi " "Found entity 1: sopc_2_spi" {  } { { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_saida_c.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_saida_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_saida_C " "Found entity 1: sopc_2_saida_C" {  } { { "sopc_2/synthesis/submodules/sopc_2_saida_C.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_saida_C.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_memoria " "Found entity 1: sopc_2_memoria" {  } { { "sopc_2/synthesis/submodules/sopc_2_memoria.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_jtag_uart_sim_scfifo_w " "Found entity 1: sopc_2_jtag_uart_sim_scfifo_w" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215468 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_jtag_uart_scfifo_w " "Found entity 2: sopc_2_jtag_uart_scfifo_w" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215468 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_2_jtag_uart_sim_scfifo_r " "Found entity 3: sopc_2_jtag_uart_sim_scfifo_r" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215468 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_2_jtag_uart_scfifo_r " "Found entity 4: sopc_2_jtag_uart_scfifo_r" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215468 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_2_jtag_uart " "Found entity 5: sopc_2_jtag_uart" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_hex_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_hex_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_hex_0 " "Found entity 1: sopc_2_hex_0" {  } { { "sopc_2/synthesis/submodules/sopc_2_hex_0.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_hex_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_entrada_c.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_entrada_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_entrada_C " "Found entity 1: sopc_2_entrada_C" {  } { { "sopc_2/synthesis/submodules/sopc_2_entrada_C.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_entrada_C.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu " "Found entity 1: sopc_2_cpu" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_register_bank_a_module " "Found entity 1: sopc_2_cpu_cpu_register_bank_a_module" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_cpu_cpu_register_bank_b_module " "Found entity 2: sopc_2_cpu_cpu_register_bank_b_module" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_2_cpu_cpu_nios2_oci_debug " "Found entity 3: sopc_2_cpu_cpu_nios2_oci_debug" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_2_cpu_cpu_nios2_oci_break " "Found entity 4: sopc_2_cpu_cpu_nios2_oci_break" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_2_cpu_cpu_nios2_oci_xbrk " "Found entity 5: sopc_2_cpu_cpu_nios2_oci_xbrk" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "6 sopc_2_cpu_cpu_nios2_oci_dbrk " "Found entity 6: sopc_2_cpu_cpu_nios2_oci_dbrk" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "7 sopc_2_cpu_cpu_nios2_oci_itrace " "Found entity 7: sopc_2_cpu_cpu_nios2_oci_itrace" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "8 sopc_2_cpu_cpu_nios2_oci_td_mode " "Found entity 8: sopc_2_cpu_cpu_nios2_oci_td_mode" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "9 sopc_2_cpu_cpu_nios2_oci_dtrace " "Found entity 9: sopc_2_cpu_cpu_nios2_oci_dtrace" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "10 sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "11 sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "12 sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "13 sopc_2_cpu_cpu_nios2_oci_fifo " "Found entity 13: sopc_2_cpu_cpu_nios2_oci_fifo" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "14 sopc_2_cpu_cpu_nios2_oci_pib " "Found entity 14: sopc_2_cpu_cpu_nios2_oci_pib" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "15 sopc_2_cpu_cpu_nios2_oci_im " "Found entity 15: sopc_2_cpu_cpu_nios2_oci_im" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "16 sopc_2_cpu_cpu_nios2_performance_monitors " "Found entity 16: sopc_2_cpu_cpu_nios2_performance_monitors" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "17 sopc_2_cpu_cpu_nios2_avalon_reg " "Found entity 17: sopc_2_cpu_cpu_nios2_avalon_reg" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "18 sopc_2_cpu_cpu_ociram_sp_ram_module " "Found entity 18: sopc_2_cpu_cpu_ociram_sp_ram_module" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "19 sopc_2_cpu_cpu_nios2_ocimem " "Found entity 19: sopc_2_cpu_cpu_nios2_ocimem" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "20 sopc_2_cpu_cpu_nios2_oci " "Found entity 20: sopc_2_cpu_cpu_nios2_oci" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""} { "Info" "ISGN_ENTITY_NAME" "21 sopc_2_cpu_cpu " "Found entity 21: sopc_2_cpu_cpu" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_debug_slave_sysclk " "Found entity 1: sopc_2_cpu_cpu_debug_slave_sysclk" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_debug_slave_tck " "Found entity 1: sopc_2_cpu_cpu_debug_slave_tck" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_debug_slave_wrapper " "Found entity 1: sopc_2_cpu_cpu_debug_slave_wrapper" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_test_bench " "Found entity 1: sopc_2_cpu_cpu_test_bench" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_botao " "Found entity 1: sopc_2_botao" {  } { { "sopc_2/synthesis/submodules/sopc_2_botao.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_porta_b.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_porta_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_PORTA_B " "Found entity 1: sopc_2_PORTA_B" {  } { { "sopc_2/synthesis/submodules/sopc_2_PORTA_B.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_PORTA_B.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_porta_a.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_porta_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_PORTA_A " "Found entity 1: sopc_2_PORTA_A" {  } { { "sopc_2/synthesis/submodules/sopc_2_PORTA_A.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_PORTA_A.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_basico2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sistema_basico2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sistema_basico2 " "Found entity 1: sistema_basico2" {  } { { "sistema_basico2.bdf" "" { Schematic "C:/intelFPGA_lite/SistBasi2_ixtopor/sistema_basico2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_teste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_teste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int4bits_7seg-comportamento " "Found design unit 1: int4bits_7seg-comportamento" {  } { { "display_teste.vhd" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/display_teste.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215553 ""} { "Info" "ISGN_ENTITY_NAME" "1 int4bits_7seg " "Found entity 1: int4bits_7seg" {  } { { "display_teste.vhd" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/display_teste.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850215553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850215553 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_2_spi.v(402) " "Verilog HDL or VHDL warning at sopc_2_spi.v(402): conditional expression evaluates to a constant" {  } { { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1508850215568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sistema_basico2 " "Elaborating entity \"sistema_basico2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508850215706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2 sopc_2:inst " "Elaborating entity \"sopc_2\" for hierarchy \"sopc_2:inst\"" {  } { { "sistema_basico2.bdf" "inst" { Schematic "C:/intelFPGA_lite/SistBasi2_ixtopor/sistema_basico2.bdf" { { 16 472 792 824 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850215722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_PORTA_A sopc_2:inst\|sopc_2_PORTA_A:porta_a " "Elaborating entity \"sopc_2_PORTA_A\" for hierarchy \"sopc_2:inst\|sopc_2_PORTA_A:porta_a\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "porta_a" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850215790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_PORTA_B sopc_2:inst\|sopc_2_PORTA_B:porta_b " "Elaborating entity \"sopc_2_PORTA_B\" for hierarchy \"sopc_2:inst\|sopc_2_PORTA_B:porta_b\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "porta_b" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850215821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_botao sopc_2:inst\|sopc_2_botao:botao " "Elaborating entity \"sopc_2_botao\" for hierarchy \"sopc_2:inst\|sopc_2_botao:botao\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "botao" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850215837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu sopc_2:inst\|sopc_2_cpu:cpu " "Elaborating entity \"sopc_2_cpu\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "cpu" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850215853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu " "Elaborating entity \"sopc_2_cpu_cpu\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu.v" "cpu" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850215886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_test_bench sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_test_bench:the_sopc_2_cpu_cpu_test_bench " "Elaborating entity \"sopc_2_cpu_cpu_test_bench\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_test_bench:the_sopc_2_cpu_cpu_test_bench\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_test_bench" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_register_bank_a_module sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a " "Elaborating entity \"sopc_2_cpu_cpu_register_bank_a_module\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "sopc_2_cpu_cpu_register_bank_a" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216107 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508850216107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850216153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850216153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_register_bank_b_module sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_b_module:sopc_2_cpu_cpu_register_bank_b " "Elaborating entity \"sopc_2_cpu_cpu_register_bank_b_module\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_b_module:sopc_2_cpu_cpu_register_bank_b\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "sopc_2_cpu_cpu_register_bank_b" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_debug sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_debug\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216323 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508850216323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_break sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_break:the_sopc_2_cpu_cpu_nios2_oci_break " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_break\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_break:the_sopc_2_cpu_cpu_nios2_oci_break\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_xbrk sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_xbrk:the_sopc_2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_xbrk:the_sopc_2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_dbrk sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dbrk:the_sopc_2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dbrk:the_sopc_2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_itrace sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_itrace:the_sopc_2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_itrace:the_sopc_2_cpu_cpu_nios2_oci_itrace\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_dtrace sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dtrace:the_sopc_2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dtrace:the_sopc_2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_td_mode sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dtrace:the_sopc_2_cpu_cpu_nios2_oci_dtrace\|sopc_2_cpu_cpu_nios2_oci_td_mode:sopc_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dtrace:the_sopc_2_cpu_cpu_nios2_oci_dtrace\|sopc_2_cpu_cpu_nios2_oci_td_mode:sopc_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "sopc_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_fifo sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_pib sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_pib:the_sopc_2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_pib\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_pib:the_sopc_2_cpu_cpu_nios2_oci_pib\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_im sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_im:the_sopc_2_cpu_cpu_nios2_oci_im " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_im\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_im:the_sopc_2_cpu_cpu_nios2_oci_im\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_avalon_reg sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_avalon_reg:the_sopc_2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"sopc_2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_avalon_reg:the_sopc_2_cpu_cpu_nios2_avalon_reg\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_ocimem sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem " "Elaborating entity \"sopc_2_cpu_cpu_nios2_ocimem\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_ociram_sp_ram_module sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"sopc_2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "sopc_2_cpu_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850216792 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508850216792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850216839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850216839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_debug_slave_wrapper sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"sopc_2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_debug_slave_tck sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sopc_2_cpu_cpu_debug_slave_tck:the_sopc_2_cpu_cpu_debug_slave_tck " "Elaborating entity \"sopc_2_cpu_cpu_debug_slave_tck\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sopc_2_cpu_cpu_debug_slave_tck:the_sopc_2_cpu_cpu_debug_slave_tck\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "the_sopc_2_cpu_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_debug_slave_sysclk sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sopc_2_cpu_cpu_debug_slave_sysclk:the_sopc_2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"sopc_2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sopc_2_cpu_cpu_debug_slave_sysclk:the_sopc_2_cpu_cpu_debug_slave_sysclk\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "the_sopc_2_cpu_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850216955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "sopc_2_cpu_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217040 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508850217040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217040 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_entrada_C sopc_2:inst\|sopc_2_entrada_C:entrada_c " "Elaborating entity \"sopc_2_entrada_C\" for hierarchy \"sopc_2:inst\|sopc_2_entrada_C:entrada_c\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "entrada_c" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_hex_0 sopc_2:inst\|sopc_2_hex_0:hex_0 " "Elaborating entity \"sopc_2_hex_0\" for hierarchy \"sopc_2:inst\|sopc_2_hex_0:hex_0\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "hex_0" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_jtag_uart sopc_2:inst\|sopc_2_jtag_uart:jtag_uart " "Elaborating entity \"sopc_2_jtag_uart\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "jtag_uart" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_jtag_uart_scfifo_w sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w " "Elaborating entity \"sopc_2_jtag_uart_scfifo_w\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "the_sopc_2_jtag_uart_scfifo_w" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "wfifo" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850217757 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508850217757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850217795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850217795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850217826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850217826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850217858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850217858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850217911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850217911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850217974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850217974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850217974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850218043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850218043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850218043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_jtag_uart_scfifo_r sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_r:the_sopc_2_jtag_uart_scfifo_r " "Elaborating entity \"sopc_2_jtag_uart_scfifo_r\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_r:the_sopc_2_jtag_uart_scfifo_r\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "the_sopc_2_jtag_uart_scfifo_r" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850218058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "sopc_2_jtag_uart_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850218412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850218444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218444 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508850218444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850218512 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850218528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850218528 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850218559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_memoria sopc_2:inst\|sopc_2_memoria:memoria " "Elaborating entity \"sopc_2_memoria\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "memoria" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850218559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_memoria.v" "the_altsyncram" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_memoria.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850218597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_memoria.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_memoria.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850218612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc_2_memoria.hex " "Parameter \"init_file\" = \"sopc_2_memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508850218612 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_memoria.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_memoria.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508850218612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aif1 " "Found entity 1: altsyncram_aif1" {  } { { "db/altsyncram_aif1.tdf" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/altsyncram_aif1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850218675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850218675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aif1 sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_aif1:auto_generated " "Elaborating entity \"altsyncram_aif1\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_aif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850218675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850219013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850219013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_aif1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_aif1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_aif1.tdf" "decode3" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/altsyncram_aif1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850219013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/mux_63b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850219076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850219076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_aif1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_aif1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_aif1.tdf" "mux2" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/altsyncram_aif1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850219076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_saida_C sopc_2:inst\|sopc_2_saida_C:saida_c " "Elaborating entity \"sopc_2_saida_C\" for hierarchy \"sopc_2:inst\|sopc_2_saida_C:saida_c\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "saida_c" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850219160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_spi sopc_2:inst\|sopc_2_spi:spi " "Elaborating entity \"sopc_2_spi\" for hierarchy \"sopc_2:inst\|sopc_2_spi:spi\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "spi" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850219176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_sw sopc_2:inst\|sopc_2_sw:sw " "Elaborating entity \"sopc_2_sw\" for hierarchy \"sopc_2:inst\|sopc_2_sw:sw\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "sw" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850219245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_sys_clk_timer sopc_2:inst\|sopc_2_sys_clk_timer:sys_clk_timer " "Elaborating entity \"sopc_2_sys_clk_timer\" for hierarchy \"sopc_2:inst\|sopc_2_sys_clk_timer:sys_clk_timer\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "sys_clk_timer" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850219261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_sysid sopc_2:inst\|sopc_2_sysid:sysid " "Elaborating entity \"sopc_2_sysid\" for hierarchy \"sopc_2:inst\|sopc_2_sysid:sysid\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "sysid" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850219296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_timer_geral sopc_2:inst\|sopc_2_timer_geral:timer_geral " "Elaborating entity \"sopc_2_timer_geral\" for hierarchy \"sopc_2:inst\|sopc_2_timer_geral:timer_geral\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "timer_geral" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850219298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_timestamp_timer sopc_2:inst\|sopc_2_timestamp_timer:timestamp_timer " "Elaborating entity \"sopc_2_timestamp_timer\" for hierarchy \"sopc_2:inst\|sopc_2_timestamp_timer:timestamp_timer\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "timestamp_timer" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850219330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_uart sopc_2:inst\|sopc_2_uart:uart " "Elaborating entity \"sopc_2_uart\" for hierarchy \"sopc_2:inst\|sopc_2_uart:uart\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "uart" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850219361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_uart_tx sopc_2:inst\|sopc_2_uart:uart\|sopc_2_uart_tx:the_sopc_2_uart_tx " "Elaborating entity \"sopc_2_uart_tx\" for hierarchy \"sopc_2:inst\|sopc_2_uart:uart\|sopc_2_uart_tx:the_sopc_2_uart_tx\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "the_sopc_2_uart_tx" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850219396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_uart_rx sopc_2:inst\|sopc_2_uart:uart\|sopc_2_uart_rx:the_sopc_2_uart_rx " "Elaborating entity \"sopc_2_uart_rx\" for hierarchy \"sopc_2:inst\|sopc_2_uart:uart\|sopc_2_uart_rx:the_sopc_2_uart_rx\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "the_sopc_2_uart_rx" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850219414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_uart_rx_stimulus_source sopc_2:inst\|sopc_2_uart:uart\|sopc_2_uart_rx:the_sopc_2_uart_rx\|sopc_2_uart_rx_stimulus_source:the_sopc_2_uart_rx_stimulus_source " "Elaborating entity \"sopc_2_uart_rx_stimulus_source\" for hierarchy \"sopc_2:inst\|sopc_2_uart:uart\|sopc_2_uart_rx:the_sopc_2_uart_rx\|sopc_2_uart_rx_stimulus_source:the_sopc_2_uart_rx_stimulus_source\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "the_sopc_2_uart_rx_stimulus_source" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850219430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_uart_regs sopc_2:inst\|sopc_2_uart:uart\|sopc_2_uart_regs:the_sopc_2_uart_regs " "Elaborating entity \"sopc_2_uart_regs\" for hierarchy \"sopc_2:inst\|sopc_2_uart:uart\|sopc_2_uart_regs:the_sopc_2_uart_regs\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "the_sopc_2_uart_regs" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850219446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_watchdog_timer sopc_2:inst\|sopc_2_watchdog_timer:watchdog_timer " "Elaborating entity \"sopc_2_watchdog_timer\" for hierarchy \"sopc_2:inst\|sopc_2_watchdog_timer:watchdog_timer\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "watchdog_timer" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850219461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sopc_2_mm_interconnect_0\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "mm_interconnect_0" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850219499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "memoria_s1_translator" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:porta_a_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:porta_a_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "porta_a_s1_translator" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:saida_c_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:saida_c_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "saida_c_s1_translator" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router:router " "Elaborating entity \"sopc_2_mm_interconnect_0_router\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router:router\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 5950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_default_decode sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router:router\|sopc_2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sopc_2_mm_interconnect_0_router_default_decode\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router:router\|sopc_2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_001 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"sopc_2_mm_interconnect_0_router_001\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_001:router_001\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 5966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_001_default_decode sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_001:router_001\|sopc_2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"sopc_2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_001:router_001\|sopc_2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_002 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sopc_2_mm_interconnect_0_router_002\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_002:router_002\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 5982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_002_default_decode sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_002:router_002\|sopc_2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sopc_2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_002:router_002\|sopc_2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_006 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"sopc_2_mm_interconnect_0_router_006\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_006:router_006\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "router_006" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 6046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850220980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_006_default_decode sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_006:router_006\|sopc_2_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"sopc_2_mm_interconnect_0_router_006_default_decode\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_006:router_006\|sopc_2_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_cmd_demux sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sopc_2_mm_interconnect_0_cmd_demux\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 6461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_cmd_demux_001 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"sopc_2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 6496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_cmd_mux sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sopc_2_mm_interconnect_0_cmd_mux\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 6519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_cmd_mux_004 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"sopc_2_mm_interconnect_0_cmd_mux_004\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 6605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_rsp_demux sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sopc_2_mm_interconnect_0_rsp_demux\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 6917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_rsp_demux_004 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"sopc_2_mm_interconnect_0_rsp_demux_004\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_rsp_mux sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sopc_2_mm_interconnect_0_rsp_mux\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_rsp_mux_001 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"sopc_2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_avalon_st_adapter sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sopc_2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_irq_mapper sopc_2:inst\|sopc_2_irq_mapper:irq_mapper " "Elaborating entity \"sopc_2_irq_mapper\" for hierarchy \"sopc_2:inst\|sopc_2_irq_mapper:irq_mapper\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "irq_mapper" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 1077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sopc_2:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sopc_2:inst\|altera_reset_controller:rst_controller\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "rst_controller" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc_2:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc_2:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc_2:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc_2:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850221804 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1508850224757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.10.24.11:03:50 Progress: Loading sldcde35d92/alt_sld_fab_wrapper_hw.tcl " "2017.10.24.11:03:50 Progress: Loading sldcde35d92/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850230019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850233088 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850233351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850235462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850235625 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850235779 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850235963 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850235963 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850235963 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1508850236685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcde35d92/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/ip/sldcde35d92/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850237071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850237071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850237187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850237187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850237187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850237187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850237287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850237287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850237419 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850237419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850237419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508850237519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850237519 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1508850245024 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 44 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_hex_0.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_hex_0.v" 58 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v" 132 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v" 243 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 61 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v" 253 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_timer_geral.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timer_geral.v" 179 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 352 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2878 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 3896 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 3500 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 398 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 42 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 43 -1 0 } } { "sopc_2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" 161 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" "" { Text "C:/intelFPGA_lite/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1508850245245 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1508850245245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850247820 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "207 " "207 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508850250959 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/SistBasi2_ixtopor/output_files/sistema_basico2.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/SistBasi2_ixtopor/output_files/sistema_basico2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850252069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508850255397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508850255397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3826 " "Implemented 3826 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508850255898 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508850255898 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1508850255898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3560 " "Implemented 3560 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508850255898 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1508850255898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508850255898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "867 " "Peak virtual memory: 867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508850256014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 24 11:04:16 2017 " "Processing ended: Tue Oct 24 11:04:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508850256014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508850256014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508850256014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508850256014 ""}
