{
	"author": [
		"Mustafa Badaroglu",
		"Kris Tiri",
		"St√©phane Donnay",
		"Piet Wambacq",
		"Hugo De Man",
		"Ingrid Verbauwhede",
		"Georges G. E. Gielen"
	],
	"booktitle": "Proceedings of the 39th Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2002",
	"dblpkey": "conf/dac/BadarogluTDWMVG02",
	"doi": "10.1145/513918.514021",
	"ee": "http://doi.acm.org/10.1145/513918.514021",
	"pages": "399-404",
	"publisher": "ACM",
	"stemmed": [
		"clock",
		"tree",
		"optim",
		"in",
		"synchron",
		"cmos",
		"digit",
		"circuit",
		"for",
		"substrat",
		"nois",
		"reduct",
		"use",
		"fold",
		"of",
		"suppli",
		"current",
		"transient"
	],
	"tag": [
		"optimisation",
		"reduction",
		"using"
	],
	"title": "Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2002
}