//Verilog code
module jk_flipflop(
    input clk,
    input J,
    input K,
    output reg Q
);

always @(posedge clk)
begin
    case ({J,K})
        2'b00: Q <= Q;    // No Change
        2'b01: Q <= 0;    // Reset
        2'b10: Q <= 1;    // Set
        2'b11: Q <= ~Q;   // Toggle
    endcase
end

endmodule








