--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml kcpsm3_int_test.twx kcpsm3_int_test.ncd -o
kcpsm3_int_test.twr kcpsm3_int_test.pcf

Design file:              kcpsm3_int_test.ncd
Physical constraint file: kcpsm3_int_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
interrupt_event|    1.010(R)|      SLOW  |   -0.520(R)|      SLOW  |clk_BUFGP         |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
counter<0>  |         6.670(R)|      SLOW  |         3.389(R)|      FAST  |clk_BUFGP         |   0.000|
counter<1>  |         6.694(R)|      SLOW  |         3.416(R)|      FAST  |clk_BUFGP         |   0.000|
counter<2>  |         6.948(R)|      SLOW  |         3.573(R)|      FAST  |clk_BUFGP         |   0.000|
counter<3>  |         6.720(R)|      SLOW  |         3.439(R)|      FAST  |clk_BUFGP         |   0.000|
counter<4>  |         6.948(R)|      SLOW  |         3.553(R)|      FAST  |clk_BUFGP         |   0.000|
counter<5>  |         6.948(R)|      SLOW  |         3.553(R)|      FAST  |clk_BUFGP         |   0.000|
counter<6>  |         6.559(R)|      SLOW  |         3.352(R)|      FAST  |clk_BUFGP         |   0.000|
counter<7>  |         6.559(R)|      SLOW  |         3.352(R)|      FAST  |clk_BUFGP         |   0.000|
waveforms<0>|         6.569(R)|      SLOW  |         3.370(R)|      FAST  |clk_BUFGP         |   0.000|
waveforms<1>|         6.629(R)|      SLOW  |         3.378(R)|      FAST  |clk_BUFGP         |   0.000|
waveforms<2>|         6.629(R)|      SLOW  |         3.378(R)|      FAST  |clk_BUFGP         |   0.000|
waveforms<3>|         6.519(R)|      SLOW  |         3.332(R)|      FAST  |clk_BUFGP         |   0.000|
waveforms<4>|         6.810(R)|      SLOW  |         3.521(R)|      FAST  |clk_BUFGP         |   0.000|
waveforms<5>|         6.642(R)|      SLOW  |         3.391(R)|      FAST  |clk_BUFGP         |   0.000|
waveforms<6>|         6.699(R)|      SLOW  |         3.474(R)|      FAST  |clk_BUFGP         |   0.000|
waveforms<7>|         6.532(R)|      SLOW  |         3.345(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.295|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Sep 25 10:25:55 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4576 MB



