// Seed: 2626970617
module module_0;
  always begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        begin : LABEL_0
          id_1 <= 1;
        end
      end
    end
  end
  assign module_1.type_3 = 0;
  always id_2 = id_2;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 ();
  assign id_2 = id_1;
  assign id_1 = -1 % -1;
  assign id_1 = id_1;
endmodule
module module_2 #(
    parameter id_10 = 32'd60
) (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    output logic id_4,
    input tri0 id_5,
    output wand id_6,
    input uwire id_7,
    output supply0 id_8
);
  assign id_3 = 1;
  assign id_8 = 1'd0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_4 = 1'b0;
  defparam id_10 = -1 - -1'b0;
  initial id_4 <= 1;
  always @(posedge id_1) id_6 = id_0;
endmodule
