

================================================================
== Vitis HLS Report for 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1'
================================================================
* Date:           Wed Mar 27 22:51:16 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.880 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.88>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axisHBMout_V_last_V, i32 %axisHBMout_V_strb_V, i32 %axisHBMout_V_keep_V, i256 %axisHBMout_V_data_V, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axisHBMin_V_last_V, i32 %axisHBMin_V_strb_V, i32 %axisHBMin_V_keep_V, i256 %axisHBMin_V_data_V, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 7 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../rtl_kernel_wizard_0_cmodel.cpp:29]   --->   Operation 8 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = read i321 @_ssdm_op_Read.axis.volatile.i256P0A.i32P0A.i32P0A.i1P0A, i256 %axisHBMin_V_data_V, i32 %axisHBMin_V_keep_V, i32 %axisHBMin_V_strb_V, i1 %axisHBMin_V_last_V"   --->   Operation 9 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i321 %empty"   --->   Operation 10 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i321 %empty"   --->   Operation 11 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i321 %empty"   --->   Operation 12 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i256 %tmp_data_V"   --->   Operation 13 'trunc' 'trunc_ln674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.88ns)   --->   "%add_ln232 = add i32 %trunc_ln674, i32 1"   --->   Operation 14 'add' 'add_ln232' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_data_V, i32 32, i32 63"   --->   Operation 15 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%add_ln232_1 = add i32 %p_Result_s, i32 1"   --->   Operation 16 'add' 'add_ln232_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_data_V, i32 64, i32 95"   --->   Operation 17 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.88ns)   --->   "%add_ln232_2 = add i32 %p_Result_2, i32 1"   --->   Operation 18 'add' 'add_ln232_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_data_V, i32 96, i32 127"   --->   Operation 19 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.88ns)   --->   "%add_ln232_3 = add i32 %p_Result_3, i32 1"   --->   Operation 20 'add' 'add_ln232_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_data_V, i32 128, i32 159"   --->   Operation 21 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%add_ln232_4 = add i32 %p_Result_1, i32 1"   --->   Operation 22 'add' 'add_ln232_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_data_V, i32 160, i32 191"   --->   Operation 23 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.88ns)   --->   "%add_ln232_5 = add i32 %p_Result_4, i32 1"   --->   Operation 24 'add' 'add_ln232_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_data_V, i32 192, i32 223"   --->   Operation 25 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.88ns)   --->   "%add_ln232_6 = add i32 %p_Result_6, i32 1"   --->   Operation 26 'add' 'add_ln232_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_data_V, i32 224, i32 255"   --->   Operation 27 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.88ns)   --->   "%add_ln232_7 = add i32 %p_Result_7, i32 1"   --->   Operation 28 'add' 'add_ln232_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln232_7, i32 %add_ln232_6, i32 %add_ln232_5, i32 %add_ln232_4, i32 %add_ln232_3, i32 %add_ln232_2, i32 %add_ln232_1, i32 %add_ln232"   --->   Operation 29 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i256P0A.i32P0A.i32P0A.i1P0A, i256 %axisHBMout_V_data_V, i32 %axisHBMout_V_keep_V, i32 %axisHBMout_V_strb_V, i1 %axisHBMout_V_last_V, i256 %p_0, i32 %tmp_keep_V, i32 0, i1 %tmp_last_V"   --->   Operation 30 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %tmp_last_V, void %while.body.i, void %while.body.i38.preheader.exitStub" [../rtl_kernel_wizard_0_cmodel.cpp:96]   --->   Operation 31 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (tmp_last_V)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.88ns
The critical path consists of the following:
	axis read operation ('empty') on port 'axisHBMin_V_data_V' [15]  (0 ns)
	'add' operation ('add_ln232') [20]  (0.88 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
