$date
	Sat Sep 12 12:53:40 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module nand_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module dut_df $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#100
1!
0#
0"
#200
1#
#300
0#
1"
#400
0!
1#
#500
