\begin{thebibliography}{99}
  \bibitem{huang2006}
    Wei Huang, Shougata Ghosh, Siva Velusamy, Karthik Sankaranarayanan, Kevin Skadron, and Mircea R. Stan,
    ``HotSpot: A Compact Thermal Modeling Methodology for Early-Stage VLSI Design,''
    \emph{IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
    vol.~14, No.~5, pages 501--513, May 2006.

  \bibitem{rao2008}
    Ravishankar Rao,
    ``Fast and Accurate Techniques for Early Design Space Exploration and Dynamic Thermal Management of Multi-Core Processors,''
    \emph{Arizona State University},
    2008.

  \bibitem{stoer2002}
    Josef Stoer and Roland Bulirsch,
    ``Introduction to Numerical Analysis,''
    \emph{Springer-Verlag, New York},
    third edition, 2002.

  \bibitem{xiang2010}
    Yun Xiang, Thidapat Chantem, Robert P. Dick, X. Sharon Hu, Li Shang,
    ``System-Level Reliability Modeling for MPSoCs,''
    \emph{CODES+ISSS'10},
    October 2010.

  \bibitem{liu2007}
    Yongpan Liu, Robert P. Dick, Li Shang, Huazhong Yang,
    ``Accurate Temperature-Dependent Integrated Circuit Leakage Power Estimation is Easy,''
    \emph{DATE'07},
    2007.

  \bibitem{schmitz2004}
    Marcus T. Schmitz, Bashir M. Al-Hashimi, Petru Eles,
    ``System-Level Design Techniques for Energy-Efficient Embedded Systems,''
    \emph{Kluwer Academic Publishers},
    2004.

  \bibitem{coskun2006}
    Ayse Kivilcim Coskun, Tajana Simunic Rosing, Kresimir Mihic, Giovanni De Micheli, and Yusuf Leblebici,
    ``Analysis and Optimization of MPSoC Reliability,''
    \emph{Journal of Low Power Electronics},
    vol.~2, pages 56â€“-69, 2006.

  \bibitem{hieu2004}
    Nguyen Van Hieu,
    ``Multilevel Interconnect Reliability,''
    \emph{Universiteit of Twente},
    2004.

  \bibitem{jedec2010}
    JEDEC Solid State Technology Association,
    ``Failure Mechanisms and Models for Semiconductor Devices,''
    \emph{JEDEC Publication},
    November 2010.

  \bibitem{mihic2004}
  Kresimir Mihic, Tajana Simunic and Giovanni De Micheli,
  ``Reliability and Power Management of Integrated Systems,''
  \emph{IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  vol.~15, No.4, pages 391--403, April 2004.

  \bibitem{simunic2005}
  T. Simunic, K. Mihic, G. De Micheli,
  ``Optimization of Reliability and Power Consumption in Systems on a Chip,''
  2005.

  \bibitem{lu2004}
  Zhijian Lu, Wei Huang, Shougata Ghosh, John Lach, Mircea Stan, Kevin Skadron,
  ``Analysis of Temporal and Spatial Temperature Gradients for IC Reliability,''
  March 2004.

\end{thebibliography}
