Day -2 of the learning is how to do verilog coding  in different problem statement in HDLbits and its the basics.
>>Step one
![Screenshot (248)](https://github.com/user-attachments/assets/dbb6ce1c-1cf7-45ae-9371-8e6bdb6aec49)
>>simulation results for Step one
![Screenshot (247)](https://github.com/user-attachments/assets/136b9fb4-06fd-4070-8101-0ff572ef89d2)
>>Zero
![Screenshot (249)](https://github.com/user-attachments/assets/64364a1d-3811-4726-b041-3e71502ef884)
>>simulation results for Zero
![Screenshot (250)](https://github.com/user-attachments/assets/714dfa58-c768-42f5-9616-e62d310dc1c2)
>>wire
![Screenshot (252)](https://github.com/user-attachments/assets/78d6e82d-ff80-471f-aa04-dad0de23a68e)
>>simulation reults for wire
![Screenshot (251)](https://github.com/user-attachments/assets/46198d55-350f-4ada-8cc0-71058d129c49)
>>wire4
![Screenshot (254)](https://github.com/user-attachments/assets/ec4aba3a-0d98-42c1-97a6-f6883b5cf025)
>>simulation results for wire 4
![Screenshot (253)](https://github.com/user-attachments/assets/3b14b73e-bc04-4745-9ddc-79f19034491e)

