// Seed: 1976874957
module module_0 (
    output tri   id_0,
    input  tri   id_1,
    input  uwire id_2,
    output tri1  id_3,
    input  wor   id_4
);
  tri id_6;
  assign id_0 = 1;
  assign id_0 = 1;
  assign module_1.id_16 = 0;
  id_7 :
  assert property (@(negedge 1'h0) 1 === 1'b0 == 1) if (1'b0) id_0 = 'h0;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output tri1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    id_18,
    output tri1 id_5,
    output logic id_6,
    input tri0 id_7,
    input wand id_8,
    input supply1 id_9,
    output supply1 id_10,
    output supply1 id_11,
    input wand id_12,
    output wire id_13,
    input uwire id_14,
    input logic id_15,
    input uwire id_16
);
  module_0 modCall_1 (
      id_4,
      id_16,
      id_0,
      id_2,
      id_8
  );
  final
    if (1) $display;
    else id_6 <= {id_18, 1'd0, -1, -1'b0, id_9 ? id_15 : 1};
  generate
    assign id_5 = 1'h0;
  endgenerate
endmodule
