<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Octeon PCI Driver: octeon_config.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>octeon_config.h</h1><a href="octeon__config_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00002"></a>00002 
<a name="l00003"></a>00003 <span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment">/*! \file  octeon_config.h </span>
<a name="l00005"></a>00005 <span class="comment">    \brief Host Driver: Configuration data structures for the host driver.</span>
<a name="l00006"></a>00006 <span class="comment">*/</span>
<a name="l00007"></a>00007 
<a name="l00008"></a>00008 
<a name="l00009"></a>00009 <span class="preprocessor">#ifndef __OCTEON_CONFIG_H__</span>
<a name="l00010"></a>00010 <span class="preprocessor"></span><span class="preprocessor">#define __OCTEON_CONFIG_H__</span>
<a name="l00011"></a>00011 <span class="preprocessor"></span>
<a name="l00012"></a>00012 
<a name="l00013"></a>00013 
<a name="l00014"></a>00014 <span class="comment">/* For CN58XX, the PCI bus speed is auto-detected. For CN3XXX, the driver</span>
<a name="l00015"></a>00015 <span class="comment">   uses the value set here as the bus speed. */</span>
<a name="l00016"></a>00016 <span class="preprocessor">#define OCTEON_PCI_BUS_HZ            133</span>
<a name="l00017"></a>00017 <span class="preprocessor"></span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="comment">/*--------------------------CONFIG VALUES------------------------*/</span>
<a name="l00021"></a>00021 <span class="comment">/*</span>
<a name="l00022"></a>00022 <span class="comment">    The following variables affect the way the driver data structures </span>
<a name="l00023"></a>00023 <span class="comment">    are generated for Octeon devices.</span>
<a name="l00024"></a>00024 <span class="comment">    They can be modified.</span>
<a name="l00025"></a>00025 <span class="comment">*/</span>
<a name="l00026"></a>00026 
<a name="l00027"></a>00027 <span class="comment">/*  Maximum no. of octeon devices that the driver can support. */</span>
<a name="l00028"></a>00028 <span class="preprocessor">#define   MAX_OCTEON_DEVICES           4</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span>
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 <span class="preprocessor">#define   CN3XXX_MAX_INPUT_QUEUES      4</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#define   CN3XXX_MAX_OUTPUT_QUEUES     4</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span>
<a name="l00034"></a>00034 <span class="preprocessor">#define   CN56XX_MAX_INPUT_QUEUES      32</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span><span class="preprocessor">#define   CN56XX_MAX_OUTPUT_QUEUES     32</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span>
<a name="l00037"></a>00037 <span class="preprocessor">#define   CN63XX_MAX_INPUT_QUEUES      32</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span><span class="preprocessor">#define   CN63XX_MAX_OUTPUT_QUEUES     32</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span>
<a name="l00040"></a>00040 <span class="preprocessor">#define   CN66XX_MAX_INPUT_QUEUES      32</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define   CN66XX_MAX_OUTPUT_QUEUES     32</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span>
<a name="l00043"></a>00043 <span class="preprocessor">#define   CN68XX_MAX_INPUT_QUEUES      32</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#define   CN68XX_MAX_OUTPUT_QUEUES     32</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="preprocessor">#define   OCTEON_CONFIG_TYPE_DEFAULT          1</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define   OCTEON_CONFIG_TYPE_CN3XXX_CUSTOM    2</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#define   OCTEON_CONFIG_TYPE_CN56XX_CUSTOM    3</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define   OCTEON_CONFIG_TYPE_CN63XX_CUSTOM    4</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">#define   OCTEON_CONFIG_TYPE_CN66XX_CUSTOM    5</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define   OCTEON_CONFIG_TYPE_CN68XX_CUSTOM    6</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 <span class="comment"></span>
<a name="l00057"></a>00057 <span class="comment">/** Structure for global configuration attributes that are common across</span>
<a name="l00058"></a>00058 <span class="comment">    all Octeon processors. */</span>
<a name="l00059"></a><a class="code" href="structocteon__common__config__t.html">00059</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00060"></a>00060 <span class="comment"></span>
<a name="l00061"></a>00061 <span class="comment">    /** Number of Input queues (usually 4). */</span>
<a name="l00062"></a><a class="code" href="structocteon__common__config__t.html#9e3ab6ee8cd7ef9eb59bdda0beeb71e1">00062</a>     uint16_t   num_iqs;
<a name="l00063"></a>00063 <span class="comment"></span>
<a name="l00064"></a>00064 <span class="comment">    /** Number of Output queues (usually 4) */</span>
<a name="l00065"></a><a class="code" href="structocteon__common__config__t.html#1521afd72c812900a8a9ff0b3ff223b0">00065</a>     uint16_t   num_oqs;
<a name="l00066"></a>00066 <span class="comment"></span>
<a name="l00067"></a>00067 <span class="comment">    /** Pending list size (usually set to the sum of the size of all Input</span>
<a name="l00068"></a>00068 <span class="comment">        queues) */</span>
<a name="l00069"></a><a class="code" href="structocteon__common__config__t.html#438f84303d929e3a6bcf22a0e8317f3e">00069</a>     uint32_t   pending_list_size;
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 } <a class="code" href="structocteon__common__config__t.html">octeon_common_config_t</a>;
<a name="l00072"></a>00072 
<a name="l00073"></a>00073 
<a name="l00074"></a>00074 
<a name="l00075"></a>00075 <span class="comment"></span>
<a name="l00076"></a>00076 <span class="comment">/** Structure to define the configuration attributes for each Input queue.</span>
<a name="l00077"></a>00077 <span class="comment">    Applicable to all Octeon processors */</span>
<a name="l00078"></a><a class="code" href="structocteon__iq__config__t.html">00078</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00079"></a>00079 <span class="comment"></span>
<a name="l00080"></a>00080 <span class="comment">    /** Size of the Input queue (number of commands) */</span>
<a name="l00081"></a><a class="code" href="structocteon__iq__config__t.html#d183d452962a400f6e2ba27bf7786a58">00081</a>     uint32_t   num_descs;
<a name="l00082"></a>00082 <span class="comment"></span>
<a name="l00083"></a>00083 <span class="comment">    /** Command size - 32 or 64 bytes */</span>
<a name="l00084"></a><a class="code" href="structocteon__iq__config__t.html#944260c090ea340bf5a8fb5371bd5e15">00084</a>     uint32_t   instr_type;
<a name="l00085"></a>00085 <span class="comment"></span>
<a name="l00086"></a>00086 <span class="comment">    /** Minimum number of commands pending to be posted to Octeon before driver</span>
<a name="l00087"></a>00087 <span class="comment">        hits the Input queue doorbell. */</span>
<a name="l00088"></a><a class="code" href="structocteon__iq__config__t.html#676191be6b8eaa0c77171ba230472b62">00088</a>     uint32_t   db_min;
<a name="l00089"></a>00089 <span class="comment"></span>
<a name="l00090"></a>00090 <span class="comment">    /** Minimum ticks to wait before checking for pending instructions. */</span>
<a name="l00091"></a><a class="code" href="structocteon__iq__config__t.html#5f7d34080723d78d015ac02236d6b85c">00091</a>     uint32_t   db_timeout;
<a name="l00092"></a>00092 
<a name="l00093"></a>00093 } <a class="code" href="structocteon__iq__config__t.html">octeon_iq_config_t</a>;
<a name="l00094"></a>00094 
<a name="l00095"></a>00095 
<a name="l00096"></a>00096 
<a name="l00097"></a>00097 
<a name="l00098"></a>00098 
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 
<a name="l00101"></a>00101 
<a name="l00102"></a>00102 <span class="comment"></span>
<a name="l00103"></a>00103 <span class="comment">/** Structure to define configuration attributes for each Output queue</span>
<a name="l00104"></a>00104 <span class="comment">    in the CN38XX/CN58XX Octeon processors. */</span>
<a name="l00105"></a><a class="code" href="structcn3xxx__oq__config__t.html">00105</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00106"></a>00106 <span class="comment"></span>
<a name="l00107"></a>00107 <span class="comment">    /** Size of Output queue (number of descriptors) */</span>
<a name="l00108"></a><a class="code" href="structcn3xxx__oq__config__t.html#49b6076136779445feb63d3fe0228b49">00108</a>     uint32_t   num_descs;
<a name="l00109"></a>00109 <span class="comment"></span>
<a name="l00110"></a>00110 <span class="comment">    /** Size of buffer in this Output queue. */</span>
<a name="l00111"></a><a class="code" href="structcn3xxx__oq__config__t.html#5087210b45a3d92b345f3c0859291e42">00111</a>     uint32_t   buf_size;
<a name="l00112"></a>00112 <span class="comment"></span>
<a name="l00113"></a>00113 <span class="comment">    /** If set, the Output queue uses info-pointer mode. (Default: 1 ) */</span>
<a name="l00114"></a><a class="code" href="structcn3xxx__oq__config__t.html#6e157b5542ee236f8fabac73d7a12d63">00114</a>     uint32_t   info_ptr;
<a name="l00115"></a>00115 <span class="comment"></span>
<a name="l00116"></a>00116 <span class="comment">    /** Number of packets to be processed by driver tasklet every invocation</span>
<a name="l00117"></a>00117 <span class="comment">        for this Output queue. */</span>
<a name="l00118"></a><a class="code" href="structcn3xxx__oq__config__t.html#dbee4e005ccbd92ecb3ee4bc217620cb">00118</a>     uint32_t   pkts_per_intr;
<a name="l00119"></a>00119 <span class="comment"></span>
<a name="l00120"></a>00120 <span class="comment">    /** Interrupt Coalescing (Packet Count). Octeon will interrupt the host</span>
<a name="l00121"></a>00121 <span class="comment">        only if it sent as many packets as specified by this field. The driver</span>
<a name="l00122"></a>00122 <span class="comment">        usually does not use packet count interrupt coalescing. */</span>
<a name="l00123"></a><a class="code" href="structcn3xxx__oq__config__t.html#3ae1e99b825759d687bc6c2370acdeb7">00123</a>     uint32_t   intr_pkt;
<a name="l00124"></a>00124 <span class="comment"></span>
<a name="l00125"></a>00125 <span class="comment">    /** Interrupt Coalescing (Time Interval). Octeon will interrupt the host</span>
<a name="l00126"></a>00126 <span class="comment">        if atleast one packet was sent in the time interval specified by this</span>
<a name="l00127"></a>00127 <span class="comment">        field. The driver uses time interval interrupt coalescing by default.</span>
<a name="l00128"></a>00128 <span class="comment">        The time is specified in microseconds. */</span>
<a name="l00129"></a><a class="code" href="structcn3xxx__oq__config__t.html#06e5e8dac2fb303e31f1fd2871971d1a">00129</a>     uint32_t   intr_time;
<a name="l00130"></a>00130 <span class="comment"></span>
<a name="l00131"></a>00131 <span class="comment">    /** The number of buffers that were consumed during packet processing by</span>
<a name="l00132"></a>00132 <span class="comment">        the driver on this Output queue before the driver attempts to replenish</span>
<a name="l00133"></a>00133 <span class="comment">        the descriptor ring with new buffers. */</span>
<a name="l00134"></a><a class="code" href="structcn3xxx__oq__config__t.html#6c315b2c1de23d1225ad2b392afb555d">00134</a>     uint32_t   refill_threshold;
<a name="l00135"></a>00135 
<a name="l00136"></a>00136 } <a class="code" href="structcn3xxx__oq__config__t.html">cn3xxx_oq_config_t</a>;
<a name="l00137"></a>00137 
<a name="l00138"></a>00138 
<a name="l00139"></a>00139 
<a name="l00140"></a>00140 
<a name="l00141"></a>00141 <span class="comment"></span>
<a name="l00142"></a>00142 <span class="comment">/** Structure to define configuration attributes for each Output queue</span>
<a name="l00143"></a>00143 <span class="comment">    in the CN56XX Octeon processors. */</span>
<a name="l00144"></a><a class="code" href="structcn56xx__oq__config__t.html">00144</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00145"></a>00145 <span class="comment"></span>
<a name="l00146"></a>00146 <span class="comment">    /** Size of Output queue (number of descriptors) */</span>
<a name="l00147"></a><a class="code" href="structcn56xx__oq__config__t.html#fed3849f86477e031a233d9697113033">00147</a>     uint32_t   num_descs;
<a name="l00148"></a>00148 <span class="comment"></span>
<a name="l00149"></a>00149 <span class="comment">    /** If set, the Output queue uses info-pointer mode. (Default: 1 ) */</span>
<a name="l00150"></a><a class="code" href="structcn56xx__oq__config__t.html#d6899a631228e44f8fa60d56d050f309">00150</a>     uint32_t   info_ptr;
<a name="l00151"></a>00151 <span class="comment"></span>
<a name="l00152"></a>00152 <span class="comment">    /** Number of packets to be processed by driver tasklet every invocation</span>
<a name="l00153"></a>00153 <span class="comment">        for this Output queue. */</span>
<a name="l00154"></a><a class="code" href="structcn56xx__oq__config__t.html#aae6757ba52aba6a031feae10881ec8f">00154</a>     uint32_t   pkts_per_intr;
<a name="l00155"></a>00155 <span class="comment"></span>
<a name="l00156"></a>00156 <span class="comment">    /** The number of buffers that were consumed during packet processing by</span>
<a name="l00157"></a>00157 <span class="comment">        the driver on this Output queue before the driver attempts to replenish</span>
<a name="l00158"></a>00158 <span class="comment">        the descriptor ring with new buffers. */</span>
<a name="l00159"></a><a class="code" href="structcn56xx__oq__config__t.html#c98e88621b34ad73020fd18732172c78">00159</a>     uint32_t   refill_threshold;
<a name="l00160"></a>00160 
<a name="l00161"></a>00161 } <a class="code" href="structcn56xx__oq__config__t.html">cn56xx_oq_config_t</a>;
<a name="l00162"></a>00162 
<a name="l00163"></a>00163 
<a name="l00164"></a>00164 <span class="comment"></span>
<a name="l00165"></a>00165 <span class="comment">/** Structure to define configuration attributes for each Output queue</span>
<a name="l00166"></a>00166 <span class="comment">    in the CN63XX &amp; CN68XX Octeon processors. */</span>
<a name="l00167"></a><a class="code" href="structcn6xxx__oq__config.html">00167</a> <span class="keyword">struct </span><a class="code" href="structcn6xxx__oq__config.html">cn6xxx_oq_config</a> {
<a name="l00168"></a>00168 <span class="comment"></span>
<a name="l00169"></a>00169 <span class="comment">    /** Size of Output queue (number of descriptors) */</span>
<a name="l00170"></a><a class="code" href="structcn6xxx__oq__config.html#f08fb0d71a1c2ab6826e35ba508862b4">00170</a>     uint32_t   <a class="code" href="structcn6xxx__oq__config.html#f08fb0d71a1c2ab6826e35ba508862b4">num_descs</a>;
<a name="l00171"></a>00171 <span class="comment"></span>
<a name="l00172"></a>00172 <span class="comment">    /** If set, the Output queue uses info-pointer mode. (Default: 1 ) */</span>
<a name="l00173"></a><a class="code" href="structcn6xxx__oq__config.html#e60b1823df78e0bea4cdcb0afdd5d018">00173</a>     uint32_t   <a class="code" href="structcn6xxx__oq__config.html#e60b1823df78e0bea4cdcb0afdd5d018">info_ptr</a>;
<a name="l00174"></a>00174 <span class="comment"></span>
<a name="l00175"></a>00175 <span class="comment">    /** Output queue buffer size */</span>
<a name="l00176"></a><a class="code" href="structcn6xxx__oq__config.html#090bde568e3e252c33cb17b00618beac">00176</a>     uint32_t   <a class="code" href="structcn6xxx__oq__config.html#090bde568e3e252c33cb17b00618beac">buf_size</a>;
<a name="l00177"></a>00177 <span class="comment"></span>
<a name="l00178"></a>00178 <span class="comment">    /** Number of packets to be processed by driver tasklet every invocation</span>
<a name="l00179"></a>00179 <span class="comment">        for this Output queue. */</span>
<a name="l00180"></a><a class="code" href="structcn6xxx__oq__config.html#4dea9c328264ba97d3630b51e489435b">00180</a>     uint32_t   <a class="code" href="structcn6xxx__oq__config.html#4dea9c328264ba97d3630b51e489435b">pkts_per_intr</a>;
<a name="l00181"></a>00181 <span class="comment"></span>
<a name="l00182"></a>00182 <span class="comment">    /** The number of buffers that were consumed during packet processing by</span>
<a name="l00183"></a>00183 <span class="comment">        the driver on this Output queue before the driver attempts to replenish</span>
<a name="l00184"></a>00184 <span class="comment">        the descriptor ring with new buffers. */</span>
<a name="l00185"></a><a class="code" href="structcn6xxx__oq__config.html#f0d2dfa2e559b0fab42e6bee899254ce">00185</a>     uint32_t   <a class="code" href="structcn6xxx__oq__config.html#f0d2dfa2e559b0fab42e6bee899254ce">refill_threshold</a>;
<a name="l00186"></a>00186 
<a name="l00187"></a>00187 } ;
<a name="l00188"></a>00188 
<a name="l00189"></a>00189 
<a name="l00190"></a><a class="code" href="octeon__config_8h.html#86647b30b3b5b5c9b3567cf6bb29c5b6">00190</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structcn6xxx__oq__config.html">cn6xxx_oq_config</a>    <a class="code" href="octeon__config_8h.html#86647b30b3b5b5c9b3567cf6bb29c5b6">cn63xx_oq_config_t</a>;
<a name="l00191"></a><a class="code" href="octeon__config_8h.html#0738e9f6a753af245a492bfad8c59671">00191</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structcn6xxx__oq__config.html">cn6xxx_oq_config</a>    <a class="code" href="octeon__config_8h.html#0738e9f6a753af245a492bfad8c59671">cn66xx_oq_config_t</a>;
<a name="l00192"></a><a class="code" href="octeon__config_8h.html#6675f845be1a7d59c49f332882677bc6">00192</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structcn6xxx__oq__config.html">cn6xxx_oq_config</a>    <a class="code" href="octeon__config_8h.html#6675f845be1a7d59c49f332882677bc6">cn68xx_oq_config_t</a>;
<a name="l00193"></a>00193 
<a name="l00194"></a>00194 
<a name="l00195"></a>00195 
<a name="l00196"></a>00196 
<a name="l00197"></a>00197 <span class="comment"></span>
<a name="l00198"></a>00198 <span class="comment">/** Structure to define the configuration for CN38XX/CN58XX Octeon processors.*/</span>
<a name="l00199"></a><a class="code" href="structcn3xxx__config__t.html">00199</a> <span class="keyword">typedef</span>  <span class="keyword">struct </span>{
<a name="l00200"></a>00200 <span class="comment"></span>
<a name="l00201"></a>00201 <span class="comment">    /** Common attributes. */</span>
<a name="l00202"></a><a class="code" href="structcn3xxx__config__t.html#9605a669c7f1afd0d173ec55ffe8cd9c">00202</a>     <a class="code" href="structocteon__common__config__t.html">octeon_common_config_t</a>   c;
<a name="l00203"></a>00203 <span class="comment"></span>
<a name="l00204"></a>00204 <span class="comment">    /** Input Queue attributes. */</span>
<a name="l00205"></a><a class="code" href="structcn3xxx__config__t.html#acc6cefd0e19dcfeccfbc7d9a2346808">00205</a>     <a class="code" href="structocteon__iq__config__t.html">octeon_iq_config_t</a>       iq[CN3XXX_MAX_INPUT_QUEUES];
<a name="l00206"></a>00206 <span class="comment"></span>
<a name="l00207"></a>00207 <span class="comment">    /** Output Queue attributes. */</span>
<a name="l00208"></a><a class="code" href="structcn3xxx__config__t.html#3786dda4e989a39d89a74394b73b4e28">00208</a>     <a class="code" href="structcn3xxx__oq__config__t.html">cn3xxx_oq_config_t</a>       oq[CN3XXX_MAX_OUTPUT_QUEUES];
<a name="l00209"></a>00209 
<a name="l00210"></a>00210 } <a class="code" href="structcn3xxx__config__t.html">cn3xxx_config_t</a>;
<a name="l00211"></a>00211 
<a name="l00212"></a>00212 
<a name="l00213"></a>00213 
<a name="l00214"></a>00214 
<a name="l00215"></a>00215 
<a name="l00216"></a>00216 <span class="comment"></span>
<a name="l00217"></a>00217 <span class="comment">/** Structure to define the configuration for CN56XX Octeon processors. */</span>
<a name="l00218"></a><a class="code" href="structcn56xx__config__t.html">00218</a> <span class="keyword">typedef</span>  <span class="keyword">struct </span>{
<a name="l00219"></a>00219 <span class="comment"></span>
<a name="l00220"></a>00220 <span class="comment">    /** Common attributes. */</span>
<a name="l00221"></a><a class="code" href="structcn56xx__config__t.html#062357c312ab684f146f94d6a9a7c4f4">00221</a>     <a class="code" href="structocteon__common__config__t.html">octeon_common_config_t</a>  c;
<a name="l00222"></a>00222 <span class="comment"></span>
<a name="l00223"></a>00223 <span class="comment">    /** Input Queue attributes. */</span>
<a name="l00224"></a><a class="code" href="structcn56xx__config__t.html#7e2c29ed48c472d71d904ebcfa3d8034">00224</a>     <a class="code" href="structocteon__iq__config__t.html">octeon_iq_config_t</a>      iq[CN56XX_MAX_INPUT_QUEUES];
<a name="l00225"></a>00225 <span class="comment"></span>
<a name="l00226"></a>00226 <span class="comment">    /** Some of the Output Queue attributes. */</span>
<a name="l00227"></a><a class="code" href="structcn56xx__config__t.html#bda3e064d5ec261fede988d0d5d92bb8">00227</a>     <a class="code" href="structcn56xx__oq__config__t.html">cn56xx_oq_config_t</a>      oq[CN56XX_MAX_OUTPUT_QUEUES];
<a name="l00228"></a>00228 <span class="comment"></span>
<a name="l00229"></a>00229 <span class="comment">    /** Output queue buffer size (All Output queue buffers are of same size). */</span>
<a name="l00230"></a><a class="code" href="structcn56xx__config__t.html#5846110e09ed7ec73c00e87d19a2379c">00230</a>     uint32_t                oq_buf_size;
<a name="l00231"></a>00231 <span class="comment"></span>
<a name="l00232"></a>00232 <span class="comment">    /** Interrupt Coalescing (Packet Count). Octeon will interrupt the host</span>
<a name="l00233"></a>00233 <span class="comment">        only if it sent as many packets as specified by this field. The driver</span>
<a name="l00234"></a>00234 <span class="comment">        usually does not use packet count interrupt coalescing. </span>
<a name="l00235"></a>00235 <span class="comment">        All output queues have the same packet count setting. */</span>
<a name="l00236"></a><a class="code" href="structcn56xx__config__t.html#3c58abc7f3249da1a175f58a65db9740">00236</a>     uint32_t                oq_intr_pkt;
<a name="l00237"></a>00237 <span class="comment"></span>
<a name="l00238"></a>00238 <span class="comment">    /** Interrupt Coalescing (Time Interval). Octeon will interrupt the host</span>
<a name="l00239"></a>00239 <span class="comment">        if atleast one packet was sent in the time interval specified by this</span>
<a name="l00240"></a>00240 <span class="comment">        field. The driver uses time interval interrupt coalescing by default.</span>
<a name="l00241"></a>00241 <span class="comment">        The time is specified in microseconds.</span>
<a name="l00242"></a>00242 <span class="comment">        All output queues have the same time interval setting. */</span>
<a name="l00243"></a><a class="code" href="structcn56xx__config__t.html#9ae4fb8db1fc13a10a61337ac2f50c3b">00243</a>     uint32_t                oq_intr_time;
<a name="l00244"></a>00244 
<a name="l00245"></a>00245 <span class="preprocessor">#ifdef CVMCS_DMA_IC</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="comment">        /** Interrupt Coalescing (Packet Count). Octeon will interrupt the host</span>
<a name="l00247"></a>00247 <span class="comment">         *  only if it DMAed as many packets as specified by this field. */</span>
<a name="l00248"></a><a class="code" href="structcn56xx__config__t.html#fde88fc6c5479cde0f30069021d0d4a7">00248</a>         uint32_t                dma_intr_pkt;
<a name="l00249"></a>00249 <span class="comment"></span>
<a name="l00250"></a>00250 <span class="comment">        /** Interrupt Coalescing (Time Interval). Octeon will interrupt the host</span>
<a name="l00251"></a>00251 <span class="comment">         *  if atleast one packet was DMAed in the time interval specified by </span>
<a name="l00252"></a>00252 <span class="comment">         *  this field. */</span>
<a name="l00253"></a><a class="code" href="structcn56xx__config__t.html#fcfd8ee2101466d9e88da923c784bf6d">00253</a>         uint32_t                dma_intr_time;
<a name="l00254"></a>00254 <span class="preprocessor">#endif</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span>
<a name="l00256"></a>00256 } <a class="code" href="structcn56xx__config__t.html">cn56xx_config_t</a>;
<a name="l00257"></a>00257 
<a name="l00258"></a>00258 
<a name="l00259"></a>00259 
<a name="l00260"></a>00260 <span class="comment"></span>
<a name="l00261"></a>00261 <span class="comment">/** Structure to define the configuration for CN63XX Octeon processors. */</span>
<a name="l00262"></a><a class="code" href="structcn63xx__config__t.html">00262</a> <span class="keyword">typedef</span>  <span class="keyword">struct </span>{
<a name="l00263"></a>00263 <span class="comment"></span>
<a name="l00264"></a>00264 <span class="comment">    /** Common attributes. */</span>
<a name="l00265"></a><a class="code" href="structcn63xx__config__t.html#1879599634623832b96785a62c8c043b">00265</a>     <a class="code" href="structocteon__common__config__t.html">octeon_common_config_t</a>  c;
<a name="l00266"></a>00266 <span class="comment"></span>
<a name="l00267"></a>00267 <span class="comment">    /** Input Queue attributes. */</span>
<a name="l00268"></a><a class="code" href="structcn63xx__config__t.html#1af8cd0085535670d3dc47b8e020d0a8">00268</a>     <a class="code" href="structocteon__iq__config__t.html">octeon_iq_config_t</a>      iq[CN63XX_MAX_INPUT_QUEUES];
<a name="l00269"></a>00269 <span class="comment"></span>
<a name="l00270"></a>00270 <span class="comment">    /** Some of the Output Queue attributes. */</span>
<a name="l00271"></a><a class="code" href="structcn63xx__config__t.html#ff5fbb6c8e111434b9a93743a773659e">00271</a>     <a class="code" href="octeon__config_8h.html#86647b30b3b5b5c9b3567cf6bb29c5b6">cn63xx_oq_config_t</a>      oq[CN63XX_MAX_OUTPUT_QUEUES];
<a name="l00272"></a>00272 <span class="comment"></span>
<a name="l00273"></a>00273 <span class="comment">    /** Interrupt Coalescing (Packet Count). Octeon will interrupt the host</span>
<a name="l00274"></a>00274 <span class="comment">        only if it sent as many packets as specified by this field. The driver</span>
<a name="l00275"></a>00275 <span class="comment">        usually does not use packet count interrupt coalescing. </span>
<a name="l00276"></a>00276 <span class="comment">        All output queues have the same packet count setting. */</span>
<a name="l00277"></a><a class="code" href="structcn63xx__config__t.html#267b14702f5dc7209411eb31344679c2">00277</a>     uint32_t                oq_intr_pkt;
<a name="l00278"></a>00278 <span class="comment"></span>
<a name="l00279"></a>00279 <span class="comment">    /** Interrupt Coalescing (Time Interval). Octeon will interrupt the host</span>
<a name="l00280"></a>00280 <span class="comment">        if atleast one packet was sent in the time interval specified by this</span>
<a name="l00281"></a>00281 <span class="comment">        field. The driver uses time interval interrupt coalescing by default.</span>
<a name="l00282"></a>00282 <span class="comment">        The time is specified in microseconds.</span>
<a name="l00283"></a>00283 <span class="comment">        All output queues have the same time interval setting. */</span>
<a name="l00284"></a><a class="code" href="structcn63xx__config__t.html#b897ad04c1a5f16cfeff4bdd04116563">00284</a>     uint32_t                oq_intr_time;
<a name="l00285"></a>00285 
<a name="l00286"></a>00286 <span class="preprocessor">#ifdef CVMCS_DMA_IC</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="comment">    /** Interrupt Coalescing (Packet Count). Octeon will interrupt the host</span>
<a name="l00288"></a>00288 <span class="comment">        only if it DMAed as many packets as specified by this field. */</span>
<a name="l00289"></a><a class="code" href="structcn63xx__config__t.html#f93e3c102373c4de1f876883cab1b8a0">00289</a>     uint32_t                dma_intr_pkt;
<a name="l00290"></a>00290 <span class="comment"></span>
<a name="l00291"></a>00291 <span class="comment">    /** Interrupt Coalescing (Time Interval). Octeon will interrupt the host</span>
<a name="l00292"></a>00292 <span class="comment">        if atleast one packet was DMAed in the time interval specified by this</span>
<a name="l00293"></a>00293 <span class="comment">        field. */</span> 
<a name="l00294"></a><a class="code" href="structcn63xx__config__t.html#2b3ecc2b40a10a7455d140321463c227">00294</a>     uint32_t                dma_intr_time;
<a name="l00295"></a>00295 <span class="preprocessor">#endif</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span>
<a name="l00297"></a>00297 } <a class="code" href="structcn63xx__config__t.html">cn63xx_config_t</a>;
<a name="l00298"></a>00298 
<a name="l00299"></a>00299 
<a name="l00300"></a>00300 
<a name="l00301"></a>00301 
<a name="l00302"></a>00302 <span class="comment"></span>
<a name="l00303"></a>00303 <span class="comment">/** Structure to define the configuration for CN66XX Octeon processors. */</span>
<a name="l00304"></a><a class="code" href="structcn66xx__config__t.html">00304</a> <span class="keyword">typedef</span>  <span class="keyword">struct </span>{
<a name="l00305"></a>00305 <span class="comment"></span>
<a name="l00306"></a>00306 <span class="comment">    /** Common attributes. */</span>
<a name="l00307"></a><a class="code" href="structcn66xx__config__t.html#2b60615ca1a78de436462af2d3e8c1cd">00307</a>     <a class="code" href="structocteon__common__config__t.html">octeon_common_config_t</a>  c;
<a name="l00308"></a>00308 <span class="comment"></span>
<a name="l00309"></a>00309 <span class="comment">    /** Input Queue attributes. */</span>
<a name="l00310"></a><a class="code" href="structcn66xx__config__t.html#69b513452db64319980353b5a91ed7c0">00310</a>     <a class="code" href="structocteon__iq__config__t.html">octeon_iq_config_t</a>      iq[CN66XX_MAX_INPUT_QUEUES];
<a name="l00311"></a>00311 <span class="comment"></span>
<a name="l00312"></a>00312 <span class="comment">    /** Some of the Output Queue attributes. */</span>
<a name="l00313"></a><a class="code" href="structcn66xx__config__t.html#21b341049b67cbf6821cdd134df8e25c">00313</a>     <a class="code" href="octeon__config_8h.html#0738e9f6a753af245a492bfad8c59671">cn66xx_oq_config_t</a>      oq[CN66XX_MAX_OUTPUT_QUEUES];
<a name="l00314"></a>00314 <span class="comment"></span>
<a name="l00315"></a>00315 <span class="comment">    /** Interrupt Coalescing (Packet Count). Octeon will interrupt the host</span>
<a name="l00316"></a>00316 <span class="comment">        only if it sent as many packets as specified by this field. The driver</span>
<a name="l00317"></a>00317 <span class="comment">        usually does not use packet count interrupt coalescing. </span>
<a name="l00318"></a>00318 <span class="comment">        All output queues have the same packet count setting. */</span>
<a name="l00319"></a><a class="code" href="structcn66xx__config__t.html#825ff093767e27a2a9e2e44ea277573a">00319</a>     uint32_t                oq_intr_pkt;
<a name="l00320"></a>00320 <span class="comment"></span>
<a name="l00321"></a>00321 <span class="comment">    /** Interrupt Coalescing (Time Interval). Octeon will interrupt the host</span>
<a name="l00322"></a>00322 <span class="comment">        if atleast one packet was sent in the time interval specified by this</span>
<a name="l00323"></a>00323 <span class="comment">        field. The driver uses time interval interrupt coalescing by default.</span>
<a name="l00324"></a>00324 <span class="comment">        The time is specified in microseconds.</span>
<a name="l00325"></a>00325 <span class="comment">        All output queues have the same time interval setting. */</span>
<a name="l00326"></a><a class="code" href="structcn66xx__config__t.html#2c3269fd832feadb6b847ea8c301918d">00326</a>     uint32_t                oq_intr_time;
<a name="l00327"></a>00327 
<a name="l00328"></a>00328 <span class="preprocessor">#ifdef CVMCS_DMA_IC</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="comment">    /** Interrupt Coalescing (Packet Count). Octeon will interrupt the host</span>
<a name="l00330"></a>00330 <span class="comment">        only if it DMAed as many packets as specified by this field. */</span>
<a name="l00331"></a><a class="code" href="structcn66xx__config__t.html#eac72f26f7292969f42c4d4c5fbe81f2">00331</a>     uint32_t                dma_intr_pkt;
<a name="l00332"></a>00332 <span class="comment"></span>
<a name="l00333"></a>00333 <span class="comment">    /** Interrupt Coalescing (Time Interval). Octeon will interrupt the host</span>
<a name="l00334"></a>00334 <span class="comment">        if atleast one packet was DMAed in the time interval specified by this</span>
<a name="l00335"></a>00335 <span class="comment">        field. */</span> 
<a name="l00336"></a><a class="code" href="structcn66xx__config__t.html#e3e6ca75db75b1592527126190703f92">00336</a>     uint32_t                dma_intr_time;
<a name="l00337"></a>00337 <span class="preprocessor">#endif</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span>
<a name="l00339"></a>00339 } <a class="code" href="structcn66xx__config__t.html">cn66xx_config_t</a>;
<a name="l00340"></a>00340 
<a name="l00341"></a>00341 
<a name="l00342"></a>00342 
<a name="l00343"></a>00343 
<a name="l00344"></a>00344 <span class="comment"></span>
<a name="l00345"></a>00345 <span class="comment">/** Structure to define the configuration for CN68XX Octeon processors. */</span>
<a name="l00346"></a><a class="code" href="structcn68xx__config__t.html">00346</a> <span class="keyword">typedef</span>  <span class="keyword">struct </span>{
<a name="l00347"></a>00347 <span class="comment"></span>
<a name="l00348"></a>00348 <span class="comment">    /** Common attributes. */</span>
<a name="l00349"></a><a class="code" href="structcn68xx__config__t.html#573fdb3148c8a86482c14e6bc2fa5e49">00349</a>     <a class="code" href="structocteon__common__config__t.html">octeon_common_config_t</a>  c;
<a name="l00350"></a>00350 <span class="comment"></span>
<a name="l00351"></a>00351 <span class="comment">    /** Input Queue attributes. */</span>
<a name="l00352"></a><a class="code" href="structcn68xx__config__t.html#ce1166192486a867699c9eeeb14adb24">00352</a>     <a class="code" href="structocteon__iq__config__t.html">octeon_iq_config_t</a>      iq[CN68XX_MAX_INPUT_QUEUES];
<a name="l00353"></a>00353 <span class="comment"></span>
<a name="l00354"></a>00354 <span class="comment">    /** Some of the Output Queue attributes. */</span>
<a name="l00355"></a><a class="code" href="structcn68xx__config__t.html#acead8bc94d48d6dc85f8fe48b679966">00355</a>     <a class="code" href="octeon__config_8h.html#6675f845be1a7d59c49f332882677bc6">cn68xx_oq_config_t</a>      oq[CN68XX_MAX_OUTPUT_QUEUES];
<a name="l00356"></a>00356 <span class="comment"></span>
<a name="l00357"></a>00357 <span class="comment">    /** Interrupt Coalescing (Packet Count). Octeon will interrupt the host</span>
<a name="l00358"></a>00358 <span class="comment">        only if it sent as many packets as specified by this field. The driver</span>
<a name="l00359"></a>00359 <span class="comment">        usually does not use packet count interrupt coalescing. </span>
<a name="l00360"></a>00360 <span class="comment">        All output queues have the same packet count setting. */</span>
<a name="l00361"></a><a class="code" href="structcn68xx__config__t.html#2a66c96080161998d4084694f1b027a7">00361</a>     uint32_t                oq_intr_pkt;
<a name="l00362"></a>00362 <span class="comment"></span>
<a name="l00363"></a>00363 <span class="comment">    /** Interrupt Coalescing (Time Interval). Octeon will interrupt the host</span>
<a name="l00364"></a>00364 <span class="comment">        if atleast one packet was sent in the time interval specified by this</span>
<a name="l00365"></a>00365 <span class="comment">        field. The driver uses time interval interrupt coalescing by default.</span>
<a name="l00366"></a>00366 <span class="comment">        The time is specified in microseconds.</span>
<a name="l00367"></a>00367 <span class="comment">        All output queues have the same time interval setting. */</span>
<a name="l00368"></a><a class="code" href="structcn68xx__config__t.html#41a2317e5a6b186bd49118e857dd3229">00368</a>     uint32_t                oq_intr_time;
<a name="l00369"></a>00369 
<a name="l00370"></a>00370 <span class="preprocessor">#ifdef CVMCS_DMA_IC</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span><span class="comment">    /** Interrupt Coalescing (Packet Count). Octeon will interrupt the host</span>
<a name="l00372"></a>00372 <span class="comment">        only if it DMAed as many packets as specified by this field. */</span>
<a name="l00373"></a><a class="code" href="structcn68xx__config__t.html#4e1ced87d3b16cf1d5434527c669b5e7">00373</a>     uint32_t                dma_intr_pkt;
<a name="l00374"></a>00374 <span class="comment"></span>
<a name="l00375"></a>00375 <span class="comment">    /** Interrupt Coalescing (Time Interval). Octeon will interrupt the host</span>
<a name="l00376"></a>00376 <span class="comment">        if atleast one packet was DMAed in the time interval specified by this</span>
<a name="l00377"></a>00377 <span class="comment">        field. */</span> 
<a name="l00378"></a><a class="code" href="structcn68xx__config__t.html#f75facad36b9af55ae15903caf924017">00378</a>     uint32_t                dma_intr_time;
<a name="l00379"></a>00379 <span class="preprocessor">#endif</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span>
<a name="l00381"></a>00381 } <a class="code" href="structcn68xx__config__t.html">cn68xx_config_t</a>;
<a name="l00382"></a>00382 
<a name="l00383"></a>00383 
<a name="l00384"></a>00384 
<a name="l00385"></a>00385 
<a name="l00386"></a>00386 
<a name="l00387"></a>00387 <span class="comment">/* Maximum number of ordered requests to check for completion. */</span>
<a name="l00388"></a>00388 <span class="preprocessor">#define OCTEON_MAX_ORDERED_COMPLETION  16</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span>
<a name="l00390"></a>00390 
<a name="l00391"></a>00391 
<a name="l00392"></a>00392 
<a name="l00393"></a>00393 
<a name="l00394"></a>00394 <span class="comment">/* </span>
<a name="l00395"></a>00395 <span class="comment">   The following config values are fixed and should not be modified.</span>
<a name="l00396"></a>00396 <span class="comment">*/</span>
<a name="l00397"></a>00397 
<a name="l00398"></a>00398 <span class="comment">/* Maximum address space to be mapped for Octeon's BAR1 index-based access. */</span>
<a name="l00399"></a>00399 <span class="preprocessor">#define  MAX_BAR1_MAP_INDEX        2</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">#define  OCTEON_BAR1_ENTRY_SIZE   (4 * 1024 * 1024)</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span>
<a name="l00402"></a>00402 <span class="comment">/* BAR1 Index 0 to (MAX_BAR1_MAP_INDEX - 1) for normal mapped memory access.</span>
<a name="l00403"></a>00403 <span class="comment">   Bar1 register at MAX_BAR1_MAP_INDEX used by driver for dynamic access. */</span>
<a name="l00404"></a>00404 <span class="preprocessor">#define  MAX_BAR1_IOREMAP_SIZE    ((MAX_BAR1_MAP_INDEX + 1) * OCTEON_BAR1_ENTRY_SIZE)</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span>
<a name="l00406"></a>00406 
<a name="l00407"></a>00407 
<a name="l00408"></a>00408 
<a name="l00409"></a>00409 <span class="comment">/* Response lists - 1 ordered, 1 unordered-blocking, 1 unordered-nonblocking */</span>
<a name="l00410"></a>00410 <span class="comment">/* NoResponse Lists are now maintained with each IQ. (Dec' 2007). */</span>
<a name="l00411"></a>00411 <span class="preprocessor">#define MAX_RESPONSE_LISTS           3</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span>
<a name="l00413"></a>00413 <span class="comment">/* Number of buffer pools - always fixed at 6. */</span>
<a name="l00414"></a>00414 <span class="preprocessor">#define BUF_POOLS                    6</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span>
<a name="l00416"></a>00416 <span class="comment">/*-------------- Dispatch function lookup table -----------*/</span>
<a name="l00417"></a>00417 <span class="comment">/* Opcode hash bits. The opcode is hashed on the lower 6-bits to lookup the</span>
<a name="l00418"></a>00418 <span class="comment">   dispatch table. */</span>
<a name="l00419"></a>00419 <span class="preprocessor">#define OPCODE_MASK_BITS             6</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span>
<a name="l00421"></a>00421 <span class="comment">/* Mask for the 6-bit lookup hash */</span>
<a name="l00422"></a>00422 <span class="preprocessor">#define OCTEON_OPCODE_MASK           0x3f</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span>
<a name="l00424"></a>00424 <span class="comment">/* Size of the dispatch table. The 6-bit hash can index into 2^6 entries */</span>
<a name="l00425"></a>00425 <span class="preprocessor">#define DISPATCH_LIST_SIZE           (1 &lt;&lt; OPCODE_MASK_BITS) </span>
<a name="l00426"></a>00426 <span class="preprocessor"></span>
<a name="l00427"></a>00427 
<a name="l00428"></a>00428 
<a name="l00429"></a>00429 
<a name="l00430"></a>00430 <span class="comment">/*----------- The buffer pool -------------------*/</span>
<a name="l00431"></a>00431 
<a name="l00432"></a>00432 
<a name="l00433"></a>00433 <span class="comment">/* Number of  32k buffers. */</span>
<a name="l00434"></a>00434 <span class="preprocessor">#define HUGE_BUFFER_CHUNKS              32</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span>
<a name="l00436"></a>00436 <span class="comment">/* Number of  16k buffers. */</span>
<a name="l00437"></a>00437 <span class="preprocessor">#define LARGE_BUFFER_CHUNKS             64</span>
<a name="l00438"></a>00438 <span class="preprocessor"></span>
<a name="l00439"></a>00439 <span class="comment">/* Number of  8k buffers. */</span>
<a name="l00440"></a>00440 <span class="preprocessor">#define MEDIUM_BUFFER_CHUNKS            64</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span>
<a name="l00442"></a>00442 <span class="comment">/* Number of  4k buffers. */</span>
<a name="l00443"></a>00443 <span class="preprocessor">#define SMALL_BUFFER_CHUNKS             128</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span>
<a name="l00445"></a>00445 <span class="comment">/* Number of  2k buffers. */</span>
<a name="l00446"></a>00446 <span class="preprocessor">#define TINY_BUFFER_CHUNKS              512</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span>
<a name="l00448"></a>00448 <span class="comment">/* Number of  1k buffers. */</span>
<a name="l00449"></a>00449 <span class="preprocessor">#define EX_TINY_BUFFER_CHUNKS           1024</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span>
<a name="l00451"></a>00451 
<a name="l00452"></a>00452 
<a name="l00453"></a>00453 <span class="preprocessor">#define HUGE_BUFFER_CHUNK_SIZE          (32*1024)</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span>
<a name="l00455"></a>00455 <span class="preprocessor">#define LARGE_BUFFER_CHUNK_SIZE         (16*1024)</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span>
<a name="l00457"></a>00457 <span class="preprocessor">#define MEDIUM_BUFFER_CHUNK_SIZE        (8*1024)</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span>
<a name="l00459"></a>00459 <span class="preprocessor">#define SMALL_BUFFER_CHUNK_SIZE         (4*1024)</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span>
<a name="l00461"></a>00461 <span class="preprocessor">#define TINY_BUFFER_CHUNK_SIZE          (2*1024)</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span>
<a name="l00463"></a>00463 <span class="preprocessor">#define EX_TINY_BUFFER_CHUNK_SIZE       (1*1024)</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span>
<a name="l00465"></a>00465 <span class="preprocessor">#define  MAX_FRAGMENTS                  32</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span>
<a name="l00467"></a>00467 <span class="preprocessor">#define  MAX_BUFFER_CHUNKS              1500</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span>
<a name="l00469"></a>00469 
<a name="l00470"></a>00470 <span class="comment">/* Maximum number of Octeon Instruction (command) queues */</span>
<a name="l00471"></a>00471 <span class="preprocessor">#define     MAX_OCTEON_INSTR_QUEUES         CN56XX_MAX_INPUT_QUEUES</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span>
<a name="l00473"></a>00473 <span class="comment">/* Maximum number of Octeon Instruction (command) queues */</span>
<a name="l00474"></a>00474 <span class="preprocessor">#define     MAX_OCTEON_OUTPUT_QUEUES        CN56XX_MAX_OUTPUT_QUEUES</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span>
<a name="l00476"></a>00476 
<a name="l00477"></a>00477 <span class="comment">/* Maximum number of DMA software output queues per Octeon device. </span>
<a name="l00478"></a>00478 <span class="comment">   Though CN56XX supports 5 DMA engines, only the first 2 can generate</span>
<a name="l00479"></a>00479 <span class="comment">   interrupts on the host. So we stick with 2 for the time being. */</span>
<a name="l00480"></a>00480 <span class="preprocessor">#define     MAX_OCTEON_DMA_QUEUES           2</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span>
<a name="l00482"></a>00482 
<a name="l00483"></a>00483 
<a name="l00484"></a>00484 
<a name="l00485"></a>00485 
<a name="l00486"></a>00486 
<a name="l00487"></a>00487 <span class="preprocessor">#endif </span><span class="comment">/* __OCTEON_CONFIG_H__  */</span>
<a name="l00488"></a>00488 
<a name="l00489"></a>00489 <span class="comment">/* $Id: octeon_config.h 66446 2011-10-25 02:31:59Z mchalla $ */</span>
<a name="l00490"></a>00490 
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Tue Nov 22 15:40:59 2011 for Octeon PCI Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
