[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MT25QL02GCBB8E12-0SIT production of MICRON TECHNOLOGY from the text:Micron Serial NOR Flash Memory\n3V, Multiple I/O, 4KB, 32KB, 64KB Sector Erase\nMT25QL02GCBB\nFeatures\n• Stacked device (four 512Mb die)\n• SPI-compatible serial bus interface\n• Single and double transfer rate (STR/DTR)\n• Clock frequency\n– 133 MHz (MAX) for all protocols in STR\n– 90 MHz (MAX) for all protocols in DTR\n• Dual/quad I/O commands for increased through-\nput up to 90 MB/s\n• Supported protocols in both STR and DTR\n– Extended I/O protocol\n– Dual I/O protocol\n– Quad I/O protocol\n• Execute-in-place (XIP)\n• PROGRAM/ERASE SUSPEND operations\n• Volatile and nonvolatile configuration settings\n• Software reset\n• Additional reset pin for selected part numbers\n• 3-byte and 4-byte address modes: enable memory\naccess beyond 128Mb\n• Dedicated 64-byte OTP area outside main memory\n– Readable and user-lockable\n– Permanent lock with PROGRAM OTP command\n• Erase capability\n– Die erase\n– Sector erase 64KB uniform granularity\n– Subsector erase 4KB, 32KB granularity\n• Security and write protection\n– Volatile and nonvolatile locking and software\nwrite protection for each 64KB sector\n– Nonvolatile configuration locking\n– Password protection\n– Hardware write protection: nonvolatile bits\n(BP[3:0] and TB) define protected area size\n– Program/erase protection during power-up\n– CRC detects accidental changes to raw data\n• Electronic signature\n– JEDEC-standard 3-byte signature (BA22h)\n– Extended device ID: two additional bytes identify\ndevice factory options\n• JESD47H-compliant\n– Minimum 100,000 ERASE cycles per sector\n– Data retention: 20 years (TYP)Options Marking\n• Voltage  \n– 2.7–3.6V L\n• Density  \n– 2Gb 02G\n• Device stacking  \n– 4 die stacked C\n• Device generation B\n• Die revision B\n• Pin configuration  \n– RESET# and HOLD# 8\n• Sector Size  \n– 64KB E\n• Packages – JEDEC-standard, RoHS-\ncompliant \n– 24-ball T-PBGA 05/6mm x 8mm\n(TBGA24)12\n• Standard security 0\n• Special options  \n– Standard S\n– Automotive A\n• Operating temperature range  \n– From –40°C to +85°C IT\n– From –40°C to +105°C AT\n– From –40°C to +125°C UT2Gb, 3V Multiple I/O Serial Flash Memory\nFeatures\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 1Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nProducts and specifications discussed herein are subject to change by Micron without notice.\nPart Number Ordering\nMicron Serial NOR Flash devices are available in different configurations and densities. Verify valid part numbers\nby using Micron’s part catalog search at www.micron.com. To compare features and specifications by device type,\nvisit www.micron.com/products. Contact the factory for devices not found.\nFigure 1: Part Number Ordering Information\nProduction Status\nBlank = Production\nES = Engineering samples\nQS = Qualification samples\nOperating Temperature\nIT = –40°C to +85°C\nAT = –40°C to +105°C \nUT = –40°C to +125°C \nSpecial Options\nS = Standard\nA = Automotive grade AEC-Q100\nSecurity Features\n0 = Standard default security\nPackage Codes\n12 = 24-ball T-PBGA, 05/6 x 8mm (5 x 5 array)\n14 = 24-ball T-PBGA, 05/6 x 8mm (4 x 6 array)\nSC = 8-pin SOP2, 150 mils\nSE = 8-pin SOP2, 208 mils\nSF = 16-pin SOP2, 300 mils\nW7 = 8-pin W-PDFN, 6 x 5mm\nW9 = 8-pin W-PDFN, 8 x 6mm\n5x = WLCSP package1\nSector size\nE = 64KB sectors, 4KB and 32KB subsectorsMicron Technology\nPart Family\n25Q = SPI NOR\nVoltage\nL = 2.7–3.6V\nU = 1.7–2.0V\nDensity\n064 = 64Mb (8MB)\n128 = 128Mb (16MB)\n256 = 256Mb (32MB)\n512 = 512Mb (64MB)\n01G = 1Gb (128MB)\n02G = 2Gb (256MB)\nStack\nA = 1 die/1 S#\nB = 2 die/1 S#\nC = 4 die/1 S#\nDevice Generation\nB = 2nd generation\nDie Revision\nA = Rev. A\nB = Rev. B\nPin Configuration Option\n1 = HOLD# pin\n3 = RESET# pin\n8 = RESET# and HOLD# pinMT25Q Lxxx A BA 1 ESF IT 0- S ES\nNote: 1. WLCSP package codes, package size, and availability are density-specific. Contact the factory for availability.2Gb, 3V Multiple I/O Serial Flash Memory\nFeatures\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 2Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nContents\nImportant Notes and Warnings .........................................................................................................................  8\nDevice Description ...........................................................................................................................................  9\nDevice Logic Diagram .................................................................................................................................  10\nAdvanced Security Protection .....................................................................................................................  10\nSignal Assignments – Package Code: 12 ...........................................................................................................  11\nSignal Descriptions .........................................................................................................................................  12\nPackage Dimensions – Package Code: 12 .........................................................................................................  13\nMemory Map – 2Gb Density ............................................................................................................................  15\nStatus Register ................................................................................................................................................  16\nBlock Protection Settings ............................................................................................................................  17\nFlag Status Register .........................................................................................................................................  18\nExtended Address Register ..............................................................................................................................  19\nInternal Configuration Register .......................................................................................................................  20\nNonvolatile Configuration Register ..................................................................................................................  21\nVolatile Configuration Register ........................................................................................................................  23\nSupported Clock Frequencies .....................................................................................................................  24\nEnhanced Volatile Configuration Register ........................................................................................................  26\nSecurity Registers ...........................................................................................................................................  27\nSector Protection Security Register ..................................................................................................................  28\nNonvolatile and Volatile Sector Lock Bits Security ............................................................................................  29\nVolatile Lock Bit Security Register ....................................................................................................................  29\nDevice ID Data ...............................................................................................................................................  30\nSerial Flash Discovery Parameter Data .............................................................................................................  31\nCommand Definitions ....................................................................................................................................  32\nSoftware RESET Operations ............................................................................................................................  38\nRESET ENABLE and RESET MEMORY Commands .......................................................................................  38\nREAD ID Operations .......................................................................................................................................  39\nREAD ID and MULTIPLE I/O READ ID Commands ......................................................................................  39\nREAD SERIAL FLASH DISCOVERY PARAMETER Operation ..............................................................................  40\nREAD SERIAL FLASH DISCOVERY PARAMETER Command .........................................................................  40\nREAD MEMORY Operations ............................................................................................................................  41\n4-BYTE READ MEMORY Operations ................................................................................................................  42\nREAD MEMORY Operations Timings ...............................................................................................................  43\nWRITE ENABLE/DISABLE Operations .............................................................................................................  50\nREAD REGISTER Operations ...........................................................................................................................  51\nWRITE REGISTER Operations .........................................................................................................................  53\nCLEAR FLAG STATUS REGISTER Operation .....................................................................................................  55\nPROGRAM Operations ....................................................................................................................................  56\n4-BYTE PROGRAM Operations ........................................................................................................................  57\nPROGRAM Operations Timings .......................................................................................................................  57\nERASE Operations ..........................................................................................................................................  60\nSUSPEND/RESUME Operations .....................................................................................................................  62\nPROGRAM/ERASE SUSPEND Operations ....................................................................................................  62\nPROGRAM/ERASE RESUME Operations ......................................................................................................  62\nONE-TIME PROGRAMMABLE Operations .......................................................................................................  64\nREAD OTP ARRAY Command ......................................................................................................................  64\nPROGRAM OTP ARRAY Command ..............................................................................................................  64\nADDRESS MODE Operations ..........................................................................................................................  66\nENTER and EXIT 4-BYTE ADDRESS MODE Command ................................................................................  66\nDEEP POWER-DOWN Operations ...................................................................................................................  662Gb, 3V Multiple I/O Serial Flash Memory\nFeatures\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 3Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nENTER DEEP POWER-DOWN Command ....................................................................................................  66\nRELEASE FROM DEEP POWER-DOWN Command .......................................................................................  66\nDEEP POWER-DOWN Timings ....................................................................................................................  67\nQUAD PROTOCOL Operations ........................................................................................................................  68\nENTER or RESET QUAD INPUT/OUTPUT MODE Command .......................................................................  68\nCYCLIC REDUNDANCY CHECK Operations ....................................................................................................  70\nCyclic Redundancy Check ...........................................................................................................................  70\nState Table .....................................................................................................................................................  72\nXIP Mode .......................................................................................................................................................  73\nActivate and Terminate XIP Using Volatile Configuration Register .................................................................  73\nActivate and Terminate XIP Using Nonvolatile Configuration Register ..........................................................  73\nConfirmation Bit Settings Required to Activate or Terminate XIP ..................................................................  74\nTerminating XIP After a Controller and Memory Reset .................................................................................  74\nPower-Up and Power-Down ............................................................................................................................  75\nPower-Up and Power-Down Requirements ..................................................................................................  75\nActive, Standby, and Deep Power-Down Modes ................................................................................................  77\nPower Loss and Interface Rescue .....................................................................................................................  77\nRecovery ....................................................................................................................................................  77\nPower Loss Recovery ...................................................................................................................................  78\nInterface Rescue .........................................................................................................................................  78\nInitial Delivery Status .....................................................................................................................................  78\nAbsolute Ratings and Operating Conditions .....................................................................................................  79\nDC Characteristics and Operating Conditions ..................................................................................................  81\nAC Characteristics and Operating Conditions ..................................................................................................  83\nAC Reset Specifications ...................................................................................................................................  86\nProgram/Erase Specifications .........................................................................................................................  90\nRevision History .............................................................................................................................................  91\nRev. G - 05/19 .............................................................................................................................................  91\nRev. F - 10/18 ..............................................................................................................................................  91\nRev. E - 01/18 ..............................................................................................................................................  91\nRev. D - 12/17 .............................................................................................................................................  91\nRev. C -10/16 ..............................................................................................................................................  91\nRev. B - 06/16 .............................................................................................................................................  91\nRev. A – 08/15 .............................................................................................................................................  912Gb, 3V Multiple I/O Serial Flash Memory\nFeatures\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 4Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nList of Figures\nFigure 1:   Part Number Ordering Information ....................................................................................................  2\nFigure 2:   Block Diagram ..................................................................................................................................  9\nFigure 3:   Logic Diagram .................................................................................................................................  10\nFigure 4:   24-Ball T-BGA, 5 x 5 (Balls Down) .....................................................................................................  11\nFigure 5:   24-Ball T-PBGA (5 x 5 ball grid array) – 6mm x 8mm ..........................................................................  13\nFigure 6:   Internal Configuration Register ........................................................................................................  20\nFigure 7:   Sector and Password Protection .......................................................................................................  27\nFigure 8:   RESET ENABLE and RESET MEMORY Command .............................................................................  38\nFigure 9:   READ ID and MULTIPLE I/O READ ID Commands ...........................................................................  39\nFigure 10:   READ SERIAL FLASH DISCOVERY PARAMETER Command – 5Ah ...................................................  40\nFigure 11:   READ – 03h/13h3 ...........................................................................................................................  43\nFigure 12:   FAST READ – 0Bh/0Ch3 .................................................................................................................  43\nFigure 13:   DUAL OUTPUT FAST READ – 3Bh/3Ch3 .........................................................................................  44\nFigure 14:   DUAL INPUT/OUTPUT FAST READ – BBh/BCh3 ............................................................................  44\nFigure 15:   QUAD OUTPUT FAST READ – 6Bh/6Ch3 ........................................................................................  45\nFigure 16:   QUAD INPUT/OUTPUT FAST READ – EBh/ECh3 ............................................................................  45\nFigure 17:   QUAD INPUT/OUTPUT WORD READ – E7h3 .................................................................................  46\nFigure 18:   DTR FAST READ – 0Dh/0Eh3 ..........................................................................................................  47\nFigure 19:   DTR DUAL OUTPUT FAST READ – 3Dh3 ........................................................................................  47\nFigure 20:   DTR DUAL INPUT/OUTPUT FAST READ – BDh3 ............................................................................  48\nFigure 21:   DTR QUAD OUTPUT FAST READ – 6Dh3 ........................................................................................  49\nFigure 22:   DTR QUAD INPUT/OUTPUT FAST READ – EDh3 ............................................................................  49\nFigure 23:   WRITE ENABLE and WRITE DISABLE Timing  .................................................................................  50\nFigure 24:   READ REGISTER Timing ................................................................................................................  51\nFigure 25:   WRITE REGISTER Timing ..............................................................................................................  54\nFigure 26:   CLEAR FLAG STATUS REGISTER Timing ........................................................................................  55\nFigure 27:   PAGE PROGRAM Command ..........................................................................................................  57\nFigure 28:   DUAL INPUT FAST PROGRAM Command ......................................................................................  58\nFigure 29:   EXTENDED DUAL INPUT FAST PROGRAM Command ...................................................................  58\nFigure 30:   QUAD INPUT FAST PROGRAM Command .....................................................................................  59\nFigure 31:   EXTENDED QUAD INPUT FAST PROGRAM Command ...................................................................  59\nFigure 32:   SUBSECTOR , SECTOR ERASE and DIE ERASE Timing ....................................................................  61\nFigure 33:   PROGRAM/ERASE SUSPEND and RESUME Timing ........................................................................  63\nFigure 34:   READ OTP ARRAY Command Timing .............................................................................................  64\nFigure 35:   PROGRAM OTP Command Timing .................................................................................................  65\nFigure 36:   ENTER DEEP POWER-DOWN Timing .............................................................................................  67\nFigure 37:   RELEASE FROM DEEP POWER-DOWN Timing ...............................................................................  68\nFigure 38:   XIP Mode Directly After Power-On ..................................................................................................  73\nFigure 39:   Power-Up Timing ..........................................................................................................................  76\nFigure 40:   AC Timing Input/Output Reference Levels ......................................................................................  80\nFigure 41:   Reset AC Timing During PROGRAM and ERASE Cycle .....................................................................  87\nFigure 42:   Reset Enable and Reset Memory Timing .........................................................................................  87\nFigure 43:   Serial Input Timing STR .................................................................................................................  87\nFigure 44:   Serial Input Timing DTR ................................................................................................................  88\nFigure 45:   Write Protect Setup and Hold During WRITE STATUS REGISTER Operation (SRWD = 1)  ...................  88\nFigure 46:   Hold Timing ..................................................................................................................................  88\nFigure 47:   Output Timing for STR ...................................................................................................................  89\nFigure 48:   Output Timing for DTR ..................................................................................................................  892Gb, 3V Multiple I/O Serial Flash Memory\nFeatures\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 5Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nList of Tables\nTable 1:   Signal Descriptions ...........................................................................................................................  12\nTable 2:   Memory Map ....................................................................................................................................  15\nTable 3:   Status Register ..................................................................................................................................  16\nTable 4:   Protected Area ..................................................................................................................................  17\nTable 5:   Flag Status Register ...........................................................................................................................  18\nTable 6:   Extended Address Register ................................................................................................................  19\nTable 7:   Nonvolatile Configuration Register ....................................................................................................  21\nTable 8:   Volatile Configuration Register ..........................................................................................................  23\nTable 9:   Sequence of Bytes During Wrap .........................................................................................................  23\nTable 10:   Clock Frequencies – STR (in MHz) for IT parts ..................................................................................  24\nTable 11:   Clock Frequencies – STR (in MHz) for AT and UT parts .....................................................................  24\nTable 12:   Clock Frequencies – DTR (in MHz) for IT parts .................................................................................  25\nTable 13:   Clock Frequencies – DTR (in MHz) for AT and UT parts ....................................................................  25\nTable 14:   Enhanced Volatile Configuration Register ........................................................................................  26\nTable 15:   Sector Protection Register ...............................................................................................................  28\nTable 16:   Global Freeze Bit .............................................................................................................................  28\nTable 17:   Nonvolatile and Volatile Lock Bits ....................................................................................................  29\nTable 18:   Volatile Lock Bit Register .................................................................................................................  29\nTable 19:   Device ID Data ...............................................................................................................................  30\nTable 20:   Extended Device ID Data, First Byte .................................................................................................  30\nTable 21:   Command Set .................................................................................................................................  32\nTable 22:   RESET ENABLE and RESET MEMORY Operations ............................................................................  38\nTable 23:   READ ID and MULTIPLE I/O READ ID Operations ...........................................................................  39\nTable 24:   READ MEMORY Operations ............................................................................................................  41\nTable 25:   4-BYTE READ MEMORY Operations ................................................................................................  42\nTable 26:   WRITE ENABLE/DISABLE Operations .............................................................................................  50\nTable 27:   READ REGISTER Operations ...........................................................................................................  51\nTable 28:   WRITE REGISTER Operations ..........................................................................................................  53\nTable 29:   CLEAR FLAG STATUS REGISTER Operation .....................................................................................  55\nTable 30:   PROGRAM Operations ....................................................................................................................  56\nTable 31:   4-BYTE PROGRAM Operations ........................................................................................................  57\nTable 32:   ERASE Operations ...........................................................................................................................  60\nTable 33:   SUSPEND/RESUME Operations ......................................................................................................  62\nTable 34:   OTP Control Byte (Byte 64) ..............................................................................................................  65\nTable 35:   ENTER and EXIT 4-BYTE ADDRESS MODE Operations ....................................................................  66\nTable 36:   DEEP POWER-DOWN Operations ....................................................................................................  66\nTable 37:   ENTER and RESET QUAD PROTOCOL Operations ............................................................................  69\nTable 38:   CRC Command Sequence on a Range ..............................................................................................  71\nTable 39:   Operations Allowed/Disallowed During Device States ......................................................................  72\nTable 40:   XIP Confirmation Bit .......................................................................................................................  74\nTable 41:   Effects of Running XIP in Different Protocols ....................................................................................  74\nTable 42:   Power-Up Timing and V WI Threshold ...............................................................................................  76\nTable 43:   Absolute Ratings .............................................................................................................................  79\nTable 44:   Operating Conditions ......................................................................................................................  79\nTable 45:   Input/Output Capacitance ..............................................................................................................  79\nTable 46:   AC Timing Input/Output Conditions ...............................................................................................  80\nTable 47:   DC Current Characteristics and Operating Conditions IT Parts .........................................................  81\nTable 48:   DC Current Characteristics and Operating Conditions AT and UT Parts .............................................  81\nTable 49:   DC Voltage Characteristics and Operating Conditions ......................................................................  82\nTable 50:   MAX Frequency Supported ..............................................................................................................  832Gb, 3V Multiple I/O Serial Flash Memory\nFeatures\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 6Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nTable 51:   AC Characteristics and Operating Conditions ...................................................................................  83\nTable 52:   AC RESET Conditions ......................................................................................................................  86\nTable 53:   Program/Erase Specifications ..........................................................................................................  902Gb, 3V Multiple I/O Serial Flash Memory\nFeatures\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 7Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nImportant Notes and Warnings\nMicron Technology, Inc. ("Micron") reserves the right to make changes to information published in this document,\nincluding without limitation specifications and product descriptions. This document supersedes and replaces all\ninformation supplied prior to the publication hereof. You may not rely on any information set forth in this docu-\nment if you obtain the product described herein from any unauthorized distributor or other source not authorized\nby Micron.\nAutomotive Applications.  Products are not designed or intended for use in automotive applications unless specifi-\ncally designated by Micron as automotive-grade by their respective data sheets. Distributor and customer/distrib-\nutor shall assume the sole risk and liability for and shall indemnify and hold Micron harmless against all claims,\ncosts, damages, and expenses and reasonable attorneys\' fees arising out of, directly or indirectly, any claim of\nproduct liability, personal injury, death, or property damage resulting directly or indirectly from any use of non-\nautomotive-grade products in automotive applications. Customer/distributor shall ensure that the terms and con-\nditions of sale between customer/distributor and any customer of distributor/customer (1) state that Micron\nproducts are not designed or intended for use in automotive applications unless specifically designated by Micron\nas automotive-grade by their respective data sheets and (2) require such customer of distributor/customer to in-\ndemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys\'\nfees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage\nresulting from any use of non-automotive-grade products in automotive applications.\nCritical Applications.  Products are not authorized for use in applications in which failure of the Micron compo-\nnent could result, directly or indirectly in death, personal injury, or severe property or environmental damage\n("Critical Applications"). Customer must protect against death, personal injury, and severe property and environ-\nmental damage by incorporating safety design measures into customer\'s applications to ensure that failure of the\nMicron component will not result in such harms. Should customer or distributor purchase, use, or sell any Micron\ncomponent for any critical application, customer and distributor shall indemnify and hold harmless Micron and\nits subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims,\ncosts, damages, and expenses and reasonable attorneys\' fees arising out of, directly or indirectly, any claim of\nproduct liability, personal injury, or death arising in any way out of such critical application, whether or not Mi-\ncron or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the\nMicron product.\nCustomer Responsibility.  Customers are responsible for the design, manufacture, and operation of their systems,\napplications, and products using Micron products. ALL SEMICONDUCTOR PRODUCTS HAVE INHERENT FAIL-\nURE RATES AND LIMITED USEFUL LIVES. IT IS THE CUSTOMER\'S SOLE RESPONSIBILITY TO DETERMINE\nWHETHER THE MICRON PRODUCT IS SUITABLE AND FIT FOR THE CUSTOMER\'S SYSTEM, APPLICATION, OR\nPRODUCT. Customers must ensure that adequate design, manufacturing, and operating safeguards are included\nin customer\'s applications and products to eliminate the risk that personal injury, death, or severe property or en-\nvironmental damages will result from failure of any semiconductor component.\nLimited Warranty.  In no event shall Micron be liable for any indirect, incidental, punitive, special or consequential\ndamages (including without limitation lost profits, lost savings, business interruption, costs related to the removal\nor replacement of any products or rework charges) whether or not such damages are based on tort, warranty,\nbreach of contract or other legal theory, unless explicitly stated in a written agreement executed by Micron\'s duly\nauthorized representative.2Gb, 3V Multiple I/O Serial Flash Memory\nImportant Notes and Warnings\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 8Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nDevice Description\nThe MT25Q is a high-performance multiple input/output serial Flash memory device. It\nfeatures a high-speed SPI-compatible bus interface, execute-in-place (XIP) functionali-\nty, advanced write protection mechanisms, and extended address access. Innovative,\nhigh-performance, dual and quad input/output commands enable double or quadru-\nple the transfer bandwidth for READ and PROGRAM operations.\nFigure 2: Block Diagram\nHOLD#\nS#W#Control logicHigh voltage\ngenerator\nMemoryAddress register\nand counter256 byte\ndata buffer\n256 bytes (page size)\nX decoderY decoderC\nStatus\nregister64 OTP bytes\nI/O shift registerDQ0\nDQ1\nDQ2\nDQ3RESET#\nNote: 1. Each page of memory can be individually programmed, but the device is not page-eras-\nable.2Gb, 3V Multiple I/O Serial Flash Memory\nDevice Description\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 9Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nDevice Logic Diagram\nFigure 3: Logic Diagram\nDQ[3:0]VCC\nC\nVSSS#\nW#\nRESET#\nHOLD#\nNotes: 1. Depending on the selected device (see Part Numbering Ordering Information), DQ3 =\nDQ3/RESET# or DQ3/HOLD#.\n2. A separate RESET pin is available on dedicated part numbers (see Part Numbering Order-\ning Information).\nAdvanced Security Protection\nThe device offers an advanced security protection scheme where each sector can be in-\ndependently locked, by either volatile or nonvolatile locking features. The nonvolatile\nlocking configuration can also be locked, as well password-protected. See Block Protec-\ntion Settings and Sector and Password Protection for more details.2Gb, 3V Multiple I/O Serial Flash Memory\nDevice Description\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 10Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nSignal Assignments – Package Code: 12\nFigure 4: 24-Ball T-BGA, 5 x 5 (Balls Down)\nA\nB\nC\nD\nE1             2              3             4              5\nMT25QXXXXXXX 8E12-XXXXRESET#\nVCC\nW#/DQ2\nDQ3/HOLD#\nRFUNC\nC\nS#\nDQ1\nRFURFU\nVSS\nRFU\nDQ0\nRFURFU\nRFU\nRFU\nRFURFU\nRFU\nRFU\nRFU\nRFUA\nB\nC\nD\nE1             2              3             4              5\nMT25QXXXXXXX 1E12-XXXX   DNU\nVCC\nW#/DQ2\nDQ3/HOLD#\nRFUNC\nC\nS#\nDQ1\nRFURFU\nVSS\nRFU\nDQ0\nRFURFU\nRFU\nRFU\nRFURFU\nRFU\nRFU\nRFU\nRFUA\nB\nC\nD\nE1             2              3             4              5\nMT25QXXXXXXX 3E12-XXXXDNU\nVCC\nW#/DQ2\nDQ3/RESET#\nRFUNC\nC\nS#\nDQ1\nRFURFU\nVSS\nRFU\nDQ0\nRFURFU\nRFU\nRFU\nRFURFU\nRFU\nRFU\nRFU\nRFU\nNotes: 1. RESET# or HOLD# signals can share ball D4 with DQ3, depending on the selected device\n(see Part Numbering Ordering Information). When using single and dual I/O commands\non these parts, DQ3 must be driven HIGH by the host, or an external pull-up resistor\nmust be placed on the PCB, in order to avoid allowing the HOLD# or RESET# input to\nfloat.\n2. Ball A4 = RESET# or DNU, depending on the part number. This signal has an internal\npull-up resistor and may be left unconnected if not used.2Gb, 3V Multiple I/O Serial Flash Memory\nSignal Assignments – Package Code: 12\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 11Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nSignal Descriptions\nThe signal description table below is a comprehensive list of signals for the MT25Q fam-\nily devices. All signals listed may not be supported on this device. See Signal Assign-\nments for information specific to this device.\nTable 1: Signal Descriptions\nSymbol Type Description\nS# Input Chip select:  When S# is driven HIGH, the device will enter standby mode, unless an internal\nPROGRAM, ERASE, or WRITE STATUS REGISTER cycle is in progress. All other input pins are ig-\nnored and the output pins are tri-stated. On parts with the pin configuration offering a dedica-\nted RESET# pin, however, the RESET# input pin remains active even when S# is HIGH.\nDriving S# LOW enables the device, placing it in the active mode.\nAfter power-up, a falling edge on S# is required prior to the start of any command.\nC Input Clock:  Provides the timing of the serial interface. Command inputs are latched on the rising\nedge of the clock. In STR commands or protocol, address and data inputs are latched on the\nrising edge of the clock, while data is output on the falling edge of the clock. In DTR com-\nmands or protocol, address and data inputs are latched on both edges of the clock, and data is\noutput on both edges of the clock.\nRESET# Input RESET#:  When RESET# is driven LOW, the device is reset and the outputs are tri-stated. If RE-\nSET# is driven LOW while an internal WRITE, PROGRAM, or ERASE operation is in progress, da-\nta may be lost. The RESET# functionality can be disabled using bit 4 of the nonvolatile configu-\nration register or bit 4 of the enhanced volatile configuration register.\nFor pin configurations that share the DQ3 pin with RESET#, the RESET# functionality is disabled\nin QIO-SPI mode.\nHOLD# Input HOLD:  Pauses serial communications with the device without deselecting or resetting the de-\nvice. Outputs are tri-stated and inputs are ignored. The HOLD# functionality can be disabled\nusing bit 4 of the nonvolatile configuration register or bit 4 of the enhanced volatile configura-\ntion register.\nFor pin configurations that share the DQ3 pin with HOLD#, the HOLD# functionality is disabled\nin QIO-SPI mode or when DTR operation is enabled.\nW# Input Write protect:  Freezes the status register in conjunction with the enable/disable bit of the sta-\ntus register. When the enable/disable bit of the status register is set to 1 and the W# signal is\ndriven LOW, the status register nonvolatile bits become read-only and the WRITE STATUS REG-\nISTER operation will not execute. During the extended-SPI protocol with QOFR and QIOFR in-\nstructions, and with QIO-SPI protocol, this pin function is an input/output as DQ2 functionality.\nThis signal does not have internal pull-ups, it cannot be left floating and must be driven, even\nif none of W#/DQ2 function is used.\nDQ[3:0] I/O Serial I/O:  The bidirectional DQ signals transfer address, data, and command information.\nWhen using legacy (x1) SPI commands in extended I/O protocol (XIO-SPI), DQ0 is an input and\nDQ1 is an output. DQ[3:2] are not used.\nWhen using dual commands in XIO-SPI or when using DIO-SPI, DQ[1:0] are I/O. DQ[3:2] are not\nused.\nWhen using quad commands in XIO-SPI or when using QIO-SPI, DQ[3:0] are I/O.\nVCC Supply Core and I/O power supply.2Gb, 3V Multiple I/O Serial Flash Memory\nSignal Descriptions\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 12Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nTable 1: Signal Descriptions (Continued)\nSymbol Type Description\nVSS Supply Core and I/O ground connection.\nDNU – Do not use:  Do not connect to any other signal, or power supply; must be left floating.\nRFU – Reserved for future use:  Reserved by Micron for future device functionality and enhance-\nment. Recommend that these be left floating. May be connected internally, but external con-\nnections will not affect operation.\nNC – No connect:  No internal connection; can be driven or floated.\nPackage Dimensions – Package Code: 12\nFigure 5: 24-Ball T-PBGA (5 x 5 ball grid array) – 6mm x 8mm\n0.3 ±0.051.1 ±0.1\n4 CTR\n6 ±0.11 TYP8 ±0.1\n1 TYPBall A1 ID Ball A1 IDSeating plane\n0.1AA\n24X Ø0.4\nDimensions\napply to solder\nballs post-reflow\non Ø0.40 SMD\nball pads.\n4 CTRA\nB\nC\nD\nE1 3 5 2 4\nNotes: 1. All dimensions are in millimeters.2Gb, 3V Multiple I/O Serial Flash Memory\nPackage Dimensions – Package Code: 12\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 13Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\n2. See Part Number Ordering Information for complete package names and details.2Gb, 3V Multiple I/O Serial Flash Memory\nPackage Dimensions – Package Code: 12\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 14Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nMemory Map – 2Gb Density\nTable 2: Memory Map\nSector Subsector (32KB) Subsector (4KB)Address Range\nStart End\n4095819165535 0FFF F000h 0FFF FFFFh\n⋮ ⋮ ⋮\n65528 0FFF 8000h 0FFF 8FFFh\n819065527 0FFF 7000h 0FFF 7FFFh\n⋮ ⋮ ⋮\n65520 0FFF 0000h 0FFF 0FFFh\n⋮ ⋮ ⋮ ⋮ ⋮\n2047409532767 07FF F000h 07FF FFFFh\n⋮ ⋮ ⋮\n32760 07FF 8000h 07FF 8FFFh\n409432759 07FF 7000h 07FF 7FFFh\n⋮ ⋮ ⋮\n32752 07FF 0000h 07FF 0FFFh\n⋮ ⋮ ⋮ ⋮ ⋮\n1023204716383 03FF F000h 03FF FFFFh\n⋮ ⋮ ⋮\n16376 03FF 8000h 03FF 8FFFh\n204616375 03FF 7000h 03FF 7FFFh\n⋮ ⋮ ⋮\n16368 03FF 0000h 03FF 0FFFh\n⋮ ⋮ ⋮ ⋮ ⋮\n0115 0000 F000h 0000 FFFFh\n⋮ ⋮ ⋮\n8 0000 8000h 0000 8FFFh\n07 0000 7000h 0000 7FFFh\n⋮ ⋮ ⋮\n0 0000 0000h 0000 0FFFh\nNote: 1. See Part Number Ordering Information, Sector Size – Part Numbers table for options.2Gb, 3V Multiple I/O Serial Flash Memory\nMemory Map – 2Gb Density\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 15Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nStatus Register\nStatus register bits can be read from or written to using READ STATUS REGISTER or\nWRITE STATUS REGISTER commands, respectively. When the status register enable/\ndisable bit (bit 7) is set to 1 and W# is driven LOW, the status register nonvolatile bits\nbecome read-only and the WRITE STATUS REGISTER operation will not execute. The\nonly way to exit this hardware-protected mode is to drive W# HIGH.\nTable 3: Status Register\nBit Name Settings Description Notes\n7 Status register\nwrite enable/disa-\nble0 = Enabled (default)\n1 = DisabledNonvolatile control bit:  Used with W# to enable or\ndisable writing to the status register. \n5 Top/bottom 0 = Top (default)\n1 = BottomNonvolatile control bit:  Determines whether the pro-\ntected memory area defined by the block protect bits\nstarts from the top or bottom of the memory array. \n6, 4:2 BP[3:0] See Protected Area ta-\nblesNonvolatile control bit:  Defines memory to be soft-\nware protected against PROGRAM or ERASE operations.\nWhen one or more block protect bits is set to 1, a desig-\nnated memory area is protected from PROGRAM and\nERASE operations.1\n1 Write enable latch 0 = Clear (default)\n1 = SetVolatile control bit:  The device always powers up with\nthis bit cleared to prevent inadvertent WRITE, PRO-\nGRAM, or ERASE operations. To enable these operations,\nthe WRITE ENABLE operation must be executed first to\nset this bit. \n0 Write in progress 0 = Ready\n1 = BusyStatus bit:  Indicates if one of the following command\ncycles is in progress:\nWRITE STATUS REGISTER\nWRITE NONVOLATILE CONFIGURATION REGISTER\nPROGRAM\nERASE2\nNotes: 1. The DIE ERASE command is executed only if all bits = 0.\n2. Status register bit 0 is the inverse of flag status register bit 7.2Gb, 3V Multiple I/O Serial Flash Memory\nStatus Register\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 16Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nBlock Protection Settings\nTable 4: Protected Area\nStatus Register ContentProtected Area\n(Sectors)Unprotected Area\n(Sectors) Top/Bottom BP3 BP2 BP1 BP0\n0 0 0 0 0 None All\n0 0 0 0 1 4095 4094:0\n0 0 0 1 0 4095:4094 4093:0\n0 0 0 1 1 4095:4092 4091:0\n0 0 1 0 0 4095:4088 4087:0\n0 0 1 0 1 4095:4080 4079:0\n0 0 1 1 0 4095:4064 4063:0\n0 0 1 1 1 4095:4032 4031:0\n0 1 0 0 0 4095:3968 3967:0\n0 1 0 0 1 4095:3840 3839:0\n0 1 0 1 0 4095:3584 3583:0\n0 1 0 1 1 4095:3072 3071:0\n0 1 1 0 0 4095:2048 2047:0\n0 1 1 0 1 All None\n0 1 1 1 0 All None\n0 1 1 1 1 All None\n1 0 0 0 0 None All\n1 0 0 0 1 0 4095:1\n1 0 0 1 0 1:0 4095:2\n1 0 0 1 1 3:0 4095:4\n1 0 1 0 0 7:0 4095:8\n1 0 1 0 1 15:0 4095:16\n1 0 1 1 0 31:0 4095:32\n1 0 1 1 1 63:0 4095:32\n1 1 0 0 0 127:0 4095:64\n1 1 0 0 1 255:0 4095:256\n1 1 0 1 0 511:0 4095:512\n1 1 0 1 1 1023:0 4095:1024\n1 1 1 0 0 2047:0 4095:2048\n1 1 1 0 1 All None\n1 1 1 1 0 All None\n1 1 1 1 1 All None2Gb, 3V Multiple I/O Serial Flash Memory\nStatus Register\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 17Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nFlag Status Register\nFlag status register bits are read by using READ FLAG STATUS REGISTER command. All\nbits are volatile and are reset to zero on power-up.\nStatus bits are set and reset automatically by the internal controller. Error bits must be\ncleared through the CLEAR STATUS REGISTER command.\nTable 5: Flag Status Register\nBit Name Settings Description\n7 Program or\nerase\ncontroller0 = Busy\n1 = ReadyStatus bit:  Indicates whether one of the following\ncommand cycles is in progress: WRITE STATUS\nREGISTER, WRITE NONVOLATILE CONFIGURATION\nREGISTER, PROGRAM, or ERASE.\n6 Erase suspend 0 = Clear\n1 = SuspendStatus bit:  Indicates whether an ERASE operation has been\nor is going to be suspended.\n5 Erase 0 = Clear\n1 = Failure or protection errorError bit:  Indicates whether an ERASE operation has suc-\nceeded or failed.\n4 Program 0 = Clear\n1 = Failure or protection errorError bit:  Indicates whether a PROGRAM operation has suc-\nceeded or failed. It indicates, also, whether a CRC check has\nsucceeded or failed.\n3 Reserved 0 Reserved\n2 Program sus-\npend0 = Clear\n1 = SuspendStatus bit:  Indicates whether a PROGRAM operation has\nbeen or is going to be suspended.\n1 Protection 0 = Clear\n1 = Failure or protection errorError bit:  Indicates whether an ERASE or PROGRAM opera-\ntion has attempted to modify the protected array sector, or\nwhether a PROGRAM operation has attempted to access the\nlocked OTP space.\n0 Addressing 0 = 3-byte addressing\n1 = 4-byte addressingStatus bit:  Indicates whether 3-byte or 4-byte address\nmode is enabled.2Gb, 3V Multiple I/O Serial Flash Memory\nFlag Status Register\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 18Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nExtended Address Register\nThe 3-byte address mode can only access 128Mb of memory. To access the full device in\n3-byte address mode, the device includes an extended address register that indirectly\nprovides a fourth address byte A[31:24]. The extended address register bits [3:0] operate\nas memory address bit A[27:24] to select one of the sixteen 128Mb segments of the\nmemory array.\nIf 4-byte addressing is enabled, the extended address register settings are ignored.\nTable 6: Extended Address Register\nBit Name Settings Description\n7:4 A[31:28] 0000 Reserved\n3:0 A[27:24] 1111 = Highest 128Mb segment\n1110 = 15th 128Mb segment\n1101 = 14th 128Mb segment\n1100 = 13th 128Mb segment\n1011 = 12th 128Mb segment\n1010 = 11th 128Mb segment\n1001 = 10th 128Mb segment\n1000 = 9th 128Mb segment\n0111 = 8th 128Mb segment\n0110 = 7th 128Mb segment\n0101 = 6th 128Mb segment\n0100 = 5th 128Mb segment\n0011 = 4th 128Mb segment\n0010 = 3rd 128Mb segment\n0001 = 2nd 128Mb segment\n0000 = Lowest 128Mb segmentEnables specified 128Mb memory segment. The de-\nfault setting (lowest) can be changed to the high-\nest 128Mb segment using bit 1 of the nonvolatile\nconfiguration register.\nPROGRAM and ERASE operations act upon the 128Mb segment selected in the exten-\nded address register. The DIE ERASE operation erases the selected die.\nThe READ operation begins reading in the selected 128Mb segment, but is not bound\nby it.\nIn a continuous READ, when the last byte of the segment is read, the next byte output is\nthe first byte of the next segment. The operation wraps to 0000000h; therefore, a down-\nload of the entire array is possible with one READ operation.\nThe value of the extended address register does not change when a READ operation\ncrosses the selected 128Mb boundary.2Gb, 3V Multiple I/O Serial Flash Memory\nExtended Address Register\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 19Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nInternal Configuration Register\nThe memory configuration is set by an internal configuration register that is not directly\naccessible to users.\nThe user can change the default configuration at power up by using the WRITE NON-\nVOLATILE CONFIGURATION REGISTER. Information from the nonvolatile configura-\ntion register overwrites the internal configuration register during power-on or after a re-\nset.\nThe user can change the configuration during operation by using the WRITE VOLATILE\nCONFIGURATION REGISTER or the WRITE ENHANCED VOLATILE CONFIGURATION\nREGISTER commands. Information from the volatile configuration registers overwrite\nthe internal configuration register immediately after the WRITE command completes.\nFigure 6: Internal Configuration Register\nRegister download is executed only during\nthe power-on phase or after a reset,\noverwriting configuration register settings\non the internal configuration register.Register download is executed after a\nWRITE VOLATILE OR ENHANCED VOLATILE\nCONFIGURATION REGISTER command,\noverwriting configuration register\nsettings on the internal configuration register.Nonvolatile configuration register\nInternal configuration\nregister\nDevice behaviorVolatile configuration register and\nenhanced volatile configuration register2Gb, 3V Multiple I/O Serial Flash Memory\nInternal Configuration Register\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 20Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nNonvolatile Configuration Register\nThis register is read from and written to using the READ NONVOLATILE CONFIGURA-\nTION REGISTER and the WRITE NONVOLATILE CONFIGURATION REGISTER com-\nmands, respectively. A register download is executed during power-on or after reset,\noverwriting the internal configuration register settings that determine device behavior.\nA WRITE NONVOLATILE CONFIGURATION REGISTER command to a reserved setting\nis ignored, flag status register bit 1 is set, and the write enable latch bit is cleared.\nTable 7: Nonvolatile Configuration Register\nBit Name Settings Description Notes\n15:12 Number of\ndummy clock cy-\ncles0000 = Identical to 1111\n0001 = 1\n0010 = 2\n⋮\n1101 = 13\n1110 = 14\n1111 = DefaultSets the number of dummy clock cycles subse-\nquent to all FAST READ commands.\n(See the Command Set Table for default setting\nvalues.)1\n11:9 XIP mode at\npower-on reset000 = XIP: Fast read\n001 = XIP: Dual output fast read\n010 = XIP: Dual I/O fast read\n011 = XIP: Quad output fast read\n100 = XIP: Quad I/O fast read\n101 = Reserved\n110 = Reserved\n111 = Disabled (default)Enables the device to operate in the selected XIP\nmode immediately after power-on reset. \n8:6 Output driver\nstrength000 = Reserved\n001 = 90 ohms\n010 = Reserved\n011 = 45 ohms\n100 = Reserved\n101 = 20 ohms\n110 = Reserved\n111 = 30 ohms (default)Optimizes the impedance at V CC/2 output volt-\nage. \n5 Double transfer\nrate protocol0 = Enabled\n1 = Disabled (default)Set DTR protocol as current one. Once enabled,\nall commands will work in DTR. \n4 Reset/hold 0 = Disabled\n1 = Enabled (default)Enables or disables HOLD# or RESET# on DQ3.  \n3 Quad I/O\nprotocol0 = Enabled\n1 = Disabled (default)Enables or disables quad I/O command input\n(4-4-4 mode).2\n2 Dual I/O\nprotocol0 = Enabled\n1 = Disabled (default)Enables or disables dual I/O command input\n(2-2-2 mode).2\n1 128Mb\nsegment select0 = Highest 128Mb segment\n1 = Lowest 128Mb segment (de-\nfault)Selects the power-on default 128Mb segment for\n3-byte address operations. See also the extended\naddress register. 2Gb, 3V Multiple I/O Serial Flash Memory\nNonvolatile Configuration Register\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 21Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nTable 7: Nonvolatile Configuration Register (Continued)\nBit Name Settings Description Notes\n0 Number of\naddress bytes\nduring command\nentry0 = Enable 4-byte address mode\n1 = Enable 3-byte address mode\n(default)Defines the number of address bytes for a com-\nmand. \nNotes: 1. The number of cycles must be set to accord with the clock frequency, which varies by the\ntype of FAST READ command (See Supported Clock Frequencies table). Insufficient dum-\nmy clock cycles for the operating frequency causes the memory to read incorrect data.\n2. When bits 2 and 3 are both set to 0, the device operates in quad I/O protocol.2Gb, 3V Multiple I/O Serial Flash Memory\nNonvolatile Configuration Register\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 22Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nVolatile Configuration Register\nThis register is read from and written to by the READ VOLATILE CONFIGURATION\nREGISTER and the WRITE VOLATILE CONFIGURATION REGISTER commands, respec-\ntively. A register download is executed after these commands, overwriting the internal\nconfiguration register settings that determine device memory behavior.\nTable 8: Volatile Configuration Register\nBit Name Settings Description Notes\n7:4 Number of\ndummy clock\ncycles0000 = Identical to 1111\n0001 = 1\n0010 = 2\n⋮\n1101 = 13\n1110 = 14\n1111 = DefaultSets the number of dummy clock cycles subsequent to all\nFAST READ commands.\n(See the Command Set Table for default setting values.)1\n3 XIP 0 = Enable\n1 = Disable (default)Enables or disables XIP.  \n2 Reserved 0 0b = Fixed value.  \n1:0 Wrap 00 = 16-byte boundary\naligned16-byte wrap: Output data wraps within an aligned 16-byte\nboundary starting from the 3-byte address issued after the\ncommand code.2\n01 = 32-byte boundary\naligned32-byte wrap: Output data wraps within an aligned 32-byte\nboundary starting from the 3-byte address issued after the\ncommand code.\n10 = 64-byte boundary\naligned64-byte wrap: Output data wraps within an aligned 64-byte\nboundary starting from the 3-byte address issued after the\ncommand code.\n11 = Continuous (default) Continuously sequences addresses through the entire array.\nNotes: 1. The number of cycles must be set according to and sufficient for the clock frequency,\nwhich varies by the type of FAST READ command, as shown in the Supported Clock Fre-\nquencies table. An insufficient number of dummy clock cycles for the operating frequen-\ncy causes the memory to read incorrect data.\n2. See the Sequence of Bytes During Wrap table.\nTable 9: Sequence of Bytes During Wrap\nStarting Address 16-Byte Wrap 32-Byte Wrap 64-Byte Wrap\n0 0-1-2- . . . -15-0-1- . . 0-1-2- . . . -31-0-1- . . 0-1-2- . . . -63-0-1- . .\n1 1-2- . . . -15-0-1-2- . . 1-2- . . . -31-0-1-2- . . 1-2- . . . -63-0-1-2- . .\n⋮ ⋮ ⋮ ⋮\n15 15-0-1-2-3- . . . -15-0-1- . . 15-16-17- . . . -31-0-1- . . 15-16-17- . . . -63-0-1- . .\n⋮ ⋮ ⋮ ⋮\n31 – 31-0-1-2-3- . . . -31-0-1- . . 31-32-33- . . . -63-0-1- . .\n⋮ ⋮ ⋮ ⋮\n63 – – 63-0-1- . . . -63-0-1- . .2Gb, 3V Multiple I/O Serial Flash Memory\nVolatile Configuration Register\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 23Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nSupported Clock Frequencies\nTable 10: Clock Frequencies – STR (in MHz) for IT parts\nNotes apply to entire table\nNumber of\nDummy\nClock Cycles FAST READDUAL OUTPUT\nFAST READDUAL I/O FAST\nREADQUAD OUTPUT\nFAST READQUAD I/O FAST\nREAD\n1 94 79 60 44 39\n2 112 97 77 61 48\n3 129 106 86 78 58\n4 133 115 97 97 69\n5 133 125 106 106 78\n6 133 133 115 115 86\n7 133 133 125 125 97\n8 133 133 133 133 106\n9 133 133 133 133 115\n10 133 133 133 133 125\n11 : 14 133 133 133 133 133\nNotes: 1. Values are guaranteed by characterization and not 100% tested in production.\n2. A tuning data pattern (TDP) capability provides applications with data patterns for ad-\njusting the data latching point at the host end when the clock frequency is set higher\nthan 133 MHz in STR mode and higher than 66 MHz in DTR mode. For additional details,\nrefer to TN-25-07: Tuning Data Pattern for MT25Q and MT25T Devices.\nTable 11: Clock Frequencies – STR (in MHz) for AT and UT parts\nNotes apply to entire table\nNumber of\nDummy\nClock Cycles FAST READDUAL OUTPUT\nFAST READDUAL I/O FAST\nREADQUAD OUTPUT\nFAST READQUAD I/O FAST\nREAD\n1 94 79 60 44 39\n2 112 97 77 61 48\n3 129 106 86 78 58\n4 133 115 97 97 69\n5 133 125 106 106 78\n6 133 133 115 108 86\n7 133 133 125 108 97\n8 133 133 133 108 106\n9 : 14 133 133 133 108 108\nNotes: 1. Values are guaranteed by characterization and not 100% tested in production.\n2. A tuning data pattern (TDP) capability provides applications with data patterns for ad-\njusting the data latching point at the host end when the clock frequency is set higher\nthan 133 MHz in STR mode and higher than 66 MHz in DTR mode. For additional details,\nrefer to TN-25-07: Tuning Data Pattern for MT25Q and MT25T Devices.2Gb, 3V Multiple I/O Serial Flash Memory\nVolatile Configuration Register\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 24Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nTable 12: Clock Frequencies – DTR (in MHz) for IT parts\nNotes apply to entire table\nNumber of\nDummy\nClock Cycles FAST READDUAL OUTPUT\nFAST READDUAL I/O FAST\nREADQUAD OUTPUT\nFAST READQUAD I/O FAST\nREAD\n1 59 45 40 26 20\n2 73 59 49 40 30\n3 82 68 59 59 39\n4 90 76 65 65 49\n5 90 83 75 75 58\n6 90 90 83 83 68\n7 90 90 90 90 78\n8 90 90 90 90 85\n9 90 90 90 90 90\n10 : 14 90 90 90 90 90\nNotes: 1. Values are guaranteed by characterization and not 100% tested in production.\n2. A tuning data pattern (TDP) capability provides applications with data patterns for ad-\njusting the data latching point at the host end when the clock frequency is set higher\nthan 133 MHz in STR mode and higher than 66 MHz in DTR mode. For additional details,\nrefer to TN-25-07: Tuning Data Pattern for MT25Q and MT25T Devices.\nTable 13: Clock Frequencies – DTR (in MHz) for AT and UT parts\nNotes apply to entire table\nNumber of\nDummy\nClock Cycles FAST READDUAL OUTPUT\nFAST READDUAL I/O FAST\nREADQUAD OUTPUT\nFAST READQUAD I/O FAST\nREAD\n1 59 45 40 26 20\n2 73 59 49 40 30\n3 82 68 59 59 39\n4 90 76 65 65 49\n5 90 83 75 75 58\n6 90 90 83 80 68\n7 90 90 90 80 78\n8 : 14 90 90 90 80 80\nNotes: 1. Values are guaranteed by characterization and not 100% tested in production.\n2. A tuning data pattern (TDP) capability provides applications with data patterns for ad-\njusting the data latching point at the host end when the clock frequency is set higher\nthan 133 MHz in STR mode and higher than 66 MHz in DTR mode. For additional details,\nrefer to TN-25-07: Tuning Data Pattern for MT25Q and MT25T Devices.2Gb, 3V Multiple I/O Serial Flash Memory\nVolatile Configuration Register\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 25Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nEnhanced Volatile Configuration Register\nThis register is read from and written to using the READ ENHANCED VOLATILE CON-\nFIGURATION REGISTER and the WRITE ENHANCED VOLATILE CONFIGURATION\nREGISTER commands, respectively. A register download is executed after these com-\nmands, overwriting the internal configuration register settings that determine device\nmemory behavior.\nTable 14: Enhanced Volatile Configuration Register\nBit Name Settings Description Notes\n7 Quad I/O protocol 0 = Enabled\n1 = Disabled (default)Enables or disables quad I/O command input\n(4-4-4 mode).1\n6 Dual I/O protocol 0 = Enabled\n1 = Disabled (default)Enables or disables dual I/O command input\n(2-2-2 mode).1\n5 Double transfer rate\nprotocol0 = Enabled\n1 = Disabled (Default,\nsingle transfer rate)Set DTR protocol as current one. Once enabled,\nall commands will work in DTR. \n4 Reset/hold 0 = Disabled\n1 = Enabled (default)Enables or disables HOLD# or RESET# on DQ3.\n(Available only on specified part numbers.) \n3 Reserved 1   \n2:0 Output driver strength 000 = Reserved\n001 = 90 ohms\n010 = Reserved\n011 = 45 ohms\n100 = Reserved\n101 = 20 ohms\n110 = Reserved\n111 = 30 ohms (de-\nfault)Optimizes the impedance at V CC/2 output volt-\nage. \nNote: 1. When bits 6 and 7 are both set to 0, the device operates in quad I/O protocol. When ei-\nther bit 6 or 7 is set to 0, the device operates in dual I/O or quad I/O respectively. When a\nbit is set, the device enters the selected protocol immediately after the WRITE EN-\nHANCED VOLATILE CONFIGURATION REGISTER command. The device returns to the de-\nfault protocol after the next power-on or reset. Also, the rescue sequence or another\nWRITE ENHANCED VOLATILE CONFIGURATION REGISTER command will return the de-\nvice to the default protocol.2Gb, 3V Multiple I/O Serial Flash Memory\nEnhanced Volatile Configuration Register\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 26Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nSecurity Registers\nSecurity registers enable sector and password protection on multiple levels using non-\nvolatile and volatile register and bit settings (shown below). The applicable register ta-\nbles follow.\nFigure 7: Sector and Password Protection\n.\n.\n. n nSector Protection Register\n15 13 14 2 0 1\nGlobal Freeze Bit\nn1st sector 00\n1111\n2nd sector3rd sector Last sectorMemory Sectors\n.\n.\n..\n.\n.\n00\n0110\nVolatile\nLock Bits.\n.\n.locked\nlockedlocked\nlocked\nNonvolatile\nLock Bits(See Note 1)\n(See Note 2)\n(See Note 3) (See Note 4)\nNotes: 1.Sector protection register.  This 16-bit nonvolatile register includes two active bits[2:1]\nto enable sector and password protection.\n2.Global freeze bit.  This volatile bit protects the settings in all nonvolatile lock bits.\n3.Nonvolatile lock bits.  Each nonvolatile bit corresponds to and provides nonvolatile\nprotection for an individual memory sector, which remains locked (protection enabled)\nuntil its corresponding bit is cleared to 1.\n4.Volatile lock bits.  Each volatile bit corresponds to and provides volatile protection for\nan individual memory sector, which is locked temporarily (protection is cleared when the\ndevice is reset or powered down).\n5. The first and last sectors will have volatile protections at the 4KB subsector level. Each\n4KB subsector in these sectors can be individually locked by volatile lock bits setting;\nnonvolatile protections granularity remain at the sector level.2Gb, 3V Multiple I/O Serial Flash Memory\nSecurity Registers\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 27Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nSector Protection Security Register\nTable 15: Sector Protection Register\nBits Name Settings Description Notes\n15:3 Reserved 1 = Default –  \n2 Password\nprotection\nlock1 = Disabled (default)\n0 = EnabledNonvolatile bit:  When set to 1, password protection is dis-\nabled. When set to 0, password protection is enabled per-\nmanently; the 64-bit password cannot be retrieved or reset.1, 2\n1 Sector\nprotection\nlock1 = Enabled, with password\nprotection (default)\n0 = Enabled, without pass-\nword protectionNonvolatile bit:  When set to 1, nonvolatile lock bits can\nbe set to lock/unlock their corresponding memory sectors;\nbit 2 can be set to 0, enabling password protection perma-\nnently.\nWhen set to 0, nonvolatile lock bits can be set to lock/\nunlock their corresponding memory sectors; bit 2 must re-\nmain set to 1, disabling password protection permanently.1, 3, 4\n0 Reserved 1 = Default –  \nNotes: 1. Bits 2 and 1 are user-configurable, one-time-programmable, and mutually exclusive in\nthat only one of them can be set to 0. It is recommended that one of the bits be set to 0\nwhen first programming the device.\n2. The 64-bit password must be programmed and verified before this bit is set to 0 because\nafter it is set, password changes are not allowed, thus providing protection from mali-\ncious software. When this bit is set to 0, a 64-bit password is required to reset the global\nfreeze bit from 0 to 1. In addition, if the password is incorrect or lost, the global freeze\nbit can no longer be set and nonvolatile lock bits cannot be changed. (See the Sector\nand Password Protection figure and the Global Freeze Bit Definition table).\n3. Whether this bit is set to 1 or 0, it enables programming or erasing nonvolatile lock bits\n(which provide memory sector protection). The password protection bit must be set be-\nforehand because setting this bit will either enable password protection permanently\n(bit 2 = 0) or disable password protection permanently (bit 1 = 0).\n4. By default, all sectors are unlocked when the device is shipped from the factory. Sectors\nare locked, unlocked, read, or locked down as explained in the Nonvolatile and Volatile\nLock Bits table and the Volatile Lock Bit Register Bit Definitions table.\nTable 16: Global Freeze Bit\nBits Name Settings Description\n7:1 Reserved 0 Bit values are 0\n0 Global\nfreeze bit1 = Disabled\n(default)\n0 = EnabledVolatile bit:  When set to 1, all nonvolatile lock bits can be set to enable or\ndisable locking their corresponding memory sectors.\nWhen set to 0, nonvolatile lock bits are protected from PROGRAM or ERASE\ncommands. This bit should not be set to 0 until the nonvolatile lock bits are\nset.\nNote: 1. The READ GLOBAL FREEZE BIT command enables reading this bit. When password pro-\ntection is enabled, this bit is locked upon device power-up or reset. It cannot be\nchanged without the password. After the password is entered, the UNLOCK PASSWORD\ncommand resets this bit to 1, enabling programing or erasing the nonvolatile lock bits.\nAfter the bits are changed, the WRITE GLOBAL FREEZE BIT command sets this bit to 0,\nprotecting the nonvolatile lock bits from PROGRAM or ERASE operations.2Gb, 3V Multiple I/O Serial Flash Memory\nSector Protection Security Register\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 28Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nNonvolatile and Volatile Sector Lock Bits Security\nTable 17: Nonvolatile and Volatile Lock Bits\nBit\nDetails Nonvolatile Lock Bit Volatile Lock Bit\nDescription Each sector of memory has one corresponding non-\nvolatile lock bitEach sector of memory has one corresponding vola-\ntile lock bit; this bit is the sector write lock bit descri-\nbed in the Volatile Lock Bit Register table.\nFunction When set to 0, locks and protects its corresponding\nmemory sector from PROGRAM or ERASE operations.\nBecause this bit is nonvolatile, the sector remains\nlocked, protection enabled, until the bit is cleared to\n1.When set to 1, locks and protects its corresponding\nmemory sector from PROGRAM or ERASE operations.\nBecause this bit is volatile, protection is temporary.\nThe sector is unlocked, protection disabled, upon de-\nvice reset or power-down.\nSettings 1 = Lock disabled\n0 = Lock enabled0 = Lock disabled\n1 = Lock enabled\nEnabling\nprotectionThe bit is set to 0 by the WRITE NONVOLATILE LOCK\nBITS command, enabling protection for designated\nlocked sectors. Programming a sector lock bit re-\nquires the typical byte programming time.The bit is set to 1 by the WRITE VOLATILE LOCK BITS\ncommand, enabling protection for designated locked\nsectors.\nDisabling\nprotectionAll bits are cleared to 1 by the ERASE NONVOLATILE\nLOCK BITS command, unlocking and disabling pro-\ntection for all sectors simultaneously. Erasing all sec-\ntor lock bits requires typical sector erase time.All bits are set to 0 upon reset or power-down, un-\nlocking and disabling protection for all sectors.\nReading\nthe bitBits are read by the READ NONVOLATILE LOCK BITS\ncommand.Bits are read by the READ VOLATILE LOCK BITS com-\nmand.\nVolatile Lock Bit Security Register\nOne volatile lock bit register is associated with each sector of memory. It enables the\nsector to be locked, unlocked, or locked-down with the WRITE VOLATILE LOCK BITS\ncommand, which executes only when sector lock down (bit 1) is set to 0. Each register\ncan be read with the READ VOLATILE LOCK BITS command. This register is compatible\nwith and provides the same locking capability as the lock register in the Micron N25Q\nSPI NOR family.\nTable 18: Volatile Lock Bit Register\nBit Name Settings Description\n7:2 Reserved 0 Bit values are 0.\n1Sector\nlock down0 = Lock-down disabled (default)\n1 = Lock-down enabledVolatile bit:  Device always powers up with this bit set to 0 so that\nsector lock down and sector write lock bits can be set to 1. When\nthis bit set to 1, neither of the two volatile lock bits can be written\nto until the next power cycle, hardware, or software reset.\n0Sector\nwrite lock0 = Write lock disabled (default)\n1 = Write lock enabledVolatile bit:  Device always powers up with this bit set to 0 so that\nPROGRAM and ERASE operations in this sector can be executed\nand sector content modified. When this bit is set to 1, PROGRAM\nand ERASE operations in this sector are not executed.2Gb, 3V Multiple I/O Serial Flash Memory\nNonvolatile and Volatile Sector Lock Bits Security\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 29Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nDevice ID Data\nThe device ID data shown in the tables here is read by the READ ID and MULTIPLE I/O\nREAD ID operations.\nTable 19: Device ID Data\nByte# Name Content Value Assigned By\nManufacturer ID  (1 byte total)\n1 Manufacturer ID (1 byte) 20h JEDEC\nDevice ID  (2 bytes total)\n2 Memory type (1 byte) BAh = 3V Manufacturer\nBBh = 1.8V\n3 Memory capacity (1 byte) 22h = 2Gb\n21h = 1Gb\n20h = 512Mb\n19h = 256Mb\n18h = 128Mb\n17h = 64Mb\nUnique ID  (17 bytes total)\n4 Indicates the number of remaining ID bytes\n(1 byte)10h Factory\n5 Extended device ID (1 byte) See Extended Device ID table\n6 Device configuration information (1 byte) 00h = Standard\n7:20 Customized factory data (14 bytes) Unique ID code (UID)\nTable 20: Extended Device ID Data, First Byte\nBit 7 Bit 6 Bit 51Bit 4 Bit 3 Bit 22Bit 1 Bit 0\nReserved Device\nGeneration\n1 = 2nd\ngeneration1 = Alternate BP\nscheme\n0 = Standard BP\nschemeReserved HOLD#/RESET#:\n0 = HOLD\n1 = RESETAdditional HW\nRESET#:\n1 = Available\n0 = Not availableSector size:\n00 = Uniform\n64KB\nNotes: 1. For alternate BP scheme information, contact the factory.\n2. Available for specific part numbers. See Part Number Ordering Information for details.2Gb, 3V Multiple I/O Serial Flash Memory\nDevice ID Data\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 30Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nSerial Flash Discovery Parameter Data\nThe serial Flash discovery parameter (SFDP) provides a standard, consistent method to\ndescribe serial Flash device functions and features using internal parameter tables. The\nparameter tables can be interrogated by host system software, enabling adjustments to\naccommodate divergent features from multiple vendors. The SFDP standard defines a\ncommon parameter table that describes important device characteristics and serial ac-\ncess methods used to read the parameter table data.\nMicron\'s SFDP table information aligns with JEDEC-standard JESD216 for serial Flash\ndiscoverable parameters. The latest JEDEC standard includes revision 1.6. Beginning\nweek 42 (2014), Micron\'s MT25Q production parts will include SFDP data that aligns\nwith revision 1.6.\nRefer to JEDEC-standard JESD216B for a complete overview of the SFDP table defini-\ntion.\nData in the SFDP tables is read by the READ SERIAL FLASH DISCOVERY PARAMETER\noperation.\nSee Micron TN-25-06: Serial Flash Discovery Parameters for MT25Q Family for serial\nFlash discovery parameter data.2Gb, 3V Multiple I/O Serial Flash Memory\nSerial Flash Discovery Parameter Data\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 31Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nCommand Definitions\nTable 21: Command Set\nNotes 1 and 2 apply to the entire table\nCommand CodeCommand-Address-Data\nAddress\nBytesDummy Clock Cycles\nData\nBytes NotesExtended\nSPIDual\nSPIQuad\nSPIExtended\nSPIDual\nSPIQuad\nSPI\nSoftware RESET Operations\nRESET ENABLE 66h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nRESET MEMORY 99h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nREAD ID Operations\nREAD ID 9E/9Fh 1-0-1  0 0  1 to 20 –\nMULTIPLE I/O READ ID AFh 1-0-1 2-0-2 4-0-4 0 0 0 0 1 to 20 –\nREAD SERIAL FLASH DISCOVERY\nPARAMETER5Ah 1-1-1 2-2-2 4-4-4 3 8 8 8 1 to ∞ 3\nREAD MEMORY Operations\nREAD 03h 1-1-1  3(4) 0  1 to ∞ 4\nFAST READ 0Bh 1-1-1 2-2-2 4-4-4 3(4) 8 8 10 1 to ∞ 4, 5\nDUAL OUTPUT FAST READ 3Bh 1-1-2 2-2-2  3(4) 8 8  1 to ∞ 4, 5\nDUAL INPUT/OUTPUT FAST READ BBh 1-2-2 2-2-2  3(4) 8 8  1 to ∞ 4, 5\nQUAD OUTPUT FAST READ 6Bh 1-1-4  4-4-4 3(4) 8  10 1 to ∞ 4, 5\nQUAD INPUT/OUTPUT FAST READ EBh 1-4-4  4-4-4 3(4) 10  10 1 to ∞ 4, 5\nDTR FAST READ 0Dh 1-1-1 2-2-2 4-4-4 3(4) 6 6 8 1 to ∞ 4, 5\nDTR DUAL OUTPUT FAST READ 3Dh 1-1-2 2-2-2  3(4) 6 6  1 to ∞ 4, 5\nDTR DUAL INPUT/OUTPUT FAST\nREADBDh 1-2-2 2-2-2  3(4) 6 6  1 to ∞ 4, 5\nDTR QUAD OUTPUT FAST READ 6Dh 1-1-4  4-4-4 3(4) 6  8 1 to ∞ 4, 5\nDTR QUAD INPUT/OUTPUT FAST\nREADEDh 1-4-4  4-4-4 3(4) 8  8 1 to ∞ 4, 5\nQUAD INPUT/OUTPUT WORD\nREADE7h 1-4-4  4-4-4 3(4) 4  4 1 to ∞ 4\nREAD MEMORY Operations with 4-Byte Address\n4-BYTE READ 13h 1-1-1  4 0  1 to ∞ 5\n4-BYTE FAST READ 0Ch 1-1-1 2-2-2 4-4-4 4 8 8 10 1 to ∞ 5\n4-BYTE DUAL OUTPUT FAST READ 3Ch 1-1-2 2-2-2  4 8 8  1 to ∞ 52Gb, 3V Multiple I/O Serial Flash Memory\nCommand Definitions\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 32Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nTable 21: Command Set (Continued)\nNotes 1 and 2 apply to the entire table\nCommand CodeCommand-Address-Data\nAddress\nBytesDummy Clock Cycles\nData\nBytes NotesExtended\nSPIDual\nSPIQuad\nSPIExtended\nSPIDual\nSPIQuad\nSPI\n4-BYTE DUAL INPUT/OUTPUT\nFAST READBCh 1-2-2 2-2-2  4 8 8  1 to ∞ 5\n4-BYTE QUAD OUTPUT FAST\nREAD6Ch 1-1-4  4-4-4 4 8  10 1 to ∞ 5\n4-BYTE QUAD INPUT/OUTPUT\nFAST READECh 1-4-4  4-4-4 4 10  10 1 to ∞ 5\n4-BYTE DTR FAST READ 0Eh 1-1-1 2-2-2 4-4-4 4 6 6 8 1 to ∞ 5\n4-BYTE DTR DUAL INPUT/OUTPUT\nFAST READBEh 1-2-2 2-2-2  4 6 6  1 to ∞ 5\n4-BYTE DTR QUAD INPUT/\nOUTPUT FAST READEEh 1-4-4  4-4-4 4 8  8 1 to ∞ 5\nWRITE Operations\nWRITE ENABLE 06h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nWRITE DISABLE 04h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nREAD REGISTER Operations\nREAD STATUS REGISTER 05h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 to ∞ –\nREAD FLAG STATUS REGISTER 70h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 to ∞ –\nREAD NONVOLATILE CONFIGU-\nRATION REGISTERB5h 1-0-1 2-0-2 4-0-4 0 0 0 0 2 to ∞ –\nREAD VOLATILE CONFIGURATION\nREGISTER85h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 to ∞ –\nREAD ENHANCED VOLATILE CON-\nFIGURATION REGISTER65h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 to ∞ –\nREAD EXTENDED ADDRESS REG-\nISTERC8h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 to ∞ –\nREAD GENERAL PURPOSE READ\nREGISTER96h 1-0-1 2-0-2 4-0-4 0 8 8 8 1 to ∞ 6, 7\nWRITE REGISTER Operations\nWRITE STATUS REGISTER 01h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 8\nWRITE NONVOLATILE CONFIGU-\nRATION REGISTERB1h 1-0-1 2-0-2 4-0-4 0 0 0 0 2 82Gb, 3V Multiple I/O Serial Flash Memory\nCommand Definitions\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 33Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nTable 21: Command Set (Continued)\nNotes 1 and 2 apply to the entire table\nCommand CodeCommand-Address-Data\nAddress\nBytesDummy Clock Cycles\nData\nBytes NotesExtended\nSPIDual\nSPIQuad\nSPIExtended\nSPIDual\nSPIQuad\nSPI\nWRITE VOLATILE CONFIGURA-\nTION REGISTER81h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 8\nWRITE ENHANCED VOLATILE\nCONFIGURATION REGISTER61h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 8\nWRITE EXTENDED ADDRESS REG-\nISTERC5h 1-0-1 2-0-2 4-0-4 0 0 0 0 1 8\nCLEAR FLAG STATUS REGISTER Operation\nCLEAR FLAG STATUS REGISTER 50h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nPROGRAM Operations\nPAGE PROGRAM 02h 1-1-1 2-2-2 4-4-4 3(4) 0 0 0 1 to 256 8\nDUAL INPUT FAST PROGRAM A2h 1-1-2 2-2-2  3(4) 0 0  1 to 256 4, 8\nEXTENDED DUAL INPUT FAST\nPROGRAMD2h 1-2-2 2-2-2  3(4) 0 0  1 to 256 4, 8\nQUAD INPUT FAST PROGRAM 32h 1-1-4  4-4-4 3(4) 0  0 1 to 256 4, 8\nEXTENDED QUAD INPUT FAST\nPROGRAM38h 1-4-4  4-4-4 3(4) 0  0 1 to 256 4, 8\nPROGRAM Operations with 4-Byte Address\n4-BYTE PAGE PROGRAM 12h 1-1-1 2-2-2 4-4-4 4 0 0 0 1 to 256 8\n4-BYTE QUAD INPUT FAST PRO-\nGRAM34h 1-1-4  4-4-4 4 0  0 1 to 256 8\n4-BYTE QUAD INPUT EXTENDED\nFAST PROGRAM3Eh 1-4-4  4-4-4 4 0  0 1 to 256 8\nERASE Operations\n32KB SUBSECTOR ERASE 52h 1-1-0 2-2-0 4-4-0 3(4) 0 0 0 0 4, 8\n4KB SUBSECTOR ERASE 20h 1-1-0 2-2-0 4-4-0 3(4) 0 0 0 0 4, 8\nSECTOR ERASE D8h 1-1-0 2-2-0 4-4-0 3(4) 0 0 0 0 4, 8\nDIE ERASE C4h 1-1-0 2-2-0 4-4-0 3(4) 0 0 0 0 8\nERASE Operations with 4-Byte Address\n4-BYTE SECTOR ERASE DCh 1-1-0 2-2-0 4-4-0 4 0 0 0 0 8\n4-BYTE 4KB SUBSECTOR ERASE 21h 1-1-0 2-2-0 4-4-0 4 0 0 0 0 8\n4-BYTE 32KB SUBSECTOR ERASE 5Ch 1-1-0 2-2-0 4-4-0 4 0 0 0 0 82Gb, 3V Multiple I/O Serial Flash Memory\nCommand Definitions\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 34Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nTable 21: Command Set (Continued)\nNotes 1 and 2 apply to the entire table\nCommand CodeCommand-Address-Data\nAddress\nBytesDummy Clock Cycles\nData\nBytes NotesExtended\nSPIDual\nSPIQuad\nSPIExtended\nSPIDual\nSPIQuad\nSPI\nSUSPEND/RESUME Operations\nPROGRAM/ERASE SUSPEND 75h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nPROGRAM/ERASE RESUME 7Ah 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nONE-TIME PROGRAMMABLE (OTP) Operations\nREAD OTP ARRAY 4Bh 1-1-1 2-2-2 4-4-4 3(4) 8 8 10 1 to 64 4, 5\nPROGRAM OTP ARRAY 42h 1-1-1 2-2-2 4-4-4 3(4) 0 0 0 1 to 64 4, 8\n4-BYTE ADDRESS MODE Operations\nENTER 4-BYTE ADDRESS MODE B7h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nEXIT 4-BYTE ADDRESS MODE E9h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nDeep Power-Down Operations\nENTER DEEP POWER DOWN B9h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nRELEASE FROM DEEP POWER-\nDOWNABh 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nQUAD PROTOCOL Operations\nENTER QUAD INPUT/OUTPUT\nMODE35h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nRESET QUAD INPUT/OUTPUT\nMODEF5h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nADVANCED SECTOR PROTECTION Operations\nREAD SECTOR PROTECTION 2Dh 1-0-1 2-0-2 4-0-4 0 0 0 0 1 to ∞ –\nPROGRAM SECTOR PROTECTION 2Ch 1-0-1 2-0-2 4-0-4 0 0 0 0 2 8\nREAD VOLATILE LOCK BITS E8h 1-1-1 2-2-2 4-4-4 3(4) 0 0 0 1 to ∞ 4, 9\nWRITE VOLATILE LOCK BITS E5h 1-1-1 2-2-2 4-4-4 3(4) 0 0 0 1 4, 8, 10\nREAD NONVOLATILE LOCK BITS E2h 1-1-1 2-2-2 4-4-4 4 0 0 0 1 to ∞ –\nWRITE NONVOLATILE LOCK BITS E3h 1-1-0 2-2-0 4-4-0 4 0 0 0 0 8\nERASE NONVOLATILE LOCK BITS E4h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 8\nREAD GLOBAL FREEZE BIT A7h 1-0-1   0 0 0 0 1 to ∞ –\nWRITE GLOBAL FREEZE BIT A6h 1-0-0 2-0-0 4-0-0 0 0 0 0 0 8\nREAD PASSWORD 27h 1-0-1   0 0 0 0 1 to ∞ –\nWRITE PASSWORD 28h 1-0-1 2-0-2 4-0-4 0 0 0 0 8 82Gb, 3V Multiple I/O Serial Flash Memory\nCommand Definitions\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 35Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nTable 21: Command Set (Continued)\nNotes 1 and 2 apply to the entire table\nCommand CodeCommand-Address-Data\nAddress\nBytesDummy Clock Cycles\nData\nBytes NotesExtended\nSPIDual\nSPIQuad\nSPIExtended\nSPIDual\nSPIQuad\nSPI\nUNLOCK PASSWORD 29h 1-0-1 2-0-2 4-0-4 0 0 0 0 8 –\nADVANCED SECTOR PROTECTION Operations with 4-Byte Address\n4-BYTE READ VOLATILE LOCK\nBITSE0h 1-1-1 2-2-2 4-4-4 4 0 0 0 1 to ∞ –\n4-BYTE WRITE VOLATILE LOCK\nBITSE1h 1-1-1 2-2-2 4-4-4 4 0 0 0 1 8\nADVANCED FUNCTION INTERFACE Operations\nINTERFACE ACTIVATION 9Bh 1-0-0 2-0-0 4-0-0 0 0 0 0 0 –\nCYCLIC REDUNDANCY CHECK 9Bh/27h 1-0-1 2-0-2 4-0-4 0 0 0 0 10 or 18 –2Gb, 3V Multiple I/O Serial Flash Memory\nCommand Definitions\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 36Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nNotes: 1. Micron extended SPI protocol is the standard SPI protocol with additional commands\nthat extend functionality and enable address or data transmission on multiple DQn\nlines.\n2. The command code is always transmitted on DQn = 1, 2, or 4 lines according to the\nstandard, dual, or quad protocol respectively. However, a command may be able to\ntransmit address and data on multiple DQn lines regardless of protocol. The protocol\ncolumns show the number of DQn lines a command uses to transmit command, address,\nand data information as shown in these examples: command-address-data = 1-1-1, or\n1-2-2, or 2-4-4, and so on.\n3. The READ SERIAL FLASH DISCOVERY PARAMETER operation accepts only 3-byte address\neven if the device is configured to 4-byte address mode. The number of dummy cycles\nfor the READ SFDP command is fixed (8 dummy cycles) and is not affected by dummy\ncycle settings in the nonvolatile configuration register and volatile configuration regis-\nter. For the max clock frequency achievable refer to Supported Clock Frequencies tables\nfor 8 dummy cycles.\n4. Requires 4 bytes of address if the device is configured to 4-byte address mode.\n5. The number of dummy clock cycles required when shipped from Micron factories. The\nuser can modify the dummy clock cycle number via the nonvolatile configuration regis-\nter and the volatile configuration register.\n6. The number of dummy cycles for the READ GENERAL PURPOSE READ REGISTER com-\nmand is fixed (8 dummy cycles) and is not affected by dummy cycle settings in the non-\nvolatile configuration register and volatile configuration register.\n7. The general purpose read register is 64 bytes. After the first 64 bytes, the device outputs\n00h and does not wrap.\n8. The WRITE ENABLE command must be issued first before this operation can be execu-\nted.\n9. Formerly referred to as the READ LOCK REGISTER operation.\n10. Formerly referred to as the WRITE LOCK REGISTER operation.2Gb, 3V Multiple I/O Serial Flash Memory\nCommand Definitions\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 37Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nSoftware RESET Operations\nRESET ENABLE and RESET MEMORY Commands\nTo initiate these commands, S# is driven LOW and the command code is input on DQn.\nA minimum de-selection time of tSHSL2 must come between RESET ENABLE and RE-\nSET MEMORY or reset is not guaranteed. Then, S# must be driven HIGH for the device\nto enter power-on reset. A time of tSHSL3 is required before the device can be re-selec-\nted by driving S# LOW.\nTable 22: RESET ENABLE and RESET MEMORY Operations\nOperation Name Description/Conditions\nRESET ENABLE (66h) To reset the device, the RESET ENABLE command must be followed by the RESET MEMORY\ncommand. When the two commands are executed, the device enters a power-on reset con-\ndition. It is recommended to exit XIP mode before executing these two commands.\nAll volatile lock bits, the volatile configuration register, the enhanced volatile configura-\ntion register, and the extended address register are reset to the power-on reset default\ncondition according to nonvolatile configuration register settings.\nIf a reset is initiated while a WRITE, PROGRAM, or ERASE operation is in progress or sus-\npended, the operation is aborted and data may be corrupted.\nReset is effective after the flag status register bit 7 outputs 1 with at least one byte output.\nA RESET ENABLE command is not accepted during WRITE STATUS REGISTER and WRITE\nNONVOLATILE CONFIGURATION REGISTER operations.RESET MEMORY (99h)\nFigure 8: RESET ENABLE and RESET MEMORY Command\nC\nS#\nDQ00 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7\nReset enable Reset memory\nNote: 1. Above timing diagram is showed for Extended-SPI Protocol case, however these com-\nmands are available in all protocols. In DIO-SPI protocol, the instruction bits are trans-\nmitted on both DQ0 and DQ1 pins. In QIO-SPI protocol the instruction bits are transmit-\nted on all four data pins. In Extended-DTR-SPI protocol, the instruction bits are transmit-\nted on DQ0 pin in double transfer rate mode. In DIO-DTR-SPI protocol, the instruction\nbits are transmitted on both DQ0 and DQ1 pins in double transfer rate mode. In QIO-\nDTR-SPI protocol, the instruction bits are transmitted on all four data pins in double\ntransfer rate mode.2Gb, 3V Multiple I/O Serial Flash Memory\nSoftware RESET Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 38Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nREAD ID Operations\nREAD ID and MULTIPLE I/O READ ID Commands\nTo initiate these commands, S# is driven LOW and the command code is input on DQ n.\nWhen S# is driven HIGH, the device goes to standby. The operation is terminated by\ndriving S# HIGH at any time during data output.\nTable 23: READ ID and MULTIPLE I/O READ ID Operations\nOperation Name Description/Conditions\nREAD ID (9Eh/9Fh) Outputs information shown in the Device ID Data tables. If an ERASE or PROGRAM cycle is\nin progress when the command is initiated, the command is not decoded and the com-\nmand cycle in progress is not affected.MULTIPLE I/O READ ID (AFh)\nFigure 9: READ ID and MULTIPLE I/O READ ID Commands\nUID Device\nidentificationManufacturer\nidentificationHigh-Z DQ1\nMSB MSBDOUTDOUTDOUTDOUTLSB LSB7 8 15 16 32 31 0\nC\nMSBDQ0LSB\nCommand\nMSBDOUTDOUTLSBExtended (READ ID)\nDual (MULTIPLE I/O READ ID )\nQuad (MULTIPLE I/O READ ID )\nDon’t Care3 4 7 8 15 0\nC\nMSBDQ[1:0]LSB\nCommand\nDevice\nidentificationManufacturer\nidentificationMSB MSBDOUTDOUTDOUTDOUTLSB LSB\n1 2 3 4 7 0\nC\nMSBDQ[3:0]LSB\nCommand\nDevice\nidentificationManufacturer\nidentificationMSB MSBDOUTDOUTDOUTDOUTLSB LSB\nNote: 1. S# not shown.2Gb, 3V Multiple I/O Serial Flash Memory\nREAD ID Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 39Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nREAD SERIAL FLASH DISCOVERY PARAMETER Operation\nREAD SERIAL FLASH DISCOVERY PARAMETER Command\nTo execute READ SERIAL FLASH DISCOVERY PARAMETER command, S# is driven\nLOW. The command code is input on DQ0, followed by three address bytes and eight\ndummy clock cycles (address is always 3 bytes, even if the device is configured to work\nin 4-byte address mode). The device outputs the information starting from the specified\naddress. When the 2048-byte boundary is reached, the data output wraps to address 0 of\nthe serial Flash discovery parameter table. The operation is terminated by driving S#\nHIGH at any time during data output.\nNote:  The operation always executes in continuous mode so the read burst wrap setting\nin the volatile configuration register does not apply.\nFigure 10: READ SERIAL FLASH DISCOVERY PARAMETER Command – 5Ah\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand\nA[MAX]A[MIN]\n3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDummy cycles\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTLSB\nDummy cyclesExtended\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDOUTDOUTDOUTDOUT\nDummy cyclesDual\nQuadDQ1 High-Z\nDon’t Care\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1); For dual protocol, C x = 3 + (A[MAX] + 1)/2;\nFor quad protocol, C x = 1 + (A[MAX] + 1)/4.\n2. S# not shown.2Gb, 3V Multiple I/O Serial Flash Memory\nREAD SERIAL FLASH DISCOVERY PARAMETER Operation\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 40Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nREAD MEMORY Operations\nTo initiate a command, S# is driven LOW and the command code is input on DQ n, fol-\nlowed by input of the address bytes on DQ n. The operation is terminated by driving S#\nHIGH at any time during data output.\nTable 24: READ MEMORY Operations\nOperation Name Description/Conditions\nREAD (03h) The device supports 3-byte addressing (default), with A[23:0] input during\naddress cycle. After any READ command is executed, the device will out-\nput data from the selected address. After the boundary is reached, the\ndevice will start reading again from the beginning.\nEach address bit is latched in during the rising edge of the clock. The ad-\ndressed byte can be at any location, and the address automatically incre-\nments to the next address after each byte of data is shifted out; there-\nfore, a die can be read with a single command.\nFAST READ can operate at a higher frequency (fC).\nDTR commands function in DTR protocol regardless of settings in the\nnonvolatile configuration register or enhanced volatile configuration reg-\nister; other commands function in DTR protocol only after DTR protocol is\nenabled by the register settings.\nE7h is similar to the QUAD I/O FAST READ command except that the low-\nest address bit (A0) must equal 0 and only four dummy clocks are re-\nquired prior to the data output. This command is supported in extended-\nSPI and quad-SPI protocols, but not in the DTR protocol; it is ignored it in\ndual-SPI protocol.FAST READ (0Bh)\nDUAL OUTPUT FAST READ (3Bh)\nDUAL INPUT/OUTPUT FAST READ (BBh)\nQUAD OUTPUT FAST READ (6Bh)\nQUAD INPUT/OUTPUT FAST READ (EBh)\nDTR FAST READ (0Dh)\nDTR DUAL OUTPUT FAST READ (3Dh)\nDTR DUAL INPUT/OUTPUT FAST READ (BDh)\nDTR QUAD OUTPUT FAST READ (6Dh)\nDTR QUAD INPUT/OUTPUT FAST READ (EDh)\nQUAD INPUT/OUTPUT WORD READ (E7h)2Gb, 3V Multiple I/O Serial Flash Memory\nREAD MEMORY Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 41Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\n4-BYTE READ MEMORY Operations\nTable 25: 4-BYTE READ MEMORY Operations\nOperation Name Description/Conditions\n4-BYTE READ (13h) READ MEMORY operations can be extended to a 4-byte address range,\nwith [A31:0] input during address cycle.\nSelection of the 3-byte or 4-byte address range can be enabled in two\nways: through the nonvolatile configuration register or through the ENA-\nBLE 4-BYTE ADDRESS MODE/EXIT 4-BYTE ADDRESS MODE commands.\nEach address bit is latched in during the rising edge of the clock. The ad-\ndressed byte can be at any location, and the address automatically incre-\nments to the next address after each byte of data is shifted out; there-\nfore, a die can be read with a single command.\nFAST READ can operate at a higher frequency (fC).\n4-BYTE commands and DTR 4-BYTE commands function in 4-BYTE and\nDTR 4-BYTE protocols regardless of settings in the nonvolatile configura-\ntion register or enhanced volatile configuration register; other commands\nfunction in 4-BYTE and DTR protocols only after the specific protocol is\nenabled by the register settings.4-BYTE FAST READ (0Ch)\n4-BYTE DUAL OUTPUT FAST READ (3Ch)\n4-BYTE DUAL INPUT/OUTPUT FAST READ (BCh)\n4-BYTE QUAD OUTPUT FAST READ (6Ch)\n4-BYTE QUAD INPUT/OUTPUT FAST READ\n(ECh)\nDTR 4-BYTE FAST READ (0Eh)\nDTR 4-BYTE DUAL INPUT/OUTPUT FAST READ\n(BEh)\nDTR 4-BYTE QUAD INPUT/OUTPUT FAST READ\n(EEh)2Gb, 3V Multiple I/O Serial Flash Memory\n4-BYTE READ MEMORY Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 42Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nREAD MEMORY Operations Timings\nFigure 11: READ – 03h/13h3\nDon’t CareMSBDQ[0]LSB\nCommand\nA[MAX]A[MIN]7 8 Cx0\nCExtended\nHigh-Z DQ1\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDOUTDOUTDOUTDOUT\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1); For dual protocol, C x = 3 + (A[MAX] + 1)/2;\nFor quad protocol, C x = 1 + (A[MAX] + 1)/4.\n2. S# not shown.\n3. READ and 4-BYTE READ commands.\nFigure 12: FAST READ – 0Bh/0Ch3\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand\nA[MAX]A[MIN]\n3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDummy cycles\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTLSB\nDummy cyclesExtended\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDOUTDOUTDOUTDOUT\nDummy cyclesDual\nQuadDQ1 High-Z\nDon’t Care\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1); For dual protocol, C x = 3 + (A[MAX] + 1)/2;\nFor quad protocol, C x = 1 + (A[MAX] + 1)/4.\n2. S# not shown.\n3. FAST READ and 4-BYTE FAST READ commands.2Gb, 3V Multiple I/O Serial Flash Memory\nREAD MEMORY Operations Timings\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 43Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nFigure 13: DUAL OUTPUT FAST READ – 3Bh/3Ch3\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand DOUTLSB\nDQ1 DOUTA[MAX]\nHigh-ZA[MIN]\nDOUT\nMSBDOUTDOUT\nDOUTDOUT\nDOUTDOUT\nDOUT\nDummy cycles\nDQ[1:0]DualExtended\n3 4 Cx0\nC\nMSBLSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDummy cycles\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1); For dual protocol, C x = 3 + (A[MAX] + 1)/2.\n2. S# not shown.\n3. DUAL OUTPUT FAST READ and 4-BYTE DUAL OUTPUT FAST READ commands.\nFigure 14: DUAL INPUT/OUTPUT FAST READ – BBh/BCh3\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand DOUTLSB\nDQ1 DOUT High-ZA[MIN]\nDOUT\nMSBDOUTDOUT\nDOUTDOUT\nDOUTDOUT\nDOUT\nA[MAX]\nDummy cycles\n3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDummy cyclesDualExtended\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1)/2; For dual protocol,\nCx = 3 + (A[MAX] + 1)/2.\n2. S# not shown.\n3. DUAL INPUT/OUTPUT FAST READ and 4-BYTE DUAL INPUT/OUTPUT FAST READ com-\nmands.2Gb, 3V Multiple I/O Serial Flash Memory\nREAD MEMORY Operations Timings\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 44Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nFigure 15: QUAD OUTPUT FAST READ – 6Bh/6Ch3\nDummy cycles7 8 Cx0\nC\nMSBDQ0LSB\nCommand DOUTLSB\nDQ[2:1] DOUTA[MAX]\nHigh-ZA[MIN]\nDOUT\nDOUTDOUT\nDOUT\nDQ3 DOUT ‘1’\nMSBDOUTDOUT\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTLSB\nDummy cyclesQuadExtended\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1); For quad protocol,\nCx = 1 + (A[MAX] + 1)/4.\n2. S# not shown.\n3. QUAD OUTPUT FAST READ and 4-BYTE QUAD OUTPUT FAST READ commands.\nFigure 16: QUAD INPUT/OUTPUT FAST READ – EBh/ECh3\nDummy cycles7 8 Cx0\nC\nMSBDQ0LSB\nCommand DOUTLSB\nDQ[2:1] DOUT High-ZA[MIN]\nDOUT\nDOUTDOUT\nDOUT\nDQ3 DOUT ‘1’\nMSBDOUTDOUT\nA[MAX]\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTLSB\nDummy cyclesQuadExtended\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1)/4; For quad protocol,\nCx = 1 + (A[MAX] + 1)/4.\n2. S# not shown.2Gb, 3V Multiple I/O Serial Flash Memory\nREAD MEMORY Operations Timings\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 45Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\n3. QUAD INPUT/OUTPUT FAST READ and 4-BYTE QUAD INPUT/OUTPUT FAST READ com-\nmands.\nFigure 17: QUAD INPUT/OUTPUT WORD READ – E7h3\nFour dummy cycles7 8 Cx0\nC\nMSBDQ0Extended\nLSB\nCommand DOUTLSB\nDQ[3:1] DOUT High-ZA[MIN]\nDOUT\nDOUTDOUT\nDOUT\nMSB A[MAX]\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTLSB\nDummy cyclesQuad\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1)/4; For quad protocol,\nCx = 1 + (A[MAX] + 1)/4.\n2. S# not shown.\n3. QUAD INPUT/OUTPUT WORD READ and 4-BYTE QUAD INPUT/OUTPUT WORD READ\ncommands.2Gb, 3V Multiple I/O Serial Flash Memory\nREAD MEMORY Operations Timings\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 46Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nFigure 18: DTR FAST READ – 0Dh/0Eh3\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand\nA[MAX]A[MIN]\n3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBLSB\nDummy cycles\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBLSB\nDummy cyclesExtended\nMSBLSB\nDummy cyclesDual\nQuadDQ1 High-Z\nDon’t CareDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUT\nDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUT\nDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUT\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1)/2; For dual protocol,\nCx = 3 + (A[MAX] + 1)/4; For quad protocol, C x = 1 + (A[MAX] + 1)/8.\n2. S# not shown.\n3. DTR FAST READ and 4-BYTE DTR FAST READ commands.\nFigure 19: DTR DUAL OUTPUT FAST READ – 3Dh3\n7 8 Cx0\nC\nDQ0LSB\nDQ1Extended\nA[MAX]\nHigh-ZA[MIN]\nMSB\nDummy cyclesDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUT\nDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUT\nMSBLSB\nDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUT3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommandMSBLSB\nCommand\nA[MAX]A[MIN]\nDummy cyclesDual\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1)/2; For dual protocol,\nCx = 3 + (A[MAX] + 1)/4.\n2. S# not shown.\n3. DTR DUAL OUTPUT FAST READ and 4-BYTE DTR DUAL OUTPUT FAST READ commands.2Gb, 3V Multiple I/O Serial Flash Memory\nREAD MEMORY Operations Timings\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 47Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nFigure 20: DTR DUAL INPUT/OUTPUT FAST READ – BDh3\nC\nDQ0\nDQ17 8 Cx0\nMSBLSB\nCommand DOUTLSB\nDOUT High-ZA[MIN]\nDOUT\nMSBDOUTDOUT\nDOUTDOUT\nDOUTDOUT\nDOUTDOUT\nDOUTDOUT\nDOUTDOUT\nDOUT\nA[MAX]\nDummy cyclesDual\nC\nDQ[1:0]3 4 Cx0\nMSBLSB\nCommand\nA[MAX]A[MIN]\nMSBLSB\nDummy cyclesDOUTDOUTDOUTDOUTDOUTDOUTDOUTDOUTExtended\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1)/4; For dual protocol,\nCx = 3 + (A[MAX] + 1)/8.\n2. S# not shown.\n3. DTR DUAL INPUT/OUTPUT FAST READ and 4-BYTE DTR DUAL INPUT/OUTPUT FAST READ\ncommands.2Gb, 3V Multiple I/O Serial Flash Memory\nREAD MEMORY Operations Timings\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 48Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nFigure 21: DTR QUAD OUTPUT FAST READ – 6Dh3\nC\nDQ0\nDQ[2:1]\nDQ3\nDummy cycles7 8 Cx0\nMSBLSB\nCommandLSB\nA[MAX]\nHigh-ZA[MIN]\n‘1’\nMSBDOUTDOUTDOUTDOUT\nDOUTDOUTDOUTDOUT\nDOUTDOUTDOUTDOUT\nC\nDQ[3:0]QuadExtended\n1 2 Cx0\nMSBLSB\nCommand\nA[MAX]A[MIN]\nMSBLSB\nDummy cyclesDOUTDOUTDOUTDOUT\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1)/2; For quad protocol,\nCx = 1 + (A[MAX] + 1)/8.\n2. S# not shown.\n3. DTR QUAD OUTPUT FAST READ and 4-BYTE DTR QUAD OUTPUT FAST READ commands.\nFigure 22: DTR QUAD INPUT/OUTPUT FAST READ – EDh3\nC\nDQ0\nDQ[2:1]Extended\nDQ3\nDummy cycles7 8 Cx0\nMSBLSB\nCommandLSB\nHigh-ZA[MIN]\n‘1’\nMSB A[MAX]DOUTDOUTDOUTDOUT\nDOUTDOUTDOUTDOUT\nDOUTDOUTDOUTDOUT\nC\nDQ[3:0]Quad\n1 2 Cx0\nMSBLSB\nCommand\nA[MAX]A[MIN]\nMSBLSB\nDummy cyclesDOUTDOUTDOUTDOUT\nNotes: 1. For extended protocol, C x = 7 + (A[MAX] + 1)/8; For quad protocol,\nCx = 1 + (A[MAX] + 1)/8.\n2. S# not shown.\n3. DTR QUAD INPUT/OUTPUT FAST READ and 4-BYTE DTR QUAD INPUT/OUTPUT FAST\nREAD commands.2Gb, 3V Multiple I/O Serial Flash Memory\nREAD MEMORY Operations Timings\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 49Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nWRITE ENABLE/DISABLE Operations\nTo initiate a command, S# is driven LOW and held LOW until the eighth bit of the com-\nmand code has been latched in, after which it must be driven HIGH. For extended-, du-\nal-, and quad-SPI protocols respectively, the command code is input on DQ0, DQ[1:0],\nand DQ[3:0]. If S# is not driven HIGH after the command code has been latched in, the\ncommand is not executed, flag status register error bits are not set, and the write enable\nlatch remains cleared to its default setting of 0, providing protection against errant data\nmodification.\nTable 26: WRITE ENABLE/DISABLE Operations\nOperation Name Description/Conditions\nWRITE ENABLE (06h) Sets the write enable latch bit before each PROGRAM, ERASE, and WRITE command.\nWRITE DISABLE (04h) Clears the write enable latch bit. In case of a protection error, WRITE DISABLE will not clear the\nbit. Instead, a CLEAR FLAG STATUS REGISTER command must be issued to clear both flags.\nFigure 23: WRITE ENABLE and WRITE DISABLE Timing\nDQ0\nMSBLSBDual\nDon’t CareCommand BitsDQ00 1 2 4 5 3 7 6\nCExtended\nHigh-Z DQ1MSBLSB\n0 0 0 0 0 0 1 1Command BitsS#\nS#\n0 0 1 0\nMSB1 0\nC\nLSB\nDQ1\nDQ2Quad\nCommand BitsS#\n0\n0\nDQ3 0 0DQ0 0 0\n1\n1DQ1 0 0 0 11 2 0\nC3\nNote: 1. WRITE ENABLE command sequence and code, shown here, is 06h (0000 0110 binary);\nWRITE DISABLE is identical, but its command code is 04h (0000 0100 binary).2Gb, 3V Multiple I/O Serial Flash Memory\nWRITE ENABLE/DISABLE Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 50Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nREAD REGISTER Operations\nTo initiate a command, S# is driven LOW. For extended SPI protocol, input is on DQ0,\noutput on DQ1. For dual SPI protocol, input/output is on DQ[1:0] and for quad SPI pro-\ntocol, input/output is on DQ[3:0]. The operation is terminated by driving S# HIGH at\nany time during data output.\nTable 27: READ REGISTER Operations\nOperation Name Description/Conditions Note\nREAD STATUS REGISTER (05h) Can be read continuously and at any time, including during a PRO-\nGRAM, ERASE, or WRITE operation. If one of these operations is in\nprogress, checking the write in progress bit or P/E controller bit is\nrecommended before executing the command.READ FLAG STATUS REGISTER (70h)\nREAD NONVOLATILE CONFIGURATION\nREGISTER (B5h)Can be read continuously. After all 16 bits of the register have been\nread, a 0 is output. All reserved fields output a value of 1.1\nREAD VOLATILE CONFIGURATION REGIS-\nTER (85h)When the register is read continuously, the same byte is output re-\npeatedly.\nREAD ENHANCED VOLATILE CONFIGURA-\nTION REGISTER (65h)\nREAD EXTENDED ADDRESS REGISTER (C8h)\nNote: 1. The operation will have output data starting from the least significant byte.\nFigure 24: READ REGISTER Timing\nHigh-Z DQ17 8 9 10 11 12 13 14 15 0\nC\nMSBDQ0LSB\nCommand\n3 4 5 6 7 0\nC\nMSBDQ[1:0]LSB\nCommand\nMSBDOUTDOUTDOUTDOUTDOUTLSBExtended\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDOUTDOUTDOUTDOUT\nDual\nQuad\n1 2 3 0\nC\nMSBDQ[3:0]LSB\nCommand\nMSBDOUTDOUTDOUTLSB\nDon’t Care\nNotes: 1. Supports all READ REGISTER commands except DYNAMIC PROTECTION BITS READ.2Gb, 3V Multiple I/O Serial Flash Memory\nREAD REGISTER Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 51Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\n2. A READ NONVOLATILE CONFIGURATION REGISTER operation will output data starting\nfrom the least significant byte.\n3. S# not shown.2Gb, 3V Multiple I/O Serial Flash Memory\nREAD REGISTER Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 52Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nWRITE REGISTER Operations\nBefore a WRITE REGISTER command is initiated, the WRITE ENABLE command must\nbe executed to set the write enable latch bit to 1. To initiate a command, S# is driven\nLOW and held LOW until the eighth bit of the last data byte has been latched in, after\nwhich it must be driven HIGH; for the WRITE NONVOLATILE CONFIGURATION REG-\nISTER command, S# is held LOW until the 16th bit of the last data byte has been latched\nin. For the extended, dual, and quad SPI protocols respectively, input is on DQ0,\nDQ[1:0], and DQ[3:0], followed by the data bytes. If S# is not driven HIGH, the com-\nmand is not executed, flag status register error bits are not set, and the write enable\nlatch remains set to 1. The operation is self-timed and its duration is tW for WRITE STA-\nTUS REGISTER and tNVCR for WRITE NONVOLATILE CONFIGURATION REGISTER.\nTable 28: WRITE REGISTER Operations\nOperation Name Description/Conditions\nWRITE STATUS REGISTER (01h) The WRITE STATUS REGISTER command writes new values to status reg-\nister bits 7:2, enabling software data protection. The status register can\nalso be combined with the W# signal to provide hardware data protec-\ntion. This command has no effect on status register bits 1:0.\nWRITE NONVOLATILE CONFIGURATION REGIS-\nTER (B1h)For the WRITE STATUS REGISTER and WRITE NONVOLATILE CONFIGURA-\nTION REGISTER commands, when the operation is in progress, the write\nin progress bit is set to 1. The write enable latch bit is cleared to 0,\nwhether the operation is successful or not. The status register and flag\nstatus register can be polled for the operation status. When the opera-\ntion completes, the write in progress bit is cleared to 0, whether the op-\neration is successful or not .It is possible to obtain the operation status\nby reading the flag status register a number of times corresponding to\nthe die stacked, with S# toggled in between the READ FLAG STATUS\nREGISTER commands. When the operation completes, the program or\nerase controller bit of the flag status register is cleared to 1. The end of\noperation can be detected when the program or erase controller bit of\nthe flag status register outputs 1 for all the die of the stack.  Note: The\nThe WRITE NONVOLATILE CONFIGURATION REGISTER operation\nmust have input data starting from the least significant byte\nWRITE VOLATILE CONFIGURATION REGISTER\n(81h)Because register bits are volatile, change to the bits is immediate. Re-\nserved bits are not affected by this command.\nWRITE ENHANCED VOLATILE CONFIGURATION\nREGISTER (61h)\nWRITE EXTENDED ADDRESS REGISTER (C5h)2Gb, 3V Multiple I/O Serial Flash Memory\nWRITE REGISTER Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 53Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nFigure 25: WRITE REGISTER Timing\n7 8 9 10 11 12 13 14 15 0\nC\nMSBDQ0LSB\nCommand\n3 4 5 6 7 0\nC\nMSBDQ[1:0]LSB\nCommand\nMSBDINDINDINDINDINLSBExtended\nMSBLSB\nDINDINDINDINDINDINDINDINDIN\nDual\nQuad1 2 3 0\nC\nMSBDQ[3:0]LSB\nCommand\nMSBDINDINDINLSB\nNotes: 1. Supports all WRITE REGISTER commands except WRITE LOCK REGISTER.\n2. Data is two bytes for a WRITE NONVOLATILE CONFIGURATION REGISTER operation, in-\nput starting from the least significant byte.\n3. S# not shown.2Gb, 3V Multiple I/O Serial Flash Memory\nWRITE REGISTER Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 54Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nCLEAR FLAG STATUS REGISTER Operation\nTo initiate a command, S# is driven LOW. For the extended-, dual-, and quad-SPI proto-\ncols respectively, input is on DQ0, DQ[1:0], and DQ[3:0]. The operation is terminated by\ndriving S# HIGH at any time.\nTable 29: CLEAR FLAG STATUS REGISTER Operation\nOperation Name Description/Conditions\nCLEAR FLAG STATUS\nREGISTER (50h)Resets the error bits (erase, program, and protection)\nFigure 26: CLEAR FLAG STATUS REGISTER Timing\n7 0\nC\nMSBDQ0LSB\nCommand\n3 0\nC\nMSBDQ[1:0]LSB\nCommand\n1 0\nC\nMSBDQ[3:0]LSB\nCommandExtended\nDual\nQuad\nNote: 1. S# not shown.2Gb, 3V Multiple I/O Serial Flash Memory\nCLEAR FLAG STATUS REGISTER Operation\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 55Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nPROGRAM Operations\nBefore a PROGRAM command is initiated, the WRITE ENABLE command must be exe-\ncuted to set the write enable latch bit to 1. To initiate a command, S# is driven LOW and\nheld LOW until the eighth bit of the last data byte has been latched in, after which it\nmust be driven HIGH. If S# is not driven HIGH, the command is not executed, flag sta-\ntus register error bits are not set, and the write enable latch remains set to 1. Each ad-\ndress bit is latched in during the rising edge of the clock. When a command is applied to\na protected sector, the command is not executed, the write enable latch bit remains set\nto 1, and flag status register bits 1 and 4 are set. If the operation times out, the write ena-\nble latch bit is reset and the program fail bit is set to 1.\nNote:  The manner of latching data shown and explained in the timing diagrams ensures\nthat the number of clock pulses is a multiple of one byte before command execution,\nhelping reduce the effects of noisy or undesirable signals and enhancing device data\nprotection.\nTable 30: PROGRAM Operations\nOperation Name Description/Conditions\nPAGE PROGRAM (02h) A PROGRAM operation changes a bit from 1 to 0.\nWhen the operation is in progress, the write in progress bit is set to 1.\nThe write enable latch bit is cleared to 0, whether the operation is suc-\ncessful or not. The status register and flag status register can be polled\nfor the operation status. When the operation completes, the write in\nprogress bit is cleared to 0. An operation can be paused or resumed by\nthe PROGRAM/ERASE SUSPEND or PROGRAM/ERASE RESUME command,\nrespectively.\nIf the bits of the least significant address, which is the starting address,\nare not all zero, all data transmitted beyond the end of the current\npage is programmed from the starting address of the same page. If the\nnumber of bytes sent to the device exceed the maximum page size, pre-\nviously latched data is discarded and only the last maximum page-size\nnumber of data bytes are guaranteed to be programmed correctly with-\nin the same page. If the number of bytes sent to the device is less than\nthe maximum page size, they are correctly programmed at the specified\naddresses without any effect on the other bytes of the same page.DUAL INPUT FAST PROGRAM (A2h)\nEXTENDED DUAL INPUT FAST PROGRAM (D2h)\nQUAD INPUT FAST PROGRAM (32h)\nEXTENDED QUAD INPUT FAST PROGRAM (38h)2Gb, 3V Multiple I/O Serial Flash Memory\nPROGRAM Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 56Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\n4-BYTE PROGRAM Operations\nTable 31: 4-BYTE PROGRAM Operations\nOperation Name Description/Conditions\n4-BYTE PAGE PROGRAM (12h) PROGRAM operations can be extended to a 4-byte address range, with\n[A31:0] input during address cycle.\nSelection of the 3-byte or 4-byte address range can be enabled in two\nways: through the nonvolatile configuration register or through the EN-\nABLE 4-BYTE ADDRESS MODE/EXIT 4-BYTE ADDRESS MODE commands.\n4-BYTE commands and DTR 4-BYTE commands function in 4-BYTE and\nDTR 4-BYTE protocol regardless of settings in the nonvolatile configura-\ntion register or enhanced volatile configuration register; other com-\nmands function in 4-BYTE and DTR protocols only after the specific pro-\ntocol is enabled by the register settings.4-BYTE QUAD INPUT FAST PROGRAM (34h)\n4-BYTE EXTENDED QUAD INPUT FAST PRO-\nGRAM (3Eh)\nPROGRAM Operations Timings\nFigure 27: PAGE PROGRAM Command\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand\nA[MAX]A[MIN]\nMSBDINDINDINDINDINLSB\nDINDINDINDIN\n3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDINDINDINDINDINLSB\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDINDINDINLSBExtended\nDual\nQuad\nNotes: 1. For extended-SPI protocol, C x = 7 + (A[MAX] + 1); For dual-SPI protocol,\nCx = 3 + (A[MAX] + 1)/2; For quad-SPI protocol, C x = 1 + (A[MAX] + 1)/4.\n2. S# not shown. The operation is self-timed, and its duration is tPP.2Gb, 3V Multiple I/O Serial Flash Memory\n4-BYTE PROGRAM Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 57Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nFigure 28: DUAL INPUT FAST PROGRAM Command\nExtended\nDual3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand DINLSB\nA[MAX]A[MIN]\nMSBDINDINDINDIN7 8 Cx0\nC\nMSBDQ0LSB\nCommand DINLSB\nDQ1 DINA[MAX]\nHigh-ZA[MIN]\nDIN\nMSBDINDIN\nDINDIN\nDINDIN\nDIN\nNotes: 1. For extended-SPI protocol, C x = 7 + (A[MAX] + 1); For dual-SPI protocol,\nCx = 3 + (A[MAX] + 1)/2.\n2. S# not shown.\nFigure 29: EXTENDED DUAL INPUT FAST PROGRAM Command\nExtended\nDual3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand DINLSB\nA[MAX]A[MIN]\nMSBDINDINDINDIN7 8 Cx0\nC\nMSBDQ0LSB\nCommand DINLSB\nDQ1 DIN High-ZA[MIN]\nA[MAX]DIN\nMSBDINDIN\nDINDIN\nDINDIN\nDIN\nNotes: 1. For extended-SPI protocol, C x = 7 + (A[MAX] + 1)/2; For dual-SPI protocol,\nCx = 3 + (A[MAX] + 1)/2.\n2. S# not shown.2Gb, 3V Multiple I/O Serial Flash Memory\nPROGRAM Operations Timings\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 58Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nFigure 30: QUAD INPUT FAST PROGRAM Command\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand DINLSB\nDQ[3:1] DINA[MAX]\nHigh-ZA[MIN]\nDIN\nMSBDINDIN\nDINExtended\nQuad1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand DINLSB\nA[MAX]A[MIN]\nMSBDINDIN\nNotes: 1. For extended-SPI protocol, C x = 7 + (A[MAX] + 1); For quad-SPI protocol,\nCx = 1 + (A[MAX] + 1)/4.\n2. S# not shown.\nFigure 31: EXTENDED QUAD INPUT FAST PROGRAM Command\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand DINLSB\nDQ[2:1] DIN High-ZA[MIN]\nA[MAX]DIN\nDINDIN\nDIN\nDQ3 DIN ‘1’\nMSBDINDINExtended\nQuad\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand DINLSB\nA[MAX]A[MIN]\nMSBDINDIN\nNotes: 1. For extended-SPI protocol, C x = 7 + (A[MAX] + 1)/4; For quad-SPI protocol,\nCx = 1 + (A[MAX] + 1)/4.\n2. S# not shown.2Gb, 3V Multiple I/O Serial Flash Memory\nPROGRAM Operations Timings\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 59Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nERASE Operations\nAn ERASE operation changes a bit from 0 to 1. Before any ERASE command is initiated,\nthe WRITE ENABLE command must be executed to set the write enable latch bit to 1; if\nnot, the device ignores the command and no error bits are set to indicate operation fail-\nure. S# is driven LOW and held LOW until the eighth bit of the last data byte has been\nlatched in, after which it must be driven HIGH. The operations are self-timed, and dura-\ntion is tSSE, tSE, or tBE according to command.\nIf S# is not driven HIGH, the command is not executed, flag status register error bits are\nnot set, and the write enable latch remains set to 1. A command applied to a protected\nsubsector is not executed. Instead, the write enable latch bit remains set to 1, and flag\nstatus register bits 1 and 5 are set.\nWhen the operation is in progress, the program or erase controller bit of the flag status\nregister is set to 0. In addition, the write in progress bit is set to 1. When the operation\ncompletes, the write in progress bit is cleared to 0. The write enable latch bit is cleared\nto 0, whether the operation is successful or not. If the operation times out, the write en-\nable latch bit is reset and the erase error bit is set to 1.\nThe status register and flag status register can be polled for the operation status. When\nthe operation completes, these register bits are cleared to 1.\nNote:  For all ERASE operations, noisy or undesirable signal effects can be reduced and\ndevice data protection enhanced by holding S# LOW until the eighth bit of the last data\nbyte has been latched in; this ensures that the number of clock pulses is a multiple of\none byte before command execution.\nTable 32: ERASE Operations\nOperation Name Description/Conditions\nSUBSECTOR ERASE Sets the selected subsector or sector bits to FFh. Any address within the subsector is valid\nfor entry. Each address bit is latched in during the rising edge of the clock. The operation\ncan be suspended and resumed by the PROGRAM/ERASE SUSPEND and PROGRAM/ERASE\nRESUME commands, respectively.SECTOR ERASE\nDIE ERASE Sets the device bits to FFh.\nThe command is not executed if any sector is locked. Instead, the write enable latch bit\nremains set to 1, and flag status register bits 1 and 5 are set.2Gb, 3V Multiple I/O Serial Flash Memory\nERASE Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 60Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nFigure 32: SUBSECTOR , SECTOR ERASE and DIE ERASE Timing\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand\nA[MAX]A[MIN]\n3 4 Cx0\nC\nMSBDQ0[1:0]LSB\nCommand\nA[MAX]A[MIN]\n1 2 Cx0\nC\nMSBDQ0[3:0]LSB\nCommand\nA[MAX]A[MIN]Extended\nDual\nQuad\nNotes: 1. For extended SPI protocol, C x = 7 + (A[MAX] + 1); For dual SPI protocol, C x = 3 + (A[MAX]\n+ 1)/2; For quad SPI protocol, C x = 1 + (A[MAX] + 1)/4.\n2. S# not shown.2Gb, 3V Multiple I/O Serial Flash Memory\nERASE Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 61Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nSUSPEND/RESUME Operations\nPROGRAM/ERASE SUSPEND Operations\nA PROGRAM/ERASE SUSPEND command enables the memory controller to interrupt\nand suspend an array PROGRAM or ERASE operation within the program/erase latency.\nTo initiate the command, S# is driven LOW, and the command code is input on DQn.\nThe operation is terminated by the PROGRAM/ERASE RESUME command.\nFor a PROGRAM SUSPEND, the flag status register bit 2 is set to 1. For an ERASE SUS-\nPEND, the flag status register bit 6 is set to 1.\nAfter an erase/program latency time, the flag status register bit 7 is also set to 1, but the\ndevice is considered in suspended state once bit 7 of the flag status register outputs 1\nwith at least one byte output. In the suspended state, the device is waiting for any oper-\nation.\nIf the time remaining to complete the operation is less than the suspend latency, the de-\nvice completes the operation and clears the flag status register bits 2 or 6, as applicable.\nBecause the suspend state is volatile, if there is a power cycle, the suspend state infor-\nmation is lost and the flag status register powers up as 80h.\nIt is possible to nest a PROGRAM/ERASE SUSPEND operation inside a PROGRAM/\nERASE SUSPEND operation just once. Issue an ERASE command and suspend it. Then\nissue a PROGRAM command and suspend it also. With the two operations suspended,\nthe next PROGRAM/ERASE RESUME command resumes the latter operation, and a sec-\nond PROGRAM/ERASE RESUME command resumes the former (or first) operation.\nPROGRAM/ERASE RESUME Operations\nA PROGRAM/ERASE RESUME operation terminates the PROGRAM/ERASE RESUME\ncommand. To initiate the command, S# is driven LOW, and the command code is input\non DQn. The operation is terminated by driving S# HIGH.\nTable 33: SUSPEND/RESUME Operations\nOperation Name Description/Conditions\nPROGRAM SUSPEND (75h) A READ operation is possible in any page except the one in a suspended state. Reading\nfrom a sector that is in a suspended state will output indeterminate data.\nERASE SUSPEND (75h) A PROGRAM or READ operation is possible in any sector except the one in a suspended\nstate. Reading from a sector that is in a suspended state will output indeterminate data.\nDuring a SUSPEND SUBSECTOR ERASE operation, reading an address in the sector that\ncontains the suspended subsector could output indeterminate data.\nThe device ignores a PROGRAM command to a sector that is in an erase suspend state; it\nalso sets the flag status register bit 4 to 1 (program failure/protection error) and leaves\nthe write enable latch bit unchanged.\nWhen the ERASE resumes, it does not check the new lock status of the WRITE VOLATILE\nLOCK BITS command.2Gb, 3V Multiple I/O Serial Flash Memory\nSUSPEND/RESUME Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 62Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nTable 33: SUSPEND/RESUME Operations (Continued)\nOperation Name Description/Conditions\nPROGRAM RESUME (7Ah) The status register write in progress bit is set to 1 and the flag status register program\nerase controller bit is set to 0. The command is ignored if the device is not in a suspen-\nded state.\nWhen the operation is in progress, the program or erase controller bit of the flag status\nregister is set to 0. The flag status register can be polled for the operation status. When\nthe operation completes, that bit is cleared to 1.ERASE RESUME (7Ah)\nNote: 1. See the Operations Allowed/Disallowed During Device States table.\nFigure 33: PROGRAM/ERASE SUSPEND and RESUME Timing\n7 0\nC\nMSBDQ0LSB\nCommand\n3 0\nC\nMSBDQ[1:0]LSB\nCommand\n1 0\nC\nMSBDQ[3:0]LSB\nCommandExtended\nDual\nQuad\nNote: 1. S# not shown.2Gb, 3V Multiple I/O Serial Flash Memory\nSUSPEND/RESUME Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 63Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nONE-TIME PROGRAMMABLE Operations\nREAD OTP ARRAY Command\nTo initiate a READ OTP ARRAY command, S# is driven LOW. The command code is in-\nput on DQ0, followed by address bytes and dummy clock cycles. Each address bit is\nlatched in during the rising edge of C. Data is shifted out on DQ1, beginning from the\nspecified address and at a maximum frequency of fC (MAX) on the falling edge of the\nclock. The address increments automatically to the next address after each byte of data\nis shifted out. There is no rollover mechanism; therefore, if read continuously, after lo-\ncation 0x40, the device continues to output data at location 0x40. The operation is ter-\nminated by driving S# HIGH at any time during data output.\nFigure 34: READ OTP ARRAY Command Timing\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand\nA[MAX]A[MIN]\n3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDummy cycles\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDOUTDOUTDOUTLSB\nDummy cyclesExtended\nMSBDOUTDOUTDOUTDOUTDOUTLSB\nDOUTDOUTDOUTDOUT\nDummy cyclesDual\nQuadDQ1 High-Z\nDon’t Care\nNote: 1. For extended-SPI protocol, C x = 7 + (A[MAX] + 1); For dual-SPI protocol, C x = 3 + (A[MAX]\n+ 1)/2; For quad-SPI protocol, C x = 1 + (A[MAX] + 1)/4.\nPROGRAM OTP ARRAY Command\nTo initiate the PROGRAM OTP ARRAY command, the WRITE ENABLE command must\nbe issued to set the write enable latch bit to 1; otherwise, the PROGRAM OTP ARRAY\ncommand is ignored and flag status register bits are not set. S# is driven LOW and held\nLOW until the eighth bit of the last data byte has been latched in, after which it must be\ndriven HIGH. The command code is input on DQ0, followed by address bytes and at\nleast one data byte. Each address bit is latched in during the rising edge of the clock.\nWhen S# is driven HIGH, the operation, which is self-timed, is initiated; its duration is\ntPOTP . There is no rollover mechanism; therefore, after a maximum of 65 bytes are\nlatched in the subsequent bytes are discarded.\nPROGRAM OTP ARRAY programs, at most, 64 bytes to the OTP memory area and one\nOTP control byte. When the operation is in progress, the write in progress bit is set to 1.2Gb, 3V Multiple I/O Serial Flash Memory\nONE-TIME PROGRAMMABLE Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 64Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nThe write enable latch bit is cleared to 0, whether the operation is successful or not, and\nthe status register and flag status register can be polled for the operation status. When\nthe operation completes, the write in progress bit is cleared to 0.\nIf the operation times out, the write enable latch bit is reset and the program fail bit is\nset to 1. If S# is not driven HIGH, the command is not executed, flag status register error\nbits are not set, and the write enable latch remains set to 1. The operation is considered\ncomplete once bit 7 of the flag status register outputs 1 with at least one byte output.\nThe OTP control byte (byte 64) is used to permanently lock the OTP memory array.\nTable 34: OTP Control Byte (Byte 64)\nBit Name Settings Description\n0OTP control byte 0 = Locked\n1 = Unlocked (default)Used to permanently lock the 64-byte OTP array. When bit 0 = 1,\nthe 64-byte OTP array can be programmed. When bit 0 = 0, the\n64-byte OTP array is read only.\nOnce bit 0 has been programmed to 0, it can no longer be\nchanged to 1. Program OTP array is ignored, the write enable\nlatch bit remains set, and flag status register bits 1 and 4 are set.\nFigure 35: PROGRAM OTP Command Timing\n7 8 Cx0\nC\nMSBDQ0LSB\nCommand\nA[MAX]A[MIN]\nMSBDINDINDINDINDINLSB\nDINDINDINDIN\n3 4 Cx0\nC\nMSBDQ[1:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDINDINDINDINDINLSB\n1 2 Cx0\nC\nMSBDQ[3:0]LSB\nCommand\nA[MAX]A[MIN]\nMSBDINDINDINLSBExtended\nDual\nQuad\nNote: 1. For extended-SPI protocol, C x = 7 + (A[MAX] + 1); For dual-SPI protocol, C x = 3 + (A[MAX]\n+ 1)/2; For quad-SPI protocol, C x = 1 + (A[MAX] + 1)/4.2Gb, 3V Multiple I/O Serial Flash Memory\nONE-TIME PROGRAMMABLE Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 65Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nADDRESS MODE Operations\nENTER and EXIT 4-BYTE ADDRESS MODE Command\nTo initiate these commands, S# is driven LOW, and the command is input on DQ n.\nTable 35: ENTER and EXIT 4-BYTE ADDRESS MODE Operations\nOperation Name Description/Conditions\nENTER 4-BYTE ADDRESS MODE (B7h) The effect of the command is immediate. The default address mode is three bytes,\nand the device returns to the default upon exiting the 4-byte address mode.EXIT 4-BYTE ADDRESS MODE (E9h)\nDEEP POWER-DOWN Operations\nENTER DEEP POWER-DOWN Command\nTo execute ENTER DEEP POWER-DOWN, S# must be driven HIGH after the eighth bit\nof the command code is latched in, after which, tDP time must elapse before the supply\ncurrent is reduced to I CC2.. Any attempt to execute ENTER DEEP POWER-DOWN during\na WRITE operation is rejected without affecting the operation.\nIn deep power-down mode, no device error bits are set, the WEL state is unchanged,\nand the device ignores all commands except RELEASE FROM DEEP POWER-DOWN,\nRESET ENABLE, RESET, hardware reset, and power-loss rescue sequence commands.\nRELEASE FROM DEEP POWER-DOWN Command\nTo execute the RELEASE FROM DEEP POWER-DOWN command, S# is driven LOW, fol-\nlowed by the command code. Sending additional clock cycles on C while S# is driven\nLOW voids the command.\nRELEASE FROM DEEP POWER-DOWN is terminated by driving S# HIGH. The device\nenters standby mode after S# is driven HIGH followed by a delay of tRDP . S# must re-\nmain HIGH during this time.\nTable 36: DEEP POWER-DOWN Operations\nOperation Name Description/Conditions\nENTER DEEP\nPOWER-DOWN (B9h)The command is used to place the device in deep power-down mode for the lowest device\npower consumption, with device current reduced to I CC2. This command can also be used as\na software protection mechanism while the device is not in active use.\nRELEASE FROM\nDEEP POWER-DOWN (ABh)The command is used to exit from deep power-down mode. The device also exits deep\npower-down mode upon:\nA power-down, entering standby mode with the next power-up.\nA hardware or software reset operation, entering standby mode with a recovery time as\nspecified in the AC Reset Specifications.2Gb, 3V Multiple I/O Serial Flash Memory\nADDRESS MODE Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 66Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nDEEP POWER-DOWN Timings\nFigure 36: ENTER DEEP POWER-DOWN Timing\nExtended\ntDP\nMSBLSB\nCommand DQ0CS#\n7 0\nDeep\nPower-Down\nMode Standby\nMode \nQuad\nMSBLSB\nCommand DQ0[3:0]CS#\nDeep\nPower-Down\nMode Standby\nMode Dual\nMSBLSB\nCommand DQ0[1:0]S#\nDeep\nPower-Down\nMode Standby\nMode C3 0\n1 0tDP\ntDP2Gb, 3V Multiple I/O Serial Flash Memory\nDEEP POWER-DOWN Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 67Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nFigure 37: RELEASE FROM DEEP POWER-DOWN Timing\nExtended\nMSBLSB\nCommand DQ0CS#\n7 0\nDeep\nPower-Down\nMode Standby\nMode \nQuad\nMSBLSB\nCommand DQ[3:0]CS#Dual\nMSBLSB\nCommand DQ[1:0]S#\nC3 0\n1 0Deep\nPower-Down\nMode Standby\nMode \nDeep\nPower-Down\nMode Standby\nMode tRDP\ntRDP\ntRDP\nQUAD PROTOCOL Operations\nENTER or RESET QUAD INPUT/OUTPUT MODE Command\nTo initiate these commands, the WRITE ENABLE command must not be executed. S#\nmust be driven LOW, and the command must be input on DQ n.2Gb, 3V Multiple I/O Serial Flash Memory\nQUAD PROTOCOL Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 68Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nTable 37: ENTER and RESET QUAD PROTOCOL Operations\nOperation Name Description/Conditions\nENTER QUAD INPUT/OUTPUT MODE (35h) The effect of the command is immediate.\nRESET QUAD INPUT/OUTPUT MODE (F5h)2Gb, 3V Multiple I/O Serial Flash Memory\nQUAD PROTOCOL Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 69Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nCYCLIC REDUNDANCY CHECK Operations\nCyclic Redundancy Check\nA CYCLIC REDUNDANCY CHECK (CRC) operation is a hash function designed to de-\ntect accidental changes to raw data and is used commonly in digital networks and stor-\nage devices such as hard disk drives. A CRC-enabled device calculates a short, fixed-\nlength binary sequence, known as the CRC code or just CRC, for each block of data. CRC\ncan be a higher performance alternative to reading data directly in order to verify re-\ncently programmed data. Or, it can be used to check periodically the data integrity of a\nlarge block of data against a stored CRC reference over the life of the product. CRC helps\nimprove test efficiency for programmer or burn-in stress tests. No system hardware\nchanges are required to enable CRC.\nThe device CRC operation generates the CRC result of an address range specified by the\noperation. Then the CRC result is compared with the expected CRC data provided in the\nsequence. Finally the device indicates a pass or fail through the status register. If the\nCRC fails, it is possible to take corrective action such as verifying with a normal read\nmode or by rewriting the array data.\nThe CRC-64 operation follows the ECMA standard. The generating polynomial is:\nG(x) = x64 + x62 + x57 + x55 + x54 + x53 + x52 + x47 + x46 + x45 + x40 + x39 + x38 + x37 + x35 + x33\n+ x32 + x31 + x29 + x27 + x24 + x23 + x22 + x21 + x19 + x17 + x13 + x12 + x10 + x9 + x7 + x4 + x + 1\nNote:  The data stream sequence is from LSB to MSB and the default initial CRC value is\nall zero.\nThe state of the write enable latch bit is "Don\'t Care" for the CYCLIC REDUNDANCY\nCHECK operation. The stop address must be equal to or greater than the start address;\notherwise, the device will abort the operation with flag status register bit 1 set. The min-\nimum granularity of the range is one byte. For stacked devices the start and the end byte\naddress must belong to the same die.\nIf the CRC value generated by device does not match value provided by the user, error is\nindicated by setting flag status register bit 4.The CRC operation cannot be suspended.\nThe user interface accepts a suspend request (immediately sets flag status register bit\n2); however, the device ignores suspend request and completes the operation (The Flag\nStatus Register bit 2 can be cleared issuing Program/Erase Resume instruction (Opcode\n7Ah)). The operation is aborted with hardware or software reset.\nCRC operation supports CRC data read back when CRC check fails; the CRC data gener-\nated from the target address range or entire device will be stored in a dedicated register\ngeneral purpose read register (GPRR) only when CRC check fails, and it can be read out\nthrough the GPRR read sequence with command 96h, least significant byte first. GPRR\nis reset to default all 0 at the beginning of the CRC operation, and so customer will read\nall 0 if CRC operation pass.\nNote that the GPRR is a volatile register. It is cleared to all 0s on power-up and hard-\nware/software reset. Read GPRR starts from the first location, when clocked continu-\nously, will output 00h after location 64.2Gb, 3V Multiple I/O Serial Flash Memory\nCYCLIC REDUNDANCY CHECK Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 70Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nTable 38: CRC Command Sequence on a Range\nCommand Sequence\nDescription Byte# Data\n1 9Bh Command code for interface activation\n2 27h Sub-command code for CRC operation\n3 FEh CRC operation option selection (CRC operation on a range)\n4 CRC[7:0] 1st byte of expected CRC value\n5 to 10 CRC[55:8] 2nd to 7th byte of expected CRC value\n11 CRC[63:56] 8th byte of expected CRC value\n12 Start address [7:0] Specifies the starting byte address for CRC operation\n13 to 14 Start address [23:8]\n15 Start address [31:24]\n16 Start address [7:0] Specifies the ending byte address for CRC operation\n17 to 18 Start address [23:8]\n19 Start address [31:24]\nDrive S# HIGH Operation sequence confirmed; CRC operation starts2Gb, 3V Multiple I/O Serial Flash Memory\nCYCLIC REDUNDANCY CHECK Operations\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 71Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nState Table\nThe device can be in only one state at a time. Depending on the state of the device,\nsome operations as shown in the table below are allowed (Yes) and others are not (No).\nFor example, when the device is in the standby state, all operations except SUSPEND\nare allowed in any sector. For all device states except the erase suspend state, if an oper-\nation is allowed or disallowed in one sector, it is allowed or disallowed in all other sec-\ntors. In the erase suspend state, a PROGRAM operation is allowed in any sector except\nthe one in which an ERASE operation has been suspended.\nTable 39: Operations Allowed/Disallowed During Device States\nOperationStandby\nStateProgram or\nErase StateSubsector Erase Suspend or\nProgram Suspend StateErase Suspend\nState Notes\nREAD (memory) Yes No Yes Yes 1\nREAD\n(status/flag status\nregisters)Yes Yes Yes Yes 6\nPROGRAM Yes No No Yes/No 2\nERASE\n(sector/subsector)Yes No No No 3\nWRITE Yes No No No 4\nWRITE Yes No Yes Yes 5\nSUSPEND No Yes No No 7\nNotes: 1. All READ operations except READ STATUS REGISTER and READ FLAG REGISTER. When is-\nsued to a sector or subsector that is simultaneously in an erase suspend state, the READ\noperation is accepted, but the data output is not guaranteed until the erase has comple-\nted.\n2. All PROGRAM operations except PROGRAM OTP. In the erase suspend state, a PROGRAM\noperation is allowed in any sector (Yes) except the sector (No) in which an ERASE opera-\ntion has been suspended.\n3. Applies to the SECTOR ERASE or SUBSECTOR ERASE operation.\n4. Applies to the following operations: WRITE STATUS REGISTER, WRITE NONVOLATILE\nCONFIGURATION REGISTER, PROGRAM OTP, and DIE ERASE.\n5. Applies to the WRITE VOLATILE CONFIGURATION REGISTER, WRITE ENHANCED VOLA-\nTILE CONFIGURATION REGISTER, WRITE ENABLE, WRITE DISABLE, CLEAR FLAG STATUS\nREGISTER, WRITE EXTENDED ADDRESS REGISTER, or WRITE LOCK REGISTER operation.\n6. Applies to the READ STATUS REGISTER or READ FLAG STATUS REGISTER operation.\n7. Applies to the PROGRAM SUSPEND or ERASE SUSPEND operation.2Gb, 3V Multiple I/O Serial Flash Memory\nState Table\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 72Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nXIP Mode\nExecute-in-place (XIP) mode allows the memory to be read by sending an address to the\ndevice and then receiving the data on one, two, or four pins in parallel, depending on\nthe customer requirements. XIP mode offers maximum flexibility to the application,\nsaves instruction overhead, and reduces random access time.\nActivate and Terminate XIP Using Volatile Configuration Register\nApplications that boot in SPI and must switch to XIP use the volatile configuration reg-\nister. XIP provides faster memory READ operations by requiring only an address to exe-\ncute, rather than a command code and an address.\nTo activate XIP requires two steps. First, enable XIP by setting volatile configuration reg-\nister bit 3 to 0. Next, drive the XIP confirmation bit to 0 during the next FAST READ op-\neration. XIP is then active. Once in XIP , any command that occurs after S# is toggled re-\nquires only address bits to execute; a command code is not necessary, and device oper-\nations use the SPI protocol that is enabled. XIP is terminated by driving the XIP confir-\nmation bit to 1. The device automatically resets volatile configuration register bit 3 to 1.\nActivate and Terminate XIP Using Nonvolatile Configuration Register\nApplications that must boot directly in XIP use the nonvolatile configuration register. To\nenable a device to power-up in XIP using this register, set nonvolatile configuration reg-\nister bits [11:9]. Settings vary according to protocol, as explained in the Nonvolatile\nConfiguration Register section. Because the device boots directly in XIP , after the power\ncycle, no command code is necessary. XIP is terminated by driving the XIP confirmation\nbit to 1.\nFigure 38: XIP Mode Directly After Power-On\nC\nVCC\nS#\nDQ0\nDQ[3:1]DOUT Xb DOUTDOUTDOUTDOUT\nDOUTDOUTDOUTDOUTDOUT0 1 2 3 4 5 6 7 8 910 11 12 13 14 15 16\ntVSI (<100µ)\nNVCR check:\nXIP enabled\nDummy cyclesMode 3\nMode 0\nA[MAX] MSBA[MIN] LSB\nNote: 1. Xb is the XIP confirmation bit and should be set as follows: 0 to keep XIP state; 1 to exit\nXIP mode and return to standard read mode.2Gb, 3V Multiple I/O Serial Flash Memory\nXIP Mode\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 73Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nConfirmation Bit Settings Required to Activate or Terminate XIP\nThe XIP confirmation bit setting activates or terminates XIP after it has been enabled or\ndisabled. This bit is the value on DQ0 during the first dummy clock cycle in the FAST\nREAD operation. In dual I/O XIP mode, the value of DQ1 during the first dummy clock\ncycle after the addresses is always "Don\'t Care." In quad I/O XIP mode, the values of\nDQ3, DQ2, and DQ1 during the first dummy clock cycle after the addresses are always\n"Don\'t Care."\nTable 40: XIP Confirmation Bit\nBit Value Description\n0 Activates XIP: While this bit is 0, XIP remains activated.\n1 Terminates XIP: When this bit is set to 1, XIP is terminated and the device returns to SPI.\nTable 41: Effects of Running XIP in Different Protocols\nProtocol Effect\nExtended I/O\nand Dual I/OIn a device with a dedicated part number where RESET# is enabled, a LOW pulse on that pin re-\nsets XIP and the device to the state it was in previous to the last power-up, as defined by the\nnonvolatile configuration register.\nDual I/O Values of DQ1 during the first dummy clock cycle are "Don\'t Care."\nQuad I/O1Values of DQ[3:1] during the first dummy clock cycle are "Don\'t Care." In a device with a dedica-\nted part number, it is only possible to reset memory when the device is deselected.\nNote: 1. In a device with a dedicated part number where RESET# is enabled, a LOW pulse on that\npin resets XIP and the device to the state it was in previous to the last power-up, as de-\nfined by the nonvolatile configuration register only when the device is deselected.\nTerminating XIP After a Controller and Memory Reset\nThe system controller and the device can become out of synchronization if, during the\nlife of the application, the system controller is reset without the device being reset. In\nsuch a case, the controller can reset the memory to power-on reset if the memory has\nreset functionality. (Reset is available in devices with a dedicated part number.)\n• 7 clock cycles within S# LOW (S# becomes HIGH before 8th clock cycle)\n• + 9 clock cycles within S# LOW (S# becomes HIGH before 10th clock cycle)\n• + 13 clock cycles within S# LOW (S# becomes HIGH before 14th clock cycle)\n• + 17 clock cycles within S# LOW (S# becomes HIGH before 18th clock cycle)\n• + 25 clock cycles within S# LOW (S# becomes HIGH before 26th clock cycle)\n• + 33 clock cycles within S# LOW (S# becomes HIGH before 34th clock cycle)\nThese sequences cause the controller to set the XIP confirmation bit to 1, thereby termi-\nnating XIP . However, it does not reset the device or interrupt PROGRAM/ERASE opera-\ntions that may be in progress. After terminating XIP , the controller must execute RESET\nENABLE and RESET MEMORY to implement a software reset and reset the device.2Gb, 3V Multiple I/O Serial Flash Memory\nXIP Mode\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 74Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nPower-Up and Power-Down\nPower-Up and Power-Down Requirements\nAt power-up and power-down, the device must not be selected; that is, S# must follow\nthe voltage applied on V CC until V CC reaches the correct values: V CC,min  at power-up and\nVSS at power-down.\nTo provide device protection and prevent data corruption and inadvertent WRITE oper-\nations during power-up, a power-on reset circuit is included. The logic inside the device\nis held to RESET while V CC is less than the power-on reset threshold voltage shown here;\nall operations are disabled, and the device does not respond to any instruction. During\na standard power-up phase, the device ignores all commands except READ STATUS\nREGISTER and READ FLAG STATUS REGISTER. These operations can be used to check\nthe memory internal state. After power-up, the device is in standby power mode; the\nwrite enable latch bit is reset; the write in progress bit is reset; and the dynamic protec-\ntion register is configured as: (write lock bit, lock down bit) = (0,0).\nNormal precautions must be taken for supply line decoupling to stabilize the V CC sup-\nply. Each device in a system should have the V CC line decoupled by a suitable capacitor\n(typically 100nF) close to the package pins. At power-down, when V CC drops from the\noperating voltage to below the power-on-reset threshold voltage shown here, all opera-\ntions are disabled and the device does not respond to any command.\nWhen the operation is in progress, the program or erase controller bit of the flag status\nregister is set to 0. It\'s possible to obtain the operation status by reading the flag status\nregister a number of times corresponding to the die stacked, with S# toggled in between\nthe READ FLAG STATUS REGISTER commands. When the operation completes, the\nprogram or erase controller bit of the flag status register is cleared to 1. The end of oper-\nation can be detected when the program or erase controller bit of the flag status register\noutputs 1 for all the die of the stack. Alternatively, it\'s possible to wait tVSL and in that\ncase polling the flag status register is not required.\nNote: If power-down occurs while a WRITE, PROGRAM, or ERASE cycle is in progress,\ndata corruption may result.\nNote: For additional details about how to properly apply and remove the power supply\nto the device, refer to TN-25-38: Power-Up, Power-Down, and Brownout Considerations\non MT25Q, MT25T, and MT35X NOR Flash Memory2Gb, 3V Multiple I/O Serial Flash Memory\nPower-Up and Power-Down\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 75Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nFigure 39: Power-Up Timing\nVCC\nVCC,min\nVWIChip\nresetChip selection not allowed\nPolling allowedtVSL\nTimeDevice fully accessibleVCC,max\nExtended-SPI protocol\nFlag status register bit 7 = 0Status register bit 0 = 1\nNotes: 1.tVSL polling has to be in Extended-SPI protocol and STR mode.\n2. During tVSL period, HOLD# is enabled, RESET# disabled, and output strength is in de-\nfault setting.\n3. In a system that uses a fast V CC ramp rate, current design requires a minimum 100µs af-\nter V CC reaches tVWI, and before the polling is allowed, even though V CC,min  is achieved.\n4. In extended SPI protocol, the 1Gb/2Gb device must wait 100us after V CC reaches V CC,min\nbefore polling the status register or flag status register.\nTable 42: Power-Up Timing and V WI Threshold\nNote 1 applies to entire table\nSymbol Parameter Min Max Unit Notes\ntVSL VCC,min  to device fully accessible – 300 µs 2, 3\nVWI Write inhibit voltage 1.5 2.5 V 2\nNotes: 1. When V CC reaches V CC,min , to determine whether power-up initialization is complete,\nthe host can poll status register bit 0 or flag status register bit 7 only in extended SPI\nprotocol because the device will accept commands only on DQ0 and output data only\non DQ1. When the device is ready, the host has full access using the protocol configured\nin the nonvolatile configuration register. If the host cannot poll the status register in x1\nSPI mode, it is recommended to wait tVSL before accessing the device.\n2. Parameters listed are characterized only.\n3. On the first power up after an event causing a sub-sector erase operation interrupt (e.g.\ndue to power-loss), the maximum time for tVSL will be up to 4.5ms in case of 4KB sub-\nsector erase interrupt and up to 36ms in case of 32KB sub-sector erase interrupt; this ac-\ncounts for erase recovery embedded operation.2Gb, 3V Multiple I/O Serial Flash Memory\nPower-Up and Power-Down\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 76Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nActive, Standby, and Deep Power-Down Modes\nWhen S# is LOW, the device is selected and in active power mode. When S# is HIGH, the\ndevice is deselected but could remain in active power mode until ongoing internal op-\nerations are completed. Then the device goes into standby power mode and device cur-\nrent consumption drops to I CC1.\nDeep power-down mode enbles users to place the device in the lowest power consump-\ntion mode, I CC2. The ENTER DEEP POWER-DOWN command is used to put the device\nin deep power-down mode, and the RELEASE FROM DEEP POWER-DOWN command\nis used to bring the device out of deep power-down mode. Command details are in the\nCommand Set table and the DEEP POWER-DOWN Operations section of this data\nsheet.\nPower Loss and Interface Rescue\nIf a power loss occurs during a WRITE NONVOLATILE CONFIGURATION REGISTER\ncommand, after the next power-on, the device might begin in an undetermined state\n(XIP mode or an unnecessary protocol). If this occurs, a power loss recovery sequence\nmust reset the device to a fixed state (extended-SPI protocol without XIP) until the next\npower-up.\nIf the controller and memory device get out of synchronization, the controller can fol-\nlow an interface rescue sequence to reset the memory device interface to power-up to\nthe last reset state (as defined by latest nonvolatile configuration register). This resets\nonly the interface, not the entire memory device, and any ongoing operations are not\ninterrupted.\nAfter each sequence, the issue should be resolved definitively by running the WRITE\nNONVOLATILE CONFIGURATION REGISTER command again.\nNote:  The two steps in each sequence must be in the correct order, and tSHSL2 must be\nat least 50ns for the duration of each sequence.\nThe first step for both the power loss recovery and interface rescue sequences is descri-\nbed under "Recovery." The second step in the power loss recovery sequence is under\n"Power Loss Recovery" and the second step in the interface rescue sequence is under\n"Interface Rescue."\nRecovery\nStep one of both the power loss recovery and interface rescue sequences is DQ0 (PAD\nDATA) and DQ3 (PAD HOLD) equal to 1 for the situations listed here:\n• 7 clock cycles within S# LOW (S# becomes HIGH before 8th clock cycle)\n• + 9 clock cycles within S# LOW (S# becomes HIGH before 10th clock cycle)\n• + 13 clock cycles within S# LOW (S# becomes HIGH before 14th clock cycle)\n• + 17 clock cycles within S# LOW (S# becomes HIGH before 18th clock cycle)\n• + 25 clock cycles within S# LOW (S# becomes HIGH before 26th clock cycle)\n• + 33 clock cycles within S# LOW (S# becomes HIGH before 34th clock cycle)2Gb, 3V Multiple I/O Serial Flash Memory\nActive, Standby, and Deep Power-Down Modes\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 77Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nPower Loss Recovery\nFor power loss recovery, the second part of the sequence is exiting from dual- or quad-\nSPI protocol by using the following FFh sequence: DQ0 and DQ3 equal to 1 for 8 clock\ncycles within S# LOW; S# becomes HIGH before 9th clock cycle. After this two-part se-\nquence the extended-SPI protocol is active.\nInterface Rescue\nFor interface rescue, the second part of the sequence is for exiting from dual or quad-\nSPI protocol by using the following FFh sequence: DQ0 and DQ3 equal to 1 for 16 clock\ncycles within S# LOW; S# becomes HIGH before 17th clock cycle. For DTR protocol, 1\nshould be driven on both edges of clock for 16 cycles with S# LOW. After this two-part\nsequence, the extended-SPI protocol is active.\nInitial Delivery Status\nThe device is delivered as follows:\n• Memory array erased: all bits are set to 1 (each byte contains FFh)\n• Status register contains 00h (all status register bits are 0)\n• Nonvolatile configuration register (NVCR) bits all erased (FFFFh)2Gb, 3V Multiple I/O Serial Flash Memory\nInitial Delivery Status\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 78Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nAbsolute Ratings and Operating Conditions\nStresses greater than those listed may cause permanent damage to the device. This is a\nstress rating only. Exposure to absolute maximum rating for extended periods may ad-\nversely affect reliability. Stressing the device beyond the absolute maximum ratings may\ncause permanent damage.\nTable 43: Absolute Ratings\nSymbol Parameter Min Max Units Notes\nTSTG Storage temperature –65 150 °C  \nTLEAD Lead temperature during soldering – See note 1 °C  \nVCC Supply voltage –0.6 4.0 V 2\nVIO Input/output voltage with respect to ground -0.6 VCC + 0.6 V 2\nVESD Electrostatic discharge voltage\n(human body model)–2000 2000 V 2, 3\nNotes: 1. Compliant with JEDEC Standard J-STD-020C (for small-body, Sn-Pb or Pb assembly),\nRoHS, and the European directive on Restrictions on Hazardous Substances (RoHS)\n2002/95/EU.\n2. All specified voltages are with respect to V SS. During infrequent, nonperiodic transitions,\nthe voltage potential between V SS and the V CC may undershoot to –2.0V for periods less\nthan 20ns, or overshoot to V CC,max  + 2.0V for periods less than 20ns.\n3. JEDEC Standard JESD22-A114A (C1 = 100pF, R1 = 1500 Ω, R2 = 500 Ω).\nTable 44: Operating Conditions\nSymbol Parameter Min Max Units\nVCC Supply voltage 2.7 3.6 V\nTA Ambient operating temperature (IT range) –40 85 °C\nTA Ambient operating temperature (AT range) –40 105 °C\nTA Ambient operating temperature (UT range) –40 125 °C\nTable 45: Input/Output Capacitance\nNote 1 applies to entire table\nSymbol Description Min Max Units\nCIN/OUT Input/output capacitance\n(DQ0/DQ1/DQ2/DQ3)– 35 pF\nCIN Input capacitance (other pins) – 15 pF\nCIN/S# Input/Chip select – 25 pF\nNote: 1. Verified in device characterization; not 100% tested. These parameters are not subject\nto a production test. They are verified by design and characterization. The capacitance is\nmeasured according to JEP147 ("PROCEDURE FOR MEASURING INPUT CAPACITANCE US-\nING A VECTOR NETWORK ANALYZER (VNA)") with V CC and V SS applied and all other\npins floating (except the pin under test), V BIAS = V CC/2, T A = 25°C, Frequency = 54 MHz2Gb, 3V Multiple I/O Serial Flash Memory\nAbsolute Ratings and Operating Conditions\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 79Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nTable 46: AC Timing Input/Output Conditions\nSymbol Description Min Max Units Notes\nCL Load capacitance - 30 pF 1\n– Input rise and fall times – 1.5 ns  \nInput pulse voltages 0.2V CC to 0.8V CC V 2\nInput timing reference voltages 0.3V CC to 0.7V CC V  \nOutput timing reference voltages VCC/2 V  \nNotes: 1. Output buffers are configurable by user.\n2. For quad/dual operations: 0V to V CC.\nFigure 40: AC Timing Input/Output Reference Levels\n0.8VCC\n0.2VCC0.7VCC0.5VCC0.3VCCInput levels1I/O timing\nreference levels\nNote: 1. 0.8V CC = V CC for dual/quad operations; 0.2V CC = 0V for dual/quad operations.2Gb, 3V Multiple I/O Serial Flash Memory\nAbsolute Ratings and Operating Conditions\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 80Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nDC Characteristics and Operating Conditions\nTable 47: DC Current Characteristics and Operating Conditions IT Parts\nNotes 1–5 apply to entire table\nParameter Symbol Test Conditions Typ Max Unit\nInput leakage current ILI  – ±2 µA\nOutput leakage current ILO  – ±2 µA\nStandby current (IT range) ICC1 S# = V CC, VIN = V SS or V CC 90 320 µA\nDeep power-down current (IT range) ICC2 S# = V CC, VIN = V SS or V CC 20 130 µA\nOperating current\n(fast-read extended I/O)ICC3 C = 0.1V CC/0.9V CC at 133 MHz, DQ1\n= open– 55 mA\nC = 0.1V CC/0.9V CC at 54 MHz, DQ1\n= open– 35 mA\nOperating current (fast-read dual I/O) C = 0.1V CC/0.9V CC at 133 MHz DQ =\nopen– 60 mA\nOperating current (fast-read quad I/O) C = 0.1V CC/0.9V CC at 133 MHz DQ =\nopen– 65 mA\nC = 0.1V CC / 0.9V CC at 80 MHz DTR,\nDQ = open– 85 mA\nC = 0.1V / 0.9V at 90 MHz DTR, DQ\n= open– 94 mA\nOperating current\n(PROGRAM operations)ICC4 S# = V CC – 35 mA\nOperating current\n(WRITE operations)ICC5 S# = V CC – 35 mA\nOperating current (erase) ICC6 S# = V CC – 35 mA\nNotes: 1. All currents are RMS unless noted. Typical values at typical V CC (3.0/1.8V); V IO = 0V/V CC;\nTC = +25°C.\n2. Standby current is the average current measured over any time interval 5µs after S de-\nassertion (and any internal operations are complete).\n3. Deep power-down current is the average current measured 5ms over any 5ms time in-\nterval, 100µs after the ENTER DEEP POWER-DOWN operation (and any internal opera-\ntions are complete).\n4. All read currents are the average current measured over any 1KB continuous read. No\nload, checker-board pattern.\n5. All program currents are the average current measured over any 256-byte typical data\nprogram.\nTable 48: DC Current Characteristics and Operating Conditions AT and UT Parts\nSame note of previous table\nParameter Symbol Test Conditions Typ Max Unit\nInput leakage current ILI  – ±2 µA\nOutput leakage current ILO  – ±2 µA\nStandby current (AT range) ICC1 S# = V CC, VIN = V SS or V CC 90 450 µA2Gb, 3V Multiple I/O Serial Flash Memory\nDC Characteristics and Operating Conditions\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 81Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nTable 48: DC Current Characteristics and Operating Conditions AT and UT Parts (Continued)\nSame note of previous table\nParameter Symbol Test Conditions Typ Max Unit\nStandby current (UT range) ICC1 S# = V CC, VIN = V SS or V CC 90 800 µA\nDeep power-down current (AT range) ICC2 S# = V CC, VIN = V SS or V CC 20 280 µA\nDeep power-down current (UT range) ICC2 S# = V CC, VIN = V SS or V CC 20 500 µA\nOperating current\n(fast-read extended I/O)ICC3 C = 0.1V CC/0.9V CC at 133 MHz, DQ1\n= open– 60 mA\nC = 0.1V CC/0.9V CC at 54 MHz, DQ1\n= open– 35 mA\nOperating current (fast-read dual I/O) C = 0.1V CC/0.9V CC at 133 MHz DQ =\nopen– 65 mA\nOperating current (fast-read quad I/O) C = 0.1V CC/0.9V CC at 108 MHz DQ =\nopen– 65 mA\nC = 0.1V CC / 0.9V CC at 80 MHz DTR,\nDQ = open– 85 mA\nOperating current\n(PROGRAM operations)ICC4 S# = V CC – 35 mA\nOperating current\n(WRITE operations)ICC5 S# = V CC – 35 mA\nOperating current (erase) ICC6 S# = V CC – 35 mA\nTable 49: DC Voltage Characteristics and Operating Conditions\nNote 1 applies to entire table\nParameter Symbol Conditions Min Max Unit\nInput low voltage VIL  –0.5 0.3V CC V\nInput high voltage VIH  0.7V CC VCC + 0.4 V\nOutput low voltage VOL IOL = 1.6mA – 0.4 V\nOutput high voltage VOH IOH = –100µA VCC - 0.2 – V\nNote: 1. V IL can undershoot to –1.0V for periods <2ns and V IH may overshoot to V CC,max  + 1.0V\nfor periods less than 2ns.2Gb, 3V Multiple I/O Serial Flash Memory\nDC Characteristics and Operating Conditions\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 82Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nAC Characteristics and Operating Conditions\nTable 50: MAX Frequency Supported\nParameter Symbol PartsSingle IO\nSTRSingle IO\nDTRDual IO\nSTRDual IO\nDTRQuad IO\nSTRQuad IO\nDTR\nClock frequency for all\ncommands other than\nREAD (Extended-SPI, DIO-\nSPI, and QIO-SPI proto-\ncol) [Mhz]fCIT 133 90 133 90 133 90\nAT\nand\nUT133 90 133 90 108 80\nClock frequency for\nREAD command (03h or\n13h) [Mhz]fRIT, AT\nand\nUT54 27  \nTable 51: AC Characteristics and Operating Conditions\nParameter SymbolData\nTransfer\nRate Min Typ Max Unit Notes\nClock HIGH timetCH STR 3.375 – – ns 2, 3\nDTR 5.0 – –\nClock LOW timetCL STR 3.375 – – ns 2, 4\nDTR 5.0 – –\nClock rise time (peak-to-peak)tCLCH STR/DTR 0.1 – – V/ns 5, 6\nClock fall time (peak-to-peak)tCHCL STR/DTR 0.1 – – V/ns 5, 6\nS# active setup time (relative to clock)tSLCH STR/DTR 3.375 – – ns  \nS# not active hold time (relative to clock)tCHSL STR/DTR 3.375 – – ns  \nData in setup timetDVCH STR 2.3 – – ns  \nDTR 2.3 – – ns  \ntDVCL DTR only 2.3 – – ns  \nData in hold timetCHDX STR/DTR 2.3 – – ns  \ntCLDX DTR only 2.3 – – ns  \nS# active hold time (relative to clock)tCHSH STR 3.375 – – ns  \nDTR 5.0 – –\nS# active hold time (relative to clock LOW)\nOnly for writes in DTRtCLSH DTR only 3.375 – – ns  \nS# not active setup time (relative to clock)tSHCH STR 3.375 – – ns  \nDTR 5.0 – – ns  \nS# deselect time after a READ commandtSHSL1 STR/DTR 20 – – ns  \nS# deselect time after a nonREAD com-\nmandtSHSL2 STR/DTR 50 – – ns 7\nOutput disable timetSHQZ STR/DTR – – 7 ns 52Gb, 3V Multiple I/O Serial Flash Memory\nAC Characteristics and Operating Conditions\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 83Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nTable 51: AC Characteristics and Operating Conditions (Continued)\nParameter SymbolData\nTransfer\nRate Min Typ Max Unit Notes\nClock LOW to output valid under 30pFtCLQV STR/DTR – – 7 ns  \nClock LOW to output valid under 10pF STR/DTR – – 6 ns  \nClock HIGH to output valid under 30pFtCHQV DTR only – – 7 ns  \nClock HIGH to output valid under 10pF DTR only – – 6 ns  \nOutput hold timetCLQX STR/DTR 1.5 – – ns  \nOutput hold timetCHQX DTR only 1.5 – – ns  \nHOLD setup time (relative to clock)tHLCH STR/DTR 3.375 – – ns  \nHOLD hold time (relative to clock)tCHHH STR/DTR 3.375 – – ns  \nHOLD setup time (relative to clock)tHHCH STR/DTR 3.375 – – ns  \nHOLD hold time (relative to clock)tCHHL STR/DTR 3.375 – – ns  \nHOLD to output Low-ZtHHQX STR/DTR – – 8 ns 5\nHOLD to output High-ZtHLQZ STR/DTR – – 8 ns 5\nCRC check time: main blocktCRC STR/DTR – 1.3 - ms  \nCRC check time: full chip (512Mb)tCRC STR/DTR – 2 - s  \nWrite protect setup timetWHSL STR/DTR 20 – – ns 8\nWrite protect hold timetSHWL STR/DTR 100 – – ns 8\nS# HIGH to deep power-downtDP STR/DTR 3 – – us  \nS# HIGH to standby mode (DPD exit time)tRDP STR/DTR 30 – – us  \nWRITE STATUS REGISTER cycle timetW STR/DTR – 1.3 8 ms  \nWRITE NONVOLATILE CONFIGURATION\nREGISTER cycle timetWNVCR STR/DTR – 0.2 1 s  \nNonvolatile sector lock timetPPBP STR/DTR – 0.1 2.8 ms  \nProgram ASP registertASPP STR/DTR – 0.1 0.5 ms  \nProgram passwordtPASSP STR/DTR – 0.2 0.8 ms  \nErase nonvolatile sector lock arraytPPBE STR/DTR – 0.2 1 s  \nPage program time (256 bytes)tPP STR/DTR – 120 1800 µs 9\nPage program time (n bytes) – 18+ 2.5x\nint(n/6)1800 µs 10\nPROGRAM OTP cycle time (64 bytes)tPOTP STR/DTR – 0.12 0.8 ms  \nSector erase timetSE STR/DTR – 0.15 1 s  \n4KB subsector erase timetSSE STR/DTR – 0.05 0.4 s  \n32KB subsector erase timetSSE STR/DTR – 0.1 1 s  \n512Mb DIE ERASE timetBE STR/DTR – 153 460 s  \nNotes: 1. Typical values given for T A = 25 °C.\n2.tCH + tCL must add up to 1/fC.\n3. Only for AT and UT parts in Quad I/O: t CH in STR = 4ns (MIN); t CH in DTR = 5.62ns (MIN).\n4. Only for AT and UT parts in Quad I/O: t CL in STR = 4ns (MIN); t CL in DTR = 5.62ns (MIN).2Gb, 3V Multiple I/O Serial Flash Memory\nAC Characteristics and Operating Conditions\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 84Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\n5. Value guaranteed by characterization; not 100% tested.\n6. Expressed as a slew-rate.\n7. NonREAD commands are WRITE, PROGRAM and ERASE.\n8. Only applicable as a constraint for a WRITE STATUS REGISTER command when STATUS\nREGISTER WRITE is set to 1.\n9. Typical value is applied for pattern: 50% 0 and 50% 1.\n10. Int(n) correspond to the integer part of n, for example, int (12/8) = 1, int (32/8) = 4, int\n(15.3) = 15.2Gb, 3V Multiple I/O Serial Flash Memory\nAC Characteristics and Operating Conditions\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 85Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nAC Reset Specifications\nTable 52: AC RESET Conditions\nNote 1 applies to entire table\nParameter Symbol Conditions Min Typ Max Unit\nReset pulse\nwidthtRLRH2 50 – – ns\nReset recovery\ntimetRHSL Device deselected (S# HIGH) and is in XIP mode 40 – – ns\nDevice deselected (S# HIGH) and is in standby mode 40 – – ns\nCommands are being decoded, any READ operations are\nin progress or any WRITE operation to volatile registers\nare in progress40 – – ns\nAny device array PROGRAM/ERASE/SUSPEND/RESUME,\nPROGRAM OTP, NONVOLATILE SECTOR LOCK, and ERASE\nNONVOLATILE SECTOR LOCK ARRAY operations are in\nprogress30 – – µs\nWhile a WRITE STATUS REGISTER operation is in progress –tW – ms\nWhile a WRITE NONVOLATILE CONFIGURATION REGIS-\nTER operation is in progress–tWNVCR – ms\nOn completion or suspension of a SUBSECTOR ERASE op-\neration–tSSE – s\nDevice in deep power-down mode –tRDP – ms\nWhile ADVANCED SECTOR PROTECTION PROGRAM oper-\nation is in progress–tASPP – ms\nWhile PASSWORD PROTECTION PROGRAM operation is\nin progress–tPASSP – ms\nSoftware reset\nrecovery timetSHSL3 Device deselected (S# HIGH) and is in standby mode 40 – – ns\nAny Flash array PROGRAM/ERASE/SUSPEND/RESUME,\nPROGRAM OTP, NONVOLATILE SECTOR LOCK, and ERASE\nNONVOLATILE SECTOR LOCK ARRAY operations are in\nprogress30 – – µs\nWhile WRITE STATUS REGISTER operation is in progress –tW – ms\nWhile a WRITE NONVOLATILE CONFIGURATION REGIS-\nTER operation is in progress–tWNVCR – ms\nOn completion or suspension of a SUBSECTOR ERASE op-\neration–tSSE – s\nDevice in deep power-down mode –tRDP – ms\nWhile ADVANCED SECTOR PROTECTION PROGRAM oper-\nation is in progress–tASPP – ms\nWhile PASSWORD PROTECTION PROGRAM operation is\nin progress–tPASSP – ms2Gb, 3V Multiple I/O Serial Flash Memory\nAC Reset Specifications\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 86Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nTable 52: AC RESET Conditions (Continued)\nNote 1 applies to entire table\nParameter Symbol Conditions Min Typ Max Unit\nChip select\nhigh to reset\nhightSHRH Chip must be deselected before reset is de-asserted 10 – – ns\nNotes: 1. Values are guaranteed by characterization; not 100% tested.\n2. The device reset is possible but not guaranteed if tRLRH < 50ns.\nFigure 41: Reset AC Timing During PROGRAM and ERASE Cycle\ntSHRH\ntRLRHtRHSLS#\nRESET#\nDon’t Care\nFigure 42: Reset Enable and Reset Memory Timing\nC\nS#\nDQ00 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7\nReset enable Reset memory\nFigure 43: Serial Input Timing STR\ntSLCHtCHSL\ntDVCHtCHDXtCLCHtCHCLtCHSHtSHCHtSHSL\nS#\nC\nDQ0\nDQ1 High-Z High-ZMSB in LSB in\nDon’t Care2Gb, 3V Multiple I/O Serial Flash Memory\nAC Reset Specifications\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 87Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nFigure 44: Serial Input Timing DTR\nHigh-Z High-ZtSLCHtCHSL\ntDVCH\ntCHDXtCLCH\ntCHCLtCLSHtSHCHtSHSL\nS#\nC\nDQ0\nDQ1MSB LSB tDVCL\ntCLDX\nFigure 45: Write Protect Setup and Hold During WRITE STATUS REGISTER Operation (SRWD = 1)\nDon’t CareHigh-Z High-ZW#\nS#\nC\nDQ0\nDQ1tWHSLtSHWL\nFigure 46: Hold Timing\ntHLCHtCHHLtHHCH\ntHLQZtCHHH\ntHHQXS#\nC\nDQ0\nDQ1\nHOLD#\nDon’t Care2Gb, 3V Multiple I/O Serial Flash Memory\nAC Reset Specifications\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 88Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nFigure 47: Output Timing for STR\ntCLtCHS#\nC\nDQ1 LSB outtCLQX tCLQXtSHQZtCLQVtCLQV\nFigure 48: Output Timing for DTR\ntCLtCHS#\nC\nDQ1 MSB LSBtCLQXtSHQZtCLQVtCHQV\ntCHQX2Gb, 3V Multiple I/O Serial Flash Memory\nAC Reset Specifications\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 89Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nProgram/Erase Specifications\nTable 53: Program/Erase Specifications\nParameter Condition Typ Max Units Notes\nErase to suspend Sector erase or erase resume to erase suspend 150 – µs 1\nProgram to suspend Program resume to program suspend 5 – µs 1\nSubsector erase to sus-\npendSubsector erase or subsector erase resume to erase sus-\npend50 – µs 1\nSuspend latency Program 7 25 µs 2\nSuspend latency Subsector erase 15 30 µs 2\nSuspend latency Erase 15 30 µs 3\nNotes: 1. Timing is not internally controlled.\n2. Any READ command accepted.\n3. Any command except the following are accepted: SECTOR, SUBSECTOR, or DIE ERASE;\nWRITE STATUS REGISTER; WRITE NONVOLATILE CONFIGURATION REGISTER; and PRO-\nGRAM OTP.2Gb, 3V Multiple I/O Serial Flash Memory\nProgram/Erase Specifications\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 90Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\nRevision History\nRev. G - 05/19\n• Added supported clock frequencies tables for UT temperature range\n• Added AC/DC characteristic for UT temperature range\nRev. F - 10/18\n• Review Block Protection Settings table\nRev. E - 01/18\n• Review DC table\nRev. D - 12/17\n• Added Important Notes and Warnings section for further clarification aligning to in-\ndustry standards\n• Update Signal Assignment figure and table\n• Added supported clock frequencies tables for AT temperature range\n• Added AC/DC characteristic for AT temperature range\n• Updated t DVCH  and t DVCL  value in AC Characteristics and Operating Conditions table\n• Added DEEP POWER-DOWN Operations\n• Added Active Power, Standby Power, and Deep Power-Down modes\n• Added figure for Serial Input Timing DTR\nRev. C -10/16\n• Updated Max DTR frequency to 90MHz\n• Add Initial delivery status\n• Datasheet version from preliminary to production\nRev. B - 06/16\n• Revised wrap table\n• Revised supported clock frequencies DTR\n• Change bit 3 setting of Enhanced Volatile Configuration Register from 0 to 1\n• Revised AC table\n• Note for READ and WRITE REGISTER operations\n• Added general purpose read register notes to Command Definitions table\n• DIE ERASE instead BULK ERASE\n• Comments for stacked device in Power-up and Power-down paragraph\n• Comments for stacked device in WRITE REGISTER operation paragraph\n• Datasheet version from advanced to preliminary\nRev. A – 08/15\n• Initial release2Gb, 3V Multiple I/O Serial Flash Memory\nRevision History\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 91Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\n8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000\nwww.micron.com/products/support Sales inquiries: 800-932-4992\nMicron and the Micron logo are trademarks of Micron Technology, Inc.\nAll other trademarks are the property of their respective owners.\nThis data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein.\nAlthough considered final, these specifications are subject to change, as further product development and data characterization some-\ntimes occur.2Gb, 3V Multiple I/O Serial Flash Memory\nRevision History\n09005aef8661dcd4\nmt25q-qlkt-L02-CBB-S-IT.pdf - Rev. G 05/19 EN 92Micron Technology, Inc. reserves the right to change products or specifications without notice.\n© 2015 Micron Technology, Inc. All rights reserved.\n'}]
!==============================================================================!
### Component Summary: MT25QL02GCBB8E12-0SIT

**Key Characteristics and Specifications:**

- **Voltage Ratings:** 
  - Operating Voltage: 2.7V to 3.6V
- **Current Ratings:**
  - Standby Current (IT range): 90 µA (typical), 320 µA (max)
  - Operating Current (fast-read extended I/O): 55 mA (typical)
  - Operating Current (PROGRAM/WRITE operations): 35 mA (typical)
- **Power Consumption:**
  - Deep Power-Down Current: 20 µA (typical), 130 µA (max)
- **Operating Temperature Range:**
  - IT: -40°C to +85°C
  - AT: -40°C to +105°C
  - UT: -40°C to +125°C
- **Package Type:** 
  - 24-ball T-PBGA, 5mm x 6mm
- **Special Features:**
  - SPI-compatible serial bus interface
  - Execute-in-place (XIP) functionality
  - Dual/Quad I/O commands for increased throughput (up to 90 MB/s)
  - PROGRAM/ERASE SUSPEND operations
  - Security features including password protection and hardware write protection
  - 64-byte One-Time Programmable (OTP) area
  - Minimum 100,000 erase cycles per sector with 20 years data retention
- **Moisture Sensitive Level (MSL):** 
  - MSL Level 3 per JEDEC J-STD-020E

**Description:**
The MT25QL02GCBB8E12-0SIT is a high-performance Serial NOR Flash memory device from Micron Technology. It features a 2Gb (256MB) storage capacity and operates at a voltage range of 2.7V to 3.6V. The device supports multiple I/O operations, allowing for high-speed data transfer rates, making it suitable for applications requiring fast read and write capabilities.

**Typical Applications:**
- **Embedded Systems:** Used in microcontrollers and processors for firmware storage.
- **Consumer Electronics:** Ideal for applications in smartphones, tablets, and other portable devices.
- **Automotive:** Suitable for automotive applications requiring reliable memory solutions.
- **Industrial Applications:** Used in data logging, control systems, and other industrial automation tasks.
- **Networking Equipment:** Employed in routers and switches for firmware and configuration storage.

This component is designed for applications that demand high reliability, fast access times, and robust data protection features, making it a versatile choice for various electronic designs.