Analysis & Synthesis report for GRP-ReCOP
Mon May 08 08:12:46 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|ControlUnit:b2v_inst|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Added for RAM Pass-Through Logic
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Source assignments for regfile:b2v_inst4|altsyncram:regs_rtl_0|altsyncram_bio1:auto_generated
 22. Source assignments for regfile:b2v_inst4|altsyncram:regs_rtl_1|altsyncram_bio1:auto_generated
 23. Parameter Settings for User Entity Instance: regfile:b2v_inst4
 24. Parameter Settings for User Entity Instance: memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: ALU:b2v_inst7
 26. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 27. Parameter Settings for Inferred Entity Instance: regfile:b2v_inst4|altsyncram:regs_rtl_0
 28. Parameter Settings for Inferred Entity Instance: regfile:b2v_inst4|altsyncram:regs_rtl_1
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "IR:b2v_inst3"
 31. Port Connectivity Checks: "PC:b2v_inst2"
 32. Signal Tap Logic Analyzer Settings
 33. In-System Memory Content Editor Settings
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 36. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 37. Elapsed Time Per Partition
 38. Connections to In-System Debugging Instance "auto_signaltap_0"
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 08 08:12:46 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; GRP-ReCOP                                   ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1079                                        ;
; Total pins                      ; 21                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 71,424                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; GRP-ReCOP          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                 ; Library     ;
+-----------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+
; top.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd                                                            ;             ;
; MAX.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/MAX.vhd                                                            ;             ;
; ALU.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ALU.vhd                                                            ;             ;
; RegFile.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd                                                        ;             ;
; PC.vhd                                                                ; yes             ; User VHDL File                               ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC.vhd                                                             ;             ;
; memory_interface.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd                                               ;             ;
; IR.vhd                                                                ; yes             ; User VHDL File                               ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd                                                             ;             ;
; ControlUnit.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd                                                    ;             ;
; zRegister.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/zRegister.vhd                                                      ;             ;
; signalRegisters.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/signalRegisters.vhd                                                ;             ;
; program_memory/program_memory.vhd                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/program_memory/program_memory.vhd                                  ;             ;
; altsyncram.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;             ;
; stratix_ram_block.inc                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;             ;
; lpm_mux.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;             ;
; lpm_decode.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;             ;
; aglobal181.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                        ;             ;
; a_rdenreg.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;             ;
; altrom.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                            ;             ;
; altram.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                            ;             ;
; altdpram.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                          ;             ;
; db/altsyncram_d6a4.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_d6a4.tdf                                             ;             ;
; db/altsyncram_ioa3.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_ioa3.tdf                                             ;             ;
; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/testing.mif ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/testing.mif                                                        ;             ;
; sld_mod_ram_rom.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                     ;             ;
; sld_rom_sr.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                        ;             ;
; sld_signaltap.vhd                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                     ;             ;
; sld_signaltap_impl.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                ;             ;
; sld_ela_control.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                   ;             ;
; lpm_shiftreg.tdf                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                      ;             ;
; lpm_constant.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                      ;             ;
; dffeea.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                            ;             ;
; sld_mbpmg.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                          ;             ;
; sld_buffer_manager.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                ;             ;
; db/altsyncram_ib84.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_ib84.tdf                                             ;             ;
; altdpram.tdf                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                          ;             ;
; memmodes.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                        ;             ;
; a_hdffe.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                           ;             ;
; alt_le_rden_reg.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                   ;             ;
; altsyncram.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                        ;             ;
; lpm_mux.tdf                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                           ;             ;
; muxlut.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                            ;             ;
; bypassff.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                          ;             ;
; altshift.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                          ;             ;
; db/mux_elc.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                        ;             ;
; declut.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                            ;             ;
; lpm_compare.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                       ;             ;
; db/decode_vnf.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                       ;             ;
; lpm_add_sub.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                       ;             ;
; cmpconst.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                          ;             ;
; lpm_counter.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                       ;             ;
; alt_counter_stratix.inc                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                               ;             ;
; db/cntr_29i.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cntr_29i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                           ; altera_sld  ;
; db/ip/sldb5081352/alt_sld_fab.v                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab.v                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_ident.sv         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_presplit.sv      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_splitter.sv      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                      ;             ;
; db/altsyncram_bio1.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_bio1.tdf                                             ;             ;
+-----------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 672            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 697            ;
;     -- 7 input functions                    ; 4              ;
;     -- 6 input functions                    ; 182            ;
;     -- 5 input functions                    ; 162            ;
;     -- 4 input functions                    ; 116            ;
;     -- <=3 input functions                  ; 233            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1079           ;
;                                             ;                ;
; I/O pins                                    ; 21             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 71424          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 658            ;
; Total fan-out                               ; 8113           ;
; Average fan-out                             ; 4.23           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 697 (1)             ; 1079 (0)                  ; 71424             ; 0          ; 21   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |ALU:b2v_inst7|                                                                                                                      ; 61 (61)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ALU:b2v_inst7                                                                                                                                                                                                                                                                                                                              ; ALU                               ; work         ;
;    |ControlUnit:b2v_inst|                                                                                                               ; 40 (40)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ControlUnit:b2v_inst                                                                                                                                                                                                                                                                                                                       ; ControlUnit                       ; work         ;
;    |IR:b2v_inst3|                                                                                                                       ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |top|IR:b2v_inst3                                                                                                                                                                                                                                                                                                                               ; IR                                ; work         ;
;    |Max:b2v_inst9|                                                                                                                      ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Max:b2v_inst9                                                                                                                                                                                                                                                                                                                              ; Max                               ; work         ;
;    |PC:b2v_inst2|                                                                                                                       ; 26 (26)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|PC:b2v_inst2                                                                                                                                                                                                                                                                                                                               ; PC                                ; work         ;
;    |memory_interface:b2v_inst5|                                                                                                         ; 54 (14)             ; 49 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |top|memory_interface:b2v_inst5                                                                                                                                                                                                                                                                                                                 ; memory_interface                  ; work         ;
;       |program_memory:memory_test|                                                                                                      ; 40 (0)              ; 49 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |top|memory_interface:b2v_inst5|program_memory:memory_test                                                                                                                                                                                                                                                                                      ; program_memory                    ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 40 (0)              ; 49 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |top|memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_d6a4:auto_generated|                                                                                            ; 40 (0)              ; 49 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |top|memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated                                                                                                                                                                                                                       ; altsyncram_d6a4                   ; work         ;
;                |altsyncram_ioa3:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top|memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1                                                                                                                                                                                           ; altsyncram_ioa3                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 40 (28)             ; 49 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |top|memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 12 (12)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |regfile:b2v_inst4|                                                                                                                  ; 114 (114)           ; 66 (66)                   ; 512               ; 0          ; 0    ; 0            ; |top|regfile:b2v_inst4                                                                                                                                                                                                                                                                                                                          ; regfile                           ; work         ;
;       |altsyncram:regs_rtl_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|regfile:b2v_inst4|altsyncram:regs_rtl_0                                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;          |altsyncram_bio1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|regfile:b2v_inst4|altsyncram:regs_rtl_0|altsyncram_bio1:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_bio1                   ; work         ;
;       |altsyncram:regs_rtl_1|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|regfile:b2v_inst4|altsyncram:regs_rtl_1                                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;          |altsyncram_bio1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|regfile:b2v_inst4|altsyncram:regs_rtl_1|altsyncram_bio1:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_bio1                   ; work         ;
;    |signalRegisters:signal_registers|                                                                                                   ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|signalRegisters:signal_registers                                                                                                                                                                                                                                                                                                           ; signalRegisters                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 112 (1)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 111 (0)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 111 (0)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 111 (1)             ; 120 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 110 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 110 (76)            ; 114 (86)                  ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 260 (2)             ; 777 (84)                  ; 5376              ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 258 (0)             ; 693 (0)                   ; 5376              ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 258 (67)            ; 693 (242)                 ; 5376              ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 5376              ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ib84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 5376              ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib84:auto_generated                                                                                                                                                 ; altsyncram_ib84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 53 (1)              ; 226 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 42 (0)              ; 210 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 126 (126)                 ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 42 (0)              ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 10 (10)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)             ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_29i:auto_generated                                                             ; cntr_29i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------------+
; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|ALTSYNCRAM                                           ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; C:\Users\euanp\Documents\GitHub\COMPSYS701_GRP\Euan\ReCOP\testing.mif ;
; regfile:b2v_inst4|altsyncram:regs_rtl_0|altsyncram_bio1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256   ; None                                                                  ;
; regfile:b2v_inst4|altsyncram:regs_rtl_1|altsyncram_bio1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256   ; None                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 42           ; 128          ; 42           ; 5376  ; None                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File                   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                   ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|memory_interface:b2v_inst5|program_memory:memory_test                                                                                                                                                                                                               ; program_memory/program_memory.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ControlUnit:b2v_inst|state                                                                                                  ;
+--------------+----------+-------------+----------+----------+-------------+------------+----------+---------+----------+----------+--------------+
; Name         ; state.E2 ; state.E1bis ; state.E1 ; state.E0 ; state.Test2 ; state.Test ; state.T0 ; state.R ; state.T2 ; state.T1 ; state.R_HOLD ;
+--------------+----------+-------------+----------+----------+-------------+------------+----------+---------+----------+----------+--------------+
; state.R_HOLD ; 0        ; 0           ; 0        ; 0        ; 0           ; 0          ; 0        ; 0       ; 0        ; 0        ; 0            ;
; state.T1     ; 0        ; 0           ; 0        ; 0        ; 0           ; 0          ; 0        ; 0       ; 0        ; 1        ; 1            ;
; state.T2     ; 0        ; 0           ; 0        ; 0        ; 0           ; 0          ; 0        ; 0       ; 1        ; 0        ; 1            ;
; state.R      ; 0        ; 0           ; 0        ; 0        ; 0           ; 0          ; 0        ; 1       ; 0        ; 0        ; 1            ;
; state.T0     ; 0        ; 0           ; 0        ; 0        ; 0           ; 0          ; 1        ; 0       ; 0        ; 0        ; 1            ;
; state.Test   ; 0        ; 0           ; 0        ; 0        ; 0           ; 1          ; 0        ; 0       ; 0        ; 0        ; 1            ;
; state.Test2  ; 0        ; 0           ; 0        ; 0        ; 1           ; 0          ; 0        ; 0       ; 0        ; 0        ; 1            ;
; state.E0     ; 0        ; 0           ; 0        ; 1        ; 0           ; 0          ; 0        ; 0       ; 0        ; 0        ; 1            ;
; state.E1     ; 0        ; 0           ; 1        ; 0        ; 0           ; 0          ; 0        ; 0       ; 0        ; 0        ; 1            ;
; state.E1bis  ; 0        ; 1           ; 0        ; 0        ; 0           ; 0          ; 0        ; 0       ; 0        ; 0        ; 1            ;
; state.E2     ; 1        ; 0           ; 0        ; 0        ; 0           ; 0          ; 0        ; 0       ; 0        ; 0        ; 1            ;
+--------------+----------+-------------+----------+----------+-------------+------------+----------+---------+----------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; memory_interface:b2v_inst5|address_a_temp[0]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[1]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[2]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[3]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[4]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[5]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[6]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[7]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[8]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[9]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[10]       ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[11]       ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; ControlUnit:b2v_inst|pc_mux_select[1]               ; ControlUnit:b2v_inst|Selector1 ; yes                    ;
; ControlUnit:b2v_inst|pc_mux_select[0]               ; ControlUnit:b2v_inst|Selector1 ; yes                    ;
; Number of user-specified and inferred latches = 14  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ControlUnit:b2v_inst|clear_pd                                                                                                                                                          ; Merged with ControlUnit:b2v_inst|\resetprocessor:flipflop                                                                                                                                          ;
; ControlUnit:b2v_inst|state.E1                                                                                                                                                          ; Merged with ControlUnit:b2v_inst|state.E0                                                                                                                                                          ;
; ControlUnit:b2v_inst|state.E1bis                                                                                                                                                       ; Merged with ControlUnit:b2v_inst|state.E0                                                                                                                                                          ;
; ControlUnit:b2v_inst|state.E2                                                                                                                                                          ; Merged with ControlUnit:b2v_inst|state.E0                                                                                                                                                          ;
; ControlUnit:b2v_inst|state.R                                                                                                                                                           ; Merged with ControlUnit:b2v_inst|state.E0                                                                                                                                                          ;
; ControlUnit:b2v_inst|state.E0                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; PC:b2v_inst2|pc_reg[12..15]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 11                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PC:b2v_inst2|pc_reg[15]                                                                                                                                      ; Lost Fanouts              ; PC:b2v_inst2|pc_reg[14], PC:b2v_inst2|pc_reg[13], PC:b2v_inst2|pc_reg[12]                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1079  ;
; Number of registers using Synchronous Clear  ; 99    ;
; Number of registers using Synchronous Load   ; 212   ;
; Number of registers using Asynchronous Clear ; 352   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 538   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                             ;
+-----------------------------------------+------------------------------+
; Register Name                           ; RAM Name                     ;
+-----------------------------------------+------------------------------+
; regfile:b2v_inst4|regs_rtl_0_bypass[0]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[1]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[2]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[3]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[4]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[5]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[6]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[7]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[8]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[9]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[10] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[11] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[12] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[13] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[14] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[15] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[16] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[17] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[18] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[19] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[20] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[21] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[22] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[23] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[24] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[0]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[1]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[2]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[3]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[4]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[5]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[6]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[7]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[8]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[9]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[10] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[11] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[12] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[13] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[14] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[15] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[16] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[17] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[18] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[19] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[20] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[21] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[22] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[23] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[24] ; regfile:b2v_inst4|regs_rtl_1 ;
+-----------------------------------------+------------------------------+


+----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                     ;
+--------------------------------------------+------------------------------+------+
; Register Name                              ; Megafunction                 ; Type ;
+--------------------------------------------+------------------------------+------+
; IR:b2v_inst3|temp_IR[0..3]                 ; regfile:b2v_inst4|regs_rtl_0 ; RAM  ;
; regfile:b2v_inst4|regs[0..9,11..15][0..15] ; regfile:b2v_inst4|regs_rtl_1 ; RAM  ;
+--------------------------------------------+------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|PC:b2v_inst2|pc_reg[15]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|ControlUnit:b2v_inst|state                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|ControlUnit:b2v_inst|state                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|ControlUnit:b2v_inst|load_sop                                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top|ControlUnit:b2v_inst|ALU_Opcode[0]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|memory_interface:b2v_inst5|temp_address[10]                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|PC:b2v_inst2|pc_temp                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|ALU:b2v_inst7|ALU_in1[2]                                                                                                                                                                                                                                                                                                                                 ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |top|regfile:b2v_inst4|z[11]                                                                                                                                                                                                                                                                                                                                  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |top|regfile:b2v_inst4|z[2]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][8]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for regfile:b2v_inst4|altsyncram:regs_rtl_0|altsyncram_bio1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for regfile:b2v_inst4|altsyncram:regs_rtl_1|altsyncram_bio1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:b2v_inst4 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                                                 ; Type                  ;
+------------------------------------+-----------------------------------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                     ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                                                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                                                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                   ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                                                     ; Untyped               ;
; OPERATION_MODE                     ; ROM                                                                   ; Untyped               ;
; WIDTH_A                            ; 16                                                                    ; Signed Integer        ;
; WIDTHAD_A                          ; 12                                                                    ; Signed Integer        ;
; NUMWORDS_A                         ; 4096                                                                  ; Signed Integer        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                          ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                                                  ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                                                  ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                                                  ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                                                  ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                                                  ; Untyped               ;
; WIDTH_B                            ; 1                                                                     ; Signed Integer        ;
; WIDTHAD_B                          ; 1                                                                     ; Signed Integer        ;
; NUMWORDS_B                         ; 0                                                                     ; Signed Integer        ;
; INDATA_REG_B                       ; CLOCK1                                                                ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                                                ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                          ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                                                ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                                                  ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                                                  ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                                                  ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                                                  ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                                                  ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                                                  ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                                                     ; Signed Integer        ;
; WIDTH_BYTEENA_B                    ; 1                                                                     ; Signed Integer        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                  ; Untyped               ;
; BYTE_SIZE                          ; 8                                                                     ; Signed Integer        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                  ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                  ; Untyped               ;
; INIT_FILE                          ; C:\Users\euanp\Documents\GitHub\COMPSYS701_GRP\Euan\ReCOP\testing.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                                                     ; Signed Integer        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                       ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                       ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                                                 ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                 ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                                                     ; Signed Integer        ;
; DEVICE_FAMILY                      ; Cyclone V                                                             ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_d6a4                                                       ; Untyped               ;
+------------------------------------+-----------------------------------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:b2v_inst7 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; add_opcode     ; 00    ; Unsigned Binary                   ;
; sub_opcode     ; 01    ; Unsigned Binary                   ;
; subv_opcode    ; 01    ; Unsigned Binary                   ;
; and_opcode     ; 10    ; Unsigned Binary                   ;
; or_opcode      ; 11    ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                        ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 42                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 42                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 147                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 42                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: regfile:b2v_inst4|altsyncram:regs_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 16                   ; Untyped                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                      ;
; NUMWORDS_A                         ; 16                   ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 16                   ; Untyped                      ;
; WIDTHAD_B                          ; 4                    ; Untyped                      ;
; NUMWORDS_B                         ; 16                   ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_bio1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: regfile:b2v_inst4|altsyncram:regs_rtl_1 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 16                   ; Untyped                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                      ;
; NUMWORDS_A                         ; 16                   ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 16                   ; Untyped                      ;
; WIDTHAD_B                          ; 4                    ; Untyped                      ;
; NUMWORDS_B                         ; 16                   ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_bio1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                     ;
; Entity Instance                           ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; regfile:b2v_inst4|altsyncram:regs_rtl_0                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 16                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                    ;
;     -- NUMWORDS_B                         ; 16                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; regfile:b2v_inst4|altsyncram:regs_rtl_1                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 16                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                    ;
;     -- NUMWORDS_B                         ; 16                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "IR:b2v_inst3" ;
+-------+-------+----------+---------------+
; Port  ; Type  ; Severity ; Details       ;
+-------+-------+----------+---------------+
; reset ; Input ; Info     ; Stuck at GND  ;
+-------+-------+----------+---------------+


+------------------------------------------+
; Port Connectivity Checks: "PC:b2v_inst2" ;
+-------+-------+----------+---------------+
; Port  ; Type  ; Severity ; Details       ;
+-------+-------+----------+---------------+
; reset ; Input ; Info     ; Stuck at GND  ;
+-------+-------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 42                  ; 42               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                         ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                   ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 16    ; 4096  ; Read/Write ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 182                         ;
;     CLR               ; 7                           ;
;     ENA               ; 81                          ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 12                          ;
;     ENA SLD           ; 16                          ;
;     plain             ; 59                          ;
; arriav_lcell_comb     ; 324                         ;
;     arith             ; 41                          ;
;         1 data inputs ; 24                          ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 16                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 282                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 42                          ;
;         4 data inputs ; 81                          ;
;         5 data inputs ; 47                          ;
;         6 data inputs ; 93                          ;
; boundary_port         ; 64                          ;
; stratixv_ram_block    ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.50                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 777                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 70                                                     ;
;     ENA               ; 59                                                     ;
;     ENA CLR           ; 161                                                    ;
;     ENA CLR SCLR      ; 22                                                     ;
;     ENA SCLR          ; 27                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 28                                                     ;
;     SCLR SLD          ; 10                                                     ;
;     plain             ; 361                                                    ;
; arriav_lcell_comb     ; 260                                                    ;
;     arith             ; 75                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 70                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 185                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 8                                                      ;
;         2 data inputs ; 9                                                      ;
;         3 data inputs ; 10                                                     ;
;         4 data inputs ; 24                                                     ;
;         5 data inputs ; 67                                                     ;
;         6 data inputs ; 65                                                     ;
; boundary_port         ; 294                                                    ;
; stratixv_ram_block    ; 42                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.13                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 120                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 19                                       ;
;     ENA CLR SLD       ; 43                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 112                                      ;
;     extend            ; 3                                        ;
;         7 data inputs ; 3                                        ;
;     normal            ; 109                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 23                                       ;
;         3 data inputs ; 15                                       ;
;         4 data inputs ; 10                                       ;
;         5 data inputs ; 32                                       ;
;         6 data inputs ; 24                                       ;
; boundary_port         ; 173                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.30                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                    ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                        ; Details ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                 ; N/A     ;
; IR:b2v_inst3|programMemory_out[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[0]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[0]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[10] ; N/A     ;
; IR:b2v_inst3|programMemory_out[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[10] ; N/A     ;
; IR:b2v_inst3|programMemory_out[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[11] ; N/A     ;
; IR:b2v_inst3|programMemory_out[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[11] ; N/A     ;
; IR:b2v_inst3|programMemory_out[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[12] ; N/A     ;
; IR:b2v_inst3|programMemory_out[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[12] ; N/A     ;
; IR:b2v_inst3|programMemory_out[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[13] ; N/A     ;
; IR:b2v_inst3|programMemory_out[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[13] ; N/A     ;
; IR:b2v_inst3|programMemory_out[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[14] ; N/A     ;
; IR:b2v_inst3|programMemory_out[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[14] ; N/A     ;
; IR:b2v_inst3|programMemory_out[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[15] ; N/A     ;
; IR:b2v_inst3|programMemory_out[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[15] ; N/A     ;
; IR:b2v_inst3|programMemory_out[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[1]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[1]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[2]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[2]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[3]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[3]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[4]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[4]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[5]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[5]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[6]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[6]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[7]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[7]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[8]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[8]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[9]  ; N/A     ;
; IR:b2v_inst3|programMemory_out[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1|q_a[9]  ; N/A     ;
; LEDR[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[0]                                                                                                              ; N/A     ;
; LEDR[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[0]                                                                                                              ; N/A     ;
; LEDR[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[1]                                                                                                              ; N/A     ;
; LEDR[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[1]                                                                                                              ; N/A     ;
; LEDR[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[2]                                                                                                              ; N/A     ;
; LEDR[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[2]                                                                                                              ; N/A     ;
; LEDR[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[3]                                                                                                              ; N/A     ;
; LEDR[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[3]                                                                                                              ; N/A     ;
; LEDR[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[4]                                                                                                              ; N/A     ;
; LEDR[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[4]                                                                                                              ; N/A     ;
; LEDR[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[5]                                                                                                              ; N/A     ;
; LEDR[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[5]                                                                                                              ; N/A     ;
; LEDR[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[6]                                                                                                              ; N/A     ;
; LEDR[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[6]                                                                                                              ; N/A     ;
; LEDR[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[7]                                                                                                              ; N/A     ;
; LEDR[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[7]                                                                                                              ; N/A     ;
; SW[0]~input                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                                                                                    ; N/A     ;
; SW[0]~input                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                                                                                    ; N/A     ;
; SW[1]~input                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; SW[1]                                                                                                                                                    ; N/A     ;
; SW[1]~input                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; SW[1]                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; signalRegisters:signal_registers|SIP_reg[0] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SIP_reg[0]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SIP_reg[0] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SIP_reg[0]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SIP_reg[1] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SIP_reg[1]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SIP_reg[1] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SIP_reg[1]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SIP_reg[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SIP_reg[2]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SIP_reg[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SIP_reg[2]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SIP_reg[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SIP_reg[3]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SIP_reg[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SIP_reg[3]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SIP_reg[4] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SIP_reg[4]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SIP_reg[4] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SIP_reg[4]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SIP_reg[5] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SIP_reg[5]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SIP_reg[5] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SIP_reg[5]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SIP_reg[6] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SIP_reg[6]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SIP_reg[6] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SIP_reg[6]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SIP_reg[7] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SIP_reg[7]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SIP_reg[7] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SIP_reg[7]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SOP_reg[0] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[0]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SOP_reg[0] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[0]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SOP_reg[1] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[1]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SOP_reg[1] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[1]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SOP_reg[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[2]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SOP_reg[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[2]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SOP_reg[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[3]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SOP_reg[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[3]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SOP_reg[4] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[4]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SOP_reg[4] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[4]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SOP_reg[5] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[5]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SOP_reg[5] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[5]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SOP_reg[6] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[6]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SOP_reg[6] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[6]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SOP_reg[7] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[7]                                                                                                              ; N/A     ;
; signalRegisters:signal_registers|SOP_reg[7] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signalRegisters:signal_registers|SOP_reg[7]                                                                                                              ; N/A     ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May 08 08:12:24 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GRP-ReCOP -c GRP-ReCOP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-bdf_type File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 31
    Info (12023): Found entity 1: top File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file max.vhd
    Info (12022): Found design unit 1: Max-behaviour File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/MAX.vhd Line: 14
    Info (12023): Found entity 1: Max File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/MAX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-behaviour File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ALU.vhd Line: 35
    Info (12023): Found entity 1: ALU File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ALU.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: regfile-behaviour File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd Line: 35
    Info (12023): Found entity 1: regfile File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pc_tb.vhd
    Info (12022): Found design unit 1: PC_TB-behavior File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC_tb.vhd Line: 7
    Info (12023): Found entity 1: PC_TB File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-behaviour File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC.vhd Line: 29
    Info (12023): Found entity 1: PC File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC.vhd Line: 7
Warning (12019): Can't analyze file -- file OpDec.vhd is missing
Warning (12019): Can't analyze file -- file MI.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file memory_interface.vhd
    Info (12022): Found design unit 1: memory_interface-behaviour File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 24
    Info (12023): Found entity 1: memory_interface File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: IR-behaviour File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 22
    Info (12023): Found entity 1: IR File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-behaviour File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 40
    Info (12023): Found entity 1: ControlUnit File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file memory_block/memory_block.vhd
    Info (12022): Found design unit 1: memory_block-SYN File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd Line: 58
    Info (12023): Found entity 1: memory_block File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file zregister.vhd
    Info (12022): Found design unit 1: zRegister-behaviour File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/zRegister.vhd Line: 13
    Info (12023): Found entity 1: zRegister File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/zRegister.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file signalregisters.vhd
    Info (12022): Found design unit 1: signalRegisters-behaviour File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/signalRegisters.vhd Line: 17
    Info (12023): Found entity 1: signalRegisters File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/signalRegisters.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file program_memory/program_memory.vhd
    Info (12022): Found design unit 1: program_memory-SYN File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/program_memory/program_memory.vhd Line: 52
    Info (12023): Found entity 1: program_memory File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/program_memory/program_memory.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file data_memory/data_memory.vhd
    Info (12022): Found design unit 1: data_memory-SYN File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/data_memory/data_memory.vhd Line: 54
    Info (12023): Found entity 1: data_memory File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/data_memory/data_memory.vhd Line: 42
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at top.vhd(212): used explicit default value for signal "reset" because signal was never assigned a value File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 212
Info (12128): Elaborating entity "signalRegisters" for hierarchy "signalRegisters:signal_registers" File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 283
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:b2v_inst" File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 295
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhd(24): used implicit default value for signal "cu_selx" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhd(25): used implicit default value for signal "cu_selz" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhd(31): used implicit default value for signal "CarryIn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 31
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(134): signal "debug" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 134
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(229): signal "clr_start" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 229
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(236): signal "clr_start" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 236
Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(87): inferring latch(es) for signal or variable "next_state_op", which holds its previous value in one or more paths through the process File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(87): inferring latch(es) for signal or variable "pc_mux_select", which holds its previous value in one or more paths through the process File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Info (10041): Inferred latch for "pc_mux_select[0]" at ControlUnit.vhd(87) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Info (10041): Inferred latch for "pc_mux_select[1]" at ControlUnit.vhd(87) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Info (10041): Inferred latch for "next_state_op.E2" at ControlUnit.vhd(87) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Info (10041): Inferred latch for "next_state_op.E1bis" at ControlUnit.vhd(87) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Info (10041): Inferred latch for "next_state_op.E1" at ControlUnit.vhd(87) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Info (10041): Inferred latch for "next_state_op.E0" at ControlUnit.vhd(87) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Info (10041): Inferred latch for "next_state_op.Test2" at ControlUnit.vhd(87) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Info (10041): Inferred latch for "next_state_op.Test" at ControlUnit.vhd(87) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Info (10041): Inferred latch for "next_state_op.R_HOLD" at ControlUnit.vhd(87) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Info (10041): Inferred latch for "next_state_op.R" at ControlUnit.vhd(87) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Info (10041): Inferred latch for "next_state_op.T2" at ControlUnit.vhd(87) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Info (10041): Inferred latch for "next_state_op.T1" at ControlUnit.vhd(87) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Info (10041): Inferred latch for "next_state_op.T0" at ControlUnit.vhd(87) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Info (12128): Elaborating entity "PC" for hierarchy "PC:b2v_inst2" File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 323
Info (12128): Elaborating entity "IR" for hierarchy "IR:b2v_inst3" File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 334
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:b2v_inst4" File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 347
Warning (10540): VHDL Signal Declaration warning at RegFile.vhd(41): used explicit default value for signal "er_temp" because signal was never assigned a value File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd Line: 41
Warning (10540): VHDL Signal Declaration warning at RegFile.vhd(42): used explicit default value for signal "mem_hp_low" because signal was never assigned a value File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd Line: 42
Info (12128): Elaborating entity "memory_interface" for hierarchy "memory_interface:b2v_inst5" File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 370
Warning (10541): VHDL Signal Declaration warning at memory_interface.vhd(20): used implicit default value for signal "data_memory" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 20
Warning (10036): Verilog HDL or VHDL warning at memory_interface.vhd(29): object "address_b" assigned a value but never read File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at memory_interface.vhd(30): object "data_b" assigned a value but never read File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 30
Info (10041): Inferred latch for "address_a_temp[0]" at memory_interface.vhd(49) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
Info (10041): Inferred latch for "address_a_temp[1]" at memory_interface.vhd(49) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
Info (10041): Inferred latch for "address_a_temp[2]" at memory_interface.vhd(49) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
Info (10041): Inferred latch for "address_a_temp[3]" at memory_interface.vhd(49) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
Info (10041): Inferred latch for "address_a_temp[4]" at memory_interface.vhd(49) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
Info (10041): Inferred latch for "address_a_temp[5]" at memory_interface.vhd(49) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
Info (10041): Inferred latch for "address_a_temp[6]" at memory_interface.vhd(49) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
Info (10041): Inferred latch for "address_a_temp[7]" at memory_interface.vhd(49) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
Info (10041): Inferred latch for "address_a_temp[8]" at memory_interface.vhd(49) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
Info (10041): Inferred latch for "address_a_temp[9]" at memory_interface.vhd(49) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
Info (10041): Inferred latch for "address_a_temp[10]" at memory_interface.vhd(49) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
Info (10041): Inferred latch for "address_a_temp[11]" at memory_interface.vhd(49) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
Info (10041): Inferred latch for "temp_address[0]" at memory_interface.vhd(44) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Info (10041): Inferred latch for "temp_address[1]" at memory_interface.vhd(44) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Info (10041): Inferred latch for "temp_address[2]" at memory_interface.vhd(44) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Info (10041): Inferred latch for "temp_address[3]" at memory_interface.vhd(44) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Info (10041): Inferred latch for "temp_address[4]" at memory_interface.vhd(44) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Info (10041): Inferred latch for "temp_address[5]" at memory_interface.vhd(44) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Info (10041): Inferred latch for "temp_address[6]" at memory_interface.vhd(44) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Info (10041): Inferred latch for "temp_address[7]" at memory_interface.vhd(44) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Info (10041): Inferred latch for "temp_address[8]" at memory_interface.vhd(44) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Info (10041): Inferred latch for "temp_address[9]" at memory_interface.vhd(44) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Info (10041): Inferred latch for "temp_address[10]" at memory_interface.vhd(44) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Info (10041): Inferred latch for "temp_address[11]" at memory_interface.vhd(44) File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Info (12128): Elaborating entity "program_memory" for hierarchy "memory_interface:b2v_inst5|program_memory:memory_test" File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component" File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/program_memory/program_memory.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component" File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/program_memory/program_memory.vhd Line: 59
Info (12133): Instantiated megafunction "memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/program_memory/program_memory.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\euanp\Documents\GitHub\COMPSYS701_GRP\Euan\ReCOP\testing.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d6a4.tdf
    Info (12023): Found entity 1: altsyncram_d6a4 File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_d6a4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d6a4" for hierarchy "memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ioa3.tdf
    Info (12023): Found entity 1: altsyncram_ioa3 File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_ioa3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ioa3" for hierarchy "memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|altsyncram_ioa3:altsyncram1" File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_d6a4.tdf Line: 34
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_d6a4.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_d6a4.tdf Line: 35
Info (12133): Instantiated megafunction "memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_d6a4.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "memory_interface:b2v_inst5|program_memory:memory_test|altsyncram:altsyncram_component|altsyncram_d6a4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:b2v_inst7" File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 384
Info (12128): Elaborating entity "zRegister" for hierarchy "zRegister:b2v_inst8" File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 402
Info (12128): Elaborating entity "Max" for hierarchy "Max:b2v_inst9" File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 408
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ib84.tdf
    Info (12023): Found entity 1: altsyncram_ib84 File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_ib84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cntr_29i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cmpr_e9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.08.08:12:37 Progress: Loading sldb5081352/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb5081352/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "regfile:b2v_inst4|regs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "regfile:b2v_inst4|regs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[2]" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[1]" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[0]" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[6]" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[5]" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[7]" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[8]" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[9]" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[10]" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[11]" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[4]" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[3]" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 44
Warning (14026): LATCH primitive "ControlUnit:b2v_inst|next_state_op.Test_340" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Warning (14026): LATCH primitive "ControlUnit:b2v_inst|next_state_op.Test2_332" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Warning (14026): LATCH primitive "ControlUnit:b2v_inst|next_state_op.T2_356" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Warning (14026): LATCH primitive "ControlUnit:b2v_inst|next_state_op.T1_364" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Warning (14026): LATCH primitive "ControlUnit:b2v_inst|next_state_op.T0_372" is permanently enabled File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "regfile:b2v_inst4|regs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "regfile:b2v_inst4|regs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "regfile:b2v_inst4|altsyncram:regs_rtl_0"
Info (12133): Instantiated megafunction "regfile:b2v_inst4|altsyncram:regs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bio1.tdf
    Info (12023): Found entity 1: altsyncram_bio1 File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_bio1.tdf Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[0] has unsafe behavior File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 28
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[1] has unsafe behavior File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 28
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[2] has unsafe behavior File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 28
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[3] has unsafe behavior File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 28
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[4] has unsafe behavior File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 28
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[5] has unsafe behavior File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 28
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[6] has unsafe behavior File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 28
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[7] has unsafe behavior File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 28
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[8] has unsafe behavior File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 28
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[9] has unsafe behavior File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 28
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[10] has unsafe behavior File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 28
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[11] has unsafe behavior File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 28
Warning (13012): Latch ControlUnit:b2v_inst|pc_mux_select[1] has unsafe behavior File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:b2v_inst|state.T2 File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 42
Warning (13012): Latch ControlUnit:b2v_inst|pc_mux_select[0] has unsafe behavior File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 87
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:b2v_inst|state.T2 File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 42
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 28
Info (21057): Implemented 1640 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 1524 logic cells
    Info (21064): Implemented 90 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 4974 megabytes
    Info: Processing ended: Mon May 08 08:12:46 2023
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:15


