// Seed: 2086588482
module module_0 (
    input tri0 id_0,
    output wand id_1,
    output tri id_2,
    input supply1 id_3,
    input wor id_4,
    output wor id_5
);
  wire id_7;
  wire id_8;
  wand id_9 = 1'd0;
  wire id_10;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri id_2,
    input supply0 id_3
);
  assign id_1 = 1;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1
  );
endmodule
module module_2 (
    input  wand  id_0
    , id_7,
    input  wor   id_1,
    output tri1  id_2,
    output logic id_3,
    output tri1  id_4,
    output logic id_5
);
  wire id_8;
  initial begin
    id_5 <= 1;
    id_3 <= 1;
  end
  assign id_7 = id_0;
  module_0(
      id_1, id_7, id_4, id_0, id_7, id_4
  );
endmodule
