{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "9a2dc03b-9ede-42aa-9086-7e802e07dfd4",
   "metadata": {
    "tags": []
   },
   "source": [
    "<div class=\"alert alert-success\">\n",
    "    <b>Author</b>:\n",
    "\n",
    "      Rashik Rahman\n",
    "      17201012@uap-bd.edu\n",
    "\n",
    "</div>\n",
    "\n",
    "**[Click here to see class lecture](https://drive.google.com/file/d/1ciMvUt4szmnjfQrVe1ZitLgZ0e-6ilq_/view)**\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "7c121f73-5038-4216-83a7-e8e29faa54d2",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<iframe src=\"https://drive.google.com/file/d/1ciMvUt4szmnjfQrVe1ZitLgZ0e-6ilq_/preview\" width=\"720\" height=\"720\" allow=\"autoplay\"></iframe>\n"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "%%html\n",
    "<iframe src=\"https://drive.google.com/file/d/1ciMvUt4szmnjfQrVe1ZitLgZ0e-6ilq_/preview\" width=\"720\" height=\"720\" allow=\"autoplay\"></iframe>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "531cca5e-9b31-40e7-82d4-2e6a98f3b7ea",
   "metadata": {},
   "source": [
    "HDL is a programming language like c, java etc. But it is used to describe a circuit's structure and behaviour.\n",
    "\n",
    "![](figs/35.PNG)\n",
    "\n",
    "![](figs/36.PNG)\n",
    "\n",
    "![](figs/37.PNG)\n",
    "\n",
    "![](figs/38.PNG)\n",
    "\n",
    "![](figs/39.PNG)\n",
    "\n",
    "![](figs/40.PNG)\n",
    "\n",
    "keywords are some reserved words that cant be used anywhere else except its own purpose usage. \n",
    "\n",
    "![](figs/41.PNG)\n",
    "\n",
    "![](figs/42.PNG)\n",
    "\n",
    "net are used to connect devices.\n",
    "\n",
    "![](figs/43.PNG)\n",
    "\n",
    "wire is a part of net, let you need three nets for three connection so to declare these three connection we can write wire abc;.\n",
    "\n",
    "![](figs/44.PNG)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "20096bc5-d6f2-402c-a3aa-6f00e7ffae3c",
   "metadata": {},
   "source": [
    "\n",
    "\n",
    "![](figs/45.PNG)\n",
    "\n",
    "![](figs/46.PNG)\n",
    "\n",
    "Here 1 is msb and 8 is lsb.\n",
    "\n",
    "![](figs/47.PNG)\n",
    "\n",
    "![](figs/48.PNG)\n",
    "\n",
    "\n",
    "```\n",
    "Commands\n",
    "\n",
    "iverilog -o <output_filename>.<out or vpp> <source_file_name>.v\n",
    "vvp <output_filename>.out\n",
    "\n",
    "```\n",
    "\n",
    "![](figs/49.PNG)\n",
    "\n",
    "basic inverter. Now generate verilog file by clicking on file->make verilog. After that you'll get a verilog txt file from which you can directly make microwind design. \"Dont select line number option\"\n",
    "\n",
    "![](figs/50.PNG)\n",
    "\n",
    "![](figs/51.PNG)\n",
    "\n",
    "\n",
    "Now run microwind2.exe and open the software. Click on compile->compile verilog. \n",
    "\n",
    "![](figs/52.PNG)\n",
    "\n",
    "Then find and select that text file generated by dsch2.\n",
    "\n",
    "![](figs/53.PNG)\n",
    "\n",
    "Now click on the compile button. \n",
    "\n",
    "![](figs/54.PNG)\n",
    "\n",
    "Then simulate."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0ff51060-f027-4135-b1ee-d9be05f68a9c",
   "metadata": {},
   "source": [
    "# End of lab!"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
