[SIMULATION_DECK]
PROJECTNAME = ModelSimProject
BENCHMARK = counter
TOP_TB = counter_top_formal_verification_random_tb
SIMTIME = 0.000020
UNIT = m
VERILOG_PATH = SRC/
VERILOG_FILE1 = fpga_defines.v
VERILOG_FILE2 = counter_include_netlists.v
CONFIG_PROTOCOL = scan_chain