INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_PWB-continued/PWF_PWB-continued.srcs/sources_1/new/PortReg8x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PortReg8x8'
