`include "defines.v"

module id(  

	input wire					rst,
	input wire[`InstAddrBus]	pc_i,
	input wire[`InstBus]        inst_i,

	output wire[`RegBus]        id_pc_o,  // æ•°æ®é€šè·¯å›¾åœ¨è¿™é‡Œä¹‹åæœ‰å…³pcçš„æ¥å£å’Œä¹¦ä¸Šä¸ä¸€è‡?

	//å¤„äºæ‰§è¡Œé˜¶æ®µçš„æŒ‡ä»¤è¦å†™å…¥çš„ç›®çš„å¯„å­˜å™¨ä¿¡æ¯
	input wire					ex_wreg_i,  // æ‰§è¡Œé˜¶æ®µæ˜¯å¦è¦å†™å¯„å­˜å™?
	input wire[`RegBus]			ex_wdata_i, // å†™çš„æ•°æ® 
	input wire[`RegAddrBus]     ex_wd_i,    // å†™åˆ°å¯„å­˜å™¨å †ä¸­çš„åœ°å€
	
	//å¤„äºè®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤è¦å†™å…¥çš„ç›®çš„å¯„å­˜å™¨ä¿¡æ¯
	input wire					mem_wreg_i, // æ˜¯å¦å†?
	input wire[`RegBus]			mem_wdata_i,
	input wire[`RegAddrBus]     mem_wd_i,

	input wire[`RegBus]         reg1_data_i,
	input wire[`RegBus]         reg2_data_i,

	// å¼‚å¸¸å¤„ç†
	output wire[31:0]             excepttype_o, // åœ¨idæ¨¡å—å¾—åˆ°çš„å¼‚å¸¸ä¿¡æ?
  	// output wire[`RegBus]          current_inst_address_0,

	

	// æ•°æ®åŠ è½½æŒ‡ä»¤å¢åŠ æ¥å£
	input wire[`AluOpBus]        ex_aluop_i, // æ£?æµ‹æ˜¯å¦å¤„äºè¯‘ç é˜¶æ®µçš„æŒ‡ä»¤å­˜åœ¨è¯‘ç ç›¸å…³
	output wire[`RegBus]         inst_o,
	output wire                 stallreq,


	// åˆ†æ”¯è·³è½¬æŒ‡ä»¤å¢åŠ çš„æ¥å?
	input wire                    is_in_delayslot_i,  //è¿™æ¡åœ¨è¯‘ç çš„æ—¶å?™å‘ç°ä¸ºå»¶è¿Ÿæ§½æŒ‡ä»¤ï¼Œis_in_delayslotä¸ºtrue
	output reg                    next_inst_in_delayslot_o, // ç°åœ¨å¤„äºè¯‘ç çš„æŒ‡ä»¤æ˜¯åˆ†æ”¯è·³è½¬æŒ‡ä»¤å¹¶ä¸”æ»¡è¶³è·³è½¬æ¡ä»¶
	output reg                    branch_flag_o,
	output reg[`RegBus]           branch_target_address_o,       
	output reg[`RegBus]           link_addr_o,  // éœ?è¦ä¿å­˜çš„è¿”å›åœ°å€
	output reg                    is_in_delayslot_o,

	//é€åˆ°regfileçš„ä¿¡æ?
	output reg                  reg1_read_o, // è¡¨ç¤ºæˆ‘ä»¬è¦ä¸è¦è¯»å–å¯„å­˜å™¨ä¸­çš„å€?
	output reg                  reg2_read_o,     
	output reg[`RegAddrBus]     reg1_addr_o,
	output reg[`RegAddrBus]     reg2_addr_o, 	 

	
	//é€åˆ°æ‰§è¡Œé˜¶æ®µçš„ä¿¡æ?
	output reg[`AluOpBus]       aluop_o,
	output reg[`AluSelBus]      alusel_o,
	output reg[`RegBus]         reg1_o,  // reg1 è¯»å‡ºæ¥çš„å€?
	output reg[`RegBus]         reg2_o,
	output reg[`RegAddrBus]     wd_o,  // å†™çš„å¯„å­˜å™¨å·
	output reg                  wreg_o
);

	assign id_pc_o = pc_i;
	// assign stallreq = 0; //è¿™é‡Œæš‚æ—¶æ²¡æœ‰æš‚åœè¯·æ±‚

	wire[5:0] op = inst_i[31:26];    // oriæŒ‡ä»¤åªéœ€è¦é«˜å…­ä½å³å¯åˆ¤æ–­æŒ‡ä»¤ç±»å‹
	wire[4:0] op2 = inst_i[10:6];
	wire[5:0] op3 = inst_i[5:0];     // åŠŸèƒ½ç ?
	wire[4:0] op4 = inst_i[20:16];
	reg[`RegBus]	imm;
	reg instvalid;

	wire [`RegBus]shiftres_rt;

	// åˆ†æ”¯è·³è½¬
	wire[`RegBus] pc_plus_8;
	wire[`RegBus] pc_plus_4; 
	wire[`RegBus] imm_sll2_signedext_b;  
	wire[27:0] imm_sll2_signedext_j;  // æ³¨æ„è¿™é‡Œçš„ä½æ•?
	
	assign pc_plus_4 = pc_i +4; //
	assign imm_sll2_signedext_b = {{14{inst_i[15]}}, inst_i[15:0], 2'b00 }; //32
	assign imm_sll2_signedext_j = {inst_i[25:0], 2'b00 }; //28

	// loadç›¸å…³é—®é¢˜
	reg stallreq_for_reg1_loadrelate;
  	reg stallreq_for_reg2_loadrelate;
	wire pre_inst_is_load;


	// å¼‚å¸¸å¤„ç†ï¼ˆç¬¬å‡ ä½åˆå§‹å€¼ä¸º0ï¼?
	// ä½?8bits------- ç•™ç»™å¤–éƒ¨ä¸­æ–­
	// ç¬?8bit ------- ç³»ç»Ÿè°ƒç”¨ä¾‹å¤–
	// ç¬?9bit ------- ä¿ç•™æŒ‡ä»¤ä¾‹å¤–ï¼ˆæ— æ³•è¯‘ç ï¼‰
	// ç¬?10bit -------è‡ªé™·å¼‚å¸¸ä¾‹å¤–ï¼ˆexä¸­ï¼‰
	// ç¬?11bit -------æº¢å‡ºå¼‚å¸¸ä¾‹å¤–ï¼ˆexä¸­ï¼‰
	// ç¬?12bit--------eretæŒ‡ä»¤ï¼ˆå¼‚å¸¸è¿”å›æŒ‡ä»¤ï¼‰
	// ç¬?13bit--------breakæŒ‡ä»¤ï¼ˆæ–­ç‚¹ä¾‹å¤–ï¼‰
	// ç¬?14bit--------åœ°å€é”™ä¾‹å¤–ï¼ˆå†™æ•°æ®è®¿å­˜ä¸å¯¹é½, exä¸­ï¼‰
	// ç¬?15bit--------åœ°å€é”™ä¾‹å¤–ï¼ˆå–æŒ‡pcæˆ–è¯»æ•°æ®è®¿å­˜ä¸å¯¹é½?, exä¸­ï¼‰
	reg excepttype_is_syscall;
  	reg excepttype_is_eret;
	reg excepttype_is_break; //åŠ å…¥
	// reg excepttype_is_badaddr_read_fetch;// è‡ªå·±åŠ å…¥
	// reg excepttype_is_badaddr_write;

	// è¿™é‡ŒåŠ å…¥äº†breakæŒ‡ä»¤                                                 13
	// assign excepttype_o = {16'b0, badaddr_read_fetch, badaddr_write, 
	// 							excepttype_is_break, excepttype_is_eret,2'b0,
  	// 							instvalid, excepttype_is_syscall,8'b0};
	assign excepttype_o = {18'b0, excepttype_is_break, excepttype_is_eret,2'b0,
							instvalid, excepttype_is_syscall,8'b0};  // `InstValid-----0

	
	assign pc_plus_8 = pc_i + 8;
	assign pc_plus_4 = pc_i +4;
	assign imm_sll2_signedext = {{14{inst_i[15]}}, inst_i[15:0], 2'b00 };  
	assign stallreq = stallreq_for_reg1_loadrelate | stallreq_for_reg2_loadrelate;
	assign pre_inst_is_load = ((ex_aluop_i == `EXE_LB_OP) || 
								(ex_aluop_i == `EXE_LBU_OP)||
								(ex_aluop_i == `EXE_LH_OP) ||
								(ex_aluop_i == `EXE_LHU_OP)||
								(ex_aluop_i == `EXE_LW_OP)) ? 1'b1 : 1'b0;


	assign inst_o = inst_i;
	//id_ex_in_delayslot
	always @ (*) begin
		if(rst == `RstEnable) begin
			is_in_delayslot_o <= 0;
			// inst_o <= 0;
		end else begin
		 	 is_in_delayslot_o <= is_in_delayslot_i;
	  end
	end


	// mfc0,mtc0
	// always @ (*) begin	
	// 	if (rst == `RstEnable) begin
	// 		aluop_o <= `EXE_NOP_OP;
	// 		alusel_o <= `EXE_RES_NOP;
	// 		wd_o <= `NOPRegAddr;
	// 		wreg_o <= `WriteDisable;
	// 		instvalid <= `InstValid;
	// 		reg1_read_o <= 1'b0;
	// 		reg2_read_o <= 1'b0;
	// 		reg1_addr_o <= `NOPRegAddr;
	// 		reg2_addr_o <= `NOPRegAddr;
	// 		imm <= 32'h0;	

	// 		link_addr_o <= `ZeroWord;
	// 		branch_target_address_o <= `ZeroWord;
	// 		branch_flag_o <= `NotBranch;
	// 		next_inst_in_delayslot_o <= `NotInDelaySlot;

	// 		// å¼‚å¸¸å¤„ç†
	// 		excepttype_is_syscall <= `False_v;
	// 		excepttype_is_eret <= `False_v;	
	// 		excepttype_is_break <= `False_v;
	// 		// excepttype_is_badaddr_read_fetch <= `False_v;	
	// 		// excepttype_is_badaddr_write <= `False_v;
	//   	end else begin
	// 		if(inst_i == `EXE_ERET) begin // è¿™ä¸ªæŒ‡ä»¤åœ¨å“ªä¸ªä½ç½®æ²¡æœ‰å½±å“?
	// 			wreg_o <= `WriteDisable;		aluop_o <= `EXE_ERET_OP;
	// 			alusel_o <= `EXE_RES_NOP;   reg1_read_o <= 1'b0;	reg2_read_o <= 1'b0;
	// 			instvalid <= `InstValid; excepttype_is_eret<= `True_v;				
	// 		end else if(inst_i[31:21] == 11'b01000000000 && 
	// 									inst_i[10:0] == 11'b00000000000) begin
	// 			aluop_o <= `EXE_MFC0_OP;
	// 			alusel_o <= `EXE_RES_HILO;
	// 			wd_o <= inst_i[20:16];   // å†™åˆ°rtä¸­è?Œä¸æ˜¯rsä¸?
	// 			wreg_o <= `WriteEnable;
	// 			instvalid <= `InstValid;	   
	// 			reg1_read_o <= 1'b0;
	// 			reg2_read_o <= 1'b0;		
	// 		end else if(inst_i[31:21] == 11'b01000000100 && 
	// 									inst_i[10:0] == 11'b00000000000) begin
	// 			aluop_o <= `EXE_MTC0_OP;
	// 			alusel_o <= `EXE_RES_NOP;
	// 			wreg_o <= `WriteDisable;
	// 			instvalid <= `InstValid;	   
	// 			reg1_read_o <= 1'b1;
	// 			reg1_addr_o <= inst_i[20:16];
	// 			reg2_read_o <= 1'b0;					
	// 		end
	// 	end
	// end


 
	always @ (*) begin	
		if (rst == `RstEnable) begin
			aluop_o <= `EXE_NOP_OP;
			alusel_o <= `EXE_RES_NOP;
			wd_o <= `NOPRegAddr;
			wreg_o <= `WriteDisable;
			instvalid <= `InstValid;
			reg1_read_o <= 1'b0;
			reg2_read_o <= 1'b0;
			reg1_addr_o <= `NOPRegAddr;
			reg2_addr_o <= `NOPRegAddr;
			imm <= 32'h0;	

			link_addr_o <= `ZeroWord;
			branch_target_address_o <= `ZeroWord;
			branch_flag_o <= `NotBranch;
			next_inst_in_delayslot_o <= `NotInDelaySlot;
			// å¼‚å¸¸å¤„ç†
			excepttype_is_syscall <= `False_v;
			excepttype_is_eret <= `False_v;	
			excepttype_is_break <= `False_v;		
	  end else begin
			aluop_o <= `EXE_NOP_OP;
			alusel_o <= `EXE_RES_NOP;
			wd_o <= inst_i[15:11];  // é»˜è®¤ä½ç½®
			wreg_o <= `WriteDisable;
			instvalid <= (inst_i == `ZeroWord) ? `InstValid :`InstInvalid;	   // ç©ºæŒ‡ä»¤é»˜è®¤ä¸ºæœ‰æ•ˆæŒ‡ä»¤
			reg1_read_o <= 1'b0;
			reg2_read_o <= 1'b0;
			reg1_addr_o <= inst_i[25:21];
			reg2_addr_o <= inst_i[20:16];		
			imm <= `ZeroWord;		

			link_addr_o <= `ZeroWord;
			branch_target_address_o <= `ZeroWord;
			branch_flag_o <= `NotBranch;
			next_inst_in_delayslot_o <= `NotInDelaySlot;	
			// å¼‚å¸¸å¤„ç†
			excepttype_is_syscall <= `False_v;
			excepttype_is_eret <= `False_v;	
			excepttype_is_break <= `False_v;
			case (op)
				`EXE_LB:			begin
		  			wreg_o <= `WriteEnable;		aluop_o <= `EXE_LB_OP;
		  			alusel_o <= `EXE_RES_LOAD_STORE; reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;	  	
					wd_o <= inst_i[20:16]; instvalid <= `InstValid;	
				end
				`EXE_LBU:			begin
					wreg_o <= `WriteEnable;		aluop_o <= `EXE_LBU_OP;
					alusel_o <= `EXE_RES_LOAD_STORE; reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;	  	
					wd_o <= inst_i[20:16]; instvalid <= `InstValid;	
				end
				`EXE_LH:			begin
		  		wreg_o <= `WriteEnable;		aluop_o <= `EXE_LH_OP;
		  		alusel_o <= `EXE_RES_LOAD_STORE; reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;	  	
					wd_o <= inst_i[20:16]; instvalid <= `InstValid;	
				end
				`EXE_LHU:			begin
		  		wreg_o <= `WriteEnable;		aluop_o <= `EXE_LHU_OP;
		  		alusel_o <= `EXE_RES_LOAD_STORE; reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;	  	
					wd_o <= inst_i[20:16]; instvalid <= `InstValid;	
				end
				`EXE_LW:			begin
					wreg_o <= `WriteEnable;		aluop_o <= `EXE_LW_OP;
					alusel_o <= `EXE_RES_LOAD_STORE; reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;	  	
					wd_o <= inst_i[20:16]; instvalid <= `InstValid;	
					// excepttype_is_badaddr_read_fetch <= () || (pc_i[1:0] != 2'b00)
				end
				`EXE_SB:			begin
		  		wreg_o <= `WriteDisable;		aluop_o <= `EXE_SB_OP;
		  		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1; instvalid <= `InstValid;	
		  		alusel_o <= `EXE_RES_LOAD_STORE; 
				end
				`EXE_SH:			begin
		  		wreg_o <= `WriteDisable;		aluop_o <= `EXE_SH_OP;
		  		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1; instvalid <= `InstValid;	
		  		alusel_o <= `EXE_RES_LOAD_STORE; 
				end
				`EXE_SW:			begin
		  		wreg_o <= `WriteDisable;		aluop_o <= `EXE_SW_OP;
		  		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1; instvalid <= `InstValid;	
		  		alusel_o <= `EXE_RES_LOAD_STORE; 
				end
				


				`EXE_SPECIAL_INST:		begin
					case (op2)
						5'b00000:			begin
							case (op3)
								`EXE_OR:	begin
									wreg_o <= `WriteEnable;		aluop_o <= `EXE_OR_OP;
									alusel_o <= `EXE_RES_LOGIC; 	reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
									instvalid <= `InstValid;	
									end  
								`EXE_AND:	begin
									wreg_o <= `WriteEnable;		aluop_o <= `EXE_AND_OP;
									alusel_o <= `EXE_RES_LOGIC;	  reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;	
									instvalid <= `InstValid;	
									end  	
								`EXE_XOR:	begin
									wreg_o <= `WriteEnable;		aluop_o <= `EXE_XOR_OP;
									alusel_o <= `EXE_RES_LOGIC;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;	
									instvalid <= `InstValid;	
									end  				
								`EXE_NOR:	begin
									wreg_o <= `WriteEnable;		aluop_o <= `EXE_NOR_OP;
									alusel_o <= `EXE_RES_LOGIC;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;	
									instvalid <= `InstValid;	
									end 
								`EXE_SLLV: begin
									wreg_o <= `WriteEnable;		aluop_o <= `EXE_SLL_OP;
								alusel_o <= `EXE_RES_SHIFT;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
								instvalid <= `InstValid;	
								end 
								`EXE_SRLV: begin
									wreg_o <= `WriteEnable;		aluop_o <= `EXE_SRL_OP;
								alusel_o <= `EXE_RES_SHIFT;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
								instvalid <= `InstValid;	
								end 					
								`EXE_SRAV: begin
									wreg_o <= `WriteEnable;		aluop_o <= `EXE_SRA_OP;
								alusel_o <= `EXE_RES_SHIFT;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
								instvalid <= `InstValid;			
								end			
								// `EXE_SYNC: begin
								// 	wreg_o <= `WriteDisable;		aluop_o <= `EXE_NOP_OP;
								// alusel_o <= `EXE_RES_NOP;		reg1_read_o <= 1'b0;	reg2_read_o <= 1'b1;
								// instvalid <= `InstValid;	
								// end

								//HILOæ“ä½œ
								`EXE_MFHI:	begin
									wreg_o <= `WriteEnable;		aluop_o <= `EXE_MFHI_OP;
									alusel_o <= `EXE_RES_HILO; 	reg1_read_o <= 1'b0;	reg2_read_o <= 1'b0;
									instvalid <= `InstValid;	
								end 
								`EXE_MFLO:	begin
									wreg_o <= `WriteEnable;		aluop_o <= `EXE_MFLO_OP;
									alusel_o <= `EXE_RES_HILO; 	reg1_read_o <= 1'b0;	reg2_read_o <= 1'b0;
									instvalid <= `InstValid;	
								end 
								`EXE_MTHI:	begin
									wreg_o <= `WriteDisable;  // å…¶å®ä¸Šé¢é»˜è®¤æ˜¯ä¸å†™çš„	
									aluop_o <= `EXE_MTHI_OP; 
									alusel_o <= `EXE_RES_HILO; 	reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;
									instvalid <= `InstValid;	
								end 
								`EXE_MTLO:	begin
									wreg_o <= `WriteDisable;		
									aluop_o <= `EXE_MTLO_OP;
									alusel_o <= `EXE_RES_HILO; 	reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;
									instvalid <= `InstValid;	
								end 

								`EXE_MOVN:	begin
									wreg_o <=  shiftres_rt ? `WriteEnable : `WriteDisable;		
									aluop_o <= `EXE_MOVN_OP;
									alusel_o <= `EXE_RES_HILO; 	reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
									instvalid <= `InstValid;	
								end
								`EXE_MOVZ:	begin
									wreg_o <=  !shiftres_rt ? `WriteEnable : `WriteDisable;			
									aluop_o <= `EXE_MOVZ_OP;
									alusel_o <= `EXE_RES_HILO; 	reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
									instvalid <= `InstValid;	
								end


								// ç®—æœ¯è¿ç®—æŒ‡ä»¤ åŠ å‡ä¹˜é™¤slt
								// add,addu,sub,subu
								`EXE_ADD: begin
									wreg_o <= `WriteEnable;		aluop_o <= `EXE_ADD_OP;
									alusel_o <= `EXE_RES_ARITHMETIC;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
									instvalid <= `InstValid;	
								end 
								`EXE_ADDU: begin
									wreg_o <= `WriteEnable;		aluop_o <= `EXE_ADDU_OP;
									alusel_o <= `EXE_RES_ARITHMETIC;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
									instvalid <= `InstValid;	
								end 
								`EXE_SUB: begin
									wreg_o <= `WriteEnable;		aluop_o <= `EXE_SUB_OP;
									alusel_o <= `EXE_RES_ARITHMETIC;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
									instvalid <= `InstValid;	
								end 
								`EXE_SUBU: begin
									wreg_o <= `WriteEnable;		aluop_o <= `EXE_SUBU_OP;
									alusel_o <= `EXE_RES_ARITHMETIC;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
									instvalid <= `InstValid;	
								end 

								//slt,sltu
								`EXE_SLT: begin
									wreg_o <= `WriteEnable;		aluop_o <= `EXE_SLT_OP;
									alusel_o <= `EXE_RES_ARITHMETIC;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
									instvalid <= `InstValid;	
								end 
								`EXE_SLTU: begin
									wreg_o <= `WriteEnable;		aluop_o <= `EXE_SLTU_OP;
									alusel_o <= `EXE_RES_ARITHMETIC;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
									instvalid <= `InstValid;	
								end 

								//mult,multu
								`EXE_MULT: begin
									wreg_o <= `WriteDisable;		aluop_o <= `EXE_MULT_OP;
									alusel_o <= `EXE_RES_MUL;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
									instvalid <= `InstValid;	
								end
								`EXE_MULTU: begin
									wreg_o <= `WriteDisable;		aluop_o <= `EXE_MULTU_OP;
									alusel_o <= `EXE_RES_MUL;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
									instvalid <= `InstValid;	
								end

								//div,divu
								`EXE_DIV: begin  // è¿™é‡Œå¹¶æ²¡æœ‰è®¾ç½®alusle_o,ä¸ºé»˜è®¤çš„
									wreg_o <= `WriteDisable;  // ç”±äºdivæŒ‡ä»¤çš„ç»“æœæ˜¯å†™åˆ°Hiloå¯„å­˜å™?	
									aluop_o <= `EXE_DIV_OP;
		  							reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1; instvalid <= `InstValid;	
								end
								`EXE_DIVU: begin
									wreg_o <= `WriteDisable;		aluop_o <= `EXE_DIVU_OP;
		  							reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1; instvalid <= `InstValid;
								end

								
								//jr, jalr
								`EXE_JR: begin
									wreg_o <= `WriteDisable;		aluop_o <= `EXE_JR_OP;
									alusel_o <= `EXE_RES_JUMP_BRANCH;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;
									instvalid <= `InstValid;
									link_addr_o <= `ZeroWord;
									branch_target_address_o <= reg1_o;  // è·³è½¬åœ°å€å°±æ˜¯rså¯¹åº”å¯„å­˜å™¨ä¸­çš„å??
									branch_flag_o <= `Branch;
									next_inst_in_delayslot_o <= `InDelaySlot; // è¿™ä¸€æ¡æŒ‡ä»¤æ˜¯è·³è½¬æŒ‡ä»¤ï¼Œé‚£ä¹ˆä¸‹ä¸?æ¡æŒ‡ä»¤å°±æ˜¯å»¶è¿Ÿæ§½æŒ‡ä»¤
								end
								`EXE_JALR: begin
									wreg_o <= `WriteEnable;		aluop_o <= `EXE_JALR_OP;
									alusel_o <= `EXE_RES_JUMP_BRANCH;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;
									instvalid <= `InstValid;
									// wd_o <= 5'b11111;  
									wd_o <= inst_i[15:11];
									link_addr_o <= pc_i+8;
									branch_target_address_o <= reg1_o;  // è·³è½¬åœ°å€å°±æ˜¯rså¯¹åº”å¯„å­˜å™¨ä¸­çš„å??
									branch_flag_o <= `Branch;
									next_inst_in_delayslot_o <= `InDelaySlot; // è¿™ä¸€æ¡æŒ‡ä»¤æ˜¯è·³è½¬æŒ‡ä»¤ï¼Œé‚£ä¹ˆä¸‹ä¸?æ¡æŒ‡ä»¤å°±æ˜¯å»¶è¿Ÿæ§½æŒ‡ä»¤
								end

								// syscall,break
								`EXE_SYSCALL: begin
									wreg_o <= `WriteDisable;		aluop_o <= `EXE_SYSCALL_OP;
									alusel_o <= `EXE_RES_NOP;   reg1_read_o <= 1'b0;	reg2_read_o <= 1'b0;
									instvalid <= `InstValid; excepttype_is_syscall<= `True_v;
								end	
								`EXE_BREAK: begin
									wreg_o <= `WriteDisable;		aluop_o <= `EXE_BREAK_OP;
									alusel_o <= `EXE_RES_NOP;   reg1_read_o <= 1'b0;	reg2_read_o <= 1'b0;
									instvalid <= `InstValid; excepttype_is_break<= `True_v;
								end	
								default:	begin
								end
							endcase
						end
						default: begin
						end
					endcase	
				end	


				
				// è¿™é‡Œçš„æŒ‡ä»¤éƒ½éœ?è¦ç«‹å³æ•°æ‰©å±•, æ”¹å˜resx_read_o, wd_oçš„å??,
				`EXE_ORI:			begin                        //ORIæŒ‡ä»¤
					wreg_o <= `WriteEnable;		aluop_o <= `EXE_OR_OP;
					alusel_o <= `EXE_RES_LOGIC; reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;	  	
					imm <= {16'h0, inst_i[15:0]};		wd_o <= inst_i[20:16];
					instvalid <= `InstValid;	
				end
				`EXE_ANDI:			begin
					wreg_o <= `WriteEnable;		aluop_o <= `EXE_AND_OP;
					alusel_o <= `EXE_RES_LOGIC;	reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;	  	
						imm <= {16'h0, inst_i[15:0]};		wd_o <= inst_i[20:16];		  	
						instvalid <= `InstValid;	
					end	 	
				`EXE_XORI:			begin
					wreg_o <= `WriteEnable;		aluop_o <= `EXE_XOR_OP;
					alusel_o <= `EXE_RES_LOGIC;	reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;	  	
						imm <= {16'h0, inst_i[15:0]};		wd_o <= inst_i[20:16];		  	
						instvalid <= `InstValid;	
					end	 		
				`EXE_LUI:			begin  
					// æ³¨æ„ï¼Œè¿™é‡ŒæŠŠè¿™ä¸ªæŒ‡ä»¤è½¬æ¢ä¸ºäº†oriæŒ‡ä»¤ï¼Œæ‰€ä»¥wd_oæƒ³å…¶ä»–æŒ‡ä»¤ä¸€æ ·å¯¹åº”æ›´æ¢ï¼Œåˆå› ä¸ºrsåˆšå¥½æ˜?
					// $0,å¯¹åº”ä»–çš„å€¼reg1_addr_oï¼Œæ‰€ä»¥ä¸éœ?è¦åœ¨åšå…¶ä»–ä¿®æ”?
					wreg_o <= `WriteEnable;		aluop_o <= `EXE_OR_OP;
					alusel_o <= `EXE_RES_LOGIC; reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;	  	
					imm <= {inst_i[15:0], 16'h0};		wd_o <= inst_i[20:16];		  	
					instvalid <= `InstValid;	
					end		
				// `EXE_PREF:			begin
				// wreg_o <= `WriteDisable;		aluop_o <= `EXE_NOP_OP;
				// alusel_o <= `EXE_RES_NOP; reg1_read_o <= 1'b0;	reg2_read_o <= 1'b0;	  	  	
				// 	instvalid <= `InstValid;	
				// end	
                
				// addi,addiu
				`EXE_ADDI: begin
					wreg_o <= `WriteEnable;		aluop_o <= `EXE_ADDI_OP;
					imm <= {{16{inst_i[15]}}, inst_i[15:0]};		wd_o <= inst_i[20:16];
					alusel_o <= `EXE_RES_ARITHMETIC;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;
					instvalid <= `InstValid;	
				end 
				`EXE_ADDIU: begin
					wreg_o <= `WriteEnable;		aluop_o <= `EXE_ADDIU_OP;
					imm <= {{16{inst_i[15]}}, inst_i[15:0]};		wd_o <= inst_i[20:16];
					alusel_o <= `EXE_RES_ARITHMETIC;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;
					instvalid <= `InstValid;	
				end		
				`EXE_SLTI: begin
					wreg_o <= `WriteEnable;		aluop_o <= `EXE_SLT_OP;  // æ³¨æ„è¿™ä¸ªåœ°æ–¹çš„aluop_o
					imm <= {{16{inst_i[15]}}, inst_i[15:0]};		wd_o <= inst_i[20:16];
					alusel_o <= `EXE_RES_ARITHMETIC;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;
					instvalid <= `InstValid;	
				end 
				`EXE_SLTIU: begin
					wreg_o <= `WriteEnable;		aluop_o <= `EXE_SLTU_OP;
					imm <= {{16{inst_i[15]}}, inst_i[15:0]};		wd_o <= inst_i[20:16];
					alusel_o <= `EXE_RES_ARITHMETIC;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;
					instvalid <= `InstValid;	
				end	
				
				// j,jal
				`EXE_J: begin
					wreg_o <= `WriteDisable;		aluop_o <= `EXE_J_OP;
					alusel_o <= `EXE_RES_JUMP_BRANCH;		reg1_read_o <= 1'b0;	reg2_read_o <= 1'b0;
					instvalid <= `InstValid;
					link_addr_o <= `ZeroWord;
					branch_target_address_o <= {pc_plus_4[31:28], imm_sll2_signedext_j};  
					branch_flag_o <= `Branch;
					next_inst_in_delayslot_o <= `InDelaySlot; // è¿™ä¸€æ¡æŒ‡ä»¤æ˜¯è·³è½¬æŒ‡ä»¤ï¼Œé‚£ä¹ˆä¸‹ä¸?æ¡æŒ‡ä»¤å°±æ˜¯å»¶è¿Ÿæ§½æŒ‡ä»¤
				end
				`EXE_JAL: begin
					wreg_o <= `WriteEnable;		aluop_o <= `EXE_JAL_OP;
					alusel_o <= `EXE_RES_JUMP_BRANCH;		reg1_read_o <= 1'b0;	reg2_read_o <= 1'b0;
					instvalid <= `InstValid;   // reg1_read_o <= 1'b1;
					wd_o <= 5'b11111;  // å†™å…¥31å·é?šç”¨å¯„å­˜å™?
					link_addr_o <= pc_i+8;
					// branch_target_address_o <= {pc_i[3:0], imm_sll2_signedext_j}; 
					branch_target_address_o <= {pc_plus_4[31:28], imm_sll2_signedext_j}; 
					 
					branch_flag_o <= `Branch;
					next_inst_in_delayslot_o <= `InDelaySlot; // è¿™ä¸€æ¡æŒ‡ä»¤æ˜¯è·³è½¬æŒ‡ä»¤ï¼Œé‚£ä¹ˆä¸‹ä¸?æ¡æŒ‡ä»¤å°±æ˜¯å»¶è¿Ÿæ§½æŒ‡ä»¤
				end	
				//beq,bgtz, bgtz, blez, è¿™æ˜¯æœ‰æ¡ä»¶è·³è½?
				// `EXE_BEQ: begin
				// 	wreg_o <= `WriteDisable;		aluop_o <= `EXE_BEQ_OP;
				// 	alusel_o <= `EXE_RES_JUMP_BRANCH;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
				// 	instvalid <= `InstValid;
				// 	branch_target_address_o <= pc_i + imm_sll2_signedext_b;  
				// 	branch_flag_o <= `Branch;
				// 	next_inst_in_delayslot_o <= `InDelaySlot; // è¿™ä¸€æ¡æŒ‡ä»¤æ˜¯è·³è½¬æŒ‡ä»¤ï¼Œé‚£ä¹ˆä¸‹ä¸?æ¡æŒ‡ä»¤å°±æ˜¯å»¶è¿Ÿæ§½æŒ‡ä»¤
				// end
				// `EXE_BGTZ: begin
				// 	wreg_o <= `WriteDisable;		aluop_o <= `EXE_BGTZ_OP;
				// 	alusel_o <= `EXE_RES_JUMP_BRANCH;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;
				// 	instvalid <= `InstValid;
				// 	branch_target_address_o <= pc_i + imm_sll2_signedext_b;  
				// 	branch_flag_o <= `Branch;
				// 	next_inst_in_delayslot_o <= `InDelaySlot; // è¿™ä¸€æ¡æŒ‡ä»¤æ˜¯è·³è½¬æŒ‡ä»¤ï¼Œé‚£ä¹ˆä¸‹ä¸?æ¡æŒ‡ä»¤å°±æ˜¯å»¶è¿Ÿæ§½æŒ‡ä»¤
				// end
				// `EXE_BLEZ: begin
				// 	wreg_o <= `WriteDisable;		aluop_o <= `EXE_BLEZ_OP;
				// 	alusel_o <= `EXE_RES_JUMP_BRANCH;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;
				// 	instvalid <= `InstValid;
				// 	branch_target_address_o <= pc_i + imm_sll2_signedext_b;  
				// 	branch_flag_o <= `Branch;
				// 	next_inst_in_delayslot_o <= `InDelaySlot; // è¿™ä¸€æ¡æŒ‡ä»¤æ˜¯è·³è½¬æŒ‡ä»¤ï¼Œé‚£ä¹ˆä¸‹ä¸?æ¡æŒ‡ä»¤å°±æ˜¯å»¶è¿Ÿæ§½æŒ‡ä»¤
				// end
				// `EXE_BNE: begin
				// 	wreg_o <= `WriteDisable;		aluop_o <= `EXE_BLEZ_OP;
				// 	alusel_o <= `EXE_RES_JUMP_BRANCH;		reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
				// 	instvalid <= `InstValid;
				// 	branch_target_address_o <= pc_i + imm_sll2_signedext_b;  
				// 	branch_flag_o <= `Branch;
				// 	next_inst_in_delayslot_o <= `InDelaySlot; // è¿™ä¸€æ¡æŒ‡ä»¤æ˜¯è·³è½¬æŒ‡ä»¤ï¼Œé‚£ä¹ˆä¸‹ä¸?æ¡æŒ‡ä»¤å°±æ˜¯å»¶è¿Ÿæ§½æŒ‡ä»¤
				// end

				`EXE_BEQ:			begin
					wreg_o <= `WriteDisable;		aluop_o <= `EXE_BEQ_OP;
					alusel_o <= `EXE_RES_JUMP_BRANCH; reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
					instvalid <= `InstValid;	
					next_inst_in_delayslot_o <= `InDelaySlot;
					if(reg1_o == reg2_o) begin
						branch_target_address_o <= pc_plus_4+ imm_sll2_signedext_b;
						branch_flag_o <= `Branch;
						// next_inst_in_delayslot_o <= `InDelaySlot;		  	
					end
				end
				`EXE_BGTZ:			begin
					wreg_o <= `WriteDisable;		aluop_o <= `EXE_BGTZ_OP;
					alusel_o <= `EXE_RES_JUMP_BRANCH; reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;
					instvalid <= `InstValid;	
					next_inst_in_delayslot_o <= `InDelaySlot;		  	
					if((reg1_o[31] == 1'b0) && (reg1_o != `ZeroWord)) begin
						branch_target_address_o <= pc_plus_4+ imm_sll2_signedext_b;
						branch_flag_o <= `Branch;
						// next_inst_in_delayslot_o <= `InDelaySlot;		  	
					end
				end
				`EXE_BLEZ:			begin
					wreg_o <= `WriteDisable;		aluop_o <= `EXE_BLEZ_OP;
					alusel_o <= `EXE_RES_JUMP_BRANCH; reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;
					instvalid <= `InstValid;	
					next_inst_in_delayslot_o <= `InDelaySlot;		  	
					if((reg1_o[31] == 1'b1) || (reg1_o == `ZeroWord)) begin
						branch_target_address_o <= pc_plus_4+ imm_sll2_signedext_b;
						branch_flag_o <= `Branch;
						// next_inst_in_delayslot_o <= `InDelaySlot;		  	
					end
				end
				`EXE_BNE:			begin
					wreg_o <= `WriteDisable;		aluop_o <= `EXE_BLEZ_OP;
					alusel_o <= `EXE_RES_JUMP_BRANCH; reg1_read_o <= 1'b1;	reg2_read_o <= 1'b1;
					instvalid <= `InstValid;	
					next_inst_in_delayslot_o <= `InDelaySlot;		  	
					if(reg1_o != reg2_o) begin
						branch_target_address_o <= pc_plus_4+ imm_sll2_signedext_b;
						branch_flag_o <= `Branch;
						// next_inst_in_delayslot_o <= `InDelaySlot;		  	
					end
				end

				`EXE_REGIMM_INST:		begin
					case (op4)
						`EXE_BGEZ:	begin
							wreg_o <= `WriteDisable;		aluop_o <= `EXE_BGEZ_OP;
							alusel_o <= `EXE_RES_JUMP_BRANCH; reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;
							instvalid <= `InstValid;
							next_inst_in_delayslot_o <= `InDelaySlot;		  	
							if(reg1_o[31] == 1'b0) begin
								branch_target_address_o <= pc_plus_4 + imm_sll2_signedext_b;
								branch_flag_o <= `Branch;
								// next_inst_in_delayslot_o <= `InDelaySlot;		  	
							end
						end
						`EXE_BGEZAL:		begin
							wreg_o <= `WriteEnable;		aluop_o <= `EXE_BGEZAL_OP;
							alusel_o <= `EXE_RES_JUMP_BRANCH; reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;
							link_addr_o <= pc_plus_8; 
							wd_o <= 5'b11111;  	instvalid <= `InstValid;
							next_inst_in_delayslot_o <= `InDelaySlot;
							if(reg1_o[31] == 1'b0) begin
								branch_target_address_o <= pc_plus_4 + imm_sll2_signedext_b;
								branch_flag_o <= `Branch;
								// next_inst_in_delayslot_o <= `InDelaySlot;
							end
						end
						`EXE_BLTZ:		begin
							wreg_o <= `WriteDisable;		aluop_o <= `EXE_BGEZAL_OP;
							alusel_o <= `EXE_RES_JUMP_BRANCH; reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;
							instvalid <= `InstValid;	
							next_inst_in_delayslot_o <= `InDelaySlot;		  	
							if(reg1_o[31] == 1'b1) begin
								branch_target_address_o <= pc_plus_4 + imm_sll2_signedext_b;
								branch_flag_o <= `Branch;
								// next_inst_in_delayslot_o <= `InDelaySlot;		  	
							end
						end
						`EXE_BLTZAL:		begin
							wreg_o <= `WriteEnable;		aluop_o <= `EXE_BGEZAL_OP;
							alusel_o <= `EXE_RES_JUMP_BRANCH; reg1_read_o <= 1'b1;	reg2_read_o <= 1'b0;
							link_addr_o <= pc_plus_8;	
							wd_o <= 5'b11111; instvalid <= `InstValid;
							next_inst_in_delayslot_o <= `InDelaySlot;
							if(reg1_o[31] == 1'b1) begin  // å°äº0
								branch_target_address_o <= pc_plus_4 + imm_sll2_signedext_b;
								branch_flag_o <= `Branch;
								// next_inst_in_delayslot_o <= `InDelaySlot;
							end
						end
						default:	begin
						end
					endcase
				end	
				default:			begin
				end
		  	endcase		  //case op
		  
			if (inst_i[31:21] == 11'b00000000000) begin  // å¯¹äºsll,sra,srlæŒ‡ä»¤æ¥è¯´
				if (op3 == `EXE_SLL) begin
					wreg_o <= `WriteEnable;		aluop_o <= `EXE_SLL_OP;
					alusel_o <= `EXE_RES_SHIFT; reg1_read_o <= 1'b0;	reg2_read_o <= 1'b1;	  	
						imm[4:0] <= inst_i[10:6];		wd_o <= inst_i[15:11];
						instvalid <= `InstValid;	
				end else if ( op3 == `EXE_SRL ) begin
				wreg_o <= `WriteEnable;		aluop_o <= `EXE_SRL_OP;
				alusel_o <= `EXE_RES_SHIFT; reg1_read_o <= 1'b0;	reg2_read_o <= 1'b1;	  	
					imm[4:0] <= inst_i[10:6];		wd_o <= inst_i[15:11];
					instvalid <= `InstValid;	
				end else if ( op3 == `EXE_SRA ) begin
				wreg_o <= `WriteEnable;		aluop_o <= `EXE_SRA_OP;
				alusel_o <= `EXE_RES_SHIFT; reg1_read_o <= 1'b0;	reg2_read_o <= 1'b1;	  	
					imm[4:0] <= inst_i[10:6];		wd_o <= inst_i[15:11];
					instvalid <= `InstValid;	
				end
			end

			// è¦æŠŠmtc0å’Œmfc0æŒ‡ä»¤ç§»è¿›æ¥ï¼Œå¦åˆ™ä¼šåˆ¤æ–­è¿™ä¸¤ä¸ªæŒ‡ä»¤ä¸ºæ— æ•ˆæŒ‡ä»¤ï¼Œå¯¼è‡´å¼‚å¸¸å‘ç”Ÿã€?
		// 	if(inst_i == `EXE_ERET) begin // è¿™ä¸ªæŒ‡ä»¤åœ¨å“ªä¸ªä½ç½®æ²¡æœ‰å½±å“?
		// 		wreg_o <= `WriteDisable;		aluop_o <= `EXE_ERET_OP;
		// 		alusel_o <= `EXE_RES_NOP;   reg1_read_o <= 1'b0;	reg2_read_o <= 1'b0;
		// 		instvalid <= `InstValid; excepttype_is_eret<= `True_v;				
		// 	end else if(inst_i[31:21] == 11'b01000000000 && 
		// 								inst_i[10:0] == 11'b00000000000) begin
		// 		aluop_o <= `EXE_MFC0_OP;
		// 		alusel_o <= `EXE_RES_HILO;
		// 		wd_o <= inst_i[20:16];   // å†™åˆ°rtä¸­è?Œä¸æ˜¯rsä¸?
		// 		wreg_o <= `WriteEnable;
		// 		instvalid <= `InstValid;	   
		// 		reg1_read_o <= 1'b0;
		// 		reg2_read_o <= 1'b0;		
		// 	end else if(inst_i[31:21] == 11'b01000000100 && 
		// 								inst_i[10:0] == 11'b00000000000) begin
		// 		aluop_o <= `EXE_MTC0_OP;
		// 		alusel_o <= `EXE_RES_NOP;
		// 		wreg_o <= `WriteDisable;
		// 		instvalid <= `InstValid;	   
		// 		reg1_read_o <= 1'b1;
		// 		reg1_addr_o <= inst_i[20:16];
		// 		reg2_read_o <= 1'b0;					
		// 	end
		// end       //if

		if(inst_i == `EXE_ERET) begin
				wreg_o <= `WriteDisable;		aluop_o <= `EXE_ERET_OP;
		  	alusel_o <= `EXE_RES_NOP;   reg1_read_o <= 1'b0;	reg2_read_o <= 1'b0;
		  	instvalid <= `InstValid; excepttype_is_eret<= `True_v;				
			end else if(inst_i[31:21] == 11'b01000000000 && 
										inst_i[10:0] == 11'b00000000000) begin
				aluop_o <= `EXE_MFC0_OP;
				alusel_o <= `EXE_RES_HILO;
				wd_o <= inst_i[20:16];
				wreg_o <= `WriteEnable;
				instvalid <= `InstValid;	   
				reg1_read_o <= 1'b0;
				reg2_read_o <= 1'b0;		
			end else if(inst_i[31:21] == 11'b01000000100 && 
										inst_i[10:0] == 11'b00000000000) begin
				aluop_o <= `EXE_MTC0_OP;
				alusel_o <= `EXE_RES_NOP;
				wreg_o <= `WriteDisable;
				instvalid <= `InstValid;	   
				reg1_read_o <= 1'b1;
				reg1_addr_o <= inst_i[20:16];
				reg2_read_o <= 1'b0;					
			end
		  
		end       //if
	end         //always
	



	always @ (*) begin
		stallreq_for_reg1_loadrelate <= `NoStop;
		if(rst == `RstEnable) begin
			reg1_o <= `ZeroWord;
		end else if (pre_inst_is_load == 1'b1 && ex_wd_i == reg1_addr_o 
								&& reg1_read_o == 1'b1) begin
			stallreq_for_reg1_loadrelate <= 1;
			
		// æ•°æ®å‰æ¨ï¼ˆå›å†™çš„é‚£ä¸ªå‰æ¨åœ¨regfile.vä¸­è§£å†³äº†â€”â?”å…ˆè¯»åå†™ï¼‰
		end else if((reg1_read_o == 1'b1) && (ex_wreg_i == 1'b1) 
								&& (ex_wd_i == reg1_addr_o)) begin
			reg1_o <= ex_wdata_i; 
		end else if((reg1_read_o == 1'b1) && (mem_wreg_i == 1'b1) 
								&& (mem_wd_i == reg1_addr_o)) begin
			reg1_o <= mem_wdata_i;
		
		end else if(reg1_read_o == 1'b1) begin
			reg1_o <= reg1_data_i;
		end else if(reg1_read_o == 1'b0) begin
			reg1_o <= imm;
		end else begin
			reg1_o <= `ZeroWord;
		end
		
	end
	
	
	always @ (*) begin
		stallreq_for_reg2_loadrelate <= `NoStop;
		if(rst == `RstEnable) begin
			reg2_o <= `ZeroWord;
		end else if (pre_inst_is_load == 1'b1 && ex_wd_i == reg2_addr_o 
								&& reg2_read_o == 1'b1) begin  //è¿™é‡Œé€šè¿‡æ˜¯å¦è¯»ç¡®å®šloadç›¸å…³ï¼Œé‚£å‰é¢è¯‘ç çš„æ—¶å€™ä¸éœ?è¦è¯»çš„æ—¶å€™å°±ä¸è¦è¯?
			stallreq_for_reg2_loadrelate <= 1;
		end else if((reg2_read_o == 1'b1) && (ex_wreg_i == 1'b1)  // æ•°æ®å‰æ¨
								&& (ex_wd_i == reg2_addr_o)) begin
			reg2_o <= ex_wdata_i; 
		end else if((reg2_read_o == 1'b1) && (mem_wreg_i == 1'b1) 
								&& (mem_wd_i == reg2_addr_o)) begin
			reg2_o <= mem_wdata_i;

		end else if(reg2_read_o == 1'b1) begin
			reg2_o <= reg2_data_i;
		end else if(reg2_read_o == 1'b0) begin
			reg2_o <= imm;
		end else begin
			reg2_o <= `ZeroWord;
		end
	end

	assign shiftres_rt = reg2_o;

endmodule