{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667933053132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667933053144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 13:44:12 2022 " "Processing started: Tue Nov 08 13:44:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667933053144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933053144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933053144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667933053664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667933053664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667933061979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933061979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_test.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_test " "Found entity 1: skeleton_test" {  } { { "skeleton_test.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/skeleton_test.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667933061979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933061979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 2 2 " "Found 2 design units, including 2 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/dffe.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667933061983 ""} { "Info" "ISGN_ENTITY_NAME" "2 dffe_imem " "Found entity 2: dffe_imem" {  } { { "dffe.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/dffe.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667933061983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933061983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(47) " "Verilog HDL warning at regfile.v(47): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667933061983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(48) " "Verilog HDL warning at regfile.v(48): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667933061983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667933061983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933061983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitCheck " "Found entity 1: bitCheck" {  } { { "bitCheck.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/bitCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667933061987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933061987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667933061987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933061987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv.v 2 2 " "Found 2 design units, including 2 entities, in source file freqdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_2 " "Found entity 1: clk_div_2" {  } { { "freqdiv.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/freqdiv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667933061987 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_div_4 " "Found entity 2: clk_div_4" {  } { { "freqdiv.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/freqdiv.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667933061987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933061987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(189) " "Verilog HDL warning at processor.v(189): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667933061991 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(191) " "Verilog HDL warning at processor.v(191): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667933061991 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(193) " "Verilog HDL warning at processor.v(193): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 193 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667933061991 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(197) " "Verilog HDL warning at processor.v(197): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667933061991 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(199) " "Verilog HDL warning at processor.v(199): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 199 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667933061991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667933061991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933061991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operchecker.v 1 1 " "Found 1 design units, including 1 entities, in source file operchecker.v" { { "Info" "ISGN_ENTITY_NAME" "1 operchecker " "Found entity 1: operchecker" {  } { { "operchecker.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/operchecker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667933061991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933061991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667933061995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933061995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667933061995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933061995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton_test " "Elaborating entity \"skeleton_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667933062039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_4 clk_div_4:clock_div_4 " "Elaborating entity \"clk_div_4\" for hierarchy \"clk_div_4:clock_div_4\"" {  } { { "skeleton_test.v" "clock_div_4" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/skeleton_test.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933062051 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 freqdiv.v(32) " "Verilog HDL assignment warning at freqdiv.v(32): truncated value with size 3 to match size of target (2)" {  } { { "freqdiv.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/freqdiv.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667933062055 "|skeleton_test|clk_div_4:clock_div_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 freqdiv.v(46) " "Verilog HDL assignment warning at freqdiv.v(46): truncated value with size 32 to match size of target (2)" {  } { { "freqdiv.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/freqdiv.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667933062055 "|skeleton_test|clk_div_4:clock_div_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton_test.v" "my_imem" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/skeleton_test.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933062059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933062091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933062095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../reference/out/mif_outputs/basic_test.mif " "Parameter \"init_file\" = \"../reference/out/mif_outputs/basic_test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062095 ""}  } { { "imem.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667933062095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgc1 " "Found entity 1: altsyncram_dgc1" {  } { { "db/altsyncram_dgc1.tdf" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/db/altsyncram_dgc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667933062139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933062139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dgc1 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_dgc1:auto_generated " "Elaborating entity \"altsyncram_dgc1\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_dgc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933062139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton_test.v" "my_dmem" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/skeleton_test.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933062151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933062159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933062159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667933062159 ""}  } { { "dmem.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667933062159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9g1 " "Found entity 1: altsyncram_l9g1" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/db/altsyncram_l9g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667933062203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933062203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9g1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated " "Elaborating entity \"altsyncram_l9g1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933062207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton_test.v" "my_regfile" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/skeleton_test.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933062207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitCheck regfile:my_regfile\|bitCheck:bcw " "Elaborating entity \"bitCheck\" for hierarchy \"regfile:my_regfile\|bitCheck:bcw\"" {  } { { "regfile.v" "bcw" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933062211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref regfile:my_regfile\|dffe_ref:dffe0 " "Elaborating entity \"dffe_ref\" for hierarchy \"regfile:my_regfile\|dffe_ref:dffe0\"" {  } { { "regfile.v" "dffe0" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933062211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton_test.v" "my_processor" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/skeleton_test.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933062219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:getNPC " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:getNPC\"" {  } { { "processor.v" "getNPC" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933062223 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(25) " "Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/alu.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1667933062223 "|skeleton_test|processor:my_processor|alu:getNPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_imem processor:my_processor\|dffe_imem:pc_reg " "Elaborating entity \"dffe_imem\" for hierarchy \"processor:my_processor\|dffe_imem:pc_reg\"" {  } { { "processor.v" "pc_reg" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933062223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operchecker processor:my_processor\|operchecker:checker " "Elaborating entity \"operchecker\" for hierarchy \"processor:my_processor\|operchecker:checker\"" {  } { { "processor.v" "checker" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933062223 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|address_dmem\[0\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|address_dmem\[0\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 82 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|address_dmem\[1\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|address_dmem\[1\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 82 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|address_dmem\[2\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|address_dmem\[2\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 82 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|address_dmem\[3\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|address_dmem\[3\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 82 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|address_dmem\[4\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|address_dmem\[4\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 82 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|address_dmem\[5\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|address_dmem\[5\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 82 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|address_dmem\[6\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|address_dmem\[6\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 82 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|address_dmem\[7\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|address_dmem\[7\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 82 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|address_dmem\[8\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|address_dmem\[8\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 82 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|address_dmem\[9\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|address_dmem\[9\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 82 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|address_dmem\[10\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|address_dmem\[10\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 82 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|address_dmem\[11\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|address_dmem\[11\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 82 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[0\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[0\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[1\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[1\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[2\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[2\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[3\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[3\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[4\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[4\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[5\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[5\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[6\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[6\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[7\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[7\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[8\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[8\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[8\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[9\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[9\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[9\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[10\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[10\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[10\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[11\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[11\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[11\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[12\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[12\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[12\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[12\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[13\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[13\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[13\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[13\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[14\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[14\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[14\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[14\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[15\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[15\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[15\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[15\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[16\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[16\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[16\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[16\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[17\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[17\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[17\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[17\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[18\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[18\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[18\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[18\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[19\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[19\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[19\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[20\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[20\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[20\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[21\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[21\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[21\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[22\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[22\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[22\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[23\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[23\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[23\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[24\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[24\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[24\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[24\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[25\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[25\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[25\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[25\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[26\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[26\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[26\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[26\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[27\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[27\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[27\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[27\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[28\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[28\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[28\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[29\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[29\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[29\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[30\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[30\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[30\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[30\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data\[31\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[31\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data\[31\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|ctrl_readRegA\[0\] regfile:my_regfile\|bitCheck:bca\|bitcheck\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|ctrl_readRegA\[0\]\" to the node \"regfile:my_regfile\|bitCheck:bca\|bitcheck\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|ctrl_readRegA\[1\] regfile:my_regfile\|bitCheck:bca\|temp3\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|ctrl_readRegA\[1\]\" to the node \"regfile:my_regfile\|bitCheck:bca\|temp3\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|ctrl_readRegA\[2\] regfile:my_regfile\|bitCheck:bca\|temp3\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|ctrl_readRegA\[2\]\" to the node \"regfile:my_regfile\|bitCheck:bca\|temp3\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|ctrl_readRegA\[3\] regfile:my_regfile\|bitCheck:bca\|temp4\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|ctrl_readRegA\[3\]\" to the node \"regfile:my_regfile\|bitCheck:bca\|temp4\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|ctrl_readRegA\[4\] regfile:my_regfile\|bitCheck:bca\|bitcheck\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|ctrl_readRegA\[4\]\" to the node \"regfile:my_regfile\|bitCheck:bca\|bitcheck\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|ctrl_readRegB\[0\] regfile:my_regfile\|bitCheck:bcb\|bitcheck\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|ctrl_readRegB\[0\]\" to the node \"regfile:my_regfile\|bitCheck:bcb\|bitcheck\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|ctrl_readRegB\[1\] regfile:my_regfile\|bitCheck:bcb\|temp3\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|ctrl_readRegB\[1\]\" to the node \"regfile:my_regfile\|bitCheck:bcb\|temp3\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|ctrl_readRegB\[2\] regfile:my_regfile\|bitCheck:bcb\|temp3\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|ctrl_readRegB\[2\]\" to the node \"regfile:my_regfile\|bitCheck:bcb\|temp3\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|ctrl_readRegB\[3\] regfile:my_regfile\|bitCheck:bcb\|temp4\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|ctrl_readRegB\[3\]\" to the node \"regfile:my_regfile\|bitCheck:bcb\|temp4\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|ctrl_readRegB\[4\] regfile:my_regfile\|bitCheck:bcb\|bitcheck\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|ctrl_readRegB\[4\]\" to the node \"regfile:my_regfile\|bitCheck:bcb\|bitcheck\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[0\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[0\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[1\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[1\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[1\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[2\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[2\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[2\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[3\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[3\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[3\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[4\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[4\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[4\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[4\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[5\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[5\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[5\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[5\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[6\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[6\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[6\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[6\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[7\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[7\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[7\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[7\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[8\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[8\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[8\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[8\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[9\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[9\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[9\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[9\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[10\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[10\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[10\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[10\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[11\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[11\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[11\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[11\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[12\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[12\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[12\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[12\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[13\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[13\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[13\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[13\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[14\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[14\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[14\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[14\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[15\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[15\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[15\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[15\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[16\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[16\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[16\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[16\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[17\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[17\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[17\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[17\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[18\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[18\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[18\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[18\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[19\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[19\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[19\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[19\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[20\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[20\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[20\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[20\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[21\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[21\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[21\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[21\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[22\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[22\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[22\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[22\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[23\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[23\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[23\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[23\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[24\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[24\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[24\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[24\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[25\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[25\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[25\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[25\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[26\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[26\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[26\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[26\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[27\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[27\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[27\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[27\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[28\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[28\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[28\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[28\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[29\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[29\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[29\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[29\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[30\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[30\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[30\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[30\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|data_writeReg\[31\] regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[31\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|data_writeReg\[31\]\" to the node \"regfile:my_regfile\|dffe_ref:regWriteCheck_loop\[1\].dffei\|q\[31\]\" into an OR gate" {  } { { "processor.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063367 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1667933063367 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[31\] processor:my_processor\|dataA\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[31\]\" to the node \"processor:my_processor\|dataA\[31\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[31\] processor:my_processor\|dataA\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[31\]\" to the node \"processor:my_processor\|dataA\[31\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[30\] processor:my_processor\|dataA\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[30\]\" to the node \"processor:my_processor\|dataA\[30\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[30\] processor:my_processor\|dataA\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[30\]\" to the node \"processor:my_processor\|dataA\[30\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[29\] processor:my_processor\|dataA\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[29\]\" to the node \"processor:my_processor\|dataA\[29\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[29\] processor:my_processor\|dataA\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[29\]\" to the node \"processor:my_processor\|dataA\[29\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[28\] processor:my_processor\|dataA\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[28\]\" to the node \"processor:my_processor\|dataA\[28\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[28\] processor:my_processor\|dataA\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[28\]\" to the node \"processor:my_processor\|dataA\[28\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[27\] processor:my_processor\|dataA\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[27\]\" to the node \"processor:my_processor\|dataA\[27\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[27\] processor:my_processor\|dataA\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[27\]\" to the node \"processor:my_processor\|dataA\[27\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[26\] processor:my_processor\|dataA\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[26\]\" to the node \"processor:my_processor\|dataA\[26\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[26\] processor:my_processor\|dataA\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[26\]\" to the node \"processor:my_processor\|dataA\[26\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[25\] processor:my_processor\|dataA\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[25\]\" to the node \"processor:my_processor\|dataA\[25\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[25\] processor:my_processor\|dataA\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[25\]\" to the node \"processor:my_processor\|dataA\[25\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[24\] processor:my_processor\|dataA\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[24\]\" to the node \"processor:my_processor\|dataA\[24\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[24\] processor:my_processor\|dataA\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[24\]\" to the node \"processor:my_processor\|dataA\[24\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[23\] processor:my_processor\|dataA\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[23\]\" to the node \"processor:my_processor\|dataA\[23\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[23\] processor:my_processor\|dataA\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[23\]\" to the node \"processor:my_processor\|dataA\[23\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[22\] processor:my_processor\|dataA\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[22\]\" to the node \"processor:my_processor\|dataA\[22\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[22\] processor:my_processor\|dataA\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[22\]\" to the node \"processor:my_processor\|dataA\[22\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[21\] processor:my_processor\|dataA\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[21\]\" to the node \"processor:my_processor\|dataA\[21\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[21\] processor:my_processor\|dataA\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[21\]\" to the node \"processor:my_processor\|dataA\[21\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[20\] processor:my_processor\|dataA\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[20\]\" to the node \"processor:my_processor\|dataA\[20\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[20\] processor:my_processor\|dataA\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[20\]\" to the node \"processor:my_processor\|dataA\[20\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[19\] processor:my_processor\|dataA\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[19\]\" to the node \"processor:my_processor\|dataA\[19\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[19\] processor:my_processor\|dataA\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[19\]\" to the node \"processor:my_processor\|dataA\[19\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[18\] processor:my_processor\|dataA\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[18\]\" to the node \"processor:my_processor\|dataA\[18\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[18\] processor:my_processor\|dataA\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[18\]\" to the node \"processor:my_processor\|dataA\[18\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[17\] processor:my_processor\|dataA\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[17\]\" to the node \"processor:my_processor\|dataA\[17\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[17\] processor:my_processor\|dataA\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[17\]\" to the node \"processor:my_processor\|dataA\[17\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[16\] processor:my_processor\|dataA\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[16\]\" to the node \"processor:my_processor\|dataA\[16\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[16\] processor:my_processor\|dataA\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[16\]\" to the node \"processor:my_processor\|dataA\[16\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[15\] processor:my_processor\|dataA\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[15\]\" to the node \"processor:my_processor\|dataA\[15\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[15\] processor:my_processor\|dataA\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[15\]\" to the node \"processor:my_processor\|dataA\[15\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[14\] processor:my_processor\|dataA\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[14\]\" to the node \"processor:my_processor\|dataA\[14\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[14\] processor:my_processor\|dataA\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[14\]\" to the node \"processor:my_processor\|dataA\[14\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[13\] processor:my_processor\|dataA\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[13\]\" to the node \"processor:my_processor\|dataA\[13\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[13\] processor:my_processor\|dataA\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[13\]\" to the node \"processor:my_processor\|dataA\[13\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[12\] processor:my_processor\|dataA\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[12\]\" to the node \"processor:my_processor\|dataA\[12\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[12\] processor:my_processor\|dataA\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[12\]\" to the node \"processor:my_processor\|dataA\[12\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[11\] processor:my_processor\|dataA\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[11\]\" to the node \"processor:my_processor\|dataA\[11\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[11\] processor:my_processor\|dataA\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[11\]\" to the node \"processor:my_processor\|dataA\[11\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[10\] processor:my_processor\|dataA\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[10\]\" to the node \"processor:my_processor\|dataA\[10\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[10\] processor:my_processor\|dataA\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[10\]\" to the node \"processor:my_processor\|dataA\[10\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[9\] processor:my_processor\|dataA\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[9\]\" to the node \"processor:my_processor\|dataA\[9\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[9\] processor:my_processor\|dataA\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[9\]\" to the node \"processor:my_processor\|dataA\[9\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[8\] processor:my_processor\|dataA\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[8\]\" to the node \"processor:my_processor\|dataA\[8\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[8\] processor:my_processor\|dataA\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[8\]\" to the node \"processor:my_processor\|dataA\[8\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[7\] processor:my_processor\|dataA\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[7\]\" to the node \"processor:my_processor\|dataA\[7\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[7\] processor:my_processor\|dataA\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[7\]\" to the node \"processor:my_processor\|dataA\[7\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[6\] processor:my_processor\|dataA\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[6\]\" to the node \"processor:my_processor\|dataA\[6\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[6\] processor:my_processor\|dataA\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[6\]\" to the node \"processor:my_processor\|dataA\[6\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[5\] processor:my_processor\|dataA\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[5\]\" to the node \"processor:my_processor\|dataA\[5\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[5\] processor:my_processor\|dataA\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[5\]\" to the node \"processor:my_processor\|dataA\[5\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[4\] processor:my_processor\|dataA\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[4\]\" to the node \"processor:my_processor\|dataA\[4\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[4\] processor:my_processor\|dataA\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[4\]\" to the node \"processor:my_processor\|dataA\[4\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[3\] processor:my_processor\|dataA\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[3\]\" to the node \"processor:my_processor\|dataA\[3\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[3\] processor:my_processor\|dataA\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[3\]\" to the node \"processor:my_processor\|dataA\[3\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[2\] processor:my_processor\|dataA\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[2\]\" to the node \"processor:my_processor\|dataA\[2\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[2\] processor:my_processor\|dataA\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[2\]\" to the node \"processor:my_processor\|dataA\[2\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[1\] processor:my_processor\|dataA\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[1\]\" to the node \"processor:my_processor\|dataA\[1\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[1\] processor:my_processor\|dataA\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[1\]\" to the node \"processor:my_processor\|dataA\[1\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[0\] processor:my_processor\|dataA\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[0\]\" to the node \"processor:my_processor\|dataA\[0\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[0\] processor:my_processor\|dataA\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[0\]\" to the node \"processor:my_processor\|dataA\[0\]\" into an OR gate" {  } { { "regfile.v" "" { Text "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667933063375 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1667933063375 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667933065819 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667933068484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/output_files/processor.map.smsg " "Generated suppressed messages file D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933068584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667933068756 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667933068756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3849 " "Implemented 3849 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667933068948 ""} { "Info" "ICUT_CUT_TM_OPINS" "493 " "Implemented 493 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667933068948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3290 " "Implemented 3290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667933068948 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1667933068948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667933068948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667933068972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 08 13:44:28 2022 " "Processing ended: Tue Nov 08 13:44:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667933068972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667933068972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667933068972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667933068972 ""}
