# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../HW1_3.srcs/sources_1/new/D_ff.v" \
"../../../../HW1_3.srcs/sources_1/new/HW1_sub2_behavioral.v" \
"../../../../HW1_3.srcs/sources_1/new/HW1_sub2_dataflow.v" \
"../../../../HW1_3.srcs/sources_1/new/HW1_sub2_structural.v" \
"../../../../HW1_3.srcs/sim_1/new/t_HW1_sub2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
