-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Wed Sep 27 16:57:07 2023
-- Host        : harigovind-MS-7C91 running 64-bit Ubuntu 22.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_BCP_accelerator_0_0_sim_netlist.vhdl
-- Design      : design_1_BCP_accelerator_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z007sclg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S00_AXI is
  port (
    axi_rvalid_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rlast : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wlast : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S00_AXI is
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ar_wrap_en : STD_LOGIC;
  signal \ar_wrap_en__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_n_1\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_n_2\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_n_3\ : STD_LOGIC;
  signal aw_wrap_en : STD_LOGIC;
  signal \aw_wrap_en__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_n_1\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_n_2\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_n_3\ : STD_LOGIC;
  signal axi_araddr1 : STD_LOGIC;
  signal axi_araddr3 : STD_LOGIC;
  signal axi_araddr3_carry_i_1_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_2_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_3_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_4_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_5_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_6_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_7_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_8_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_n_1 : STD_LOGIC;
  signal axi_araddr3_carry_n_2 : STD_LOGIC;
  signal axi_araddr3_carry_n_3 : STD_LOGIC;
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_7_n_0\ : STD_LOGIC;
  signal axi_arburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_arlen[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_arlen_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_arlen_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_arlen_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal axi_arlen_cntr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_arlen_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_arready1__0\ : STD_LOGIC;
  signal \axi_arready2__14\ : STD_LOGIC;
  signal \axi_arready_i_1__0_n_0\ : STD_LOGIC;
  signal axi_arready_i_4_n_0 : STD_LOGIC;
  signal axi_arready_i_5_n_0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal axi_arv_arr_flag : STD_LOGIC;
  signal axi_arv_arr_flag_i_1_n_0 : STD_LOGIC;
  signal axi_awaddr1 : STD_LOGIC;
  signal axi_awaddr3 : STD_LOGIC;
  signal axi_awaddr3_carry_i_1_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_2_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_3_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_4_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_5_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_6_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_7_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_8_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_n_1 : STD_LOGIC;
  signal axi_awaddr3_carry_n_2 : STD_LOGIC;
  signal axi_awaddr3_carry_n_3 : STD_LOGIC;
  signal \axi_awaddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[5]\ : STD_LOGIC;
  signal axi_awburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_awlen_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awlen_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awlen_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal axi_awlen_cntr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_awlen_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[7]\ : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_awready_i_2_n_0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal axi_awv_awr_flag : STD_LOGIC;
  signal axi_awv_awr_flag_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rlast0 : STD_LOGIC;
  signal axi_rlast_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \^axi_rvalid_reg_0\ : STD_LOGIC;
  signal \axi_wready_i_1__0_n_0\ : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal mem_address : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in12_out : STD_LOGIC;
  signal p_0_in15_out : STD_LOGIC;
  signal p_0_in18_out : STD_LOGIC;
  signal p_0_in20_out : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal p_9_in : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rlast\ : STD_LOGIC;
  signal \NLW_ar_wrap_en__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_aw_wrap_en__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axi_araddr3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axi_awaddr3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of axi_araddr3_carry : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_araddr[3]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_araddr[4]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_araddr[4]_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_araddr[5]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_araddr[5]_i_6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_araddr[5]_i_7\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[7]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_arready_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of axi_arready_i_2 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of axi_arv_arr_flag_i_1 : label is "soft_lutpair0";
  attribute COMPARATOR_THRESHOLD of axi_awaddr3_carry : label is 11;
  attribute SOFT_HLUTNM of \axi_awaddr[3]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_awaddr[4]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_awaddr[4]_i_5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_awaddr[5]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_awaddr[5]_i_6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_awaddr[5]_i_7\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[7]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \s00_axi_rdata[0]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \s00_axi_rdata[10]_INST_0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s00_axi_rdata[11]_INST_0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s00_axi_rdata[12]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s00_axi_rdata[13]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s00_axi_rdata[14]_INST_0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s00_axi_rdata[15]_INST_0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s00_axi_rdata[16]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s00_axi_rdata[17]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s00_axi_rdata[18]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s00_axi_rdata[19]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s00_axi_rdata[1]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \s00_axi_rdata[20]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s00_axi_rdata[21]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s00_axi_rdata[22]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s00_axi_rdata[23]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s00_axi_rdata[24]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s00_axi_rdata[25]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s00_axi_rdata[26]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s00_axi_rdata[27]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s00_axi_rdata[28]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s00_axi_rdata[29]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s00_axi_rdata[2]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s00_axi_rdata[30]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s00_axi_rdata[31]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s00_axi_rdata[3]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s00_axi_rdata[4]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s00_axi_rdata[5]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s00_axi_rdata[6]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s00_axi_rdata[7]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s00_axi_rdata[8]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s00_axi_rdata[9]_INST_0\ : label is "soft_lutpair18";
begin
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_rvalid_reg_0 <= \^axi_rvalid_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rlast <= \^s00_axi_rlast\;
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(0),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(0),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_wstrb(0),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      O => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => axi_arv_arr_flag,
      I2 => axi_awv_awr_flag,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      O => mem_address(0)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => axi_arv_arr_flag,
      I2 => axi_awv_awr_flag,
      I3 => \axi_awaddr_reg_n_0_[3]\,
      O => mem_address(1)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => axi_arv_arr_flag,
      I2 => axi_awv_awr_flag,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      O => mem_address(2)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => axi_arv_arr_flag,
      I2 => axi_awv_awr_flag,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      O => mem_address(3)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(1),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(1),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(2),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(2),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(3),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(3),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(4),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(4),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(5),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(5),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(6),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(6),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(7),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(7),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(8),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(0),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_wstrb(1),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      O => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(9),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(1),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(10),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(2),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(11),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(3),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(12),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(4),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(13),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(5),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(14),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(6),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(15),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(7),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(16),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(0),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_wstrb(2),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      O => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(17),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(1),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(18),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(2),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(19),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(3),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(20),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(4),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(21),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(5),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(22),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(6),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(23),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(7),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(24),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(0),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_wstrb(3),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      O => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(25),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(1),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(26),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(2),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(27),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(3),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(28),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(4),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(29),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(5),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(30),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(6),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(31),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(7),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(7),
      R => '0'
    );
\ar_wrap_en__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ar_wrap_en,
      CO(2) => \ar_wrap_en__0_carry_n_1\,
      CO(1) => \ar_wrap_en__0_carry_n_2\,
      CO(0) => \ar_wrap_en__0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ar_wrap_en__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \ar_wrap_en__0_carry_i_1_n_0\,
      S(2) => \ar_wrap_en__0_carry_i_2_n_0\,
      S(1) => \ar_wrap_en__0_carry_i_3_n_0\,
      S(0) => \ar_wrap_en__0_carry_i_4_n_0\
    );
\ar_wrap_en__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[7]\,
      O => \ar_wrap_en__0_carry_i_1_n_0\
    );
\ar_wrap_en__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[6]\,
      I1 => \axi_arlen_reg_n_0_[5]\,
      I2 => \axi_arlen_reg_n_0_[4]\,
      O => \ar_wrap_en__0_carry_i_2_n_0\
    );
\ar_wrap_en__0_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \axi_arlen_reg_n_0_[1]\,
      I2 => \axi_arlen_reg_n_0_[3]\,
      I3 => p_0_in_0(3),
      I4 => \axi_arlen_reg_n_0_[2]\,
      I5 => p_0_in_0(2),
      O => \ar_wrap_en__0_carry_i_3_n_0\
    );
\ar_wrap_en__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[0]\,
      I1 => p_0_in_0(0),
      O => \ar_wrap_en__0_carry_i_4_n_0\
    );
\aw_wrap_en__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => aw_wrap_en,
      CO(2) => \aw_wrap_en__0_carry_n_1\,
      CO(1) => \aw_wrap_en__0_carry_n_2\,
      CO(0) => \aw_wrap_en__0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_aw_wrap_en__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \aw_wrap_en__0_carry_i_1_n_0\,
      S(2) => \aw_wrap_en__0_carry_i_2_n_0\,
      S(1) => \aw_wrap_en__0_carry_i_3_n_0\,
      S(0) => \aw_wrap_en__0_carry_i_4_n_0\
    );
\aw_wrap_en__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[7]\,
      O => \aw_wrap_en__0_carry_i_1_n_0\
    );
\aw_wrap_en__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[6]\,
      I1 => \axi_awlen_reg_n_0_[5]\,
      I2 => \axi_awlen_reg_n_0_[4]\,
      O => \aw_wrap_en__0_carry_i_2_n_0\
    );
\aw_wrap_en__0_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awlen_reg_n_0_[1]\,
      I2 => \axi_awlen_reg_n_0_[3]\,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      I4 => \axi_awlen_reg_n_0_[2]\,
      I5 => \axi_awaddr_reg_n_0_[4]\,
      O => \aw_wrap_en__0_carry_i_3_n_0\
    );
\aw_wrap_en__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[0]\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      O => \aw_wrap_en__0_carry_i_4_n_0\
    );
axi_araddr3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_araddr3,
      CO(2) => axi_araddr3_carry_n_1,
      CO(1) => axi_araddr3_carry_n_2,
      CO(0) => axi_araddr3_carry_n_3,
      CYINIT => '1',
      DI(3) => axi_araddr3_carry_i_1_n_0,
      DI(2) => axi_araddr3_carry_i_2_n_0,
      DI(1) => axi_araddr3_carry_i_3_n_0,
      DI(0) => axi_araddr3_carry_i_4_n_0,
      O(3 downto 0) => NLW_axi_araddr3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => axi_araddr3_carry_i_5_n_0,
      S(2) => axi_araddr3_carry_i_6_n_0,
      S(1) => axi_araddr3_carry_i_7_n_0,
      S(0) => axi_araddr3_carry_i_8_n_0
    );
axi_araddr3_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[6]\,
      I1 => axi_arlen_cntr_reg(6),
      I2 => axi_arlen_cntr_reg(7),
      I3 => \axi_arlen_reg_n_0_[7]\,
      O => axi_araddr3_carry_i_1_n_0
    );
axi_araddr3_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[4]\,
      I1 => axi_arlen_cntr_reg(4),
      I2 => axi_arlen_cntr_reg(5),
      I3 => \axi_arlen_reg_n_0_[5]\,
      O => axi_araddr3_carry_i_2_n_0
    );
axi_araddr3_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[2]\,
      I1 => axi_arlen_cntr_reg(2),
      I2 => axi_arlen_cntr_reg(3),
      I3 => \axi_arlen_reg_n_0_[3]\,
      O => axi_araddr3_carry_i_3_n_0
    );
axi_araddr3_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[0]\,
      I1 => axi_arlen_cntr_reg(0),
      I2 => axi_arlen_cntr_reg(1),
      I3 => \axi_arlen_reg_n_0_[1]\,
      O => axi_araddr3_carry_i_4_n_0
    );
axi_araddr3_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[6]\,
      I1 => axi_arlen_cntr_reg(6),
      I2 => \axi_arlen_reg_n_0_[7]\,
      I3 => axi_arlen_cntr_reg(7),
      O => axi_araddr3_carry_i_5_n_0
    );
axi_araddr3_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[4]\,
      I1 => axi_arlen_cntr_reg(4),
      I2 => \axi_arlen_reg_n_0_[5]\,
      I3 => axi_arlen_cntr_reg(5),
      O => axi_araddr3_carry_i_6_n_0
    );
axi_araddr3_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[2]\,
      I1 => axi_arlen_cntr_reg(2),
      I2 => \axi_arlen_reg_n_0_[3]\,
      I3 => axi_arlen_cntr_reg(3),
      O => axi_araddr3_carry_i_7_n_0
    );
axi_araddr3_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[0]\,
      I1 => axi_arlen_cntr_reg(0),
      I2 => \axi_arlen_reg_n_0_[1]\,
      I3 => axi_arlen_cntr_reg(1),
      O => axi_araddr3_carry_i_8_n_0
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC0CF"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => \axi_araddr[2]_i_2_n_0\,
      I2 => axi_arburst(1),
      I3 => p_0_in_0(0),
      I4 => \axi_arlen[7]_i_1_n_0\,
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F6060CFC0CFCF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(2),
      I2 => axi_arburst(0),
      I3 => \axi_arlen_reg_n_0_[0]\,
      I4 => ar_wrap_en,
      I5 => p_0_in_0(0),
      O => \axi_araddr[2]_i_2_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0CFCFC0"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => \axi_araddr[3]_i_2_n_0\,
      I2 => axi_arburst(1),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => \axi_arlen[7]_i_1_n_0\,
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => p_0_in_0(3),
      I4 => axi_arburst(0),
      I5 => \axi_araddr[3]_i_3_n_0\,
      O => \axi_araddr[3]_i_2_n_0\
    );
\axi_araddr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"309FCF60"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[0]\,
      I1 => \axi_arlen_reg_n_0_[1]\,
      I2 => ar_wrap_en,
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      O => \axi_araddr[3]_i_3_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => \axi_araddr[4]_i_2_n_0\,
      I2 => axi_arburst(1),
      I3 => \axi_araddr[4]_i_3_n_0\,
      I4 => \axi_arlen[7]_i_1_n_0\,
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888303330333000"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => axi_arburst(0),
      I2 => \axi_araddr[4]_i_4_n_0\,
      I3 => ar_wrap_en,
      I4 => \axi_araddr[4]_i_5_n_0\,
      I5 => p_0_in_0(2),
      O => \axi_araddr[4]_i_2_n_0\
    );
\axi_araddr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(2),
      O => \axi_araddr[4]_i_3_n_0\
    );
\axi_araddr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4F00F0FF04BB4"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => \axi_arlen_reg_n_0_[0]\,
      I2 => p_0_in_0(2),
      I3 => \axi_arlen_reg_n_0_[2]\,
      I4 => p_0_in_0(1),
      I5 => \axi_arlen_reg_n_0_[1]\,
      O => \axi_araddr[4]_i_4_n_0\
    );
\axi_araddr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      O => \axi_araddr[4]_i_5_n_0\
    );
\axi_araddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \axi_arlen[7]_i_1_n_0\,
      I1 => axi_arburst(0),
      I2 => axi_arburst(1),
      I3 => s00_axi_rready,
      I4 => \^axi_rvalid_reg_0\,
      I5 => axi_araddr3,
      O => \axi_araddr[5]_i_1_n_0\
    );
\axi_araddr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => s00_axi_araddr(3),
      I1 => \axi_araddr[5]_i_3_n_0\,
      I2 => \^axi_arready_reg_0\,
      I3 => s00_axi_arvalid,
      I4 => axi_arv_arr_flag,
      O => \axi_araddr[5]_i_2_n_0\
    );
\axi_araddr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4040"
    )
        port map (
      I0 => axi_arburst(0),
      I1 => \axi_araddr[5]_i_4_n_0\,
      I2 => ar_wrap_en,
      I3 => axi_arburst(1),
      I4 => \axi_araddr[5]_i_5_n_0\,
      O => \axi_araddr[5]_i_3_n_0\
    );
\axi_araddr[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \axi_araddr[5]_i_6_n_0\,
      I1 => \axi_araddr[5]_i_7_n_0\,
      I2 => p_0_in_0(3),
      I3 => \axi_arlen_reg_n_0_[3]\,
      I4 => p_0_in_0(2),
      I5 => \axi_arlen_reg_n_0_[2]\,
      O => \axi_araddr[5]_i_4_n_0\
    );
\axi_araddr[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => p_0_in_0(3),
      O => \axi_araddr[5]_i_5_n_0\
    );
\axi_araddr[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9909"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[1]\,
      I1 => p_0_in_0(1),
      I2 => \axi_arlen_reg_n_0_[0]\,
      I3 => p_0_in_0(0),
      O => \axi_araddr[5]_i_6_n_0\
    );
\axi_araddr[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \axi_arlen_reg_n_0_[1]\,
      O => \axi_araddr[5]_i_7_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[5]_i_1_n_0\,
      D => \axi_araddr[2]_i_1_n_0\,
      Q => p_0_in_0(0),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[5]_i_1_n_0\,
      D => \axi_araddr[3]_i_1_n_0\,
      Q => p_0_in_0(1),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[5]_i_1_n_0\,
      D => \axi_araddr[4]_i_1_n_0\,
      Q => p_0_in_0(2),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[5]_i_1_n_0\,
      D => \axi_araddr[5]_i_2_n_0\,
      Q => p_0_in_0(3),
      R => axi_awready_i_1_n_0
    );
\axi_arburst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arburst(0),
      Q => axi_arburst(0),
      R => axi_awready_i_1_n_0
    );
\axi_arburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arburst(1),
      Q => axi_arburst(1),
      R => axi_awready_i_1_n_0
    );
\axi_arlen[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s00_axi_arvalid,
      I2 => axi_arv_arr_flag,
      O => \axi_arlen[7]_i_1_n_0\
    );
\axi_arlen_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_arlen_cntr_reg(0),
      O => \axi_arlen_cntr[0]_i_1_n_0\
    );
\axi_arlen_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => axi_arlen_cntr_reg(0),
      I1 => axi_arlen_cntr_reg(1),
      O => p_0_in(1)
    );
\axi_arlen_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => axi_arlen_cntr_reg(0),
      I1 => axi_arlen_cntr_reg(1),
      I2 => axi_arlen_cntr_reg(2),
      O => p_0_in(2)
    );
\axi_arlen_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => axi_arlen_cntr_reg(1),
      I1 => axi_arlen_cntr_reg(0),
      I2 => axi_arlen_cntr_reg(2),
      I3 => axi_arlen_cntr_reg(3),
      O => p_0_in(3)
    );
\axi_arlen_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => axi_arlen_cntr_reg(2),
      I1 => axi_arlen_cntr_reg(0),
      I2 => axi_arlen_cntr_reg(1),
      I3 => axi_arlen_cntr_reg(3),
      I4 => axi_arlen_cntr_reg(4),
      O => p_0_in(4)
    );
\axi_arlen_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => axi_arlen_cntr_reg(3),
      I1 => axi_arlen_cntr_reg(1),
      I2 => axi_arlen_cntr_reg(0),
      I3 => axi_arlen_cntr_reg(2),
      I4 => axi_arlen_cntr_reg(4),
      I5 => axi_arlen_cntr_reg(5),
      O => p_0_in(5)
    );
\axi_arlen_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_arlen_cntr[7]_i_4_n_0\,
      I1 => axi_arlen_cntr_reg(6),
      O => p_0_in(6)
    );
\axi_arlen_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => s00_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => s00_axi_aresetn,
      O => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_rready,
      I1 => \^axi_rvalid_reg_0\,
      I2 => axi_araddr3,
      O => axi_araddr1
    );
\axi_arlen_cntr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \axi_arlen_cntr[7]_i_4_n_0\,
      I1 => axi_arlen_cntr_reg(6),
      I2 => axi_arlen_cntr_reg(7),
      O => p_0_in(7)
    );
\axi_arlen_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_arlen_cntr_reg(5),
      I1 => axi_arlen_cntr_reg(3),
      I2 => axi_arlen_cntr_reg(1),
      I3 => axi_arlen_cntr_reg(0),
      I4 => axi_arlen_cntr_reg(2),
      I5 => axi_arlen_cntr_reg(4),
      O => \axi_arlen_cntr[7]_i_4_n_0\
    );
\axi_arlen_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => \axi_arlen_cntr[0]_i_1_n_0\,
      Q => axi_arlen_cntr_reg(0),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => p_0_in(1),
      Q => axi_arlen_cntr_reg(1),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => p_0_in(2),
      Q => axi_arlen_cntr_reg(2),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => p_0_in(3),
      Q => axi_arlen_cntr_reg(3),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => p_0_in(4),
      Q => axi_arlen_cntr_reg(4),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => p_0_in(5),
      Q => axi_arlen_cntr_reg(5),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => p_0_in(6),
      Q => axi_arlen_cntr_reg(6),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => p_0_in(7),
      Q => axi_arlen_cntr_reg(7),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(0),
      Q => \axi_arlen_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(1),
      Q => \axi_arlen_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(2),
      Q => \axi_arlen_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(3),
      Q => \axi_arlen_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(4),
      Q => \axi_arlen_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(5),
      Q => \axi_arlen_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(6),
      Q => \axi_arlen_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(7),
      Q => \axi_arlen_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\axi_arready_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => axi_awv_awr_flag,
      I1 => \^axi_arready_reg_0\,
      I2 => s00_axi_arvalid,
      I3 => axi_arv_arr_flag,
      I4 => \axi_arready1__0\,
      O => \axi_arready_i_1__0_n_0\
    );
axi_arready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \axi_arready2__14\,
      I1 => s00_axi_rready,
      I2 => \^axi_rvalid_reg_0\,
      O => \axi_arready1__0\
    );
axi_arready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[7]\,
      I1 => axi_arlen_cntr_reg(7),
      I2 => \axi_arlen_reg_n_0_[6]\,
      I3 => axi_arlen_cntr_reg(6),
      I4 => axi_arready_i_4_n_0,
      I5 => axi_arready_i_5_n_0,
      O => \axi_arready2__14\
    );
axi_arready_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => axi_arlen_cntr_reg(3),
      I1 => \axi_arlen_reg_n_0_[3]\,
      I2 => \axi_arlen_reg_n_0_[5]\,
      I3 => axi_arlen_cntr_reg(5),
      I4 => \axi_arlen_reg_n_0_[4]\,
      I5 => axi_arlen_cntr_reg(4),
      O => axi_arready_i_4_n_0
    );
axi_arready_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => axi_arlen_cntr_reg(0),
      I1 => \axi_arlen_reg_n_0_[0]\,
      I2 => \axi_arlen_reg_n_0_[2]\,
      I3 => axi_arlen_cntr_reg(2),
      I4 => \axi_arlen_reg_n_0_[1]\,
      I5 => axi_arlen_cntr_reg(1),
      O => axi_arready_i_5_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_arready_i_1__0_n_0\,
      Q => \^axi_arready_reg_0\,
      R => axi_awready_i_1_n_0
    );
axi_arv_arr_flag_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FF10"
    )
        port map (
      I0 => axi_awv_awr_flag,
      I1 => \^axi_arready_reg_0\,
      I2 => s00_axi_arvalid,
      I3 => axi_arv_arr_flag,
      I4 => \axi_arready1__0\,
      O => axi_arv_arr_flag_i_1_n_0
    );
axi_arv_arr_flag_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arv_arr_flag_i_1_n_0,
      Q => axi_arv_arr_flag,
      R => axi_awready_i_1_n_0
    );
axi_awaddr3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_awaddr3,
      CO(2) => axi_awaddr3_carry_n_1,
      CO(1) => axi_awaddr3_carry_n_2,
      CO(0) => axi_awaddr3_carry_n_3,
      CYINIT => '1',
      DI(3) => axi_awaddr3_carry_i_1_n_0,
      DI(2) => axi_awaddr3_carry_i_2_n_0,
      DI(1) => axi_awaddr3_carry_i_3_n_0,
      DI(0) => axi_awaddr3_carry_i_4_n_0,
      O(3 downto 0) => NLW_axi_awaddr3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => axi_awaddr3_carry_i_5_n_0,
      S(2) => axi_awaddr3_carry_i_6_n_0,
      S(1) => axi_awaddr3_carry_i_7_n_0,
      S(0) => axi_awaddr3_carry_i_8_n_0
    );
axi_awaddr3_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[6]\,
      I1 => axi_awlen_cntr_reg(6),
      I2 => axi_awlen_cntr_reg(7),
      I3 => \axi_awlen_reg_n_0_[7]\,
      O => axi_awaddr3_carry_i_1_n_0
    );
axi_awaddr3_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[4]\,
      I1 => axi_awlen_cntr_reg(4),
      I2 => axi_awlen_cntr_reg(5),
      I3 => \axi_awlen_reg_n_0_[5]\,
      O => axi_awaddr3_carry_i_2_n_0
    );
axi_awaddr3_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[2]\,
      I1 => axi_awlen_cntr_reg(2),
      I2 => axi_awlen_cntr_reg(3),
      I3 => \axi_awlen_reg_n_0_[3]\,
      O => axi_awaddr3_carry_i_3_n_0
    );
axi_awaddr3_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[0]\,
      I1 => axi_awlen_cntr_reg(0),
      I2 => axi_awlen_cntr_reg(1),
      I3 => \axi_awlen_reg_n_0_[1]\,
      O => axi_awaddr3_carry_i_4_n_0
    );
axi_awaddr3_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[6]\,
      I1 => axi_awlen_cntr_reg(6),
      I2 => \axi_awlen_reg_n_0_[7]\,
      I3 => axi_awlen_cntr_reg(7),
      O => axi_awaddr3_carry_i_5_n_0
    );
axi_awaddr3_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[4]\,
      I1 => axi_awlen_cntr_reg(4),
      I2 => \axi_awlen_reg_n_0_[5]\,
      I3 => axi_awlen_cntr_reg(5),
      O => axi_awaddr3_carry_i_6_n_0
    );
axi_awaddr3_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[2]\,
      I1 => axi_awlen_cntr_reg(2),
      I2 => \axi_awlen_reg_n_0_[3]\,
      I3 => axi_awlen_cntr_reg(3),
      O => axi_awaddr3_carry_i_7_n_0
    );
axi_awaddr3_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[0]\,
      I1 => axi_awlen_cntr_reg(0),
      I2 => \axi_awlen_reg_n_0_[1]\,
      I3 => axi_awlen_cntr_reg(1),
      O => axi_awaddr3_carry_i_8_n_0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC0CF"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => \axi_awaddr[2]_i_2_n_0\,
      I2 => axi_awburst(1),
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => p_9_in,
      O => p_2_in(2)
    );
\axi_awaddr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F6060CFC0CFCF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => axi_awburst(0),
      I3 => \axi_awlen_reg_n_0_[0]\,
      I4 => aw_wrap_en,
      I5 => \axi_awaddr_reg_n_0_[2]\,
      O => \axi_awaddr[2]_i_2_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0CFCFC0"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => \axi_awaddr[3]_i_2_n_0\,
      I2 => axi_awburst(1),
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => \axi_awaddr_reg_n_0_[3]\,
      I5 => p_9_in,
      O => p_2_in(3)
    );
\axi_awaddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      I2 => \axi_awaddr_reg_n_0_[4]\,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      I4 => axi_awburst(0),
      I5 => \axi_awaddr[3]_i_3_n_0\,
      O => \axi_awaddr[3]_i_2_n_0\
    );
\axi_awaddr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"309FCF60"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[0]\,
      I1 => \axi_awlen_reg_n_0_[1]\,
      I2 => aw_wrap_en,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => \axi_awaddr_reg_n_0_[3]\,
      O => \axi_awaddr[3]_i_3_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s00_axi_awaddr(2),
      I1 => \axi_awaddr[4]_i_2_n_0\,
      I2 => axi_awburst(1),
      I3 => \axi_awaddr[4]_i_3_n_0\,
      I4 => p_9_in,
      O => p_2_in(4)
    );
\axi_awaddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888303330333000"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[5]\,
      I1 => axi_awburst(0),
      I2 => \axi_awaddr[4]_i_4_n_0\,
      I3 => aw_wrap_en,
      I4 => \axi_awaddr[4]_i_5_n_0\,
      I5 => \axi_awaddr_reg_n_0_[4]\,
      O => \axi_awaddr[4]_i_2_n_0\
    );
\axi_awaddr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[2]\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awaddr_reg_n_0_[4]\,
      O => \axi_awaddr[4]_i_3_n_0\
    );
\axi_awaddr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4F00F0FF04BB4"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[2]\,
      I1 => \axi_awlen_reg_n_0_[0]\,
      I2 => \axi_awaddr_reg_n_0_[4]\,
      I3 => \axi_awlen_reg_n_0_[2]\,
      I4 => \axi_awaddr_reg_n_0_[3]\,
      I5 => \axi_awlen_reg_n_0_[1]\,
      O => \axi_awaddr[4]_i_4_n_0\
    );
\axi_awaddr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      O => \axi_awaddr[4]_i_5_n_0\
    );
\axi_awaddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => axi_awburst(0),
      I2 => axi_awburst(1),
      I3 => \^axi_wready_reg_0\,
      I4 => s00_axi_wvalid,
      I5 => axi_awaddr3,
      O => \axi_awaddr[5]_i_1_n_0\
    );
\axi_awaddr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCAC"
    )
        port map (
      I0 => s00_axi_awaddr(3),
      I1 => \axi_awaddr[5]_i_3_n_0\,
      I2 => s00_axi_awvalid,
      I3 => axi_awv_awr_flag,
      I4 => \^axi_awready_reg_0\,
      O => p_2_in(5)
    );
\axi_awaddr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4040"
    )
        port map (
      I0 => axi_awburst(0),
      I1 => \axi_awaddr[5]_i_4_n_0\,
      I2 => aw_wrap_en,
      I3 => axi_awburst(1),
      I4 => \axi_awaddr[5]_i_5_n_0\,
      O => \axi_awaddr[5]_i_3_n_0\
    );
\axi_awaddr[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \axi_awaddr[5]_i_6_n_0\,
      I1 => \axi_awaddr[5]_i_7_n_0\,
      I2 => \axi_awaddr_reg_n_0_[5]\,
      I3 => \axi_awlen_reg_n_0_[3]\,
      I4 => \axi_awaddr_reg_n_0_[4]\,
      I5 => \axi_awlen_reg_n_0_[2]\,
      O => \axi_awaddr[5]_i_4_n_0\
    );
\axi_awaddr[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      I2 => \axi_awaddr_reg_n_0_[4]\,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      O => \axi_awaddr[5]_i_5_n_0\
    );
\axi_awaddr[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9909"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[1]\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awlen_reg_n_0_[0]\,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      O => \axi_awaddr[5]_i_6_n_0\
    );
\axi_awaddr[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awlen_reg_n_0_[1]\,
      O => \axi_awaddr[5]_i_7_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[5]_i_1_n_0\,
      D => p_2_in(2),
      Q => \axi_awaddr_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[5]_i_1_n_0\,
      D => p_2_in(3),
      Q => \axi_awaddr_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[5]_i_1_n_0\,
      D => p_2_in(4),
      Q => \axi_awaddr_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[5]_i_1_n_0\,
      D => p_2_in(5),
      Q => \axi_awaddr_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\axi_awburst[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => axi_awv_awr_flag,
      I2 => \^axi_awready_reg_0\,
      O => p_9_in
    );
\axi_awburst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awburst(0),
      Q => axi_awburst(0),
      R => axi_awready_i_1_n_0
    );
\axi_awburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awburst(1),
      Q => axi_awburst(1),
      R => axi_awready_i_1_n_0
    );
\axi_awlen_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_awlen_cntr_reg(0),
      O => \axi_awlen_cntr[0]_i_1_n_0\
    );
\axi_awlen_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => axi_awlen_cntr_reg(0),
      I1 => axi_awlen_cntr_reg(1),
      O => \p_0_in__0\(1)
    );
\axi_awlen_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => axi_awlen_cntr_reg(0),
      I1 => axi_awlen_cntr_reg(1),
      I2 => axi_awlen_cntr_reg(2),
      O => \p_0_in__0\(2)
    );
\axi_awlen_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => axi_awlen_cntr_reg(1),
      I1 => axi_awlen_cntr_reg(0),
      I2 => axi_awlen_cntr_reg(2),
      I3 => axi_awlen_cntr_reg(3),
      O => \p_0_in__0\(3)
    );
\axi_awlen_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => axi_awlen_cntr_reg(2),
      I1 => axi_awlen_cntr_reg(0),
      I2 => axi_awlen_cntr_reg(1),
      I3 => axi_awlen_cntr_reg(3),
      I4 => axi_awlen_cntr_reg(4),
      O => \p_0_in__0\(4)
    );
\axi_awlen_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => axi_awlen_cntr_reg(3),
      I1 => axi_awlen_cntr_reg(1),
      I2 => axi_awlen_cntr_reg(0),
      I3 => axi_awlen_cntr_reg(2),
      I4 => axi_awlen_cntr_reg(4),
      I5 => axi_awlen_cntr_reg(5),
      O => \p_0_in__0\(5)
    );
\axi_awlen_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_awlen_cntr[7]_i_4_n_0\,
      I1 => axi_awlen_cntr_reg(6),
      O => \p_0_in__0\(6)
    );
\axi_awlen_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => axi_awv_awr_flag,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_aresetn,
      O => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => s00_axi_wvalid,
      I2 => axi_awaddr3,
      O => axi_awaddr1
    );
\axi_awlen_cntr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \axi_awlen_cntr[7]_i_4_n_0\,
      I1 => axi_awlen_cntr_reg(6),
      I2 => axi_awlen_cntr_reg(7),
      O => \p_0_in__0\(7)
    );
\axi_awlen_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_awlen_cntr_reg(5),
      I1 => axi_awlen_cntr_reg(3),
      I2 => axi_awlen_cntr_reg(1),
      I3 => axi_awlen_cntr_reg(0),
      I4 => axi_awlen_cntr_reg(2),
      I5 => axi_awlen_cntr_reg(4),
      O => \axi_awlen_cntr[7]_i_4_n_0\
    );
\axi_awlen_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \axi_awlen_cntr[0]_i_1_n_0\,
      Q => axi_awlen_cntr_reg(0),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__0\(1),
      Q => axi_awlen_cntr_reg(1),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__0\(2),
      Q => axi_awlen_cntr_reg(2),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__0\(3),
      Q => axi_awlen_cntr_reg(3),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__0\(4),
      Q => axi_awlen_cntr_reg(4),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__0\(5),
      Q => axi_awlen_cntr_reg(5),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__0\(6),
      Q => axi_awlen_cntr_reg(6),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__0\(7),
      Q => axi_awlen_cntr_reg(7),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(0),
      Q => \axi_awlen_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(1),
      Q => \axi_awlen_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(2),
      Q => \axi_awlen_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(3),
      Q => \axi_awlen_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(4),
      Q => \axi_awlen_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(5),
      Q => \axi_awlen_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(6),
      Q => \axi_awlen_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(7),
      Q => \axi_awlen_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04000400040004"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => s00_axi_awvalid,
      I2 => axi_awv_awr_flag,
      I3 => \^axi_awready_reg_0\,
      I4 => s00_axi_wlast,
      I5 => \^axi_wready_reg_0\,
      O => axi_awready_i_2_n_0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready_i_2_n_0,
      Q => \^axi_awready_reg_0\,
      R => axi_awready_i_1_n_0
    );
axi_awv_awr_flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F4F0F4F0F4"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => s00_axi_awvalid,
      I2 => axi_awv_awr_flag,
      I3 => \^axi_awready_reg_0\,
      I4 => s00_axi_wlast,
      I5 => \^axi_wready_reg_0\,
      O => axi_awv_awr_flag_i_1_n_0
    );
axi_awv_awr_flag_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awv_awr_flag_i_1_n_0,
      Q => axi_awv_awr_flag,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_wlast,
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      I3 => axi_awv_awr_flag,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => axi_awready_i_1_n_0
    );
axi_rlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F200"
    )
        port map (
      I0 => \^s00_axi_rlast\,
      I1 => s00_axi_rready,
      I2 => axi_rlast0,
      I3 => s00_axi_aresetn,
      I4 => \axi_arlen[7]_i_1_n_0\,
      I5 => axi_araddr1,
      O => axi_rlast_i_1_n_0
    );
axi_rlast_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \axi_arready2__14\,
      I1 => \^s00_axi_rlast\,
      I2 => axi_arv_arr_flag,
      O => axi_rlast0
    );
axi_rlast_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rlast_i_1_n_0,
      Q => \^s00_axi_rlast\,
      R => '0'
    );
axi_rvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => s00_axi_rready,
      I2 => \^axi_rvalid_reg_0\,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^axi_rvalid_reg_0\,
      R => axi_awready_i_1_n_0
    );
\axi_wready_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F88"
    )
        port map (
      I0 => axi_awv_awr_flag,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_wlast,
      I3 => \^axi_wready_reg_0\,
      O => \axi_wready_i_1__0_n_0\
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_wready_i_1__0_n_0\,
      Q => \^axi_wready_reg_0\,
      R => axi_awready_i_1_n_0
    );
\s00_axi_rdata[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(0),
      O => s00_axi_rdata(0)
    );
\s00_axi_rdata[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(2),
      O => s00_axi_rdata(10)
    );
\s00_axi_rdata[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(3),
      O => s00_axi_rdata(11)
    );
\s00_axi_rdata[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(4),
      O => s00_axi_rdata(12)
    );
\s00_axi_rdata[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(5),
      O => s00_axi_rdata(13)
    );
\s00_axi_rdata[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(6),
      O => s00_axi_rdata(14)
    );
\s00_axi_rdata[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(7),
      O => s00_axi_rdata(15)
    );
\s00_axi_rdata[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(0),
      O => s00_axi_rdata(16)
    );
\s00_axi_rdata[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(1),
      O => s00_axi_rdata(17)
    );
\s00_axi_rdata[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(2),
      O => s00_axi_rdata(18)
    );
\s00_axi_rdata[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(3),
      O => s00_axi_rdata(19)
    );
\s00_axi_rdata[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(1),
      O => s00_axi_rdata(1)
    );
\s00_axi_rdata[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(4),
      O => s00_axi_rdata(20)
    );
\s00_axi_rdata[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(5),
      O => s00_axi_rdata(21)
    );
\s00_axi_rdata[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(6),
      O => s00_axi_rdata(22)
    );
\s00_axi_rdata[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(7),
      O => s00_axi_rdata(23)
    );
\s00_axi_rdata[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(0),
      O => s00_axi_rdata(24)
    );
\s00_axi_rdata[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(1),
      O => s00_axi_rdata(25)
    );
\s00_axi_rdata[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(2),
      O => s00_axi_rdata(26)
    );
\s00_axi_rdata[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(3),
      O => s00_axi_rdata(27)
    );
\s00_axi_rdata[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(4),
      O => s00_axi_rdata(28)
    );
\s00_axi_rdata[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(5),
      O => s00_axi_rdata(29)
    );
\s00_axi_rdata[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(2),
      O => s00_axi_rdata(2)
    );
\s00_axi_rdata[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(6),
      O => s00_axi_rdata(30)
    );
\s00_axi_rdata[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(7),
      O => s00_axi_rdata(31)
    );
\s00_axi_rdata[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(3),
      O => s00_axi_rdata(3)
    );
\s00_axi_rdata[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(4),
      O => s00_axi_rdata(4)
    );
\s00_axi_rdata[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(5),
      O => s00_axi_rdata(5)
    );
\s00_axi_rdata[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(6),
      O => s00_axi_rdata(6)
    );
\s00_axi_rdata[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(7),
      O => s00_axi_rdata(7)
    );
\s00_axi_rdata[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(0),
      O => s00_axi_rdata(8)
    );
\s00_axi_rdata[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(1),
      O => s00_axi_rdata(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_id_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_262\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_240\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_240_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule is
  signal \FSM_onehot_state[3]_i_348_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_358_n_0\ : STD_LOGIC;
  signal assigned_vars0 : STD_LOGIC;
  signal clause_in_use : STD_LOGIC;
  signal clause_in_use0 : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_126_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal variable_1_assignment0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_5_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__27_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal variable_2_assignment0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__89_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal variable_2_id : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity : STD_LOGIC;
  signal \variable_2_polarity_i_1__27_n_0\ : STD_LOGIC;
  signal variable_3_assignment0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__89_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal variable_3_id : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity : STD_LOGIC;
  signal \variable_3_polarity_i_1__27_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_348\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_358\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \implication_variable_id[0]_i_28\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \implication_variable_id[1]_i_28\ : label is "soft_lutpair35";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_onehot_state[3]_i_294\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_348_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_240\,
      I2 => \FSM_onehot_state_reg[3]_i_240_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_314\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_262\,
      I1 => assigned_vars0,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_358_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_348\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[2]_i_126_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use,
      O => \FSM_onehot_state[3]_i_348_n_0\
    );
\FSM_onehot_state[3]_i_358\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[2]_i_126_n_0\,
      O => \FSM_onehot_state[3]_i_358_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => clause_in_use0,
      I1 => clause_in_use,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity,
      I1 => variable_2_polarity,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => assigned_vars0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__0\(3),
      O => implication_variable_ids(0)
    );
\implication_variable_id[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => variable_3_id(3),
      I1 => variable_2_id(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => assigned_vars0,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__0\(3)
    );
\implication_variable_id[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__0\(4),
      O => implication_variable_ids(1)
    );
\implication_variable_id[1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => variable_3_id(4),
      I1 => variable_2_id(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => assigned_vars0,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__0\(4)
    );
\implication_variable_id[2]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity,
      I3 => assigned_vars0,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity,
      O => \implication_variable_id[2]_i_126_n_0\
    );
\implication_variable_id[2]_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => assigned_vars0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__0\
    );
\implication_variable_id[2]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[2]_i_126_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use,
      I5 => \is_unit__0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => variable_3_id(0),
      I1 => variable_2_id(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => assigned_vars0,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_3_id_reg[2]_0\(0)
    );
\implication_variable_id[3]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => variable_3_id(1),
      I1 => variable_2_id(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => assigned_vars0,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_3_id_reg[2]_0\(1)
    );
\implication_variable_id[4]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => variable_3_id(2),
      I1 => variable_2_id(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => assigned_vars0,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_3_id_reg[2]_0\(2)
    );
\variable_1_assignment[0]_i_1__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__89_n_0\
    );
\variable_1_assignment[1]_i_1__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__89_n_0\
    );
\variable_1_assignment[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => clause_in_use0,
      I3 => Q(0),
      I4 => variable_1_assignment0,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2_n_0\
    );
\variable_1_assignment[1]_i_3__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_5_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => variable_1_assignment0
    );
\variable_1_assignment[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_5_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__89_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__89_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => clause_in_use0,
      O => \variable_1_id[4]_i_1__27_n_0\
    );
\variable_1_id[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0(0),
      I1 => variable_2_polarity_reg_0(1),
      I2 => variable_2_polarity_reg_1,
      I3 => variable_2_polarity_reg_0(2),
      I4 => variable_2_polarity_reg_2,
      I5 => Q(1),
      O => clause_in_use0
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => clause_in_use0,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__27_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__27_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__89_n_0\
    );
\variable_2_assignment[1]_i_1__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2_n_0\,
      I4 => assigned_vars0,
      O => \variable_2_assignment[1]_i_1__89_n_0\
    );
\variable_2_assignment[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => clause_in_use0,
      I3 => Q(0),
      I4 => variable_2_assignment0,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2_n_0\
    );
\variable_2_assignment[1]_i_3__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => variable_2_id(3),
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__89_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => variable_2_id(4),
      O => variable_2_assignment0
    );
\variable_2_assignment[1]_i_4__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => variable_2_id(0),
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => variable_2_id(2),
      I4 => variable_id_broadcast(1),
      I5 => variable_2_id(1),
      O => \variable_2_assignment[1]_i_4__89_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__89_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__89_n_0\,
      Q => assigned_vars0,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => variable_2_id(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => variable_2_id(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => variable_2_id(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => variable_2_id(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => variable_2_id(4),
      R => '0'
    );
\variable_2_polarity_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => clause_in_use0,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity,
      O => \variable_2_polarity_i_1__27_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__27_n_0\,
      Q => variable_2_polarity,
      R => '0'
    );
\variable_3_assignment[0]_i_1__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__89_n_0\
    );
\variable_3_assignment[1]_i_1__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__89_n_0\
    );
\variable_3_assignment[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => clause_in_use0,
      I3 => Q(0),
      I4 => variable_3_assignment0,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2_n_0\
    );
\variable_3_assignment[1]_i_3__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => variable_3_id(3),
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__89_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => variable_3_id(4),
      O => variable_3_assignment0
    );
\variable_3_assignment[1]_i_4__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => variable_3_id(0),
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => variable_3_id(2),
      I4 => variable_id_broadcast(1),
      I5 => variable_3_id(1),
      O => \variable_3_assignment[1]_i_4__89_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__89_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__89_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => variable_3_id(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => variable_3_id(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => variable_3_id(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => variable_3_id(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => variable_3_id(4),
      R => '0'
    );
\variable_3_polarity_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => clause_in_use0,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity,
      O => \variable_3_polarity_i_1__27_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__27_n_0\,
      Q => variable_3_polarity,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \slv_reg0_reg[5]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_314\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_314_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_314_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[2]_i_9\ : in STD_LOGIC;
    \implication_variable_id[4]_i_28\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[4]_i_28_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \implication_variable_id[4]_i_28_1\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0\ is
  signal \FSM_onehot_state[3]_i_387_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_388_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__11_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_360_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__0__0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^slv_reg0_reg[5]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__88_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__88_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__11_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__88_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__88_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__11_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__88_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__88_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__11_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_350\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_387\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_388\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_361\ : label is "soft_lutpair54";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[5]\ <= \^slv_reg0_reg[5]\;
\FSM_onehot_state[3]_i_350\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_360_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_387_n_0\,
      I1 => \FSM_onehot_state[3]_i_388_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_314\,
      I4 => \FSM_onehot_state[3]_i_314_0\,
      I5 => \FSM_onehot_state[3]_i_314_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_387\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_387_n_0\
    );
\FSM_onehot_state[3]_i_388\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_360_n_0\,
      O => \FSM_onehot_state[3]_i_388_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__11_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^slv_reg0_reg[5]\,
      I1 => variable_2_polarity_reg_0(0),
      I2 => variable_2_polarity_reg_0(6),
      I3 => variable_2_polarity_reg_0(5),
      I4 => Q(1),
      O => \clause_in_use_i_2__11_n_0\
    );
clause_in_use_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => variable_2_polarity_reg_0(3),
      I1 => variable_2_polarity_reg_0(4),
      I2 => variable_2_polarity_reg_0(1),
      I3 => variable_2_polarity_reg_0(2),
      O => \^slv_reg0_reg[5]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[2]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__1\(0),
      I2 => \implication_variable_id[2]_i_9\,
      I3 => \implication_variable_id[4]_i_28\(0),
      I4 => \implication_variable_id[4]_i_28_0\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[2]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\implication_variable_id[3]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_3_id_reg[4]_0\(0)
    );
\implication_variable_id[3]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\implication_variable_id[3]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__1\(1),
      I2 => \implication_variable_id[2]_i_9\,
      I3 => \implication_variable_id[4]_i_28\(0),
      I4 => \implication_variable_id[4]_i_28_0\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[4]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_360_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__0__0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_3_id_reg[4]_0\(1)
    );
\implication_variable_id[4]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__1\(2)
    );
\implication_variable_id[4]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_360_n_0\
    );
\implication_variable_id[4]_i_361\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__0__0\
    );
\implication_variable_id[4]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__1\(2),
      I2 => \implication_variable_id[4]_i_28_1\,
      I3 => \implication_variable_id[4]_i_28\(0),
      I4 => \implication_variable_id[4]_i_28_0\(2),
      O => \clause_count_reg[0]_rep__0\
    );
\variable_1_assignment[0]_i_1__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__0_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__88_n_0\
    );
\variable_1_assignment[1]_i_1__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__0_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__88_n_0\
    );
\variable_1_assignment[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__11_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__88_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__0_n_0\
    );
\variable_1_assignment[1]_i_3__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__88_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__88_n_0\
    );
\variable_1_assignment[1]_i_4__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__88_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__88_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__88_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__11_n_0\,
      O => \variable_1_id[4]_i_1__11_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__11_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__11_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__11_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__0_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__88_n_0\
    );
\variable_2_assignment[1]_i_1__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__0_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__88_n_0\
    );
\variable_2_assignment[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__11_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__88_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__0_n_0\
    );
\variable_2_assignment[1]_i_3__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__88_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__88_n_0\
    );
\variable_2_assignment[1]_i_4__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__88_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__88_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__88_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__11_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__11_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__11_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__0_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__88_n_0\
    );
\variable_3_assignment[1]_i_1__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__0_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__88_n_0\
    );
\variable_3_assignment[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__11_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__88_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__0_n_0\
    );
\variable_3_assignment[1]_i_3__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__88_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__88_n_0\
    );
\variable_3_assignment[1]_i_4__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__88_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__88_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__88_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_1\(0),
      I1 => \clause_in_use_i_2__11_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__11_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__11_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \p_0_in__2\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_88 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[0]_i_8\ : in STD_LOGIC;
    \implication_variable_id[1]_i_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \implication_variable_id[1]_i_8_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_2_polarity_reg_2 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__2_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_124_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__1\ : STD_LOGIC;
  signal \^p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__87_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__87_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__2_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__87_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__87_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__2_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__87_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__87_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__2_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_349\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_389\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_390\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_125\ : label is "soft_lutpair73";
begin
  is_unit(0) <= \^is_unit\(0);
  \p_0_in__2\(4 downto 0) <= \^p_0_in__2\(4 downto 0);
  \variable_1_assignment_reg[1]_1\ <= \^variable_1_assignment_reg[1]_1\;
\FSM_onehot_state[3]_i_310\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_88(1),
      I2 => state_reg_i_88(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_349\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[2]_i_124_n_0\,
      I1 => \^variable_1_assignment_reg[1]_1\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_2\
    );
\FSM_onehot_state[3]_i_389\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_390\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_1\,
      I4 => \implication_variable_id[2]_i_124_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__2_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1(0),
      I2 => variable_2_polarity_reg_1(2),
      I3 => variable_2_polarity_reg_1(1),
      I4 => variable_2_polarity_reg_2,
      I5 => Q(1),
      O => \clause_in_use_i_2__2_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__2\(3),
      I2 => \implication_variable_id[0]_i_8\,
      I3 => state_reg_i_88(1),
      I4 => \implication_variable_id[1]_i_8\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^p_0_in__2\(3)
    );
\implication_variable_id[1]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__2\(4),
      I2 => \implication_variable_id[1]_i_8_0\,
      I3 => state_reg_i_88(1),
      I4 => \implication_variable_id[1]_i_8\(1),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^p_0_in__2\(4)
    );
\implication_variable_id[2]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[2]_i_124_n_0\
    );
\implication_variable_id[2]_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__1\
    );
\implication_variable_id[2]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[2]_i_124_n_0\,
      I1 => \^variable_1_assignment_reg[1]_1\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__1\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \^p_0_in__2\(0)
    );
\implication_variable_id[3]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \^p_0_in__2\(1)
    );
\implication_variable_id[4]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \^p_0_in__2\(2)
    );
state_i_96: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_88(1),
      I2 => state_reg_i_88(0),
      O => S(0)
    );
\variable_1_assignment[0]_i_1__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__1_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__87_n_0\
    );
\variable_1_assignment[1]_i_1__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__1_n_0\,
      I4 => \^variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__87_n_0\
    );
\variable_1_assignment[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__2_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__87_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__1_n_0\
    );
\variable_1_assignment[1]_i_3__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__87_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__87_n_0\
    );
\variable_1_assignment[1]_i_4__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__87_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__87_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__87_n_0\,
      Q => \^variable_1_assignment_reg[1]_1\,
      R => '0'
    );
\variable_1_id[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__2_n_0\,
      O => \variable_1_id[4]_i_1__2_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__2_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__2_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__2_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__1_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__87_n_0\
    );
\variable_2_assignment[1]_i_1__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__1_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__87_n_0\
    );
\variable_2_assignment[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__2_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__87_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__1_n_0\
    );
\variable_2_assignment[1]_i_3__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__87_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__87_n_0\
    );
\variable_2_assignment[1]_i_4__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__87_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__87_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__87_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__2_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__2_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__2_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__1_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__87_n_0\
    );
\variable_3_assignment[1]_i_1__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__1_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__87_n_0\
    );
\variable_3_assignment[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__2_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__87_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__1_n_0\
    );
\variable_3_assignment[1]_i_3__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__87_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__87_n_0\
    );
\variable_3_assignment[1]_i_4__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__87_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__87_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__87_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__2_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__2_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__2_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10\ is
  port (
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state[3]_i_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_88_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[2]_i_7\ : in STD_LOGIC;
    \p_0_in__10\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id[4]_i_30\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    state_reg_i_78_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    state_reg_i_49_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    state_reg_i_19_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    state_reg_i_7_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    state_reg_i_3_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    state_reg_i_2_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    state_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[3]_i_206_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[3]_i_155_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_i_104_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_i_61_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_i_29_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_i_9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \output_status_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10\ is
  signal \FSM_onehot_state[3]_i_307_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_104_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_104_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_104_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_104_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_155_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_155_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_155_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_155_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_206_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_206_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_206_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_206_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_257_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_257_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_257_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_257_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_29_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_29_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_29_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_61_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_61_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_61_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_61_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_9_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_9_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_9_n_3\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__35_n_0\ : STD_LOGIC;
  signal \clause_in_use_i_3__8_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_352_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__10\ : STD_LOGIC;
  signal \p_0_in__11\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_i_93_n_0 : STD_LOGIC;
  signal state_reg_i_19_n_0 : STD_LOGIC;
  signal state_reg_i_19_n_1 : STD_LOGIC;
  signal state_reg_i_19_n_2 : STD_LOGIC;
  signal state_reg_i_19_n_3 : STD_LOGIC;
  signal state_reg_i_2_n_2 : STD_LOGIC;
  signal state_reg_i_2_n_3 : STD_LOGIC;
  signal state_reg_i_3_n_0 : STD_LOGIC;
  signal state_reg_i_3_n_1 : STD_LOGIC;
  signal state_reg_i_3_n_2 : STD_LOGIC;
  signal state_reg_i_3_n_3 : STD_LOGIC;
  signal state_reg_i_49_n_0 : STD_LOGIC;
  signal state_reg_i_49_n_1 : STD_LOGIC;
  signal state_reg_i_49_n_2 : STD_LOGIC;
  signal state_reg_i_49_n_3 : STD_LOGIC;
  signal state_reg_i_78_n_0 : STD_LOGIC;
  signal state_reg_i_78_n_1 : STD_LOGIC;
  signal state_reg_i_78_n_2 : STD_LOGIC;
  signal state_reg_i_78_n_3 : STD_LOGIC;
  signal state_reg_i_7_n_0 : STD_LOGIC;
  signal state_reg_i_7_n_1 : STD_LOGIC;
  signal state_reg_i_7_n_2 : STD_LOGIC;
  signal state_reg_i_7_n_3 : STD_LOGIC;
  signal state_reg_i_83_n_0 : STD_LOGIC;
  signal state_reg_i_83_n_1 : STD_LOGIC;
  signal state_reg_i_83_n_2 : STD_LOGIC;
  signal state_reg_i_83_n_3 : STD_LOGIC;
  signal state_reg_i_88_n_0 : STD_LOGIC;
  signal state_reg_i_88_n_1 : STD_LOGIC;
  signal state_reg_i_88_n_2 : STD_LOGIC;
  signal state_reg_i_88_n_3 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__10_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__78_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__78_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__36_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__10_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__78_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__78_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__36_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__10_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__78_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__78_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__36_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal \NLW_FSM_onehot_state_reg[3]_i_104_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_155_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_206_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_257_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FSM_onehot_state_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_61_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state_reg_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state_reg_i_49_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state_reg_i_78_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state_reg_i_83_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state_reg_i_88_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_340\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_377\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_378\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_353\ : label is "soft_lutpair39";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_3_id_reg[4]_0\(1 downto 0) <= \^variable_3_id_reg[4]_0\(1 downto 0);
\FSM_onehot_state[3]_i_307\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_88_0(1),
      I2 => state_reg_i_88_0(0),
      O => \FSM_onehot_state[3]_i_307_n_0\
    );
\FSM_onehot_state[3]_i_340\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_352_n_0\,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_377\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_378\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \implication_variable_id[4]_i_352_n_0\,
      O => clause_in_use_reg_0
    );
\FSM_onehot_state_reg[3]_i_104\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_155_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_104_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_104_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_104_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_104_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_104_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_61_0\(3 downto 0)
    );
\FSM_onehot_state_reg[3]_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_206_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_155_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_155_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_155_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_155_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_155_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_104_0\(3 downto 0)
    );
\FSM_onehot_state_reg[3]_i_206\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_257_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_206_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_206_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_206_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_206_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_206_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_155_0\(3 downto 0)
    );
\FSM_onehot_state_reg[3]_i_257\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_onehot_state_reg[3]_i_257_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_257_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_257_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_257_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_257_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_state[3]_i_307_n_0\,
      S(2 downto 0) => \FSM_onehot_state_reg[3]_i_206_0\(2 downto 0)
    );
\FSM_onehot_state_reg[3]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_61_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_29_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_29_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_29_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_9_0\(3 downto 0)
    );
\FSM_onehot_state_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_9_n_0\,
      CO(3) => \NLW_FSM_onehot_state_reg[3]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \FSM_onehot_state[3]_i_12\(0),
      CO(1) => \FSM_onehot_state_reg[3]_i_3_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \output_status_reg[2]\(2 downto 0)
    );
\FSM_onehot_state_reg[3]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_104_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_61_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_61_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_61_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_61_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_61_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_29_0\(3 downto 0)
    );
\FSM_onehot_state_reg[3]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_29_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_9_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_9_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_9_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_3_0\(3 downto 0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__35_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1(2),
      I2 => variable_2_polarity_reg_1(4),
      I3 => variable_2_polarity_reg_1(0),
      I4 => \clause_in_use_i_3__8_n_0\,
      I5 => Q(1),
      O => \clause_in_use_i_2__35_n_0\
    );
\clause_in_use_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => variable_2_polarity_reg_1(3),
      I1 => variable_2_polarity_reg_1(1),
      O => \clause_in_use_i_3__8_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[2]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__11\(0),
      I2 => \implication_variable_id[2]_i_7\,
      I3 => state_reg_i_88_0(1),
      I4 => \p_0_in__10\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[2]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__11\(0)
    );
\implication_variable_id[3]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^variable_3_id_reg[4]_0\(0)
    );
\implication_variable_id[3]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__11\(1)
    );
\implication_variable_id[3]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \implication_variable_id[4]_i_30\,
      I3 => state_reg_i_88_0(1),
      I4 => \p_0_in__10\(3),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[3]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__11\(1),
      I2 => \implication_variable_id[2]_i_7\,
      I3 => state_reg_i_88_0(1),
      I4 => \p_0_in__10\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[4]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_352_n_0\,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__10\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^variable_3_id_reg[4]_0\(1)
    );
\implication_variable_id[4]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__11\(2)
    );
\implication_variable_id[4]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_352_n_0\
    );
\implication_variable_id[4]_i_353\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__10\
    );
\implication_variable_id[4]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \implication_variable_id[4]_i_30\,
      I3 => state_reg_i_88_0(1),
      I4 => \p_0_in__10\(4),
      O => \clause_count_reg[0]_rep__0_1\
    );
\implication_variable_id[4]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__11\(2),
      I2 => \implication_variable_id[4]_i_30\,
      I3 => state_reg_i_88_0(1),
      I4 => \p_0_in__10\(2),
      O => \clause_count_reg[0]_rep__0\
    );
state_i_93: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_88_0(1),
      I2 => state_reg_i_88_0(0),
      O => state_i_93_n_0
    );
state_reg_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => state_reg_i_49_n_0,
      CO(3) => state_reg_i_19_n_0,
      CO(2) => state_reg_i_19_n_1,
      CO(1) => state_reg_i_19_n_2,
      CO(0) => state_reg_i_19_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_reg_i_19_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => state_reg_i_7_0(3 downto 0)
    );
state_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => state_reg_i_3_n_0,
      CO(3) => NLW_state_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => CO(0),
      CO(1) => state_reg_i_2_n_2,
      CO(0) => state_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => state_reg(2 downto 0)
    );
state_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => state_reg_i_7_n_0,
      CO(3) => state_reg_i_3_n_0,
      CO(2) => state_reg_i_3_n_1,
      CO(1) => state_reg_i_3_n_2,
      CO(0) => state_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => state_reg_i_2_0(3 downto 0)
    );
state_reg_i_49: unisim.vcomponents.CARRY4
     port map (
      CI => state_reg_i_78_n_0,
      CO(3) => state_reg_i_49_n_0,
      CO(2) => state_reg_i_49_n_1,
      CO(1) => state_reg_i_49_n_2,
      CO(0) => state_reg_i_49_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_reg_i_49_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => state_reg_i_19_0(3 downto 0)
    );
state_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => state_reg_i_19_n_0,
      CO(3) => state_reg_i_7_n_0,
      CO(2) => state_reg_i_7_n_1,
      CO(1) => state_reg_i_7_n_2,
      CO(0) => state_reg_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => state_reg_i_3_0(3 downto 0)
    );
state_reg_i_78: unisim.vcomponents.CARRY4
     port map (
      CI => state_reg_i_83_n_0,
      CO(3) => state_reg_i_78_n_0,
      CO(2) => state_reg_i_78_n_1,
      CO(1) => state_reg_i_78_n_2,
      CO(0) => state_reg_i_78_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_reg_i_78_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => state_reg_i_49_0(3 downto 0)
    );
state_reg_i_83: unisim.vcomponents.CARRY4
     port map (
      CI => state_reg_i_88_n_0,
      CO(3) => state_reg_i_83_n_0,
      CO(2) => state_reg_i_83_n_1,
      CO(1) => state_reg_i_83_n_2,
      CO(0) => state_reg_i_83_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_reg_i_83_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => state_reg_i_78_0(3 downto 0)
    );
state_reg_i_88: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_reg_i_88_n_0,
      CO(2) => state_reg_i_88_n_1,
      CO(1) => state_reg_i_88_n_2,
      CO(0) => state_reg_i_88_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_reg_i_88_O_UNCONNECTED(3 downto 0),
      S(3) => state_i_93_n_0,
      S(2 downto 0) => S(2 downto 0)
    );
\variable_1_assignment[0]_i_1__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__10_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__78_n_0\
    );
\variable_1_assignment[1]_i_1__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__10_n_0\,
      I4 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__78_n_0\
    );
\variable_1_assignment[1]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__35_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__78_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__10_n_0\
    );
\variable_1_assignment[1]_i_3__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__78_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__78_n_0\
    );
\variable_1_assignment[1]_i_4__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__78_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__78_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__78_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__35_n_0\,
      O => \variable_1_id[4]_i_1__36_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__35_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__36_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__36_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__10_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__78_n_0\
    );
\variable_2_assignment[1]_i_1__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__10_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__78_n_0\
    );
\variable_2_assignment[1]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__35_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__78_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__10_n_0\
    );
\variable_2_assignment[1]_i_3__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__78_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__78_n_0\
    );
\variable_2_assignment[1]_i_4__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__78_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__78_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__78_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__35_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__36_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__36_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__10_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__78_n_0\
    );
\variable_3_assignment[1]_i_1__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__10_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__78_n_0\
    );
\variable_3_assignment[1]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__35_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__78_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__10_n_0\
    );
\variable_3_assignment[1]_i_3__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__78_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__78_n_0\
    );
\variable_3_assignment[1]_i_4__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__78_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__78_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__78_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_1\(0),
      I1 => \clause_in_use_i_2__35_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__36_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__36_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__12\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg0_reg[2]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_211\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[0]_i_7\ : in STD_LOGIC;
    \implication_variable_id[1]_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[1]_i_7_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \implication_variable_id[1]_i_7_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_189\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_189_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    \clause_in_use_i_2__69\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11\ is
  signal \FSM_onehot_state[3]_i_304_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_322_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__70_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_350_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__11\ : STD_LOGIC;
  signal \^p_0_in__12\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slv_reg0_reg[2]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__11_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__77_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__77_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__71_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__11_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__77_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__77_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__71_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__11_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__77_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__77_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__71_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_304\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_322\ : label is "soft_lutpair40";
begin
  is_unit(0) <= \^is_unit\(0);
  \p_0_in__12\(4 downto 0) <= \^p_0_in__12\(4 downto 0);
  \slv_reg0_reg[2]\ <= \^slv_reg0_reg[2]\;
\FSM_onehot_state[3]_i_244\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_304_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_189\,
      I2 => \FSM_onehot_state_reg[3]_i_189_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_266\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_211\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_322_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_304\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_350_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_304_n_0\
    );
\FSM_onehot_state[3]_i_322\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_350_n_0\,
      O => \FSM_onehot_state[3]_i_322_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__70_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => \^slv_reg0_reg[2]\,
      I2 => \clause_in_use_i_2__69\(1),
      I3 => \clause_in_use_i_2__69\(3),
      I4 => \clause_in_use_i_2__69\(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__70_n_0\
    );
\clause_in_use_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clause_in_use_i_2__69\(0),
      I1 => \clause_in_use_i_2__69\(4),
      O => \^slv_reg0_reg[2]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__12\(3),
      I2 => \implication_variable_id[0]_i_7\,
      I3 => \implication_variable_id[1]_i_7\(0),
      I4 => \implication_variable_id[1]_i_7_0\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[1]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__12\(4),
      I2 => \implication_variable_id[1]_i_7_1\,
      I3 => \implication_variable_id[1]_i_7\(0),
      I4 => \implication_variable_id[1]_i_7_0\(1),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[2]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \^p_0_in__12\(0)
    );
\implication_variable_id[3]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^p_0_in__12\(3)
    );
\implication_variable_id[3]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \^p_0_in__12\(1)
    );
\implication_variable_id[4]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_350_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__11\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^p_0_in__12\(4)
    );
\implication_variable_id[4]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \^p_0_in__12\(2)
    );
\implication_variable_id[4]_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_350_n_0\
    );
\implication_variable_id[4]_i_351\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__11\
    );
\variable_1_assignment[0]_i_1__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__11_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__77_n_0\
    );
\variable_1_assignment[1]_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__11_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__77_n_0\
    );
\variable_1_assignment[1]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__70_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__77_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__11_n_0\
    );
\variable_1_assignment[1]_i_3__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__77_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__77_n_0\
    );
\variable_1_assignment[1]_i_4__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__77_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__77_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__77_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__70_n_0\,
      O => \variable_1_id[4]_i_1__71_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__70_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__71_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__71_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__11_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__77_n_0\
    );
\variable_2_assignment[1]_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__11_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__77_n_0\
    );
\variable_2_assignment[1]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__70_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__77_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__11_n_0\
    );
\variable_2_assignment[1]_i_3__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__77_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__77_n_0\
    );
\variable_2_assignment[1]_i_4__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__77_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__77_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__77_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__70_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__71_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__71_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__11_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__77_n_0\
    );
\variable_3_assignment[1]_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__11_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__77_n_0\
    );
\variable_3_assignment[1]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__70_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__77_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__11_n_0\
    );
\variable_3_assignment[1]_i_3__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__77_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__77_n_0\
    );
\variable_3_assignment[1]_i_4__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__77_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__77_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__77_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__70_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__71_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__71_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_266\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_266_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_266_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[2]_i_7\ : in STD_LOGIC;
    \implication_variable_id[4]_i_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__12\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id[4]_i_30\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_2_polarity_reg_2 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12\ is
  signal \FSM_onehot_state[3]_i_371_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_372_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__36_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_348_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__12\ : STD_LOGIC;
  signal \p_0_in__13\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \variable_1_assignment[0]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__12_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__76_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__76_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__37_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__12_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__76_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__76_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__37_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__12_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__76_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__76_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__37_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_306\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_371\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_372\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_349\ : label is "soft_lutpair42";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_3_id_reg[4]_0\(1 downto 0) <= \^variable_3_id_reg[4]_0\(1 downto 0);
\FSM_onehot_state[3]_i_306\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_348_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_371_n_0\,
      I1 => \FSM_onehot_state[3]_i_372_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_266\,
      I4 => \FSM_onehot_state[3]_i_266_0\,
      I5 => \FSM_onehot_state[3]_i_266_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_371\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_371_n_0\
    );
\FSM_onehot_state[3]_i_372\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_348_n_0\,
      O => \FSM_onehot_state[3]_i_372_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__36_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1(1),
      I2 => variable_2_polarity_reg_1(2),
      I3 => variable_2_polarity_reg_1(0),
      I4 => variable_2_polarity_reg_2,
      I5 => Q(1),
      O => \clause_in_use_i_2__36_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[2]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__13\(0),
      I2 => \implication_variable_id[2]_i_7\,
      I3 => \implication_variable_id[4]_i_18\(0),
      I4 => \p_0_in__12\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[2]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__13\(0)
    );
\implication_variable_id[3]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^variable_3_id_reg[4]_0\(0)
    );
\implication_variable_id[3]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__13\(1)
    );
\implication_variable_id[3]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \implication_variable_id[4]_i_30\,
      I3 => \implication_variable_id[4]_i_18\(0),
      I4 => \p_0_in__12\(3),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[3]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__13\(1),
      I2 => \implication_variable_id[2]_i_7\,
      I3 => \implication_variable_id[4]_i_18\(0),
      I4 => \p_0_in__12\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[4]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_348_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__12\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^variable_3_id_reg[4]_0\(1)
    );
\implication_variable_id[4]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__13\(2)
    );
\implication_variable_id[4]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_348_n_0\
    );
\implication_variable_id[4]_i_349\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__12\
    );
\implication_variable_id[4]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \implication_variable_id[4]_i_30\,
      I3 => \implication_variable_id[4]_i_18\(0),
      I4 => \p_0_in__12\(4),
      O => \clause_count_reg[0]_rep__0_1\
    );
\implication_variable_id[4]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__13\(2),
      I2 => \implication_variable_id[4]_i_30\,
      I3 => \implication_variable_id[4]_i_18\(0),
      I4 => \p_0_in__12\(2),
      O => \clause_count_reg[0]_rep__0\
    );
\variable_1_assignment[0]_i_1__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__12_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__76_n_0\
    );
\variable_1_assignment[1]_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__12_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__76_n_0\
    );
\variable_1_assignment[1]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__36_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__76_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__12_n_0\
    );
\variable_1_assignment[1]_i_3__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__76_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__76_n_0\
    );
\variable_1_assignment[1]_i_4__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__76_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__76_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__76_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__36_n_0\,
      O => \variable_1_id[4]_i_1__37_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__36_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__37_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__37_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__12_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__76_n_0\
    );
\variable_2_assignment[1]_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__12_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__76_n_0\
    );
\variable_2_assignment[1]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__36_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__76_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__12_n_0\
    );
\variable_2_assignment[1]_i_3__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__76_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__76_n_0\
    );
\variable_2_assignment[1]_i_4__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__76_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__76_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__76_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__36_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__37_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__37_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__12_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__76_n_0\
    );
\variable_3_assignment[1]_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__12_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__76_n_0\
    );
\variable_3_assignment[1]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__36_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__76_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__12_n_0\
    );
\variable_3_assignment[1]_i_3__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__76_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__76_n_0\
    );
\variable_3_assignment[1]_i_4__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__76_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__76_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__76_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_1\(0),
      I1 => \clause_in_use_i_2__36_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__37_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__37_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \p_0_in__14\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_83 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[0]_i_7\ : in STD_LOGIC;
    \implication_variable_id[1]_i_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__33_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_346_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__13\ : STD_LOGIC;
  signal \^p_0_in__14\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__13_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__75_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__75_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__34_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__13_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__75_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__75_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__34_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__13_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__75_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__75_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__34_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_305\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_373\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_374\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_347\ : label is "soft_lutpair44";
begin
  is_unit(0) <= \^is_unit\(0);
  \p_0_in__14\(4 downto 0) <= \^p_0_in__14\(4 downto 0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_83(1),
      I2 => state_reg_i_83(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_305\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_346_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_373\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_374\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_346_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__33_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(1),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__33_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__14\(3),
      I2 => \implication_variable_id[0]_i_7\,
      I3 => state_reg_i_83(1),
      I4 => \implication_variable_id[1]_i_7\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[1]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__14\(4),
      I2 => \implication_variable_id[0]_i_7\,
      I3 => state_reg_i_83(1),
      I4 => \implication_variable_id[1]_i_7\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[2]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \^p_0_in__14\(0)
    );
\implication_variable_id[3]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^p_0_in__14\(3)
    );
\implication_variable_id[3]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \^p_0_in__14\(1)
    );
\implication_variable_id[4]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_346_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__13\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^p_0_in__14\(4)
    );
\implication_variable_id[4]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \^p_0_in__14\(2)
    );
\implication_variable_id[4]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_346_n_0\
    );
\implication_variable_id[4]_i_347\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__13\
    );
state_i_92: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_83(1),
      I2 => state_reg_i_83(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__13_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__75_n_0\
    );
\variable_1_assignment[1]_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__13_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__75_n_0\
    );
\variable_1_assignment[1]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__33_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__75_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__13_n_0\
    );
\variable_1_assignment[1]_i_3__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__75_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__75_n_0\
    );
\variable_1_assignment[1]_i_4__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__75_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__75_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__75_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__33_n_0\,
      O => \variable_1_id[4]_i_1__34_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__33_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__34_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__34_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__13_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__75_n_0\
    );
\variable_2_assignment[1]_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__13_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__75_n_0\
    );
\variable_2_assignment[1]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__33_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__75_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__13_n_0\
    );
\variable_2_assignment[1]_i_3__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__75_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__75_n_0\
    );
\variable_2_assignment[1]_i_4__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__75_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__75_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__75_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__33_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__34_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__34_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__13_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__75_n_0\
    );
\variable_3_assignment[1]_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__13_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__75_n_0\
    );
\variable_3_assignment[1]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__33_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__75_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__13_n_0\
    );
\variable_3_assignment[1]_i_3__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__75_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__75_n_0\
    );
\variable_3_assignment[1]_i_4__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__75_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__75_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__75_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__33_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__34_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__34_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_211\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[2]_i_7\ : in STD_LOGIC;
    \implication_variable_id[4]_i_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__14\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id[4]_i_30\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_189\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_189_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14\ is
  signal \FSM_onehot_state[3]_i_301_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_320_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__31_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_344_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__14\ : STD_LOGIC;
  signal \p_0_in__15\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \variable_1_assignment[0]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__14_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__74_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__74_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__32_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__14_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__74_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__74_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__32_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__14_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__74_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__74_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__32_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_301\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_320\ : label is "soft_lutpair45";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_3_id_reg[4]_0\(1 downto 0) <= \^variable_3_id_reg[4]_0\(1 downto 0);
\FSM_onehot_state[3]_i_243\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_301_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_189\,
      I2 => \FSM_onehot_state_reg[3]_i_189_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_265\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_211\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_320_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_301\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_344_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_301_n_0\
    );
\FSM_onehot_state[3]_i_320\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_344_n_0\,
      O => \FSM_onehot_state[3]_i_320_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__31_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0(2),
      I1 => variable_2_polarity_reg_0(3),
      I2 => variable_2_polarity_reg_0(0),
      I3 => variable_2_polarity_reg_0(1),
      I4 => variable_2_polarity_reg_1,
      I5 => Q(1),
      O => \clause_in_use_i_2__31_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[2]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__15\(0),
      I2 => \implication_variable_id[2]_i_7\,
      I3 => \implication_variable_id[4]_i_18\(0),
      I4 => \p_0_in__14\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[2]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__15\(0)
    );
\implication_variable_id[3]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^variable_3_id_reg[4]_0\(0)
    );
\implication_variable_id[3]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__15\(1)
    );
\implication_variable_id[3]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \implication_variable_id[4]_i_30\,
      I3 => \implication_variable_id[4]_i_18\(0),
      I4 => \p_0_in__14\(3),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[3]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__15\(1),
      I2 => \implication_variable_id[2]_i_7\,
      I3 => \implication_variable_id[4]_i_18\(0),
      I4 => \p_0_in__14\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[4]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_344_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__14\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^variable_3_id_reg[4]_0\(1)
    );
\implication_variable_id[4]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__15\(2)
    );
\implication_variable_id[4]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_344_n_0\
    );
\implication_variable_id[4]_i_345\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__14\
    );
\implication_variable_id[4]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \implication_variable_id[4]_i_30\,
      I3 => \implication_variable_id[4]_i_18\(0),
      I4 => \p_0_in__14\(4),
      O => \clause_count_reg[0]_rep__0_1\
    );
\implication_variable_id[4]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__15\(2),
      I2 => \implication_variable_id[4]_i_30\,
      I3 => \implication_variable_id[4]_i_18\(0),
      I4 => \p_0_in__14\(2),
      O => \clause_count_reg[0]_rep__0\
    );
\variable_1_assignment[0]_i_1__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__14_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__74_n_0\
    );
\variable_1_assignment[1]_i_1__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__14_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__74_n_0\
    );
\variable_1_assignment[1]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__31_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__74_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__14_n_0\
    );
\variable_1_assignment[1]_i_3__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__74_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__74_n_0\
    );
\variable_1_assignment[1]_i_4__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__74_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__74_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__74_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__31_n_0\,
      O => \variable_1_id[4]_i_1__32_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__31_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__32_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__32_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__14_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__74_n_0\
    );
\variable_2_assignment[1]_i_1__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__14_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__74_n_0\
    );
\variable_2_assignment[1]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__31_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__74_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__14_n_0\
    );
\variable_2_assignment[1]_i_3__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__74_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__74_n_0\
    );
\variable_2_assignment[1]_i_4__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__74_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__74_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__74_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__31_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__32_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__32_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__14_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__74_n_0\
    );
\variable_3_assignment[1]_i_1__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__14_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__74_n_0\
    );
\variable_3_assignment[1]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__31_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__74_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__14_n_0\
    );
\variable_3_assignment[1]_i_3__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__74_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__74_n_0\
    );
\variable_3_assignment[1]_i_4__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__74_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__74_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__74_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_1\(0),
      I1 => \clause_in_use_i_2__31_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__32_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__32_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__16\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_265\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_265_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_265_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[0]_i_7\ : in STD_LOGIC;
    \implication_variable_id[1]_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[1]_i_7_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15\ is
  signal \FSM_onehot_state[3]_i_367_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_368_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__16_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_342_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__15\ : STD_LOGIC;
  signal \^p_0_in__16\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__15_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__73_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__73_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__16_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__15_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__73_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__73_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__16_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__15_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__73_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__73_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__16_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_303\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_367\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_368\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_343\ : label is "soft_lutpair47";
begin
  is_unit(0) <= \^is_unit\(0);
  \p_0_in__16\(4 downto 0) <= \^p_0_in__16\(4 downto 0);
\FSM_onehot_state[3]_i_303\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_342_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_367_n_0\,
      I1 => \FSM_onehot_state[3]_i_368_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_265\,
      I4 => \FSM_onehot_state[3]_i_265_0\,
      I5 => \FSM_onehot_state[3]_i_265_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_367\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_367_n_0\
    );
\FSM_onehot_state[3]_i_368\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_342_n_0\,
      O => \FSM_onehot_state[3]_i_368_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__16_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0(1),
      I1 => variable_2_polarity_reg_0(0),
      I2 => variable_2_polarity_reg_1,
      I3 => variable_2_polarity_reg_0(2),
      I4 => variable_2_polarity_reg_2,
      I5 => Q(1),
      O => \clause_in_use_i_2__16_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__16\(3),
      I2 => \implication_variable_id[0]_i_7\,
      I3 => \implication_variable_id[1]_i_7\(0),
      I4 => \implication_variable_id[1]_i_7_0\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__16\(4),
      I2 => \implication_variable_id[0]_i_7\,
      I3 => \implication_variable_id[1]_i_7\(0),
      I4 => \implication_variable_id[1]_i_7_0\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[2]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \^p_0_in__16\(0)
    );
\implication_variable_id[3]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^p_0_in__16\(3)
    );
\implication_variable_id[3]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \^p_0_in__16\(1)
    );
\implication_variable_id[4]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_342_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__15\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^p_0_in__16\(4)
    );
\implication_variable_id[4]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \^p_0_in__16\(2)
    );
\implication_variable_id[4]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_342_n_0\
    );
\implication_variable_id[4]_i_343\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__15\
    );
\variable_1_assignment[0]_i_1__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__15_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__73_n_0\
    );
\variable_1_assignment[1]_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__15_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__73_n_0\
    );
\variable_1_assignment[1]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__16_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__73_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__15_n_0\
    );
\variable_1_assignment[1]_i_3__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__73_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__73_n_0\
    );
\variable_1_assignment[1]_i_4__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__73_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__73_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__73_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__16_n_0\,
      O => \variable_1_id[4]_i_1__16_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__16_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__16_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__16_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__15_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__73_n_0\
    );
\variable_2_assignment[1]_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__15_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__73_n_0\
    );
\variable_2_assignment[1]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__16_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__73_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__15_n_0\
    );
\variable_2_assignment[1]_i_3__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__73_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__73_n_0\
    );
\variable_2_assignment[1]_i_4__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__73_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__73_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__73_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__16_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__16_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__16_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__15_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__73_n_0\
    );
\variable_3_assignment[1]_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__15_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__73_n_0\
    );
\variable_3_assignment[1]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__16_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__73_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__15_n_0\
    );
\variable_3_assignment[1]_i_3__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__73_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__73_n_0\
    );
\variable_3_assignment[1]_i_4__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__73_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__73_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__73_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__16_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__16_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__16_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_83 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[0]_i_46\ : in STD_LOGIC;
    \p_0_in__16\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id[2]_i_46\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__53_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_340_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__16\ : STD_LOGIC;
  signal \p_0_in__17\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \variable_1_assignment[0]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__16_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__72_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__72_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__54_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__16_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__72_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__72_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__54_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__16_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__72_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__72_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__54_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_302\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_369\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_370\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_341\ : label is "soft_lutpair49";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
  \variable_3_id_reg[4]_0\(1 downto 0) <= \^variable_3_id_reg[4]_0\(1 downto 0);
\FSM_onehot_state[3]_i_260\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_83(1),
      I2 => state_reg_i_83(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_302\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_340_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_369\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_370\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_340_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__53_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(0),
      I3 => variable_2_polarity_reg_2(2),
      I4 => variable_2_polarity_reg_2(1),
      I5 => Q(1),
      O => \clause_in_use_i_2__53_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[2]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__17\(0),
      I2 => \implication_variable_id[0]_i_46\,
      I3 => state_reg_i_83(1),
      I4 => \p_0_in__16\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[2]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__17\(0)
    );
\implication_variable_id[3]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^variable_3_id_reg[4]_0\(0)
    );
\implication_variable_id[3]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__17\(1)
    );
\implication_variable_id[3]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \implication_variable_id[2]_i_46\,
      I3 => state_reg_i_83(1),
      I4 => \p_0_in__16\(3),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[3]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__17\(1),
      I2 => \implication_variable_id[0]_i_46\,
      I3 => state_reg_i_83(1),
      I4 => \p_0_in__16\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[4]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_340_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__16\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^variable_3_id_reg[4]_0\(1)
    );
\implication_variable_id[4]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__17\(2)
    );
\implication_variable_id[4]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_340_n_0\
    );
\implication_variable_id[4]_i_341\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__16\
    );
\implication_variable_id[4]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \implication_variable_id[2]_i_46\,
      I3 => state_reg_i_83(1),
      I4 => \p_0_in__16\(4),
      O => \clause_count_reg[0]_rep__0_1\
    );
\implication_variable_id[4]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__17\(2),
      I2 => \implication_variable_id[2]_i_46\,
      I3 => state_reg_i_83(1),
      I4 => \p_0_in__16\(2),
      O => \clause_count_reg[0]_rep__0\
    );
state_i_91: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_83(1),
      I2 => state_reg_i_83(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__16_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__72_n_0\
    );
\variable_1_assignment[1]_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__16_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__72_n_0\
    );
\variable_1_assignment[1]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__53_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__72_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__16_n_0\
    );
\variable_1_assignment[1]_i_3__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__72_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__72_n_0\
    );
\variable_1_assignment[1]_i_4__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__72_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__72_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__72_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__53_n_0\,
      O => \variable_1_id[4]_i_1__54_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__53_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__54_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__54_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__16_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__72_n_0\
    );
\variable_2_assignment[1]_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__16_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__72_n_0\
    );
\variable_2_assignment[1]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__53_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__72_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__16_n_0\
    );
\variable_2_assignment[1]_i_3__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__72_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__72_n_0\
    );
\variable_2_assignment[1]_i_4__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__72_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__72_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__72_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__53_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__54_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__54_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__16_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__72_n_0\
    );
\variable_3_assignment[1]_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__16_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__72_n_0\
    );
\variable_3_assignment[1]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__53_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__72_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__16_n_0\
    );
\variable_3_assignment[1]_i_3__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__72_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__72_n_0\
    );
\variable_3_assignment[1]_i_4__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__72_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__72_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__72_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_1\(0),
      I1 => \clause_in_use_i_2__53_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__54_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__54_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__18\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg0_reg[2]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_211\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[0]_i_6\ : in STD_LOGIC;
    \implication_variable_id[1]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[1]_i_6_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[3]_i_189\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_189_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17\ is
  signal \FSM_onehot_state[3]_i_298_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_318_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__49_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_338_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__17\ : STD_LOGIC;
  signal \^p_0_in__18\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slv_reg0_reg[2]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__17_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__71_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__71_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__50_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__17_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__71_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__71_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__50_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__17_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__71_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__71_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__50_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_298\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_318\ : label is "soft_lutpair50";
begin
  is_unit(0) <= \^is_unit\(0);
  \p_0_in__18\(4 downto 0) <= \^p_0_in__18\(4 downto 0);
  \slv_reg0_reg[2]\ <= \^slv_reg0_reg[2]\;
\FSM_onehot_state[3]_i_242\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_298_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_189\,
      I2 => \FSM_onehot_state_reg[3]_i_189_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_264\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_211\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_318_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_298\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_338_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_298_n_0\
    );
\FSM_onehot_state[3]_i_318\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_338_n_0\,
      O => \FSM_onehot_state[3]_i_318_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__49_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[2]\,
      I1 => variable_2_polarity_reg_0,
      I2 => variable_2_polarity_reg_1(1),
      I3 => variable_2_polarity_reg_1(4),
      I4 => variable_2_polarity_reg_1(3),
      I5 => Q(1),
      O => \clause_in_use_i_2__49_n_0\
    );
\clause_in_use_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => variable_2_polarity_reg_1(0),
      I1 => variable_2_polarity_reg_1(2),
      O => \^slv_reg0_reg[2]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__18\(3),
      I2 => \implication_variable_id[0]_i_6\,
      I3 => \implication_variable_id[1]_i_6\(0),
      I4 => \implication_variable_id[1]_i_6_0\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[1]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__18\(4),
      I2 => \implication_variable_id[0]_i_6\,
      I3 => \implication_variable_id[1]_i_6\(0),
      I4 => \implication_variable_id[1]_i_6_0\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[2]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \^p_0_in__18\(0)
    );
\implication_variable_id[3]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^p_0_in__18\(3)
    );
\implication_variable_id[3]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \^p_0_in__18\(1)
    );
\implication_variable_id[4]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_338_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__17\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^p_0_in__18\(4)
    );
\implication_variable_id[4]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \^p_0_in__18\(2)
    );
\implication_variable_id[4]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_338_n_0\
    );
\implication_variable_id[4]_i_339\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__17\
    );
\variable_1_assignment[0]_i_1__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__17_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__71_n_0\
    );
\variable_1_assignment[1]_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__17_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__71_n_0\
    );
\variable_1_assignment[1]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__49_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__71_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__17_n_0\
    );
\variable_1_assignment[1]_i_3__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__71_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__71_n_0\
    );
\variable_1_assignment[1]_i_4__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__71_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__71_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__71_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__49_n_0\,
      O => \variable_1_id[4]_i_1__50_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__49_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__50_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__50_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__17_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__71_n_0\
    );
\variable_2_assignment[1]_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__17_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__71_n_0\
    );
\variable_2_assignment[1]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__49_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__71_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__17_n_0\
    );
\variable_2_assignment[1]_i_3__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__71_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__71_n_0\
    );
\variable_2_assignment[1]_i_4__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__71_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__71_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__71_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__49_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__50_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__50_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__17_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__71_n_0\
    );
\variable_3_assignment[1]_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__17_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__71_n_0\
    );
\variable_3_assignment[1]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__49_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__71_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__17_n_0\
    );
\variable_3_assignment[1]_i_3__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__71_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__71_n_0\
    );
\variable_3_assignment[1]_i_4__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__71_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__71_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__71_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__49_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__50_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__50_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_264\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_264_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_264_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[2]_i_6\ : in STD_LOGIC;
    \implication_variable_id[4]_i_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__18\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id[4]_i_31\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18\ is
  signal \FSM_onehot_state[3]_i_363_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_364_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__54_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_336_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__18\ : STD_LOGIC;
  signal \p_0_in__19\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \variable_1_assignment[0]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__18_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__70_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__70_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__55_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__18_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__70_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__70_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__55_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__18_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__70_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__70_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__55_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_300\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_363\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_364\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_337\ : label is "soft_lutpair52";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_3_id_reg[4]_0\(1 downto 0) <= \^variable_3_id_reg[4]_0\(1 downto 0);
\FSM_onehot_state[3]_i_300\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_336_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_363_n_0\,
      I1 => \FSM_onehot_state[3]_i_364_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_264\,
      I4 => \FSM_onehot_state[3]_i_264_0\,
      I5 => \FSM_onehot_state[3]_i_264_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_363\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_363_n_0\
    );
\FSM_onehot_state[3]_i_364\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_336_n_0\,
      O => \FSM_onehot_state[3]_i_364_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__54_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(0),
      I3 => variable_2_polarity_reg_2(1),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__54_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__19\(0),
      I2 => \implication_variable_id[2]_i_6\,
      I3 => \implication_variable_id[4]_i_17\(0),
      I4 => \p_0_in__18\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[2]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__19\(0)
    );
\implication_variable_id[3]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^variable_3_id_reg[4]_0\(0)
    );
\implication_variable_id[3]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__19\(1)
    );
\implication_variable_id[3]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \implication_variable_id[4]_i_31\,
      I3 => \implication_variable_id[4]_i_17\(0),
      I4 => \p_0_in__18\(3),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[3]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__19\(1),
      I2 => \implication_variable_id[2]_i_6\,
      I3 => \implication_variable_id[4]_i_17\(0),
      I4 => \p_0_in__18\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[4]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_336_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__18\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^variable_3_id_reg[4]_0\(1)
    );
\implication_variable_id[4]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__19\(2)
    );
\implication_variable_id[4]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_336_n_0\
    );
\implication_variable_id[4]_i_337\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__18\
    );
\implication_variable_id[4]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \implication_variable_id[4]_i_31\,
      I3 => \implication_variable_id[4]_i_17\(0),
      I4 => \p_0_in__18\(4),
      O => \clause_count_reg[0]_rep__0_1\
    );
\implication_variable_id[4]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__19\(2),
      I2 => \implication_variable_id[4]_i_31\,
      I3 => \implication_variable_id[4]_i_17\(0),
      I4 => \p_0_in__18\(2),
      O => \clause_count_reg[0]_rep__0\
    );
\variable_1_assignment[0]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__18_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__70_n_0\
    );
\variable_1_assignment[1]_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__18_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__70_n_0\
    );
\variable_1_assignment[1]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__54_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__70_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__18_n_0\
    );
\variable_1_assignment[1]_i_3__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__70_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__70_n_0\
    );
\variable_1_assignment[1]_i_4__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__70_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__70_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__70_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__54_n_0\,
      O => \variable_1_id[4]_i_1__55_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__54_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__55_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__55_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__18_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__70_n_0\
    );
\variable_2_assignment[1]_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__18_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__70_n_0\
    );
\variable_2_assignment[1]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__54_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__70_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__18_n_0\
    );
\variable_2_assignment[1]_i_3__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__70_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__70_n_0\
    );
\variable_2_assignment[1]_i_4__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__70_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__70_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__70_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__54_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__55_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__55_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__18_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__70_n_0\
    );
\variable_3_assignment[1]_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__18_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__70_n_0\
    );
\variable_3_assignment[1]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__54_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__70_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__18_n_0\
    );
\variable_3_assignment[1]_i_3__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__70_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__70_n_0\
    );
\variable_3_assignment[1]_i_4__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__70_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__70_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__70_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_1\(0),
      I1 => \clause_in_use_i_2__54_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__55_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__55_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \p_0_in__20\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_83 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[0]_i_6\ : in STD_LOGIC;
    \implication_variable_id[1]_i_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__69_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_334_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__19\ : STD_LOGIC;
  signal \^p_0_in__20\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__19_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__69_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__69_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__70_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__19_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__69_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__69_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__70_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__19_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__69_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__69_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__70_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_299\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_365\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_366\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_335\ : label is "soft_lutpair56";
begin
  is_unit(0) <= \^is_unit\(0);
  \p_0_in__20\(4 downto 0) <= \^p_0_in__20\(4 downto 0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_259\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_83(1),
      I2 => state_reg_i_83(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_299\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_334_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_365\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_366\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_334_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__69_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(0),
      I3 => variable_2_polarity_reg_2(2),
      I4 => variable_2_polarity_reg_2(1),
      I5 => Q(1),
      O => \clause_in_use_i_2__69_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__20\(3),
      I2 => \implication_variable_id[0]_i_6\,
      I3 => state_reg_i_83(1),
      I4 => \implication_variable_id[1]_i_6\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[1]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__20\(4),
      I2 => \implication_variable_id[0]_i_6\,
      I3 => state_reg_i_83(1),
      I4 => \implication_variable_id[1]_i_6\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[2]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \^p_0_in__20\(0)
    );
\implication_variable_id[3]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^p_0_in__20\(3)
    );
\implication_variable_id[3]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \^p_0_in__20\(1)
    );
\implication_variable_id[4]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_334_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__19\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^p_0_in__20\(4)
    );
\implication_variable_id[4]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \^p_0_in__20\(2)
    );
\implication_variable_id[4]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_334_n_0\
    );
\implication_variable_id[4]_i_335\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__19\
    );
state_i_90: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_83(1),
      I2 => state_reg_i_83(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__19_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__69_n_0\
    );
\variable_1_assignment[1]_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__19_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__69_n_0\
    );
\variable_1_assignment[1]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__69_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__69_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__19_n_0\
    );
\variable_1_assignment[1]_i_3__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__69_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__69_n_0\
    );
\variable_1_assignment[1]_i_4__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__69_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__69_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__69_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__69_n_0\,
      O => \variable_1_id[4]_i_1__70_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__69_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__70_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__70_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__19_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__69_n_0\
    );
\variable_2_assignment[1]_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__19_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__69_n_0\
    );
\variable_2_assignment[1]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__69_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__69_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__19_n_0\
    );
\variable_2_assignment[1]_i_3__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__69_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__69_n_0\
    );
\variable_2_assignment[1]_i_4__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__69_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__69_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__69_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__69_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__70_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__70_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__19_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__69_n_0\
    );
\variable_3_assignment[1]_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__19_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__69_n_0\
    );
\variable_3_assignment[1]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__69_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__69_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__19_n_0\
    );
\variable_3_assignment[1]_i_3__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__69_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__69_n_0\
    );
\variable_3_assignment[1]_i_4__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__69_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__69_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__69_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__69_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__70_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__70_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_262\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[2]_i_8\ : in STD_LOGIC;
    \implication_variable_id[4]_i_59\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id[4]_i_29\ : in STD_LOGIC;
    \implication_variable_id[3]_i_47\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_240\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_240_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2\ is
  signal \FSM_onehot_state[3]_i_345_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_356_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__14_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_122_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__2\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \variable_1_assignment[0]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__86_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__86_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__14_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__86_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__86_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__14_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__86_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__86_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__14_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_345\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_356\ : label is "soft_lutpair90";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_3_id_reg[4]_0\(1 downto 0) <= \^variable_3_id_reg[4]_0\(1 downto 0);
\FSM_onehot_state[3]_i_293\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_345_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_240\,
      I2 => \FSM_onehot_state_reg[3]_i_240_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_313\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_262\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_356_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_345\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[2]_i_122_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_345_n_0\
    );
\FSM_onehot_state[3]_i_356\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[2]_i_122_n_0\,
      O => \FSM_onehot_state[3]_i_356_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__14_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(0),
      I3 => variable_2_polarity_reg_2(2),
      I4 => variable_2_polarity_reg_2(1),
      I5 => Q(1),
      O => \clause_in_use_i_2__14_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^variable_3_id_reg[4]_0\(0)
    );
\implication_variable_id[1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^variable_3_id_reg[4]_0\(1)
    );
\implication_variable_id[2]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[2]_i_122_n_0\
    );
\implication_variable_id[2]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__2\
    );
\implication_variable_id[2]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__3\(0),
      I2 => \implication_variable_id[2]_i_8\,
      I3 => \implication_variable_id[4]_i_59\(0),
      I4 => \p_0_in__2\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[2]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[2]_i_122_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__2\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\implication_variable_id[3]_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \implication_variable_id[3]_i_47\,
      I3 => \implication_variable_id[4]_i_59\(0),
      I4 => \p_0_in__2\(3),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[3]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\implication_variable_id[3]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__3\(1),
      I2 => \implication_variable_id[2]_i_8\,
      I3 => \implication_variable_id[4]_i_59\(0),
      I4 => \p_0_in__2\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[4]_i_166\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \implication_variable_id[4]_i_29\,
      I3 => \implication_variable_id[4]_i_59\(0),
      I4 => \p_0_in__2\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__3\(2)
    );
\implication_variable_id[4]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__3\(2),
      I2 => \implication_variable_id[4]_i_29\,
      I3 => \implication_variable_id[4]_i_59\(0),
      I4 => \p_0_in__2\(2),
      O => \clause_count_reg[0]_rep__0\
    );
\variable_1_assignment[0]_i_1__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__2_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__86_n_0\
    );
\variable_1_assignment[1]_i_1__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__2_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__86_n_0\
    );
\variable_1_assignment[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__14_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__86_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__2_n_0\
    );
\variable_1_assignment[1]_i_3__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__86_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__86_n_0\
    );
\variable_1_assignment[1]_i_4__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__86_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__86_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__86_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__14_n_0\,
      O => \variable_1_id[4]_i_1__14_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__14_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__14_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__14_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__2_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__86_n_0\
    );
\variable_2_assignment[1]_i_1__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__2_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__86_n_0\
    );
\variable_2_assignment[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__14_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__86_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__2_n_0\
    );
\variable_2_assignment[1]_i_3__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__86_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__86_n_0\
    );
\variable_2_assignment[1]_i_4__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__86_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__86_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__86_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__14_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__14_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__14_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__2_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__86_n_0\
    );
\variable_3_assignment[1]_i_1__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__2_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__86_n_0\
    );
\variable_3_assignment[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__14_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__86_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__2_n_0\
    );
\variable_3_assignment[1]_i_3__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__86_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__86_n_0\
    );
\variable_3_assignment[1]_i_4__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__86_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__86_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__86_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_1\(0),
      I1 => \clause_in_use_i_2__14_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__14_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__14_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg0_reg[3]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_211\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[2]_i_6\ : in STD_LOGIC;
    \implication_variable_id[4]_i_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__20\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id[4]_i_31\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_189\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_189_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    \clause_in_use_i_2__42\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20\ is
  signal \FSM_onehot_state[3]_i_295_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_316_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__43_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_332_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__20\ : STD_LOGIC;
  signal \p_0_in__21\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^slv_reg0_reg[3]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__20_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__68_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__68_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__44_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__20_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__68_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__68_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__44_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__20_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__68_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__68_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__44_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_295\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_316\ : label is "soft_lutpair57";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[3]\ <= \^slv_reg0_reg[3]\;
  \variable_3_id_reg[4]_0\(1 downto 0) <= \^variable_3_id_reg[4]_0\(1 downto 0);
\FSM_onehot_state[3]_i_241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_295_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_189\,
      I2 => \FSM_onehot_state_reg[3]_i_189_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_263\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_211\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_316_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_295\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_332_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_295_n_0\
    );
\FSM_onehot_state[3]_i_316\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_332_n_0\,
      O => \FSM_onehot_state[3]_i_316_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__43_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => \^slv_reg0_reg[3]\,
      I2 => \clause_in_use_i_2__42\(2),
      I3 => \clause_in_use_i_2__42\(3),
      I4 => \clause_in_use_i_2__42\(0),
      I5 => Q(1),
      O => \clause_in_use_i_2__43_n_0\
    );
\clause_in_use_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clause_in_use_i_2__42\(1),
      I1 => \clause_in_use_i_2__42\(4),
      O => \^slv_reg0_reg[3]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__21\(0),
      I2 => \implication_variable_id[2]_i_6\,
      I3 => \implication_variable_id[4]_i_17\(0),
      I4 => \p_0_in__20\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[2]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__21\(0)
    );
\implication_variable_id[3]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^variable_3_id_reg[4]_0\(0)
    );
\implication_variable_id[3]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__21\(1)
    );
\implication_variable_id[3]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \implication_variable_id[4]_i_31\,
      I3 => \implication_variable_id[4]_i_17\(0),
      I4 => \p_0_in__20\(3),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[3]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__21\(1),
      I2 => \implication_variable_id[2]_i_6\,
      I3 => \implication_variable_id[4]_i_17\(0),
      I4 => \p_0_in__20\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[4]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_332_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__20\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^variable_3_id_reg[4]_0\(1)
    );
\implication_variable_id[4]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__21\(2)
    );
\implication_variable_id[4]_i_332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_332_n_0\
    );
\implication_variable_id[4]_i_333\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__20\
    );
\implication_variable_id[4]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \implication_variable_id[4]_i_31\,
      I3 => \implication_variable_id[4]_i_17\(0),
      I4 => \p_0_in__20\(4),
      O => \clause_count_reg[0]_rep__0_1\
    );
\implication_variable_id[4]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__21\(2),
      I2 => \implication_variable_id[4]_i_31\,
      I3 => \implication_variable_id[4]_i_17\(0),
      I4 => \p_0_in__20\(2),
      O => \clause_count_reg[0]_rep__0\
    );
\variable_1_assignment[0]_i_1__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__20_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__68_n_0\
    );
\variable_1_assignment[1]_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__20_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__68_n_0\
    );
\variable_1_assignment[1]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__43_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__68_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__20_n_0\
    );
\variable_1_assignment[1]_i_3__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__68_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__68_n_0\
    );
\variable_1_assignment[1]_i_4__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__68_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__68_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__68_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__43_n_0\,
      O => \variable_1_id[4]_i_1__44_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__43_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__44_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__44_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__20_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__68_n_0\
    );
\variable_2_assignment[1]_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__20_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__68_n_0\
    );
\variable_2_assignment[1]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__43_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__68_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__20_n_0\
    );
\variable_2_assignment[1]_i_3__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__68_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__68_n_0\
    );
\variable_2_assignment[1]_i_4__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__68_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__68_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__68_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__43_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__44_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__44_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__20_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__68_n_0\
    );
\variable_3_assignment[1]_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__20_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__68_n_0\
    );
\variable_3_assignment[1]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__43_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__68_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__20_n_0\
    );
\variable_3_assignment[1]_i_3__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__68_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__68_n_0\
    );
\variable_3_assignment[1]_i_4__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__68_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__68_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__68_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_1\(0),
      I1 => \clause_in_use_i_2__43_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__44_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__44_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__22\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_263\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_263_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_263_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[0]_i_6\ : in STD_LOGIC;
    \implication_variable_id[1]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[1]_i_6_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21\ is
  signal \FSM_onehot_state[3]_i_359_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_360_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__60_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_330_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__21\ : STD_LOGIC;
  signal \^p_0_in__22\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__21_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__67_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__67_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__61_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__21_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__67_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__67_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__61_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__21_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__67_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__67_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__61_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_297\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_359\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_360\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_331\ : label is "soft_lutpair59";
begin
  is_unit(0) <= \^is_unit\(0);
  \p_0_in__22\(4 downto 0) <= \^p_0_in__22\(4 downto 0);
\FSM_onehot_state[3]_i_297\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_330_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_359_n_0\,
      I1 => \FSM_onehot_state[3]_i_360_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_263\,
      I4 => \FSM_onehot_state[3]_i_263_0\,
      I5 => \FSM_onehot_state[3]_i_263_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_359\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_359_n_0\
    );
\FSM_onehot_state[3]_i_360\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_330_n_0\,
      O => \FSM_onehot_state[3]_i_360_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__60_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(1),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__60_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__22\(3),
      I2 => \implication_variable_id[0]_i_6\,
      I3 => \implication_variable_id[1]_i_6\(0),
      I4 => \implication_variable_id[1]_i_6_0\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[1]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__22\(4),
      I2 => \implication_variable_id[0]_i_6\,
      I3 => \implication_variable_id[1]_i_6\(0),
      I4 => \implication_variable_id[1]_i_6_0\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[2]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \^p_0_in__22\(0)
    );
\implication_variable_id[3]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^p_0_in__22\(3)
    );
\implication_variable_id[3]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \^p_0_in__22\(1)
    );
\implication_variable_id[4]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_330_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__21\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^p_0_in__22\(4)
    );
\implication_variable_id[4]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \^p_0_in__22\(2)
    );
\implication_variable_id[4]_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_330_n_0\
    );
\implication_variable_id[4]_i_331\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__21\
    );
\variable_1_assignment[0]_i_1__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__21_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__67_n_0\
    );
\variable_1_assignment[1]_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__21_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__67_n_0\
    );
\variable_1_assignment[1]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__60_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__67_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__21_n_0\
    );
\variable_1_assignment[1]_i_3__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__67_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__67_n_0\
    );
\variable_1_assignment[1]_i_4__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__67_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__67_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__67_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__60_n_0\,
      O => \variable_1_id[4]_i_1__61_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__60_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__61_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__61_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__21_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__67_n_0\
    );
\variable_2_assignment[1]_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__21_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__67_n_0\
    );
\variable_2_assignment[1]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__60_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__67_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__21_n_0\
    );
\variable_2_assignment[1]_i_3__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__67_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__67_n_0\
    );
\variable_2_assignment[1]_i_4__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__67_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__67_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__67_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__60_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__61_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__61_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__21_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__67_n_0\
    );
\variable_3_assignment[1]_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__21_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__67_n_0\
    );
\variable_3_assignment[1]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__60_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__67_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__21_n_0\
    );
\variable_3_assignment[1]_i_3__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__67_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__67_n_0\
    );
\variable_3_assignment[1]_i_4__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__67_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__67_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__67_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__60_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__61_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__61_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    \slv_reg0_reg[7]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_83 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[2]_i_6\ : in STD_LOGIC;
    \p_0_in__22\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id[4]_i_31\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__80_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_328_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__22\ : STD_LOGIC;
  signal \p_0_in__23\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^slv_reg0_reg[7]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__22_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__66_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__66_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__81_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__22_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__66_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__66_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__81_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__22_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__66_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__66_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__81_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_296\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_361\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_362\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_329\ : label is "soft_lutpair61";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[7]\ <= \^slv_reg0_reg[7]\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
  \variable_3_id_reg[4]_0\(1 downto 0) <= \^variable_3_id_reg[4]_0\(1 downto 0);
\FSM_onehot_state[3]_i_258\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_83(1),
      I2 => state_reg_i_83(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_296\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_328_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_361\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_362\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_328_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__80_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0(2),
      I1 => variable_2_polarity_reg_0(4),
      I2 => variable_2_polarity_reg_0(3),
      I3 => variable_2_polarity_reg_0(6),
      I4 => \^slv_reg0_reg[7]\,
      I5 => Q(1),
      O => \clause_in_use_i_2__80_n_0\
    );
\clause_in_use_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => variable_2_polarity_reg_0(5),
      I1 => variable_2_polarity_reg_0(0),
      I2 => variable_2_polarity_reg_0(1),
      O => \^slv_reg0_reg[7]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__23\(0),
      I2 => \implication_variable_id[2]_i_6\,
      I3 => state_reg_i_83(1),
      I4 => \p_0_in__22\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[2]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__23\(0)
    );
\implication_variable_id[3]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^variable_3_id_reg[4]_0\(0)
    );
\implication_variable_id[3]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__23\(1)
    );
\implication_variable_id[3]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \implication_variable_id[4]_i_31\,
      I3 => state_reg_i_83(1),
      I4 => \p_0_in__22\(3),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[3]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__23\(1),
      I2 => \implication_variable_id[2]_i_6\,
      I3 => state_reg_i_83(1),
      I4 => \p_0_in__22\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[4]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_328_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__22\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^variable_3_id_reg[4]_0\(1)
    );
\implication_variable_id[4]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__23\(2)
    );
\implication_variable_id[4]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_328_n_0\
    );
\implication_variable_id[4]_i_329\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__22\
    );
\implication_variable_id[4]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \implication_variable_id[4]_i_31\,
      I3 => state_reg_i_83(1),
      I4 => \p_0_in__22\(4),
      O => \clause_count_reg[0]_rep__0_1\
    );
\implication_variable_id[4]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__23\(2),
      I2 => \implication_variable_id[4]_i_31\,
      I3 => state_reg_i_83(1),
      I4 => \p_0_in__22\(2),
      O => \clause_count_reg[0]_rep__0\
    );
state_i_89: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_83(1),
      I2 => state_reg_i_83(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__22_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__66_n_0\
    );
\variable_1_assignment[1]_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__22_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__66_n_0\
    );
\variable_1_assignment[1]_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__80_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__66_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__22_n_0\
    );
\variable_1_assignment[1]_i_3__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__66_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__66_n_0\
    );
\variable_1_assignment[1]_i_4__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__66_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__66_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__66_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__80_n_0\,
      O => \variable_1_id[4]_i_1__81_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__80_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__81_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__81_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__22_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__66_n_0\
    );
\variable_2_assignment[1]_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__22_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__66_n_0\
    );
\variable_2_assignment[1]_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__80_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__66_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__22_n_0\
    );
\variable_2_assignment[1]_i_3__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__66_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__66_n_0\
    );
\variable_2_assignment[1]_i_4__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__66_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__66_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__66_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__80_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__81_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__81_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__22_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__66_n_0\
    );
\variable_3_assignment[1]_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__22_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__66_n_0\
    );
\variable_3_assignment[1]_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__80_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__66_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__22_n_0\
    );
\variable_3_assignment[1]_i_3__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__66_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__66_n_0\
    );
\variable_3_assignment[1]_i_4__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__66_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__66_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__66_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_1\(0),
      I1 => \clause_in_use_i_2__80_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__81_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__81_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__24\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg0_reg[3]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_160\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[0]_i_6\ : in STD_LOGIC;
    \implication_variable_id[1]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[1]_i_6_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[3]_i_138\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_138_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23\ is
  signal \FSM_onehot_state[3]_i_254_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_274_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__46_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_326_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__23\ : STD_LOGIC;
  signal \^p_0_in__24\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slv_reg0_reg[3]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__23_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__65_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__65_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__47_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__23_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__65_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__65_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__47_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__23_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__65_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__65_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__47_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_254\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_274\ : label is "soft_lutpair62";
begin
  is_unit(0) <= \^is_unit\(0);
  \p_0_in__24\(4 downto 0) <= \^p_0_in__24\(4 downto 0);
  \slv_reg0_reg[3]\ <= \^slv_reg0_reg[3]\;
\FSM_onehot_state[3]_i_193\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_254_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_138\,
      I2 => \FSM_onehot_state_reg[3]_i_138_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_215\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_160\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_274_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_254\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_326_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_254_n_0\
    );
\FSM_onehot_state[3]_i_274\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_326_n_0\,
      O => \FSM_onehot_state[3]_i_274_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__46_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[3]\,
      I1 => variable_2_polarity_reg_0,
      I2 => variable_2_polarity_reg_1(2),
      I3 => variable_2_polarity_reg_1(4),
      I4 => variable_2_polarity_reg_1(3),
      I5 => Q(1),
      O => \clause_in_use_i_2__46_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__24\(3),
      I2 => \implication_variable_id[0]_i_6\,
      I3 => \implication_variable_id[1]_i_6\(0),
      I4 => \implication_variable_id[1]_i_6_0\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__24\(4),
      I2 => \implication_variable_id[0]_i_6\,
      I3 => \implication_variable_id[1]_i_6\(0),
      I4 => \implication_variable_id[1]_i_6_0\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[2]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \^p_0_in__24\(0)
    );
\implication_variable_id[3]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \^p_0_in__24\(1)
    );
\implication_variable_id[3]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^p_0_in__24\(3)
    );
\implication_variable_id[4]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_326_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__23\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^p_0_in__24\(4)
    );
\implication_variable_id[4]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \^p_0_in__24\(2)
    );
\implication_variable_id[4]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_326_n_0\
    );
\implication_variable_id[4]_i_327\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__23\
    );
\variable_1_assignment[0]_i_1__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__23_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__65_n_0\
    );
\variable_1_assignment[1]_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__23_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__65_n_0\
    );
\variable_1_assignment[1]_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__46_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__65_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__23_n_0\
    );
\variable_1_assignment[1]_i_3__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__65_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__65_n_0\
    );
\variable_1_assignment[1]_i_4__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__65_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__65_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__65_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__46_n_0\,
      O => \variable_1_id[4]_i_1__47_n_0\
    );
\variable_1_id[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => variable_2_polarity_reg_1(1),
      I1 => variable_2_polarity_reg_1(0),
      O => \^slv_reg0_reg[3]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__46_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__47_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__47_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__23_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__65_n_0\
    );
\variable_2_assignment[1]_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__23_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__65_n_0\
    );
\variable_2_assignment[1]_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__46_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__65_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__23_n_0\
    );
\variable_2_assignment[1]_i_3__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__65_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__65_n_0\
    );
\variable_2_assignment[1]_i_4__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__65_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__65_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__65_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__46_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__47_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__47_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__23_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__65_n_0\
    );
\variable_3_assignment[1]_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__23_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__65_n_0\
    );
\variable_3_assignment[1]_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__46_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__65_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__23_n_0\
    );
\variable_3_assignment[1]_i_3__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__65_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__65_n_0\
    );
\variable_3_assignment[1]_i_4__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__65_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__65_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__65_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__46_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__47_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__47_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \slv_reg0_reg[4]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_215\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_215_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_215_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[2]_i_6\ : in STD_LOGIC;
    \implication_variable_id[4]_i_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__24\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id[4]_i_31\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    \clause_in_use_i_2__51\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24\ is
  signal \FSM_onehot_state[3]_i_335_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_336_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__55_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_324_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__24\ : STD_LOGIC;
  signal \p_0_in__25\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slv_reg0_reg[4]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__24_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__64_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__64_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__56_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__24_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__64_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__64_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__56_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__24_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__64_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__64_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__56_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_256\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_335\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_336\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_325\ : label is "soft_lutpair64";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[4]\ <= \^slv_reg0_reg[4]\;
\FSM_onehot_state[3]_i_256\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_324_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_335_n_0\,
      I1 => \FSM_onehot_state[3]_i_336_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_215\,
      I4 => \FSM_onehot_state[3]_i_215_0\,
      I5 => \FSM_onehot_state[3]_i_215_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_335\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_335_n_0\
    );
\FSM_onehot_state[3]_i_336\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_324_n_0\,
      O => \FSM_onehot_state[3]_i_336_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__55_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => \^slv_reg0_reg[4]\,
      I2 => \clause_in_use_i_2__51\(0),
      I3 => \clause_in_use_i_2__51\(2),
      I4 => \clause_in_use_i_2__51\(3),
      I5 => Q(1),
      O => \clause_in_use_i_2__55_n_0\
    );
\clause_in_use_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clause_in_use_i_2__51\(1),
      I1 => \clause_in_use_i_2__51\(4),
      O => \^slv_reg0_reg[4]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__25\(0),
      I2 => \implication_variable_id[2]_i_6\,
      I3 => \implication_variable_id[4]_i_16\(0),
      I4 => \p_0_in__24\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[2]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__25\(0)
    );
\implication_variable_id[3]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__25\(1)
    );
\implication_variable_id[3]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__25\(3),
      I2 => \implication_variable_id[4]_i_31\,
      I3 => \implication_variable_id[4]_i_16\(0),
      I4 => \p_0_in__24\(3),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[3]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__25\(1),
      I2 => \implication_variable_id[2]_i_6\,
      I3 => \implication_variable_id[4]_i_16\(0),
      I4 => \p_0_in__24\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[3]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__25\(3)
    );
\implication_variable_id[4]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_324_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__24\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__25\(4)
    );
\implication_variable_id[4]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__25\(2)
    );
\implication_variable_id[4]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_324_n_0\
    );
\implication_variable_id[4]_i_325\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__24\
    );
\implication_variable_id[4]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__25\(4),
      I2 => \implication_variable_id[4]_i_31\,
      I3 => \implication_variable_id[4]_i_16\(0),
      I4 => \p_0_in__24\(4),
      O => \clause_count_reg[0]_rep__0_1\
    );
\implication_variable_id[4]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__25\(2),
      I2 => \implication_variable_id[4]_i_31\,
      I3 => \implication_variable_id[4]_i_16\(0),
      I4 => \p_0_in__24\(2),
      O => \clause_count_reg[0]_rep__0\
    );
\variable_1_assignment[0]_i_1__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__24_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__64_n_0\
    );
\variable_1_assignment[1]_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__24_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__64_n_0\
    );
\variable_1_assignment[1]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__55_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__64_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__24_n_0\
    );
\variable_1_assignment[1]_i_3__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__64_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__64_n_0\
    );
\variable_1_assignment[1]_i_4__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__64_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__64_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__64_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__55_n_0\,
      O => \variable_1_id[4]_i_1__56_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__55_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__56_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__56_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__24_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__64_n_0\
    );
\variable_2_assignment[1]_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__24_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__64_n_0\
    );
\variable_2_assignment[1]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__55_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__64_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__24_n_0\
    );
\variable_2_assignment[1]_i_3__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__64_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__64_n_0\
    );
\variable_2_assignment[1]_i_4__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__64_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__64_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__64_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__55_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__56_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__56_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__24_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__64_n_0\
    );
\variable_3_assignment[1]_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__24_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__64_n_0\
    );
\variable_3_assignment[1]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__55_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__64_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__24_n_0\
    );
\variable_3_assignment[1]_i_3__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__64_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__64_n_0\
    );
\variable_3_assignment[1]_i_4__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__64_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__64_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__64_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__55_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__56_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__56_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    \p_0_in__26\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_78 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__47_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_322_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__25\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__25_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__63_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__63_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__48_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__25_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__63_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__63_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__48_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__25_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__63_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__63_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__48_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_255\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_337\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_338\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_323\ : label is "soft_lutpair66";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_78(1),
      I2 => state_reg_i_78(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_255\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_322_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_337\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_338\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_322_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__47_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(1),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__47_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__26\(0)
    );
\implication_variable_id[1]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__26\(1)
    );
\implication_variable_id[2]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__26\(2)
    );
\implication_variable_id[3]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__26\(3)
    );
\implication_variable_id[4]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_322_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__25\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__26\(4)
    );
\implication_variable_id[4]_i_322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_322_n_0\
    );
\implication_variable_id[4]_i_323\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__25\
    );
state_i_87: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_78(1),
      I2 => state_reg_i_78(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__25_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__63_n_0\
    );
\variable_1_assignment[1]_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__25_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__63_n_0\
    );
\variable_1_assignment[1]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__47_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__63_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__25_n_0\
    );
\variable_1_assignment[1]_i_3__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__63_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__63_n_0\
    );
\variable_1_assignment[1]_i_4__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__63_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__63_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__63_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__47_n_0\,
      O => \variable_1_id[4]_i_1__48_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__47_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__48_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__48_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__25_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__63_n_0\
    );
\variable_2_assignment[1]_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__25_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__63_n_0\
    );
\variable_2_assignment[1]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__47_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__63_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__25_n_0\
    );
\variable_2_assignment[1]_i_3__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__63_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__63_n_0\
    );
\variable_2_assignment[1]_i_4__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__63_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__63_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__63_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__47_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__48_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__48_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__25_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__63_n_0\
    );
\variable_3_assignment[1]_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__25_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__63_n_0\
    );
\variable_3_assignment[1]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__47_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__63_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__25_n_0\
    );
\variable_3_assignment[1]_i_3__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__63_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__63_n_0\
    );
\variable_3_assignment[1]_i_4__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__63_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__63_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__63_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__47_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__48_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__48_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_160\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[0]_i_47\ : in STD_LOGIC;
    \implication_variable_id[4]_i_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__26\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id[2]_i_47\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_138\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_138_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26\ is
  signal \FSM_onehot_state[3]_i_251_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_272_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__45_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_320_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__26\ : STD_LOGIC;
  signal \p_0_in__27\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__26_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__62_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__62_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__46_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__26_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__62_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__62_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__46_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__26_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__62_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__62_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__46_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_251\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_272\ : label is "soft_lutpair67";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_onehot_state[3]_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_251_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_138\,
      I2 => \FSM_onehot_state_reg[3]_i_138_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_214\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_160\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_272_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_251\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_320_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_251_n_0\
    );
\FSM_onehot_state[3]_i_272\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_320_n_0\,
      O => \FSM_onehot_state[3]_i_272_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__45_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0(1),
      I1 => variable_2_polarity_reg_0(2),
      I2 => variable_2_polarity_reg_0(3),
      I3 => variable_2_polarity_reg_0(0),
      I4 => variable_2_polarity_reg_1,
      I5 => Q(1),
      O => \clause_in_use_i_2__45_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__27\(0)
    );
\implication_variable_id[0]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__27\(0),
      I2 => \implication_variable_id[0]_i_47\,
      I3 => \implication_variable_id[4]_i_16\(0),
      I4 => \p_0_in__26\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[1]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__27\(1)
    );
\implication_variable_id[1]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__27\(1),
      I2 => \implication_variable_id[0]_i_47\,
      I3 => \implication_variable_id[4]_i_16\(0),
      I4 => \p_0_in__26\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[2]_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__27\(2),
      I2 => \implication_variable_id[2]_i_47\,
      I3 => \implication_variable_id[4]_i_16\(0),
      I4 => \p_0_in__26\(2),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[2]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__27\(2)
    );
\implication_variable_id[3]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__27\(3),
      I2 => \implication_variable_id[2]_i_47\,
      I3 => \implication_variable_id[4]_i_16\(0),
      I4 => \p_0_in__26\(3),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[3]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__27\(3)
    );
\implication_variable_id[4]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_320_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__26\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__27\(4)
    );
\implication_variable_id[4]_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_320_n_0\
    );
\implication_variable_id[4]_i_321\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__26\
    );
\implication_variable_id[4]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__27\(4),
      I2 => \implication_variable_id[2]_i_47\,
      I3 => \implication_variable_id[4]_i_16\(0),
      I4 => \p_0_in__26\(4),
      O => \clause_count_reg[0]_rep__0_1\
    );
\variable_1_assignment[0]_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__26_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__62_n_0\
    );
\variable_1_assignment[1]_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__26_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__62_n_0\
    );
\variable_1_assignment[1]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__45_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__62_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__26_n_0\
    );
\variable_1_assignment[1]_i_3__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__62_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__62_n_0\
    );
\variable_1_assignment[1]_i_4__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__62_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__62_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__62_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__45_n_0\,
      O => \variable_1_id[4]_i_1__46_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__45_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__46_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__46_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__26_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__62_n_0\
    );
\variable_2_assignment[1]_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__26_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__62_n_0\
    );
\variable_2_assignment[1]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__45_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__62_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__26_n_0\
    );
\variable_2_assignment[1]_i_3__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__62_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__62_n_0\
    );
\variable_2_assignment[1]_i_4__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__62_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__62_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__62_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__45_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__46_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__46_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__26_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__62_n_0\
    );
\variable_3_assignment[1]_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__26_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__62_n_0\
    );
\variable_3_assignment[1]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__45_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__62_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__26_n_0\
    );
\variable_3_assignment[1]_i_3__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__62_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__62_n_0\
    );
\variable_3_assignment[1]_i_4__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__62_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__62_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__62_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__45_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__46_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__46_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \p_0_in__28\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_214\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_214_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_214_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27\ is
  signal \FSM_onehot_state[3]_i_331_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_332_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__42_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_318_n_0\ : STD_LOGIC;
  signal \is_unit__27\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__27_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__61_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__61_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__43_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__27_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__61_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__61_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__43_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__27_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__61_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__61_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__43_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_253\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_331\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_332\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_319\ : label is "soft_lutpair69";
begin
\FSM_onehot_state[3]_i_253\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_318_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_331_n_0\,
      I1 => \FSM_onehot_state[3]_i_332_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_214\,
      I4 => \FSM_onehot_state[3]_i_214_0\,
      I5 => \FSM_onehot_state[3]_i_214_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_331\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_331_n_0\
    );
\FSM_onehot_state[3]_i_332\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_318_n_0\,
      O => \FSM_onehot_state[3]_i_332_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__42_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0(0),
      I1 => variable_2_polarity_reg_0(2),
      I2 => variable_2_polarity_reg_1,
      I3 => variable_2_polarity_reg_2,
      I4 => variable_2_polarity_reg_0(1),
      I5 => Q(1),
      O => \clause_in_use_i_2__42_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__28\(0)
    );
\implication_variable_id[1]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__28\(1)
    );
\implication_variable_id[2]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__28\(2)
    );
\implication_variable_id[3]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__28\(3)
    );
\implication_variable_id[4]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_318_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__27\,
      O => is_unit(0)
    );
\implication_variable_id[4]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__28\(4)
    );
\implication_variable_id[4]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_318_n_0\
    );
\implication_variable_id[4]_i_319\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__27\
    );
\variable_1_assignment[0]_i_1__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__27_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__61_n_0\
    );
\variable_1_assignment[1]_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__27_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__61_n_0\
    );
\variable_1_assignment[1]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__42_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__61_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__27_n_0\
    );
\variable_1_assignment[1]_i_3__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__61_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__61_n_0\
    );
\variable_1_assignment[1]_i_4__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__61_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__61_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__61_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__42_n_0\,
      O => \variable_1_id[4]_i_1__43_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__42_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__43_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__43_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__27_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__61_n_0\
    );
\variable_2_assignment[1]_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__27_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__61_n_0\
    );
\variable_2_assignment[1]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__42_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__61_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__27_n_0\
    );
\variable_2_assignment[1]_i_3__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__61_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__61_n_0\
    );
\variable_2_assignment[1]_i_4__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__61_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__61_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__61_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__42_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__43_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__43_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__27_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__61_n_0\
    );
\variable_3_assignment[1]_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__27_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__61_n_0\
    );
\variable_3_assignment[1]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__42_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__61_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__27_n_0\
    );
\variable_3_assignment[1]_i_3__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__61_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__61_n_0\
    );
\variable_3_assignment[1]_i_4__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__61_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__61_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__61_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__42_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__43_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__43_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_78 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_2_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[0]_i_47\ : in STD_LOGIC;
    \p_0_in__28\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id[2]_i_47\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__41_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_316_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__28\ : STD_LOGIC;
  signal \p_0_in__29\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__28_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__60_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__60_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__42_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__28_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__60_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__60_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__42_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__28_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__60_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__60_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__42_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_252\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_333\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_334\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_317\ : label is "soft_lutpair71";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_78(1),
      I2 => state_reg_i_78(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_252\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_316_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_333\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_334\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_316_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__41_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(2),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(1),
      I5 => Q(1),
      O => \clause_in_use_i_2__41_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__29\(0)
    );
\implication_variable_id[0]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__29\(0),
      I2 => \implication_variable_id[0]_i_47\,
      I3 => state_reg_i_78(1),
      I4 => \p_0_in__28\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[1]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__29\(1)
    );
\implication_variable_id[1]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__29\(1),
      I2 => \implication_variable_id[0]_i_47\,
      I3 => state_reg_i_78(1),
      I4 => \p_0_in__28\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[2]_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__29\(2),
      I2 => \implication_variable_id[2]_i_47\,
      I3 => state_reg_i_78(1),
      I4 => \p_0_in__28\(2),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[2]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__29\(2)
    );
\implication_variable_id[3]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__29\(3),
      I2 => \implication_variable_id[2]_i_47\,
      I3 => state_reg_i_78(1),
      I4 => \p_0_in__28\(3),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[3]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__29\(3)
    );
\implication_variable_id[4]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_316_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__28\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__29\(4)
    );
\implication_variable_id[4]_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_316_n_0\
    );
\implication_variable_id[4]_i_317\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__28\
    );
\implication_variable_id[4]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__29\(4),
      I2 => \implication_variable_id[2]_i_47\,
      I3 => state_reg_i_78(1),
      I4 => \p_0_in__28\(4),
      O => \clause_count_reg[0]_rep__0_1\
    );
state_i_86: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_78(1),
      I2 => state_reg_i_78(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__28_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__60_n_0\
    );
\variable_1_assignment[1]_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__28_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__60_n_0\
    );
\variable_1_assignment[1]_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__41_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__60_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__28_n_0\
    );
\variable_1_assignment[1]_i_3__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__60_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__60_n_0\
    );
\variable_1_assignment[1]_i_4__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__60_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__60_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__60_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__41_n_0\,
      O => \variable_1_id[4]_i_1__42_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__41_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__42_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__42_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__28_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__60_n_0\
    );
\variable_2_assignment[1]_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_2_assignment_reg[1]_1\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__28_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__60_n_0\
    );
\variable_2_assignment[1]_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_2_assignment_reg[1]_1\,
      I2 => \clause_in_use_i_2__41_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__60_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__28_n_0\
    );
\variable_2_assignment[1]_i_3__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__60_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__60_n_0\
    );
\variable_2_assignment[1]_i_4__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__60_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__60_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__60_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__41_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__42_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__42_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__28_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__60_n_0\
    );
\variable_3_assignment[1]_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_2_assignment_reg[1]_1\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__28_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__60_n_0\
    );
\variable_3_assignment[1]_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_2_assignment_reg[1]_1\,
      I2 => \clause_in_use_i_2__41_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__60_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__28_n_0\
    );
\variable_3_assignment[1]_i_3__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__60_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__60_n_0\
    );
\variable_3_assignment[1]_i_4__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__60_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__60_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__60_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__41_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__42_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__42_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__30\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_160\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_138\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_138_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29\ is
  signal \FSM_onehot_state[3]_i_248_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_270_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__67_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_314_n_0\ : STD_LOGIC;
  signal \is_unit__29\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__29_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__59_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__59_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__68_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__29_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__59_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__59_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__68_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__29_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__59_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__59_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__68_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_248\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_270\ : label is "soft_lutpair74";
begin
\FSM_onehot_state[3]_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_248_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_138\,
      I2 => \FSM_onehot_state_reg[3]_i_138_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_213\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_160\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_270_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_248\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_314_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_248_n_0\
    );
\FSM_onehot_state[3]_i_270\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_314_n_0\,
      O => \FSM_onehot_state[3]_i_270_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__67_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(2),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(1),
      I5 => Q(1),
      O => \clause_in_use_i_2__67_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__30\(0)
    );
\implication_variable_id[1]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__30\(1)
    );
\implication_variable_id[2]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__30\(2)
    );
\implication_variable_id[3]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__30\(3)
    );
\implication_variable_id[4]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_314_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__29\,
      O => is_unit(0)
    );
\implication_variable_id[4]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__30\(4)
    );
\implication_variable_id[4]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_314_n_0\
    );
\implication_variable_id[4]_i_315\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__29\
    );
\variable_1_assignment[0]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__29_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__59_n_0\
    );
\variable_1_assignment[1]_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__29_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__59_n_0\
    );
\variable_1_assignment[1]_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__67_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__59_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__29_n_0\
    );
\variable_1_assignment[1]_i_3__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__59_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__59_n_0\
    );
\variable_1_assignment[1]_i_4__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__59_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__59_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__59_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__67_n_0\,
      O => \variable_1_id[4]_i_1__68_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__67_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__68_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__68_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__29_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__59_n_0\
    );
\variable_2_assignment[1]_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__29_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__59_n_0\
    );
\variable_2_assignment[1]_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__67_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__59_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__29_n_0\
    );
\variable_2_assignment[1]_i_3__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__59_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__59_n_0\
    );
\variable_2_assignment[1]_i_4__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__59_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__59_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__59_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__67_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__68_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__68_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__29_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__59_n_0\
    );
\variable_3_assignment[1]_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__29_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__59_n_0\
    );
\variable_3_assignment[1]_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__67_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__59_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__29_n_0\
    );
\variable_3_assignment[1]_i_3__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__59_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__59_n_0\
    );
\variable_3_assignment[1]_i_4__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__59_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__59_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__59_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__67_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__68_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__68_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__4\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_313\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_313_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_313_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[0]_i_8\ : in STD_LOGIC;
    \implication_variable_id[1]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[1]_i_8_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \implication_variable_id[1]_i_8_1\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3\ is
  signal \FSM_onehot_state[3]_i_383_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_384_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__3_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_120_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__3\ : STD_LOGIC;
  signal \^p_0_in__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__85_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__85_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__3_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__85_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__85_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__3_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__85_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__85_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__3_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_347\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_383\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_384\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_121\ : label is "soft_lutpair109";
begin
  is_unit(0) <= \^is_unit\(0);
  \p_0_in__4\(4 downto 0) <= \^p_0_in__4\(4 downto 0);
\FSM_onehot_state[3]_i_347\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[2]_i_120_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_383_n_0\,
      I1 => \FSM_onehot_state[3]_i_384_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_313\,
      I4 => \FSM_onehot_state[3]_i_313_0\,
      I5 => \FSM_onehot_state[3]_i_313_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_383\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_383_n_0\
    );
\FSM_onehot_state[3]_i_384\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[2]_i_120_n_0\,
      O => \FSM_onehot_state[3]_i_384_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__3_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(0),
      I3 => variable_2_polarity_reg_2(2),
      I4 => variable_2_polarity_reg_2(1),
      I5 => Q(1),
      O => \clause_in_use_i_2__3_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__4\(3),
      I2 => \implication_variable_id[0]_i_8\,
      I3 => \implication_variable_id[1]_i_8\(0),
      I4 => \implication_variable_id[1]_i_8_0\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^p_0_in__4\(3)
    );
\implication_variable_id[1]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__4\(4),
      I2 => \implication_variable_id[1]_i_8_1\,
      I3 => \implication_variable_id[1]_i_8\(0),
      I4 => \implication_variable_id[1]_i_8_0\(1),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[1]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^p_0_in__4\(4)
    );
\implication_variable_id[2]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[2]_i_120_n_0\
    );
\implication_variable_id[2]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__3\
    );
\implication_variable_id[2]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[2]_i_120_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__3\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \^p_0_in__4\(0)
    );
\implication_variable_id[3]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \^p_0_in__4\(1)
    );
\implication_variable_id[4]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \^p_0_in__4\(2)
    );
\variable_1_assignment[0]_i_1__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__3_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__85_n_0\
    );
\variable_1_assignment[1]_i_1__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__3_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__85_n_0\
    );
\variable_1_assignment[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__3_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__85_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__3_n_0\
    );
\variable_1_assignment[1]_i_3__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__85_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__85_n_0\
    );
\variable_1_assignment[1]_i_4__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__85_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__85_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__85_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__3_n_0\,
      O => \variable_1_id[4]_i_1__3_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__3_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__3_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__3_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__3_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__85_n_0\
    );
\variable_2_assignment[1]_i_1__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__3_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__85_n_0\
    );
\variable_2_assignment[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__3_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__85_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__3_n_0\
    );
\variable_2_assignment[1]_i_3__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__85_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__85_n_0\
    );
\variable_2_assignment[1]_i_4__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__85_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__85_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__85_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__3_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__3_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__3_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__3_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__85_n_0\
    );
\variable_3_assignment[1]_i_1__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__3_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__85_n_0\
    );
\variable_3_assignment[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__3_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__85_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__3_n_0\
    );
\variable_3_assignment[1]_i_3__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__85_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__85_n_0\
    );
\variable_3_assignment[1]_i_4__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__85_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__85_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__85_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__3_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__3_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__3_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_213\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_213_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_213_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[0]_i_47\ : in STD_LOGIC;
    \implication_variable_id[4]_i_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__30\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id[2]_i_47\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30\ is
  signal \FSM_onehot_state[3]_i_327_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_328_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__84_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_312_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__30\ : STD_LOGIC;
  signal \p_0_in__31\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__30_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__58_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__58_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__85_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__30_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__58_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__58_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__85_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__30_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__58_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__58_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__85_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_250\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_327\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_328\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_313\ : label is "soft_lutpair76";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_onehot_state[3]_i_250\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_312_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_327_n_0\,
      I1 => \FSM_onehot_state[3]_i_328_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_213\,
      I4 => \FSM_onehot_state[3]_i_213_0\,
      I5 => \FSM_onehot_state[3]_i_213_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_327\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_327_n_0\
    );
\FSM_onehot_state[3]_i_328\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_312_n_0\,
      O => \FSM_onehot_state[3]_i_328_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__84_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1(2),
      I2 => variable_2_polarity_reg_1(1),
      I3 => variable_2_polarity_reg_1(0),
      I4 => Q(1),
      O => \clause_in_use_i_2__84_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__31\(0)
    );
\implication_variable_id[0]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__31\(0),
      I2 => \implication_variable_id[0]_i_47\,
      I3 => \implication_variable_id[4]_i_16\(0),
      I4 => \p_0_in__30\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[1]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__31\(1)
    );
\implication_variable_id[1]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__31\(1),
      I2 => \implication_variable_id[0]_i_47\,
      I3 => \implication_variable_id[4]_i_16\(0),
      I4 => \p_0_in__30\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[2]_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__31\(2),
      I2 => \implication_variable_id[2]_i_47\,
      I3 => \implication_variable_id[4]_i_16\(0),
      I4 => \p_0_in__30\(2),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[2]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__31\(2)
    );
\implication_variable_id[3]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__31\(3),
      I2 => \implication_variable_id[2]_i_47\,
      I3 => \implication_variable_id[4]_i_16\(0),
      I4 => \p_0_in__30\(3),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[3]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__31\(3)
    );
\implication_variable_id[4]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_312_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__30\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__31\(4)
    );
\implication_variable_id[4]_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_312_n_0\
    );
\implication_variable_id[4]_i_313\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__30\
    );
\implication_variable_id[4]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__31\(4),
      I2 => \implication_variable_id[2]_i_47\,
      I3 => \implication_variable_id[4]_i_16\(0),
      I4 => \p_0_in__30\(4),
      O => \clause_count_reg[0]_rep__0_1\
    );
\variable_1_assignment[0]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__30_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__58_n_0\
    );
\variable_1_assignment[1]_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__30_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__58_n_0\
    );
\variable_1_assignment[1]_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__84_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__58_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__30_n_0\
    );
\variable_1_assignment[1]_i_3__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__58_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__58_n_0\
    );
\variable_1_assignment[1]_i_4__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__58_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__58_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__58_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__84_n_0\,
      O => \variable_1_id[4]_i_1__85_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__84_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__85_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__85_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__30_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__58_n_0\
    );
\variable_2_assignment[1]_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__30_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__58_n_0\
    );
\variable_2_assignment[1]_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__84_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__58_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__30_n_0\
    );
\variable_2_assignment[1]_i_3__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__58_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__58_n_0\
    );
\variable_2_assignment[1]_i_4__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__58_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__58_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__58_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__84_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__85_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__85_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__30_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__58_n_0\
    );
\variable_3_assignment[1]_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__30_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__58_n_0\
    );
\variable_3_assignment[1]_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__84_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__58_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__30_n_0\
    );
\variable_3_assignment[1]_i_3__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__58_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__58_n_0\
    );
\variable_3_assignment[1]_i_4__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__58_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__58_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__58_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__84_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__85_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__85_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    \p_0_in__32\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_78 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_2_polarity_reg_2 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__9_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_404_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__31\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__31_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__57_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__57_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__9_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__31_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__57_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__57_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__9_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__31_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__57_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__57_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__9_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_249\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_329\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_330\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_405\ : label is "soft_lutpair78";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_78(1),
      I2 => state_reg_i_78(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_249\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_404_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_329\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_330\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_404_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__9_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1(0),
      I2 => variable_2_polarity_reg_1(1),
      I3 => variable_2_polarity_reg_1(2),
      I4 => variable_2_polarity_reg_2,
      I5 => Q(1),
      O => \clause_in_use_i_2__9_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__32\(0)
    );
\implication_variable_id[1]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__32\(1)
    );
\implication_variable_id[2]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__32\(2)
    );
\implication_variable_id[3]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__32\(3)
    );
\implication_variable_id[4]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_404_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__31\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__32\(4)
    );
\implication_variable_id[4]_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_404_n_0\
    );
\implication_variable_id[4]_i_405\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__31\
    );
state_i_85: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_78(1),
      I2 => state_reg_i_78(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__31_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__57_n_0\
    );
\variable_1_assignment[1]_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__31_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__57_n_0\
    );
\variable_1_assignment[1]_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__9_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__57_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__31_n_0\
    );
\variable_1_assignment[1]_i_3__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__57_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__57_n_0\
    );
\variable_1_assignment[1]_i_4__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__57_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__57_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__57_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__9_n_0\,
      O => \variable_1_id[4]_i_1__9_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__9_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__9_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__9_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__31_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__57_n_0\
    );
\variable_2_assignment[1]_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__31_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__57_n_0\
    );
\variable_2_assignment[1]_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__9_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__57_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__31_n_0\
    );
\variable_2_assignment[1]_i_3__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__57_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__57_n_0\
    );
\variable_2_assignment[1]_i_4__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__57_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__57_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__57_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__9_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__9_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__9_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__31_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__57_n_0\
    );
\variable_3_assignment[1]_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__31_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__57_n_0\
    );
\variable_3_assignment[1]_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__9_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__57_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__31_n_0\
    );
\variable_3_assignment[1]_i_3__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__57_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__57_n_0\
    );
\variable_3_assignment[1]_i_4__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__57_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__57_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__57_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__9_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__9_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__9_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_160\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_30\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_42\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__32\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_42_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_138\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_138_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32\ is
  signal \FSM_onehot_state[3]_i_245_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_268_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__12_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_402_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__32\ : STD_LOGIC;
  signal \p_0_in__33\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__32_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__56_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__56_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__12_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__32_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__56_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__56_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__12_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__32_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__56_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__56_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__12_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_245\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_268\ : label is "soft_lutpair79";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_onehot_state[3]_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_245_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_138\,
      I2 => \FSM_onehot_state_reg[3]_i_138_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_212\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_160\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_268_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_245\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_402_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_245_n_0\
    );
\FSM_onehot_state[3]_i_268\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_402_n_0\,
      O => \FSM_onehot_state[3]_i_268_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__12_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(0),
      I3 => variable_2_polarity_reg_2(1),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__12_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__33\(0)
    );
\implication_variable_id[0]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__33\(0),
      I2 => \implication_variable_id_reg[3]_i_30\,
      I3 => \implication_variable_id_reg[4]_i_42\(0),
      I4 => \p_0_in__32\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__33\(1)
    );
\implication_variable_id[1]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__33\(1),
      I2 => \implication_variable_id_reg[3]_i_30\,
      I3 => \implication_variable_id_reg[4]_i_42\(0),
      I4 => \p_0_in__32\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__33\(2),
      I2 => \implication_variable_id_reg[3]_i_30\,
      I3 => \implication_variable_id_reg[4]_i_42\(0),
      I4 => \p_0_in__32\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__33\(2)
    );
\implication_variable_id[3]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__33\(3)
    );
\implication_variable_id[3]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__33\(3),
      I2 => \implication_variable_id_reg[3]_i_30\,
      I3 => \implication_variable_id_reg[4]_i_42\(0),
      I4 => \p_0_in__32\(3),
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__33\(4),
      I2 => \implication_variable_id_reg[4]_i_42_0\,
      I3 => \implication_variable_id_reg[4]_i_42\(0),
      I4 => \p_0_in__32\(4),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_402_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__32\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__33\(4)
    );
\implication_variable_id[4]_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_402_n_0\
    );
\implication_variable_id[4]_i_403\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__32\
    );
\variable_1_assignment[0]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__32_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__56_n_0\
    );
\variable_1_assignment[1]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__32_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__56_n_0\
    );
\variable_1_assignment[1]_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__12_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__56_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__32_n_0\
    );
\variable_1_assignment[1]_i_3__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__56_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__56_n_0\
    );
\variable_1_assignment[1]_i_4__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__56_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__56_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__56_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__12_n_0\,
      O => \variable_1_id[4]_i_1__12_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__12_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__12_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__12_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__32_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__56_n_0\
    );
\variable_2_assignment[1]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__32_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__56_n_0\
    );
\variable_2_assignment[1]_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__12_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__56_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__32_n_0\
    );
\variable_2_assignment[1]_i_3__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__56_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__56_n_0\
    );
\variable_2_assignment[1]_i_4__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__56_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__56_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__56_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__12_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__12_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__12_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__32_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__56_n_0\
    );
\variable_3_assignment[1]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__32_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__56_n_0\
    );
\variable_3_assignment[1]_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__12_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__56_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__32_n_0\
    );
\variable_3_assignment[1]_i_3__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__56_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__56_n_0\
    );
\variable_3_assignment[1]_i_4__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__56_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__56_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__56_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__12_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__12_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__12_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \p_0_in__34\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_212\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_212_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_212_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33\ is
  signal \FSM_onehot_state[3]_i_323_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_324_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__13_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_408_n_0\ : STD_LOGIC;
  signal \is_unit__33\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__33_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__55_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__55_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__13_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__33_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__55_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__55_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__13_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__33_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__55_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__55_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__13_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_247\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_323\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_324\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_409\ : label is "soft_lutpair81";
begin
\FSM_onehot_state[3]_i_247\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_408_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_323_n_0\,
      I1 => \FSM_onehot_state[3]_i_324_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_212\,
      I4 => \FSM_onehot_state[3]_i_212_0\,
      I5 => \FSM_onehot_state[3]_i_212_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_323\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_323_n_0\
    );
\FSM_onehot_state[3]_i_324\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_408_n_0\,
      O => \FSM_onehot_state[3]_i_324_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__13_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(1),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__13_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__34\(0)
    );
\implication_variable_id[1]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__34\(1)
    );
\implication_variable_id[2]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__34\(2)
    );
\implication_variable_id[3]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__34\(3)
    );
\implication_variable_id[4]_i_278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_408_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__33\,
      O => is_unit(0)
    );
\implication_variable_id[4]_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__34\(4)
    );
\implication_variable_id[4]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_408_n_0\
    );
\implication_variable_id[4]_i_409\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__33\
    );
\variable_1_assignment[0]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__33_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__55_n_0\
    );
\variable_1_assignment[1]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__33_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__55_n_0\
    );
\variable_1_assignment[1]_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__13_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__55_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__33_n_0\
    );
\variable_1_assignment[1]_i_3__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__55_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__55_n_0\
    );
\variable_1_assignment[1]_i_4__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__55_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__55_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__55_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__13_n_0\,
      O => \variable_1_id[4]_i_1__13_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__13_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__13_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__13_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__33_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__55_n_0\
    );
\variable_2_assignment[1]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__33_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__55_n_0\
    );
\variable_2_assignment[1]_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__13_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__55_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__33_n_0\
    );
\variable_2_assignment[1]_i_3__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__55_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__55_n_0\
    );
\variable_2_assignment[1]_i_4__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__55_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__55_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__55_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__13_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__13_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__13_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__33_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__55_n_0\
    );
\variable_3_assignment[1]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__33_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__55_n_0\
    );
\variable_3_assignment[1]_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__13_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__55_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__33_n_0\
    );
\variable_3_assignment[1]_i_3__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__55_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__55_n_0\
    );
\variable_3_assignment[1]_i_4__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__55_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__55_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__55_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__13_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__13_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__13_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_78 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_30\ : in STD_LOGIC;
    \p_0_in__34\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_42\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__23_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_406_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__34\ : STD_LOGIC;
  signal \p_0_in__35\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__34_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__54_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__54_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__23_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__34_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__54_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__54_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__23_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__34_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__54_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__54_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__23_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_246\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_325\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_326\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_407\ : label is "soft_lutpair83";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_78(1),
      I2 => state_reg_i_78(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_246\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_406_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_325\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_326\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_406_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__23_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(0),
      I3 => variable_2_polarity_reg_2(1),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__23_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__35\(0)
    );
\implication_variable_id[0]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__35\(0),
      I2 => \implication_variable_id_reg[3]_i_30\,
      I3 => state_reg_i_78(1),
      I4 => \p_0_in__34\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__35\(1)
    );
\implication_variable_id[1]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__35\(1),
      I2 => \implication_variable_id_reg[3]_i_30\,
      I3 => state_reg_i_78(1),
      I4 => \p_0_in__34\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__35\(2),
      I2 => \implication_variable_id_reg[3]_i_30\,
      I3 => state_reg_i_78(1),
      I4 => \p_0_in__34\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__35\(2)
    );
\implication_variable_id[3]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__35\(3)
    );
\implication_variable_id[3]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__35\(3),
      I2 => \implication_variable_id_reg[3]_i_30\,
      I3 => state_reg_i_78(1),
      I4 => \p_0_in__34\(3),
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__35\(4),
      I2 => \implication_variable_id_reg[4]_i_42\,
      I3 => state_reg_i_78(1),
      I4 => \p_0_in__34\(4),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_406_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__34\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__35\(4)
    );
\implication_variable_id[4]_i_406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_406_n_0\
    );
\implication_variable_id[4]_i_407\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__34\
    );
state_i_84: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_78(1),
      I2 => state_reg_i_78(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__34_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__54_n_0\
    );
\variable_1_assignment[1]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__34_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__54_n_0\
    );
\variable_1_assignment[1]_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__23_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__54_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__34_n_0\
    );
\variable_1_assignment[1]_i_3__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__54_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__54_n_0\
    );
\variable_1_assignment[1]_i_4__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__54_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__54_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__54_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__23_n_0\,
      O => \variable_1_id[4]_i_1__23_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__23_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__23_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__23_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__34_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__54_n_0\
    );
\variable_2_assignment[1]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__34_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__54_n_0\
    );
\variable_2_assignment[1]_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__23_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__54_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__34_n_0\
    );
\variable_2_assignment[1]_i_3__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__54_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__54_n_0\
    );
\variable_2_assignment[1]_i_4__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__54_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__54_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__54_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__23_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__23_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__23_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__34_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__54_n_0\
    );
\variable_3_assignment[1]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__34_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__54_n_0\
    );
\variable_3_assignment[1]_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__23_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__54_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__34_n_0\
    );
\variable_3_assignment[1]_i_3__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__54_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__54_n_0\
    );
\variable_3_assignment[1]_i_4__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__54_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__54_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__54_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__23_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__23_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__23_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__36\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_109\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_87\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_87_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35\ is
  signal \FSM_onehot_state[3]_i_203_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_223_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__6_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_396_n_0\ : STD_LOGIC;
  signal \is_unit__35\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__35_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__53_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__53_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__6_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__35_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__53_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__53_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__6_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__35_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__53_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__53_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__6_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_203\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_223\ : label is "soft_lutpair84";
begin
\FSM_onehot_state[3]_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_203_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_87\,
      I2 => \FSM_onehot_state_reg[3]_i_87_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_164\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_109\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_223_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_203\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_396_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_203_n_0\
    );
\FSM_onehot_state[3]_i_223\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_396_n_0\,
      O => \FSM_onehot_state[3]_i_223_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__6_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(1),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__6_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__36\(0)
    );
\implication_variable_id[1]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__36\(1)
    );
\implication_variable_id[2]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__36\(2)
    );
\implication_variable_id[3]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__36\(3)
    );
\implication_variable_id[4]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_396_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__35\,
      O => is_unit(0)
    );
\implication_variable_id[4]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__36\(4)
    );
\implication_variable_id[4]_i_396\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_396_n_0\
    );
\implication_variable_id[4]_i_397\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__35\
    );
\variable_1_assignment[0]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__35_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__53_n_0\
    );
\variable_1_assignment[1]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__35_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__53_n_0\
    );
\variable_1_assignment[1]_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__6_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__53_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__35_n_0\
    );
\variable_1_assignment[1]_i_3__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__53_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__53_n_0\
    );
\variable_1_assignment[1]_i_4__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__53_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__53_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__53_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__6_n_0\,
      O => \variable_1_id[4]_i_1__6_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__6_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__6_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__6_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__35_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__53_n_0\
    );
\variable_2_assignment[1]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__35_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__53_n_0\
    );
\variable_2_assignment[1]_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__6_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__53_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__35_n_0\
    );
\variable_2_assignment[1]_i_3__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__53_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__53_n_0\
    );
\variable_2_assignment[1]_i_4__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__53_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__53_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__53_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__6_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__6_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__6_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__35_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__53_n_0\
    );
\variable_3_assignment[1]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__35_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__53_n_0\
    );
\variable_3_assignment[1]_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__6_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__53_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__35_n_0\
    );
\variable_3_assignment[1]_i_3__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__53_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__53_n_0\
    );
\variable_3_assignment[1]_i_4__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__53_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__53_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__53_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__6_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__6_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__6_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_164\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_164_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_164_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_29\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_41\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__36\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_41_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_2_polarity_reg_2 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36\ is
  signal \FSM_onehot_state[3]_i_287_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_288_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__37_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_394_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__36\ : STD_LOGIC;
  signal \p_0_in__37\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__36_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__52_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__52_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__38_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__36_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__52_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__52_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__38_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__36_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__52_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__52_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__38_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_205\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_287\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_288\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_395\ : label is "soft_lutpair86";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_onehot_state[3]_i_205\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_394_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_287_n_0\,
      I1 => \FSM_onehot_state[3]_i_288_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_164\,
      I4 => \FSM_onehot_state[3]_i_164_0\,
      I5 => \FSM_onehot_state[3]_i_164_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_287\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_287_n_0\
    );
\FSM_onehot_state[3]_i_288\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_394_n_0\,
      O => \FSM_onehot_state[3]_i_288_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__37_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1(2),
      I2 => variable_2_polarity_reg_1(1),
      I3 => variable_2_polarity_reg_1(0),
      I4 => variable_2_polarity_reg_2,
      I5 => Q(1),
      O => \clause_in_use_i_2__37_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__37\(0)
    );
\implication_variable_id[0]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__37\(0),
      I2 => \implication_variable_id_reg[3]_i_29\,
      I3 => \implication_variable_id_reg[4]_i_41\(0),
      I4 => \p_0_in__36\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__37\(1)
    );
\implication_variable_id[1]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__37\(1),
      I2 => \implication_variable_id_reg[3]_i_29\,
      I3 => \implication_variable_id_reg[4]_i_41\(0),
      I4 => \p_0_in__36\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__37\(2)
    );
\implication_variable_id[2]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__37\(2),
      I2 => \implication_variable_id_reg[3]_i_29\,
      I3 => \implication_variable_id_reg[4]_i_41\(0),
      I4 => \p_0_in__36\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__37\(3)
    );
\implication_variable_id[3]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__37\(3),
      I2 => \implication_variable_id_reg[3]_i_29\,
      I3 => \implication_variable_id_reg[4]_i_41\(0),
      I4 => \p_0_in__36\(3),
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__37\(4),
      I2 => \implication_variable_id_reg[4]_i_41_0\,
      I3 => \implication_variable_id_reg[4]_i_41\(0),
      I4 => \p_0_in__36\(4),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_394_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__36\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__37\(4)
    );
\implication_variable_id[4]_i_394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_394_n_0\
    );
\implication_variable_id[4]_i_395\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__36\
    );
\variable_1_assignment[0]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__36_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__52_n_0\
    );
\variable_1_assignment[1]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__36_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__52_n_0\
    );
\variable_1_assignment[1]_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__37_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__52_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__36_n_0\
    );
\variable_1_assignment[1]_i_3__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__52_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__52_n_0\
    );
\variable_1_assignment[1]_i_4__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__52_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__52_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__52_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__37_n_0\,
      O => \variable_1_id[4]_i_1__38_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__37_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__38_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__38_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__36_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__52_n_0\
    );
\variable_2_assignment[1]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__36_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__52_n_0\
    );
\variable_2_assignment[1]_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__37_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__52_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__36_n_0\
    );
\variable_2_assignment[1]_i_3__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__52_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__52_n_0\
    );
\variable_2_assignment[1]_i_4__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__52_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__52_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__52_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__37_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__38_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__38_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__36_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__52_n_0\
    );
\variable_3_assignment[1]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__36_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__52_n_0\
    );
\variable_3_assignment[1]_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__37_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__52_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__36_n_0\
    );
\variable_3_assignment[1]_i_3__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__52_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__52_n_0\
    );
\variable_3_assignment[1]_i_4__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__52_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__52_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__52_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__37_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__38_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__38_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    \p_0_in__38\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__32_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_400_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__37\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__37_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__51_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__51_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__33_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__37_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__51_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__51_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__33_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__37_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__51_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__51_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__33_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_204\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_289\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_290\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_401\ : label is "soft_lutpair88";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_49(1),
      I2 => state_reg_i_49(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_204\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_400_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_289\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_290\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_400_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__32_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(1),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__32_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__38\(0)
    );
\implication_variable_id[1]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__38\(1)
    );
\implication_variable_id[2]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__38\(2)
    );
\implication_variable_id[3]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__38\(3)
    );
\implication_variable_id[4]_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_400_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__37\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__38\(4)
    );
\implication_variable_id[4]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_400_n_0\
    );
\implication_variable_id[4]_i_401\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__37\
    );
state_i_82: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_49(1),
      I2 => state_reg_i_49(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__37_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__51_n_0\
    );
\variable_1_assignment[1]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__37_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__51_n_0\
    );
\variable_1_assignment[1]_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__32_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__51_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__37_n_0\
    );
\variable_1_assignment[1]_i_3__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__51_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__51_n_0\
    );
\variable_1_assignment[1]_i_4__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__51_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__51_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__51_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__32_n_0\,
      O => \variable_1_id[4]_i_1__33_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__32_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__33_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__33_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__37_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__51_n_0\
    );
\variable_2_assignment[1]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__37_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__51_n_0\
    );
\variable_2_assignment[1]_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__32_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__51_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__37_n_0\
    );
\variable_2_assignment[1]_i_3__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__51_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__51_n_0\
    );
\variable_2_assignment[1]_i_4__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__51_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__51_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__51_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__32_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__33_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__33_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__37_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__51_n_0\
    );
\variable_3_assignment[1]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__37_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__51_n_0\
    );
\variable_3_assignment[1]_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__32_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__51_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__37_n_0\
    );
\variable_3_assignment[1]_i_3__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__51_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__51_n_0\
    );
\variable_3_assignment[1]_i_4__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__51_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__51_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__51_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__32_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__33_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__33_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_109\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_29\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_41\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__38\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_41_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_87\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_87_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38\ is
  signal \FSM_onehot_state[3]_i_200_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_221_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__28_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_398_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__38\ : STD_LOGIC;
  signal \p_0_in__39\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__38_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__50_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__50_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__29_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__38_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__50_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__50_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__29_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__38_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__50_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__50_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__29_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_200\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_221\ : label is "soft_lutpair89";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_onehot_state[3]_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_200_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_87\,
      I2 => \FSM_onehot_state_reg[3]_i_87_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_163\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_109\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_221_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_200\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_398_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_200_n_0\
    );
\FSM_onehot_state[3]_i_221\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_398_n_0\,
      O => \FSM_onehot_state[3]_i_221_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__28_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(2),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(1),
      I5 => Q(1),
      O => \clause_in_use_i_2__28_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__39\(0)
    );
\implication_variable_id[0]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__39\(0),
      I2 => \implication_variable_id_reg[3]_i_29\,
      I3 => \implication_variable_id_reg[4]_i_41\(0),
      I4 => \p_0_in__38\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__39\(1)
    );
\implication_variable_id[1]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__39\(1),
      I2 => \implication_variable_id_reg[3]_i_29\,
      I3 => \implication_variable_id_reg[4]_i_41\(0),
      I4 => \p_0_in__38\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__39\(2),
      I2 => \implication_variable_id_reg[3]_i_29\,
      I3 => \implication_variable_id_reg[4]_i_41\(0),
      I4 => \p_0_in__38\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__39\(2)
    );
\implication_variable_id[3]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__39\(3)
    );
\implication_variable_id[3]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__39\(3),
      I2 => \implication_variable_id_reg[3]_i_29\,
      I3 => \implication_variable_id_reg[4]_i_41\(0),
      I4 => \p_0_in__38\(3),
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__39\(4),
      I2 => \implication_variable_id_reg[4]_i_41_0\,
      I3 => \implication_variable_id_reg[4]_i_41\(0),
      I4 => \p_0_in__38\(4),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_398_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__38\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__39\(4)
    );
\implication_variable_id[4]_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_398_n_0\
    );
\implication_variable_id[4]_i_399\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__38\
    );
\variable_1_assignment[0]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__38_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__50_n_0\
    );
\variable_1_assignment[1]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__38_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__50_n_0\
    );
\variable_1_assignment[1]_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__28_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__50_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__38_n_0\
    );
\variable_1_assignment[1]_i_3__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__50_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__50_n_0\
    );
\variable_1_assignment[1]_i_4__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__50_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__50_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__50_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__28_n_0\,
      O => \variable_1_id[4]_i_1__29_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__28_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__29_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__29_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__38_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__50_n_0\
    );
\variable_2_assignment[1]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_2_assignment_reg[1]_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__38_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__50_n_0\
    );
\variable_2_assignment[1]_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__28_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__50_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__38_n_0\
    );
\variable_2_assignment[1]_i_3__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__50_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__50_n_0\
    );
\variable_2_assignment[1]_i_4__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__50_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__50_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__50_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__28_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__29_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__29_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__38_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__50_n_0\
    );
\variable_3_assignment[1]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_2_assignment_reg[1]_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__38_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__50_n_0\
    );
\variable_3_assignment[1]_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_2_assignment_reg[1]_0\,
      I2 => \clause_in_use_i_2__28_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__50_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__38_n_0\
    );
\variable_3_assignment[1]_i_3__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__50_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__50_n_0\
    );
\variable_3_assignment[1]_i_4__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__50_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__50_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__50_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__28_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__29_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__29_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \p_0_in__40\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_163\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_163_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_163_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39\ is
  signal \FSM_onehot_state[3]_i_283_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_284_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__50_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_388_n_0\ : STD_LOGIC;
  signal \is_unit__39\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__39_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__49_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__49_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__51_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__39_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__49_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__49_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__51_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__39_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__49_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__49_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__51_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_202\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_283\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_284\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_389\ : label is "soft_lutpair92";
begin
\FSM_onehot_state[3]_i_202\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_388_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_283_n_0\,
      I1 => \FSM_onehot_state[3]_i_284_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_163\,
      I4 => \FSM_onehot_state[3]_i_163_0\,
      I5 => \FSM_onehot_state[3]_i_163_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_283\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_283_n_0\
    );
\FSM_onehot_state[3]_i_284\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_388_n_0\,
      O => \FSM_onehot_state[3]_i_284_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__50_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(1),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__50_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__40\(0)
    );
\implication_variable_id[1]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__40\(1)
    );
\implication_variable_id[2]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__40\(2)
    );
\implication_variable_id[3]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__40\(3)
    );
\implication_variable_id[4]_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_388_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__39\,
      O => is_unit(0)
    );
\implication_variable_id[4]_i_259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__40\(4)
    );
\implication_variable_id[4]_i_388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_388_n_0\
    );
\implication_variable_id[4]_i_389\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__39\
    );
\variable_1_assignment[0]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__39_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__49_n_0\
    );
\variable_1_assignment[1]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__39_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__49_n_0\
    );
\variable_1_assignment[1]_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__50_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__49_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__39_n_0\
    );
\variable_1_assignment[1]_i_3__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__49_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__49_n_0\
    );
\variable_1_assignment[1]_i_4__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__49_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__49_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__49_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__50_n_0\,
      O => \variable_1_id[4]_i_1__51_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__50_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__51_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__51_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__39_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__49_n_0\
    );
\variable_2_assignment[1]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__39_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__49_n_0\
    );
\variable_2_assignment[1]_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__50_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__49_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__39_n_0\
    );
\variable_2_assignment[1]_i_3__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__49_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__49_n_0\
    );
\variable_2_assignment[1]_i_4__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__49_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__49_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__49_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__50_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__51_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__51_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__39_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__49_n_0\
    );
\variable_3_assignment[1]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__39_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__49_n_0\
    );
\variable_3_assignment[1]_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__50_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__49_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__39_n_0\
    );
\variable_3_assignment[1]_i_3__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__49_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__49_n_0\
    );
\variable_3_assignment[1]_i_4__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__49_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__49_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__49_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__50_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__51_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__51_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    \slv_reg0_reg[6]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_88 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[2]_i_8\ : in STD_LOGIC;
    \p_0_in__4\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id[4]_i_29\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_48\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__15_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_118_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__4\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^slv_reg0_reg[6]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__84_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__84_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__15_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__84_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__84_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__15_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__84_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__84_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__15_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_346\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_385\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_386\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_119\ : label is "soft_lutpair128";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[6]\ <= \^slv_reg0_reg[6]\;
  \variable_1_assignment_reg[1]_1\ <= \^variable_1_assignment_reg[1]_1\;
  \variable_3_id_reg[4]_0\(1 downto 0) <= \^variable_3_id_reg[4]_0\(1 downto 0);
\FSM_onehot_state[3]_i_309\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_88(1),
      I2 => state_reg_i_88(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_346\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[2]_i_118_n_0\,
      I1 => \^variable_1_assignment_reg[1]_1\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_2\
    );
\FSM_onehot_state[3]_i_385\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_386\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_1\,
      I4 => \implication_variable_id[2]_i_118_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__15_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[6]\,
      I1 => variable_2_polarity_reg_0,
      I2 => variable_2_polarity_reg_1(0),
      I3 => variable_2_polarity_reg_1(4),
      I4 => variable_2_polarity_reg_1(1),
      I5 => Q(1),
      O => \clause_in_use_i_2__15_n_0\
    );
\clause_in_use_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => variable_2_polarity_reg_1(3),
      I1 => variable_2_polarity_reg_1(2),
      O => \^slv_reg0_reg[6]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^variable_3_id_reg[4]_0\(0)
    );
\implication_variable_id[1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^variable_3_id_reg[4]_0\(1)
    );
\implication_variable_id[2]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[2]_i_118_n_0\
    );
\implication_variable_id[2]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__4\
    );
\implication_variable_id[2]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__5\(0),
      I2 => \implication_variable_id[2]_i_8\,
      I3 => state_reg_i_88(1),
      I4 => \p_0_in__4\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[2]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[2]_i_118_n_0\,
      I1 => \^variable_1_assignment_reg[1]_1\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__4\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\implication_variable_id[3]_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \implication_variable_id_reg[3]_i_48\,
      I3 => state_reg_i_88(1),
      I4 => \p_0_in__4\(3),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[3]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\implication_variable_id[3]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__5\(1),
      I2 => \implication_variable_id[2]_i_8\,
      I3 => state_reg_i_88(1),
      I4 => \p_0_in__4\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[4]_i_169\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \implication_variable_id[4]_i_29\,
      I3 => state_reg_i_88(1),
      I4 => \p_0_in__4\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__5\(2)
    );
\implication_variable_id[4]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__5\(2),
      I2 => \implication_variable_id[4]_i_29\,
      I3 => state_reg_i_88(1),
      I4 => \p_0_in__4\(2),
      O => \clause_count_reg[0]_rep__0\
    );
state_i_95: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_88(1),
      I2 => state_reg_i_88(0),
      O => S(0)
    );
\variable_1_assignment[0]_i_1__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__4_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__84_n_0\
    );
\variable_1_assignment[1]_i_1__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__4_n_0\,
      I4 => \^variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__84_n_0\
    );
\variable_1_assignment[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__15_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__84_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__4_n_0\
    );
\variable_1_assignment[1]_i_3__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__84_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__84_n_0\
    );
\variable_1_assignment[1]_i_4__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__84_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__84_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__84_n_0\,
      Q => \^variable_1_assignment_reg[1]_1\,
      R => '0'
    );
\variable_1_id[4]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__15_n_0\,
      O => \variable_1_id[4]_i_1__15_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__15_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__15_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__15_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__4_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__84_n_0\
    );
\variable_2_assignment[1]_i_1__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__4_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__84_n_0\
    );
\variable_2_assignment[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__15_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__84_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__4_n_0\
    );
\variable_2_assignment[1]_i_3__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__84_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__84_n_0\
    );
\variable_2_assignment[1]_i_4__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__84_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__84_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__84_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__15_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__15_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__15_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__4_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__84_n_0\
    );
\variable_3_assignment[1]_i_1__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__4_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__84_n_0\
    );
\variable_3_assignment[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__15_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__84_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__4_n_0\
    );
\variable_3_assignment[1]_i_3__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__84_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__84_n_0\
    );
\variable_3_assignment[1]_i_4__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__84_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__84_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__84_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_1\(0),
      I1 => \clause_in_use_i_2__15_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__15_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__15_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_28\ : in STD_LOGIC;
    \p_0_in__40\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_40\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__19_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_386_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__40\ : STD_LOGIC;
  signal \p_0_in__41\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__40_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__48_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__48_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__19_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__40_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__48_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__48_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__19_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__40_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__48_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__48_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__19_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_201\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_285\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_286\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_387\ : label is "soft_lutpair94";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_49(1),
      I2 => state_reg_i_49(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_201\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_386_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_285\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_286\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_386_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__19_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(0),
      I3 => variable_2_polarity_reg_2(1),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__19_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__41\(0)
    );
\implication_variable_id[0]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__41\(0),
      I2 => \implication_variable_id_reg[3]_i_28\,
      I3 => state_reg_i_49(1),
      I4 => \p_0_in__40\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__41\(1)
    );
\implication_variable_id[1]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__41\(1),
      I2 => \implication_variable_id_reg[3]_i_28\,
      I3 => state_reg_i_49(1),
      I4 => \p_0_in__40\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__41\(2)
    );
\implication_variable_id[2]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__41\(2),
      I2 => \implication_variable_id_reg[3]_i_28\,
      I3 => state_reg_i_49(1),
      I4 => \p_0_in__40\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__41\(3)
    );
\implication_variable_id[3]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__41\(3),
      I2 => \implication_variable_id_reg[3]_i_28\,
      I3 => state_reg_i_49(1),
      I4 => \p_0_in__40\(3),
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__41\(4),
      I2 => \implication_variable_id_reg[4]_i_40\,
      I3 => state_reg_i_49(1),
      I4 => \p_0_in__40\(4),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_386_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__40\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__41\(4)
    );
\implication_variable_id[4]_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_386_n_0\
    );
\implication_variable_id[4]_i_387\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__40\
    );
state_i_81: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_49(1),
      I2 => state_reg_i_49(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__40_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__48_n_0\
    );
\variable_1_assignment[1]_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__40_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__48_n_0\
    );
\variable_1_assignment[1]_i_2__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__19_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__48_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__40_n_0\
    );
\variable_1_assignment[1]_i_3__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__48_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__48_n_0\
    );
\variable_1_assignment[1]_i_4__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__48_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__48_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__48_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__19_n_0\,
      O => \variable_1_id[4]_i_1__19_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__19_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__19_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__19_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__40_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__48_n_0\
    );
\variable_2_assignment[1]_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__40_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__48_n_0\
    );
\variable_2_assignment[1]_i_2__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__19_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__48_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__40_n_0\
    );
\variable_2_assignment[1]_i_3__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__48_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__48_n_0\
    );
\variable_2_assignment[1]_i_4__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__48_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__48_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__48_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__19_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__19_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__19_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__40_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__48_n_0\
    );
\variable_3_assignment[1]_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__40_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__48_n_0\
    );
\variable_3_assignment[1]_i_2__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__19_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__48_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__40_n_0\
    );
\variable_3_assignment[1]_i_3__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__48_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__48_n_0\
    );
\variable_3_assignment[1]_i_4__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__48_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__48_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__48_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__19_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__19_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__19_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__42\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_109\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_87\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_87_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    \clause_in_use_i_2__0_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41\ is
  signal \FSM_onehot_state[3]_i_197_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_219_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__0_n_0\ : STD_LOGIC;
  signal \clause_in_use_i_3__18_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_392_n_0\ : STD_LOGIC;
  signal \is_unit__41\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__41_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__47_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__47_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__0_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__41_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__47_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__47_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__0_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__41_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__47_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__47_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__0_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_197\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_219\ : label is "soft_lutpair95";
begin
\FSM_onehot_state[3]_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_197_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_87\,
      I2 => \FSM_onehot_state_reg[3]_i_87_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_162\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_109\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_219_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_197\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_392_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_197_n_0\
    );
\FSM_onehot_state[3]_i_219\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_392_n_0\,
      O => \FSM_onehot_state[3]_i_219_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__0_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => \clause_in_use_i_2__0_0\(0),
      I2 => \clause_in_use_i_2__0_0\(2),
      I3 => \clause_in_use_i_2__0_0\(3),
      I4 => \clause_in_use_i_3__18_n_0\,
      I5 => Q(1),
      O => \clause_in_use_i_2__0_n_0\
    );
\clause_in_use_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clause_in_use_i_2__0_0\(4),
      I1 => \clause_in_use_i_2__0_0\(1),
      O => \clause_in_use_i_3__18_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__42\(0)
    );
\implication_variable_id[1]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__42\(1)
    );
\implication_variable_id[2]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__42\(2)
    );
\implication_variable_id[3]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__42\(3)
    );
\implication_variable_id[4]_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_392_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__41\,
      O => is_unit(0)
    );
\implication_variable_id[4]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__42\(4)
    );
\implication_variable_id[4]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_392_n_0\
    );
\implication_variable_id[4]_i_393\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__41\
    );
\variable_1_assignment[0]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__41_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__47_n_0\
    );
\variable_1_assignment[1]_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__41_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__47_n_0\
    );
\variable_1_assignment[1]_i_2__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__0_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__47_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__41_n_0\
    );
\variable_1_assignment[1]_i_3__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__47_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__47_n_0\
    );
\variable_1_assignment[1]_i_4__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__47_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__47_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__47_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__0_n_0\,
      O => \variable_1_id[4]_i_1__0_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__0_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__0_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__0_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__41_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__47_n_0\
    );
\variable_2_assignment[1]_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__41_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__47_n_0\
    );
\variable_2_assignment[1]_i_2__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__0_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__47_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__41_n_0\
    );
\variable_2_assignment[1]_i_3__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__47_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__47_n_0\
    );
\variable_2_assignment[1]_i_4__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__47_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__47_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__47_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__0_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__0_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__0_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__41_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__47_n_0\
    );
\variable_3_assignment[1]_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__41_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__47_n_0\
    );
\variable_3_assignment[1]_i_2__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__0_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__47_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__41_n_0\
    );
\variable_3_assignment[1]_i_3__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__47_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__47_n_0\
    );
\variable_3_assignment[1]_i_4__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__47_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__47_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__47_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__0_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__0_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__0_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_162\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_162_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_162_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_28\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_40\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__42\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_40_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42\ is
  signal \FSM_onehot_state[3]_i_279_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_280_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__27_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_390_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__42\ : STD_LOGIC;
  signal \p_0_in__43\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__42_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__46_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__46_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__28_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__42_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__46_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__46_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__28_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__42_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__46_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__46_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__28_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_199\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_279\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_280\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_391\ : label is "soft_lutpair97";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_onehot_state[3]_i_199\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_390_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_279_n_0\,
      I1 => \FSM_onehot_state[3]_i_280_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_162\,
      I4 => \FSM_onehot_state[3]_i_162_0\,
      I5 => \FSM_onehot_state[3]_i_162_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_279\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_279_n_0\
    );
\FSM_onehot_state[3]_i_280\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_390_n_0\,
      O => \FSM_onehot_state[3]_i_280_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__27_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(2),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(1),
      I5 => Q(1),
      O => \clause_in_use_i_2__27_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__43\(0)
    );
\implication_variable_id[0]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__43\(0),
      I2 => \implication_variable_id_reg[3]_i_28\,
      I3 => \implication_variable_id_reg[4]_i_40\(0),
      I4 => \p_0_in__42\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__43\(1)
    );
\implication_variable_id[1]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__43\(1),
      I2 => \implication_variable_id_reg[3]_i_28\,
      I3 => \implication_variable_id_reg[4]_i_40\(0),
      I4 => \p_0_in__42\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__43\(2)
    );
\implication_variable_id[2]_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__43\(2),
      I2 => \implication_variable_id_reg[3]_i_28\,
      I3 => \implication_variable_id_reg[4]_i_40\(0),
      I4 => \p_0_in__42\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__43\(3)
    );
\implication_variable_id[3]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__43\(3),
      I2 => \implication_variable_id_reg[3]_i_28\,
      I3 => \implication_variable_id_reg[4]_i_40\(0),
      I4 => \p_0_in__42\(3),
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__43\(4),
      I2 => \implication_variable_id_reg[4]_i_40_0\,
      I3 => \implication_variable_id_reg[4]_i_40\(0),
      I4 => \p_0_in__42\(4),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_260\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_390_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__42\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_261\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__43\(4)
    );
\implication_variable_id[4]_i_390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_390_n_0\
    );
\implication_variable_id[4]_i_391\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__42\
    );
\variable_1_assignment[0]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__42_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__46_n_0\
    );
\variable_1_assignment[1]_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__42_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__46_n_0\
    );
\variable_1_assignment[1]_i_2__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__27_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__46_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__42_n_0\
    );
\variable_1_assignment[1]_i_3__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__46_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__46_n_0\
    );
\variable_1_assignment[1]_i_4__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__46_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__46_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__46_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__27_n_0\,
      O => \variable_1_id[4]_i_1__28_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__27_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__28_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__28_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__42_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__46_n_0\
    );
\variable_2_assignment[1]_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__42_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__46_n_0\
    );
\variable_2_assignment[1]_i_2__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__27_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__46_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__42_n_0\
    );
\variable_2_assignment[1]_i_3__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__46_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__46_n_0\
    );
\variable_2_assignment[1]_i_4__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__46_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__46_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__46_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__27_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__28_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__28_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__42_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__46_n_0\
    );
\variable_3_assignment[1]_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__42_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__46_n_0\
    );
\variable_3_assignment[1]_i_2__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__27_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__46_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__42_n_0\
    );
\variable_3_assignment[1]_i_3__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__46_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__46_n_0\
    );
\variable_3_assignment[1]_i_4__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__46_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__46_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__46_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__27_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__28_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__28_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    \slv_reg0_reg[8]\ : out STD_LOGIC;
    \p_0_in__44\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_1_id[4]_i_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__38_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_380_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__43\ : STD_LOGIC;
  signal \^slv_reg0_reg[8]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__43_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__45_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__45_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__39_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__43_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__45_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__45_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__39_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__43_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__45_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__45_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__39_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_198\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_281\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_282\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_381\ : label is "soft_lutpair99";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[8]\ <= \^slv_reg0_reg[8]\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_157\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_49(1),
      I2 => state_reg_i_49(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_198\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_380_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_281\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_282\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_380_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__38_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \variable_1_id[4]_i_2\(0),
      I1 => \variable_1_id[4]_i_2\(1),
      I2 => \^slv_reg0_reg[8]\,
      I3 => \variable_1_id[4]_i_2\(2),
      I4 => variable_2_polarity_reg_0,
      I5 => Q(1),
      O => \clause_in_use_i_2__38_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__44\(0)
    );
\implication_variable_id[1]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__44\(1)
    );
\implication_variable_id[2]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__44\(2)
    );
\implication_variable_id[3]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__44\(3)
    );
\implication_variable_id[4]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_380_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__43\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__44\(4)
    );
\implication_variable_id[4]_i_380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_380_n_0\
    );
\implication_variable_id[4]_i_381\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__43\
    );
state_i_80: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_49(1),
      I2 => state_reg_i_49(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__43_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__45_n_0\
    );
\variable_1_assignment[1]_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__43_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__45_n_0\
    );
\variable_1_assignment[1]_i_2__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__38_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__45_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__43_n_0\
    );
\variable_1_assignment[1]_i_3__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__45_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__45_n_0\
    );
\variable_1_assignment[1]_i_4__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__45_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__45_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__45_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__38_n_0\,
      O => \variable_1_id[4]_i_1__39_n_0\
    );
\variable_1_id[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2\(4),
      I1 => \variable_1_id[4]_i_2\(3),
      O => \^slv_reg0_reg[8]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__38_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__39_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__39_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__43_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__45_n_0\
    );
\variable_2_assignment[1]_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__43_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__45_n_0\
    );
\variable_2_assignment[1]_i_2__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__38_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__45_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__43_n_0\
    );
\variable_2_assignment[1]_i_3__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__45_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__45_n_0\
    );
\variable_2_assignment[1]_i_4__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__45_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__45_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__45_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__38_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__39_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__39_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__43_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__45_n_0\
    );
\variable_3_assignment[1]_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__43_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__45_n_0\
    );
\variable_3_assignment[1]_i_2__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__38_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__45_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__43_n_0\
    );
\variable_3_assignment[1]_i_3__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__45_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__45_n_0\
    );
\variable_3_assignment[1]_i_4__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__45_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__45_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__45_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__38_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__39_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__39_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_109\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_27\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_39\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__44\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_39_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_87\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_87_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44\ is
  signal \FSM_onehot_state[3]_i_194_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_217_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__29_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_378_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__44\ : STD_LOGIC;
  signal \p_0_in__45\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__44_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__44_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__44_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__30_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__44_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__44_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__44_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__30_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__44_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__44_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__44_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__30_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_194\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_217\ : label is "soft_lutpair100";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_onehot_state[3]_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_194_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_87\,
      I2 => \FSM_onehot_state_reg[3]_i_87_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_161\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_109\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_217_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_194\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_378_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_194_n_0\
    );
\FSM_onehot_state[3]_i_217\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_378_n_0\,
      O => \FSM_onehot_state[3]_i_217_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__29_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(1),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__29_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__45\(0)
    );
\implication_variable_id[0]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__45\(0),
      I2 => \implication_variable_id_reg[3]_i_27\,
      I3 => \implication_variable_id_reg[4]_i_39\(0),
      I4 => \p_0_in__44\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__45\(1)
    );
\implication_variable_id[1]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__45\(1),
      I2 => \implication_variable_id_reg[3]_i_27\,
      I3 => \implication_variable_id_reg[4]_i_39\(0),
      I4 => \p_0_in__44\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__45\(2)
    );
\implication_variable_id[2]_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__45\(2),
      I2 => \implication_variable_id_reg[3]_i_27\,
      I3 => \implication_variable_id_reg[4]_i_39\(0),
      I4 => \p_0_in__44\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__45\(3)
    );
\implication_variable_id[3]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__45\(3),
      I2 => \implication_variable_id_reg[3]_i_27\,
      I3 => \implication_variable_id_reg[4]_i_39\(0),
      I4 => \p_0_in__44\(3),
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__45\(4),
      I2 => \implication_variable_id_reg[4]_i_39_0\,
      I3 => \implication_variable_id_reg[4]_i_39\(0),
      I4 => \p_0_in__44\(4),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_378_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__44\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__45\(4)
    );
\implication_variable_id[4]_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_378_n_0\
    );
\implication_variable_id[4]_i_379\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__44\
    );
\variable_1_assignment[0]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__44_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__44_n_0\
    );
\variable_1_assignment[1]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__44_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__44_n_0\
    );
\variable_1_assignment[1]_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__29_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__44_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__44_n_0\
    );
\variable_1_assignment[1]_i_3__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__44_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__44_n_0\
    );
\variable_1_assignment[1]_i_4__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__44_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__44_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__44_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__29_n_0\,
      O => \variable_1_id[4]_i_1__30_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__29_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__30_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__30_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__44_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__44_n_0\
    );
\variable_2_assignment[1]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__44_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__44_n_0\
    );
\variable_2_assignment[1]_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__29_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__44_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__44_n_0\
    );
\variable_2_assignment[1]_i_3__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__44_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__44_n_0\
    );
\variable_2_assignment[1]_i_4__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__44_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__44_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__44_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__29_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__30_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__30_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__44_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__44_n_0\
    );
\variable_3_assignment[1]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__44_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__44_n_0\
    );
\variable_3_assignment[1]_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__29_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__44_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__44_n_0\
    );
\variable_3_assignment[1]_i_3__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__44_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__44_n_0\
    );
\variable_3_assignment[1]_i_4__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__44_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__44_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__44_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__29_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__30_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__30_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \p_0_in__46\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_161\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_161_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_161_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45\ is
  signal \FSM_onehot_state[3]_i_275_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_276_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__30_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_384_n_0\ : STD_LOGIC;
  signal \is_unit__45\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__45_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__43_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__43_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__31_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__45_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__43_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__43_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__31_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__45_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__43_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__43_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__31_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_196\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_275\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_276\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_385\ : label is "soft_lutpair102";
begin
\FSM_onehot_state[3]_i_196\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_384_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_275_n_0\,
      I1 => \FSM_onehot_state[3]_i_276_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_161\,
      I4 => \FSM_onehot_state[3]_i_161_0\,
      I5 => \FSM_onehot_state[3]_i_161_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_275\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_275_n_0\
    );
\FSM_onehot_state[3]_i_276\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_384_n_0\,
      O => \FSM_onehot_state[3]_i_276_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__30_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(0),
      I3 => variable_2_polarity_reg_2(1),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__30_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__46\(0)
    );
\implication_variable_id[1]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__46\(1)
    );
\implication_variable_id[2]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__46\(2)
    );
\implication_variable_id[3]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__46\(3)
    );
\implication_variable_id[4]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_384_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__45\,
      O => is_unit(0)
    );
\implication_variable_id[4]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__46\(4)
    );
\implication_variable_id[4]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_384_n_0\
    );
\implication_variable_id[4]_i_385\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__45\
    );
\variable_1_assignment[0]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__45_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__43_n_0\
    );
\variable_1_assignment[1]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__45_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__43_n_0\
    );
\variable_1_assignment[1]_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__30_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__43_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__45_n_0\
    );
\variable_1_assignment[1]_i_3__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__43_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__43_n_0\
    );
\variable_1_assignment[1]_i_4__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__43_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__43_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__43_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__30_n_0\,
      O => \variable_1_id[4]_i_1__31_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__30_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__31_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__31_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__45_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__43_n_0\
    );
\variable_2_assignment[1]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__45_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__43_n_0\
    );
\variable_2_assignment[1]_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__30_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__43_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__45_n_0\
    );
\variable_2_assignment[1]_i_3__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__43_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__43_n_0\
    );
\variable_2_assignment[1]_i_4__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__43_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__43_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__43_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__30_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__31_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__31_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__45_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__43_n_0\
    );
\variable_3_assignment[1]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__45_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__43_n_0\
    );
\variable_3_assignment[1]_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__30_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__43_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__45_n_0\
    );
\variable_3_assignment[1]_i_3__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__43_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__43_n_0\
    );
\variable_3_assignment[1]_i_4__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__43_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__43_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__43_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__30_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__31_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__31_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg0_reg[3]\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_49 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_5\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_27\ : in STD_LOGIC;
    \p_0_in__46\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_39\ : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__86_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_382_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__46\ : STD_LOGIC;
  signal \p_0_in__47\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slv_reg0_reg[3]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__46_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__42_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__42_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__87_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__46_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__42_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__42_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__87_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__46_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__42_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__42_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__87_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_195\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_277\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_278\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_383\ : label is "soft_lutpair104";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[3]\ <= \^slv_reg0_reg[3]\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_49(1),
      I2 => state_reg_i_49(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_195\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_382_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_277\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_278\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_382_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__86_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^slv_reg0_reg[3]\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(0),
      I4 => variable_2_polarity_reg_0(1),
      O => \clause_in_use_i_2__86_n_0\
    );
\clause_in_use_i_3__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(3),
      O => \^slv_reg0_reg[3]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__47\(0)
    );
\implication_variable_id[0]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__47\(0),
      I2 => \implication_variable_id_reg[3]_i_27\,
      I3 => state_reg_i_49(1),
      I4 => \p_0_in__46\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__47\(1)
    );
\implication_variable_id[1]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__47\(1),
      I2 => \implication_variable_id_reg[3]_i_27\,
      I3 => state_reg_i_49(1),
      I4 => \p_0_in__46\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__47\(2)
    );
\implication_variable_id[2]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__47\(2),
      I2 => \implication_variable_id_reg[3]_i_27\,
      I3 => state_reg_i_49(1),
      I4 => \p_0_in__46\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__47\(3)
    );
\implication_variable_id[3]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__47\(3),
      I2 => \implication_variable_id_reg[3]_i_27\,
      I3 => state_reg_i_49(1),
      I4 => \p_0_in__46\(3),
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__47\(4),
      I2 => \implication_variable_id_reg[4]_i_39\,
      I3 => state_reg_i_49(1),
      I4 => \p_0_in__46\(4),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_382_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__46\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__47\(4)
    );
\implication_variable_id[4]_i_382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_382_n_0\
    );
\implication_variable_id[4]_i_383\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__46\
    );
state_i_79: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_49(1),
      I2 => state_reg_i_49(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__46_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__42_n_0\
    );
\variable_1_assignment[1]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__46_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__42_n_0\
    );
\variable_1_assignment[1]_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__86_n_0\,
      I3 => variable_2_polarity_reg_0(0),
      I4 => \variable_1_assignment[1]_i_3__42_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__46_n_0\
    );
\variable_1_assignment[1]_i_3__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__42_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__42_n_0\
    );
\variable_1_assignment[1]_i_4__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__42_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__42_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__42_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__86_n_0\,
      O => \variable_1_id[4]_i_1__87_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__86_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__87_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__87_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__46_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__42_n_0\
    );
\variable_2_assignment[1]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__46_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__42_n_0\
    );
\variable_2_assignment[1]_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__86_n_0\,
      I3 => variable_2_polarity_reg_0(0),
      I4 => \variable_2_assignment[1]_i_3__42_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__46_n_0\
    );
\variable_2_assignment[1]_i_3__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__42_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__42_n_0\
    );
\variable_2_assignment[1]_i_4__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__42_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__42_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__42_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__86_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__87_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__87_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__46_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__42_n_0\
    );
\variable_3_assignment[1]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__46_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__42_n_0\
    );
\variable_3_assignment[1]_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__86_n_0\,
      I3 => variable_2_polarity_reg_0(0),
      I4 => \variable_3_assignment[1]_i_3__42_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__46_n_0\
    );
\variable_3_assignment[1]_i_3__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__42_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__42_n_0\
    );
\variable_3_assignment[1]_i_4__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__42_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__42_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__42_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__86_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__87_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__87_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__48\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_66\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_44\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_44_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47\ is
  signal \FSM_onehot_state[3]_i_152_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_172_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__48_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_436_n_0\ : STD_LOGIC;
  signal \is_unit__47\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__47_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__41_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__41_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__49_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__47_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__41_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__41_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__49_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__47_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__41_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__41_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__49_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_152\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_172\ : label is "soft_lutpair105";
begin
\FSM_onehot_state[3]_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_66\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_172_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_152\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_436_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_152_n_0\
    );
\FSM_onehot_state[3]_i_172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_436_n_0\,
      O => \FSM_onehot_state[3]_i_172_n_0\
    );
\FSM_onehot_state[3]_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_152_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_44\,
      I2 => \FSM_onehot_state_reg[3]_i_44_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__48_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(1),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__48_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__48\(0)
    );
\implication_variable_id[1]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__48\(1)
    );
\implication_variable_id[2]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__48\(2)
    );
\implication_variable_id[3]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__48\(3)
    );
\implication_variable_id[4]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_436_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__47\,
      O => is_unit(0)
    );
\implication_variable_id[4]_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__48\(4)
    );
\implication_variable_id[4]_i_436\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_436_n_0\
    );
\implication_variable_id[4]_i_437\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__47\
    );
\variable_1_assignment[0]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg[0]_1\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__47_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__41_n_0\
    );
\variable_1_assignment[1]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__47_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__41_n_0\
    );
\variable_1_assignment[1]_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__48_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__41_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__47_n_0\
    );
\variable_1_assignment[1]_i_3__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__41_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__41_n_0\
    );
\variable_1_assignment[1]_i_4__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__41_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__41_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__41_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__48_n_0\,
      O => \variable_1_id[4]_i_1__49_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__48_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__49_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__49_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__47_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__41_n_0\
    );
\variable_2_assignment[1]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__47_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__41_n_0\
    );
\variable_2_assignment[1]_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__48_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__41_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__47_n_0\
    );
\variable_2_assignment[1]_i_3__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__41_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__41_n_0\
    );
\variable_2_assignment[1]_i_4__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__41_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__41_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__41_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__48_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__49_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__49_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__47_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__41_n_0\
    );
\variable_3_assignment[1]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__47_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__41_n_0\
    );
\variable_3_assignment[1]_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__48_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__41_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__47_n_0\
    );
\variable_3_assignment[1]_i_3__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__41_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__41_n_0\
    );
\variable_3_assignment[1]_i_4__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__41_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__41_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__41_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__48_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__49_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__49_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \slv_reg0_reg[5]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_113\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_113_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_113_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_34\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_46\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__48\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_46_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48\ is
  signal \FSM_onehot_state[3]_i_236_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_237_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__25_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_434_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__48\ : STD_LOGIC;
  signal \p_0_in__49\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slv_reg0_reg[5]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__48_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__40_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__40_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__25_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__48_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__40_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__40_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__25_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__48_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__40_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__40_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__25_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_154\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_236\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_237\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_435\ : label is "soft_lutpair107";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[5]\ <= \^slv_reg0_reg[5]\;
\FSM_onehot_state[3]_i_154\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_434_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_236_n_0\,
      I1 => \FSM_onehot_state[3]_i_237_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_113\,
      I4 => \FSM_onehot_state[3]_i_113_0\,
      I5 => \FSM_onehot_state[3]_i_113_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_236\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_236_n_0\
    );
\FSM_onehot_state[3]_i_237\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_434_n_0\,
      O => \FSM_onehot_state[3]_i_237_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__25_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[5]\,
      I1 => variable_2_polarity_reg_0,
      I2 => variable_2_polarity_reg_1(0),
      I3 => variable_2_polarity_reg_1(3),
      I4 => variable_2_polarity_reg_1(4),
      I5 => Q(1),
      O => \clause_in_use_i_2__25_n_0\
    );
\clause_in_use_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => variable_2_polarity_reg_1(2),
      I1 => variable_2_polarity_reg_1(1),
      O => \^slv_reg0_reg[5]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__49\(0)
    );
\implication_variable_id[0]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__49\(0),
      I2 => \implication_variable_id_reg[3]_i_34\,
      I3 => \implication_variable_id_reg[4]_i_46\(0),
      I4 => \p_0_in__48\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__49\(1)
    );
\implication_variable_id[1]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__49\(1),
      I2 => \implication_variable_id_reg[3]_i_34\,
      I3 => \implication_variable_id_reg[4]_i_46\(0),
      I4 => \p_0_in__48\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__49\(2),
      I2 => \implication_variable_id_reg[3]_i_34\,
      I3 => \implication_variable_id_reg[4]_i_46\(0),
      I4 => \p_0_in__48\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__49\(2)
    );
\implication_variable_id[3]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__49\(3)
    );
\implication_variable_id[3]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__49\(3),
      I2 => \implication_variable_id_reg[3]_i_34\,
      I3 => \implication_variable_id_reg[4]_i_46\(0),
      I4 => \p_0_in__48\(3),
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__49\(4),
      I2 => \implication_variable_id_reg[4]_i_46_0\,
      I3 => \implication_variable_id_reg[4]_i_46\(0),
      I4 => \p_0_in__48\(4),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_434_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__48\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__49\(4)
    );
\implication_variable_id[4]_i_434\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_434_n_0\
    );
\implication_variable_id[4]_i_435\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__48\
    );
\variable_1_assignment[0]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__48_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__40_n_0\
    );
\variable_1_assignment[1]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__48_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__40_n_0\
    );
\variable_1_assignment[1]_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__25_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__40_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__48_n_0\
    );
\variable_1_assignment[1]_i_3__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__40_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__40_n_0\
    );
\variable_1_assignment[1]_i_4__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__40_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__40_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__40_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__25_n_0\,
      O => \variable_1_id[4]_i_1__25_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__25_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__25_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__25_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__48_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__40_n_0\
    );
\variable_2_assignment[1]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__48_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__40_n_0\
    );
\variable_2_assignment[1]_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__25_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__40_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__48_n_0\
    );
\variable_2_assignment[1]_i_3__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__40_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__40_n_0\
    );
\variable_2_assignment[1]_i_4__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__40_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__40_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__40_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__25_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__25_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__25_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__48_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__40_n_0\
    );
\variable_3_assignment[1]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__48_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__40_n_0\
    );
\variable_3_assignment[1]_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__25_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__40_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__48_n_0\
    );
\variable_3_assignment[1]_i_3__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__40_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__40_n_0\
    );
\variable_3_assignment[1]_i_4__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__40_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__40_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__40_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__25_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__25_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__25_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    \p_0_in__50\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__24_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_440_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__49\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__49_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__39_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__39_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__24_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__49_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__39_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__39_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__24_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__49_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__39_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__39_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__24_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_153\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_238\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_239\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_441\ : label is "soft_lutpair111";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_19(1),
      I2 => state_reg_i_19(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_153\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_440_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_238\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_239\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_440_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__24_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(1),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__24_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__50\(0)
    );
\implication_variable_id[1]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__50\(1)
    );
\implication_variable_id[2]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__50\(2)
    );
\implication_variable_id[3]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__50\(3)
    );
\implication_variable_id[4]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_440_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__49\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__50\(4)
    );
\implication_variable_id[4]_i_440\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_440_n_0\
    );
\implication_variable_id[4]_i_441\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__49\
    );
state_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_19(1),
      I2 => state_reg_i_19(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__49_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__39_n_0\
    );
\variable_1_assignment[1]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__49_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__39_n_0\
    );
\variable_1_assignment[1]_i_2__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__24_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__39_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__49_n_0\
    );
\variable_1_assignment[1]_i_3__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__39_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__39_n_0\
    );
\variable_1_assignment[1]_i_4__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__39_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__39_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__39_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__24_n_0\,
      O => \variable_1_id[4]_i_1__24_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__24_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__24_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__24_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__49_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__39_n_0\
    );
\variable_2_assignment[1]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__49_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__39_n_0\
    );
\variable_2_assignment[1]_i_2__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__24_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__39_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__49_n_0\
    );
\variable_2_assignment[1]_i_3__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__39_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__39_n_0\
    );
\variable_2_assignment[1]_i_4__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__39_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__39_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__39_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__24_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__24_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__24_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__49_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__39_n_0\
    );
\variable_3_assignment[1]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__49_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__39_n_0\
    );
\variable_3_assignment[1]_i_2__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__24_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__39_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__49_n_0\
    );
\variable_3_assignment[1]_i_3__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__39_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__39_n_0\
    );
\variable_3_assignment[1]_i_4__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__39_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__39_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__39_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__24_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__24_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__24_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__6\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_262\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[0]_i_8\ : in STD_LOGIC;
    \implication_variable_id[1]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[1]_i_8_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \implication_variable_id[1]_i_8_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_240\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_240_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5\ is
  signal \FSM_onehot_state[3]_i_342_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_354_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__7_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_116_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__5\ : STD_LOGIC;
  signal \^p_0_in__6\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__83_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__83_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__7_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__83_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__83_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__7_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__83_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__83_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__7_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_342\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_354\ : label is "soft_lutpair145";
begin
  is_unit(0) <= \^is_unit\(0);
  \p_0_in__6\(4 downto 0) <= \^p_0_in__6\(4 downto 0);
\FSM_onehot_state[3]_i_292\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_342_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_240\,
      I2 => \FSM_onehot_state_reg[3]_i_240_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_312\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_262\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_354_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_342\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[2]_i_116_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_342_n_0\
    );
\FSM_onehot_state[3]_i_354\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[2]_i_116_n_0\,
      O => \FSM_onehot_state[3]_i_354_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__7_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(0),
      I3 => variable_2_polarity_reg_2(2),
      I4 => variable_2_polarity_reg_2(1),
      I5 => Q(1),
      O => \clause_in_use_i_2__7_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__6\(3),
      I2 => \implication_variable_id[0]_i_8\,
      I3 => \implication_variable_id[1]_i_8\(0),
      I4 => \implication_variable_id[1]_i_8_0\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^p_0_in__6\(3)
    );
\implication_variable_id[1]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__6\(4),
      I2 => \implication_variable_id[1]_i_8_1\,
      I3 => \implication_variable_id[1]_i_8\(0),
      I4 => \implication_variable_id[1]_i_8_0\(1),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^p_0_in__6\(4)
    );
\implication_variable_id[2]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[2]_i_116_n_0\
    );
\implication_variable_id[2]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__5\
    );
\implication_variable_id[2]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[2]_i_116_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__5\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \^p_0_in__6\(0)
    );
\implication_variable_id[3]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \^p_0_in__6\(1)
    );
\implication_variable_id[4]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \^p_0_in__6\(2)
    );
\variable_1_assignment[0]_i_1__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__5_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__83_n_0\
    );
\variable_1_assignment[1]_i_1__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__5_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__83_n_0\
    );
\variable_1_assignment[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__7_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__83_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__5_n_0\
    );
\variable_1_assignment[1]_i_3__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__83_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__83_n_0\
    );
\variable_1_assignment[1]_i_4__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__83_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__83_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__83_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__7_n_0\,
      O => \variable_1_id[4]_i_1__7_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__7_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__7_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__7_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__5_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__83_n_0\
    );
\variable_2_assignment[1]_i_1__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__5_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__83_n_0\
    );
\variable_2_assignment[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__7_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__83_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__5_n_0\
    );
\variable_2_assignment[1]_i_3__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__83_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__83_n_0\
    );
\variable_2_assignment[1]_i_4__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__83_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__83_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__83_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__7_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__7_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__7_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__5_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__83_n_0\
    );
\variable_3_assignment[1]_i_1__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__5_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__83_n_0\
    );
\variable_3_assignment[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__7_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__83_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__5_n_0\
    );
\variable_3_assignment[1]_i_3__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__83_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__83_n_0\
    );
\variable_3_assignment[1]_i_4__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__83_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__83_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__83_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__7_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__7_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__7_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_66\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_34\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_46\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__50\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_46_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_44\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_44_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    \clause_in_use_i_2__44_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50\ is
  signal \FSM_onehot_state[3]_i_149_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_170_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__44_n_0\ : STD_LOGIC;
  signal \clause_in_use_i_3__30_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_438_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__50\ : STD_LOGIC;
  signal \p_0_in__51\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__50_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__38_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__38_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__45_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__50_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__38_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__38_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__45_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__50_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__38_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__38_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__45_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_149\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_170\ : label is "soft_lutpair112";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_onehot_state[3]_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_66\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_170_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_149\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_438_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_149_n_0\
    );
\FSM_onehot_state[3]_i_170\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_438_n_0\,
      O => \FSM_onehot_state[3]_i_170_n_0\
    );
\FSM_onehot_state[3]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_149_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_44\,
      I2 => \FSM_onehot_state_reg[3]_i_44_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__44_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \clause_in_use_i_3__30_n_0\,
      I1 => variable_2_polarity_reg_0,
      I2 => \clause_in_use_i_2__44_0\(2),
      I3 => \clause_in_use_i_2__44_0\(0),
      I4 => \clause_in_use_i_2__44_0\(1),
      I5 => Q(1),
      O => \clause_in_use_i_2__44_n_0\
    );
\clause_in_use_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clause_in_use_i_2__44_0\(4),
      I1 => \clause_in_use_i_2__44_0\(3),
      O => \clause_in_use_i_3__30_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__51\(0)
    );
\implication_variable_id[0]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__51\(0),
      I2 => \implication_variable_id_reg[3]_i_34\,
      I3 => \implication_variable_id_reg[4]_i_46\(0),
      I4 => \p_0_in__50\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__51\(1)
    );
\implication_variable_id[1]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__51\(1),
      I2 => \implication_variable_id_reg[3]_i_34\,
      I3 => \implication_variable_id_reg[4]_i_46\(0),
      I4 => \p_0_in__50\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__51\(2),
      I2 => \implication_variable_id_reg[3]_i_34\,
      I3 => \implication_variable_id_reg[4]_i_46\(0),
      I4 => \p_0_in__50\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__51\(2)
    );
\implication_variable_id[3]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__51\(3)
    );
\implication_variable_id[3]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__51\(3),
      I2 => \implication_variable_id_reg[3]_i_34\,
      I3 => \implication_variable_id_reg[4]_i_46\(0),
      I4 => \p_0_in__50\(3),
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__51\(4),
      I2 => \implication_variable_id_reg[4]_i_46_0\,
      I3 => \implication_variable_id_reg[4]_i_46\(0),
      I4 => \p_0_in__50\(4),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_438_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__50\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__51\(4)
    );
\implication_variable_id[4]_i_438\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_438_n_0\
    );
\implication_variable_id[4]_i_439\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__50\
    );
\variable_1_assignment[0]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__50_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__38_n_0\
    );
\variable_1_assignment[1]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__50_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__38_n_0\
    );
\variable_1_assignment[1]_i_2__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__44_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__38_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__50_n_0\
    );
\variable_1_assignment[1]_i_3__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__38_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__38_n_0\
    );
\variable_1_assignment[1]_i_4__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__38_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__38_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__38_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__44_n_0\,
      O => \variable_1_id[4]_i_1__45_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__44_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__45_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__45_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__50_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__38_n_0\
    );
\variable_2_assignment[1]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__50_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__38_n_0\
    );
\variable_2_assignment[1]_i_2__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__44_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__38_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__50_n_0\
    );
\variable_2_assignment[1]_i_3__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__38_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__38_n_0\
    );
\variable_2_assignment[1]_i_4__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__38_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__38_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__38_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__44_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__45_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__45_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__50_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__38_n_0\
    );
\variable_3_assignment[1]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__50_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__38_n_0\
    );
\variable_3_assignment[1]_i_2__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__44_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__38_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__50_n_0\
    );
\variable_3_assignment[1]_i_3__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__38_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__38_n_0\
    );
\variable_3_assignment[1]_i_4__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__38_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__38_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__38_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__44_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__45_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__45_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \slv_reg0_reg[7]\ : out STD_LOGIC;
    \p_0_in__52\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_112\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_112_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_112_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \clause_in_use_i_2__37\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51\ is
  signal \FSM_onehot_state[3]_i_232_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_233_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__68_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_428_n_0\ : STD_LOGIC;
  signal \is_unit__51\ : STD_LOGIC;
  signal \^slv_reg0_reg[7]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__51_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__37_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__37_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__69_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__51_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__37_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__37_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__69_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__51_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__37_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__37_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__69_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_151\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_232\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_233\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_429\ : label is "soft_lutpair114";
begin
  \slv_reg0_reg[7]\ <= \^slv_reg0_reg[7]\;
\FSM_onehot_state[3]_i_151\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_428_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_232_n_0\,
      I1 => \FSM_onehot_state[3]_i_233_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_112\,
      I4 => \FSM_onehot_state[3]_i_112_0\,
      I5 => \FSM_onehot_state[3]_i_112_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_232\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_232_n_0\
    );
\FSM_onehot_state[3]_i_233\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_428_n_0\,
      O => \FSM_onehot_state[3]_i_233_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__68_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \clause_in_use_i_2__37\(2),
      I1 => \clause_in_use_i_2__37\(0),
      I2 => variable_2_polarity_reg_0,
      I3 => \clause_in_use_i_2__37\(3),
      I4 => \^slv_reg0_reg[7]\,
      I5 => Q(1),
      O => \clause_in_use_i_2__68_n_0\
    );
\clause_in_use_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clause_in_use_i_2__37\(4),
      I1 => \clause_in_use_i_2__37\(1),
      O => \^slv_reg0_reg[7]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__52\(0)
    );
\implication_variable_id[1]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__52\(1)
    );
\implication_variable_id[2]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__52\(2)
    );
\implication_variable_id[3]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__52\(3)
    );
\implication_variable_id[4]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_428_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__51\,
      O => is_unit(0)
    );
\implication_variable_id[4]_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__52\(4)
    );
\implication_variable_id[4]_i_428\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_428_n_0\
    );
\implication_variable_id[4]_i_429\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__51\
    );
\variable_1_assignment[0]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__51_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__37_n_0\
    );
\variable_1_assignment[1]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__51_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__37_n_0\
    );
\variable_1_assignment[1]_i_2__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__68_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__37_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__51_n_0\
    );
\variable_1_assignment[1]_i_3__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__37_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__37_n_0\
    );
\variable_1_assignment[1]_i_4__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__37_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__37_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__37_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__68_n_0\,
      O => \variable_1_id[4]_i_1__69_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__68_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__69_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__69_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__51_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__37_n_0\
    );
\variable_2_assignment[1]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__51_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__37_n_0\
    );
\variable_2_assignment[1]_i_2__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__68_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__37_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__51_n_0\
    );
\variable_2_assignment[1]_i_3__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__37_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__37_n_0\
    );
\variable_2_assignment[1]_i_4__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__37_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__37_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__37_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__68_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__69_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__69_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__51_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__37_n_0\
    );
\variable_3_assignment[1]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__51_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__37_n_0\
    );
\variable_3_assignment[1]_i_2__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__68_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__37_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__51_n_0\
    );
\variable_3_assignment[1]_i_3__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__37_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__37_n_0\
    );
\variable_3_assignment[1]_i_4__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__37_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__37_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__37_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__68_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__69_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__69_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_33\ : in STD_LOGIC;
    \p_0_in__52\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_45\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__40_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_426_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__52\ : STD_LOGIC;
  signal \p_0_in__53\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__52_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__36_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__36_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__41_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__52_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__36_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__36_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__41_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__52_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__36_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__36_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__41_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_150\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_234\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_235\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_427\ : label is "soft_lutpair116";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_19(1),
      I2 => state_reg_i_19(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_426_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_234\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_235\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_426_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__40_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(1),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__40_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__53\(0)
    );
\implication_variable_id[0]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__53\(0),
      I2 => \implication_variable_id_reg[3]_i_33\,
      I3 => state_reg_i_19(1),
      I4 => \p_0_in__52\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__53\(1)
    );
\implication_variable_id[1]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__53\(1),
      I2 => \implication_variable_id_reg[3]_i_33\,
      I3 => state_reg_i_19(1),
      I4 => \p_0_in__52\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__53\(2),
      I2 => \implication_variable_id_reg[3]_i_33\,
      I3 => state_reg_i_19(1),
      I4 => \p_0_in__52\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__53\(2)
    );
\implication_variable_id[3]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__53\(3)
    );
\implication_variable_id[3]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__53\(3),
      I2 => \implication_variable_id_reg[3]_i_33\,
      I3 => state_reg_i_19(1),
      I4 => \p_0_in__52\(3),
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__53\(4),
      I2 => \implication_variable_id_reg[4]_i_45\,
      I3 => state_reg_i_19(1),
      I4 => \p_0_in__52\(4),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_426_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__52\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__53\(4)
    );
\implication_variable_id[4]_i_426\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_426_n_0\
    );
\implication_variable_id[4]_i_427\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__52\
    );
state_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_19(1),
      I2 => state_reg_i_19(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__52_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__36_n_0\
    );
\variable_1_assignment[1]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__52_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__36_n_0\
    );
\variable_1_assignment[1]_i_2__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__40_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__36_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__52_n_0\
    );
\variable_1_assignment[1]_i_3__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__36_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__36_n_0\
    );
\variable_1_assignment[1]_i_4__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__36_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__36_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__36_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__40_n_0\,
      O => \variable_1_id[4]_i_1__41_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__40_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__41_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__41_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__52_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__36_n_0\
    );
\variable_2_assignment[1]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__52_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__36_n_0\
    );
\variable_2_assignment[1]_i_2__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__40_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__36_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__52_n_0\
    );
\variable_2_assignment[1]_i_3__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__36_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__36_n_0\
    );
\variable_2_assignment[1]_i_4__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__36_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__36_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__36_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__40_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__41_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__41_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__52_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__36_n_0\
    );
\variable_3_assignment[1]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__52_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__36_n_0\
    );
\variable_3_assignment[1]_i_2__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__40_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__36_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__52_n_0\
    );
\variable_3_assignment[1]_i_3__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__36_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__36_n_0\
    );
\variable_3_assignment[1]_i_4__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__36_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__36_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__36_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__40_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__41_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__41_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__54\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_66\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_44\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_44_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53\ is
  signal \FSM_onehot_state[3]_i_146_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_168_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__66_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_432_n_0\ : STD_LOGIC;
  signal \is_unit__53\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__53_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__35_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__35_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__67_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__53_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__35_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__35_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__67_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__53_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__35_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__35_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__67_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_146\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_168\ : label is "soft_lutpair117";
begin
\FSM_onehot_state[3]_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_66\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_168_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_146\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_432_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_146_n_0\
    );
\FSM_onehot_state[3]_i_168\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_432_n_0\,
      O => \FSM_onehot_state[3]_i_168_n_0\
    );
\FSM_onehot_state[3]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_146_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_44\,
      I2 => \FSM_onehot_state_reg[3]_i_44_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__66_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(1),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__66_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__54\(0)
    );
\implication_variable_id[1]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__54\(1)
    );
\implication_variable_id[2]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__54\(2)
    );
\implication_variable_id[3]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__54\(3)
    );
\implication_variable_id[4]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_432_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__53\,
      O => is_unit(0)
    );
\implication_variable_id[4]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__54\(4)
    );
\implication_variable_id[4]_i_432\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_432_n_0\
    );
\implication_variable_id[4]_i_433\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__53\
    );
\variable_1_assignment[0]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__53_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__35_n_0\
    );
\variable_1_assignment[1]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__53_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__35_n_0\
    );
\variable_1_assignment[1]_i_2__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__66_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__35_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__53_n_0\
    );
\variable_1_assignment[1]_i_3__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__35_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__35_n_0\
    );
\variable_1_assignment[1]_i_4__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__35_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__35_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__35_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__66_n_0\,
      O => \variable_1_id[4]_i_1__67_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__66_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__67_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__67_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__53_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__35_n_0\
    );
\variable_2_assignment[1]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__53_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__35_n_0\
    );
\variable_2_assignment[1]_i_2__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__66_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__35_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__53_n_0\
    );
\variable_2_assignment[1]_i_3__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__35_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__35_n_0\
    );
\variable_2_assignment[1]_i_4__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__35_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__35_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__35_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__66_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__67_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__67_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__53_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__35_n_0\
    );
\variable_3_assignment[1]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__53_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__35_n_0\
    );
\variable_3_assignment[1]_i_2__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__66_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__35_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__53_n_0\
    );
\variable_3_assignment[1]_i_3__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__35_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__35_n_0\
    );
\variable_3_assignment[1]_i_4__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__35_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__35_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__35_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__66_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__67_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__67_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \slv_reg0_reg[6]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_111\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_111_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_111_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_33\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_45\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__54\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_45_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54\ is
  signal \FSM_onehot_state[3]_i_228_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_229_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__81_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_430_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__54\ : STD_LOGIC;
  signal \p_0_in__55\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slv_reg0_reg[6]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__54_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__34_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__34_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__82_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__54_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__34_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__34_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__82_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__54_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__34_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__34_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__82_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_148\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_228\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_229\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_431\ : label is "soft_lutpair119";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[6]\ <= \^slv_reg0_reg[6]\;
\FSM_onehot_state[3]_i_148\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_430_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_228_n_0\,
      I1 => \FSM_onehot_state[3]_i_229_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_111\,
      I4 => \FSM_onehot_state[3]_i_111_0\,
      I5 => \FSM_onehot_state[3]_i_111_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_228_n_0\
    );
\FSM_onehot_state[3]_i_229\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_430_n_0\,
      O => \FSM_onehot_state[3]_i_229_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__81_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \^slv_reg0_reg[6]\,
      I1 => variable_2_polarity_reg_0(0),
      I2 => variable_2_polarity_reg_0(4),
      I3 => variable_2_polarity_reg_0(2),
      I4 => variable_2_polarity_reg_1,
      I5 => Q(1),
      O => \clause_in_use_i_2__81_n_0\
    );
\clause_in_use_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => variable_2_polarity_reg_0(3),
      I1 => variable_2_polarity_reg_0(1),
      O => \^slv_reg0_reg[6]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__55\(0)
    );
\implication_variable_id[0]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__55\(0),
      I2 => \implication_variable_id_reg[3]_i_33\,
      I3 => \implication_variable_id_reg[4]_i_45\(0),
      I4 => \p_0_in__54\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__55\(1)
    );
\implication_variable_id[1]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__55\(1),
      I2 => \implication_variable_id_reg[3]_i_33\,
      I3 => \implication_variable_id_reg[4]_i_45\(0),
      I4 => \p_0_in__54\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__55\(2),
      I2 => \implication_variable_id_reg[3]_i_33\,
      I3 => \implication_variable_id_reg[4]_i_45\(0),
      I4 => \p_0_in__54\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__55\(2)
    );
\implication_variable_id[3]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__55\(3)
    );
\implication_variable_id[3]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__55\(3),
      I2 => \implication_variable_id_reg[3]_i_33\,
      I3 => \implication_variable_id_reg[4]_i_45\(0),
      I4 => \p_0_in__54\(3),
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__55\(4),
      I2 => \implication_variable_id_reg[4]_i_45_0\,
      I3 => \implication_variable_id_reg[4]_i_45\(0),
      I4 => \p_0_in__54\(4),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_430_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__54\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__55\(4)
    );
\implication_variable_id[4]_i_430\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_430_n_0\
    );
\implication_variable_id[4]_i_431\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__54\
    );
\variable_1_assignment[0]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__54_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__34_n_0\
    );
\variable_1_assignment[1]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__54_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__34_n_0\
    );
\variable_1_assignment[1]_i_2__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__81_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__34_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__54_n_0\
    );
\variable_1_assignment[1]_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__34_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__34_n_0\
    );
\variable_1_assignment[1]_i_4__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__34_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__34_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__34_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__81_n_0\,
      O => \variable_1_id[4]_i_1__82_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__81_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__82_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__82_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__54_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__34_n_0\
    );
\variable_2_assignment[1]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__54_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__34_n_0\
    );
\variable_2_assignment[1]_i_2__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__81_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__34_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__54_n_0\
    );
\variable_2_assignment[1]_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__34_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__34_n_0\
    );
\variable_2_assignment[1]_i_4__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__34_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__34_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__34_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__81_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__82_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__82_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__54_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__34_n_0\
    );
\variable_3_assignment[1]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__54_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__34_n_0\
    );
\variable_3_assignment[1]_i_2__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__81_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__34_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__54_n_0\
    );
\variable_3_assignment[1]_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__34_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__34_n_0\
    );
\variable_3_assignment[1]_i_4__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__34_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__34_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__34_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__81_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__82_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__82_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    \p_0_in__56\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__20_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_420_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__55\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__55_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__33_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__33_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__20_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__55_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__33_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__33_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__20_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__55_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__33_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__33_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__20_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_147\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_230\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_231\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_421\ : label is "soft_lutpair121";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_19(1),
      I2 => state_reg_i_19(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_147\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_420_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_230\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_231\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_420_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__20_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(1),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__20_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__56\(0)
    );
\implication_variable_id[1]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__56\(1)
    );
\implication_variable_id[2]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__56\(2)
    );
\implication_variable_id[3]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__56\(3)
    );
\implication_variable_id[4]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_420_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__55\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__56\(4)
    );
\implication_variable_id[4]_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_420_n_0\
    );
\implication_variable_id[4]_i_421\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__55\
    );
state_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_19(1),
      I2 => state_reg_i_19(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__55_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__33_n_0\
    );
\variable_1_assignment[1]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__55_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__33_n_0\
    );
\variable_1_assignment[1]_i_2__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__20_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__33_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__55_n_0\
    );
\variable_1_assignment[1]_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__33_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__33_n_0\
    );
\variable_1_assignment[1]_i_4__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__33_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__33_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__33_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__20_n_0\,
      O => \variable_1_id[4]_i_1__20_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__20_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__20_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__20_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__55_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__33_n_0\
    );
\variable_2_assignment[1]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__55_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__33_n_0\
    );
\variable_2_assignment[1]_i_2__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__20_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__33_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__55_n_0\
    );
\variable_2_assignment[1]_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__33_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__33_n_0\
    );
\variable_2_assignment[1]_i_4__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__33_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__33_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__33_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__20_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__20_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__20_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__55_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__33_n_0\
    );
\variable_3_assignment[1]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__55_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__33_n_0\
    );
\variable_3_assignment[1]_i_2__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__20_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__33_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__55_n_0\
    );
\variable_3_assignment[1]_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__33_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__33_n_0\
    );
\variable_3_assignment[1]_i_4__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__33_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__33_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__33_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__20_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__20_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__20_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg0_reg[7]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_66\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_32\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_44\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__56\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_44_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_44\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_44_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    \clause_in_use_i_2__27\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56\ is
  signal \FSM_onehot_state[3]_i_143_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_166_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__39_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_418_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__56\ : STD_LOGIC;
  signal \p_0_in__57\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slv_reg0_reg[7]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__56_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__32_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__32_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__40_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__56_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__32_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__32_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__40_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__56_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__32_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__32_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__40_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_143\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_166\ : label is "soft_lutpair122";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[7]\ <= \^slv_reg0_reg[7]\;
\FSM_onehot_state[3]_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_66\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_166_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_143\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_418_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_143_n_0\
    );
\FSM_onehot_state[3]_i_166\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_418_n_0\,
      O => \FSM_onehot_state[3]_i_166_n_0\
    );
\FSM_onehot_state[3]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_143_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_44\,
      I2 => \FSM_onehot_state_reg[3]_i_44_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__39_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[7]\,
      I1 => variable_2_polarity_reg_0,
      I2 => \clause_in_use_i_2__27\(1),
      I3 => \clause_in_use_i_2__27\(0),
      I4 => \clause_in_use_i_2__27\(3),
      I5 => Q(1),
      O => \clause_in_use_i_2__39_n_0\
    );
\clause_in_use_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clause_in_use_i_2__27\(4),
      I1 => \clause_in_use_i_2__27\(2),
      O => \^slv_reg0_reg[7]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__57\(0)
    );
\implication_variable_id[0]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__57\(0),
      I2 => \implication_variable_id_reg[3]_i_32\,
      I3 => \implication_variable_id_reg[4]_i_44\(0),
      I4 => \p_0_in__56\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__57\(1)
    );
\implication_variable_id[1]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__57\(1),
      I2 => \implication_variable_id_reg[3]_i_32\,
      I3 => \implication_variable_id_reg[4]_i_44\(0),
      I4 => \p_0_in__56\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__57\(2),
      I2 => \implication_variable_id_reg[3]_i_32\,
      I3 => \implication_variable_id_reg[4]_i_44\(0),
      I4 => \p_0_in__56\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__57\(2)
    );
\implication_variable_id[3]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__57\(3)
    );
\implication_variable_id[3]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__57\(3),
      I2 => \implication_variable_id_reg[3]_i_32\,
      I3 => \implication_variable_id_reg[4]_i_44\(0),
      I4 => \p_0_in__56\(3),
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__57\(4),
      I2 => \implication_variable_id_reg[4]_i_44_0\,
      I3 => \implication_variable_id_reg[4]_i_44\(0),
      I4 => \p_0_in__56\(4),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_418_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__56\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__57\(4)
    );
\implication_variable_id[4]_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_418_n_0\
    );
\implication_variable_id[4]_i_419\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__56\
    );
\variable_1_assignment[0]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__56_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__32_n_0\
    );
\variable_1_assignment[1]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__56_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__32_n_0\
    );
\variable_1_assignment[1]_i_2__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__39_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__32_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__56_n_0\
    );
\variable_1_assignment[1]_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__32_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__32_n_0\
    );
\variable_1_assignment[1]_i_4__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__32_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__32_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__32_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__39_n_0\,
      O => \variable_1_id[4]_i_1__40_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__39_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__40_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__40_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__56_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__32_n_0\
    );
\variable_2_assignment[1]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__56_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__32_n_0\
    );
\variable_2_assignment[1]_i_2__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__39_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__32_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__56_n_0\
    );
\variable_2_assignment[1]_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__32_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__32_n_0\
    );
\variable_2_assignment[1]_i_4__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__32_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__32_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__32_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__39_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__40_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__40_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__56_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__32_n_0\
    );
\variable_3_assignment[1]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__56_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__32_n_0\
    );
\variable_3_assignment[1]_i_2__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__39_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__32_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__56_n_0\
    );
\variable_3_assignment[1]_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__32_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__32_n_0\
    );
\variable_3_assignment[1]_i_4__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__32_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__32_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__32_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__39_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__40_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__40_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \p_0_in__58\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_110\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_110_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_110_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57\ is
  signal \FSM_onehot_state[3]_i_224_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_225_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__64_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_424_n_0\ : STD_LOGIC;
  signal \is_unit__57\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__57_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__31_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__31_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__65_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__57_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__31_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__31_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__65_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__57_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__31_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__31_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__65_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_145\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_224\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_225\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_425\ : label is "soft_lutpair124";
begin
\FSM_onehot_state[3]_i_145\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_424_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_224_n_0\,
      I1 => \FSM_onehot_state[3]_i_225_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_110\,
      I4 => \FSM_onehot_state[3]_i_110_0\,
      I5 => \FSM_onehot_state[3]_i_110_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_224\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_224_n_0\
    );
\FSM_onehot_state[3]_i_225\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_424_n_0\,
      O => \FSM_onehot_state[3]_i_225_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__64_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0(1),
      I1 => variable_2_polarity_reg_0(2),
      I2 => variable_2_polarity_reg_1,
      I3 => variable_2_polarity_reg_0(0),
      I4 => variable_2_polarity_reg_2,
      I5 => Q(1),
      O => \clause_in_use_i_2__64_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__58\(0)
    );
\implication_variable_id[1]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__58\(1)
    );
\implication_variable_id[2]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__58\(2)
    );
\implication_variable_id[3]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__58\(3)
    );
\implication_variable_id[4]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_424_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__57\,
      O => is_unit(0)
    );
\implication_variable_id[4]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__58\(4)
    );
\implication_variable_id[4]_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_424_n_0\
    );
\implication_variable_id[4]_i_425\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__57\
    );
\variable_1_assignment[0]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__57_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__31_n_0\
    );
\variable_1_assignment[1]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__57_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__31_n_0\
    );
\variable_1_assignment[1]_i_2__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__64_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__31_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__57_n_0\
    );
\variable_1_assignment[1]_i_3__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__31_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__31_n_0\
    );
\variable_1_assignment[1]_i_4__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__31_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__31_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__31_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__64_n_0\,
      O => \variable_1_id[4]_i_1__65_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__64_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__65_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__65_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__57_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__31_n_0\
    );
\variable_2_assignment[1]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__57_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__31_n_0\
    );
\variable_2_assignment[1]_i_2__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__64_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__31_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__57_n_0\
    );
\variable_2_assignment[1]_i_3__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__31_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__31_n_0\
    );
\variable_2_assignment[1]_i_4__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__31_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__31_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__31_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__64_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__65_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__65_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__57_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__31_n_0\
    );
\variable_3_assignment[1]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__57_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__31_n_0\
    );
\variable_3_assignment[1]_i_2__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__64_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__31_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__57_n_0\
    );
\variable_3_assignment[1]_i_3__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__31_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__31_n_0\
    );
\variable_3_assignment[1]_i_4__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__31_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__31_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__31_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__64_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__65_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__65_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_32\ : in STD_LOGIC;
    \p_0_in__58\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_44\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__83_n_0\ : STD_LOGIC;
  signal \clause_in_use_i_3__29_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_422_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__58\ : STD_LOGIC;
  signal \p_0_in__59\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__58_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__30_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__30_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__84_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__58_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__30_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__30_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__84_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__58_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__30_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__30_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__84_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_144\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_226\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_227\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_423\ : label is "soft_lutpair126";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_19(1),
      I2 => state_reg_i_19(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_144\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_422_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_226\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_227\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_422_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__83_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0(0),
      I1 => variable_2_polarity_reg_0(4),
      I2 => \clause_in_use_i_3__29_n_0\,
      I3 => variable_2_polarity_reg_0(1),
      I4 => variable_2_polarity_reg_1,
      I5 => Q(1),
      O => \clause_in_use_i_2__83_n_0\
    );
\clause_in_use_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => variable_2_polarity_reg_0(3),
      I1 => variable_2_polarity_reg_0(2),
      O => \clause_in_use_i_3__29_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__59\(0)
    );
\implication_variable_id[0]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__59\(0),
      I2 => \implication_variable_id_reg[3]_i_32\,
      I3 => state_reg_i_19(1),
      I4 => \p_0_in__58\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__59\(1)
    );
\implication_variable_id[1]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__59\(1),
      I2 => \implication_variable_id_reg[3]_i_32\,
      I3 => state_reg_i_19(1),
      I4 => \p_0_in__58\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__59\(2),
      I2 => \implication_variable_id_reg[3]_i_32\,
      I3 => state_reg_i_19(1),
      I4 => \p_0_in__58\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__59\(2)
    );
\implication_variable_id[3]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__59\(3)
    );
\implication_variable_id[3]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__59\(3),
      I2 => \implication_variable_id_reg[3]_i_32\,
      I3 => state_reg_i_19(1),
      I4 => \p_0_in__58\(3),
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__59\(4),
      I2 => \implication_variable_id_reg[4]_i_44\,
      I3 => state_reg_i_19(1),
      I4 => \p_0_in__58\(4),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_422_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__58\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__59\(4)
    );
\implication_variable_id[4]_i_422\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_422_n_0\
    );
\implication_variable_id[4]_i_423\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__58\
    );
state_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_19(1),
      I2 => state_reg_i_19(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__58_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__30_n_0\
    );
\variable_1_assignment[1]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__58_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__30_n_0\
    );
\variable_1_assignment[1]_i_2__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__83_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__30_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__58_n_0\
    );
\variable_1_assignment[1]_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__30_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__30_n_0\
    );
\variable_1_assignment[1]_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__30_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__30_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__30_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__83_n_0\,
      O => \variable_1_id[4]_i_1__84_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__83_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__84_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__84_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__58_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__30_n_0\
    );
\variable_2_assignment[1]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__58_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__30_n_0\
    );
\variable_2_assignment[1]_i_2__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__83_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__30_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__58_n_0\
    );
\variable_2_assignment[1]_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__30_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__30_n_0\
    );
\variable_2_assignment[1]_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__30_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__30_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__30_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__83_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__84_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__84_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__58_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__30_n_0\
    );
\variable_3_assignment[1]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__58_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__30_n_0\
    );
\variable_3_assignment[1]_i_2__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_4\,
      I1 => \variable_1_assignment_reg[1]_5\,
      I2 => \clause_in_use_i_2__83_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__30_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__58_n_0\
    );
\variable_3_assignment[1]_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__30_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__30_n_0\
    );
\variable_3_assignment[1]_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__30_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__30_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__30_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__83_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__84_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__84_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__60\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_34\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_17\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_17_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59\ is
  signal \FSM_onehot_state[3]_i_101_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_121_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__65_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_412_n_0\ : STD_LOGIC;
  signal \is_unit__59\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__59_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__29_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__29_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__66_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__59_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__29_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__29_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__66_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__59_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__29_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__29_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__66_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_101\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_121\ : label is "soft_lutpair129";
begin
\FSM_onehot_state[3]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_412_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_101_n_0\
    );
\FSM_onehot_state[3]_i_121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_412_n_0\,
      O => \FSM_onehot_state[3]_i_121_n_0\
    );
\FSM_onehot_state[3]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_101_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_17\,
      I2 => \FSM_onehot_state_reg[3]_i_17_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_34\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_121_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__65_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(0),
      I3 => variable_2_polarity_reg_2(1),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(3),
      O => \clause_in_use_i_2__65_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__60\(0)
    );
\implication_variable_id[1]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__60\(1)
    );
\implication_variable_id[2]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__60\(2)
    );
\implication_variable_id[3]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__60\(3)
    );
\implication_variable_id[4]_i_282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_412_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__59\,
      O => is_unit(0)
    );
\implication_variable_id[4]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__60\(4)
    );
\implication_variable_id[4]_i_412\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_412_n_0\
    );
\implication_variable_id[4]_i_413\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__59\
    );
\variable_1_assignment[0]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__59_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__29_n_0\
    );
\variable_1_assignment[1]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__59_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__29_n_0\
    );
\variable_1_assignment[1]_i_2__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__65_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__29_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__59_n_0\
    );
\variable_1_assignment[1]_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__29_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__29_n_0\
    );
\variable_1_assignment[1]_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__29_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__29_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__29_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__65_n_0\,
      O => \variable_1_id[4]_i_1__66_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__65_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__66_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__66_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__59_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__29_n_0\
    );
\variable_2_assignment[1]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__59_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__29_n_0\
    );
\variable_2_assignment[1]_i_2__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__65_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__29_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__59_n_0\
    );
\variable_2_assignment[1]_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__29_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__29_n_0\
    );
\variable_2_assignment[1]_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__29_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__29_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__29_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__65_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__66_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__66_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__59_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__29_n_0\
    );
\variable_3_assignment[1]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__59_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__29_n_0\
    );
\variable_3_assignment[1]_i_2__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__65_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__29_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__59_n_0\
    );
\variable_3_assignment[1]_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__29_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__29_n_0\
    );
\variable_3_assignment[1]_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__29_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__29_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__29_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__65_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__66_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__66_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_312\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_312_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_312_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[2]_i_8\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_60\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__6\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id[4]_i_29\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_48\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6\ is
  signal \FSM_onehot_state[3]_i_379_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_380_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__34_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_114_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__6\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \variable_1_assignment[0]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__82_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__82_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__35_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__82_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__82_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__35_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__82_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__82_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__35_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_344\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_379\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_380\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_115\ : label is "soft_lutpair164";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_3_id_reg[4]_0\(1 downto 0) <= \^variable_3_id_reg[4]_0\(1 downto 0);
\FSM_onehot_state[3]_i_344\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[2]_i_114_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_379_n_0\,
      I1 => \FSM_onehot_state[3]_i_380_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_312\,
      I4 => \FSM_onehot_state[3]_i_312_0\,
      I5 => \FSM_onehot_state[3]_i_312_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_379\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_379_n_0\
    );
\FSM_onehot_state[3]_i_380\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[2]_i_114_n_0\,
      O => \FSM_onehot_state[3]_i_380_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__34_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(0),
      I3 => variable_2_polarity_reg_2(1),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(1),
      O => \clause_in_use_i_2__34_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^variable_3_id_reg[4]_0\(0)
    );
\implication_variable_id[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^variable_3_id_reg[4]_0\(1)
    );
\implication_variable_id[2]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[2]_i_114_n_0\
    );
\implication_variable_id[2]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__6\
    );
\implication_variable_id[2]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__7\(0),
      I2 => \implication_variable_id[2]_i_8\,
      I3 => \implication_variable_id_reg[4]_i_60\(0),
      I4 => \p_0_in__6\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[2]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[2]_i_114_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__6\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__7\(0)
    );
\implication_variable_id[3]_i_119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \implication_variable_id_reg[3]_i_48\,
      I3 => \implication_variable_id_reg[4]_i_60\(0),
      I4 => \p_0_in__6\(3),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[3]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__7\(1)
    );
\implication_variable_id[3]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__7\(1),
      I2 => \implication_variable_id[2]_i_8\,
      I3 => \implication_variable_id_reg[4]_i_60\(0),
      I4 => \p_0_in__6\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[4]_i_170\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \implication_variable_id[4]_i_29\,
      I3 => \implication_variable_id_reg[4]_i_60\(0),
      I4 => \p_0_in__6\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__7\(2)
    );
\implication_variable_id[4]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__7\(2),
      I2 => \implication_variable_id[4]_i_29\,
      I3 => \implication_variable_id_reg[4]_i_60\(0),
      I4 => \p_0_in__6\(2),
      O => \clause_count_reg[0]_rep__0\
    );
\variable_1_assignment[0]_i_1__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__6_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__82_n_0\
    );
\variable_1_assignment[1]_i_1__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__6_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__82_n_0\
    );
\variable_1_assignment[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__34_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__82_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__6_n_0\
    );
\variable_1_assignment[1]_i_3__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__82_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__82_n_0\
    );
\variable_1_assignment[1]_i_4__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__82_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__82_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__82_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__34_n_0\,
      O => \variable_1_id[4]_i_1__35_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__34_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__35_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__35_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__6_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__82_n_0\
    );
\variable_2_assignment[1]_i_1__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__6_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__82_n_0\
    );
\variable_2_assignment[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__34_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__82_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__6_n_0\
    );
\variable_2_assignment[1]_i_3__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__82_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__82_n_0\
    );
\variable_2_assignment[1]_i_4__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__82_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__82_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__82_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__34_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__35_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__35_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__6_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__82_n_0\
    );
\variable_3_assignment[1]_i_1__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__6_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__82_n_0\
    );
\variable_3_assignment[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__34_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__82_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__6_n_0\
    );
\variable_3_assignment[1]_i_3__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__82_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__82_n_0\
    );
\variable_3_assignment[1]_i_4__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__82_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__82_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__82_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_1\(0),
      I1 => \clause_in_use_i_2__34_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__35_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__35_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \slv_reg0_reg[5]\ : out STD_LOGIC;
    \slv_reg0_reg[2]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_70\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_70_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_70_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_31\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_43\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__60\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_43_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60\ is
  signal \FSM_onehot_state[3]_i_185_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_186_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__87_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_410_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__60\ : STD_LOGIC;
  signal \p_0_in__61\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slv_reg0_reg[2]\ : STD_LOGIC;
  signal \^slv_reg0_reg[5]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__60_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__28_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__28_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__88_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__60_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__28_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__28_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__88_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__60_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__28_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__28_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__88_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_103\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_185\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_186\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_411\ : label is "soft_lutpair131";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[2]\ <= \^slv_reg0_reg[2]\;
  \slv_reg0_reg[5]\ <= \^slv_reg0_reg[5]\;
\FSM_onehot_state[3]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_410_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_185_n_0\,
      I1 => \FSM_onehot_state[3]_i_186_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_70\,
      I4 => \FSM_onehot_state[3]_i_70_0\,
      I5 => \FSM_onehot_state[3]_i_70_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_185_n_0\
    );
\FSM_onehot_state[3]_i_186\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_410_n_0\,
      O => \FSM_onehot_state[3]_i_186_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__87_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0(4),
      I1 => variable_2_polarity_reg_0(6),
      I2 => \^slv_reg0_reg[5]\,
      I3 => variable_2_polarity_reg_0(1),
      I4 => \^slv_reg0_reg[2]\,
      I5 => Q(3),
      O => \clause_in_use_i_2__87_n_0\
    );
\clause_in_use_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => variable_2_polarity_reg_0(0),
      I1 => variable_2_polarity_reg_0(5),
      O => \^slv_reg0_reg[2]\
    );
\clause_in_use_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => variable_2_polarity_reg_0(3),
      I1 => variable_2_polarity_reg_0(2),
      O => \^slv_reg0_reg[5]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__61\(0)
    );
\implication_variable_id[0]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__61\(0),
      I2 => \implication_variable_id_reg[3]_i_31\,
      I3 => \implication_variable_id_reg[4]_i_43\(0),
      I4 => \p_0_in__60\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__61\(1)
    );
\implication_variable_id[1]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__61\(1),
      I2 => \implication_variable_id_reg[3]_i_31\,
      I3 => \implication_variable_id_reg[4]_i_43\(0),
      I4 => \p_0_in__60\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__61\(2),
      I2 => \implication_variable_id_reg[3]_i_31\,
      I3 => \implication_variable_id_reg[4]_i_43\(0),
      I4 => \p_0_in__60\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__61\(2)
    );
\implication_variable_id[3]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__61\(3)
    );
\implication_variable_id[3]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__61\(3),
      I2 => \implication_variable_id_reg[3]_i_31\,
      I3 => \implication_variable_id_reg[4]_i_43\(0),
      I4 => \p_0_in__60\(3),
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__61\(4),
      I2 => \implication_variable_id_reg[4]_i_43_0\,
      I3 => \implication_variable_id_reg[4]_i_43\(0),
      I4 => \p_0_in__60\(4),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_410_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__60\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__61\(4)
    );
\implication_variable_id[4]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_410_n_0\
    );
\implication_variable_id[4]_i_411\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__60\
    );
\variable_1_assignment[0]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__60_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__28_n_0\
    );
\variable_1_assignment[1]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__60_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__28_n_0\
    );
\variable_1_assignment[1]_i_2__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__87_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__28_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__60_n_0\
    );
\variable_1_assignment[1]_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__28_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__28_n_0\
    );
\variable_1_assignment[1]_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__28_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__28_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__28_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__87_n_0\,
      O => \variable_1_id[4]_i_1__88_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__87_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__88_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__88_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__60_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__28_n_0\
    );
\variable_2_assignment[1]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__60_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__28_n_0\
    );
\variable_2_assignment[1]_i_2__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__87_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__28_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__60_n_0\
    );
\variable_2_assignment[1]_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__28_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__28_n_0\
    );
\variable_2_assignment[1]_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__28_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__28_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__28_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__87_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__88_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__88_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__60_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__28_n_0\
    );
\variable_3_assignment[1]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__60_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__28_n_0\
    );
\variable_3_assignment[1]_i_2__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__87_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__28_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__60_n_0\
    );
\variable_3_assignment[1]_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__28_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__28_n_0\
    );
\variable_3_assignment[1]_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__28_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__28_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__28_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__87_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__88_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__88_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    \p_0_in__62\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__85_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_416_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__61\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__61_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__27_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__27_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__86_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__61_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__27_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__27_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__86_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__61_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__27_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__27_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__86_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_102\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_187\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_188\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_417\ : label is "soft_lutpair133";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_416_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_188\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_416_n_0\,
      O => clause_in_use_reg_0
    );
\FSM_onehot_state[3]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_7(1),
      I2 => state_reg_i_7(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__85_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1(0),
      I2 => variable_2_polarity_reg_1(1),
      I3 => variable_2_polarity_reg_1(2),
      I4 => Q(3),
      O => \clause_in_use_i_2__85_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__62\(0)
    );
\implication_variable_id[1]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__62\(1)
    );
\implication_variable_id[2]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__62\(2)
    );
\implication_variable_id[3]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__62\(3)
    );
\implication_variable_id[4]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_416_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__61\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__62\(4)
    );
\implication_variable_id[4]_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_416_n_0\
    );
\implication_variable_id[4]_i_417\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__61\
    );
state_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_7(1),
      I2 => state_reg_i_7(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__61_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__27_n_0\
    );
\variable_1_assignment[1]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__61_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__27_n_0\
    );
\variable_1_assignment[1]_i_2__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__85_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__27_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__61_n_0\
    );
\variable_1_assignment[1]_i_3__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__27_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__27_n_0\
    );
\variable_1_assignment[1]_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__27_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__27_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__27_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__85_n_0\,
      O => \variable_1_id[4]_i_1__86_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__85_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__86_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__86_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__61_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__27_n_0\
    );
\variable_2_assignment[1]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__61_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__27_n_0\
    );
\variable_2_assignment[1]_i_2__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__85_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__27_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__61_n_0\
    );
\variable_2_assignment[1]_i_3__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__27_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__27_n_0\
    );
\variable_2_assignment[1]_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__27_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__27_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__27_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__85_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__86_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__86_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__61_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__27_n_0\
    );
\variable_3_assignment[1]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__61_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__27_n_0\
    );
\variable_3_assignment[1]_i_2__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__85_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__27_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__61_n_0\
    );
\variable_3_assignment[1]_i_3__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__27_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__27_n_0\
    );
\variable_3_assignment[1]_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__27_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__27_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__27_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__85_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__86_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__86_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_34\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_40\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_43\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__62\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_43_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_17\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_17_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62\ is
  signal \FSM_onehot_state[3]_i_119_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_98_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__78_n_0\ : STD_LOGIC;
  signal \clause_in_use_i_3__15_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_414_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__62\ : STD_LOGIC;
  signal \p_0_in__63\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__62_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__26_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__26_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__79_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__62_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__26_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__26_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__79_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__62_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__26_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__26_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__79_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_119\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_98\ : label is "soft_lutpair134";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_onehot_state[3]_i_119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_414_n_0\,
      O => \FSM_onehot_state[3]_i_119_n_0\
    );
\FSM_onehot_state[3]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_98_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_17\,
      I2 => \FSM_onehot_state_reg[3]_i_17_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_34\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_119_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_414_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_98_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__78_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \clause_in_use_i_3__15_n_0\,
      I1 => variable_2_polarity_reg_0,
      I2 => variable_2_polarity_reg_1(4),
      I3 => variable_2_polarity_reg_1(2),
      I4 => variable_2_polarity_reg_1(3),
      I5 => Q(3),
      O => \clause_in_use_i_2__78_n_0\
    );
\clause_in_use_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => variable_2_polarity_reg_1(1),
      I1 => variable_2_polarity_reg_1(0),
      O => \clause_in_use_i_3__15_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__63\(0)
    );
\implication_variable_id[0]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__63\(0),
      I2 => \implication_variable_id_reg[2]_i_40\,
      I3 => \implication_variable_id_reg[4]_i_43\(0),
      I4 => \p_0_in__62\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__63\(1)
    );
\implication_variable_id[1]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__63\(1),
      I2 => \implication_variable_id_reg[2]_i_40\,
      I3 => \implication_variable_id_reg[4]_i_43\(0),
      I4 => \p_0_in__62\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__63\(2),
      I2 => \implication_variable_id_reg[2]_i_40\,
      I3 => \implication_variable_id_reg[4]_i_43\(0),
      I4 => \p_0_in__62\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__63\(2)
    );
\implication_variable_id[3]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__63\(3)
    );
\implication_variable_id[3]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__63\(3),
      I2 => \implication_variable_id_reg[4]_i_43_0\,
      I3 => \implication_variable_id_reg[4]_i_43\(0),
      I4 => \p_0_in__62\(3),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__63\(4),
      I2 => \implication_variable_id_reg[4]_i_43_0\,
      I3 => \implication_variable_id_reg[4]_i_43\(0),
      I4 => \p_0_in__62\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_284\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_414_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__62\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__63\(4)
    );
\implication_variable_id[4]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_414_n_0\
    );
\implication_variable_id[4]_i_415\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__62\
    );
\variable_1_assignment[0]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__62_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__26_n_0\
    );
\variable_1_assignment[1]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__62_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__26_n_0\
    );
\variable_1_assignment[1]_i_2__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__78_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__26_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__62_n_0\
    );
\variable_1_assignment[1]_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__26_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__26_n_0\
    );
\variable_1_assignment[1]_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__26_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__26_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__26_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__78_n_0\,
      O => \variable_1_id[4]_i_1__79_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__78_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__79_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__79_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__62_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__26_n_0\
    );
\variable_2_assignment[1]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__62_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__26_n_0\
    );
\variable_2_assignment[1]_i_2__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__78_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__26_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__62_n_0\
    );
\variable_2_assignment[1]_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__26_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__26_n_0\
    );
\variable_2_assignment[1]_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__26_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__26_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__26_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__78_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__79_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__79_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__62_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__26_n_0\
    );
\variable_3_assignment[1]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__62_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__26_n_0\
    );
\variable_3_assignment[1]_i_2__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__78_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__26_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__62_n_0\
    );
\variable_3_assignment[1]_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__26_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__26_n_0\
    );
\variable_3_assignment[1]_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__26_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__26_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__26_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__78_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__79_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__79_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \p_0_in__64\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_69\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_69_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_69_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63\ is
  signal \FSM_onehot_state[3]_i_181_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_182_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__10_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_368_n_0\ : STD_LOGIC;
  signal \is_unit__63\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__63_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__25_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__25_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__10_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__63_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__25_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__25_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__10_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__63_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__25_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__25_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__10_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_100\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_181\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_182\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_369\ : label is "soft_lutpair136";
begin
\FSM_onehot_state[3]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_368_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_181_n_0\,
      I1 => \FSM_onehot_state[3]_i_182_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_69\,
      I4 => \FSM_onehot_state[3]_i_69_0\,
      I5 => \FSM_onehot_state[3]_i_69_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_181_n_0\
    );
\FSM_onehot_state[3]_i_182\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_368_n_0\,
      O => \FSM_onehot_state[3]_i_182_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__10_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1(2),
      I2 => variable_2_polarity_reg_1(0),
      I3 => variable_2_polarity_reg_1(1),
      I4 => Q(3),
      O => \clause_in_use_i_2__10_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__64\(0)
    );
\implication_variable_id[1]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__64\(1)
    );
\implication_variable_id[2]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__64\(2)
    );
\implication_variable_id[3]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__64\(3)
    );
\implication_variable_id[4]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_368_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__63\,
      O => is_unit(0)
    );
\implication_variable_id[4]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__64\(4)
    );
\implication_variable_id[4]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_368_n_0\
    );
\implication_variable_id[4]_i_369\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__63\
    );
\variable_1_assignment[0]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__63_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__25_n_0\
    );
\variable_1_assignment[1]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__63_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__25_n_0\
    );
\variable_1_assignment[1]_i_2__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__10_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__25_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__63_n_0\
    );
\variable_1_assignment[1]_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__25_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__25_n_0\
    );
\variable_1_assignment[1]_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__25_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__25_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__25_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__10_n_0\,
      O => \variable_1_id[4]_i_1__10_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__10_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__10_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__10_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__63_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__25_n_0\
    );
\variable_2_assignment[1]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__63_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__25_n_0\
    );
\variable_2_assignment[1]_i_2__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__10_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__25_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__63_n_0\
    );
\variable_2_assignment[1]_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__25_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__25_n_0\
    );
\variable_2_assignment[1]_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__25_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__25_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__25_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__10_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__10_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__10_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__63_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__25_n_0\
    );
\variable_3_assignment[1]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__63_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__25_n_0\
    );
\variable_3_assignment[1]_i_2__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__10_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__25_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__63_n_0\
    );
\variable_3_assignment[1]_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__25_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__25_n_0\
    );
\variable_3_assignment[1]_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__25_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__25_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__25_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__10_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__10_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__10_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_32\ : in STD_LOGIC;
    \p_0_in__64\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_35\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__8_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_366_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__64\ : STD_LOGIC;
  signal \p_0_in__65\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__64_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__24_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__24_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__8_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__64_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__24_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__24_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__8_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__64_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__24_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__24_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__8_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_183\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_184\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_99\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_367\ : label is "soft_lutpair138";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_184\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_366_n_0\,
      O => clause_in_use_reg_0
    );
\FSM_onehot_state[3]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_7(1),
      I2 => state_reg_i_7(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_366_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__8_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1(0),
      I2 => variable_2_polarity_reg_1(1),
      I3 => variable_2_polarity_reg_1(2),
      I4 => Q(3),
      O => \clause_in_use_i_2__8_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__65\(0)
    );
\implication_variable_id[0]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__65\(0),
      I2 => \implication_variable_id_reg[2]_i_32\,
      I3 => state_reg_i_7(1),
      I4 => \p_0_in__64\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__65\(1)
    );
\implication_variable_id[1]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__65\(1),
      I2 => \implication_variable_id_reg[2]_i_32\,
      I3 => state_reg_i_7(1),
      I4 => \p_0_in__64\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__65\(2)
    );
\implication_variable_id[2]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__65\(2),
      I2 => \implication_variable_id_reg[2]_i_32\,
      I3 => state_reg_i_7(1),
      I4 => \p_0_in__64\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__65\(3)
    );
\implication_variable_id[3]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__65\(3),
      I2 => \implication_variable_id_reg[4]_i_35\,
      I3 => state_reg_i_7(1),
      I4 => \p_0_in__64\(3),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_366_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__64\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__65\(4)
    );
\implication_variable_id[4]_i_366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_366_n_0\
    );
\implication_variable_id[4]_i_367\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__64\
    );
\implication_variable_id[4]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__65\(4),
      I2 => \implication_variable_id_reg[4]_i_35\,
      I3 => state_reg_i_7(1),
      I4 => \p_0_in__64\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
state_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_7(1),
      I2 => state_reg_i_7(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__64_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__24_n_0\
    );
\variable_1_assignment[1]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__64_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__24_n_0\
    );
\variable_1_assignment[1]_i_2__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__8_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__24_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__64_n_0\
    );
\variable_1_assignment[1]_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__24_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__24_n_0\
    );
\variable_1_assignment[1]_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__24_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__24_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__24_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__8_n_0\,
      O => \variable_1_id[4]_i_1__8_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__8_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__8_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__8_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__64_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__24_n_0\
    );
\variable_2_assignment[1]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__64_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__24_n_0\
    );
\variable_2_assignment[1]_i_2__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__8_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__24_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__64_n_0\
    );
\variable_2_assignment[1]_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__24_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__24_n_0\
    );
\variable_2_assignment[1]_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__24_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__24_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__24_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__8_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__8_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__8_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__64_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__24_n_0\
    );
\variable_3_assignment[1]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__64_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__24_n_0\
    );
\variable_3_assignment[1]_i_2__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__8_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__24_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__64_n_0\
    );
\variable_3_assignment[1]_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__24_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__24_n_0\
    );
\variable_3_assignment[1]_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__24_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__24_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__24_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__8_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__8_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__8_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__66\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_34\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_17\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_17_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_2_polarity_reg_2 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65\ is
  signal \FSM_onehot_state[3]_i_117_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_95_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__1_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_364_n_0\ : STD_LOGIC;
  signal \is_unit__65\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__65_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__23_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__23_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__1_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__65_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__23_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__23_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__1_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__65_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__23_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__23_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__1_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_117\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_95\ : label is "soft_lutpair139";
begin
\FSM_onehot_state[3]_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_364_n_0\,
      O => \FSM_onehot_state[3]_i_117_n_0\
    );
\FSM_onehot_state[3]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_95_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_17\,
      I2 => \FSM_onehot_state_reg[3]_i_17_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_34\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_117_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_364_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_95_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__1_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1(0),
      I2 => variable_2_polarity_reg_1(2),
      I3 => variable_2_polarity_reg_1(1),
      I4 => variable_2_polarity_reg_2,
      I5 => Q(3),
      O => \clause_in_use_i_2__1_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__66\(0)
    );
\implication_variable_id[1]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__66\(1)
    );
\implication_variable_id[2]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__66\(2)
    );
\implication_variable_id[3]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__66\(3)
    );
\implication_variable_id[4]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_364_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__65\,
      O => is_unit(0)
    );
\implication_variable_id[4]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__66\(4)
    );
\implication_variable_id[4]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_364_n_0\
    );
\implication_variable_id[4]_i_365\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__65\
    );
\variable_1_assignment[0]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__65_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__23_n_0\
    );
\variable_1_assignment[1]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__65_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__23_n_0\
    );
\variable_1_assignment[1]_i_2__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__1_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__23_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__65_n_0\
    );
\variable_1_assignment[1]_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__23_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__23_n_0\
    );
\variable_1_assignment[1]_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__23_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__23_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__23_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__1_n_0\,
      O => \variable_1_id[4]_i_1__1_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__1_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__1_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__1_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__65_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__23_n_0\
    );
\variable_2_assignment[1]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__65_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__23_n_0\
    );
\variable_2_assignment[1]_i_2__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__1_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__23_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__65_n_0\
    );
\variable_2_assignment[1]_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__23_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__23_n_0\
    );
\variable_2_assignment[1]_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__23_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__23_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__23_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__1_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__1_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__1_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__65_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__23_n_0\
    );
\variable_3_assignment[1]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__65_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__23_n_0\
    );
\variable_3_assignment[1]_i_2__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__1_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__23_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__65_n_0\
    );
\variable_3_assignment[1]_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__23_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__23_n_0\
    );
\variable_3_assignment[1]_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__23_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__23_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__23_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__1_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__1_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__1_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_68\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_68_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_68_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_32\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_35\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__66\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_35_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66\ is
  signal \FSM_onehot_state[3]_i_177_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_178_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__61_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_362_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__66\ : STD_LOGIC;
  signal \p_0_in__67\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__66_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__22_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__22_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__62_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__66_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__22_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__22_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__62_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__66_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__22_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__22_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__62_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_177\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_178\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_97\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_363\ : label is "soft_lutpair141";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_onehot_state[3]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_177_n_0\,
      I1 => \FSM_onehot_state[3]_i_178_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_68\,
      I4 => \FSM_onehot_state[3]_i_68_0\,
      I5 => \FSM_onehot_state[3]_i_68_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_177_n_0\
    );
\FSM_onehot_state[3]_i_178\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_362_n_0\,
      O => \FSM_onehot_state[3]_i_178_n_0\
    );
\FSM_onehot_state[3]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_362_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__61_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(0),
      I3 => variable_2_polarity_reg_2(1),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(3),
      O => \clause_in_use_i_2__61_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__67\(0)
    );
\implication_variable_id[0]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__67\(0),
      I2 => \implication_variable_id_reg[2]_i_32\,
      I3 => \implication_variable_id_reg[4]_i_35\(0),
      I4 => \p_0_in__66\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__67\(1)
    );
\implication_variable_id[1]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__67\(1),
      I2 => \implication_variable_id_reg[2]_i_32\,
      I3 => \implication_variable_id_reg[4]_i_35\(0),
      I4 => \p_0_in__66\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__67\(2)
    );
\implication_variable_id[2]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__67\(2),
      I2 => \implication_variable_id_reg[2]_i_32\,
      I3 => \implication_variable_id_reg[4]_i_35\(0),
      I4 => \p_0_in__66\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__67\(3)
    );
\implication_variable_id[3]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__67\(3),
      I2 => \implication_variable_id_reg[4]_i_35_0\,
      I3 => \implication_variable_id_reg[4]_i_35\(0),
      I4 => \p_0_in__66\(3),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_362_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__66\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__67\(4)
    );
\implication_variable_id[4]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_362_n_0\
    );
\implication_variable_id[4]_i_363\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__66\
    );
\implication_variable_id[4]_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__67\(4),
      I2 => \implication_variable_id_reg[4]_i_35_0\,
      I3 => \implication_variable_id_reg[4]_i_35\(0),
      I4 => \p_0_in__66\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
\variable_1_assignment[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__66_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__22_n_0\
    );
\variable_1_assignment[1]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__66_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__22_n_0\
    );
\variable_1_assignment[1]_i_2__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__61_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__22_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__66_n_0\
    );
\variable_1_assignment[1]_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__22_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__22_n_0\
    );
\variable_1_assignment[1]_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__22_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__22_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__22_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__61_n_0\,
      O => \variable_1_id[4]_i_1__62_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__61_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__62_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__62_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__66_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__22_n_0\
    );
\variable_2_assignment[1]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__66_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__22_n_0\
    );
\variable_2_assignment[1]_i_2__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__61_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__22_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__66_n_0\
    );
\variable_2_assignment[1]_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__22_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__22_n_0\
    );
\variable_2_assignment[1]_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__22_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__22_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__22_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__61_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__62_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__62_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__66_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__22_n_0\
    );
\variable_3_assignment[1]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__66_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__22_n_0\
    );
\variable_3_assignment[1]_i_2__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__61_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__22_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__66_n_0\
    );
\variable_3_assignment[1]_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__22_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__22_n_0\
    );
\variable_3_assignment[1]_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__22_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__22_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__22_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__61_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__62_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__62_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    \p_0_in__68\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__4_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_376_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__67\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__67_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__21_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__21_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__4_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__67_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__21_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__21_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__4_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__67_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__21_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__21_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__4_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_179\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_180\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_96\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_377\ : label is "soft_lutpair143";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_180\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_376_n_0\,
      O => clause_in_use_reg_0
    );
\FSM_onehot_state[3]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_7(1),
      I2 => state_reg_i_7(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_376_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__4_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(0),
      I3 => variable_2_polarity_reg_2(1),
      I4 => variable_2_polarity_reg_2(2),
      I5 => Q(3),
      O => \clause_in_use_i_2__4_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__68\(0)
    );
\implication_variable_id[1]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__68\(1)
    );
\implication_variable_id[2]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__68\(2)
    );
\implication_variable_id[3]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__68\(3)
    );
\implication_variable_id[4]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_376_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__67\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__68\(4)
    );
\implication_variable_id[4]_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_376_n_0\
    );
\implication_variable_id[4]_i_377\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__67\
    );
state_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_7(1),
      I2 => state_reg_i_7(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__67_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__21_n_0\
    );
\variable_1_assignment[1]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__67_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__21_n_0\
    );
\variable_1_assignment[1]_i_2__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__4_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__21_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__67_n_0\
    );
\variable_1_assignment[1]_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__21_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__21_n_0\
    );
\variable_1_assignment[1]_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__21_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__21_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__21_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__4_n_0\,
      O => \variable_1_id[4]_i_1__4_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__4_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__4_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__4_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__67_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__21_n_0\
    );
\variable_2_assignment[1]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__67_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__21_n_0\
    );
\variable_2_assignment[1]_i_2__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__4_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__21_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__67_n_0\
    );
\variable_2_assignment[1]_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__21_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__21_n_0\
    );
\variable_2_assignment[1]_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__21_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__21_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__21_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__4_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__4_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__4_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__67_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__21_n_0\
    );
\variable_3_assignment[1]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__67_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__21_n_0\
    );
\variable_3_assignment[1]_i_2__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__4_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__21_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__67_n_0\
    );
\variable_3_assignment[1]_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__21_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__21_n_0\
    );
\variable_3_assignment[1]_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__21_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__21_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__21_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__4_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__4_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__4_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_34\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_31\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_34\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__68\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_34_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_17\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_17_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_2_polarity_reg_2 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68\ is
  signal \FSM_onehot_state[3]_i_115_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_92_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__62_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_374_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__68\ : STD_LOGIC;
  signal \p_0_in__69\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__68_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__20_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__20_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__63_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__68_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__20_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__20_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__63_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__68_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__20_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__20_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__63_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_115\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_92\ : label is "soft_lutpair144";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_onehot_state[3]_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_374_n_0\,
      O => \FSM_onehot_state[3]_i_115_n_0\
    );
\FSM_onehot_state[3]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_92_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_17\,
      I2 => \FSM_onehot_state_reg[3]_i_17_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_34\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_115_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_374_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_92_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__62_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1(1),
      I2 => variable_2_polarity_reg_1(2),
      I3 => variable_2_polarity_reg_2,
      I4 => variable_2_polarity_reg_1(0),
      I5 => Q(3),
      O => \clause_in_use_i_2__62_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__69\(0),
      I2 => \implication_variable_id_reg[2]_i_31\,
      I3 => \implication_variable_id_reg[4]_i_34\(0),
      I4 => \p_0_in__68\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[0]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__69\(0)
    );
\implication_variable_id[1]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__69\(1),
      I2 => \implication_variable_id_reg[2]_i_31\,
      I3 => \implication_variable_id_reg[4]_i_34\(0),
      I4 => \p_0_in__68\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[1]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__69\(1)
    );
\implication_variable_id[2]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__69\(2)
    );
\implication_variable_id[2]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__69\(2),
      I2 => \implication_variable_id_reg[2]_i_31\,
      I3 => \implication_variable_id_reg[4]_i_34\(0),
      I4 => \p_0_in__68\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__69\(3)
    );
\implication_variable_id[3]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__69\(3),
      I2 => \implication_variable_id_reg[4]_i_34_0\,
      I3 => \implication_variable_id_reg[4]_i_34\(0),
      I4 => \p_0_in__68\(3),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_374_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__68\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__69\(4)
    );
\implication_variable_id[4]_i_374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_374_n_0\
    );
\implication_variable_id[4]_i_375\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__68\
    );
\implication_variable_id[4]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__69\(4),
      I2 => \implication_variable_id_reg[4]_i_34_0\,
      I3 => \implication_variable_id_reg[4]_i_34\(0),
      I4 => \p_0_in__68\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
\variable_1_assignment[0]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__68_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__20_n_0\
    );
\variable_1_assignment[1]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__68_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__20_n_0\
    );
\variable_1_assignment[1]_i_2__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__62_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__20_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__68_n_0\
    );
\variable_1_assignment[1]_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__20_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__20_n_0\
    );
\variable_1_assignment[1]_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__20_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__20_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__20_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__62_n_0\,
      O => \variable_1_id[4]_i_1__63_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__62_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__63_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__63_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__68_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__20_n_0\
    );
\variable_2_assignment[1]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__68_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__20_n_0\
    );
\variable_2_assignment[1]_i_2__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__62_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__20_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__68_n_0\
    );
\variable_2_assignment[1]_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__20_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__20_n_0\
    );
\variable_2_assignment[1]_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__20_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__20_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__20_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__62_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__63_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__63_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__68_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__20_n_0\
    );
\variable_3_assignment[1]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__68_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__20_n_0\
    );
\variable_3_assignment[1]_i_2__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__62_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__20_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__68_n_0\
    );
\variable_3_assignment[1]_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__20_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__20_n_0\
    );
\variable_3_assignment[1]_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__20_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__20_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__20_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__62_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__63_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__63_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \slv_reg0_reg[6]\ : out STD_LOGIC;
    \p_0_in__70\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_67\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_67_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_67_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69\ is
  signal \FSM_onehot_state[3]_i_173_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_174_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__57_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_372_n_0\ : STD_LOGIC;
  signal \is_unit__69\ : STD_LOGIC;
  signal \^slv_reg0_reg[6]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__69_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__19_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__19_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__58_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__69_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__19_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__19_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__58_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__69_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__19_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__19_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__58_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_173\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_174\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_94\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_373\ : label is "soft_lutpair147";
begin
  \slv_reg0_reg[6]\ <= \^slv_reg0_reg[6]\;
\FSM_onehot_state[3]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_173_n_0\,
      I1 => \FSM_onehot_state[3]_i_174_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_67\,
      I4 => \FSM_onehot_state[3]_i_67_0\,
      I5 => \FSM_onehot_state[3]_i_67_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_173_n_0\
    );
\FSM_onehot_state[3]_i_174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_372_n_0\,
      O => \FSM_onehot_state[3]_i_174_n_0\
    );
\FSM_onehot_state[3]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_372_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__57_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => \^slv_reg0_reg[6]\,
      I2 => variable_2_polarity_reg_1(2),
      I3 => variable_2_polarity_reg_1(1),
      I4 => variable_2_polarity_reg_1(4),
      I5 => Q(3),
      O => \clause_in_use_i_2__57_n_0\
    );
\clause_in_use_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => variable_2_polarity_reg_1(3),
      I1 => variable_2_polarity_reg_1(0),
      O => \^slv_reg0_reg[6]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__70\(0)
    );
\implication_variable_id[1]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__70\(1)
    );
\implication_variable_id[2]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__70\(2)
    );
\implication_variable_id[3]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__70\(3)
    );
\implication_variable_id[4]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_372_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__69\,
      O => is_unit(0)
    );
\implication_variable_id[4]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__70\(4)
    );
\implication_variable_id[4]_i_372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_372_n_0\
    );
\implication_variable_id[4]_i_373\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__69\
    );
\variable_1_assignment[0]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__69_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__19_n_0\
    );
\variable_1_assignment[1]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__69_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__19_n_0\
    );
\variable_1_assignment[1]_i_2__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__57_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__19_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__69_n_0\
    );
\variable_1_assignment[1]_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__19_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__19_n_0\
    );
\variable_1_assignment[1]_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__19_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__19_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__19_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__57_n_0\,
      O => \variable_1_id[4]_i_1__58_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__57_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__58_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__58_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__69_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__19_n_0\
    );
\variable_2_assignment[1]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__69_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__19_n_0\
    );
\variable_2_assignment[1]_i_2__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__57_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__19_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__69_n_0\
    );
\variable_2_assignment[1]_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__19_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__19_n_0\
    );
\variable_2_assignment[1]_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__19_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__19_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__19_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__57_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__58_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__58_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__69_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__19_n_0\
    );
\variable_3_assignment[1]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__69_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__19_n_0\
    );
\variable_3_assignment[1]_i_2__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__57_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__19_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__69_n_0\
    );
\variable_3_assignment[1]_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__19_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__19_n_0\
    );
\variable_3_assignment[1]_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__19_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__19_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__19_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__57_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__58_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__58_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \p_0_in__8\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    \slv_reg0_reg[7]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_88 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[0]_i_8\ : in STD_LOGIC;
    \implication_variable_id[1]_i_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \implication_variable_id[1]_i_8_0\ : in STD_LOGIC;
    \clause_in_use_i_2__16\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__17_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_358_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__7\ : STD_LOGIC;
  signal \^p_0_in__8\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slv_reg0_reg[7]\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__7_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__81_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__81_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__17_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__7_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__81_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__81_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__17_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__7_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__81_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__81_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__17_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_343\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_381\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_382\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_359\ : label is "soft_lutpair183";
begin
  is_unit(0) <= \^is_unit\(0);
  \p_0_in__8\(4 downto 0) <= \^p_0_in__8\(4 downto 0);
  \slv_reg0_reg[7]\ <= \^slv_reg0_reg[7]\;
  \variable_1_assignment_reg[1]_1\ <= \^variable_1_assignment_reg[1]_1\;
\FSM_onehot_state[3]_i_308\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_88(1),
      I2 => state_reg_i_88(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_343\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_358_n_0\,
      I1 => \^variable_1_assignment_reg[1]_1\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_2\
    );
\FSM_onehot_state[3]_i_381\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_382\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_1\,
      I4 => \implication_variable_id[4]_i_358_n_0\,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__17_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \clause_in_use_i_2__16\(0),
      I1 => \clause_in_use_i_2__16\(2),
      I2 => variable_2_polarity_reg_0,
      I3 => \clause_in_use_i_2__16\(1),
      I4 => \^slv_reg0_reg[7]\,
      I5 => Q(1),
      O => \clause_in_use_i_2__17_n_0\
    );
clause_in_use_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clause_in_use_i_2__16\(3),
      I1 => \clause_in_use_i_2__16\(4),
      O => \^slv_reg0_reg[7]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__8\(3),
      I2 => \implication_variable_id[0]_i_8\,
      I3 => state_reg_i_88(1),
      I4 => \implication_variable_id[1]_i_8\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[1]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__8\(4),
      I2 => \implication_variable_id[1]_i_8_0\,
      I3 => state_reg_i_88(1),
      I4 => \implication_variable_id[1]_i_8\(1),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[2]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \^p_0_in__8\(0)
    );
\implication_variable_id[3]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^p_0_in__8\(3)
    );
\implication_variable_id[3]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \^p_0_in__8\(1)
    );
\implication_variable_id[4]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_358_n_0\,
      I1 => \^variable_1_assignment_reg[1]_1\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__7\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^p_0_in__8\(4)
    );
\implication_variable_id[4]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \^p_0_in__8\(2)
    );
\implication_variable_id[4]_i_358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_358_n_0\
    );
\implication_variable_id[4]_i_359\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__7\
    );
state_i_94: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_88(1),
      I2 => state_reg_i_88(0),
      O => S(0)
    );
\variable_1_assignment[0]_i_1__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__7_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__81_n_0\
    );
\variable_1_assignment[1]_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__7_n_0\,
      I4 => \^variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__81_n_0\
    );
\variable_1_assignment[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__17_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__81_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__7_n_0\
    );
\variable_1_assignment[1]_i_3__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__81_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__81_n_0\
    );
\variable_1_assignment[1]_i_4__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__81_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__81_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__81_n_0\,
      Q => \^variable_1_assignment_reg[1]_1\,
      R => '0'
    );
\variable_1_id[4]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__17_n_0\,
      O => \variable_1_id[4]_i_1__17_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__17_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__17_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__17_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__7_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__81_n_0\
    );
\variable_2_assignment[1]_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__7_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__81_n_0\
    );
\variable_2_assignment[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__17_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__81_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__7_n_0\
    );
\variable_2_assignment[1]_i_3__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__81_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__81_n_0\
    );
\variable_2_assignment[1]_i_4__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__81_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__81_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__81_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__17_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__17_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__17_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__7_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__81_n_0\
    );
\variable_3_assignment[1]_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__7_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__81_n_0\
    );
\variable_3_assignment[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_3\,
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__17_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__81_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__7_n_0\
    );
\variable_3_assignment[1]_i_3__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__81_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__81_n_0\
    );
\variable_3_assignment[1]_i_4__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__81_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__81_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__81_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__17_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__17_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__17_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_31\ : in STD_LOGIC;
    \p_0_in__70\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_34\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__5_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_370_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__70\ : STD_LOGIC;
  signal \p_0_in__71\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__70_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__18_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__18_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__5_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__70_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__18_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__18_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__5_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__70_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__18_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__18_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__5_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_175\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_176\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_93\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_371\ : label is "soft_lutpair149";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_176\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => \implication_variable_id[4]_i_370_n_0\,
      O => clause_in_use_reg_0
    );
\FSM_onehot_state[3]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_7(1),
      I2 => state_reg_i_7(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_370_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__5_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0(0),
      I1 => variable_2_polarity_reg_0(3),
      I2 => variable_2_polarity_reg_0(1),
      I3 => variable_2_polarity_reg_0(2),
      I4 => variable_2_polarity_reg_1,
      I5 => Q(3),
      O => \clause_in_use_i_2__5_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__71\(0),
      I2 => \implication_variable_id_reg[2]_i_31\,
      I3 => state_reg_i_7(1),
      I4 => \p_0_in__70\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[0]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__71\(0)
    );
\implication_variable_id[1]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__71\(1),
      I2 => \implication_variable_id_reg[2]_i_31\,
      I3 => state_reg_i_7(1),
      I4 => \p_0_in__70\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[1]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__71\(1)
    );
\implication_variable_id[2]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__71\(2)
    );
\implication_variable_id[2]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__71\(2),
      I2 => \implication_variable_id_reg[2]_i_31\,
      I3 => state_reg_i_7(1),
      I4 => \p_0_in__70\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__71\(3)
    );
\implication_variable_id[3]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__71\(3),
      I2 => \implication_variable_id_reg[4]_i_34\,
      I3 => state_reg_i_7(1),
      I4 => \p_0_in__70\(3),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_370_n_0\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__70\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__71\(4)
    );
\implication_variable_id[4]_i_370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_370_n_0\
    );
\implication_variable_id[4]_i_371\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__70\
    );
\implication_variable_id[4]_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__71\(4),
      I2 => \implication_variable_id_reg[4]_i_34\,
      I3 => state_reg_i_7(1),
      I4 => \p_0_in__70\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
state_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_7(1),
      I2 => state_reg_i_7(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_1_assignment[1]_i_2__70_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__18_n_0\
    );
\variable_1_assignment[1]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__70_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__18_n_0\
    );
\variable_1_assignment[1]_i_2__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__5_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__18_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__70_n_0\
    );
\variable_1_assignment[1]_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__18_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__18_n_0\
    );
\variable_1_assignment[1]_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__18_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__18_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__18_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__5_n_0\,
      O => \variable_1_id[4]_i_1__5_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__5_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__5_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__5_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_2_assignment[1]_i_2__70_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__18_n_0\
    );
\variable_2_assignment[1]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__70_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__18_n_0\
    );
\variable_2_assignment[1]_i_2__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__5_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__18_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__70_n_0\
    );
\variable_2_assignment[1]_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__18_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__18_n_0\
    );
\variable_2_assignment[1]_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__18_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__18_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__18_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__5_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__5_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__5_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_1\,
      I4 => \variable_3_assignment[1]_i_2__70_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__18_n_0\
    );
\variable_3_assignment[1]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__70_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__18_n_0\
    );
\variable_3_assignment[1]_i_2__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__5_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__18_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__70_n_0\
    );
\variable_3_assignment[1]_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__18_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__18_n_0\
    );
\variable_3_assignment[1]_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__18_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__18_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__18_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__5_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__5_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__5_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg0_reg[4]\ : out STD_LOGIC;
    \slv_reg0_reg[8]\ : out STD_LOGIC;
    \p_0_in__72\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_13\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]_i_5\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_5_0\ : in STD_LOGIC;
    \clause_in_use_i_2__1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71\ is
  signal \FSM_onehot_state[3]_i_58_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_78_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__22_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \is_unit__71\ : STD_LOGIC;
  signal \^slv_reg0_reg[4]\ : STD_LOGIC;
  signal \^slv_reg0_reg[8]\ : STD_LOGIC;
  signal state_i_76_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__71_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__17_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__17_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__22_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__71_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__17_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__17_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__22_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__71_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__17_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__17_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__22_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_58\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_78\ : label is "soft_lutpair150";
begin
  \slv_reg0_reg[4]\ <= \^slv_reg0_reg[4]\;
  \slv_reg0_reg[8]\ <= \^slv_reg0_reg[8]\;
\FSM_onehot_state[3]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_58_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_5\,
      I2 => \FSM_onehot_state_reg[3]_i_5_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_13\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_78_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_76_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_58_n_0\
    );
\FSM_onehot_state[3]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => state_i_76_n_0,
      O => \FSM_onehot_state[3]_i_78_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__22_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \clause_in_use_i_2__1\(0),
      I1 => \clause_in_use_i_2__1\(4),
      I2 => \^slv_reg0_reg[4]\,
      I3 => \clause_in_use_i_2__1\(3),
      I4 => \^slv_reg0_reg[8]\,
      I5 => Q(3),
      O => \clause_in_use_i_2__22_n_0\
    );
\clause_in_use_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clause_in_use_i_2__1\(2),
      I1 => \clause_in_use_i_2__1\(1),
      O => \^slv_reg0_reg[4]\
    );
\clause_in_use_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clause_in_use_i_2__1\(6),
      I1 => \clause_in_use_i_2__1\(5),
      O => \^slv_reg0_reg[8]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__72\(0)
    );
\implication_variable_id[1]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__72\(1)
    );
\implication_variable_id[2]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__72\(2)
    );
\implication_variable_id[3]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__72\(3)
    );
\implication_variable_id[4]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__72\(4)
    );
state_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_76_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__71\,
      O => is_unit(0)
    );
state_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_76_n_0
    );
state_i_77: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__71\
    );
\variable_1_assignment[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__71_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__17_n_0\
    );
\variable_1_assignment[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__71_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__17_n_0\
    );
\variable_1_assignment[1]_i_2__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__22_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__17_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__71_n_0\
    );
\variable_1_assignment[1]_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__17_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__17_n_0\
    );
\variable_1_assignment[1]_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__17_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__17_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__17_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__22_n_0\,
      O => \variable_1_id[4]_i_1__22_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__22_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__22_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__22_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__71_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__17_n_0\
    );
\variable_2_assignment[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__71_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__17_n_0\
    );
\variable_2_assignment[1]_i_2__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__22_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__17_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__71_n_0\
    );
\variable_2_assignment[1]_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__17_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__17_n_0\
    );
\variable_2_assignment[1]_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__17_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__17_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__17_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__22_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__22_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__22_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__71_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__17_n_0\
    );
\variable_3_assignment[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__71_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__17_n_0\
    );
\variable_3_assignment[1]_i_2__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__22_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__17_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__71_n_0\
    );
\variable_3_assignment[1]_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__17_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__17_n_0\
    );
\variable_3_assignment[1]_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__17_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__17_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__17_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__22_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__22_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__22_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \slv_reg0_reg[6]\ : out STD_LOGIC;
    \slv_reg0_reg[8]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_38\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_38_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_38_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[2]_i_30\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_33\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__72\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_33_0\ : in STD_LOGIC;
    \clause_in_use_i_2__74\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72\ is
  signal \FSM_onehot_state[3]_i_134_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_135_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__75_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__72\ : STD_LOGIC;
  signal \p_0_in__73\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slv_reg0_reg[6]\ : STD_LOGIC;
  signal \^slv_reg0_reg[8]\ : STD_LOGIC;
  signal state_i_74_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__72_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__16_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__16_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__76_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__72_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__16_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__16_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__76_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__72_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__16_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__16_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__76_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_134\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_135\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_60\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of state_i_75 : label is "soft_lutpair152";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[6]\ <= \^slv_reg0_reg[6]\;
  \slv_reg0_reg[8]\ <= \^slv_reg0_reg[8]\;
\FSM_onehot_state[3]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_134_n_0\
    );
\FSM_onehot_state[3]_i_135\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => state_i_74_n_0,
      O => \FSM_onehot_state[3]_i_135_n_0\
    );
\FSM_onehot_state[3]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_74_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_134_n_0\,
      I1 => \FSM_onehot_state[3]_i_135_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_38\,
      I4 => \FSM_onehot_state[3]_i_38_0\,
      I5 => \FSM_onehot_state[3]_i_38_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__75_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \clause_in_use_i_2__74\(1),
      I1 => \clause_in_use_i_2__74\(5),
      I2 => \^slv_reg0_reg[6]\,
      I3 => \clause_in_use_i_2__74\(0),
      I4 => \^slv_reg0_reg[8]\,
      I5 => Q(3),
      O => \clause_in_use_i_2__75_n_0\
    );
\clause_in_use_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clause_in_use_i_2__74\(4),
      I1 => \clause_in_use_i_2__74\(2),
      O => \^slv_reg0_reg[6]\
    );
\clause_in_use_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clause_in_use_i_2__74\(6),
      I1 => \clause_in_use_i_2__74\(3),
      O => \^slv_reg0_reg[8]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__73\(0),
      I2 => \implication_variable_id_reg[2]_i_30\,
      I3 => \implication_variable_id_reg[4]_i_33\(0),
      I4 => \p_0_in__72\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[0]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__73\(0)
    );
\implication_variable_id[1]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__73\(1),
      I2 => \implication_variable_id_reg[2]_i_30\,
      I3 => \implication_variable_id_reg[4]_i_33\(0),
      I4 => \p_0_in__72\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[1]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__73\(1)
    );
\implication_variable_id[2]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__73\(2)
    );
\implication_variable_id[2]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__73\(2),
      I2 => \implication_variable_id_reg[2]_i_30\,
      I3 => \implication_variable_id_reg[4]_i_33\(0),
      I4 => \p_0_in__72\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__73\(3)
    );
\implication_variable_id[3]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__73\(3),
      I2 => \implication_variable_id_reg[4]_i_33_0\,
      I3 => \implication_variable_id_reg[4]_i_33\(0),
      I4 => \p_0_in__72\(3),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__73\(4)
    );
\implication_variable_id[4]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__73\(4),
      I2 => \implication_variable_id_reg[4]_i_33_0\,
      I3 => \implication_variable_id_reg[4]_i_33\(0),
      I4 => \p_0_in__72\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
state_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_74_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__72\,
      O => \^is_unit\(0)
    );
state_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_74_n_0
    );
state_i_75: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__72\
    );
\variable_1_assignment[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__72_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__16_n_0\
    );
\variable_1_assignment[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__72_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__16_n_0\
    );
\variable_1_assignment[1]_i_2__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__75_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__16_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__72_n_0\
    );
\variable_1_assignment[1]_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__16_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__16_n_0\
    );
\variable_1_assignment[1]_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__16_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__16_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__16_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__75_n_0\,
      O => \variable_1_id[4]_i_1__76_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__75_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__76_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__76_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__72_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__16_n_0\
    );
\variable_2_assignment[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__72_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__16_n_0\
    );
\variable_2_assignment[1]_i_2__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__75_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__16_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__72_n_0\
    );
\variable_2_assignment[1]_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__16_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__16_n_0\
    );
\variable_2_assignment[1]_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__16_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__16_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__16_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__75_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__76_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__76_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__72_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__16_n_0\
    );
\variable_3_assignment[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__72_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__16_n_0\
    );
\variable_3_assignment[1]_i_2__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__75_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__16_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__72_n_0\
    );
\variable_3_assignment[1]_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__16_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__16_n_0\
    );
\variable_3_assignment[1]_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__16_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__16_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__16_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__75_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__76_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__76_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    \slv_reg0_reg[7]\ : out STD_LOGIC;
    \p_0_in__74\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__73_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__73\ : STD_LOGIC;
  signal \^slv_reg0_reg[7]\ : STD_LOGIC;
  signal state_i_72_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__73_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__15_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__15_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__74_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__73_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__15_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__15_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__74_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__73_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__15_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__15_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__74_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_136\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_137\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_59\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of state_i_73 : label is "soft_lutpair154";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[7]\ <= \^slv_reg0_reg[7]\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_137\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => state_i_72_n_0,
      O => clause_in_use_reg_0
    );
\FSM_onehot_state[3]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_3(1),
      I2 => state_reg_i_3(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_72_n_0,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__73_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[7]\,
      I1 => variable_2_polarity_reg_0,
      I2 => variable_2_polarity_reg_1(2),
      I3 => variable_2_polarity_reg_1(1),
      I4 => variable_2_polarity_reg_1(4),
      I5 => Q(3),
      O => \clause_in_use_i_2__73_n_0\
    );
\clause_in_use_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => variable_2_polarity_reg_1(3),
      I1 => variable_2_polarity_reg_1(0),
      O => \^slv_reg0_reg[7]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__74\(0)
    );
\implication_variable_id[1]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__74\(1)
    );
\implication_variable_id[2]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__74\(2)
    );
\implication_variable_id[3]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__74\(3)
    );
\implication_variable_id[4]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__74\(4)
    );
state_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_3(1),
      I2 => state_reg_i_3(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
state_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_72_n_0,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__73\,
      O => \^is_unit\(0)
    );
state_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_72_n_0
    );
state_i_73: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__73\
    );
\variable_1_assignment[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__73_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__15_n_0\
    );
\variable_1_assignment[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__73_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__15_n_0\
    );
\variable_1_assignment[1]_i_2__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__73_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__15_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__73_n_0\
    );
\variable_1_assignment[1]_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__15_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__15_n_0\
    );
\variable_1_assignment[1]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__15_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__15_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__15_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__73_n_0\,
      O => \variable_1_id[4]_i_1__74_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__73_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__74_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__74_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__73_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__15_n_0\
    );
\variable_2_assignment[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__73_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__15_n_0\
    );
\variable_2_assignment[1]_i_2__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__73_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__15_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__73_n_0\
    );
\variable_2_assignment[1]_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__15_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__15_n_0\
    );
\variable_2_assignment[1]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__15_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__15_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__15_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__73_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__74_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__74_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__73_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__15_n_0\
    );
\variable_3_assignment[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__73_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__15_n_0\
    );
\variable_3_assignment[1]_i_2__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__73_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__15_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__73_n_0\
    );
\variable_3_assignment[1]_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__15_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__15_n_0\
    );
\variable_3_assignment[1]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__15_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__15_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__15_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__73_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__74_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__74_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_13\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[2]_i_30\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_33\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__74\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_33_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_5\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_5_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74\ is
  signal \FSM_onehot_state[3]_i_55_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_76_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__79_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__74\ : STD_LOGIC;
  signal \p_0_in__75\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal state_i_70_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__74_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__14_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__14_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__80_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__74_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__14_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__14_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__80_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__74_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__14_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__14_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__80_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_55\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_76\ : label is "soft_lutpair155";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_onehot_state[3]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_55_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_5\,
      I2 => \FSM_onehot_state_reg[3]_i_5_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_13\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_76_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_70_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_55_n_0\
    );
\FSM_onehot_state[3]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => state_i_70_n_0,
      O => \FSM_onehot_state[3]_i_76_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__79_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0(1),
      I1 => variable_2_polarity_reg_0(3),
      I2 => variable_2_polarity_reg_0(0),
      I3 => variable_2_polarity_reg_0(2),
      I4 => variable_2_polarity_reg_1,
      I5 => Q(3),
      O => \clause_in_use_i_2__79_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__75\(0),
      I2 => \implication_variable_id_reg[2]_i_30\,
      I3 => \implication_variable_id_reg[4]_i_33\(0),
      I4 => \p_0_in__74\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[0]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__75\(0)
    );
\implication_variable_id[1]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__75\(1),
      I2 => \implication_variable_id_reg[2]_i_30\,
      I3 => \implication_variable_id_reg[4]_i_33\(0),
      I4 => \p_0_in__74\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[1]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__75\(1)
    );
\implication_variable_id[2]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__75\(2)
    );
\implication_variable_id[2]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__75\(2),
      I2 => \implication_variable_id_reg[2]_i_30\,
      I3 => \implication_variable_id_reg[4]_i_33\(0),
      I4 => \p_0_in__74\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__75\(3)
    );
\implication_variable_id[3]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__75\(3),
      I2 => \implication_variable_id_reg[4]_i_33_0\,
      I3 => \implication_variable_id_reg[4]_i_33\(0),
      I4 => \p_0_in__74\(3),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__75\(4)
    );
\implication_variable_id[4]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__75\(4),
      I2 => \implication_variable_id_reg[4]_i_33_0\,
      I3 => \implication_variable_id_reg[4]_i_33\(0),
      I4 => \p_0_in__74\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
state_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_70_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__74\,
      O => \^is_unit\(0)
    );
state_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_70_n_0
    );
state_i_71: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__74\
    );
\variable_1_assignment[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__74_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__14_n_0\
    );
\variable_1_assignment[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__74_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__14_n_0\
    );
\variable_1_assignment[1]_i_2__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__79_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__14_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__74_n_0\
    );
\variable_1_assignment[1]_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__14_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__14_n_0\
    );
\variable_1_assignment[1]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__14_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__14_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__14_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__79_n_0\,
      O => \variable_1_id[4]_i_1__80_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__79_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__80_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__80_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__74_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__14_n_0\
    );
\variable_2_assignment[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__74_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__14_n_0\
    );
\variable_2_assignment[1]_i_2__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__79_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__14_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__74_n_0\
    );
\variable_2_assignment[1]_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__14_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__14_n_0\
    );
\variable_2_assignment[1]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__14_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__14_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__14_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__79_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__80_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__80_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__74_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__14_n_0\
    );
\variable_3_assignment[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__74_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__14_n_0\
    );
\variable_3_assignment[1]_i_2__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__79_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__14_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__74_n_0\
    );
\variable_3_assignment[1]_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__14_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__14_n_0\
    );
\variable_3_assignment[1]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__14_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__14_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__14_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__79_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__80_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__80_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \p_0_in__76\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_37\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_37_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_37_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_2_polarity_reg_2 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75\ is
  signal \FSM_onehot_state[3]_i_130_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_131_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__72_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \is_unit__75\ : STD_LOGIC;
  signal state_i_68_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__75_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__13_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__13_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__73_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__75_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__13_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__13_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__73_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__75_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__13_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__13_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__73_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_130\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_131\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_57\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of state_i_69 : label is "soft_lutpair157";
begin
\FSM_onehot_state[3]_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_130_n_0\
    );
\FSM_onehot_state[3]_i_131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => state_i_68_n_0,
      O => \FSM_onehot_state[3]_i_131_n_0\
    );
\FSM_onehot_state[3]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_68_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_130_n_0\,
      I1 => \FSM_onehot_state[3]_i_131_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_37\,
      I4 => \FSM_onehot_state[3]_i_37_0\,
      I5 => \FSM_onehot_state[3]_i_37_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__72_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1(0),
      I2 => variable_2_polarity_reg_1(2),
      I3 => variable_2_polarity_reg_2,
      I4 => variable_2_polarity_reg_1(1),
      I5 => Q(3),
      O => \clause_in_use_i_2__72_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__76\(0)
    );
\implication_variable_id[1]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__76\(1)
    );
\implication_variable_id[2]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__76\(2)
    );
\implication_variable_id[3]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__76\(3)
    );
\implication_variable_id[4]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__76\(4)
    );
state_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_68_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__75\,
      O => is_unit(0)
    );
state_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_68_n_0
    );
state_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__75\
    );
\variable_1_assignment[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__75_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__13_n_0\
    );
\variable_1_assignment[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__75_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__13_n_0\
    );
\variable_1_assignment[1]_i_2__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__72_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__13_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__75_n_0\
    );
\variable_1_assignment[1]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__13_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__13_n_0\
    );
\variable_1_assignment[1]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__13_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__13_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__13_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__72_n_0\,
      O => \variable_1_id[4]_i_1__73_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__72_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__73_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__73_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__75_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__13_n_0\
    );
\variable_2_assignment[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__75_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__13_n_0\
    );
\variable_2_assignment[1]_i_2__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__72_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__13_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__75_n_0\
    );
\variable_2_assignment[1]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__13_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__13_n_0\
    );
\variable_2_assignment[1]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__13_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__13_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__13_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__72_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__73_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__73_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__75_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__13_n_0\
    );
\variable_3_assignment[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__75_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__13_n_0\
    );
\variable_3_assignment[1]_i_2__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__72_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__13_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__75_n_0\
    );
\variable_3_assignment[1]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__13_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__13_n_0\
    );
\variable_3_assignment[1]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__13_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__13_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__13_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__72_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__73_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__73_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    \slv_reg0_reg[6]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[2]_i_29\ : in STD_LOGIC;
    \p_0_in__76\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_32\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__71_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__76\ : STD_LOGIC;
  signal \p_0_in__77\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slv_reg0_reg[6]\ : STD_LOGIC;
  signal state_i_66_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__76_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__12_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__12_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__72_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__76_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__12_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__12_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__72_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__76_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__12_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__12_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__72_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_132\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_133\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_56\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of state_i_67 : label is "soft_lutpair159";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[6]\ <= \^slv_reg0_reg[6]\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_133\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => state_i_66_n_0,
      O => clause_in_use_reg_0
    );
\FSM_onehot_state[3]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_3(1),
      I2 => state_reg_i_3(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_66_n_0,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__71_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => \^slv_reg0_reg[6]\,
      I2 => variable_2_polarity_reg_1(4),
      I3 => variable_2_polarity_reg_1(0),
      I4 => variable_2_polarity_reg_1(2),
      I5 => Q(3),
      O => \clause_in_use_i_2__71_n_0\
    );
\clause_in_use_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => variable_2_polarity_reg_1(3),
      I1 => variable_2_polarity_reg_1(1),
      O => \^slv_reg0_reg[6]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__77\(0),
      I2 => \implication_variable_id_reg[2]_i_29\,
      I3 => state_reg_i_3(1),
      I4 => \p_0_in__76\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[0]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__77\(0)
    );
\implication_variable_id[1]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__77\(1),
      I2 => \implication_variable_id_reg[2]_i_29\,
      I3 => state_reg_i_3(1),
      I4 => \p_0_in__76\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[1]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__77\(1)
    );
\implication_variable_id[2]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__77\(2)
    );
\implication_variable_id[2]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__77\(2),
      I2 => \implication_variable_id_reg[2]_i_29\,
      I3 => state_reg_i_3(1),
      I4 => \p_0_in__76\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__77\(3)
    );
\implication_variable_id[3]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__77\(3),
      I2 => \implication_variable_id_reg[4]_i_32\,
      I3 => state_reg_i_3(1),
      I4 => \p_0_in__76\(3),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__77\(4)
    );
\implication_variable_id[4]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__77\(4),
      I2 => \implication_variable_id_reg[4]_i_32\,
      I3 => state_reg_i_3(1),
      I4 => \p_0_in__76\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
state_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_3(1),
      I2 => state_reg_i_3(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
state_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_66_n_0,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__76\,
      O => \^is_unit\(0)
    );
state_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_66_n_0
    );
state_i_67: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__76\
    );
\variable_1_assignment[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__76_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__12_n_0\
    );
\variable_1_assignment[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__76_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__12_n_0\
    );
\variable_1_assignment[1]_i_2__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__71_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__12_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__76_n_0\
    );
\variable_1_assignment[1]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__12_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__12_n_0\
    );
\variable_1_assignment[1]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__12_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__12_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__12_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__71_n_0\,
      O => \variable_1_id[4]_i_1__72_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__71_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__72_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__72_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__76_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__12_n_0\
    );
\variable_2_assignment[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__76_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__12_n_0\
    );
\variable_2_assignment[1]_i_2__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__71_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__12_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__76_n_0\
    );
\variable_2_assignment[1]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__12_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__12_n_0\
    );
\variable_2_assignment[1]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__12_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__12_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__12_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__71_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__72_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__72_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__76_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__12_n_0\
    );
\variable_3_assignment[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__76_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__12_n_0\
    );
\variable_3_assignment[1]_i_2__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__71_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__12_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__76_n_0\
    );
\variable_3_assignment[1]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__12_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__12_n_0\
    );
\variable_3_assignment[1]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__12_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__12_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__12_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__71_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__72_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__72_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__78\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_13\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]_i_5\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_5_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77\ is
  signal \FSM_onehot_state[3]_i_52_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_74_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__56_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \is_unit__77\ : STD_LOGIC;
  signal state_i_64_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__77_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__11_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__11_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__57_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__77_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__11_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__11_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__57_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__77_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__11_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__11_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__57_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_52\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_74\ : label is "soft_lutpair160";
begin
\FSM_onehot_state[3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_52_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_5\,
      I2 => \FSM_onehot_state_reg[3]_i_5_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_13\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_74_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_64_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_52_n_0\
    );
\FSM_onehot_state[3]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => state_i_64_n_0,
      O => \FSM_onehot_state[3]_i_74_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__56_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(2),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(1),
      I5 => Q(3),
      O => \clause_in_use_i_2__56_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__78\(0)
    );
\implication_variable_id[1]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__78\(1)
    );
\implication_variable_id[2]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__78\(2)
    );
\implication_variable_id[3]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__78\(3)
    );
\implication_variable_id[4]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__78\(4)
    );
state_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_64_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__77\,
      O => is_unit(0)
    );
state_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_64_n_0
    );
state_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__77\
    );
\variable_1_assignment[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__77_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__11_n_0\
    );
\variable_1_assignment[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__77_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__11_n_0\
    );
\variable_1_assignment[1]_i_2__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__56_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__11_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__77_n_0\
    );
\variable_1_assignment[1]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__11_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__11_n_0\
    );
\variable_1_assignment[1]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__11_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__11_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__11_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__56_n_0\,
      O => \variable_1_id[4]_i_1__57_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__56_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__57_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__57_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__77_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__11_n_0\
    );
\variable_2_assignment[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__77_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__11_n_0\
    );
\variable_2_assignment[1]_i_2__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__56_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__11_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__77_n_0\
    );
\variable_2_assignment[1]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__11_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__11_n_0\
    );
\variable_2_assignment[1]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__11_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__11_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__11_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__56_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__57_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__57_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__77_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__11_n_0\
    );
\variable_3_assignment[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__77_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__11_n_0\
    );
\variable_3_assignment[1]_i_2__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__56_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__11_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__77_n_0\
    );
\variable_3_assignment[1]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__11_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__11_n_0\
    );
\variable_3_assignment[1]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__11_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__11_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__11_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__56_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__57_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__57_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \slv_reg0_reg[7]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_36\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_36_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_36_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[2]_i_29\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_32\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__78\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_32_0\ : in STD_LOGIC;
    \clause_in_use_i_2__82\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78\ is
  signal \FSM_onehot_state[3]_i_126_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_127_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__88_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__78\ : STD_LOGIC;
  signal \p_0_in__79\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slv_reg0_reg[7]\ : STD_LOGIC;
  signal state_i_62_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__78_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__10_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__10_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__89_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__78_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__10_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__10_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__89_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__78_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__10_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__10_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__89_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_126\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_127\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_54\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of state_i_63 : label is "soft_lutpair162";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[7]\ <= \^slv_reg0_reg[7]\;
\FSM_onehot_state[3]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_126_n_0\
    );
\FSM_onehot_state[3]_i_127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => state_i_62_n_0,
      O => \FSM_onehot_state[3]_i_127_n_0\
    );
\FSM_onehot_state[3]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_62_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_126_n_0\,
      I1 => \FSM_onehot_state[3]_i_127_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_36\,
      I4 => \FSM_onehot_state[3]_i_36_0\,
      I5 => \FSM_onehot_state[3]_i_36_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__88_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \clause_in_use_i_2__82\(1),
      I1 => \clause_in_use_i_2__82\(4),
      I2 => \clause_in_use_i_2__82\(2),
      I3 => \clause_in_use_i_2__82\(3),
      I4 => \^slv_reg0_reg[7]\,
      I5 => Q(3),
      O => \clause_in_use_i_2__88_n_0\
    );
\clause_in_use_i_3__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \clause_in_use_i_2__82\(5),
      I1 => \clause_in_use_i_2__82\(6),
      I2 => \clause_in_use_i_2__82\(0),
      O => \^slv_reg0_reg[7]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__79\(0),
      I2 => \implication_variable_id_reg[2]_i_29\,
      I3 => \implication_variable_id_reg[4]_i_32\(0),
      I4 => \p_0_in__78\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[0]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__79\(0)
    );
\implication_variable_id[1]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__79\(1),
      I2 => \implication_variable_id_reg[2]_i_29\,
      I3 => \implication_variable_id_reg[4]_i_32\(0),
      I4 => \p_0_in__78\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[1]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__79\(1)
    );
\implication_variable_id[2]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__79\(2)
    );
\implication_variable_id[2]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__79\(2),
      I2 => \implication_variable_id_reg[2]_i_29\,
      I3 => \implication_variable_id_reg[4]_i_32\(0),
      I4 => \p_0_in__78\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__79\(3)
    );
\implication_variable_id[3]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__79\(3),
      I2 => \implication_variable_id_reg[4]_i_32_0\,
      I3 => \implication_variable_id_reg[4]_i_32\(0),
      I4 => \p_0_in__78\(3),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__79\(4)
    );
\implication_variable_id[4]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__79\(4),
      I2 => \implication_variable_id_reg[4]_i_32_0\,
      I3 => \implication_variable_id_reg[4]_i_32\(0),
      I4 => \p_0_in__78\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
state_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_62_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__78\,
      O => \^is_unit\(0)
    );
state_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_62_n_0
    );
state_i_63: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__78\
    );
\variable_1_assignment[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__78_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__10_n_0\
    );
\variable_1_assignment[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__78_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__10_n_0\
    );
\variable_1_assignment[1]_i_2__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__88_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__10_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__78_n_0\
    );
\variable_1_assignment[1]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__10_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__10_n_0\
    );
\variable_1_assignment[1]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__10_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__10_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__10_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__88_n_0\,
      O => \variable_1_id[4]_i_1__89_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__88_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__89_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__89_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__78_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__10_n_0\
    );
\variable_2_assignment[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__78_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__10_n_0\
    );
\variable_2_assignment[1]_i_2__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__88_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__10_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__78_n_0\
    );
\variable_2_assignment[1]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__10_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__10_n_0\
    );
\variable_2_assignment[1]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__10_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__10_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__10_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__88_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__89_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__89_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__78_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__10_n_0\
    );
\variable_3_assignment[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__78_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__10_n_0\
    );
\variable_3_assignment[1]_i_2__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__88_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__10_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__78_n_0\
    );
\variable_3_assignment[1]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__10_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__10_n_0\
    );
\variable_3_assignment[1]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__10_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__10_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__10_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__88_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__89_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__89_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    \p_0_in__80\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__21_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__79\ : STD_LOGIC;
  signal state_i_60_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__79_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__9_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__9_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__21_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__79_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__9_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__9_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__21_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__79_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__9_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__9_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__21_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_128\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_129\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_53\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of state_i_61 : label is "soft_lutpair166";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_129\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => state_i_60_n_0,
      O => clause_in_use_reg_0
    );
\FSM_onehot_state[3]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_3(1),
      I2 => state_reg_i_3(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_60_n_0,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__21_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0(1),
      I1 => variable_2_polarity_reg_0(0),
      I2 => variable_2_polarity_reg_1,
      I3 => variable_2_polarity_reg_0(2),
      I4 => variable_2_polarity_reg_2,
      I5 => Q(3),
      O => \clause_in_use_i_2__21_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__80\(0)
    );
\implication_variable_id[1]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__80\(1)
    );
\implication_variable_id[2]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__80\(2)
    );
\implication_variable_id[3]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__80\(3)
    );
\implication_variable_id[4]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__80\(4)
    );
state_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_60_n_0,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__79\,
      O => \^is_unit\(0)
    );
state_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_60_n_0
    );
state_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__79\
    );
state_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_3(1),
      I2 => state_reg_i_3(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__79_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__9_n_0\
    );
\variable_1_assignment[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__79_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__9_n_0\
    );
\variable_1_assignment[1]_i_2__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__21_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__9_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__79_n_0\
    );
\variable_1_assignment[1]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__9_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__9_n_0\
    );
\variable_1_assignment[1]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__9_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__9_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__9_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__21_n_0\,
      O => \variable_1_id[4]_i_1__21_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__21_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__21_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__21_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__79_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__9_n_0\
    );
\variable_2_assignment[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__79_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__9_n_0\
    );
\variable_2_assignment[1]_i_2__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__21_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__9_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__79_n_0\
    );
\variable_2_assignment[1]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__9_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__9_n_0\
    );
\variable_2_assignment[1]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__9_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__9_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__9_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__21_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__21_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__21_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__79_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__9_n_0\
    );
\variable_3_assignment[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__79_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__9_n_0\
    );
\variable_3_assignment[1]_i_2__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__21_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__9_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__79_n_0\
    );
\variable_3_assignment[1]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__9_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__9_n_0\
    );
\variable_3_assignment[1]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__9_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__9_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__9_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__21_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__21_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__21_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8\ is
  port (
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_262_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[2]_i_8\ : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__8\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id[4]_i_29\ : in STD_LOGIC;
    \output_status_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_status_reg[2]_0\ : in STD_LOGIC;
    top_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[3]_i_240_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_240_1\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[3]_i_138_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_i_87_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_i_44_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_i_17_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \output_status_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[3]_i_211_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[3]_i_160_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_i_109_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_i_66_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_i_34_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_i_13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \output_status_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state[3]_i_291_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_311_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_339_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_352_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_109_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_109_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_109_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_109_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_138_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_138_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_138_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_138_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_13_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_13_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_13_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_160_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_160_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_160_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_160_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_17_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_17_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_17_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_189_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_189_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_189_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_189_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_211_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_211_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_211_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_211_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_240_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_240_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_240_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_240_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_262_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_262_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_262_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_262_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_34_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_34_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_34_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_34_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_44_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_44_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_44_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_44_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_5_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_66_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_66_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_66_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_66_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_87_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_87_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_87_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_87_n_3\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__52_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_356_n_0\ : STD_LOGIC;
  signal \is_unit__8\ : STD_LOGIC;
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \variable_1_assignment[0]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__8_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__80_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__80_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__53_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__8_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__80_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__80_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__53_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__8_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__80_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__80_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__53_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal \NLW_FSM_onehot_state_reg[3]_i_109_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_138_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_160_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_189_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FSM_onehot_state_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_211_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_240_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_262_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FSM_onehot_state_reg[3]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_66_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[3]_i_87_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_339\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_352\ : label is "soft_lutpair184";
begin
  CO(0) <= \^co\(0);
  \variable_1_assignment_reg[1]_0\(0) <= \^variable_1_assignment_reg[1]_0\(0);
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_3_id_reg[4]_0\(1 downto 0) <= \^variable_3_id_reg[4]_0\(1 downto 0);
\FSM_onehot_state[3]_i_291\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_339_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_240_0\,
      I2 => \FSM_onehot_state_reg[3]_i_240_1\,
      O => \FSM_onehot_state[3]_i_291_n_0\
    );
\FSM_onehot_state[3]_i_311\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_262_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_352_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_311_n_0\
    );
\FSM_onehot_state[3]_i_339\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_356_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_339_n_0\
    );
\FSM_onehot_state[3]_i_352\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_356_n_0\,
      O => \FSM_onehot_state[3]_i_352_n_0\
    );
\FSM_onehot_state_reg[3]_i_109\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_160_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_109_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_109_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_109_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_109_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_109_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_66_0\(3 downto 0)
    );
\FSM_onehot_state_reg[3]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_34_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_13_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_13_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_13_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_4_0\(3 downto 0)
    );
\FSM_onehot_state_reg[3]_i_138\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_189_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_138_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_138_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_138_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_138_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_138_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_87_0\(3 downto 0)
    );
\FSM_onehot_state_reg[3]_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_211_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_160_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_160_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_160_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_160_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_160_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_109_0\(3 downto 0)
    );
\FSM_onehot_state_reg[3]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_44_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_17_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_17_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_17_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_5_0\(3 downto 0)
    );
\FSM_onehot_state_reg[3]_i_189\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_240_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_189_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_189_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_189_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_189_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_189_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_138_0\(3 downto 0)
    );
\FSM_onehot_state_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_5_n_0\,
      CO(3) => \NLW_FSM_onehot_state_reg[3]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \^variable_1_assignment_reg[1]_1\(0),
      CO(1) => \FSM_onehot_state_reg[3]_i_2_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \output_status_reg[2]_1\(2 downto 0)
    );
\FSM_onehot_state_reg[3]_i_211\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_262_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_211_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_211_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_211_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_211_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_211_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_160_0\(3 downto 0)
    );
\FSM_onehot_state_reg[3]_i_240\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_onehot_state_reg[3]_i_240_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_240_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_240_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_240_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_240_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_state[3]_i_291_n_0\,
      S(2 downto 0) => S(2 downto 0)
    );
\FSM_onehot_state_reg[3]_i_262\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_onehot_state_reg[3]_i_262_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_262_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_262_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_262_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_262_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_state[3]_i_311_n_0\,
      S(2 downto 0) => \FSM_onehot_state_reg[3]_i_211_0\(2 downto 0)
    );
\FSM_onehot_state_reg[3]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_66_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_34_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_34_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_34_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_13_0\(3 downto 0)
    );
\FSM_onehot_state_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_13_n_0\,
      CO(3) => \NLW_FSM_onehot_state_reg[3]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \FSM_onehot_state_reg[3]_i_4_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \output_status_reg[2]_2\(2 downto 0)
    );
\FSM_onehot_state_reg[3]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_87_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_44_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_44_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_44_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_44_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_17_0\(3 downto 0)
    );
\FSM_onehot_state_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_17_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_5_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_5_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_5_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_2_0\(3 downto 0)
    );
\FSM_onehot_state_reg[3]_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_109_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_66_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_66_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_66_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_66_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_66_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_34_0\(3 downto 0)
    );
\FSM_onehot_state_reg[3]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[3]_i_138_n_0\,
      CO(3) => \FSM_onehot_state_reg[3]_i_87_n_0\,
      CO(2) => \FSM_onehot_state_reg[3]_i_87_n_1\,
      CO(1) => \FSM_onehot_state_reg[3]_i_87_n_2\,
      CO(0) => \FSM_onehot_state_reg[3]_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[3]_i_87_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[3]_i_44_0\(3 downto 0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__52_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(0),
      I3 => variable_2_polarity_reg_2(2),
      I4 => variable_2_polarity_reg_2(1),
      I5 => Q(2),
      O => \clause_in_use_i_2__52_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \p_0_in__9\(0),
      I2 => \implication_variable_id[2]_i_8\,
      I3 => is_unit(0),
      I4 => \p_0_in__8\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[2]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__9\(0)
    );
\implication_variable_id[3]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^variable_3_id_reg[4]_0\(0)
    );
\implication_variable_id[3]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__9\(1)
    );
\implication_variable_id[3]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \implication_variable_id[4]_i_29\,
      I3 => is_unit(0),
      I4 => \p_0_in__8\(3),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[3]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \p_0_in__9\(1),
      I2 => \implication_variable_id[2]_i_8\,
      I3 => is_unit(0),
      I4 => \p_0_in__8\(1),
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[4]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_356_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__8\,
      O => \^variable_1_assignment_reg[1]_0\(0)
    );
\implication_variable_id[4]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^variable_3_id_reg[4]_0\(1)
    );
\implication_variable_id[4]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__9\(2)
    );
\implication_variable_id[4]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_356_n_0\
    );
\implication_variable_id[4]_i_357\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__8\
    );
\implication_variable_id[4]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \implication_variable_id[4]_i_29\,
      I3 => is_unit(0),
      I4 => \p_0_in__8\(4),
      O => \clause_count_reg[0]_rep__0_1\
    );
\implication_variable_id[4]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \p_0_in__9\(2),
      I2 => \implication_variable_id[4]_i_29\,
      I3 => is_unit(0),
      I4 => \p_0_in__8\(2),
      O => \clause_count_reg[0]_rep__0\
    );
\output_status[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
        port map (
      I0 => Q(0),
      I1 => \^variable_1_assignment_reg[1]_1\(0),
      I2 => \output_status_reg[2]\(0),
      I3 => \^co\(0),
      I4 => \output_status_reg[2]_0\,
      I5 => top_status(0),
      O => \FSM_onehot_state_reg[1]_0\
    );
\output_status[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFFFAAA80000"
    )
        port map (
      I0 => Q(0),
      I1 => \output_status_reg[2]\(0),
      I2 => \^co\(0),
      I3 => \^variable_1_assignment_reg[1]_1\(0),
      I4 => \output_status_reg[2]_0\,
      I5 => top_status(1),
      O => \FSM_onehot_state_reg[1]\
    );
\variable_1_assignment[0]_i_1__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__8_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__80_n_0\
    );
\variable_1_assignment[1]_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__8_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__80_n_0\
    );
\variable_1_assignment[1]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__52_n_0\,
      I3 => Q(1),
      I4 => \variable_1_assignment[1]_i_3__80_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__8_n_0\
    );
\variable_1_assignment[1]_i_3__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__80_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__80_n_0\
    );
\variable_1_assignment[1]_i_4__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__80_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__80_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__80_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__52_n_0\,
      O => \variable_1_id[4]_i_1__53_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__52_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__53_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__53_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__8_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__80_n_0\
    );
\variable_2_assignment[1]_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__8_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__80_n_0\
    );
\variable_2_assignment[1]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__52_n_0\,
      I3 => Q(1),
      I4 => \variable_2_assignment[1]_i_3__80_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__8_n_0\
    );
\variable_2_assignment[1]_i_3__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__80_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__80_n_0\
    );
\variable_2_assignment[1]_i_4__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__80_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__80_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__80_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__52_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__53_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__53_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__8_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__80_n_0\
    );
\variable_3_assignment[1]_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__8_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__80_n_0\
    );
\variable_3_assignment[1]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__52_n_0\,
      I3 => Q(1),
      I4 => \variable_3_assignment[1]_i_3__80_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__8_n_0\
    );
\variable_3_assignment[1]_i_3__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__80_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__80_n_0\
    );
\variable_3_assignment[1]_i_4__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__80_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__80_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__80_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_1\(0),
      I1 => \clause_in_use_i_2__52_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__53_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__53_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg0_reg[7]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_13\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[2]_i_35\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_38\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__80\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_38_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_5\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_5_0\ : in STD_LOGIC;
    \clause_in_use_i_2__63_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80\ is
  signal \FSM_onehot_state[3]_i_49_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_72_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__63_n_0\ : STD_LOGIC;
  signal \clause_in_use_i_3__31_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__80\ : STD_LOGIC;
  signal \p_0_in__81\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slv_reg0_reg[7]\ : STD_LOGIC;
  signal state_i_58_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__80_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__8_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__8_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__64_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__80_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__8_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__8_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__64_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__80_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__8_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__8_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__64_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_49\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_72\ : label is "soft_lutpair167";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[7]\ <= \^slv_reg0_reg[7]\;
\FSM_onehot_state[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_49_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_5\,
      I2 => \FSM_onehot_state_reg[3]_i_5_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_13\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_72_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_58_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_49_n_0\
    );
\FSM_onehot_state[3]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => state_i_58_n_0,
      O => \FSM_onehot_state[3]_i_72_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__63_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[7]\,
      I1 => \clause_in_use_i_2__63_0\(2),
      I2 => \clause_in_use_i_2__63_0\(1),
      I3 => \clause_in_use_i_3__31_n_0\,
      I4 => \clause_in_use_i_2__63_0\(0),
      I5 => Q(3),
      O => \clause_in_use_i_2__63_n_0\
    );
\clause_in_use_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \clause_in_use_i_2__63_0\(6),
      I1 => \clause_in_use_i_2__63_0\(4),
      O => \clause_in_use_i_3__31_n_0\
    );
\clause_in_use_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clause_in_use_i_2__63_0\(5),
      I1 => \clause_in_use_i_2__63_0\(3),
      O => \^slv_reg0_reg[7]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__81\(0)
    );
\implication_variable_id[0]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__81\(0),
      I2 => \implication_variable_id_reg[2]_i_35\,
      I3 => \implication_variable_id_reg[4]_i_38\(0),
      I4 => \p_0_in__80\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__81\(1)
    );
\implication_variable_id[1]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__81\(1),
      I2 => \implication_variable_id_reg[2]_i_35\,
      I3 => \implication_variable_id_reg[4]_i_38\(0),
      I4 => \p_0_in__80\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__81\(2)
    );
\implication_variable_id[2]_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__81\(2),
      I2 => \implication_variable_id_reg[2]_i_35\,
      I3 => \implication_variable_id_reg[4]_i_38\(0),
      I4 => \p_0_in__80\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__81\(3)
    );
\implication_variable_id[3]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__81\(3),
      I2 => \implication_variable_id_reg[4]_i_38_0\,
      I3 => \implication_variable_id_reg[4]_i_38\(0),
      I4 => \p_0_in__80\(3),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__81\(4),
      I2 => \implication_variable_id_reg[4]_i_38_0\,
      I3 => \implication_variable_id_reg[4]_i_38\(0),
      I4 => \p_0_in__80\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__81\(4)
    );
state_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_58_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__80\,
      O => \^is_unit\(0)
    );
state_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_58_n_0
    );
state_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__80\
    );
\variable_1_assignment[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__80_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__8_n_0\
    );
\variable_1_assignment[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__80_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__8_n_0\
    );
\variable_1_assignment[1]_i_2__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__63_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__8_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__80_n_0\
    );
\variable_1_assignment[1]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__8_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__8_n_0\
    );
\variable_1_assignment[1]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__8_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__8_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__8_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__63_n_0\,
      O => \variable_1_id[4]_i_1__64_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__63_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__64_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__64_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__80_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__8_n_0\
    );
\variable_2_assignment[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__80_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__8_n_0\
    );
\variable_2_assignment[1]_i_2__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__63_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__8_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__80_n_0\
    );
\variable_2_assignment[1]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__8_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__8_n_0\
    );
\variable_2_assignment[1]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__8_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__8_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__8_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__63_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__64_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__64_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__80_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__8_n_0\
    );
\variable_3_assignment[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__80_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__8_n_0\
    );
\variable_3_assignment[1]_i_2__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__63_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__8_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__80_n_0\
    );
\variable_3_assignment[1]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__8_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__8_n_0\
    );
\variable_3_assignment[1]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__8_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__8_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__8_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__63_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__64_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__64_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \p_0_in__82\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_35\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_35_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_35_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    variable_2_polarity_reg_0 : in STD_LOGIC;
    \clause_in_use_i_2__59_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81\ is
  signal \FSM_onehot_state[3]_i_122_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_123_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__59_n_0\ : STD_LOGIC;
  signal \clause_in_use_i_3__24_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \is_unit__81\ : STD_LOGIC;
  signal state_i_56_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__81_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__7_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__7_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__60_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__81_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__7_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__7_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__60_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__81_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__7_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__7_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__60_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_122\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_123\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_51\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of state_i_57 : label is "soft_lutpair169";
begin
\FSM_onehot_state[3]_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_122_n_0\
    );
\FSM_onehot_state[3]_i_123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => state_i_56_n_0,
      O => \FSM_onehot_state[3]_i_123_n_0\
    );
\FSM_onehot_state[3]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_56_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_122_n_0\,
      I1 => \FSM_onehot_state[3]_i_123_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_35\,
      I4 => \FSM_onehot_state[3]_i_35_0\,
      I5 => \FSM_onehot_state[3]_i_35_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__59_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => \clause_in_use_i_2__59_0\(2),
      I2 => \clause_in_use_i_2__59_0\(0),
      I3 => \clause_in_use_i_2__59_0\(3),
      I4 => \clause_in_use_i_3__24_n_0\,
      I5 => Q(3),
      O => \clause_in_use_i_2__59_n_0\
    );
\clause_in_use_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clause_in_use_i_2__59_0\(4),
      I1 => \clause_in_use_i_2__59_0\(1),
      O => \clause_in_use_i_3__24_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__82\(0)
    );
\implication_variable_id[1]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__82\(1)
    );
\implication_variable_id[2]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__82\(2)
    );
\implication_variable_id[3]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__82\(3)
    );
\implication_variable_id[4]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__82\(4)
    );
state_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_56_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__81\,
      O => is_unit(0)
    );
state_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_56_n_0
    );
state_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__81\
    );
\variable_1_assignment[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__81_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__7_n_0\
    );
\variable_1_assignment[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__81_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__7_n_0\
    );
\variable_1_assignment[1]_i_2__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__59_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__7_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__81_n_0\
    );
\variable_1_assignment[1]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__7_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__7_n_0\
    );
\variable_1_assignment[1]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__7_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__7_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__7_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__59_n_0\,
      O => \variable_1_id[4]_i_1__60_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__59_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__60_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__60_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__81_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__7_n_0\
    );
\variable_2_assignment[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__81_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__7_n_0\
    );
\variable_2_assignment[1]_i_2__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__59_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__7_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__81_n_0\
    );
\variable_2_assignment[1]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__7_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__7_n_0\
    );
\variable_2_assignment[1]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__7_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__7_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__7_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__59_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__60_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__60_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__81_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__7_n_0\
    );
\variable_3_assignment[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__81_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__7_n_0\
    );
\variable_3_assignment[1]_i_2__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__59_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__7_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__81_n_0\
    );
\variable_3_assignment[1]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__7_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__7_n_0\
    );
\variable_3_assignment[1]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__7_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__7_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__7_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__59_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__60_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__60_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[2]_i_35\ : in STD_LOGIC;
    \p_0_in__82\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_38\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__26_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__82\ : STD_LOGIC;
  signal \p_0_in__83\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal state_i_54_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__82_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__6_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__6_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__26_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__82_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__6_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__6_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__26_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__82_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__6_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__6_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__26_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_124\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_125\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_50\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of state_i_55 : label is "soft_lutpair171";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => state_i_54_n_0,
      O => clause_in_use_reg_0
    );
\FSM_onehot_state[3]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_3(1),
      I2 => state_reg_i_3(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_54_n_0,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__26_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0(2),
      I1 => variable_2_polarity_reg_0(3),
      I2 => variable_2_polarity_reg_0(0),
      I3 => variable_2_polarity_reg_0(1),
      I4 => variable_2_polarity_reg_1,
      I5 => Q(3),
      O => \clause_in_use_i_2__26_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__83\(0)
    );
\implication_variable_id[0]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__83\(0),
      I2 => \implication_variable_id_reg[2]_i_35\,
      I3 => state_reg_i_3(1),
      I4 => \p_0_in__82\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__83\(1)
    );
\implication_variable_id[1]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__83\(1),
      I2 => \implication_variable_id_reg[2]_i_35\,
      I3 => state_reg_i_3(1),
      I4 => \p_0_in__82\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__83\(2)
    );
\implication_variable_id[2]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__83\(2),
      I2 => \implication_variable_id_reg[2]_i_35\,
      I3 => state_reg_i_3(1),
      I4 => \p_0_in__82\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__83\(3)
    );
\implication_variable_id[3]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__83\(3),
      I2 => \implication_variable_id_reg[4]_i_38\,
      I3 => state_reg_i_3(1),
      I4 => \p_0_in__82\(3),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__83\(4),
      I2 => \implication_variable_id_reg[4]_i_38\,
      I3 => state_reg_i_3(1),
      I4 => \p_0_in__82\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__83\(4)
    );
state_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_54_n_0,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__82\,
      O => \^is_unit\(0)
    );
state_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_54_n_0
    );
state_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__82\
    );
state_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_3(1),
      I2 => state_reg_i_3(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__82_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__6_n_0\
    );
\variable_1_assignment[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__82_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__6_n_0\
    );
\variable_1_assignment[1]_i_2__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__26_n_0\,
      I3 => Q(2),
      I4 => \variable_1_assignment[1]_i_3__6_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__82_n_0\
    );
\variable_1_assignment[1]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__6_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__6_n_0\
    );
\variable_1_assignment[1]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__6_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__6_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__6_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__26_n_0\,
      O => \variable_1_id[4]_i_1__26_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__26_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__26_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__26_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__82_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__6_n_0\
    );
\variable_2_assignment[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__82_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__6_n_0\
    );
\variable_2_assignment[1]_i_2__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__26_n_0\,
      I3 => Q(2),
      I4 => \variable_2_assignment[1]_i_3__6_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__82_n_0\
    );
\variable_2_assignment[1]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__6_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__6_n_0\
    );
\variable_2_assignment[1]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__6_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__6_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__6_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__26_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__26_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__26_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__82_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__6_n_0\
    );
\variable_3_assignment[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__82_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__6_n_0\
    );
\variable_3_assignment[1]_i_2__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \clause_in_use_i_2__26_n_0\,
      I3 => Q(2),
      I4 => \variable_3_assignment[1]_i_3__6_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__82_n_0\
    );
\variable_3_assignment[1]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__6_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__6_n_0\
    );
\variable_3_assignment[1]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__6_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__6_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__6_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__26_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__26_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__26_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__84\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_4\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    broadcast_implication : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_2_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83\ is
  signal \FSM_onehot_state[3]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_43_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__58_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \is_unit__83\ : STD_LOGIC;
  signal state_i_47_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__83_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__59_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__83_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__59_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__83_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__59_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_26\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_43\ : label is "soft_lutpair172";
begin
\FSM_onehot_state[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_4\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_43_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_47_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_26_n_0\
    );
\FSM_onehot_state[3]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => state_i_47_n_0,
      O => \FSM_onehot_state[3]_i_43_n_0\
    );
\FSM_onehot_state[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_26_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_2\,
      I2 => \FSM_onehot_state_reg[3]_i_2_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__58_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0(0),
      I1 => variable_2_polarity_reg_0(1),
      I2 => variable_2_polarity_reg_1,
      I3 => variable_2_polarity_reg_2,
      I4 => variable_2_polarity_reg_0(2),
      I5 => Q(2),
      O => \clause_in_use_i_2__58_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__84\(0)
    );
\implication_variable_id[1]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__84\(1)
    );
\implication_variable_id[2]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__84\(2)
    );
\implication_variable_id[3]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__84\(3)
    );
\implication_variable_id[4]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__84\(4)
    );
state_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_47_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__83\,
      O => is_unit(0)
    );
state_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_47_n_0
    );
state_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__83\
    );
\variable_1_assignment[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => broadcast_implication,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__83_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__5_n_0\
    );
\variable_1_assignment[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_1\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__83_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__5_n_0\
    );
\variable_1_assignment[1]_i_2__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_1\,
      I2 => \clause_in_use_i_2__58_n_0\,
      I3 => Q(1),
      I4 => \variable_1_assignment[1]_i_3__5_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__83_n_0\
    );
\variable_1_assignment[1]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__5_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__5_n_0\
    );
\variable_1_assignment[1]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__5_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__5_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__5_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__58_n_0\,
      O => \variable_1_id[4]_i_1__59_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__58_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__59_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__59_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => broadcast_implication,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__83_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__5_n_0\
    );
\variable_2_assignment[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_1\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__83_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__5_n_0\
    );
\variable_2_assignment[1]_i_2__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_1\,
      I2 => \clause_in_use_i_2__58_n_0\,
      I3 => Q(1),
      I4 => \variable_2_assignment[1]_i_3__5_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__83_n_0\
    );
\variable_2_assignment[1]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__5_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__5_n_0\
    );
\variable_2_assignment[1]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__5_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__5_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__5_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__58_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__59_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__59_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__83_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__5_n_0\
    );
\variable_3_assignment[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_3_assignment_reg[1]_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__83_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__5_n_0\
    );
\variable_3_assignment[1]_i_2__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_3_assignment_reg[1]_0\,
      I2 => \clause_in_use_i_2__58_n_0\,
      I3 => Q(1),
      I4 => \variable_3_assignment[1]_i_3__5_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__83_n_0\
    );
\variable_3_assignment[1]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__5_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__5_n_0\
    );
\variable_3_assignment[1]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__5_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__5_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__5_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__58_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__59_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__59_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \slv_reg0_reg[3]\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_16\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_16_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_16_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[2]_i_34\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__84\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_37_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84\ is
  signal \FSM_onehot_state[3]_i_83_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_84_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__76_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__84\ : STD_LOGIC;
  signal \p_0_in__85\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^slv_reg0_reg[3]\ : STD_LOGIC;
  signal state_i_45_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__84_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__77_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__84_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__77_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__84_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__77_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_28\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_83\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_84\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of state_i_46 : label is "soft_lutpair174";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[3]\ <= \^slv_reg0_reg[3]\;
\FSM_onehot_state[3]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_45_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_83_n_0\,
      I1 => \FSM_onehot_state[3]_i_84_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_16\,
      I4 => \FSM_onehot_state[3]_i_16_0\,
      I5 => \FSM_onehot_state[3]_i_16_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_83_n_0\
    );
\FSM_onehot_state[3]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => state_i_45_n_0,
      O => \FSM_onehot_state[3]_i_84_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__76_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => \^slv_reg0_reg[3]\,
      I2 => variable_2_polarity_reg_1(4),
      I3 => variable_2_polarity_reg_1(0),
      I4 => variable_2_polarity_reg_1(3),
      I5 => Q(2),
      O => \clause_in_use_i_2__76_n_0\
    );
\clause_in_use_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => variable_2_polarity_reg_1(1),
      I1 => variable_2_polarity_reg_1(2),
      O => \^slv_reg0_reg[3]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__85\(0)
    );
\implication_variable_id[0]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__85\(0),
      I2 => \implication_variable_id_reg[2]_i_34\,
      I3 => \implication_variable_id_reg[4]_i_37\(0),
      I4 => \p_0_in__84\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__85\(1)
    );
\implication_variable_id[1]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__85\(1),
      I2 => \implication_variable_id_reg[2]_i_34\,
      I3 => \implication_variable_id_reg[4]_i_37\(0),
      I4 => \p_0_in__84\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__85\(2)
    );
\implication_variable_id[2]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__85\(2),
      I2 => \implication_variable_id_reg[2]_i_34\,
      I3 => \implication_variable_id_reg[4]_i_37\(0),
      I4 => \p_0_in__84\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__85\(3)
    );
\implication_variable_id[3]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__85\(3),
      I2 => \implication_variable_id_reg[4]_i_37_0\,
      I3 => \implication_variable_id_reg[4]_i_37\(0),
      I4 => \p_0_in__84\(3),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__85\(4)
    );
\implication_variable_id[4]_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__85\(4),
      I2 => \implication_variable_id_reg[4]_i_37_0\,
      I3 => \implication_variable_id_reg[4]_i_37\(0),
      I4 => \p_0_in__84\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
state_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_45_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__84\,
      O => \^is_unit\(0)
    );
state_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_45_n_0
    );
state_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__84\
    );
\variable_1_assignment[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__84_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__4_n_0\
    );
\variable_1_assignment[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__84_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__4_n_0\
    );
\variable_1_assignment[1]_i_2__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__76_n_0\,
      I3 => Q(1),
      I4 => \variable_1_assignment[1]_i_3__4_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__84_n_0\
    );
\variable_1_assignment[1]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__4_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__4_n_0\
    );
\variable_1_assignment[1]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__4_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__4_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__4_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__76_n_0\,
      O => \variable_1_id[4]_i_1__77_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__76_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__77_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__77_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__84_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__4_n_0\
    );
\variable_2_assignment[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__84_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__4_n_0\
    );
\variable_2_assignment[1]_i_2__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__76_n_0\,
      I3 => Q(1),
      I4 => \variable_2_assignment[1]_i_3__4_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__84_n_0\
    );
\variable_2_assignment[1]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__4_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__4_n_0\
    );
\variable_2_assignment[1]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__4_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__4_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__4_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__76_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__77_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__77_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__84_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__4_n_0\
    );
\variable_3_assignment[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__84_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__4_n_0\
    );
\variable_3_assignment[1]_i_2__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__76_n_0\,
      I3 => Q(1),
      I4 => \variable_3_assignment[1]_i_3__4_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__84_n_0\
    );
\variable_3_assignment[1]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__4_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__4_n_0\
    );
\variable_3_assignment[1]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__4_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__4_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__4_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__76_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__77_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__77_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    \slv_reg0_reg[8]\ : out STD_LOGIC;
    \slv_reg0_reg[6]\ : out STD_LOGIC;
    \p_0_in__86\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_in_use_i_2__62\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__77_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__85\ : STD_LOGIC;
  signal \^slv_reg0_reg[6]\ : STD_LOGIC;
  signal \^slv_reg0_reg[8]\ : STD_LOGIC;
  signal state_i_43_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__85_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__78_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__85_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__78_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__85_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__78_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_27\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_85\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_86\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of state_i_44 : label is "soft_lutpair176";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[6]\ <= \^slv_reg0_reg[6]\;
  \slv_reg0_reg[8]\ <= \^slv_reg0_reg[8]\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_2(1),
      I2 => state_reg_i_2(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_43_n_0,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => state_i_43_n_0,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__77_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[8]\,
      I1 => \clause_in_use_i_2__62\(3),
      I2 => \clause_in_use_i_2__62\(0),
      I3 => \clause_in_use_i_2__62\(5),
      I4 => \^slv_reg0_reg[6]\,
      I5 => Q(2),
      O => \clause_in_use_i_2__77_n_0\
    );
\clause_in_use_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clause_in_use_i_2__62\(4),
      I1 => \clause_in_use_i_2__62\(1),
      O => \^slv_reg0_reg[6]\
    );
\clause_in_use_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \clause_in_use_i_2__62\(6),
      I1 => \clause_in_use_i_2__62\(2),
      O => \^slv_reg0_reg[8]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__86\(0)
    );
\implication_variable_id[1]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__86\(1)
    );
\implication_variable_id[2]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__86\(2)
    );
\implication_variable_id[3]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__86\(3)
    );
\implication_variable_id[4]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__86\(4)
    );
state_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_43_n_0,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__85\,
      O => \^is_unit\(0)
    );
state_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_43_n_0
    );
state_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__85\
    );
state_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_2(1),
      I2 => state_reg_i_2(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__85_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__3_n_0\
    );
\variable_1_assignment[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__85_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__3_n_0\
    );
\variable_1_assignment[1]_i_2__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__77_n_0\,
      I3 => Q(1),
      I4 => \variable_1_assignment[1]_i_3__3_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__85_n_0\
    );
\variable_1_assignment[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__3_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__3_n_0\
    );
\variable_1_assignment[1]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__3_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__3_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__3_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__77_n_0\,
      O => \variable_1_id[4]_i_1__78_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__77_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__78_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__78_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__85_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__3_n_0\
    );
\variable_2_assignment[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__85_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__3_n_0\
    );
\variable_2_assignment[1]_i_2__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__77_n_0\,
      I3 => Q(1),
      I4 => \variable_2_assignment[1]_i_3__3_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__85_n_0\
    );
\variable_2_assignment[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__3_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__3_n_0\
    );
\variable_2_assignment[1]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__3_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__3_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__3_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__77_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__78_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__78_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__85_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__3_n_0\
    );
\variable_3_assignment[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__85_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__3_n_0\
    );
\variable_3_assignment[1]_i_2__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__77_n_0\,
      I3 => Q(1),
      I4 => \variable_3_assignment[1]_i_3__3_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__85_n_0\
    );
\variable_3_assignment[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__3_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__3_n_0\
    );
\variable_3_assignment[1]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__3_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__3_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__3_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__77_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__78_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__78_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_4\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[2]_i_34\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__86\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_37_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_i_2_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86\ is
  signal \FSM_onehot_state[3]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_41_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__82_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__86\ : STD_LOGIC;
  signal \p_0_in__87\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal state_i_41_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__86_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__83_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__86_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__83_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__86_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__83_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_23\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_41\ : label is "soft_lutpair177";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_onehot_state[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_4\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_41_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_41_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \FSM_onehot_state[3]_i_23_n_0\
    );
\FSM_onehot_state[3]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => state_i_41_n_0,
      O => \FSM_onehot_state[3]_i_41_n_0\
    );
\FSM_onehot_state[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_23_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_2\,
      I2 => \FSM_onehot_state_reg[3]_i_2_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__82_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0(1),
      I1 => variable_2_polarity_reg_0(3),
      I2 => variable_2_polarity_reg_0(0),
      I3 => variable_2_polarity_reg_0(2),
      I4 => variable_2_polarity_reg_1,
      I5 => Q(2),
      O => \clause_in_use_i_2__82_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__87\(0)
    );
\implication_variable_id[0]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__87\(0),
      I2 => \implication_variable_id_reg[2]_i_34\,
      I3 => \implication_variable_id_reg[4]_i_37\(0),
      I4 => \p_0_in__86\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__87\(1)
    );
\implication_variable_id[1]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__87\(1),
      I2 => \implication_variable_id_reg[2]_i_34\,
      I3 => \implication_variable_id_reg[4]_i_37\(0),
      I4 => \p_0_in__86\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__87\(2)
    );
\implication_variable_id[2]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__87\(2),
      I2 => \implication_variable_id_reg[2]_i_34\,
      I3 => \implication_variable_id_reg[4]_i_37\(0),
      I4 => \p_0_in__86\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__87\(3)
    );
\implication_variable_id[3]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__87\(3),
      I2 => \implication_variable_id_reg[4]_i_37_0\,
      I3 => \implication_variable_id_reg[4]_i_37\(0),
      I4 => \p_0_in__86\(3),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__87\(4)
    );
\implication_variable_id[4]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__87\(4),
      I2 => \implication_variable_id_reg[4]_i_37_0\,
      I3 => \implication_variable_id_reg[4]_i_37\(0),
      I4 => \p_0_in__86\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
state_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_41_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__86\,
      O => \^is_unit\(0)
    );
state_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_41_n_0
    );
state_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__86\
    );
\variable_1_assignment[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__86_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__2_n_0\
    );
\variable_1_assignment[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_1\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__86_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__2_n_0\
    );
\variable_1_assignment[1]_i_2__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_1\,
      I2 => \clause_in_use_i_2__82_n_0\,
      I3 => Q(1),
      I4 => \variable_1_assignment[1]_i_3__2_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__86_n_0\
    );
\variable_1_assignment[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__2_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__2_n_0\
    );
\variable_1_assignment[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__2_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__2_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__2_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__82_n_0\,
      O => \variable_1_id[4]_i_1__83_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__82_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__83_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__83_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__86_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__2_n_0\
    );
\variable_2_assignment[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_1\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__86_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__2_n_0\
    );
\variable_2_assignment[1]_i_2__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_1\,
      I2 => \clause_in_use_i_2__82_n_0\,
      I3 => Q(1),
      I4 => \variable_2_assignment[1]_i_3__2_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__86_n_0\
    );
\variable_2_assignment[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__2_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__2_n_0\
    );
\variable_2_assignment[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__2_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__2_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__2_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__82_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__83_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__83_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__86_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__2_n_0\
    );
\variable_3_assignment[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_1\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__86_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__2_n_0\
    );
\variable_3_assignment[1]_i_2__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_1\,
      I2 => \clause_in_use_i_2__82_n_0\,
      I3 => Q(1),
      I4 => \variable_3_assignment[1]_i_3__2_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__86_n_0\
    );
\variable_3_assignment[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__2_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__2_n_0\
    );
\variable_3_assignment[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__2_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__2_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__2_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__82_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__83_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__83_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \slv_reg0_reg[7]\ : out STD_LOGIC;
    \p_0_in__88\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_15\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_15_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_15_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_in_use_i_2__55\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87\ is
  signal \FSM_onehot_state[3]_i_79_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_80_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__74_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \is_unit__87\ : STD_LOGIC;
  signal \^slv_reg0_reg[7]\ : STD_LOGIC;
  signal state_i_39_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__87_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__75_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__87_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__75_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__87_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__75_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_25\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_79\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_80\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of state_i_40 : label is "soft_lutpair179";
begin
  \slv_reg0_reg[7]\ <= \^slv_reg0_reg[7]\;
\FSM_onehot_state[3]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_39_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_79_n_0\,
      I1 => \FSM_onehot_state[3]_i_80_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_15\,
      I4 => \FSM_onehot_state[3]_i_15_0\,
      I5 => \FSM_onehot_state[3]_i_15_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_79_n_0\
    );
\FSM_onehot_state[3]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => state_i_39_n_0,
      O => \FSM_onehot_state[3]_i_80_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__74_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[7]\,
      I1 => \clause_in_use_i_2__55\(2),
      I2 => \clause_in_use_i_2__55\(0),
      I3 => \clause_in_use_i_2__55\(3),
      I4 => variable_2_polarity_reg_0,
      I5 => Q(2),
      O => \clause_in_use_i_2__74_n_0\
    );
\clause_in_use_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clause_in_use_i_2__55\(4),
      I1 => \clause_in_use_i_2__55\(1),
      O => \^slv_reg0_reg[7]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__88\(0)
    );
\implication_variable_id[1]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__88\(1)
    );
\implication_variable_id[2]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__88\(2)
    );
\implication_variable_id[3]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__88\(3)
    );
\implication_variable_id[4]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__88\(4)
    );
state_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_39_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__87\,
      O => is_unit(0)
    );
state_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_39_n_0
    );
state_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__87\
    );
\variable_1_assignment[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__87_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__1_n_0\
    );
\variable_1_assignment[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__87_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__1_n_0\
    );
\variable_1_assignment[1]_i_2__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__74_n_0\,
      I3 => Q(1),
      I4 => \variable_1_assignment[1]_i_3__1_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__87_n_0\
    );
\variable_1_assignment[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__1_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__1_n_0\
    );
\variable_1_assignment[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__1_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__1_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__1_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__74_n_0\,
      O => \variable_1_id[4]_i_1__75_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__74_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__75_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__75_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__87_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__1_n_0\
    );
\variable_2_assignment[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__87_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__1_n_0\
    );
\variable_2_assignment[1]_i_2__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__74_n_0\,
      I3 => Q(1),
      I4 => \variable_2_assignment[1]_i_3__1_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__87_n_0\
    );
\variable_2_assignment[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__1_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__1_n_0\
    );
\variable_2_assignment[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__1_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__1_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__1_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__74_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__75_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__75_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__87_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__1_n_0\
    );
\variable_3_assignment[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__87_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__1_n_0\
    );
\variable_3_assignment[1]_i_2__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_2\,
      I2 => \clause_in_use_i_2__74_n_0\,
      I3 => Q(1),
      I4 => \variable_3_assignment[1]_i_3__1_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__87_n_0\
    );
\variable_3_assignment[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__1_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__1_n_0\
    );
\variable_3_assignment[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__1_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__1_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__1_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__74_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__75_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__75_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    state_reg_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_1_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[2]_i_33\ : in STD_LOGIC;
    \p_0_in__88\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_i_36\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__18_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__88\ : STD_LOGIC;
  signal \p_0_in__89\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal state_i_37_n_0 : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__88_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__18_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__88_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__18_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__88_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__18_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_24\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_81\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_82\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of state_i_38 : label is "soft_lutpair181";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_onehot_state[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_2(1),
      I2 => state_reg_i_2(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => state_i_37_n_0,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_3\
    );
\FSM_onehot_state[3]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \^variable_1_assignment_reg[1]_2\,
      I4 => state_i_37_n_0,
      O => clause_in_use_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__18_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(2),
      I3 => variable_2_polarity_reg_2(0),
      I4 => variable_2_polarity_reg_2(1),
      I5 => Q(2),
      O => \clause_in_use_i_2__18_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__89\(0)
    );
\implication_variable_id[0]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__89\(0),
      I2 => \implication_variable_id_reg[2]_i_33\,
      I3 => state_reg_i_2(1),
      I4 => \p_0_in__88\(0),
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__89\(1)
    );
\implication_variable_id[1]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__89\(1),
      I2 => \implication_variable_id_reg[2]_i_33\,
      I3 => state_reg_i_2(1),
      I4 => \p_0_in__88\(1),
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__89\(2)
    );
\implication_variable_id[2]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__89\(2),
      I2 => \implication_variable_id_reg[2]_i_33\,
      I3 => state_reg_i_2(1),
      I4 => \p_0_in__88\(2),
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__89\(3)
    );
\implication_variable_id[3]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__89\(3),
      I2 => \implication_variable_id_reg[4]_i_36\,
      I3 => state_reg_i_2(1),
      I4 => \p_0_in__88\(3),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__89\(4)
    );
\implication_variable_id[4]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \p_0_in__89\(4),
      I2 => \implication_variable_id_reg[4]_i_36\,
      I3 => state_reg_i_2(1),
      I4 => \p_0_in__88\(4),
      O => \clause_count_reg[0]_rep__0_0\
    );
state_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => state_i_37_n_0,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__88\,
      O => \^is_unit\(0)
    );
state_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => state_i_37_n_0
    );
state_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_1_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__88\
    );
state_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_2(1),
      I2 => state_reg_i_2(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__88_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__0_n_0\
    );
\variable_1_assignment[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__88_n_0\,
      I4 => \^variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__0_n_0\
    );
\variable_1_assignment[1]_i_2__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__18_n_0\,
      I3 => Q(1),
      I4 => \variable_1_assignment[1]_i_3__0_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__88_n_0\
    );
\variable_1_assignment[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__0_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__0_n_0\
    );
\variable_1_assignment[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__0_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__0_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__0_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__18_n_0\,
      O => \variable_1_id[4]_i_1__18_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => \clause_in_use_i_2__18_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__18_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__18_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__88_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__0_n_0\
    );
\variable_2_assignment[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__88_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__0_n_0\
    );
\variable_2_assignment[1]_i_2__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__18_n_0\,
      I3 => Q(1),
      I4 => \variable_2_assignment[1]_i_3__0_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__88_n_0\
    );
\variable_2_assignment[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__0_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__0_n_0\
    );
\variable_2_assignment[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__0_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__0_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__0_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__18_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__18_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__18_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__88_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__0_n_0\
    );
\variable_3_assignment[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__88_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__0_n_0\
    );
\variable_3_assignment[1]_i_2__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_4\,
      I2 => \clause_in_use_i_2__18_n_0\,
      I3 => Q(1),
      I4 => \variable_3_assignment[1]_i_3__0_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__88_n_0\
    );
\variable_3_assignment[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__0_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__0_n_0\
    );
\variable_3_assignment[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__0_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__0_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__0_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__18_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__18_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__18_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    s01_axi_aresetn_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_33\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_36\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_2_polarity_reg_2 : in STD_LOGIC;
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89\ is
  signal \FSM_onehot_state[3]_i_22_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_i_2_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__89\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__90\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^s01_axi_aresetn_0\ : STD_LOGIC;
  signal \variable_1_assignment[0]_i_1_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__89_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal variable_1_polarity_i_1_n_0 : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__89_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal variable_2_polarity_i_1_n_0 : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__89_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal variable_3_polarity_i_1_n_0 : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
begin
  is_unit(0) <= \^is_unit\(0);
  s01_axi_aresetn_0 <= \^s01_axi_aresetn_0\;
\FSM_onehot_state[3]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^is_unit\(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_onehot_state[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => p_0_in,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => S(0)
    );
\FSM_onehot_state[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \FSM_onehot_state[3]_i_22_n_0\
    );
\FSM_onehot_state[3]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \FSM_onehot_state[3]_i_22_n_0\,
      O => p_0_in
    );
\FSM_onehot_state[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_22_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_2\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => clause_in_use_i_2_n_0,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1(0),
      I2 => variable_2_polarity_reg_1(1),
      I3 => variable_2_polarity_reg_1(2),
      I4 => variable_2_polarity_reg_2,
      I5 => Q(2),
      O => clause_in_use_i_2_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => \^s01_axi_aresetn_0\
    );
\implication_assignment[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \p_0_in__90\(0)
    );
\implication_variable_id[0]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \p_0_in__90\(0),
      I1 => \^is_unit\(0),
      I2 => \implication_variable_id_reg[2]_i_33\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \p_0_in__90\(1)
    );
\implication_variable_id[1]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \p_0_in__90\(1),
      I1 => \^is_unit\(0),
      I2 => \implication_variable_id_reg[2]_i_33\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \p_0_in__90\(2)
    );
\implication_variable_id[2]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \p_0_in__90\(2),
      I1 => \^is_unit\(0),
      I2 => \implication_variable_id_reg[2]_i_33\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \p_0_in__90\(3)
    );
\implication_variable_id[3]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \p_0_in__90\(3),
      I1 => \^is_unit\(0),
      I2 => \implication_variable_id_reg[4]_i_36\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \p_0_in__90\(4)
    );
\implication_variable_id[4]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \p_0_in__90\(4),
      I1 => \^is_unit\(0),
      I2 => \implication_variable_id_reg[4]_i_36\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\slv_reg1[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_0\
    );
state_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_22_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__89\,
      O => \^is_unit\(0)
    );
state_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__89\
    );
state_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^is_unit\(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_1_assignment[1]_i_2__89_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1_n_0\
    );
\variable_1_assignment[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__89_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1_n_0\
    );
\variable_1_assignment[1]_i_2__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => clause_in_use_i_2_n_0,
      I3 => Q(1),
      I4 => \variable_1_assignment[1]_i_3_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__89_n_0\
    );
\variable_1_assignment[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3_n_0\
    );
\variable_1_assignment[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => clause_in_use_i_2_n_0,
      O => \variable_1_id[4]_i_1_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_1_id_reg[4]_0\(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
variable_1_polarity_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]_0\,
      I1 => clause_in_use_i_2_n_0,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => variable_1_polarity_i_1_n_0
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => variable_1_polarity_i_1_n_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_2_assignment[1]_i_2__89_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1_n_0\
    );
\variable_2_assignment[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__89_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1_n_0\
    );
\variable_2_assignment[1]_i_2__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => clause_in_use_i_2_n_0,
      I3 => Q(1),
      I4 => \variable_2_assignment[1]_i_3_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__89_n_0\
    );
\variable_2_assignment[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3_n_0\
    );
\variable_2_assignment[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
variable_2_polarity_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => clause_in_use_i_2_n_0,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => variable_2_polarity_i_1_n_0
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => variable_2_polarity_i_1_n_0,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment_reg[0]_0\,
      I2 => \variable_3_assignment_reg[0]_0\,
      I3 => D(0),
      I4 => \variable_3_assignment[1]_i_2__89_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1_n_0\
    );
\variable_3_assignment[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__89_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1_n_0\
    );
\variable_3_assignment[1]_i_2__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => clause_in_use_i_2_n_0,
      I3 => Q(1),
      I4 => \variable_3_assignment[1]_i_3_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__89_n_0\
    );
\variable_3_assignment[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3_n_0\
    );
\variable_3_assignment[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
variable_3_polarity_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => clause_in_use_i_2_n_0,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => variable_3_polarity_i_1_n_0
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => variable_3_polarity_i_1_n_0,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__10\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state[3]_i_311\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_311_0\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_311_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    broadcast_implication : in STD_LOGIC;
    chosen_implication_assignment : in STD_LOGIC;
    \implication_variable_id[0]_i_7\ : in STD_LOGIC;
    \implication_variable_id[1]_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \implication_variable_id[1]_i_7_0\ : in STD_LOGIC;
    variable_2_polarity_reg_0 : in STD_LOGIC;
    variable_2_polarity_reg_1 : in STD_LOGIC;
    variable_2_polarity_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    variable_id_broadcast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9\ is
  signal \FSM_onehot_state[3]_i_375_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_376_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__51_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[4]_i_354_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \is_unit__9\ : STD_LOGIC;
  signal \^p_0_in__10\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_assignment[0]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__9_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__79_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__79_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__52_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[0]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__9_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__79_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__79_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__52_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[0]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__9_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__79_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__79_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__52_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_341\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_375\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_376\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_355\ : label is "soft_lutpair37";
begin
  is_unit(0) <= \^is_unit\(0);
  \p_0_in__10\(4 downto 0) <= \^p_0_in__10\(4 downto 0);
\FSM_onehot_state[3]_i_341\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEFFFF"
    )
        port map (
      I0 => \implication_variable_id[4]_i_354_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_onehot_state[3]_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BFBFBFBFBFBF"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_375_n_0\,
      I1 => \FSM_onehot_state[3]_i_376_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[3]_i_311\,
      I4 => \FSM_onehot_state[3]_i_311_0\,
      I5 => \FSM_onehot_state[3]_i_311_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
\FSM_onehot_state[3]_i_375\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_375_n_0\
    );
\FSM_onehot_state[3]_i_376\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[0]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \implication_variable_id[4]_i_354_n_0\,
      O => \FSM_onehot_state[3]_i_376_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__51_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => variable_2_polarity_reg_0,
      I1 => variable_2_polarity_reg_1,
      I2 => variable_2_polarity_reg_2(0),
      I3 => variable_2_polarity_reg_2(2),
      I4 => variable_2_polarity_reg_2(1),
      I5 => Q(1),
      O => \clause_in_use_i_2__51_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_0
    );
\implication_assignment[0]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA000A0C000C000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => variable_1_polarity_reg_n_0,
      I5 => \variable_2_assignment_reg_n_0_[1]\,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__10\(3),
      I2 => \implication_variable_id[0]_i_7\,
      I3 => \implication_variable_id[1]_i_7\(0),
      I4 => \p_0_in__9\(0),
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[1]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^p_0_in__10\(4),
      I2 => \implication_variable_id[1]_i_7_0\,
      I3 => \implication_variable_id[1]_i_7\(0),
      I4 => \p_0_in__9\(1),
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[2]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_2_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[0]\,
      O => \^p_0_in__10\(0)
    );
\implication_variable_id[3]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[3]\,
      O => \^p_0_in__10\(3)
    );
\implication_variable_id[3]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_2_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \^p_0_in__10\(1)
    );
\implication_variable_id[4]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551000000000000"
    )
        port map (
      I0 => \implication_variable_id[4]_i_354_n_0\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_1_assignment_reg_n_0_[0]\,
      I4 => clause_in_use_reg_n_0,
      I5 => \is_unit__9\,
      O => \^is_unit\(0)
    );
\implication_variable_id[4]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[4]\,
      O => \^p_0_in__10\(4)
    );
\implication_variable_id[4]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0C00000A0C000"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_2_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_id_reg_n_0_[2]\,
      O => \^p_0_in__10\(2)
    );
\implication_variable_id[4]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8282828282FF82"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_3_assignment_reg_n_0_[0]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[0]\,
      I5 => variable_2_polarity_reg_n_0,
      O => \implication_variable_id[4]_i_354_n_0\
    );
\implication_variable_id[4]_i_355\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      O => \is_unit__9\
    );
\variable_1_assignment[0]_i_1__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_1_assignment[1]_i_2__9_n_0\,
      I5 => \variable_1_assignment_reg_n_0_[0]\,
      O => \variable_1_assignment[0]_i_1__79_n_0\
    );
\variable_1_assignment[1]_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_1_assignment[1]_i_2__9_n_0\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__79_n_0\
    );
\variable_1_assignment[1]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__51_n_0\,
      I3 => Q(0),
      I4 => \variable_1_assignment[1]_i_3__79_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_assignment[1]_i_2__9_n_0\
    );
\variable_1_assignment[1]_i_3__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_1_assignment[1]_i_4__79_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_assignment[1]_i_3__79_n_0\
    );
\variable_1_assignment[1]_i_4__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_1_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_4__79_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[0]_i_1__79_n_0\,
      Q => \variable_1_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__79_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \clause_in_use_i_2__51_n_0\,
      O => \variable_1_id[4]_i_1__52_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_1_id_reg[4]_0\(1),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_1_id_reg[4]_0\(2),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_1_id_reg[4]_0\(3),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_1_id_reg[4]_0\(4),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_1_id_reg[4]_0\(5),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__51_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__52_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__52_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[0]_i_1__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_2_assignment[1]_i_2__9_n_0\,
      I5 => \variable_2_assignment_reg_n_0_[0]\,
      O => \variable_2_assignment[0]_i_1__79_n_0\
    );
\variable_2_assignment[1]_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment[1]_i_2__9_n_0\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__79_n_0\
    );
\variable_2_assignment[1]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__51_n_0\,
      I3 => Q(0),
      I4 => \variable_2_assignment[1]_i_3__79_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_2_assignment[1]_i_2__9_n_0\
    );
\variable_2_assignment[1]_i_3__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_2_assignment[1]_i_4__79_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_assignment[1]_i_3__79_n_0\
    );
\variable_2_assignment[1]_i_4__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_2_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__79_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[0]_i_1__79_n_0\,
      Q => \variable_2_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__79_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_2_id_reg[4]_0\(1),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_2_id_reg[4]_0\(2),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_2_id_reg[4]_0\(3),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_2_id_reg[4]_0\(4),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_2_id_reg[4]_0\(5),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__51_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__52_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__52_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[0]_i_1__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_id_reg[4]_0\(0),
      I2 => broadcast_implication,
      I3 => chosen_implication_assignment,
      I4 => \variable_3_assignment[1]_i_2__9_n_0\,
      I5 => \variable_3_assignment_reg_n_0_[0]\,
      O => \variable_3_assignment[0]_i_1__79_n_0\
    );
\variable_3_assignment[1]_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => s01_axi_aresetn,
      I3 => \variable_3_assignment[1]_i_2__9_n_0\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__79_n_0\
    );
\variable_3_assignment[1]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0000FFFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_1_assignment_reg[1]_3\,
      I2 => \clause_in_use_i_2__51_n_0\,
      I3 => Q(0),
      I4 => \variable_3_assignment[1]_i_3__79_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_3_assignment[1]_i_2__9_n_0\
    );
\variable_3_assignment[1]_i_3__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => variable_id_broadcast(3),
      I2 => \variable_3_assignment[1]_i_4__79_n_0\,
      I3 => variable_id_broadcast(4),
      I4 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_assignment[1]_i_3__79_n_0\
    );
\variable_3_assignment[1]_i_4__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => variable_id_broadcast(0),
      I2 => variable_id_broadcast(2),
      I3 => \variable_3_id_reg_n_0_[2]\,
      I4 => variable_id_broadcast(1),
      I5 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_4__79_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[0]_i_1__79_n_0\,
      Q => \variable_3_assignment_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__79_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_3_id_reg[4]_0\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_3_id_reg[4]_0\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_3_id_reg[4]_0\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_3_id_reg[4]_0\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_3_id_reg[4]_0\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \clause_in_use_i_2__51_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__52_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__52_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationFIFO is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    implication_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    op_code_read : in STD_LOGIC;
    \writeCounter_reg[0]_0\ : in STD_LOGIC;
    \readCounter_reg[0]_0\ : in STD_LOGIC;
    fifo_wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationFIFO;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationFIFO is
  signal FIFO_reg_0_15_0_5_i_1_n_0 : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_3_n_0\ : STD_LOGIC;
  signal \count[3]_i_4_n_0\ : STD_LOGIC;
  signal \count[3]_i_5_n_0\ : STD_LOGIC;
  signal \count[3]_i_6_n_0\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal readCounter : STD_LOGIC;
  signal readCounter0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \readCounter[0]_i_3_n_0\ : STD_LOGIC;
  signal \readCounter[0]_i_4_n_0\ : STD_LOGIC;
  signal \readCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \readCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \readCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \readCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal writeCounter : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \writeCounter[0]_i_1_n_0\ : STD_LOGIC;
  signal \writeCounter[1]_i_1_n_0\ : STD_LOGIC;
  signal \writeCounter[2]_i_1_n_0\ : STD_LOGIC;
  signal \writeCounter[3]_i_1_n_0\ : STD_LOGIC;
  signal \writeCounter[3]_i_2_n_0\ : STD_LOGIC;
  signal \writeCounter[3]_i_3_n_0\ : STD_LOGIC;
  signal \writeCounter[3]_i_4_n_0\ : STD_LOGIC;
  signal NLW_FIFO_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of FIFO_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of FIFO_reg_0_15_0_5 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of FIFO_reg_0_15_0_5 : label is "inst/BCP_accelerator_v2_0_S01_AXI_inst/implicationFIFO/FIFO_reg_0_15_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of FIFO_reg_0_15_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of FIFO_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of FIFO_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of FIFO_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of FIFO_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of FIFO_reg_0_15_0_5 : label is 5;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \count[3]_i_5\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \readCounter[0]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \readCounter[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \readCounter[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \writeCounter[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \writeCounter[2]_i_1\ : label is "soft_lutpair31";
begin
FIFO_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => \readCounter_reg_n_0_[3]\,
      ADDRA(2) => \readCounter_reg_n_0_[2]\,
      ADDRA(1) => \readCounter_reg_n_0_[1]\,
      ADDRA(0) => \readCounter_reg_n_0_[0]\,
      ADDRB(4) => '0',
      ADDRB(3) => \readCounter_reg_n_0_[3]\,
      ADDRB(2) => \readCounter_reg_n_0_[2]\,
      ADDRB(1) => \readCounter_reg_n_0_[1]\,
      ADDRB(0) => \readCounter_reg_n_0_[0]\,
      ADDRC(4) => '0',
      ADDRC(3) => \readCounter_reg_n_0_[3]\,
      ADDRC(2) => \readCounter_reg_n_0_[2]\,
      ADDRC(1) => \readCounter_reg_n_0_[1]\,
      ADDRC(0) => \readCounter_reg_n_0_[0]\,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => writeCounter(3 downto 0),
      DIA(1 downto 0) => implication_o(1 downto 0),
      DIB(1 downto 0) => implication_o(3 downto 2),
      DIC(1 downto 0) => implication_o(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(1 downto 0),
      DOB(1 downto 0) => D(3 downto 2),
      DOC(1 downto 0) => D(5 downto 4),
      DOD(1 downto 0) => NLW_FIFO_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => s01_axi_aclk,
      WE => FIFO_reg_0_15_0_5_i_1_n_0
    );
FIFO_reg_0_15_0_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \writeCounter[3]_i_4_n_0\,
      I1 => s01_axi_aresetn,
      I2 => op_code_read,
      O => FIFO_reg_0_15_0_5_i_1_n_0
    );
\count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => writeCounter(0),
      I1 => \readCounter_reg_n_0_[0]\,
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB42DD2"
    )
        port map (
      I0 => \readCounter_reg_n_0_[0]\,
      I1 => writeCounter(0),
      I2 => \readCounter_reg_n_0_[1]\,
      I3 => writeCounter(1),
      I4 => \count[3]_i_3_n_0\,
      O => count(1)
    );
\count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \count[3]_i_5_n_0\,
      I1 => \readCounter_reg_n_0_[2]\,
      I2 => writeCounter(2),
      O => count(2)
    );
\count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAE"
    )
        port map (
      I0 => \count[3]_i_3_n_0\,
      I1 => writeCounter(3),
      I2 => \readCounter_reg_n_0_[3]\,
      I3 => \count[3]_i_4_n_0\,
      O => \count[3]_i_1_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DB2B24D718E8E71"
    )
        port map (
      I0 => \count[3]_i_5_n_0\,
      I1 => writeCounter(2),
      I2 => \readCounter_reg_n_0_[2]\,
      I3 => \readCounter_reg_n_0_[3]\,
      I4 => writeCounter(3),
      I5 => \count[3]_i_3_n_0\,
      O => count(3)
    );
\count[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \count[3]_i_6_n_0\,
      I1 => writeCounter(3),
      I2 => \readCounter_reg_n_0_[3]\,
      O => \count[3]_i_3_n_0\
    );
\count[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02FFFF00002F02"
    )
        port map (
      I0 => writeCounter(0),
      I1 => \readCounter_reg_n_0_[0]\,
      I2 => \readCounter_reg_n_0_[1]\,
      I3 => writeCounter(1),
      I4 => \readCounter_reg_n_0_[2]\,
      I5 => writeCounter(2),
      O => \count[3]_i_4_n_0\
    );
\count[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DB599ADB"
    )
        port map (
      I0 => \count[3]_i_3_n_0\,
      I1 => \readCounter_reg_n_0_[1]\,
      I2 => writeCounter(1),
      I3 => \readCounter_reg_n_0_[0]\,
      I4 => writeCounter(0),
      O => \count[3]_i_5_n_0\
    );
\count[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF0DFFFF0000DF0D"
    )
        port map (
      I0 => writeCounter(0),
      I1 => \readCounter_reg_n_0_[0]\,
      I2 => writeCounter(1),
      I3 => \readCounter_reg_n_0_[1]\,
      I4 => writeCounter(2),
      I5 => \readCounter_reg_n_0_[2]\,
      O => \count[3]_i_6_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \count[3]_i_1_n_0\,
      D => \count[0]_i_1_n_0\,
      Q => \count_reg_n_0_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \count[3]_i_1_n_0\,
      D => count(1),
      Q => \count_reg_n_0_[1]\,
      R => '0'
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \count[3]_i_1_n_0\,
      D => count(2),
      Q => \count_reg_n_0_[2]\,
      R => '0'
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \count[3]_i_1_n_0\,
      D => count(3),
      Q => \count_reg_n_0_[3]\,
      R => '0'
    );
\readCounter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCCC"
    )
        port map (
      I0 => \readCounter[0]_i_3_n_0\,
      I1 => \readCounter[0]_i_4_n_0\,
      I2 => \readCounter_reg_n_0_[1]\,
      I3 => \readCounter_reg_n_0_[0]\,
      I4 => \readCounter_reg_n_0_[2]\,
      I5 => \readCounter_reg_n_0_[3]\,
      O => readCounter
    );
\readCounter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000333300003233"
    )
        port map (
      I0 => \readCounter[0]_i_3_n_0\,
      I1 => \writeCounter_reg[0]_0\,
      I2 => \readCounter_reg_n_0_[1]\,
      I3 => \readCounter_reg_n_0_[3]\,
      I4 => \readCounter_reg_n_0_[0]\,
      I5 => \readCounter_reg_n_0_[2]\,
      O => readCounter0_in(0)
    );
\readCounter[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => writeCounter(0),
      I1 => writeCounter(3),
      I2 => writeCounter(2),
      I3 => writeCounter(1),
      O => \readCounter[0]_i_3_n_0\
    );
\readCounter[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \writeCounter_reg[0]_0\,
      I1 => \count_reg_n_0_[3]\,
      I2 => \count_reg_n_0_[2]\,
      I3 => \count_reg_n_0_[0]\,
      I4 => \count_reg_n_0_[1]\,
      I5 => \readCounter_reg[0]_0\,
      O => \readCounter[0]_i_4_n_0\
    );
\readCounter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \writeCounter_reg[0]_0\,
      I1 => \readCounter_reg_n_0_[1]\,
      I2 => \readCounter_reg_n_0_[0]\,
      O => readCounter0_in(1)
    );
\readCounter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \writeCounter_reg[0]_0\,
      I1 => \readCounter_reg_n_0_[1]\,
      I2 => \readCounter_reg_n_0_[0]\,
      I3 => \readCounter_reg_n_0_[2]\,
      O => readCounter0_in(2)
    );
\readCounter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0330330033003200"
    )
        port map (
      I0 => \readCounter[0]_i_3_n_0\,
      I1 => \writeCounter_reg[0]_0\,
      I2 => \readCounter_reg_n_0_[1]\,
      I3 => \readCounter_reg_n_0_[3]\,
      I4 => \readCounter_reg_n_0_[0]\,
      I5 => \readCounter_reg_n_0_[2]\,
      O => readCounter0_in(3)
    );
\readCounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => readCounter,
      D => readCounter0_in(0),
      Q => \readCounter_reg_n_0_[0]\,
      R => '0'
    );
\readCounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => readCounter,
      D => readCounter0_in(1),
      Q => \readCounter_reg_n_0_[1]\,
      R => '0'
    );
\readCounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => readCounter,
      D => readCounter0_in(2),
      Q => \readCounter_reg_n_0_[2]\,
      R => '0'
    );
\readCounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => readCounter,
      D => readCounter0_in(3),
      Q => \readCounter_reg_n_0_[3]\,
      R => '0'
    );
\slv_reg5[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_reg_n_0_[1]\,
      I1 => \count_reg_n_0_[0]\,
      I2 => \count_reg_n_0_[2]\,
      I3 => \count_reg_n_0_[3]\,
      O => E(0)
    );
\writeCounter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => writeCounter(0),
      I1 => s01_axi_aresetn,
      I2 => op_code_read,
      O => \writeCounter[0]_i_1_n_0\
    );
\writeCounter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => writeCounter(1),
      I1 => writeCounter(0),
      I2 => s01_axi_aresetn,
      I3 => op_code_read,
      O => \writeCounter[1]_i_1_n_0\
    );
\writeCounter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A00"
    )
        port map (
      I0 => writeCounter(2),
      I1 => writeCounter(1),
      I2 => writeCounter(0),
      I3 => s01_axi_aresetn,
      I4 => op_code_read,
      O => \writeCounter[2]_i_1_n_0\
    );
\writeCounter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => writeCounter(0),
      I1 => writeCounter(3),
      I2 => writeCounter(2),
      I3 => writeCounter(1),
      O => \writeCounter[3]_i_1_n_0\
    );
\writeCounter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEFEE"
    )
        port map (
      I0 => \writeCounter[3]_i_4_n_0\,
      I1 => \writeCounter_reg[0]_0\,
      I2 => writeCounter(0),
      I3 => writeCounter(3),
      I4 => writeCounter(2),
      I5 => writeCounter(1),
      O => \writeCounter[3]_i_2_n_0\
    );
\writeCounter[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAA0000"
    )
        port map (
      I0 => writeCounter(3),
      I1 => writeCounter(2),
      I2 => writeCounter(0),
      I3 => writeCounter(1),
      I4 => s01_axi_aresetn,
      I5 => op_code_read,
      O => \writeCounter[3]_i_3_n_0\
    );
\writeCounter[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAAA"
    )
        port map (
      I0 => fifo_wr_en,
      I1 => \count_reg_n_0_[3]\,
      I2 => \count_reg_n_0_[2]\,
      I3 => \count_reg_n_0_[0]\,
      I4 => \count_reg_n_0_[1]\,
      I5 => \readCounter_reg[0]_0\,
      O => \writeCounter[3]_i_4_n_0\
    );
\writeCounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \writeCounter[3]_i_2_n_0\,
      D => \writeCounter[0]_i_1_n_0\,
      Q => writeCounter(0),
      R => \writeCounter[3]_i_1_n_0\
    );
\writeCounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \writeCounter[3]_i_2_n_0\,
      D => \writeCounter[1]_i_1_n_0\,
      Q => writeCounter(1),
      R => \writeCounter[3]_i_1_n_0\
    );
\writeCounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \writeCounter[3]_i_2_n_0\,
      D => \writeCounter[2]_i_1_n_0\,
      Q => writeCounter(2),
      R => \writeCounter[3]_i_1_n_0\
    );
\writeCounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \writeCounter[3]_i_2_n_0\,
      D => \writeCounter[3]_i_3_n_0\,
      Q => writeCounter(3),
      R => \writeCounter[3]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationSelector is
  port (
    chosen_implication_assignment : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aresetn_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    variable_id_broadcast : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s01_axi_aresetn_1 : out STD_LOGIC;
    s01_axi_aresetn_2 : out STD_LOGIC;
    s01_axi_aresetn_3 : out STD_LOGIC;
    s01_axi_aresetn_4 : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    implication_assignments : in STD_LOGIC_VECTOR ( 90 downto 0 );
    \FSM_onehot_state_reg[0]_rep__2\ : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 90 downto 0 );
    \implication_variable_id[2]_i_2_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_1\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_2\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_3\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_4\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_5\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_6\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_7\ : in STD_LOGIC;
    \implication_variable_id_reg[0]_i_15_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_8\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_9\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_10\ : in STD_LOGIC;
    \implication_variable_id_reg[0]_i_15_1\ : in STD_LOGIC;
    \implication_variable_id_reg[0]_i_15_2\ : in STD_LOGIC;
    \implication_variable_id_reg[0]_i_15_3\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_11\ : in STD_LOGIC;
    \implication_variable_id[0]_i_12_0\ : in STD_LOGIC;
    \implication_variable_id[0]_i_12_1\ : in STD_LOGIC;
    \implication_variable_id[0]_i_12_2\ : in STD_LOGIC;
    \implication_variable_id[0]_i_12_3\ : in STD_LOGIC;
    \implication_variable_id[0]_i_12_4\ : in STD_LOGIC;
    \implication_variable_id[0]_i_12_5\ : in STD_LOGIC;
    \implication_variable_id[0]_i_12_6\ : in STD_LOGIC;
    \implication_variable_id[0]_i_12_7\ : in STD_LOGIC;
    \implication_variable_id[0]_i_13_0\ : in STD_LOGIC;
    \implication_variable_id[0]_i_13_1\ : in STD_LOGIC;
    \implication_variable_id[0]_i_13_2\ : in STD_LOGIC;
    \implication_variable_id[0]_i_13_3\ : in STD_LOGIC;
    \implication_variable_id[0]_i_13_4\ : in STD_LOGIC;
    \implication_variable_id[0]_i_13_5\ : in STD_LOGIC;
    \implication_variable_id[0]_i_13_6\ : in STD_LOGIC;
    \implication_variable_id[0]_i_13_7\ : in STD_LOGIC;
    \implication_variable_id[0]_i_10_0\ : in STD_LOGIC;
    \implication_variable_id[0]_i_10_1\ : in STD_LOGIC;
    \implication_variable_id[0]_i_10_2\ : in STD_LOGIC;
    \implication_variable_id[0]_i_10_3\ : in STD_LOGIC;
    \implication_variable_id[0]_i_10_4\ : in STD_LOGIC;
    \implication_variable_id[0]_i_10_5\ : in STD_LOGIC;
    \implication_variable_id[0]_i_10_6\ : in STD_LOGIC;
    \implication_variable_id[0]_i_10_7\ : in STD_LOGIC;
    \implication_variable_id[0]_i_11_0\ : in STD_LOGIC;
    \implication_variable_id[0]_i_11_1\ : in STD_LOGIC;
    \implication_variable_id[0]_i_11_2\ : in STD_LOGIC;
    \implication_variable_id[0]_i_11_3\ : in STD_LOGIC;
    \implication_variable_id[0]_i_11_4\ : in STD_LOGIC;
    \implication_variable_id[0]_i_11_5\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_0\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_1\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_2\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_3\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_4\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_5\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_6\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_7\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_8\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_9\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_10\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_11\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_6_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_6_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_6_2\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_6_3\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_7_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_7_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_7_2\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_6_4\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_15_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_7_3\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_7_4\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_7_5\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_15_1\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_15_2\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_15_3\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_7_6\ : in STD_LOGIC;
    \implication_variable_id[1]_i_12_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_12_1\ : in STD_LOGIC;
    \implication_variable_id[1]_i_12_2\ : in STD_LOGIC;
    \implication_variable_id[1]_i_12_3\ : in STD_LOGIC;
    \implication_variable_id[1]_i_12_4\ : in STD_LOGIC;
    \implication_variable_id[1]_i_12_5\ : in STD_LOGIC;
    \implication_variable_id[1]_i_12_6\ : in STD_LOGIC;
    \implication_variable_id[1]_i_12_7\ : in STD_LOGIC;
    \implication_variable_id[1]_i_13_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_13_1\ : in STD_LOGIC;
    \implication_variable_id[1]_i_13_2\ : in STD_LOGIC;
    \implication_variable_id[1]_i_13_3\ : in STD_LOGIC;
    \implication_variable_id[1]_i_13_4\ : in STD_LOGIC;
    \implication_variable_id[1]_i_13_5\ : in STD_LOGIC;
    \implication_variable_id[1]_i_13_6\ : in STD_LOGIC;
    \implication_variable_id[1]_i_13_7\ : in STD_LOGIC;
    \implication_variable_id[1]_i_10_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_10_1\ : in STD_LOGIC;
    \implication_variable_id[1]_i_10_2\ : in STD_LOGIC;
    \implication_variable_id[1]_i_10_3\ : in STD_LOGIC;
    \implication_variable_id[1]_i_10_4\ : in STD_LOGIC;
    \implication_variable_id[1]_i_10_5\ : in STD_LOGIC;
    \implication_variable_id[1]_i_10_6\ : in STD_LOGIC;
    \implication_variable_id[1]_i_10_7\ : in STD_LOGIC;
    \implication_variable_id[1]_i_11_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_11_1\ : in STD_LOGIC;
    \implication_variable_id[1]_i_11_2\ : in STD_LOGIC;
    \implication_variable_id[1]_i_11_3\ : in STD_LOGIC;
    \implication_variable_id[1]_i_11_4\ : in STD_LOGIC;
    \implication_variable_id[1]_i_11_5\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_1\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_2\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_3\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_4\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_5\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_6\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_7\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_8\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_9\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_10\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_11\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_10_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_10_1\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_10_2\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_10_3\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_11_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_11_1\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_11_2\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_10_4\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_15_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_11_3\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_11_4\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_11_5\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_15_1\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_15_2\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_15_3\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_11_6\ : in STD_LOGIC;
    \implication_variable_id[2]_i_12_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_12_1\ : in STD_LOGIC;
    \implication_variable_id[2]_i_12_2\ : in STD_LOGIC;
    \implication_variable_id[2]_i_12_3\ : in STD_LOGIC;
    \implication_variable_id[2]_i_12_4\ : in STD_LOGIC;
    \implication_variable_id[2]_i_12_5\ : in STD_LOGIC;
    \implication_variable_id[2]_i_12_6\ : in STD_LOGIC;
    \implication_variable_id[2]_i_12_7\ : in STD_LOGIC;
    \implication_variable_id[2]_i_13_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_13_1\ : in STD_LOGIC;
    \implication_variable_id[2]_i_13_2\ : in STD_LOGIC;
    \implication_variable_id[2]_i_13_3\ : in STD_LOGIC;
    \implication_variable_id[2]_i_13_4\ : in STD_LOGIC;
    \implication_variable_id[2]_i_13_5\ : in STD_LOGIC;
    \implication_variable_id[2]_i_13_6\ : in STD_LOGIC;
    \implication_variable_id[2]_i_13_7\ : in STD_LOGIC;
    \implication_variable_id[2]_i_10_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_10_1\ : in STD_LOGIC;
    \implication_variable_id[2]_i_10_2\ : in STD_LOGIC;
    \implication_variable_id[2]_i_10_3\ : in STD_LOGIC;
    \implication_variable_id[2]_i_10_4\ : in STD_LOGIC;
    \implication_variable_id[2]_i_10_5\ : in STD_LOGIC;
    \implication_variable_id[2]_i_10_6\ : in STD_LOGIC;
    \implication_variable_id[2]_i_10_7\ : in STD_LOGIC;
    \implication_variable_id[2]_i_11_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_11_1\ : in STD_LOGIC;
    \implication_variable_id[2]_i_11_2\ : in STD_LOGIC;
    \implication_variable_id[2]_i_11_3\ : in STD_LOGIC;
    \implication_variable_id[2]_i_11_4\ : in STD_LOGIC;
    \implication_variable_id[2]_i_11_5\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_1\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_2\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_3\ : in STD_LOGIC;
    \implication_variable_id[3]_i_15_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_19_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    implication_variable_ids : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \implication_variable_id[3]_i_15_1\ : in STD_LOGIC;
    \implication_variable_id[3]_i_15_2\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_4\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_5\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_6\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_7\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_8\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_9\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_10\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_11\ : in STD_LOGIC;
    \implication_variable_id[3]_i_10_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_10_1\ : in STD_LOGIC;
    \implication_variable_id[3]_i_10_2\ : in STD_LOGIC;
    \implication_variable_id[3]_i_10_3\ : in STD_LOGIC;
    \implication_variable_id[3]_i_10_4\ : in STD_LOGIC;
    \implication_variable_id[3]_i_10_5\ : in STD_LOGIC;
    \implication_variable_id[3]_i_10_6\ : in STD_LOGIC;
    \implication_variable_id[3]_i_10_7\ : in STD_LOGIC;
    \implication_variable_id[3]_i_11_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_11_1\ : in STD_LOGIC;
    \implication_variable_id[3]_i_11_2\ : in STD_LOGIC;
    \implication_variable_id[3]_i_11_3\ : in STD_LOGIC;
    \implication_variable_id[3]_i_11_4\ : in STD_LOGIC;
    \implication_variable_id[3]_i_11_5\ : in STD_LOGIC;
    \implication_variable_id[3]_i_11_6\ : in STD_LOGIC;
    \implication_variable_id[3]_i_11_7\ : in STD_LOGIC;
    \implication_variable_id[3]_i_8_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_8_1\ : in STD_LOGIC;
    \implication_variable_id[3]_i_8_2\ : in STD_LOGIC;
    \implication_variable_id[3]_i_8_3\ : in STD_LOGIC;
    \implication_variable_id[3]_i_8_4\ : in STD_LOGIC;
    \implication_variable_id[3]_i_8_5\ : in STD_LOGIC;
    \implication_variable_id[3]_i_8_6\ : in STD_LOGIC;
    \implication_variable_id[3]_i_8_7\ : in STD_LOGIC;
    \implication_variable_id[3]_i_9_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_9_1\ : in STD_LOGIC;
    \implication_variable_id[3]_i_9_2\ : in STD_LOGIC;
    \implication_variable_id[3]_i_9_3\ : in STD_LOGIC;
    \implication_variable_id[3]_i_9_4\ : in STD_LOGIC;
    \implication_variable_id[3]_i_9_5\ : in STD_LOGIC;
    \implication_variable_id[4]_i_7_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_7_1\ : in STD_LOGIC;
    \implication_variable_id[4]_i_7_2\ : in STD_LOGIC;
    \implication_variable_id[4]_i_7_3\ : in STD_LOGIC;
    \implication_variable_id[4]_i_19_1\ : in STD_LOGIC;
    \implication_variable_id[4]_i_19_2\ : in STD_LOGIC;
    \implication_variable_id[4]_i_19_3\ : in STD_LOGIC;
    \implication_variable_id[4]_i_7_4\ : in STD_LOGIC;
    \implication_variable_id[4]_i_7_5\ : in STD_LOGIC;
    \implication_variable_id[4]_i_7_6\ : in STD_LOGIC;
    \implication_variable_id[4]_i_7_7\ : in STD_LOGIC;
    \implication_variable_id[4]_i_7_8\ : in STD_LOGIC;
    \implication_variable_id[4]_i_7_9\ : in STD_LOGIC;
    \implication_variable_id[4]_i_7_10\ : in STD_LOGIC;
    \implication_variable_id[4]_i_7_11\ : in STD_LOGIC;
    \implication_variable_id[4]_i_14_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_14_1\ : in STD_LOGIC;
    \implication_variable_id[4]_i_14_2\ : in STD_LOGIC;
    \implication_variable_id[4]_i_14_3\ : in STD_LOGIC;
    \implication_variable_id[4]_i_14_4\ : in STD_LOGIC;
    \implication_variable_id[4]_i_14_5\ : in STD_LOGIC;
    \implication_variable_id[4]_i_14_6\ : in STD_LOGIC;
    \implication_variable_id[4]_i_14_7\ : in STD_LOGIC;
    \implication_variable_id[4]_i_15_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_15_1\ : in STD_LOGIC;
    \implication_variable_id[4]_i_15_2\ : in STD_LOGIC;
    \implication_variable_id[4]_i_15_3\ : in STD_LOGIC;
    \implication_variable_id[4]_i_15_4\ : in STD_LOGIC;
    \implication_variable_id[4]_i_15_5\ : in STD_LOGIC;
    \implication_variable_id[4]_i_15_6\ : in STD_LOGIC;
    \implication_variable_id[4]_i_15_7\ : in STD_LOGIC;
    \implication_variable_id[4]_i_12_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_12_1\ : in STD_LOGIC;
    \implication_variable_id[4]_i_12_2\ : in STD_LOGIC;
    \implication_variable_id[4]_i_12_3\ : in STD_LOGIC;
    \implication_variable_id[4]_i_12_4\ : in STD_LOGIC;
    \implication_variable_id[4]_i_12_5\ : in STD_LOGIC;
    \implication_variable_id[4]_i_12_6\ : in STD_LOGIC;
    \implication_variable_id[4]_i_12_7\ : in STD_LOGIC;
    \implication_variable_id[4]_i_13_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_13_1\ : in STD_LOGIC;
    \implication_variable_id[4]_i_13_2\ : in STD_LOGIC;
    \implication_variable_id[4]_i_13_3\ : in STD_LOGIC;
    \implication_variable_id[4]_i_13_4\ : in STD_LOGIC;
    \implication_variable_id[4]_i_13_5\ : in STD_LOGIC;
    state_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_rep__2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    broadcast_implication : in STD_LOGIC;
    \variable_1_assignment[1]_i_3__89\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_valid_o_reg : in STD_LOGIC;
    in12 : in STD_LOGIC;
    fifo_wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationSelector;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationSelector is
  signal \FSM_onehot_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \clause_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \clause_count[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \clause_count[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \clause_count[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \clause_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \clause_count[6]_i_3_n_0\ : STD_LOGIC;
  signal clause_count_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^clause_count_reg[0]_rep_0\ : STD_LOGIC;
  signal \^clause_count_reg[0]_rep__0_0\ : STD_LOGIC;
  signal \^clause_count_reg[0]_rep__1_0\ : STD_LOGIC;
  signal impl_found_i_1_n_0 : STD_LOGIC;
  signal \implication_assignment[0]_i_10_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_i_1_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_i_28_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_i_29_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_i_2_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_i_30_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_i_31_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_i_9_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_100_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_101_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_102_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_103_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_58_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_59_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_60_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_61_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_62_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_63_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_64_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_65_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_66_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_67_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_68_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_69_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_70_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_71_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_72_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_73_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_74_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_75_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_76_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_77_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_78_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_79_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_80_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_81_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_82_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_83_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_84_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_85_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_86_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_87_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_88_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_89_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_90_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_91_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_92_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_93_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_94_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_95_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_96_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_97_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_98_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_99_n_0\ : STD_LOGIC;
  signal implication_found : STD_LOGIC;
  signal implication_valid_o0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_10_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_11_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_12_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_13_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_1_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_2_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_44_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_45_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_46_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_47_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_6_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_7_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_8_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_9_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_10_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_11_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_12_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_13_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_1_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_2_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_44_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_45_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_46_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_47_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_6_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_7_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_8_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_9_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_10_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_11_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_12_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_13_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_1_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_2_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_44_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_45_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_46_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_47_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_6_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_7_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_8_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_9_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_10_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_11_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_12_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_13_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_14_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_15_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_16_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_17_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_18_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_19_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_1_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_47_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_5_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_8_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_9_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_12_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_13_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_14_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_15_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_16_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_171_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_172_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_173_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_174_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_175_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_176_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_177_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_178_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_179_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_17_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_180_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_181_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_182_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_183_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_184_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_185_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_186_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_18_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_19_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_1_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_24_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_28_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_29_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_2_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_30_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_31_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_59_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_69_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_70_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_71_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_72_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_73_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_74_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_7_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_8_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_9_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_40_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_41_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_43_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_29_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_31_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_32_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_33_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_34_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_35_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_36_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_37_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_38_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_39_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_40_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_41_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_42_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_43_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_29_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_31_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_33_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_36_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_37_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_39_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_40_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_41_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_42_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_43_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_23_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_24_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_25_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_26_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_27_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_28_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_29_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_31_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_32_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_33_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_34_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_48_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \^implication_variable_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \implication_variable_id_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_20_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_21_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_22_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_23_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_25_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_26_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_27_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_32_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_33_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_34_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_35_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_36_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_37_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_38_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_39_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_40_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_41_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_42_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_43_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_44_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_45_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_46_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_60_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_61_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_62_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_63_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_64_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_65_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_66_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_67_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_68_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal state_i_1_n_0 : STD_LOGIC;
  signal state_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_reg5_o[5]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of broadcast_implication_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \clause_count[0]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \clause_count[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \clause_count[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \clause_count[3]_i_1\ : label is "soft_lutpair186";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \clause_count_reg[0]\ : label is "clause_count_reg[0]";
  attribute ORIG_CELL_NAME of \clause_count_reg[0]_rep\ : label is "clause_count_reg[0]";
  attribute ORIG_CELL_NAME of \clause_count_reg[0]_rep__0\ : label is "clause_count_reg[0]";
  attribute ORIG_CELL_NAME of \clause_count_reg[0]_rep__1\ : label is "clause_count_reg[0]";
  attribute ORIG_CELL_NAME of \implication_assignment_reg[0]\ : label is "implication_assignment_reg[0]";
  attribute ORIG_CELL_NAME of \implication_assignment_reg[0]_rep\ : label is "implication_assignment_reg[0]";
  attribute ORIG_CELL_NAME of \implication_assignment_reg[0]_rep__0\ : label is "implication_assignment_reg[0]";
  attribute SOFT_HLUTNM of \implication_variable_id[0]_i_9\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \implication_variable_id[1]_i_9\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_9\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \implication_variable_id[3]_i_15\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__89\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_7\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_8\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_9\ : label is "soft_lutpair189";
begin
  \clause_count_reg[0]_rep_0\ <= \^clause_count_reg[0]_rep_0\;
  \clause_count_reg[0]_rep__0_0\ <= \^clause_count_reg[0]_rep__0_0\;
  \clause_count_reg[0]_rep__1_0\ <= \^clause_count_reg[0]_rep__1_0\;
  \implication_variable_id_reg[4]_0\(4 downto 0) <= \^implication_variable_id_reg[4]_0\(4 downto 0);
\FSM_onehot_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \FSM_onehot_state[6]_i_3_n_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => \FSM_onehot_state_reg[0]_rep__2\,
      O => s01_axi_aresetn_0
    );
\FSM_onehot_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFEFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => implication_valid_o0,
      I3 => Q(2),
      I4 => \FSM_onehot_state_reg[0]_rep__2_0\(1),
      I5 => \FSM_onehot_state_reg[0]_rep__2_0\(0),
      O => \FSM_onehot_state[6]_i_3_n_0\
    );
\axi_reg5_o[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => implication_found,
      I2 => Q(1),
      O => E(0)
    );
broadcast_implication_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FF8080"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => Q(1),
      I2 => implication_found,
      I3 => implication_valid_o_reg,
      I4 => broadcast_implication,
      O => s01_axi_aresetn_1
    );
broadcast_implication_rep_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FF8080"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => Q(1),
      I2 => implication_found,
      I3 => implication_valid_o_reg,
      I4 => broadcast_implication,
      O => s01_axi_aresetn_3
    );
\broadcast_implication_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FF8080"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => Q(1),
      I2 => implication_found,
      I3 => implication_valid_o_reg,
      I4 => broadcast_implication,
      O => s01_axi_aresetn_4
    );
\clause_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clause_count_reg(0),
      O => \clause_count[0]_i_1_n_0\
    );
\clause_count[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clause_count_reg(0),
      O => \clause_count[0]_rep_i_1_n_0\
    );
\clause_count[0]_rep_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clause_count_reg(0),
      O => \clause_count[0]_rep_i_1__0_n_0\
    );
\clause_count[0]_rep_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clause_count_reg(0),
      O => \clause_count[0]_rep_i_1__1_n_0\
    );
\clause_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clause_count_reg(0),
      I1 => clause_count_reg(1),
      O => p_0_in(1)
    );
\clause_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clause_count_reg(0),
      I1 => clause_count_reg(1),
      I2 => clause_count_reg(2),
      O => p_0_in(2)
    );
\clause_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => clause_count_reg(1),
      I1 => clause_count_reg(0),
      I2 => clause_count_reg(2),
      I3 => clause_count_reg(3),
      O => p_0_in(3)
    );
\clause_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => clause_count_reg(2),
      I1 => \^clause_count_reg[0]_rep__0_0\,
      I2 => clause_count_reg(1),
      I3 => clause_count_reg(3),
      I4 => clause_count_reg(4),
      O => p_0_in(4)
    );
\clause_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => clause_count_reg(3),
      I1 => clause_count_reg(1),
      I2 => \^clause_count_reg[0]_rep__1_0\,
      I3 => clause_count_reg(2),
      I4 => clause_count_reg(4),
      I5 => clause_count_reg(5),
      O => p_0_in(5)
    );
\clause_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(0),
      I1 => s01_axi_aresetn,
      O => \clause_count[6]_i_1_n_0\
    );
\clause_count[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \clause_count[6]_i_3_n_0\,
      I1 => clause_count_reg(5),
      I2 => clause_count_reg(6),
      O => p_0_in(6)
    );
\clause_count[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => clause_count_reg(4),
      I1 => clause_count_reg(2),
      I2 => \^clause_count_reg[0]_rep__1_0\,
      I3 => clause_count_reg(1),
      I4 => clause_count_reg(3),
      O => \clause_count[6]_i_3_n_0\
    );
\clause_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => \clause_count[0]_i_1_n_0\,
      Q => clause_count_reg(0),
      R => \clause_count[6]_i_1_n_0\
    );
\clause_count_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => \clause_count[0]_rep_i_1_n_0\,
      Q => \^clause_count_reg[0]_rep_0\,
      R => \clause_count[6]_i_1_n_0\
    );
\clause_count_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => \clause_count[0]_rep_i_1__0_n_0\,
      Q => \^clause_count_reg[0]_rep__0_0\,
      R => \clause_count[6]_i_1_n_0\
    );
\clause_count_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => \clause_count[0]_rep_i_1__1_n_0\,
      Q => \^clause_count_reg[0]_rep__1_0\,
      R => \clause_count[6]_i_1_n_0\
    );
\clause_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => p_0_in(1),
      Q => clause_count_reg(1),
      R => \clause_count[6]_i_1_n_0\
    );
\clause_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => p_0_in(2),
      Q => clause_count_reg(2),
      R => \clause_count[6]_i_1_n_0\
    );
\clause_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => p_0_in(3),
      Q => clause_count_reg(3),
      R => \clause_count[6]_i_1_n_0\
    );
\clause_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => p_0_in(4),
      Q => clause_count_reg(4),
      R => \clause_count[6]_i_1_n_0\
    );
\clause_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => p_0_in(5),
      Q => clause_count_reg(5),
      R => \clause_count[6]_i_1_n_0\
    );
\clause_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => p_0_in(6),
      Q => clause_count_reg(6),
      R => \clause_count[6]_i_1_n_0\
    );
impl_found_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => implication_found,
      I1 => state_reg_n_0,
      I2 => \implication_variable_id_reg[4]_i_3_n_0\,
      I3 => s01_axi_aresetn,
      I4 => Q(0),
      O => impl_found_i_1_n_0
    );
impl_found_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => impl_found_i_1_n_0,
      Q => implication_found,
      R => '0'
    );
\implication_assignment[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \implication_assignment[0]_i_2_n_0\,
      I1 => clause_count_reg(4),
      I2 => \implication_assignment_reg[0]_i_3_n_0\,
      I3 => clause_count_reg(5),
      I4 => clause_count_reg(6),
      I5 => \implication_assignment_reg[0]_i_4_n_0\,
      O => \implication_assignment[0]_i_1_n_0\
    );
\implication_assignment[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => implication_assignments(88),
      I1 => \^clause_count_reg[0]_rep__0_0\,
      I2 => implication_assignments(89),
      I3 => clause_count_reg(1),
      I4 => implication_assignments(90),
      I5 => clause_count_reg(2),
      O => \implication_assignment[0]_i_10_n_0\
    );
\implication_assignment[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_assignment_reg[0]_i_5_n_0\,
      I1 => \implication_assignment_reg[0]_i_6_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_assignment_reg[0]_i_7_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_assignment_reg[0]_i_8_n_0\,
      O => \implication_assignment[0]_i_2_n_0\
    );
\implication_assignment[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_assignment_reg[0]_i_56_n_0\,
      I1 => \implication_assignment_reg[0]_i_57_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_assignment_reg[0]_i_58_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_assignment_reg[0]_i_59_n_0\,
      O => \implication_assignment[0]_i_28_n_0\
    );
\implication_assignment[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_assignment_reg[0]_i_60_n_0\,
      I1 => \implication_assignment_reg[0]_i_61_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_assignment_reg[0]_i_62_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_assignment_reg[0]_i_63_n_0\,
      O => \implication_assignment[0]_i_29_n_0\
    );
\implication_assignment[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_assignment_reg[0]_i_64_n_0\,
      I1 => \implication_assignment_reg[0]_i_65_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_assignment_reg[0]_i_66_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_assignment_reg[0]_i_67_n_0\,
      O => \implication_assignment[0]_i_30_n_0\
    );
\implication_assignment[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_assignment_reg[0]_i_68_n_0\,
      I1 => \implication_assignment_reg[0]_i_69_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_assignment_reg[0]_i_70_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_assignment_reg[0]_i_71_n_0\,
      O => \implication_assignment[0]_i_31_n_0\
    );
\implication_assignment[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_assignment_reg[0]_i_21_n_0\,
      I1 => \implication_assignment_reg[0]_i_22_n_0\,
      I2 => clause_count_reg(2),
      I3 => \implication_assignment_reg[0]_i_23_n_0\,
      I4 => clause_count_reg(1),
      I5 => \implication_assignment_reg[0]_i_24_n_0\,
      O => \implication_assignment[0]_i_9_n_0\
    );
\implication_assignment[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \implication_assignment[0]_i_2_n_0\,
      I1 => clause_count_reg(4),
      I2 => \implication_assignment_reg[0]_i_3_n_0\,
      I3 => clause_count_reg(5),
      I4 => clause_count_reg(6),
      I5 => \implication_assignment_reg[0]_i_4_n_0\,
      O => \implication_assignment[0]_rep_i_1_n_0\
    );
\implication_assignment[0]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \implication_assignment[0]_i_2_n_0\,
      I1 => clause_count_reg(4),
      I2 => \implication_assignment_reg[0]_i_3_n_0\,
      I3 => clause_count_reg(5),
      I4 => clause_count_reg(6),
      I5 => \implication_assignment_reg[0]_i_4_n_0\,
      O => \implication_assignment[0]_rep_i_1__0_n_0\
    );
\implication_assignment_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \implication_variable_id[4]_i_1_n_0\,
      D => \implication_assignment[0]_i_1_n_0\,
      Q => chosen_implication_assignment,
      R => '0'
    );
\implication_assignment_reg[0]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(52),
      I1 => implication_assignments(53),
      O => \implication_assignment_reg[0]_i_100_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(54),
      I1 => implication_assignments(55),
      O => \implication_assignment_reg[0]_i_101_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(48),
      I1 => implication_assignments(49),
      O => \implication_assignment_reg[0]_i_102_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(50),
      I1 => implication_assignments(51),
      O => \implication_assignment_reg[0]_i_103_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_assignment[0]_i_28_n_0\,
      I1 => \implication_assignment[0]_i_29_n_0\,
      O => \implication_assignment_reg[0]_i_11_n_0\,
      S => clause_count_reg(4)
    );
\implication_assignment_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_assignment[0]_i_30_n_0\,
      I1 => \implication_assignment[0]_i_31_n_0\,
      O => \implication_assignment_reg[0]_i_12_n_0\,
      S => clause_count_reg(4)
    );
\implication_assignment_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(76),
      I1 => implication_assignments(77),
      O => \implication_assignment_reg[0]_i_13_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(78),
      I1 => implication_assignments(79),
      O => \implication_assignment_reg[0]_i_14_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(72),
      I1 => implication_assignments(73),
      O => \implication_assignment_reg[0]_i_15_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(74),
      I1 => implication_assignments(75),
      O => \implication_assignment_reg[0]_i_16_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(68),
      I1 => implication_assignments(69),
      O => \implication_assignment_reg[0]_i_17_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(70),
      I1 => implication_assignments(71),
      O => \implication_assignment_reg[0]_i_18_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(64),
      I1 => implication_assignments(65),
      O => \implication_assignment_reg[0]_i_19_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(66),
      I1 => implication_assignments(67),
      O => \implication_assignment_reg[0]_i_20_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(86),
      I1 => implication_assignments(87),
      O => \implication_assignment_reg[0]_i_21_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(84),
      I1 => implication_assignments(85),
      O => \implication_assignment_reg[0]_i_22_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(82),
      I1 => implication_assignments(83),
      O => \implication_assignment_reg[0]_i_23_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(80),
      I1 => implication_assignments(81),
      O => \implication_assignment_reg[0]_i_24_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_assignment[0]_i_9_n_0\,
      I1 => \implication_assignment[0]_i_10_n_0\,
      O => \implication_assignment_reg[0]_i_3_n_0\,
      S => clause_count_reg(3)
    );
\implication_assignment_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_11_n_0\,
      I1 => \implication_assignment_reg[0]_i_12_n_0\,
      O => \implication_assignment_reg[0]_i_4_n_0\,
      S => clause_count_reg(5)
    );
\implication_assignment_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_13_n_0\,
      I1 => \implication_assignment_reg[0]_i_14_n_0\,
      O => \implication_assignment_reg[0]_i_5_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_56\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_72_n_0\,
      I1 => \implication_assignment_reg[0]_i_73_n_0\,
      O => \implication_assignment_reg[0]_i_56_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_57\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_74_n_0\,
      I1 => \implication_assignment_reg[0]_i_75_n_0\,
      O => \implication_assignment_reg[0]_i_57_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_58\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_76_n_0\,
      I1 => \implication_assignment_reg[0]_i_77_n_0\,
      O => \implication_assignment_reg[0]_i_58_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_59\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_78_n_0\,
      I1 => \implication_assignment_reg[0]_i_79_n_0\,
      O => \implication_assignment_reg[0]_i_59_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_15_n_0\,
      I1 => \implication_assignment_reg[0]_i_16_n_0\,
      O => \implication_assignment_reg[0]_i_6_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_60\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_80_n_0\,
      I1 => \implication_assignment_reg[0]_i_81_n_0\,
      O => \implication_assignment_reg[0]_i_60_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_61\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_82_n_0\,
      I1 => \implication_assignment_reg[0]_i_83_n_0\,
      O => \implication_assignment_reg[0]_i_61_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_62\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_84_n_0\,
      I1 => \implication_assignment_reg[0]_i_85_n_0\,
      O => \implication_assignment_reg[0]_i_62_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_63\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_86_n_0\,
      I1 => \implication_assignment_reg[0]_i_87_n_0\,
      O => \implication_assignment_reg[0]_i_63_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_64\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_88_n_0\,
      I1 => \implication_assignment_reg[0]_i_89_n_0\,
      O => \implication_assignment_reg[0]_i_64_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_65\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_90_n_0\,
      I1 => \implication_assignment_reg[0]_i_91_n_0\,
      O => \implication_assignment_reg[0]_i_65_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_66\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_92_n_0\,
      I1 => \implication_assignment_reg[0]_i_93_n_0\,
      O => \implication_assignment_reg[0]_i_66_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_94_n_0\,
      I1 => \implication_assignment_reg[0]_i_95_n_0\,
      O => \implication_assignment_reg[0]_i_67_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_96_n_0\,
      I1 => \implication_assignment_reg[0]_i_97_n_0\,
      O => \implication_assignment_reg[0]_i_68_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_69\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_98_n_0\,
      I1 => \implication_assignment_reg[0]_i_99_n_0\,
      O => \implication_assignment_reg[0]_i_69_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_17_n_0\,
      I1 => \implication_assignment_reg[0]_i_18_n_0\,
      O => \implication_assignment_reg[0]_i_7_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_70\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_100_n_0\,
      I1 => \implication_assignment_reg[0]_i_101_n_0\,
      O => \implication_assignment_reg[0]_i_70_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_71\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_102_n_0\,
      I1 => \implication_assignment_reg[0]_i_103_n_0\,
      O => \implication_assignment_reg[0]_i_71_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(12),
      I1 => implication_assignments(13),
      O => \implication_assignment_reg[0]_i_72_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(14),
      I1 => implication_assignments(15),
      O => \implication_assignment_reg[0]_i_73_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(8),
      I1 => implication_assignments(9),
      O => \implication_assignment_reg[0]_i_74_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(10),
      I1 => implication_assignments(11),
      O => \implication_assignment_reg[0]_i_75_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(4),
      I1 => implication_assignments(5),
      O => \implication_assignment_reg[0]_i_76_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(6),
      I1 => implication_assignments(7),
      O => \implication_assignment_reg[0]_i_77_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(0),
      I1 => implication_assignments(1),
      O => \implication_assignment_reg[0]_i_78_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(2),
      I1 => implication_assignments(3),
      O => \implication_assignment_reg[0]_i_79_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_19_n_0\,
      I1 => \implication_assignment_reg[0]_i_20_n_0\,
      O => \implication_assignment_reg[0]_i_8_n_0\,
      S => clause_count_reg(1)
    );
\implication_assignment_reg[0]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(28),
      I1 => implication_assignments(29),
      O => \implication_assignment_reg[0]_i_80_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(30),
      I1 => implication_assignments(31),
      O => \implication_assignment_reg[0]_i_81_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(24),
      I1 => implication_assignments(25),
      O => \implication_assignment_reg[0]_i_82_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(26),
      I1 => implication_assignments(27),
      O => \implication_assignment_reg[0]_i_83_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(20),
      I1 => implication_assignments(21),
      O => \implication_assignment_reg[0]_i_84_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(22),
      I1 => implication_assignments(23),
      O => \implication_assignment_reg[0]_i_85_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(16),
      I1 => implication_assignments(17),
      O => \implication_assignment_reg[0]_i_86_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(18),
      I1 => implication_assignments(19),
      O => \implication_assignment_reg[0]_i_87_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(44),
      I1 => implication_assignments(45),
      O => \implication_assignment_reg[0]_i_88_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(46),
      I1 => implication_assignments(47),
      O => \implication_assignment_reg[0]_i_89_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(40),
      I1 => implication_assignments(41),
      O => \implication_assignment_reg[0]_i_90_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(42),
      I1 => implication_assignments(43),
      O => \implication_assignment_reg[0]_i_91_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(36),
      I1 => implication_assignments(37),
      O => \implication_assignment_reg[0]_i_92_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(38),
      I1 => implication_assignments(39),
      O => \implication_assignment_reg[0]_i_93_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(32),
      I1 => implication_assignments(33),
      O => \implication_assignment_reg[0]_i_94_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(34),
      I1 => implication_assignments(35),
      O => \implication_assignment_reg[0]_i_95_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(60),
      I1 => implication_assignments(61),
      O => \implication_assignment_reg[0]_i_96_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(62),
      I1 => implication_assignments(63),
      O => \implication_assignment_reg[0]_i_97_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(56),
      I1 => implication_assignments(57),
      O => \implication_assignment_reg[0]_i_98_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(58),
      I1 => implication_assignments(59),
      O => \implication_assignment_reg[0]_i_99_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \implication_variable_id[4]_i_1_n_0\,
      D => \implication_assignment[0]_rep_i_1_n_0\,
      Q => \implication_assignment_reg[0]_rep_0\,
      R => '0'
    );
\implication_assignment_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \implication_variable_id[4]_i_1_n_0\,
      D => \implication_assignment[0]_rep_i_1__0_n_0\,
      Q => D(0),
      R => '0'
    );
implication_valid_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFDFF88888888"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => implication_valid_o0,
      I2 => in12,
      I3 => Q(2),
      I4 => implication_valid_o_reg,
      I5 => fifo_wr_en,
      O => s01_axi_aresetn_2
    );
implication_valid_o_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => implication_found,
      O => implication_valid_o0
    );
\implication_variable_id[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[0]_i_2_n_0\,
      I1 => \implication_variable_id_reg[0]_i_3_n_0\,
      I2 => clause_count_reg(6),
      I3 => \implication_variable_id_reg[0]_i_4_n_0\,
      I4 => clause_count_reg(5),
      I5 => \implication_variable_id_reg[0]_i_5_n_0\,
      O => \implication_variable_id[0]_i_1_n_0\
    );
\implication_variable_id[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_29_n_0\,
      I1 => \implication_variable_id_reg[0]_i_30_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[0]_i_31_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[0]_i_32_n_0\,
      O => \implication_variable_id[0]_i_10_n_0\
    );
\implication_variable_id[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_33_n_0\,
      I1 => clause_count_reg(3),
      I2 => \implication_variable_id_reg[0]_i_34_n_0\,
      I3 => clause_count_reg(2),
      I4 => \implication_variable_id_reg[0]_i_35_n_0\,
      O => \implication_variable_id[0]_i_11_n_0\
    );
\implication_variable_id[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_36_n_0\,
      I1 => \implication_variable_id_reg[0]_i_37_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[0]_i_38_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[0]_i_39_n_0\,
      O => \implication_variable_id[0]_i_12_n_0\
    );
\implication_variable_id[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_40_n_0\,
      I1 => \implication_variable_id_reg[0]_i_41_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[0]_i_42_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[0]_i_43_n_0\,
      O => \implication_variable_id[0]_i_13_n_0\
    );
\implication_variable_id[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[0]_i_6_n_0\,
      I1 => \implication_variable_id[0]_i_7_n_0\,
      I2 => clause_count_reg(4),
      I3 => \implication_variable_id[0]_i_8_n_0\,
      I4 => clause_count_reg(3),
      I5 => \implication_variable_id[0]_i_9_n_0\,
      O => \implication_variable_id[0]_i_2_n_0\
    );
\implication_variable_id[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[2]_i_2_0\,
      I1 => \implication_variable_id[2]_i_2_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[2]_i_2_2\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[2]_i_2_3\,
      O => \implication_variable_id[0]_i_44_n_0\
    );
\implication_variable_id[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[2]_i_2_4\,
      I1 => \implication_variable_id[2]_i_2_5\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[2]_i_2_6\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[2]_i_2_7\,
      O => \implication_variable_id[0]_i_45_n_0\
    );
\implication_variable_id[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[2]_i_2_8\,
      I1 => \implication_variable_id[2]_i_2_9\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[2]_i_2_10\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[0]_i_15_0\,
      O => \implication_variable_id[0]_i_46_n_0\
    );
\implication_variable_id[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_15_1\,
      I1 => \implication_variable_id_reg[0]_i_15_2\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[0]_i_15_3\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[2]_i_2_11\,
      O => \implication_variable_id[0]_i_47_n_0\
    );
\implication_variable_id[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[0]_i_2_8\,
      I1 => \implication_variable_id[0]_i_2_9\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[0]_i_2_10\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[0]_i_2_11\,
      O => \implication_variable_id[0]_i_6_n_0\
    );
\implication_variable_id[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[0]_i_2_4\,
      I1 => \implication_variable_id[0]_i_2_5\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[0]_i_2_6\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[0]_i_2_7\,
      O => \implication_variable_id[0]_i_7_n_0\
    );
\implication_variable_id[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[0]_i_2_0\,
      I1 => \implication_variable_id[0]_i_2_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[0]_i_2_2\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[0]_i_2_3\,
      O => \implication_variable_id[0]_i_8_n_0\
    );
\implication_variable_id[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => clause_count_reg(2),
      I1 => \^clause_count_reg[0]_rep__1_0\,
      I2 => implication_variable_ids(0),
      I3 => clause_count_reg(1),
      O => \implication_variable_id[0]_i_9_n_0\
    );
\implication_variable_id[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[1]_i_2_n_0\,
      I1 => \implication_variable_id_reg[1]_i_3_n_0\,
      I2 => clause_count_reg(6),
      I3 => \implication_variable_id_reg[1]_i_4_n_0\,
      I4 => clause_count_reg(5),
      I5 => \implication_variable_id_reg[1]_i_5_n_0\,
      O => \implication_variable_id[1]_i_1_n_0\
    );
\implication_variable_id[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[1]_i_29_n_0\,
      I1 => \implication_variable_id_reg[1]_i_30_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[1]_i_31_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[1]_i_32_n_0\,
      O => \implication_variable_id[1]_i_10_n_0\
    );
\implication_variable_id[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \implication_variable_id_reg[1]_i_33_n_0\,
      I1 => clause_count_reg(3),
      I2 => \implication_variable_id_reg[1]_i_34_n_0\,
      I3 => clause_count_reg(2),
      I4 => \implication_variable_id_reg[1]_i_35_n_0\,
      O => \implication_variable_id[1]_i_11_n_0\
    );
\implication_variable_id[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[1]_i_36_n_0\,
      I1 => \implication_variable_id_reg[1]_i_37_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[1]_i_38_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[1]_i_39_n_0\,
      O => \implication_variable_id[1]_i_12_n_0\
    );
\implication_variable_id[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[1]_i_40_n_0\,
      I1 => \implication_variable_id_reg[1]_i_41_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[1]_i_42_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[1]_i_43_n_0\,
      O => \implication_variable_id[1]_i_13_n_0\
    );
\implication_variable_id[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[1]_i_6_n_0\,
      I1 => \implication_variable_id[1]_i_7_n_0\,
      I2 => clause_count_reg(4),
      I3 => \implication_variable_id[1]_i_8_n_0\,
      I4 => clause_count_reg(3),
      I5 => \implication_variable_id[1]_i_9_n_0\,
      O => \implication_variable_id[1]_i_2_n_0\
    );
\implication_variable_id[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_6_0\,
      I1 => \implication_variable_id_reg[3]_i_6_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[3]_i_6_2\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[3]_i_6_3\,
      O => \implication_variable_id[1]_i_44_n_0\
    );
\implication_variable_id[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_7_0\,
      I1 => \implication_variable_id_reg[3]_i_7_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[3]_i_7_2\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[3]_i_6_4\,
      O => \implication_variable_id[1]_i_45_n_0\
    );
\implication_variable_id[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_7_3\,
      I1 => \implication_variable_id_reg[3]_i_7_4\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[3]_i_7_5\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[1]_i_15_0\,
      O => \implication_variable_id[1]_i_46_n_0\
    );
\implication_variable_id[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[1]_i_15_1\,
      I1 => \implication_variable_id_reg[1]_i_15_2\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[1]_i_15_3\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[3]_i_7_6\,
      O => \implication_variable_id[1]_i_47_n_0\
    );
\implication_variable_id[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[1]_i_2_8\,
      I1 => \implication_variable_id[1]_i_2_9\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[1]_i_2_10\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[1]_i_2_11\,
      O => \implication_variable_id[1]_i_6_n_0\
    );
\implication_variable_id[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[1]_i_2_4\,
      I1 => \implication_variable_id[1]_i_2_5\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[1]_i_2_6\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[1]_i_2_7\,
      O => \implication_variable_id[1]_i_7_n_0\
    );
\implication_variable_id[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[1]_i_2_0\,
      I1 => \implication_variable_id[1]_i_2_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[1]_i_2_2\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[1]_i_2_3\,
      O => \implication_variable_id[1]_i_8_n_0\
    );
\implication_variable_id[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => clause_count_reg(2),
      I1 => \^clause_count_reg[0]_rep__1_0\,
      I2 => implication_variable_ids(1),
      I3 => clause_count_reg(1),
      O => \implication_variable_id[1]_i_9_n_0\
    );
\implication_variable_id[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[2]_i_2_n_0\,
      I1 => \implication_variable_id_reg[2]_i_3_n_0\,
      I2 => clause_count_reg(6),
      I3 => \implication_variable_id_reg[2]_i_4_n_0\,
      I4 => clause_count_reg(5),
      I5 => \implication_variable_id_reg[2]_i_5_n_0\,
      O => \implication_variable_id[2]_i_1_n_0\
    );
\implication_variable_id[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[2]_i_29_n_0\,
      I1 => \implication_variable_id_reg[2]_i_30_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[2]_i_31_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[2]_i_32_n_0\,
      O => \implication_variable_id[2]_i_10_n_0\
    );
\implication_variable_id[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \implication_variable_id_reg[2]_i_33_n_0\,
      I1 => clause_count_reg(3),
      I2 => \implication_variable_id_reg[2]_i_34_n_0\,
      I3 => clause_count_reg(2),
      I4 => \implication_variable_id_reg[2]_i_35_n_0\,
      O => \implication_variable_id[2]_i_11_n_0\
    );
\implication_variable_id[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[2]_i_36_n_0\,
      I1 => \implication_variable_id_reg[2]_i_37_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[2]_i_38_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[2]_i_39_n_0\,
      O => \implication_variable_id[2]_i_12_n_0\
    );
\implication_variable_id[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[2]_i_40_n_0\,
      I1 => \implication_variable_id_reg[2]_i_41_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[2]_i_42_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[2]_i_43_n_0\,
      O => \implication_variable_id[2]_i_13_n_0\
    );
\implication_variable_id[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[2]_i_6_n_0\,
      I1 => \implication_variable_id[2]_i_7_n_0\,
      I2 => clause_count_reg(4),
      I3 => \implication_variable_id[2]_i_8_n_0\,
      I4 => clause_count_reg(3),
      I5 => \implication_variable_id[2]_i_9_n_0\,
      O => \implication_variable_id[2]_i_2_n_0\
    );
\implication_variable_id[2]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_10_0\,
      I1 => \implication_variable_id_reg[4]_i_10_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[4]_i_10_2\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[4]_i_10_3\,
      O => \implication_variable_id[2]_i_44_n_0\
    );
\implication_variable_id[2]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_11_0\,
      I1 => \implication_variable_id_reg[4]_i_11_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[4]_i_11_2\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[4]_i_10_4\,
      O => \implication_variable_id[2]_i_45_n_0\
    );
\implication_variable_id[2]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_11_3\,
      I1 => \implication_variable_id_reg[4]_i_11_4\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[4]_i_11_5\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[2]_i_15_0\,
      O => \implication_variable_id[2]_i_46_n_0\
    );
\implication_variable_id[2]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[2]_i_15_1\,
      I1 => \implication_variable_id_reg[2]_i_15_2\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[2]_i_15_3\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[4]_i_11_6\,
      O => \implication_variable_id[2]_i_47_n_0\
    );
\implication_variable_id[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[2]_i_2_11\,
      I1 => \implication_variable_id[2]_i_2_8\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[2]_i_2_9\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[2]_i_2_10\,
      O => \implication_variable_id[2]_i_6_n_0\
    );
\implication_variable_id[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_15_0\,
      I1 => \implication_variable_id[2]_i_2_4\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[2]_i_2_5\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[2]_i_2_6\,
      O => \implication_variable_id[2]_i_7_n_0\
    );
\implication_variable_id[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[2]_i_2_7\,
      I1 => \implication_variable_id[2]_i_2_0\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[2]_i_2_1\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[2]_i_2_2\,
      O => \implication_variable_id[2]_i_8_n_0\
    );
\implication_variable_id[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clause_count_reg(2),
      I1 => \implication_variable_id[2]_i_2_3\,
      I2 => clause_count_reg(1),
      O => \implication_variable_id[2]_i_9_n_0\
    );
\implication_variable_id[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_2_n_0\,
      I1 => \implication_variable_id_reg[3]_i_3_n_0\,
      I2 => clause_count_reg(6),
      I3 => \implication_variable_id_reg[3]_i_4_n_0\,
      I4 => clause_count_reg(5),
      I5 => \implication_variable_id[3]_i_5_n_0\,
      O => \implication_variable_id[3]_i_1_n_0\
    );
\implication_variable_id[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_27_n_0\,
      I1 => \implication_variable_id_reg[3]_i_28_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[3]_i_29_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[3]_i_30_n_0\,
      O => \implication_variable_id[3]_i_10_n_0\
    );
\implication_variable_id[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_31_n_0\,
      I1 => \implication_variable_id_reg[3]_i_32_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[3]_i_33_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[3]_i_34_n_0\,
      O => \implication_variable_id[3]_i_11_n_0\
    );
\implication_variable_id[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[3]_i_5_8\,
      I1 => \implication_variable_id[3]_i_5_9\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[3]_i_5_10\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[3]_i_5_11\,
      O => \implication_variable_id[3]_i_12_n_0\
    );
\implication_variable_id[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[3]_i_5_4\,
      I1 => \implication_variable_id[3]_i_5_5\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[3]_i_5_6\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[3]_i_5_7\,
      O => \implication_variable_id[3]_i_13_n_0\
    );
\implication_variable_id[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[3]_i_5_0\,
      I1 => \implication_variable_id[3]_i_5_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[3]_i_5_2\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[3]_i_5_3\,
      O => \implication_variable_id[3]_i_14_n_0\
    );
\implication_variable_id[3]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => clause_count_reg(2),
      I1 => \implication_variable_id[3]_i_47_n_0\,
      I2 => \implication_variable_id_reg[3]_i_48_n_0\,
      O => \implication_variable_id[3]_i_15_n_0\
    );
\implication_variable_id[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clause_count_reg(2),
      I1 => \implication_variable_id_reg[3]_i_6_3\,
      I2 => clause_count_reg(1),
      O => \implication_variable_id[3]_i_16_n_0\
    );
\implication_variable_id[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_6_4\,
      I1 => \implication_variable_id_reg[3]_i_6_0\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[3]_i_6_1\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[3]_i_6_2\,
      O => \implication_variable_id[3]_i_17_n_0\
    );
\implication_variable_id[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[1]_i_15_0\,
      I1 => \implication_variable_id_reg[3]_i_7_0\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[3]_i_7_1\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[3]_i_7_2\,
      O => \implication_variable_id[3]_i_18_n_0\
    );
\implication_variable_id[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_7_6\,
      I1 => \implication_variable_id_reg[3]_i_7_3\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[3]_i_7_4\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[3]_i_7_5\,
      O => \implication_variable_id[3]_i_19_n_0\
    );
\implication_variable_id[3]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \implication_variable_id[3]_i_15_0\,
      I1 => clause_count_reg(1),
      I2 => is_unit(1),
      I3 => \implication_variable_id[4]_i_19_0\(0),
      I4 => \^clause_count_reg[0]_rep_0\,
      I5 => implication_variable_ids(0),
      O => \implication_variable_id[3]_i_47_n_0\
    );
\implication_variable_id[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[3]_i_12_n_0\,
      I1 => \implication_variable_id[3]_i_13_n_0\,
      I2 => clause_count_reg(4),
      I3 => \implication_variable_id[3]_i_14_n_0\,
      I4 => clause_count_reg(3),
      I5 => \implication_variable_id[3]_i_15_n_0\,
      O => \implication_variable_id[3]_i_5_n_0\
    );
\implication_variable_id[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_20_n_0\,
      I1 => \implication_variable_id_reg[3]_i_21_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[3]_i_22_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[3]_i_23_n_0\,
      O => \implication_variable_id[3]_i_8_n_0\
    );
\implication_variable_id[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_24_n_0\,
      I1 => clause_count_reg(3),
      I2 => \implication_variable_id_reg[3]_i_25_n_0\,
      I3 => clause_count_reg(2),
      I4 => \implication_variable_id_reg[3]_i_26_n_0\,
      O => \implication_variable_id[3]_i_9_n_0\
    );
\implication_variable_id[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_3_n_0\,
      I1 => state_reg_n_0,
      I2 => s01_axi_aresetn,
      I3 => Q(0),
      O => \implication_variable_id[4]_i_1_n_0\
    );
\implication_variable_id[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_32_n_0\,
      I1 => \implication_variable_id_reg[4]_i_33_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[4]_i_34_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[4]_i_35_n_0\,
      O => \implication_variable_id[4]_i_12_n_0\
    );
\implication_variable_id[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_36_n_0\,
      I1 => clause_count_reg(3),
      I2 => \implication_variable_id_reg[4]_i_37_n_0\,
      I3 => clause_count_reg(2),
      I4 => \implication_variable_id_reg[4]_i_38_n_0\,
      O => \implication_variable_id[4]_i_13_n_0\
    );
\implication_variable_id[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_39_n_0\,
      I1 => \implication_variable_id_reg[4]_i_40_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[4]_i_41_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[4]_i_42_n_0\,
      O => \implication_variable_id[4]_i_14_n_0\
    );
\implication_variable_id[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_43_n_0\,
      I1 => \implication_variable_id_reg[4]_i_44_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[4]_i_45_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[4]_i_46_n_0\,
      O => \implication_variable_id[4]_i_15_n_0\
    );
\implication_variable_id[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[4]_i_7_8\,
      I1 => \implication_variable_id[4]_i_7_9\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[4]_i_7_10\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[4]_i_7_11\,
      O => \implication_variable_id[4]_i_16_n_0\
    );
\implication_variable_id[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[4]_i_7_4\,
      I1 => \implication_variable_id[4]_i_7_5\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[4]_i_7_6\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[4]_i_7_7\,
      O => \implication_variable_id[4]_i_17_n_0\
    );
\implication_variable_id[4]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(51),
      I1 => is_unit(50),
      I2 => clause_count_reg(1),
      I3 => is_unit(49),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(48),
      O => \implication_variable_id[4]_i_171_n_0\
    );
\implication_variable_id[4]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(55),
      I1 => is_unit(54),
      I2 => clause_count_reg(1),
      I3 => is_unit(53),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(52),
      O => \implication_variable_id[4]_i_172_n_0\
    );
\implication_variable_id[4]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(59),
      I1 => is_unit(58),
      I2 => clause_count_reg(1),
      I3 => is_unit(57),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(56),
      O => \implication_variable_id[4]_i_173_n_0\
    );
\implication_variable_id[4]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(63),
      I1 => is_unit(62),
      I2 => clause_count_reg(1),
      I3 => is_unit(61),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(60),
      O => \implication_variable_id[4]_i_174_n_0\
    );
\implication_variable_id[4]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(35),
      I1 => is_unit(34),
      I2 => clause_count_reg(1),
      I3 => is_unit(33),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(32),
      O => \implication_variable_id[4]_i_175_n_0\
    );
\implication_variable_id[4]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(39),
      I1 => is_unit(38),
      I2 => clause_count_reg(1),
      I3 => is_unit(37),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(36),
      O => \implication_variable_id[4]_i_176_n_0\
    );
\implication_variable_id[4]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(43),
      I1 => is_unit(42),
      I2 => clause_count_reg(1),
      I3 => is_unit(41),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(40),
      O => \implication_variable_id[4]_i_177_n_0\
    );
\implication_variable_id[4]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(47),
      I1 => is_unit(46),
      I2 => clause_count_reg(1),
      I3 => is_unit(45),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(44),
      O => \implication_variable_id[4]_i_178_n_0\
    );
\implication_variable_id[4]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(19),
      I1 => is_unit(18),
      I2 => clause_count_reg(1),
      I3 => is_unit(17),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(16),
      O => \implication_variable_id[4]_i_179_n_0\
    );
\implication_variable_id[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[4]_i_7_0\,
      I1 => \implication_variable_id[4]_i_7_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[4]_i_7_2\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id[4]_i_7_3\,
      O => \implication_variable_id[4]_i_18_n_0\
    );
\implication_variable_id[4]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(23),
      I1 => is_unit(22),
      I2 => clause_count_reg(1),
      I3 => is_unit(21),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(20),
      O => \implication_variable_id[4]_i_180_n_0\
    );
\implication_variable_id[4]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(27),
      I1 => is_unit(26),
      I2 => clause_count_reg(1),
      I3 => is_unit(25),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(24),
      O => \implication_variable_id[4]_i_181_n_0\
    );
\implication_variable_id[4]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(31),
      I1 => is_unit(30),
      I2 => clause_count_reg(1),
      I3 => is_unit(29),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(28),
      O => \implication_variable_id[4]_i_182_n_0\
    );
\implication_variable_id[4]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(3),
      I1 => is_unit(2),
      I2 => clause_count_reg(1),
      I3 => is_unit(1),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(0),
      O => \implication_variable_id[4]_i_183_n_0\
    );
\implication_variable_id[4]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(7),
      I1 => is_unit(6),
      I2 => clause_count_reg(1),
      I3 => is_unit(5),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(4),
      O => \implication_variable_id[4]_i_184_n_0\
    );
\implication_variable_id[4]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(11),
      I1 => is_unit(10),
      I2 => clause_count_reg(1),
      I3 => is_unit(9),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(8),
      O => \implication_variable_id[4]_i_185_n_0\
    );
\implication_variable_id[4]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(15),
      I1 => is_unit(14),
      I2 => clause_count_reg(1),
      I3 => is_unit(13),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(12),
      O => \implication_variable_id[4]_i_186_n_0\
    );
\implication_variable_id[4]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => clause_count_reg(2),
      I1 => \implication_variable_id[4]_i_59_n_0\,
      I2 => \implication_variable_id_reg[4]_i_60_n_0\,
      O => \implication_variable_id[4]_i_19_n_0\
    );
\implication_variable_id[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_4_n_0\,
      I1 => \implication_variable_id_reg[4]_i_5_n_0\,
      I2 => clause_count_reg(6),
      I3 => \implication_variable_id_reg[4]_i_6_n_0\,
      I4 => clause_count_reg(5),
      I5 => \implication_variable_id[4]_i_7_n_0\,
      O => \implication_variable_id[4]_i_2_n_0\
    );
\implication_variable_id[4]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => is_unit(90),
      I1 => clause_count_reg(1),
      I2 => is_unit(89),
      I3 => \^clause_count_reg[0]_rep__1_0\,
      I4 => is_unit(88),
      O => \implication_variable_id[4]_i_24_n_0\
    );
\implication_variable_id[4]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clause_count_reg(2),
      I1 => \implication_variable_id_reg[4]_i_10_3\,
      I2 => clause_count_reg(1),
      O => \implication_variable_id[4]_i_28_n_0\
    );
\implication_variable_id[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_10_4\,
      I1 => \implication_variable_id_reg[4]_i_10_0\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[4]_i_10_1\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[4]_i_10_2\,
      O => \implication_variable_id[4]_i_29_n_0\
    );
\implication_variable_id[4]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[2]_i_15_0\,
      I1 => \implication_variable_id_reg[4]_i_11_0\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[4]_i_11_1\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[4]_i_11_2\,
      O => \implication_variable_id[4]_i_30_n_0\
    );
\implication_variable_id[4]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_11_6\,
      I1 => \implication_variable_id_reg[4]_i_11_3\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[4]_i_11_4\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[4]_i_11_5\,
      O => \implication_variable_id[4]_i_31_n_0\
    );
\implication_variable_id[4]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \implication_variable_id[4]_i_19_1\,
      I1 => clause_count_reg(1),
      I2 => is_unit(1),
      I3 => \implication_variable_id[4]_i_19_0\(1),
      I4 => \^clause_count_reg[0]_rep__0_0\,
      I5 => implication_variable_ids(1),
      O => \implication_variable_id[4]_i_59_n_0\
    );
\implication_variable_id[4]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(83),
      I1 => is_unit(82),
      I2 => clause_count_reg(1),
      I3 => is_unit(81),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(80),
      O => \implication_variable_id[4]_i_69_n_0\
    );
\implication_variable_id[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[4]_i_16_n_0\,
      I1 => \implication_variable_id[4]_i_17_n_0\,
      I2 => clause_count_reg(4),
      I3 => \implication_variable_id[4]_i_18_n_0\,
      I4 => clause_count_reg(3),
      I5 => \implication_variable_id[4]_i_19_n_0\,
      O => \implication_variable_id[4]_i_7_n_0\
    );
\implication_variable_id[4]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(87),
      I1 => is_unit(86),
      I2 => clause_count_reg(1),
      I3 => is_unit(85),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(84),
      O => \implication_variable_id[4]_i_70_n_0\
    );
\implication_variable_id[4]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(75),
      I1 => is_unit(74),
      I2 => clause_count_reg(1),
      I3 => is_unit(73),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(72),
      O => \implication_variable_id[4]_i_71_n_0\
    );
\implication_variable_id[4]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(79),
      I1 => is_unit(78),
      I2 => clause_count_reg(1),
      I3 => is_unit(77),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(76),
      O => \implication_variable_id[4]_i_72_n_0\
    );
\implication_variable_id[4]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(67),
      I1 => is_unit(66),
      I2 => clause_count_reg(1),
      I3 => is_unit(65),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(64),
      O => \implication_variable_id[4]_i_73_n_0\
    );
\implication_variable_id[4]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(71),
      I1 => is_unit(70),
      I2 => clause_count_reg(1),
      I3 => is_unit(69),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(68),
      O => \implication_variable_id[4]_i_74_n_0\
    );
\implication_variable_id[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_20_n_0\,
      I1 => \implication_variable_id_reg[4]_i_21_n_0\,
      I2 => clause_count_reg(5),
      I3 => \implication_variable_id_reg[4]_i_22_n_0\,
      I4 => clause_count_reg(4),
      I5 => \implication_variable_id_reg[4]_i_23_n_0\,
      O => \implication_variable_id[4]_i_8_n_0\
    );
\implication_variable_id[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[4]_i_24_n_0\,
      I1 => \implication_variable_id_reg[4]_i_25_n_0\,
      I2 => clause_count_reg(4),
      I3 => \implication_variable_id_reg[4]_i_26_n_0\,
      I4 => clause_count_reg(3),
      I5 => \implication_variable_id_reg[4]_i_27_n_0\,
      O => \implication_variable_id[4]_i_9_n_0\
    );
\implication_variable_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \implication_variable_id[4]_i_1_n_0\,
      D => \implication_variable_id[0]_i_1_n_0\,
      Q => \^implication_variable_id_reg[4]_0\(0),
      R => '0'
    );
\implication_variable_id_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_44_n_0\,
      I1 => \implication_variable_id[0]_i_45_n_0\,
      O => \implication_variable_id_reg[0]_i_14_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_46_n_0\,
      I1 => \implication_variable_id[0]_i_47_n_0\,
      O => \implication_variable_id_reg[0]_i_15_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_10_6\,
      I1 => \implication_variable_id[0]_i_10_7\,
      O => \implication_variable_id_reg[0]_i_29_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_10_n_0\,
      I1 => \implication_variable_id[0]_i_11_n_0\,
      O => \implication_variable_id_reg[0]_i_3_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_10_4\,
      I1 => \implication_variable_id[0]_i_10_5\,
      O => \implication_variable_id_reg[0]_i_30_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_10_2\,
      I1 => \implication_variable_id[0]_i_10_3\,
      O => \implication_variable_id_reg[0]_i_31_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_10_0\,
      I1 => \implication_variable_id[0]_i_10_1\,
      O => \implication_variable_id_reg[0]_i_32_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_11_4\,
      I1 => \implication_variable_id[0]_i_11_5\,
      O => \implication_variable_id_reg[0]_i_33_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_11_2\,
      I1 => \implication_variable_id[0]_i_11_3\,
      O => \implication_variable_id_reg[0]_i_34_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_11_0\,
      I1 => \implication_variable_id[0]_i_11_1\,
      O => \implication_variable_id_reg[0]_i_35_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_12_6\,
      I1 => \implication_variable_id[0]_i_12_7\,
      O => \implication_variable_id_reg[0]_i_36_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_12_4\,
      I1 => \implication_variable_id[0]_i_12_5\,
      O => \implication_variable_id_reg[0]_i_37_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_12_2\,
      I1 => \implication_variable_id[0]_i_12_3\,
      O => \implication_variable_id_reg[0]_i_38_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_12_0\,
      I1 => \implication_variable_id[0]_i_12_1\,
      O => \implication_variable_id_reg[0]_i_39_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_12_n_0\,
      I1 => \implication_variable_id[0]_i_13_n_0\,
      O => \implication_variable_id_reg[0]_i_4_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[0]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_13_6\,
      I1 => \implication_variable_id[0]_i_13_7\,
      O => \implication_variable_id_reg[0]_i_40_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_13_4\,
      I1 => \implication_variable_id[0]_i_13_5\,
      O => \implication_variable_id_reg[0]_i_41_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_13_2\,
      I1 => \implication_variable_id[0]_i_13_3\,
      O => \implication_variable_id_reg[0]_i_42_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_13_0\,
      I1 => \implication_variable_id[0]_i_13_1\,
      O => \implication_variable_id_reg[0]_i_43_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_14_n_0\,
      I1 => \implication_variable_id_reg[0]_i_15_n_0\,
      O => \implication_variable_id_reg[0]_i_5_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \implication_variable_id[4]_i_1_n_0\,
      D => \implication_variable_id[1]_i_1_n_0\,
      Q => \^implication_variable_id_reg[4]_0\(1),
      R => '0'
    );
\implication_variable_id_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_44_n_0\,
      I1 => \implication_variable_id[1]_i_45_n_0\,
      O => \implication_variable_id_reg[1]_i_14_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_46_n_0\,
      I1 => \implication_variable_id[1]_i_47_n_0\,
      O => \implication_variable_id_reg[1]_i_15_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[1]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_10_6\,
      I1 => \implication_variable_id[1]_i_10_7\,
      O => \implication_variable_id_reg[1]_i_29_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_10_n_0\,
      I1 => \implication_variable_id[1]_i_11_n_0\,
      O => \implication_variable_id_reg[1]_i_3_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[1]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_10_4\,
      I1 => \implication_variable_id[1]_i_10_5\,
      O => \implication_variable_id_reg[1]_i_30_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[1]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_10_2\,
      I1 => \implication_variable_id[1]_i_10_3\,
      O => \implication_variable_id_reg[1]_i_31_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[1]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_10_0\,
      I1 => \implication_variable_id[1]_i_10_1\,
      O => \implication_variable_id_reg[1]_i_32_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[1]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_11_4\,
      I1 => \implication_variable_id[1]_i_11_5\,
      O => \implication_variable_id_reg[1]_i_33_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[1]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_11_2\,
      I1 => \implication_variable_id[1]_i_11_3\,
      O => \implication_variable_id_reg[1]_i_34_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[1]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_11_0\,
      I1 => \implication_variable_id[1]_i_11_1\,
      O => \implication_variable_id_reg[1]_i_35_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[1]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_12_6\,
      I1 => \implication_variable_id[1]_i_12_7\,
      O => \implication_variable_id_reg[1]_i_36_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[1]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_12_4\,
      I1 => \implication_variable_id[1]_i_12_5\,
      O => \implication_variable_id_reg[1]_i_37_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[1]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_12_2\,
      I1 => \implication_variable_id[1]_i_12_3\,
      O => \implication_variable_id_reg[1]_i_38_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[1]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_12_0\,
      I1 => \implication_variable_id[1]_i_12_1\,
      O => \implication_variable_id_reg[1]_i_39_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_12_n_0\,
      I1 => \implication_variable_id[1]_i_13_n_0\,
      O => \implication_variable_id_reg[1]_i_4_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[1]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_13_6\,
      I1 => \implication_variable_id[1]_i_13_7\,
      O => \implication_variable_id_reg[1]_i_40_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[1]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_13_4\,
      I1 => \implication_variable_id[1]_i_13_5\,
      O => \implication_variable_id_reg[1]_i_41_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[1]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_13_2\,
      I1 => \implication_variable_id[1]_i_13_3\,
      O => \implication_variable_id_reg[1]_i_42_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[1]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_13_0\,
      I1 => \implication_variable_id[1]_i_13_1\,
      O => \implication_variable_id_reg[1]_i_43_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[1]_i_14_n_0\,
      I1 => \implication_variable_id_reg[1]_i_15_n_0\,
      O => \implication_variable_id_reg[1]_i_5_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \implication_variable_id[4]_i_1_n_0\,
      D => \implication_variable_id[2]_i_1_n_0\,
      Q => \^implication_variable_id_reg[4]_0\(2),
      R => '0'
    );
\implication_variable_id_reg[2]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_44_n_0\,
      I1 => \implication_variable_id[2]_i_45_n_0\,
      O => \implication_variable_id_reg[2]_i_14_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[2]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_46_n_0\,
      I1 => \implication_variable_id[2]_i_47_n_0\,
      O => \implication_variable_id_reg[2]_i_15_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[2]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_10_6\,
      I1 => \implication_variable_id[2]_i_10_7\,
      O => \implication_variable_id_reg[2]_i_29_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_10_n_0\,
      I1 => \implication_variable_id[2]_i_11_n_0\,
      O => \implication_variable_id_reg[2]_i_3_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[2]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_10_4\,
      I1 => \implication_variable_id[2]_i_10_5\,
      O => \implication_variable_id_reg[2]_i_30_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[2]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_10_2\,
      I1 => \implication_variable_id[2]_i_10_3\,
      O => \implication_variable_id_reg[2]_i_31_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[2]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_10_0\,
      I1 => \implication_variable_id[2]_i_10_1\,
      O => \implication_variable_id_reg[2]_i_32_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[2]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_11_4\,
      I1 => \implication_variable_id[2]_i_11_5\,
      O => \implication_variable_id_reg[2]_i_33_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[2]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_11_2\,
      I1 => \implication_variable_id[2]_i_11_3\,
      O => \implication_variable_id_reg[2]_i_34_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[2]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_11_0\,
      I1 => \implication_variable_id[2]_i_11_1\,
      O => \implication_variable_id_reg[2]_i_35_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[2]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_12_6\,
      I1 => \implication_variable_id[2]_i_12_7\,
      O => \implication_variable_id_reg[2]_i_36_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[2]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_12_4\,
      I1 => \implication_variable_id[2]_i_12_5\,
      O => \implication_variable_id_reg[2]_i_37_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[2]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_12_2\,
      I1 => \implication_variable_id[2]_i_12_3\,
      O => \implication_variable_id_reg[2]_i_38_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[2]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_12_0\,
      I1 => \implication_variable_id[2]_i_12_1\,
      O => \implication_variable_id_reg[2]_i_39_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_12_n_0\,
      I1 => \implication_variable_id[2]_i_13_n_0\,
      O => \implication_variable_id_reg[2]_i_4_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[2]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_13_6\,
      I1 => \implication_variable_id[2]_i_13_7\,
      O => \implication_variable_id_reg[2]_i_40_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[2]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_13_4\,
      I1 => \implication_variable_id[2]_i_13_5\,
      O => \implication_variable_id_reg[2]_i_41_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[2]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_13_2\,
      I1 => \implication_variable_id[2]_i_13_3\,
      O => \implication_variable_id_reg[2]_i_42_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[2]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_13_0\,
      I1 => \implication_variable_id[2]_i_13_1\,
      O => \implication_variable_id_reg[2]_i_43_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[2]_i_14_n_0\,
      I1 => \implication_variable_id_reg[2]_i_15_n_0\,
      O => \implication_variable_id_reg[2]_i_5_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \implication_variable_id[4]_i_1_n_0\,
      D => \implication_variable_id[3]_i_1_n_0\,
      Q => \^implication_variable_id_reg[4]_0\(3),
      R => '0'
    );
\implication_variable_id_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[3]_i_6_n_0\,
      I1 => \implication_variable_id_reg[3]_i_7_n_0\,
      O => \implication_variable_id_reg[3]_i_2_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[3]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_8_6\,
      I1 => \implication_variable_id[3]_i_8_7\,
      O => \implication_variable_id_reg[3]_i_20_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[3]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_8_4\,
      I1 => \implication_variable_id[3]_i_8_5\,
      O => \implication_variable_id_reg[3]_i_21_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[3]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_8_2\,
      I1 => \implication_variable_id[3]_i_8_3\,
      O => \implication_variable_id_reg[3]_i_22_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[3]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_8_0\,
      I1 => \implication_variable_id[3]_i_8_1\,
      O => \implication_variable_id_reg[3]_i_23_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[3]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_9_4\,
      I1 => \implication_variable_id[3]_i_9_5\,
      O => \implication_variable_id_reg[3]_i_24_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[3]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_9_2\,
      I1 => \implication_variable_id[3]_i_9_3\,
      O => \implication_variable_id_reg[3]_i_25_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[3]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_9_0\,
      I1 => \implication_variable_id[3]_i_9_1\,
      O => \implication_variable_id_reg[3]_i_26_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[3]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_10_6\,
      I1 => \implication_variable_id[3]_i_10_7\,
      O => \implication_variable_id_reg[3]_i_27_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[3]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_10_4\,
      I1 => \implication_variable_id[3]_i_10_5\,
      O => \implication_variable_id_reg[3]_i_28_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[3]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_10_2\,
      I1 => \implication_variable_id[3]_i_10_3\,
      O => \implication_variable_id_reg[3]_i_29_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_8_n_0\,
      I1 => \implication_variable_id[3]_i_9_n_0\,
      O => \implication_variable_id_reg[3]_i_3_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[3]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_10_0\,
      I1 => \implication_variable_id[3]_i_10_1\,
      O => \implication_variable_id_reg[3]_i_30_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[3]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_11_6\,
      I1 => \implication_variable_id[3]_i_11_7\,
      O => \implication_variable_id_reg[3]_i_31_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[3]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_11_4\,
      I1 => \implication_variable_id[3]_i_11_5\,
      O => \implication_variable_id_reg[3]_i_32_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[3]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_11_2\,
      I1 => \implication_variable_id[3]_i_11_3\,
      O => \implication_variable_id_reg[3]_i_33_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[3]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_11_0\,
      I1 => \implication_variable_id[3]_i_11_1\,
      O => \implication_variable_id_reg[3]_i_34_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_10_n_0\,
      I1 => \implication_variable_id[3]_i_11_n_0\,
      O => \implication_variable_id_reg[3]_i_4_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[3]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_15_1\,
      I1 => \implication_variable_id[3]_i_15_2\,
      O => \implication_variable_id_reg[3]_i_48_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_16_n_0\,
      I1 => \implication_variable_id[3]_i_17_n_0\,
      O => \implication_variable_id_reg[3]_i_6_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_18_n_0\,
      I1 => \implication_variable_id[3]_i_19_n_0\,
      O => \implication_variable_id_reg[3]_i_7_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \implication_variable_id[4]_i_1_n_0\,
      D => \implication_variable_id[4]_i_2_n_0\,
      Q => \^implication_variable_id_reg[4]_0\(4),
      R => '0'
    );
\implication_variable_id_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_28_n_0\,
      I1 => \implication_variable_id[4]_i_29_n_0\,
      O => \implication_variable_id_reg[4]_i_10_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_30_n_0\,
      I1 => \implication_variable_id[4]_i_31_n_0\,
      O => \implication_variable_id_reg[4]_i_11_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[4]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[4]_i_61_n_0\,
      I1 => \implication_variable_id_reg[4]_i_62_n_0\,
      O => \implication_variable_id_reg[4]_i_20_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[4]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[4]_i_63_n_0\,
      I1 => \implication_variable_id_reg[4]_i_64_n_0\,
      O => \implication_variable_id_reg[4]_i_21_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[4]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[4]_i_65_n_0\,
      I1 => \implication_variable_id_reg[4]_i_66_n_0\,
      O => \implication_variable_id_reg[4]_i_22_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[4]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[4]_i_67_n_0\,
      I1 => \implication_variable_id_reg[4]_i_68_n_0\,
      O => \implication_variable_id_reg[4]_i_23_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[4]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_69_n_0\,
      I1 => \implication_variable_id[4]_i_70_n_0\,
      O => \implication_variable_id_reg[4]_i_25_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_71_n_0\,
      I1 => \implication_variable_id[4]_i_72_n_0\,
      O => \implication_variable_id_reg[4]_i_26_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_73_n_0\,
      I1 => \implication_variable_id[4]_i_74_n_0\,
      O => \implication_variable_id_reg[4]_i_27_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_8_n_0\,
      I1 => \implication_variable_id[4]_i_9_n_0\,
      O => \implication_variable_id_reg[4]_i_3_n_0\,
      S => clause_count_reg(6)
    );
\implication_variable_id_reg[4]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_12_6\,
      I1 => \implication_variable_id[4]_i_12_7\,
      O => \implication_variable_id_reg[4]_i_32_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[4]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_12_4\,
      I1 => \implication_variable_id[4]_i_12_5\,
      O => \implication_variable_id_reg[4]_i_33_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[4]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_12_2\,
      I1 => \implication_variable_id[4]_i_12_3\,
      O => \implication_variable_id_reg[4]_i_34_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[4]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_12_0\,
      I1 => \implication_variable_id[4]_i_12_1\,
      O => \implication_variable_id_reg[4]_i_35_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[4]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_13_4\,
      I1 => \implication_variable_id[4]_i_13_5\,
      O => \implication_variable_id_reg[4]_i_36_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[4]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_13_2\,
      I1 => \implication_variable_id[4]_i_13_3\,
      O => \implication_variable_id_reg[4]_i_37_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[4]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_13_0\,
      I1 => \implication_variable_id[4]_i_13_1\,
      O => \implication_variable_id_reg[4]_i_38_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[4]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_14_6\,
      I1 => \implication_variable_id[4]_i_14_7\,
      O => \implication_variable_id_reg[4]_i_39_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[4]_i_10_n_0\,
      I1 => \implication_variable_id_reg[4]_i_11_n_0\,
      O => \implication_variable_id_reg[4]_i_4_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[4]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_14_4\,
      I1 => \implication_variable_id[4]_i_14_5\,
      O => \implication_variable_id_reg[4]_i_40_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[4]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_14_2\,
      I1 => \implication_variable_id[4]_i_14_3\,
      O => \implication_variable_id_reg[4]_i_41_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[4]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_14_0\,
      I1 => \implication_variable_id[4]_i_14_1\,
      O => \implication_variable_id_reg[4]_i_42_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[4]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_15_6\,
      I1 => \implication_variable_id[4]_i_15_7\,
      O => \implication_variable_id_reg[4]_i_43_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[4]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_15_4\,
      I1 => \implication_variable_id[4]_i_15_5\,
      O => \implication_variable_id_reg[4]_i_44_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[4]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_15_2\,
      I1 => \implication_variable_id[4]_i_15_3\,
      O => \implication_variable_id_reg[4]_i_45_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[4]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_15_0\,
      I1 => \implication_variable_id[4]_i_15_1\,
      O => \implication_variable_id_reg[4]_i_46_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_12_n_0\,
      I1 => \implication_variable_id[4]_i_13_n_0\,
      O => \implication_variable_id_reg[4]_i_5_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_14_n_0\,
      I1 => \implication_variable_id[4]_i_15_n_0\,
      O => \implication_variable_id_reg[4]_i_6_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[4]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_19_2\,
      I1 => \implication_variable_id[4]_i_19_3\,
      O => \implication_variable_id_reg[4]_i_60_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[4]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_171_n_0\,
      I1 => \implication_variable_id[4]_i_172_n_0\,
      O => \implication_variable_id_reg[4]_i_61_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_173_n_0\,
      I1 => \implication_variable_id[4]_i_174_n_0\,
      O => \implication_variable_id_reg[4]_i_62_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_175_n_0\,
      I1 => \implication_variable_id[4]_i_176_n_0\,
      O => \implication_variable_id_reg[4]_i_63_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_177_n_0\,
      I1 => \implication_variable_id[4]_i_178_n_0\,
      O => \implication_variable_id_reg[4]_i_64_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_179_n_0\,
      I1 => \implication_variable_id[4]_i_180_n_0\,
      O => \implication_variable_id_reg[4]_i_65_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_181_n_0\,
      I1 => \implication_variable_id[4]_i_182_n_0\,
      O => \implication_variable_id_reg[4]_i_66_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_183_n_0\,
      I1 => \implication_variable_id[4]_i_184_n_0\,
      O => \implication_variable_id_reg[4]_i_67_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_185_n_0\,
      I1 => \implication_variable_id[4]_i_186_n_0\,
      O => \implication_variable_id_reg[4]_i_68_n_0\,
      S => clause_count_reg(2)
    );
state_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC222ECCCC"
    )
        port map (
      I0 => state_reg_0,
      I1 => state_reg_n_0,
      I2 => CO(0),
      I3 => \implication_variable_id_reg[4]_i_3_n_0\,
      I4 => s01_axi_aresetn,
      I5 => Q(0),
      O => state_i_1_n_0
    );
state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => state_i_1_n_0,
      Q => state_reg_n_0,
      R => '0'
    );
\variable_1_assignment[1]_i_4__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\(3),
      I1 => broadcast_implication,
      I2 => \variable_1_assignment[1]_i_3__89\(3),
      O => variable_id_broadcast(3)
    );
\variable_1_assignment[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\(4),
      I1 => broadcast_implication,
      I2 => \variable_1_assignment[1]_i_3__89\(4),
      O => variable_id_broadcast(4)
    );
\variable_1_assignment[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\(0),
      I1 => broadcast_implication,
      I2 => \variable_1_assignment[1]_i_3__89\(0),
      O => variable_id_broadcast(0)
    );
\variable_1_assignment[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\(2),
      I1 => broadcast_implication,
      I2 => \variable_1_assignment[1]_i_3__89\(2),
      O => variable_id_broadcast(2)
    );
\variable_1_assignment[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\(1),
      I1 => broadcast_implication,
      I2 => \variable_1_assignment[1]_i_3__89\(1),
      O => variable_id_broadcast(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    op_code_read : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_aresetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 3 downto 0 );
    implication_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    fifo_wr_en : out STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s01_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \variable_1_assignment_reg[0]\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_1_id_reg[4]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg4_reg[31]\ : in STD_LOGIC;
    \slv_reg4_reg[31]_0\ : in STD_LOGIC;
    \slv_reg4_reg[31]_1\ : in STD_LOGIC;
    \slv_reg_wren__2\ : in STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top is
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[4]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[4]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[6]\ : STD_LOGIC;
  signal SAT : STD_LOGIC;
  signal broadcast_implication : STD_LOGIC;
  signal \broadcast_implication_reg_rep__0_n_0\ : STD_LOGIC;
  signal broadcast_implication_reg_rep_n_0 : STD_LOGIC;
  signal chosen_implication_assignment : STD_LOGIC;
  signal chosen_implication_variable_id : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal clear_assignment : STD_LOGIC;
  signal clear_cpu_req_i_1_n_0 : STD_LOGIC;
  signal clear_cpu_req_i_2_n_0 : STD_LOGIC;
  signal \^fifo_wr_en\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_8\ : STD_LOGIC;
  signal implicationSelector_n_1 : STD_LOGIC;
  signal implicationSelector_n_18 : STD_LOGIC;
  signal implicationSelector_n_19 : STD_LOGIC;
  signal implicationSelector_n_2 : STD_LOGIC;
  signal implicationSelector_n_20 : STD_LOGIC;
  signal implicationSelector_n_21 : STD_LOGIC;
  signal implicationSelector_n_3 : STD_LOGIC;
  signal implicationSelector_n_4 : STD_LOGIC;
  signal implicationSelector_n_5 : STD_LOGIC;
  signal implicationSelector_n_6 : STD_LOGIC;
  signal implicationSelector_n_7 : STD_LOGIC;
  signal implication_assignments : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal implication_variable_ids : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal in12 : STD_LOGIC;
  signal in3 : STD_LOGIC;
  signal in4 : STD_LOGIC;
  signal in5 : STD_LOGIC;
  signal is_unit : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal \^op_code_read\ : STD_LOGIC;
  signal \output_status[0]_i_1_n_0\ : STD_LOGIC;
  signal \output_status[0]_i_2_n_0\ : STD_LOGIC;
  signal \output_status[2]_i_2_n_0\ : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \p_0_in__10\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__11\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \p_0_in__12\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__13\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \p_0_in__14\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__15\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \p_0_in__16\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__17\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \p_0_in__18\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__19\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__20\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__21\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \p_0_in__22\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__23\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \p_0_in__24\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__26\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__28\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \p_0_in__30\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__32\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__34\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__36\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__38\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__40\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__42\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__44\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__46\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__48\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \p_0_in__50\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__52\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__54\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__56\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__58\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__60\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__62\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__64\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__66\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__68\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \p_0_in__70\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__72\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__74\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__76\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__78\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__80\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__82\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__84\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__86\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__88\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \^s01_axi_aresetn_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_1_n_0 : STD_LOGIC;
  signal start_implication_finder_i_2_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_n_0 : STD_LOGIC;
  signal top_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal variable_id_broadcast : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal write_status_reg_i_1_n_0 : STD_LOGIC;
  signal write_to_status_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \FSM_onehot_state[5]_i_1\ : label is "soft_lutpair197";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_onehot_state_reg[0]\ : label is "FSM_onehot_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]_rep\ : label is "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100";
  attribute ORIG_CELL_NAME of \FSM_onehot_state_reg[0]_rep\ : label is "FSM_onehot_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]_rep__0\ : label is "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100";
  attribute ORIG_CELL_NAME of \FSM_onehot_state_reg[0]_rep__0\ : label is "FSM_onehot_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]_rep__1\ : label is "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100";
  attribute ORIG_CELL_NAME of \FSM_onehot_state_reg[0]_rep__1\ : label is "FSM_onehot_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]_rep__2\ : label is "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100";
  attribute ORIG_CELL_NAME of \FSM_onehot_state_reg[0]_rep__2\ : label is "FSM_onehot_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100";
  attribute ORIG_CELL_NAME of \FSM_onehot_state_reg[4]\ : label is "FSM_onehot_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]_rep\ : label is "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100";
  attribute ORIG_CELL_NAME of \FSM_onehot_state_reg[4]_rep\ : label is "FSM_onehot_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]_rep__0\ : label is "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100";
  attribute ORIG_CELL_NAME of \FSM_onehot_state_reg[4]_rep__0\ : label is "FSM_onehot_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]_rep__1\ : label is "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100";
  attribute ORIG_CELL_NAME of \FSM_onehot_state_reg[4]_rep__1\ : label is "FSM_onehot_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]_rep__2\ : label is "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100";
  attribute ORIG_CELL_NAME of \FSM_onehot_state_reg[4]_rep__2\ : label is "FSM_onehot_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100";
  attribute ORIG_CELL_NAME of broadcast_implication_reg : label is "broadcast_implication_reg";
  attribute ORIG_CELL_NAME of broadcast_implication_reg_rep : label is "broadcast_implication_reg";
  attribute ORIG_CELL_NAME of \broadcast_implication_reg_rep__0\ : label is "broadcast_implication_reg";
  attribute SOFT_HLUTNM of clear_cpu_req_i_1 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of implication_valid_o_i_3 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \output_status[2]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \slv_reg0[31]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \slv_reg4[0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \slv_reg4[10]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \slv_reg4[11]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \slv_reg4[12]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \slv_reg4[13]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \slv_reg4[14]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \slv_reg4[15]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \slv_reg4[16]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \slv_reg4[17]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \slv_reg4[18]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \slv_reg4[19]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \slv_reg4[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \slv_reg4[20]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \slv_reg4[21]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \slv_reg4[22]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \slv_reg4[23]_i_2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \slv_reg4[24]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \slv_reg4[25]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \slv_reg4[26]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \slv_reg4[27]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \slv_reg4[28]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \slv_reg4[29]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \slv_reg4[2]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \slv_reg4[30]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \slv_reg4[31]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \slv_reg4[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \slv_reg4[4]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \slv_reg4[5]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \slv_reg4[6]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \slv_reg4[7]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \slv_reg4[8]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \slv_reg4[9]_i_1\ : label is "soft_lutpair199";
begin
  fifo_wr_en <= \^fifo_wr_en\;
  op_code_read <= \^op_code_read\;
  s01_axi_aresetn_0(0) <= \^s01_axi_aresetn_0\(0);
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg[0]_rep_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => in4,
      I2 => in5,
      I3 => in3,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEAEE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => p_0_in2_in,
      I2 => in4,
      I3 => in5,
      I4 => in3,
      I5 => clear_assignment,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state[4]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \FSM_onehot_state[4]_rep_i_1_n_0\
    );
\FSM_onehot_state[4]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \FSM_onehot_state[4]_rep_i_1__0_n_0\
    );
\FSM_onehot_state[4]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \FSM_onehot_state[4]_rep_i_1__1_n_0\
    );
\FSM_onehot_state[4]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \FSM_onehot_state[4]_rep_i_1__2_n_0\
    );
\FSM_onehot_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \FSM_onehot_state[5]_i_1_n_0\
    );
\FSM_onehot_state[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \FSM_onehot_state[6]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_5,
      D => \FSM_onehot_state_reg_n_0_[2]\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_state_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_5,
      D => \FSM_onehot_state_reg_n_0_[2]\,
      Q => \FSM_onehot_state_reg[0]_rep_n_0\,
      R => '0'
    );
\FSM_onehot_state_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_5,
      D => \FSM_onehot_state_reg_n_0_[2]\,
      Q => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      R => '0'
    );
\FSM_onehot_state_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_5,
      D => \FSM_onehot_state_reg_n_0_[2]\,
      Q => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      R => '0'
    );
\FSM_onehot_state_reg[0]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_5,
      D => \FSM_onehot_state_reg_n_0_[2]\,
      Q => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      R => '0'
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_5,
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => p_0_in2_in,
      R => '0'
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_5,
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_5,
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => '0'
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_5,
      D => \FSM_onehot_state[4]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => '0'
    );
\FSM_onehot_state_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_5,
      D => \FSM_onehot_state[4]_rep_i_1_n_0\,
      Q => \FSM_onehot_state_reg[4]_rep_n_0\,
      R => '0'
    );
\FSM_onehot_state_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_5,
      D => \FSM_onehot_state[4]_rep_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      R => '0'
    );
\FSM_onehot_state_reg[4]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_5,
      D => \FSM_onehot_state[4]_rep_i_1__1_n_0\,
      Q => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      R => '0'
    );
\FSM_onehot_state_reg[4]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_5,
      D => \FSM_onehot_state[4]_rep_i_1__2_n_0\,
      Q => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      R => '0'
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_5,
      D => \FSM_onehot_state[5]_i_1_n_0\,
      Q => clear_assignment,
      R => '0'
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_5,
      D => \FSM_onehot_state[6]_i_2_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[6]\,
      R => '0'
    );
\axi_reg5_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_4,
      D => implicationSelector_n_2,
      Q => implication_o(0),
      R => '0'
    );
\axi_reg5_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_4,
      D => chosen_implication_variable_id(0),
      Q => implication_o(1),
      R => '0'
    );
\axi_reg5_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_4,
      D => chosen_implication_variable_id(1),
      Q => implication_o(2),
      R => '0'
    );
\axi_reg5_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_4,
      D => chosen_implication_variable_id(2),
      Q => implication_o(3),
      R => '0'
    );
\axi_reg5_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_4,
      D => chosen_implication_variable_id(3),
      Q => implication_o(4),
      R => '0'
    );
\axi_reg5_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationSelector_n_4,
      D => chosen_implication_variable_id(4),
      Q => implication_o(5),
      R => '0'
    );
broadcast_implication_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_18,
      Q => broadcast_implication,
      R => '0'
    );
broadcast_implication_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_20,
      Q => broadcast_implication_reg_rep_n_0,
      R => '0'
    );
\broadcast_implication_reg_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_21,
      Q => \broadcast_implication_reg_rep__0_n_0\,
      R => '0'
    );
clear_cpu_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => clear_cpu_req_i_2_n_0,
      I4 => \^op_code_read\,
      O => clear_cpu_req_i_1_n_0
    );
clear_cpu_req_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state_reg_n_0_[6]\,
      I4 => clear_assignment,
      O => clear_cpu_req_i_2_n_0
    );
clear_cpu_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clear_cpu_req_i_1_n_0,
      Q => \^op_code_read\,
      R => '0'
    );
\generate_clause_modules[0].clauseModule\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule
     port map (
      \FSM_onehot_state_reg[3]_i_240\ => \generate_clause_modules[2].clauseModule_n_12\,
      \FSM_onehot_state_reg[3]_i_240_0\ => \generate_clause_modules[1].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_262\ => \generate_clause_modules[1].clauseModule_n_0\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[0].clauseModule_n_0\,
      chosen_implication_assignment => chosen_implication_assignment,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(0),
      implication_variable_ids(1 downto 0) => implication_variable_ids(4 downto 3),
      is_unit(0) => is_unit(0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[0].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(2) => Q(7),
      variable_2_polarity_reg_0(1 downto 0) => Q(5 downto 4),
      variable_2_polarity_reg_1 => \generate_clause_modules[24].clauseModule_n_10\,
      variable_2_polarity_reg_2 => \generate_clause_modules[44].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_id_reg[2]_0\(2 downto 0) => \p_0_in__0\(2 downto 0),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[10].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9\
     port map (
      \FSM_onehot_state[3]_i_311\ => \generate_clause_modules[11].clauseModule_n_12\,
      \FSM_onehot_state[3]_i_311_0\ => \generate_clause_modules[11].clauseModule_n_10\,
      \FSM_onehot_state[3]_i_311_1\ => \generate_clause_modules[11].clauseModule_n_1\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[10].clauseModule_n_8\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[10].clauseModule_n_1\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(10),
      \implication_variable_id[0]_i_7\ => implicationSelector_n_6,
      \implication_variable_id[1]_i_7\(0) => is_unit(9),
      \implication_variable_id[1]_i_7_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(10),
      \p_0_in__10\(4 downto 0) => \p_0_in__10\(4 downto 0),
      \p_0_in__9\(1 downto 0) => \p_0_in__9\(4 downto 3),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[10].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[10].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[70].clauseModule_n_3\,
      variable_2_polarity_reg_1 => \generate_clause_modules[25].clauseModule_n_8\,
      variable_2_polarity_reg_2(2) => Q(7),
      variable_2_polarity_reg_2(1) => Q(5),
      variable_2_polarity_reg_2(0) => Q(3),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[11].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10\
     port map (
      CO(0) => \generate_clause_modules[11].clauseModule_n_9\,
      \FSM_onehot_state[3]_i_12\(0) => in5,
      \FSM_onehot_state_reg[3]_i_104_0\(3) => \generate_clause_modules[35].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_104_0\(2) => \generate_clause_modules[32].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_104_0\(1) => \generate_clause_modules[29].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_104_0\(0) => \generate_clause_modules[26].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_155_0\(3) => \generate_clause_modules[23].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_155_0\(2) => \generate_clause_modules[20].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_155_0\(1) => \generate_clause_modules[17].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_155_0\(0) => \generate_clause_modules[14].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_206_0\(2) => \generate_clause_modules[8].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_206_0\(1) => \generate_clause_modules[5].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_206_0\(0) => \generate_clause_modules[2].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_29_0\(3) => \generate_clause_modules[59].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_29_0\(2) => \generate_clause_modules[56].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_29_0\(1) => \generate_clause_modules[53].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_29_0\(0) => \generate_clause_modules[50].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_3_0\(3) => \generate_clause_modules[83].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_3_0\(2) => \generate_clause_modules[80].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_3_0\(1) => \generate_clause_modules[77].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_3_0\(0) => \generate_clause_modules[74].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_61_0\(3) => \generate_clause_modules[47].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_61_0\(2) => \generate_clause_modules[44].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_61_0\(1) => \generate_clause_modules[41].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_61_0\(0) => \generate_clause_modules[38].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_9_0\(3) => \generate_clause_modules[71].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_9_0\(2) => \generate_clause_modules[68].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_9_0\(1) => \generate_clause_modules[65].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_9_0\(0) => \generate_clause_modules[62].clauseModule_n_0\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(2) => \generate_clause_modules[8].clauseModule_n_2\,
      S(1) => \generate_clause_modules[5].clauseModule_n_2\,
      S(0) => \generate_clause_modules[2].clauseModule_n_2\,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[11].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[11].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[11].clauseModule_n_8\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[11].clauseModule_n_2\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[11].clauseModule_n_5\,
      clause_in_use_reg_0 => \generate_clause_modules[11].clauseModule_n_10\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(11),
      \implication_variable_id[2]_i_7\ => implicationSelector_n_6,
      \implication_variable_id[4]_i_30\ => implicationSelector_n_3,
      is_unit(0) => is_unit(11),
      \output_status_reg[2]\(2) => \generate_clause_modules[90].clauseModule_n_8\,
      \output_status_reg[2]\(1) => \generate_clause_modules[89].clauseModule_n_0\,
      \output_status_reg[2]\(0) => \generate_clause_modules[86].clauseModule_n_0\,
      \p_0_in__10\(4 downto 0) => \p_0_in__10\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg(2) => \generate_clause_modules[90].clauseModule_n_9\,
      state_reg(1) => \generate_clause_modules[89].clauseModule_n_2\,
      state_reg(0) => \generate_clause_modules[86].clauseModule_n_2\,
      state_reg_i_19_0(3) => \generate_clause_modules[47].clauseModule_n_3\,
      state_reg_i_19_0(2) => \generate_clause_modules[44].clauseModule_n_2\,
      state_reg_i_19_0(1) => \generate_clause_modules[41].clauseModule_n_2\,
      state_reg_i_19_0(0) => \generate_clause_modules[38].clauseModule_n_2\,
      state_reg_i_2_0(3) => \generate_clause_modules[83].clauseModule_n_2\,
      state_reg_i_2_0(2) => \generate_clause_modules[80].clauseModule_n_2\,
      state_reg_i_2_0(1) => \generate_clause_modules[77].clauseModule_n_2\,
      state_reg_i_2_0(0) => \generate_clause_modules[74].clauseModule_n_2\,
      state_reg_i_3_0(3) => \generate_clause_modules[71].clauseModule_n_2\,
      state_reg_i_3_0(2) => \generate_clause_modules[68].clauseModule_n_2\,
      state_reg_i_3_0(1) => \generate_clause_modules[65].clauseModule_n_2\,
      state_reg_i_3_0(0) => \generate_clause_modules[62].clauseModule_n_2\,
      state_reg_i_49_0(3) => \generate_clause_modules[35].clauseModule_n_2\,
      state_reg_i_49_0(2) => \generate_clause_modules[32].clauseModule_n_2\,
      state_reg_i_49_0(1) => \generate_clause_modules[29].clauseModule_n_2\,
      state_reg_i_49_0(0) => \generate_clause_modules[26].clauseModule_n_2\,
      state_reg_i_78_0(3) => \generate_clause_modules[23].clauseModule_n_2\,
      state_reg_i_78_0(2) => \generate_clause_modules[20].clauseModule_n_2\,
      state_reg_i_78_0(1) => \generate_clause_modules[17].clauseModule_n_2\,
      state_reg_i_78_0(0) => \generate_clause_modules[14].clauseModule_n_2\,
      state_reg_i_7_0(3) => \generate_clause_modules[59].clauseModule_n_2\,
      state_reg_i_7_0(2) => \generate_clause_modules[56].clauseModule_n_2\,
      state_reg_i_7_0(1) => \generate_clause_modules[53].clauseModule_n_2\,
      state_reg_i_7_0(0) => \generate_clause_modules[50].clauseModule_n_2\,
      state_reg_i_88_0(1 downto 0) => is_unit(10 downto 9),
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[11].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[11].clauseModule_n_11\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[11].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[44].clauseModule_n_7\,
      variable_2_polarity_reg_1(4) => Q(7),
      variable_2_polarity_reg_1(3 downto 0) => Q(5 downto 2),
      \variable_3_id_reg[4]_0\(1 downto 0) => \p_0_in__11\(4 downto 3),
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[12].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11\
     port map (
      \FSM_onehot_state_reg[3]_i_189\ => \generate_clause_modules[14].clauseModule_n_12\,
      \FSM_onehot_state_reg[3]_i_189_0\ => \generate_clause_modules[13].clauseModule_n_9\,
      \FSM_onehot_state_reg[3]_i_211\ => \generate_clause_modules[13].clauseModule_n_0\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[12].clauseModule_n_0\,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[12].clauseModule_n_8\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[12].clauseModule_n_1\,
      \clause_in_use_i_2__69\(4 downto 3) => Q(8 downto 7),
      \clause_in_use_i_2__69\(2 downto 1) => Q(5 downto 4),
      \clause_in_use_i_2__69\(0) => Q(2),
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(12),
      \implication_variable_id[0]_i_7\ => implicationSelector_n_6,
      \implication_variable_id[1]_i_7\(0) => is_unit(11),
      \implication_variable_id[1]_i_7_0\(1 downto 0) => \p_0_in__11\(4 downto 3),
      \implication_variable_id[1]_i_7_1\ => implicationSelector_n_3,
      is_unit(0) => is_unit(12),
      \p_0_in__12\(4 downto 0) => \p_0_in__12\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[2]\ => \generate_clause_modules[12].clauseModule_n_10\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[12].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[77].clauseModule_n_12\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[13].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12\
     port map (
      \FSM_onehot_state[3]_i_266\ => \generate_clause_modules[14].clauseModule_n_13\,
      \FSM_onehot_state[3]_i_266_0\ => \generate_clause_modules[14].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_266_1\ => \generate_clause_modules[14].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[13].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[13].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[13].clauseModule_n_8\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[13].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[13].clauseModule_n_5\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(13),
      \implication_variable_id[2]_i_7\ => implicationSelector_n_6,
      \implication_variable_id[4]_i_18\(0) => is_unit(12),
      \implication_variable_id[4]_i_30\ => implicationSelector_n_3,
      is_unit(0) => is_unit(13),
      \p_0_in__12\(4 downto 0) => \p_0_in__12\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[13].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[13].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[44].clauseModule_n_7\,
      variable_2_polarity_reg_1(2) => Q(7),
      variable_2_polarity_reg_1(1 downto 0) => Q(3 downto 2),
      variable_2_polarity_reg_2 => \generate_clause_modules[61].clauseModule_n_8\,
      \variable_3_id_reg[4]_0\(1 downto 0) => \p_0_in__13\(4 downto 3),
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[14].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[14].clauseModule_n_4\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[14].clauseModule_n_10\,
      clause_in_use_reg_0 => \generate_clause_modules[14].clauseModule_n_11\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(14),
      \implication_variable_id[0]_i_7\ => implicationSelector_n_6,
      \implication_variable_id[1]_i_7\(1 downto 0) => \p_0_in__13\(4 downto 3),
      is_unit(0) => is_unit(14),
      \p_0_in__14\(4 downto 0) => \p_0_in__14\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_83(1 downto 0) => is_unit(13 downto 12),
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[14].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[14].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[14].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[14].clauseModule_n_12\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      \variable_1_assignment_reg[1]_5\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[14].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[44].clauseModule_n_7\,
      variable_2_polarity_reg_1 => \generate_clause_modules[74].clauseModule_n_7\,
      variable_2_polarity_reg_2(2 downto 0) => Q(5 downto 3),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[15].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14\
     port map (
      \FSM_onehot_state_reg[3]_i_189\ => \generate_clause_modules[17].clauseModule_n_12\,
      \FSM_onehot_state_reg[3]_i_189_0\ => \generate_clause_modules[16].clauseModule_n_9\,
      \FSM_onehot_state_reg[3]_i_211\ => \generate_clause_modules[16].clauseModule_n_0\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[15].clauseModule_n_0\,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[15].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[15].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[15].clauseModule_n_8\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[15].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[15].clauseModule_n_5\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(15),
      \implication_variable_id[2]_i_7\ => implicationSelector_n_6,
      \implication_variable_id[4]_i_18\(0) => is_unit(14),
      \implication_variable_id[4]_i_30\ => implicationSelector_n_3,
      is_unit(0) => is_unit(15),
      \p_0_in__14\(4 downto 0) => \p_0_in__14\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[15].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(3) => Q(8),
      variable_2_polarity_reg_0(2 downto 0) => Q(6 downto 4),
      variable_2_polarity_reg_1 => \generate_clause_modules[23].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(1 downto 0) => \p_0_in__15\(4 downto 3),
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[16].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15\
     port map (
      \FSM_onehot_state[3]_i_265\ => \generate_clause_modules[17].clauseModule_n_13\,
      \FSM_onehot_state[3]_i_265_0\ => \generate_clause_modules[17].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_265_1\ => \generate_clause_modules[17].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[16].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[16].clauseModule_n_8\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(16),
      \implication_variable_id[0]_i_7\ => implicationSelector_n_6,
      \implication_variable_id[1]_i_7\(0) => is_unit(15),
      \implication_variable_id[1]_i_7_0\(1 downto 0) => \p_0_in__15\(4 downto 3),
      is_unit(0) => is_unit(16),
      \p_0_in__16\(4 downto 0) => \p_0_in__16\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[16].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[16].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(2 downto 1) => Q(6 downto 5),
      variable_2_polarity_reg_0(0) => Q(2),
      variable_2_polarity_reg_1 => \generate_clause_modules[72].clauseModule_n_3\,
      variable_2_polarity_reg_2 => \generate_clause_modules[8].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[17].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[17].clauseModule_n_8\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[17].clauseModule_n_9\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[17].clauseModule_n_10\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[17].clauseModule_n_4\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[17].clauseModule_n_7\,
      clause_in_use_reg_0 => \generate_clause_modules[17].clauseModule_n_11\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(17),
      \implication_variable_id[0]_i_46\ => implicationSelector_n_6,
      \implication_variable_id[2]_i_46\ => implicationSelector_n_3,
      is_unit(0) => is_unit(17),
      \p_0_in__16\(4 downto 0) => \p_0_in__16\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_83(1 downto 0) => is_unit(16 downto 15),
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[17].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[17].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[17].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[17].clauseModule_n_12\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_5\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[17].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[85].clauseModule_n_8\,
      variable_2_polarity_reg_1 => \generate_clause_modules[25].clauseModule_n_8\,
      variable_2_polarity_reg_2(2 downto 1) => Q(7 downto 6),
      variable_2_polarity_reg_2(0) => Q(2),
      \variable_3_id_reg[4]_0\(1 downto 0) => \p_0_in__17\(4 downto 3),
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[18].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17\
     port map (
      \FSM_onehot_state_reg[3]_i_189\ => \generate_clause_modules[20].clauseModule_n_12\,
      \FSM_onehot_state_reg[3]_i_189_0\ => \generate_clause_modules[19].clauseModule_n_9\,
      \FSM_onehot_state_reg[3]_i_211\ => \generate_clause_modules[19].clauseModule_n_0\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[18].clauseModule_n_0\,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[18].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[18].clauseModule_n_8\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(18),
      \implication_variable_id[0]_i_6\ => implicationSelector_n_6,
      \implication_variable_id[1]_i_6\(0) => is_unit(17),
      \implication_variable_id[1]_i_6_0\(1 downto 0) => \p_0_in__17\(4 downto 3),
      is_unit(0) => is_unit(18),
      \p_0_in__18\(4 downto 0) => \p_0_in__18\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[2]\ => \generate_clause_modules[18].clauseModule_n_10\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[18].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[25].clauseModule_n_8\,
      variable_2_polarity_reg_1(4 downto 2) => Q(7 downto 5),
      variable_2_polarity_reg_1(1 downto 0) => Q(3 downto 2),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[19].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18\
     port map (
      \FSM_onehot_state[3]_i_264\ => \generate_clause_modules[20].clauseModule_n_13\,
      \FSM_onehot_state[3]_i_264_0\ => \generate_clause_modules[20].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_264_1\ => \generate_clause_modules[20].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[19].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[19].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[19].clauseModule_n_8\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[19].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[19].clauseModule_n_5\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(19),
      \implication_variable_id[2]_i_6\ => implicationSelector_n_6,
      \implication_variable_id[4]_i_17\(0) => is_unit(18),
      \implication_variable_id[4]_i_31\ => implicationSelector_n_3,
      is_unit(0) => is_unit(19),
      \p_0_in__18\(4 downto 0) => \p_0_in__18\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[19].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[19].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[81].clauseModule_n_8\,
      variable_2_polarity_reg_1 => \generate_clause_modules[25].clauseModule_n_8\,
      variable_2_polarity_reg_2(2) => Q(6),
      variable_2_polarity_reg_2(1 downto 0) => Q(3 downto 2),
      \variable_3_id_reg[4]_0\(1 downto 0) => \p_0_in__19\(4 downto 3),
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[1].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0\
     port map (
      \FSM_onehot_state[3]_i_314\ => \generate_clause_modules[2].clauseModule_n_13\,
      \FSM_onehot_state[3]_i_314_0\ => \generate_clause_modules[2].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_314_1\ => \generate_clause_modules[2].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[1].clauseModule_n_6\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[1].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[1].clauseModule_n_5\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(1),
      \implication_variable_id[2]_i_9\ => implicationSelector_n_6,
      \implication_variable_id[4]_i_28\(0) => is_unit(0),
      \implication_variable_id[4]_i_28_0\(2 downto 0) => \p_0_in__0\(2 downto 0),
      \implication_variable_id[4]_i_28_1\ => implicationSelector_n_3,
      is_unit(0) => is_unit(1),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[5]\ => \generate_clause_modules[1].clauseModule_n_8\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[1].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[1].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(6 downto 0) => Q(8 downto 2),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_id_reg[4]_0\(1 downto 0) => \p_0_in__1\(4 downto 3),
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[20].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[20].clauseModule_n_4\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[20].clauseModule_n_10\,
      clause_in_use_reg_0 => \generate_clause_modules[20].clauseModule_n_11\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(20),
      \implication_variable_id[0]_i_6\ => implicationSelector_n_6,
      \implication_variable_id[1]_i_6\(1 downto 0) => \p_0_in__19\(4 downto 3),
      is_unit(0) => is_unit(20),
      \p_0_in__20\(4 downto 0) => \p_0_in__20\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_83(1 downto 0) => is_unit(19 downto 18),
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[20].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[20].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[20].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[20].clauseModule_n_12\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_5\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[20].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[85].clauseModule_n_8\,
      variable_2_polarity_reg_1 => \generate_clause_modules[12].clauseModule_n_10\,
      variable_2_polarity_reg_2(2 downto 1) => Q(7 downto 6),
      variable_2_polarity_reg_2(0) => Q(4),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[21].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20\
     port map (
      \FSM_onehot_state_reg[3]_i_189\ => \generate_clause_modules[23].clauseModule_n_12\,
      \FSM_onehot_state_reg[3]_i_189_0\ => \generate_clause_modules[22].clauseModule_n_9\,
      \FSM_onehot_state_reg[3]_i_211\ => \generate_clause_modules[22].clauseModule_n_0\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[21].clauseModule_n_0\,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[21].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[21].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[21].clauseModule_n_8\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[21].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[21].clauseModule_n_5\,
      \clause_in_use_i_2__42\(4) => Q(8),
      \clause_in_use_i_2__42\(3) => Q(6),
      \clause_in_use_i_2__42\(2 downto 0) => Q(4 downto 2),
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(21),
      \implication_variable_id[2]_i_6\ => implicationSelector_n_6,
      \implication_variable_id[4]_i_17\(0) => is_unit(20),
      \implication_variable_id[4]_i_31\ => implicationSelector_n_3,
      is_unit(0) => is_unit(21),
      \p_0_in__20\(4 downto 0) => \p_0_in__20\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[3]\ => \generate_clause_modules[21].clauseModule_n_10\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[21].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[81].clauseModule_n_8\,
      \variable_3_id_reg[4]_0\(1 downto 0) => \p_0_in__21\(4 downto 3),
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[22].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21\
     port map (
      \FSM_onehot_state[3]_i_263\ => \generate_clause_modules[23].clauseModule_n_13\,
      \FSM_onehot_state[3]_i_263_0\ => \generate_clause_modules[23].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_263_1\ => \generate_clause_modules[23].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[22].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[22].clauseModule_n_8\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(22),
      \implication_variable_id[0]_i_6\ => implicationSelector_n_6,
      \implication_variable_id[1]_i_6\(0) => is_unit(21),
      \implication_variable_id[1]_i_6_0\(1 downto 0) => \p_0_in__21\(4 downto 3),
      is_unit(0) => is_unit(22),
      \p_0_in__22\(4 downto 0) => \p_0_in__22\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[22].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[22].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[81].clauseModule_n_8\,
      variable_2_polarity_reg_1 => \generate_clause_modules[12].clauseModule_n_10\,
      variable_2_polarity_reg_2(2) => Q(6),
      variable_2_polarity_reg_2(1 downto 0) => Q(4 downto 3),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[23].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[23].clauseModule_n_8\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[23].clauseModule_n_9\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[23].clauseModule_n_10\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[23].clauseModule_n_4\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[23].clauseModule_n_7\,
      clause_in_use_reg_0 => \generate_clause_modules[23].clauseModule_n_11\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(23),
      \implication_variable_id[2]_i_6\ => implicationSelector_n_6,
      \implication_variable_id[4]_i_31\ => implicationSelector_n_3,
      is_unit(0) => is_unit(23),
      \p_0_in__22\(4 downto 0) => \p_0_in__22\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[7]\ => \generate_clause_modules[23].clauseModule_n_14\,
      state_reg_i_83(1 downto 0) => is_unit(22 downto 21),
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[23].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[23].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[23].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[23].clauseModule_n_12\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_5\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[23].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(6 downto 0) => Q(8 downto 2),
      \variable_3_id_reg[4]_0\(1 downto 0) => \p_0_in__23\(4 downto 3),
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[24].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23\
     port map (
      \FSM_onehot_state_reg[3]_i_138\ => \generate_clause_modules[26].clauseModule_n_5\,
      \FSM_onehot_state_reg[3]_i_138_0\ => \generate_clause_modules[25].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_160\ => \generate_clause_modules[25].clauseModule_n_0\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[24].clauseModule_n_0\,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[24].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[24].clauseModule_n_8\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(24),
      \implication_variable_id[0]_i_6\ => implicationSelector_n_6,
      \implication_variable_id[1]_i_6\(0) => is_unit(23),
      \implication_variable_id[1]_i_6_0\(1 downto 0) => \p_0_in__23\(4 downto 3),
      is_unit(0) => is_unit(24),
      \p_0_in__24\(4 downto 0) => \p_0_in__24\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[3]\ => \generate_clause_modules[24].clauseModule_n_10\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[24].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[25].clauseModule_n_8\,
      variable_2_polarity_reg_1(4 downto 2) => Q(7 downto 5),
      variable_2_polarity_reg_1(1 downto 0) => Q(3 downto 2),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[25].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24\
     port map (
      \FSM_onehot_state[3]_i_215\ => \generate_clause_modules[26].clauseModule_n_6\,
      \FSM_onehot_state[3]_i_215_0\ => \generate_clause_modules[26].clauseModule_n_4\,
      \FSM_onehot_state[3]_i_215_1\ => \generate_clause_modules[26].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[25].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[25].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[25].clauseModule_n_6\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[25].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[25].clauseModule_n_3\,
      \clause_in_use_i_2__51\(4) => Q(8),
      \clause_in_use_i_2__51\(3 downto 1) => Q(6 downto 4),
      \clause_in_use_i_2__51\(0) => Q(2),
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(25),
      \implication_variable_id[2]_i_6\ => implicationSelector_n_6,
      \implication_variable_id[4]_i_16\(0) => is_unit(24),
      \implication_variable_id[4]_i_31\ => implicationSelector_n_3,
      is_unit(0) => is_unit(25),
      \p_0_in__24\(4 downto 0) => \p_0_in__24\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[4]\ => \generate_clause_modules[25].clauseModule_n_8\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[25].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[25].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[88].clauseModule_n_3\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[26].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      clause_in_use_reg_0 => \generate_clause_modules[26].clauseModule_n_4\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(26),
      is_unit(0) => is_unit(26),
      \p_0_in__26\(4 downto 0) => \p_0_in__26\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_78(1 downto 0) => is_unit(25 downto 24),
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[26].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[26].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[26].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[26].clauseModule_n_5\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      \variable_1_assignment_reg[1]_5\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[26].clauseModule_n_6\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[74].clauseModule_n_7\,
      variable_2_polarity_reg_1 => \generate_clause_modules[25].clauseModule_n_8\,
      variable_2_polarity_reg_2(2 downto 1) => Q(6 downto 5),
      variable_2_polarity_reg_2(0) => Q(3),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[27].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26\
     port map (
      \FSM_onehot_state_reg[3]_i_138\ => \generate_clause_modules[29].clauseModule_n_10\,
      \FSM_onehot_state_reg[3]_i_138_0\ => \generate_clause_modules[28].clauseModule_n_2\,
      \FSM_onehot_state_reg[3]_i_160\ => \generate_clause_modules[28].clauseModule_n_0\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[27].clauseModule_n_0\,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[27].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[27].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[27].clauseModule_n_6\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[27].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[27].clauseModule_n_3\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(27),
      \implication_variable_id[0]_i_47\ => implicationSelector_n_6,
      \implication_variable_id[2]_i_47\ => implicationSelector_n_3,
      \implication_variable_id[4]_i_16\(0) => is_unit(26),
      is_unit(0) => is_unit(27),
      \p_0_in__26\(4 downto 0) => \p_0_in__26\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[27].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(3) => Q(8),
      variable_2_polarity_reg_0(2 downto 0) => Q(6 downto 4),
      variable_2_polarity_reg_1 => \generate_clause_modules[23].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[28].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27\
     port map (
      \FSM_onehot_state[3]_i_214\ => \generate_clause_modules[29].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_214_0\ => \generate_clause_modules[29].clauseModule_n_9\,
      \FSM_onehot_state[3]_i_214_1\ => \generate_clause_modules[29].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(28),
      is_unit(0) => is_unit(28),
      \p_0_in__28\(4 downto 0) => \p_0_in__28\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[28].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[28].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(2) => Q(7),
      variable_2_polarity_reg_0(1) => Q(5),
      variable_2_polarity_reg_0(0) => Q(2),
      variable_2_polarity_reg_1 => \generate_clause_modules[21].clauseModule_n_10\,
      variable_2_polarity_reg_2 => \generate_clause_modules[55].clauseModule_n_8\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[29].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[29].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[29].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[29].clauseModule_n_8\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[29].clauseModule_n_4\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[29].clauseModule_n_5\,
      clause_in_use_reg_0 => \generate_clause_modules[29].clauseModule_n_9\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(29),
      \implication_variable_id[0]_i_47\ => implicationSelector_n_6,
      \implication_variable_id[2]_i_47\ => implicationSelector_n_3,
      is_unit(0) => is_unit(29),
      \p_0_in__28\(4 downto 0) => \p_0_in__28\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_78(1 downto 0) => is_unit(28 downto 27),
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[29].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[29].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[29].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[29].clauseModule_n_10\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_5\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[29].clauseModule_n_11\,
      \variable_2_assignment_reg[1]_1\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[55].clauseModule_n_8\,
      variable_2_polarity_reg_1 => \generate_clause_modules[21].clauseModule_n_10\,
      variable_2_polarity_reg_2(2) => Q(7),
      variable_2_polarity_reg_2(1) => Q(5),
      variable_2_polarity_reg_2(0) => Q(2),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[2].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[2].clauseModule_n_2\,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[2].clauseModule_n_10\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[2].clauseModule_n_4\,
      clause_in_use_reg_0 => \generate_clause_modules[2].clauseModule_n_11\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(2),
      \implication_variable_id[0]_i_8\ => implicationSelector_n_6,
      \implication_variable_id[1]_i_8\(1 downto 0) => \p_0_in__1\(4 downto 3),
      \implication_variable_id[1]_i_8_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(2),
      \p_0_in__2\(4 downto 0) => \p_0_in__2\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_88(1 downto 0) => is_unit(1 downto 0),
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[2].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[2].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[2].clauseModule_n_12\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[2].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[5].clauseModule_n_14\,
      variable_2_polarity_reg_1(2 downto 0) => Q(4 downto 2),
      variable_2_polarity_reg_2 => \generate_clause_modules[8].clauseModule_n_14\,
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[30].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29\
     port map (
      \FSM_onehot_state_reg[3]_i_138\ => \generate_clause_modules[32].clauseModule_n_5\,
      \FSM_onehot_state_reg[3]_i_138_0\ => \generate_clause_modules[31].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_160\ => \generate_clause_modules[31].clauseModule_n_0\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[30].clauseModule_n_0\,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(30),
      is_unit(0) => is_unit(30),
      \p_0_in__30\(4 downto 0) => \p_0_in__30\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[30].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[55].clauseModule_n_8\,
      variable_2_polarity_reg_1 => \generate_clause_modules[12].clauseModule_n_10\,
      variable_2_polarity_reg_2(2) => Q(7),
      variable_2_polarity_reg_2(1) => Q(5),
      variable_2_polarity_reg_2(0) => Q(3),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[31].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30\
     port map (
      \FSM_onehot_state[3]_i_213\ => \generate_clause_modules[32].clauseModule_n_6\,
      \FSM_onehot_state[3]_i_213_0\ => \generate_clause_modules[32].clauseModule_n_4\,
      \FSM_onehot_state[3]_i_213_1\ => \generate_clause_modules[32].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[31].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[31].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[31].clauseModule_n_6\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[31].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[31].clauseModule_n_3\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(31),
      \implication_variable_id[0]_i_47\ => implicationSelector_n_6,
      \implication_variable_id[2]_i_47\ => implicationSelector_n_3,
      \implication_variable_id[4]_i_16\(0) => is_unit(30),
      is_unit(0) => is_unit(31),
      \p_0_in__30\(4 downto 0) => \p_0_in__30\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[31].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[31].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[47].clauseModule_n_2\,
      variable_2_polarity_reg_1(2 downto 1) => Q(7 downto 6),
      variable_2_polarity_reg_1(0) => Q(2),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[32].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      clause_in_use_reg_0 => \generate_clause_modules[32].clauseModule_n_4\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(32),
      is_unit(0) => is_unit(32),
      \p_0_in__32\(4 downto 0) => \p_0_in__32\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_78(1 downto 0) => is_unit(31 downto 30),
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[32].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[32].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[32].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[32].clauseModule_n_5\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_5\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[32].clauseModule_n_6\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[5].clauseModule_n_14\,
      variable_2_polarity_reg_1(2) => Q(7),
      variable_2_polarity_reg_1(1 downto 0) => Q(4 downto 3),
      variable_2_polarity_reg_2 => \generate_clause_modules[12].clauseModule_n_10\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[33].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32\
     port map (
      \FSM_onehot_state_reg[3]_i_138\ => \generate_clause_modules[35].clauseModule_n_10\,
      \FSM_onehot_state_reg[3]_i_138_0\ => \generate_clause_modules[34].clauseModule_n_2\,
      \FSM_onehot_state_reg[3]_i_160\ => \generate_clause_modules[34].clauseModule_n_0\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[33].clauseModule_n_0\,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[33].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[33].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[33].clauseModule_n_4\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[33].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[33].clauseModule_n_6\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(33),
      \implication_variable_id_reg[3]_i_30\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_42\(0) => is_unit(32),
      \implication_variable_id_reg[4]_i_42_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(33),
      \p_0_in__32\(4 downto 0) => \p_0_in__32\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[33].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[5].clauseModule_n_14\,
      variable_2_polarity_reg_1 => \generate_clause_modules[25].clauseModule_n_8\,
      variable_2_polarity_reg_2(2) => Q(7),
      variable_2_polarity_reg_2(1 downto 0) => Q(3 downto 2),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[34].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33\
     port map (
      \FSM_onehot_state[3]_i_212\ => \generate_clause_modules[35].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_212_0\ => \generate_clause_modules[35].clauseModule_n_9\,
      \FSM_onehot_state[3]_i_212_1\ => \generate_clause_modules[35].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(34),
      is_unit(0) => is_unit(34),
      \p_0_in__34\(4 downto 0) => \p_0_in__34\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[34].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[34].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[5].clauseModule_n_14\,
      variable_2_polarity_reg_1 => \generate_clause_modules[25].clauseModule_n_8\,
      variable_2_polarity_reg_2(2) => Q(7),
      variable_2_polarity_reg_2(1 downto 0) => Q(3 downto 2),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[35].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[35].clauseModule_n_4\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[35].clauseModule_n_5\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[35].clauseModule_n_6\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[35].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[35].clauseModule_n_8\,
      clause_in_use_reg_0 => \generate_clause_modules[35].clauseModule_n_9\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(35),
      \implication_variable_id_reg[3]_i_30\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_42\ => implicationSelector_n_3,
      is_unit(0) => is_unit(35),
      \p_0_in__34\(4 downto 0) => \p_0_in__34\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_78(1 downto 0) => is_unit(34 downto 33),
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[35].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[35].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[35].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[35].clauseModule_n_10\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_5\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[35].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[49].clauseModule_n_8\,
      variable_2_polarity_reg_1 => \generate_clause_modules[44].clauseModule_n_7\,
      variable_2_polarity_reg_2(2) => Q(7),
      variable_2_polarity_reg_2(1 downto 0) => Q(3 downto 2),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[36].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35\
     port map (
      \FSM_onehot_state_reg[3]_i_109\ => \generate_clause_modules[37].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_87\ => \generate_clause_modules[38].clauseModule_n_5\,
      \FSM_onehot_state_reg[3]_i_87_0\ => \generate_clause_modules[37].clauseModule_n_7\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[36].clauseModule_n_0\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(36),
      is_unit(0) => is_unit(36),
      \p_0_in__36\(4 downto 0) => \p_0_in__36\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]_0\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[36].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[5].clauseModule_n_14\,
      variable_2_polarity_reg_1 => \generate_clause_modules[12].clauseModule_n_10\,
      variable_2_polarity_reg_2(2) => Q(7),
      variable_2_polarity_reg_2(1 downto 0) => Q(4 downto 3),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[37].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36\
     port map (
      \FSM_onehot_state[3]_i_164\ => \generate_clause_modules[38].clauseModule_n_6\,
      \FSM_onehot_state[3]_i_164_0\ => \generate_clause_modules[38].clauseModule_n_4\,
      \FSM_onehot_state[3]_i_164_1\ => \generate_clause_modules[38].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[37].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[37].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[37].clauseModule_n_4\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[37].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[37].clauseModule_n_6\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(37),
      \implication_variable_id_reg[3]_i_29\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_41\(0) => is_unit(36),
      \implication_variable_id_reg[4]_i_41_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(37),
      \p_0_in__36\(4 downto 0) => \p_0_in__36\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]_0\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[37].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[37].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[44].clauseModule_n_7\,
      variable_2_polarity_reg_1(2) => Q(5),
      variable_2_polarity_reg_1(1 downto 0) => Q(3 downto 2),
      variable_2_polarity_reg_2 => \generate_clause_modules[52].clauseModule_n_3\,
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[38].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      clause_in_use_reg_0 => \generate_clause_modules[38].clauseModule_n_4\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(38),
      is_unit(0) => is_unit(38),
      \p_0_in__38\(4 downto 0) => \p_0_in__38\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_49(1 downto 0) => is_unit(37 downto 36),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]_0\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[38].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[38].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[38].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[38].clauseModule_n_5\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      \variable_1_assignment_reg[1]_5\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[38].clauseModule_n_6\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[44].clauseModule_n_7\,
      variable_2_polarity_reg_1 => \generate_clause_modules[18].clauseModule_n_10\,
      variable_2_polarity_reg_2(2) => Q(7),
      variable_2_polarity_reg_2(1 downto 0) => Q(4 downto 3),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[39].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38\
     port map (
      \FSM_onehot_state_reg[3]_i_109\ => \generate_clause_modules[40].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_87\ => \generate_clause_modules[41].clauseModule_n_10\,
      \FSM_onehot_state_reg[3]_i_87_0\ => \generate_clause_modules[40].clauseModule_n_2\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[39].clauseModule_n_0\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[39].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[39].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[39].clauseModule_n_4\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[39].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[39].clauseModule_n_6\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(39),
      \implication_variable_id_reg[3]_i_29\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_41\(0) => is_unit(38),
      \implication_variable_id_reg[4]_i_41_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(39),
      \p_0_in__38\(4 downto 0) => \p_0_in__38\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]_0\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[39].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[44].clauseModule_n_7\,
      variable_2_polarity_reg_1 => \generate_clause_modules[52].clauseModule_n_3\,
      variable_2_polarity_reg_2(2) => Q(5),
      variable_2_polarity_reg_2(1 downto 0) => Q(3 downto 2),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[3].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2\
     port map (
      \FSM_onehot_state_reg[3]_i_240\ => \generate_clause_modules[5].clauseModule_n_12\,
      \FSM_onehot_state_reg[3]_i_240_0\ => \generate_clause_modules[4].clauseModule_n_9\,
      \FSM_onehot_state_reg[3]_i_262\ => \generate_clause_modules[4].clauseModule_n_0\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[3].clauseModule_n_0\,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[3].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[3].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[3].clauseModule_n_8\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[3].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[3].clauseModule_n_5\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(3),
      \implication_variable_id[2]_i_8\ => implicationSelector_n_6,
      \implication_variable_id[3]_i_47\ => implicationSelector_n_7,
      \implication_variable_id[4]_i_29\ => implicationSelector_n_3,
      \implication_variable_id[4]_i_59\(0) => is_unit(2),
      is_unit(0) => is_unit(3),
      \p_0_in__2\(4 downto 0) => \p_0_in__2\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[3].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[5].clauseModule_n_14\,
      variable_2_polarity_reg_1 => \generate_clause_modules[25].clauseModule_n_8\,
      variable_2_polarity_reg_2(2) => Q(7),
      variable_2_polarity_reg_2(1 downto 0) => Q(3 downto 2),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_id_reg[4]_0\(1 downto 0) => \p_0_in__3\(4 downto 3),
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[40].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39\
     port map (
      \FSM_onehot_state[3]_i_163\ => \generate_clause_modules[41].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_163_0\ => \generate_clause_modules[41].clauseModule_n_9\,
      \FSM_onehot_state[3]_i_163_1\ => \generate_clause_modules[41].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(40),
      is_unit(0) => is_unit(40),
      \p_0_in__40\(4 downto 0) => \p_0_in__40\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]_0\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[40].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[40].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[70].clauseModule_n_3\,
      variable_2_polarity_reg_1 => \generate_clause_modules[25].clauseModule_n_8\,
      variable_2_polarity_reg_2(2) => Q(7),
      variable_2_polarity_reg_2(1) => Q(5),
      variable_2_polarity_reg_2(0) => Q(3),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[41].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[41].clauseModule_n_4\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[41].clauseModule_n_5\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[41].clauseModule_n_6\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[41].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[41].clauseModule_n_8\,
      clause_in_use_reg_0 => \generate_clause_modules[41].clauseModule_n_9\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(41),
      \implication_variable_id_reg[3]_i_28\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_40\ => implicationSelector_n_3,
      is_unit(0) => is_unit(41),
      \p_0_in__40\(4 downto 0) => \p_0_in__40\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_49(1 downto 0) => is_unit(40 downto 39),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]_0\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[41].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[41].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[41].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[41].clauseModule_n_10\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_5\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[41].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[44].clauseModule_n_7\,
      variable_2_polarity_reg_1 => \generate_clause_modules[72].clauseModule_n_3\,
      variable_2_polarity_reg_2(2) => Q(7),
      variable_2_polarity_reg_2(1) => Q(5),
      variable_2_polarity_reg_2(0) => Q(2),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[42].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41\
     port map (
      \FSM_onehot_state_reg[3]_i_109\ => \generate_clause_modules[43].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_87\ => \generate_clause_modules[44].clauseModule_n_5\,
      \FSM_onehot_state_reg[3]_i_87_0\ => \generate_clause_modules[43].clauseModule_n_7\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[42].clauseModule_n_0\,
      \clause_in_use_i_2__0_0\(4) => Q(7),
      \clause_in_use_i_2__0_0\(3 downto 0) => Q(5 downto 2),
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(42),
      is_unit(0) => is_unit(42),
      \p_0_in__42\(4 downto 0) => \p_0_in__42\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]_0\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[42].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[44].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[43].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42\
     port map (
      \FSM_onehot_state[3]_i_162\ => \generate_clause_modules[44].clauseModule_n_6\,
      \FSM_onehot_state[3]_i_162_0\ => \generate_clause_modules[44].clauseModule_n_4\,
      \FSM_onehot_state[3]_i_162_1\ => \generate_clause_modules[44].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[43].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[43].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[43].clauseModule_n_4\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[43].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[43].clauseModule_n_6\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(43),
      \implication_variable_id_reg[3]_i_28\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_40\(0) => is_unit(42),
      \implication_variable_id_reg[4]_i_40_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(43),
      \p_0_in__42\(4 downto 0) => \p_0_in__42\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]_0\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[43].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[43].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[44].clauseModule_n_7\,
      variable_2_polarity_reg_1 => \generate_clause_modules[57].clauseModule_n_8\,
      variable_2_polarity_reg_2(2 downto 0) => Q(4 downto 2),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[44].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      clause_in_use_reg_0 => \generate_clause_modules[44].clauseModule_n_4\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(44),
      is_unit(0) => is_unit(44),
      \p_0_in__44\(4 downto 0) => \p_0_in__44\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[8]\ => \generate_clause_modules[44].clauseModule_n_7\,
      state_reg_i_49(1 downto 0) => is_unit(43 downto 42),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]_0\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[44].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[44].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[44].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[44].clauseModule_n_5\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_5\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id[4]_i_2\(4) => Q(8),
      \variable_1_id[4]_i_2\(3 downto 2) => Q(6 downto 5),
      \variable_1_id[4]_i_2\(1 downto 0) => Q(3 downto 2),
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[44].clauseModule_n_6\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[52].clauseModule_n_3\,
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[45].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44\
     port map (
      \FSM_onehot_state_reg[3]_i_109\ => \generate_clause_modules[46].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_87\ => \generate_clause_modules[47].clauseModule_n_11\,
      \FSM_onehot_state_reg[3]_i_87_0\ => \generate_clause_modules[46].clauseModule_n_2\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[45].clauseModule_n_0\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[45].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[45].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[45].clauseModule_n_4\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[45].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[45].clauseModule_n_6\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(45),
      \implication_variable_id_reg[3]_i_27\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_39\(0) => is_unit(44),
      \implication_variable_id_reg[4]_i_39_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(45),
      \p_0_in__44\(4 downto 0) => \p_0_in__44\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]_0\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[45].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[44].clauseModule_n_7\,
      variable_2_polarity_reg_1 => \generate_clause_modules[52].clauseModule_n_3\,
      variable_2_polarity_reg_2(2) => Q(5),
      variable_2_polarity_reg_2(1 downto 0) => Q(3 downto 2),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[46].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45\
     port map (
      \FSM_onehot_state[3]_i_161\ => \generate_clause_modules[47].clauseModule_n_12\,
      \FSM_onehot_state[3]_i_161_0\ => \generate_clause_modules[47].clauseModule_n_10\,
      \FSM_onehot_state[3]_i_161_1\ => \generate_clause_modules[47].clauseModule_n_4\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(46),
      is_unit(0) => is_unit(46),
      \p_0_in__46\(4 downto 0) => \p_0_in__46\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]_0\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[46].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[46].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[44].clauseModule_n_7\,
      variable_2_polarity_reg_1 => \generate_clause_modules[52].clauseModule_n_3\,
      variable_2_polarity_reg_2(2) => Q(5),
      variable_2_polarity_reg_2(1 downto 0) => Q(3 downto 2),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[47].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      \clause_count_reg[0]_rep\ => \generate_clause_modules[47].clauseModule_n_5\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[47].clauseModule_n_6\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[47].clauseModule_n_7\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[47].clauseModule_n_8\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[47].clauseModule_n_9\,
      clause_in_use_reg_0 => \generate_clause_modules[47].clauseModule_n_10\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(47),
      \implication_variable_id_reg[3]_i_27\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_39\ => implicationSelector_n_3,
      is_unit(0) => is_unit(47),
      \p_0_in__46\(4 downto 0) => \p_0_in__46\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[3]\ => \generate_clause_modules[47].clauseModule_n_2\,
      state_reg_i_49(1 downto 0) => is_unit(46 downto 45),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]_0\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[47].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[47].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[47].clauseModule_n_4\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[47].clauseModule_n_11\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[4]_rep__2_n_0\,
      \variable_1_assignment_reg[1]_5\ => \FSM_onehot_state_reg[0]_rep__0_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[47].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(1) => \FSM_onehot_state_reg_n_0_[6]\,
      variable_2_polarity_reg_0(0) => clear_assignment,
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[48].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47\
     port map (
      \FSM_onehot_state_reg[3]_i_44\ => \generate_clause_modules[50].clauseModule_n_5\,
      \FSM_onehot_state_reg[3]_i_44_0\ => \generate_clause_modules[49].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_66\ => \generate_clause_modules[49].clauseModule_n_0\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[48].clauseModule_n_0\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(48),
      is_unit(0) => is_unit(48),
      \p_0_in__48\(4 downto 0) => \p_0_in__48\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[0]_1\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[48].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[18].clauseModule_n_10\,
      variable_2_polarity_reg_1 => \generate_clause_modules[25].clauseModule_n_8\,
      variable_2_polarity_reg_2(2 downto 1) => Q(7 downto 6),
      variable_2_polarity_reg_2(0) => Q(3),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[49].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48\
     port map (
      \FSM_onehot_state[3]_i_113\ => \generate_clause_modules[50].clauseModule_n_6\,
      \FSM_onehot_state[3]_i_113_0\ => \generate_clause_modules[50].clauseModule_n_4\,
      \FSM_onehot_state[3]_i_113_1\ => \generate_clause_modules[50].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[49].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[49].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[49].clauseModule_n_4\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[49].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[49].clauseModule_n_6\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(49),
      \implication_variable_id_reg[3]_i_34\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_46\(0) => is_unit(48),
      \implication_variable_id_reg[4]_i_46_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(49),
      \p_0_in__48\(4 downto 0) => \p_0_in__48\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[5]\ => \generate_clause_modules[49].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[49].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[49].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[21].clauseModule_n_10\,
      variable_2_polarity_reg_1(4 downto 1) => Q(7 downto 4),
      variable_2_polarity_reg_1(0) => Q(2),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[4].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3\
     port map (
      \FSM_onehot_state[3]_i_313\ => \generate_clause_modules[5].clauseModule_n_13\,
      \FSM_onehot_state[3]_i_313_0\ => \generate_clause_modules[5].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_313_1\ => \generate_clause_modules[5].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[4].clauseModule_n_8\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[4].clauseModule_n_1\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(4),
      \implication_variable_id[0]_i_8\ => implicationSelector_n_6,
      \implication_variable_id[1]_i_8\(0) => is_unit(3),
      \implication_variable_id[1]_i_8_0\(1 downto 0) => \p_0_in__3\(4 downto 3),
      \implication_variable_id[1]_i_8_1\ => implicationSelector_n_3,
      is_unit(0) => is_unit(4),
      \p_0_in__4\(4 downto 0) => \p_0_in__4\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[4].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[4].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[24].clauseModule_n_10\,
      variable_2_polarity_reg_1 => \generate_clause_modules[5].clauseModule_n_14\,
      variable_2_polarity_reg_2(2 downto 1) => Q(8 downto 7),
      variable_2_polarity_reg_2(0) => Q(4),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[50].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      clause_in_use_reg_0 => \generate_clause_modules[50].clauseModule_n_4\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(50),
      is_unit(0) => is_unit(50),
      \p_0_in__50\(4 downto 0) => \p_0_in__50\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_19(1 downto 0) => is_unit(49 downto 48),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[50].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[50].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[50].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[50].clauseModule_n_5\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[4]_rep_n_0\,
      \variable_1_assignment_reg[1]_5\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[50].clauseModule_n_6\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[49].clauseModule_n_8\,
      variable_2_polarity_reg_1 => \generate_clause_modules[12].clauseModule_n_10\,
      variable_2_polarity_reg_2(2 downto 1) => Q(7 downto 6),
      variable_2_polarity_reg_2(0) => Q(3),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[51].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50\
     port map (
      \FSM_onehot_state_reg[3]_i_44\ => \generate_clause_modules[53].clauseModule_n_10\,
      \FSM_onehot_state_reg[3]_i_44_0\ => \generate_clause_modules[52].clauseModule_n_2\,
      \FSM_onehot_state_reg[3]_i_66\ => \generate_clause_modules[52].clauseModule_n_0\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[51].clauseModule_n_0\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[51].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[51].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[51].clauseModule_n_4\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[51].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[51].clauseModule_n_6\,
      \clause_in_use_i_2__44_0\(4 downto 2) => Q(7 downto 5),
      \clause_in_use_i_2__44_0\(1 downto 0) => Q(3 downto 2),
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(51),
      \implication_variable_id_reg[3]_i_34\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_46\(0) => is_unit(50),
      \implication_variable_id_reg[4]_i_46_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(51),
      \p_0_in__50\(4 downto 0) => \p_0_in__50\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[51].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[25].clauseModule_n_8\,
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[52].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51\
     port map (
      \FSM_onehot_state[3]_i_112\ => \generate_clause_modules[53].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_112_0\ => \generate_clause_modules[53].clauseModule_n_9\,
      \FSM_onehot_state[3]_i_112_1\ => \generate_clause_modules[53].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      \clause_in_use_i_2__37\(4 downto 0) => Q(7 downto 3),
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(52),
      is_unit(0) => is_unit(52),
      \p_0_in__52\(4 downto 0) => \p_0_in__52\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[7]\ => \generate_clause_modules[52].clauseModule_n_3\,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[52].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[52].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[12].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[53].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[53].clauseModule_n_4\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[53].clauseModule_n_5\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[53].clauseModule_n_6\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[53].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[53].clauseModule_n_8\,
      clause_in_use_reg_0 => \generate_clause_modules[53].clauseModule_n_9\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(53),
      \implication_variable_id_reg[3]_i_33\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_45\ => implicationSelector_n_3,
      is_unit(0) => is_unit(53),
      \p_0_in__52\(4 downto 0) => \p_0_in__52\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_19(1 downto 0) => is_unit(52 downto 51),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[53].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[53].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[53].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[53].clauseModule_n_10\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[4]_rep_n_0\,
      \variable_1_assignment_reg[1]_5\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[53].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[52].clauseModule_n_3\,
      variable_2_polarity_reg_1 => \generate_clause_modules[21].clauseModule_n_10\,
      variable_2_polarity_reg_2(2 downto 1) => Q(6 downto 5),
      variable_2_polarity_reg_2(0) => Q(2),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[54].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53\
     port map (
      \FSM_onehot_state_reg[3]_i_44\ => \generate_clause_modules[56].clauseModule_n_5\,
      \FSM_onehot_state_reg[3]_i_44_0\ => \generate_clause_modules[55].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_66\ => \generate_clause_modules[55].clauseModule_n_0\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[54].clauseModule_n_0\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(54),
      is_unit(0) => is_unit(54),
      \p_0_in__54\(4 downto 0) => \p_0_in__54\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[54].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[52].clauseModule_n_3\,
      variable_2_polarity_reg_1 => \generate_clause_modules[12].clauseModule_n_10\,
      variable_2_polarity_reg_2(2 downto 1) => Q(6 downto 5),
      variable_2_polarity_reg_2(0) => Q(3),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[55].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54\
     port map (
      \FSM_onehot_state[3]_i_111\ => \generate_clause_modules[56].clauseModule_n_6\,
      \FSM_onehot_state[3]_i_111_0\ => \generate_clause_modules[56].clauseModule_n_4\,
      \FSM_onehot_state[3]_i_111_1\ => \generate_clause_modules[56].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[55].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[55].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[55].clauseModule_n_4\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[55].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[55].clauseModule_n_6\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(55),
      \implication_variable_id_reg[3]_i_33\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_45\(0) => is_unit(54),
      \implication_variable_id_reg[4]_i_45_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(55),
      \p_0_in__54\(4 downto 0) => \p_0_in__54\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[6]\ => \generate_clause_modules[55].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[55].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[55].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(4) => Q(8),
      variable_2_polarity_reg_0(3 downto 0) => Q(6 downto 3),
      variable_2_polarity_reg_1 => \generate_clause_modules[61].clauseModule_n_9\,
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[56].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      clause_in_use_reg_0 => \generate_clause_modules[56].clauseModule_n_4\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(56),
      is_unit(0) => is_unit(56),
      \p_0_in__56\(4 downto 0) => \p_0_in__56\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_19(1 downto 0) => is_unit(55 downto 54),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[56].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[56].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[56].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[56].clauseModule_n_5\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[4]_rep_n_0\,
      \variable_1_assignment_reg[1]_5\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[56].clauseModule_n_6\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[72].clauseModule_n_3\,
      variable_2_polarity_reg_1 => \generate_clause_modules[12].clauseModule_n_10\,
      variable_2_polarity_reg_2(2 downto 0) => Q(7 downto 5),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[57].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56\
     port map (
      \FSM_onehot_state_reg[3]_i_44\ => \generate_clause_modules[59].clauseModule_n_10\,
      \FSM_onehot_state_reg[3]_i_44_0\ => \generate_clause_modules[58].clauseModule_n_2\,
      \FSM_onehot_state_reg[3]_i_66\ => \generate_clause_modules[58].clauseModule_n_0\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[57].clauseModule_n_0\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[57].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[57].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[57].clauseModule_n_4\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[57].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[57].clauseModule_n_6\,
      \clause_in_use_i_2__27\(4 downto 1) => Q(7 downto 4),
      \clause_in_use_i_2__27\(0) => Q(2),
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(57),
      \implication_variable_id_reg[3]_i_32\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_44\(0) => is_unit(56),
      \implication_variable_id_reg[4]_i_44_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(57),
      \p_0_in__56\(4 downto 0) => \p_0_in__56\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[7]\ => \generate_clause_modules[57].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[57].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[21].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[58].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57\
     port map (
      \FSM_onehot_state[3]_i_110\ => \generate_clause_modules[59].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_110_0\ => \generate_clause_modules[59].clauseModule_n_9\,
      \FSM_onehot_state[3]_i_110_1\ => \generate_clause_modules[59].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(58),
      is_unit(0) => is_unit(58),
      \p_0_in__58\(4 downto 0) => \p_0_in__58\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[58].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[58].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(2) => Q(7),
      variable_2_polarity_reg_0(1 downto 0) => Q(5 downto 4),
      variable_2_polarity_reg_1 => \generate_clause_modules[12].clauseModule_n_10\,
      variable_2_polarity_reg_2 => \generate_clause_modules[86].clauseModule_n_8\,
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[59].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[59].clauseModule_n_4\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[59].clauseModule_n_5\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[59].clauseModule_n_6\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[59].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[59].clauseModule_n_8\,
      clause_in_use_reg_0 => \generate_clause_modules[59].clauseModule_n_9\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(59),
      \implication_variable_id_reg[3]_i_32\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_44\ => implicationSelector_n_3,
      is_unit(0) => is_unit(59),
      \p_0_in__58\(4 downto 0) => \p_0_in__58\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_19(1 downto 0) => is_unit(58 downto 57),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[59].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[59].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[59].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[59].clauseModule_n_10\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[4]_rep_n_0\,
      \variable_1_assignment_reg[1]_5\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[59].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(4) => Q(8),
      variable_2_polarity_reg_0(3 downto 0) => Q(6 downto 3),
      variable_2_polarity_reg_1 => \generate_clause_modules[61].clauseModule_n_9\,
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[5].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[5].clauseModule_n_2\,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[5].clauseModule_n_9\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[5].clauseModule_n_8\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[5].clauseModule_n_10\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[5].clauseModule_n_4\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[5].clauseModule_n_7\,
      clause_in_use_reg_0 => \generate_clause_modules[5].clauseModule_n_11\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(5),
      \implication_variable_id[2]_i_8\ => implicationSelector_n_6,
      \implication_variable_id[4]_i_29\ => implicationSelector_n_3,
      \implication_variable_id_reg[3]_i_48\ => implicationSelector_n_7,
      is_unit(0) => is_unit(5),
      \p_0_in__4\(4 downto 0) => \p_0_in__4\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[6]\ => \generate_clause_modules[5].clauseModule_n_14\,
      state_reg_i_88(1 downto 0) => is_unit(4 downto 3),
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[5].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[5].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[5].clauseModule_n_12\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[5].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[21].clauseModule_n_10\,
      variable_2_polarity_reg_1(4 downto 1) => Q(7 downto 4),
      variable_2_polarity_reg_1(0) => Q(2),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_id_reg[4]_0\(1 downto 0) => \p_0_in__5\(4 downto 3),
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[60].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59\
     port map (
      \FSM_onehot_state_reg[3]_i_17\ => \generate_clause_modules[62].clauseModule_n_5\,
      \FSM_onehot_state_reg[3]_i_17_0\ => \generate_clause_modules[61].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_34\ => \generate_clause_modules[61].clauseModule_n_0\,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      S(0) => \generate_clause_modules[60].clauseModule_n_0\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(60),
      is_unit(0) => is_unit(60),
      \p_0_in__60\(4 downto 0) => \p_0_in__60\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[60].clauseModule_n_2\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[52].clauseModule_n_3\,
      variable_2_polarity_reg_1 => \generate_clause_modules[12].clauseModule_n_10\,
      variable_2_polarity_reg_2(2 downto 1) => Q(6 downto 5),
      variable_2_polarity_reg_2(0) => Q(3),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[61].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60\
     port map (
      \FSM_onehot_state[3]_i_70\ => \generate_clause_modules[62].clauseModule_n_6\,
      \FSM_onehot_state[3]_i_70_0\ => \generate_clause_modules[62].clauseModule_n_4\,
      \FSM_onehot_state[3]_i_70_1\ => \generate_clause_modules[62].clauseModule_n_3\,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[61].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[61].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[61].clauseModule_n_4\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[61].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[61].clauseModule_n_6\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(61),
      \implication_variable_id_reg[3]_i_31\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_43\(0) => is_unit(60),
      \implication_variable_id_reg[4]_i_43_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(61),
      \p_0_in__60\(4 downto 0) => \p_0_in__60\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[2]\ => \generate_clause_modules[61].clauseModule_n_9\,
      \slv_reg0_reg[5]\ => \generate_clause_modules[61].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[61].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[61].clauseModule_n_7\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(6 downto 0) => Q(8 downto 2),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[62].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61\
     port map (
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      clause_in_use_reg_0 => \generate_clause_modules[62].clauseModule_n_4\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(62),
      is_unit(0) => is_unit(62),
      \p_0_in__62\(4 downto 0) => \p_0_in__62\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_7(1 downto 0) => is_unit(61 downto 60),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[62].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[62].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[62].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[62].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[62].clauseModule_n_6\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[47].clauseModule_n_2\,
      variable_2_polarity_reg_1(2 downto 1) => Q(7 downto 6),
      variable_2_polarity_reg_1(0) => Q(2),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[63].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62\
     port map (
      \FSM_onehot_state_reg[3]_i_17\ => \generate_clause_modules[65].clauseModule_n_10\,
      \FSM_onehot_state_reg[3]_i_17_0\ => \generate_clause_modules[64].clauseModule_n_2\,
      \FSM_onehot_state_reg[3]_i_34\ => \generate_clause_modules[64].clauseModule_n_0\,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      S(0) => \generate_clause_modules[63].clauseModule_n_0\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[63].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[63].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[63].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[63].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[63].clauseModule_n_6\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(63),
      \implication_variable_id_reg[2]_i_40\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_43\(0) => is_unit(62),
      \implication_variable_id_reg[4]_i_43_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(63),
      \p_0_in__62\(4 downto 0) => \p_0_in__62\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[63].clauseModule_n_7\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[61].clauseModule_n_8\,
      variable_2_polarity_reg_1(4 downto 2) => Q(8 downto 6),
      variable_2_polarity_reg_1(1 downto 0) => Q(3 downto 2),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[64].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63\
     port map (
      \FSM_onehot_state[3]_i_69\ => \generate_clause_modules[65].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_69_0\ => \generate_clause_modules[65].clauseModule_n_9\,
      \FSM_onehot_state[3]_i_69_1\ => \generate_clause_modules[65].clauseModule_n_3\,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(64),
      is_unit(0) => is_unit(64),
      \p_0_in__64\(4 downto 0) => \p_0_in__64\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[64].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[64].clauseModule_n_2\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[1].clauseModule_n_8\,
      variable_2_polarity_reg_1(2 downto 1) => Q(8 downto 7),
      variable_2_polarity_reg_1(0) => Q(2),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[65].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64\
     port map (
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[65].clauseModule_n_4\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[65].clauseModule_n_5\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[65].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[65].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[65].clauseModule_n_8\,
      clause_in_use_reg_0 => \generate_clause_modules[65].clauseModule_n_9\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(65),
      \implication_variable_id_reg[2]_i_32\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_35\ => implicationSelector_n_3,
      is_unit(0) => is_unit(65),
      \p_0_in__64\(4 downto 0) => \p_0_in__64\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_7(1 downto 0) => is_unit(64 downto 63),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[65].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[65].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[65].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[65].clauseModule_n_10\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[65].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[1].clauseModule_n_8\,
      variable_2_polarity_reg_1(2 downto 1) => Q(8 downto 7),
      variable_2_polarity_reg_1(0) => Q(2),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[66].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65\
     port map (
      \FSM_onehot_state_reg[3]_i_17\ => \generate_clause_modules[68].clauseModule_n_5\,
      \FSM_onehot_state_reg[3]_i_17_0\ => \generate_clause_modules[67].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_34\ => \generate_clause_modules[67].clauseModule_n_0\,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      S(0) => \generate_clause_modules[66].clauseModule_n_0\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(66),
      is_unit(0) => is_unit(66),
      \p_0_in__66\(4 downto 0) => \p_0_in__66\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[66].clauseModule_n_2\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[5].clauseModule_n_14\,
      variable_2_polarity_reg_1(2 downto 0) => Q(4 downto 2),
      variable_2_polarity_reg_2 => \generate_clause_modules[72].clauseModule_n_4\,
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[67].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66\
     port map (
      \FSM_onehot_state[3]_i_68\ => \generate_clause_modules[68].clauseModule_n_6\,
      \FSM_onehot_state[3]_i_68_0\ => \generate_clause_modules[68].clauseModule_n_4\,
      \FSM_onehot_state[3]_i_68_1\ => \generate_clause_modules[68].clauseModule_n_3\,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[67].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[67].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[67].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[67].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[67].clauseModule_n_6\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(67),
      \implication_variable_id_reg[2]_i_32\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_35\(0) => is_unit(66),
      \implication_variable_id_reg[4]_i_35_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(67),
      \p_0_in__66\(4 downto 0) => \p_0_in__66\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[67].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[67].clauseModule_n_7\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[81].clauseModule_n_8\,
      variable_2_polarity_reg_1 => \generate_clause_modules[73].clauseModule_n_8\,
      variable_2_polarity_reg_2(2) => Q(8),
      variable_2_polarity_reg_2(1 downto 0) => Q(3 downto 2),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[68].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67\
     port map (
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      clause_in_use_reg_0 => \generate_clause_modules[68].clauseModule_n_4\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(68),
      is_unit(0) => is_unit(68),
      \p_0_in__68\(4 downto 0) => \p_0_in__68\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_7(1 downto 0) => is_unit(67 downto 66),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[68].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[68].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[68].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[68].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[68].clauseModule_n_6\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[24].clauseModule_n_10\,
      variable_2_polarity_reg_1 => \generate_clause_modules[5].clauseModule_n_14\,
      variable_2_polarity_reg_2(2 downto 1) => Q(8 downto 7),
      variable_2_polarity_reg_2(0) => Q(4),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[69].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68\
     port map (
      \FSM_onehot_state_reg[3]_i_17\ => \generate_clause_modules[71].clauseModule_n_10\,
      \FSM_onehot_state_reg[3]_i_17_0\ => \generate_clause_modules[70].clauseModule_n_2\,
      \FSM_onehot_state_reg[3]_i_34\ => \generate_clause_modules[70].clauseModule_n_0\,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      S(0) => \generate_clause_modules[69].clauseModule_n_0\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[69].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[69].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[69].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[69].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[69].clauseModule_n_6\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(69),
      \implication_variable_id_reg[2]_i_31\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_34\(0) => is_unit(68),
      \implication_variable_id_reg[4]_i_34_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(69),
      \p_0_in__68\(4 downto 0) => \p_0_in__68\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[69].clauseModule_n_7\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[81].clauseModule_n_8\,
      variable_2_polarity_reg_1(2) => Q(6),
      variable_2_polarity_reg_1(1 downto 0) => Q(3 downto 2),
      variable_2_polarity_reg_2 => \generate_clause_modules[86].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[6].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5\
     port map (
      \FSM_onehot_state_reg[3]_i_240\ => \generate_clause_modules[8].clauseModule_n_12\,
      \FSM_onehot_state_reg[3]_i_240_0\ => \generate_clause_modules[7].clauseModule_n_9\,
      \FSM_onehot_state_reg[3]_i_262\ => \generate_clause_modules[7].clauseModule_n_0\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[6].clauseModule_n_0\,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[6].clauseModule_n_8\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[6].clauseModule_n_1\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(6),
      \implication_variable_id[0]_i_8\ => implicationSelector_n_6,
      \implication_variable_id[1]_i_8\(0) => is_unit(5),
      \implication_variable_id[1]_i_8_0\(1 downto 0) => \p_0_in__5\(4 downto 3),
      \implication_variable_id[1]_i_8_1\ => implicationSelector_n_3,
      is_unit(0) => is_unit(6),
      \p_0_in__6\(4 downto 0) => \p_0_in__6\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[6].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[5].clauseModule_n_14\,
      variable_2_polarity_reg_1 => \generate_clause_modules[12].clauseModule_n_10\,
      variable_2_polarity_reg_2(2) => Q(7),
      variable_2_polarity_reg_2(1 downto 0) => Q(4 downto 3),
      \variable_3_assignment_reg[0]_0\ => broadcast_implication_reg_rep_n_0,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[70].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69\
     port map (
      \FSM_onehot_state[3]_i_67\ => \generate_clause_modules[71].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_67_0\ => \generate_clause_modules[71].clauseModule_n_9\,
      \FSM_onehot_state[3]_i_67_1\ => \generate_clause_modules[71].clauseModule_n_3\,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(70),
      is_unit(0) => is_unit(70),
      \p_0_in__70\(4 downto 0) => \p_0_in__70\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[6]\ => \generate_clause_modules[70].clauseModule_n_3\,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[70].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[70].clauseModule_n_2\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[81].clauseModule_n_8\,
      variable_2_polarity_reg_1(4) => Q(8),
      variable_2_polarity_reg_1(3) => Q(6),
      variable_2_polarity_reg_1(2 downto 0) => Q(4 downto 2),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[71].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70\
     port map (
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[71].clauseModule_n_4\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[71].clauseModule_n_5\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[71].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[71].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[71].clauseModule_n_8\,
      clause_in_use_reg_0 => \generate_clause_modules[71].clauseModule_n_9\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(71),
      \implication_variable_id_reg[2]_i_31\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_34\ => implicationSelector_n_3,
      is_unit(0) => is_unit(71),
      \p_0_in__70\(4 downto 0) => \p_0_in__70\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_7(1 downto 0) => is_unit(70 downto 69),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[71].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[71].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[71].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[71].clauseModule_n_10\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[71].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(3) => Q(8),
      variable_2_polarity_reg_0(2 downto 0) => Q(6 downto 4),
      variable_2_polarity_reg_1 => \generate_clause_modules[23].clauseModule_n_14\,
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_1,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[72].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71\
     port map (
      D(0) => implicationSelector_n_2,
      \FSM_onehot_state_reg[3]_i_13\ => \generate_clause_modules[73].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_5\ => \generate_clause_modules[74].clauseModule_n_5\,
      \FSM_onehot_state_reg[3]_i_5_0\ => \generate_clause_modules[73].clauseModule_n_7\,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      S(0) => \generate_clause_modules[72].clauseModule_n_0\,
      \clause_in_use_i_2__1\(6 downto 0) => Q(8 downto 2),
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(72),
      is_unit(0) => is_unit(72),
      \p_0_in__72\(4 downto 0) => \p_0_in__72\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[4]\ => \generate_clause_modules[72].clauseModule_n_3\,
      \slv_reg0_reg[8]\ => \generate_clause_modules[72].clauseModule_n_4\,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[72].clauseModule_n_2\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[73].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72\
     port map (
      D(0) => implicationSelector_n_2,
      \FSM_onehot_state[3]_i_38\ => \generate_clause_modules[74].clauseModule_n_6\,
      \FSM_onehot_state[3]_i_38_0\ => \generate_clause_modules[74].clauseModule_n_4\,
      \FSM_onehot_state[3]_i_38_1\ => \generate_clause_modules[74].clauseModule_n_3\,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[73].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[73].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[73].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[73].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[73].clauseModule_n_6\,
      \clause_in_use_i_2__74\(6 downto 0) => Q(8 downto 2),
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(73),
      \implication_variable_id_reg[2]_i_30\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_33\(0) => is_unit(72),
      \implication_variable_id_reg[4]_i_33_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(73),
      \p_0_in__72\(4 downto 0) => \p_0_in__72\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[6]\ => \generate_clause_modules[73].clauseModule_n_8\,
      \slv_reg0_reg[8]\ => \generate_clause_modules[73].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[73].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[73].clauseModule_n_7\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[74].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73\
     port map (
      D(0) => implicationSelector_n_2,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      clause_in_use_reg_0 => \generate_clause_modules[74].clauseModule_n_4\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(74),
      is_unit(0) => is_unit(74),
      \p_0_in__74\(4 downto 0) => \p_0_in__74\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[7]\ => \generate_clause_modules[74].clauseModule_n_7\,
      state_reg_i_3(1 downto 0) => is_unit(73 downto 72),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[74].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[74].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[74].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[74].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[74].clauseModule_n_6\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[73].clauseModule_n_8\,
      variable_2_polarity_reg_1(4 downto 3) => Q(8 downto 7),
      variable_2_polarity_reg_1(2) => Q(5),
      variable_2_polarity_reg_1(1 downto 0) => Q(3 downto 2),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[75].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74\
     port map (
      D(0) => implicationSelector_n_2,
      \FSM_onehot_state_reg[3]_i_13\ => \generate_clause_modules[76].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_5\ => \generate_clause_modules[77].clauseModule_n_10\,
      \FSM_onehot_state_reg[3]_i_5_0\ => \generate_clause_modules[76].clauseModule_n_2\,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      S(0) => \generate_clause_modules[75].clauseModule_n_0\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[75].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[75].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[75].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[75].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[75].clauseModule_n_6\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(75),
      \implication_variable_id_reg[2]_i_30\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_33\(0) => is_unit(74),
      \implication_variable_id_reg[4]_i_33_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(75),
      \p_0_in__74\(4 downto 0) => \p_0_in__74\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[75].clauseModule_n_7\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(3) => Q(8),
      variable_2_polarity_reg_0(2 downto 0) => Q(6 downto 4),
      variable_2_polarity_reg_1 => \generate_clause_modules[23].clauseModule_n_14\,
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[76].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75\
     port map (
      D(0) => implicationSelector_n_2,
      \FSM_onehot_state[3]_i_37\ => \generate_clause_modules[77].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_37_0\ => \generate_clause_modules[77].clauseModule_n_9\,
      \FSM_onehot_state[3]_i_37_1\ => \generate_clause_modules[77].clauseModule_n_3\,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(76),
      is_unit(0) => is_unit(76),
      \p_0_in__76\(4 downto 0) => \p_0_in__76\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[76].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[76].clauseModule_n_2\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[74].clauseModule_n_7\,
      variable_2_polarity_reg_1(2 downto 1) => Q(6 downto 5),
      variable_2_polarity_reg_1(0) => Q(3),
      variable_2_polarity_reg_2 => \generate_clause_modules[86].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[77].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76\
     port map (
      D(0) => implicationSelector_n_2,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[77].clauseModule_n_4\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[77].clauseModule_n_5\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[77].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[77].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[77].clauseModule_n_8\,
      clause_in_use_reg_0 => \generate_clause_modules[77].clauseModule_n_9\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(77),
      \implication_variable_id_reg[2]_i_29\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_32\ => implicationSelector_n_3,
      is_unit(0) => is_unit(77),
      \p_0_in__76\(4 downto 0) => \p_0_in__76\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[6]\ => \generate_clause_modules[77].clauseModule_n_12\,
      state_reg_i_3(1 downto 0) => is_unit(76 downto 75),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[77].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[77].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[77].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[77].clauseModule_n_10\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[77].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[86].clauseModule_n_7\,
      variable_2_polarity_reg_1(4 downto 2) => Q(7 downto 5),
      variable_2_polarity_reg_1(1 downto 0) => Q(3 downto 2),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[78].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77\
     port map (
      D(0) => implicationSelector_n_2,
      \FSM_onehot_state_reg[3]_i_13\ => \generate_clause_modules[79].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_5\ => \generate_clause_modules[80].clauseModule_n_5\,
      \FSM_onehot_state_reg[3]_i_5_0\ => \generate_clause_modules[79].clauseModule_n_7\,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      S(0) => \generate_clause_modules[78].clauseModule_n_0\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(78),
      is_unit(0) => is_unit(78),
      \p_0_in__78\(4 downto 0) => \p_0_in__78\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[78].clauseModule_n_2\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[86].clauseModule_n_7\,
      variable_2_polarity_reg_1 => \generate_clause_modules[70].clauseModule_n_3\,
      variable_2_polarity_reg_2(2) => Q(7),
      variable_2_polarity_reg_2(1) => Q(5),
      variable_2_polarity_reg_2(0) => Q(3),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[79].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78\
     port map (
      D(0) => implicationSelector_n_2,
      \FSM_onehot_state[3]_i_36\ => \generate_clause_modules[80].clauseModule_n_6\,
      \FSM_onehot_state[3]_i_36_0\ => \generate_clause_modules[80].clauseModule_n_4\,
      \FSM_onehot_state[3]_i_36_1\ => \generate_clause_modules[80].clauseModule_n_3\,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[79].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[79].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[79].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[79].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[79].clauseModule_n_6\,
      \clause_in_use_i_2__82\(6 downto 0) => Q(8 downto 2),
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(79),
      \implication_variable_id_reg[2]_i_29\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_32\(0) => is_unit(78),
      \implication_variable_id_reg[4]_i_32_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(79),
      \p_0_in__78\(4 downto 0) => \p_0_in__78\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[7]\ => \generate_clause_modules[79].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[79].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[79].clauseModule_n_7\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[7].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6\
     port map (
      \FSM_onehot_state[3]_i_312\ => \generate_clause_modules[8].clauseModule_n_13\,
      \FSM_onehot_state[3]_i_312_0\ => \generate_clause_modules[8].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_312_1\ => \generate_clause_modules[8].clauseModule_n_3\,
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[7].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[7].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[7].clauseModule_n_8\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[7].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[7].clauseModule_n_5\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(7),
      \implication_variable_id[2]_i_8\ => implicationSelector_n_6,
      \implication_variable_id[4]_i_29\ => implicationSelector_n_3,
      \implication_variable_id_reg[3]_i_48\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_60\(0) => is_unit(6),
      is_unit(0) => is_unit(7),
      \p_0_in__6\(4 downto 0) => \p_0_in__6\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[7].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[7].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[44].clauseModule_n_7\,
      variable_2_polarity_reg_1 => \generate_clause_modules[81].clauseModule_n_8\,
      variable_2_polarity_reg_2(2 downto 0) => Q(4 downto 2),
      \variable_3_id_reg[4]_0\(1 downto 0) => \p_0_in__7\(4 downto 3),
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[80].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79\
     port map (
      D(0) => implicationSelector_n_2,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      clause_in_use_reg_0 => \generate_clause_modules[80].clauseModule_n_4\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(80),
      is_unit(0) => is_unit(80),
      \p_0_in__80\(4 downto 0) => \p_0_in__80\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_3(1 downto 0) => is_unit(79 downto 78),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[80].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[80].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[80].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[80].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[80].clauseModule_n_6\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(2 downto 1) => Q(6 downto 5),
      variable_2_polarity_reg_0(0) => Q(2),
      variable_2_polarity_reg_1 => \generate_clause_modules[72].clauseModule_n_3\,
      variable_2_polarity_reg_2 => \generate_clause_modules[72].clauseModule_n_4\,
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[81].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80\
     port map (
      D(0) => implicationSelector_n_2,
      \FSM_onehot_state_reg[3]_i_13\ => \generate_clause_modules[82].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_5\ => \generate_clause_modules[83].clauseModule_n_10\,
      \FSM_onehot_state_reg[3]_i_5_0\ => \generate_clause_modules[82].clauseModule_n_2\,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      S(0) => \generate_clause_modules[81].clauseModule_n_0\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[81].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[81].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[81].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[81].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[81].clauseModule_n_6\,
      \clause_in_use_i_2__63_0\(6 downto 0) => Q(8 downto 2),
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(81),
      \implication_variable_id_reg[2]_i_35\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_38\(0) => is_unit(80),
      \implication_variable_id_reg[4]_i_38_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(81),
      \p_0_in__80\(4 downto 0) => \p_0_in__80\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[7]\ => \generate_clause_modules[81].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[81].clauseModule_n_7\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[82].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81\
     port map (
      D(0) => implicationSelector_n_2,
      \FSM_onehot_state[3]_i_35\ => \generate_clause_modules[83].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_35_0\ => \generate_clause_modules[83].clauseModule_n_9\,
      \FSM_onehot_state[3]_i_35_1\ => \generate_clause_modules[83].clauseModule_n_3\,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      \clause_in_use_i_2__59_0\(4) => Q(8),
      \clause_in_use_i_2__59_0\(3) => Q(6),
      \clause_in_use_i_2__59_0\(2 downto 0) => Q(4 downto 2),
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(82),
      is_unit(0) => is_unit(82),
      \p_0_in__82\(4 downto 0) => \p_0_in__82\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[82].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[82].clauseModule_n_2\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[81].clauseModule_n_8\,
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[83].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82\
     port map (
      D(0) => implicationSelector_n_2,
      Q(3) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(2) => clear_assignment,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[83].clauseModule_n_4\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[83].clauseModule_n_5\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[83].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[83].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[83].clauseModule_n_8\,
      clause_in_use_reg_0 => \generate_clause_modules[83].clauseModule_n_9\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(83),
      \implication_variable_id_reg[2]_i_35\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_38\ => implicationSelector_n_3,
      is_unit(0) => is_unit(83),
      \p_0_in__82\(4 downto 0) => \p_0_in__82\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_3(1 downto 0) => is_unit(82 downto 81),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[83].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[83].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[83].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[83].clauseModule_n_10\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[83].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(3) => Q(8),
      variable_2_polarity_reg_0(2 downto 0) => Q(6 downto 4),
      variable_2_polarity_reg_1 => \generate_clause_modules[23].clauseModule_n_14\,
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[84].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83\
     port map (
      D(0) => implicationSelector_n_2,
      \FSM_onehot_state_reg[3]_i_2\ => \generate_clause_modules[86].clauseModule_n_5\,
      \FSM_onehot_state_reg[3]_i_2_0\ => \generate_clause_modules[85].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_4\ => \generate_clause_modules[85].clauseModule_n_0\,
      Q(2) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(1) => clear_assignment,
      Q(0) => \FSM_onehot_state_reg_n_0_[4]\,
      S(0) => \generate_clause_modules[84].clauseModule_n_0\,
      broadcast_implication => broadcast_implication,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(84),
      is_unit(0) => is_unit(84),
      \p_0_in__84\(4 downto 0) => \p_0_in__84\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[84].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(2) => Q(6),
      variable_2_polarity_reg_0(1 downto 0) => Q(3 downto 2),
      variable_2_polarity_reg_1 => \generate_clause_modules[81].clauseModule_n_8\,
      variable_2_polarity_reg_2 => \generate_clause_modules[86].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_assignment_reg[1]_0\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[85].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84\
     port map (
      D(0) => implicationSelector_n_2,
      \FSM_onehot_state[3]_i_16\ => \generate_clause_modules[86].clauseModule_n_6\,
      \FSM_onehot_state[3]_i_16_0\ => \generate_clause_modules[86].clauseModule_n_4\,
      \FSM_onehot_state[3]_i_16_1\ => \generate_clause_modules[86].clauseModule_n_3\,
      Q(2) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(1) => clear_assignment,
      Q(0) => \FSM_onehot_state_reg_n_0_[4]\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[85].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[85].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[85].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[85].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[85].clauseModule_n_6\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(85),
      \implication_variable_id_reg[2]_i_34\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_37\(0) => is_unit(84),
      \implication_variable_id_reg[4]_i_37_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(85),
      \p_0_in__84\(4 downto 0) => \p_0_in__84\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[3]\ => \generate_clause_modules[85].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[85].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[85].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[86].clauseModule_n_7\,
      variable_2_polarity_reg_1(4 downto 2) => Q(7 downto 5),
      variable_2_polarity_reg_1(1 downto 0) => Q(3 downto 2),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[86].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85\
     port map (
      D(0) => implicationSelector_n_2,
      Q(2) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(1) => clear_assignment,
      Q(0) => \FSM_onehot_state_reg_n_0_[4]\,
      \clause_in_use_i_2__62\(6 downto 0) => Q(8 downto 2),
      clause_in_use_reg_0 => \generate_clause_modules[86].clauseModule_n_4\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(86),
      is_unit(0) => is_unit(86),
      \p_0_in__86\(4 downto 0) => \p_0_in__86\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[6]\ => \generate_clause_modules[86].clauseModule_n_8\,
      \slv_reg0_reg[8]\ => \generate_clause_modules[86].clauseModule_n_7\,
      state_reg_i_2(1 downto 0) => is_unit(85 downto 84),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[86].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[86].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[86].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[86].clauseModule_n_5\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[86].clauseModule_n_6\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[87].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86\
     port map (
      D(0) => implicationSelector_n_2,
      \FSM_onehot_state_reg[3]_i_2\ => \generate_clause_modules[89].clauseModule_n_10\,
      \FSM_onehot_state_reg[3]_i_2_0\ => \generate_clause_modules[88].clauseModule_n_2\,
      \FSM_onehot_state_reg[3]_i_4\ => \generate_clause_modules[88].clauseModule_n_0\,
      Q(2) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(1) => clear_assignment,
      Q(0) => \FSM_onehot_state_reg_n_0_[4]\,
      S(0) => \generate_clause_modules[87].clauseModule_n_0\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[87].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[87].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[87].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[87].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[87].clauseModule_n_6\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(87),
      \implication_variable_id_reg[2]_i_34\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_37\(0) => is_unit(86),
      \implication_variable_id_reg[4]_i_37_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(87),
      \p_0_in__86\(4 downto 0) => \p_0_in__86\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[87].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_1\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(3 downto 0) => Q(6 downto 3),
      variable_2_polarity_reg_1 => \generate_clause_modules[79].clauseModule_n_8\,
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[88].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87\
     port map (
      D(0) => implicationSelector_n_2,
      \FSM_onehot_state[3]_i_15\ => \generate_clause_modules[89].clauseModule_n_11\,
      \FSM_onehot_state[3]_i_15_0\ => \generate_clause_modules[89].clauseModule_n_9\,
      \FSM_onehot_state[3]_i_15_1\ => \generate_clause_modules[89].clauseModule_n_3\,
      Q(2) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(1) => clear_assignment,
      Q(0) => \FSM_onehot_state_reg_n_0_[4]\,
      \clause_in_use_i_2__55\(4 downto 3) => Q(7 downto 6),
      \clause_in_use_i_2__55\(2 downto 0) => Q(4 downto 2),
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(88),
      is_unit(0) => is_unit(88),
      \p_0_in__88\(4 downto 0) => \p_0_in__88\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[7]\ => \generate_clause_modules[88].clauseModule_n_3\,
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[88].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[88].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[73].clauseModule_n_9\,
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[89].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88\
     port map (
      D(0) => implicationSelector_n_2,
      Q(2) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(1) => clear_assignment,
      Q(0) => \FSM_onehot_state_reg_n_0_[4]\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[89].clauseModule_n_4\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[89].clauseModule_n_5\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[89].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[89].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[89].clauseModule_n_8\,
      clause_in_use_reg_0 => \generate_clause_modules[89].clauseModule_n_9\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(89),
      \implication_variable_id_reg[2]_i_33\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_36\ => implicationSelector_n_3,
      is_unit(0) => is_unit(89),
      \p_0_in__88\(4 downto 0) => \p_0_in__88\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_2(1 downto 0) => is_unit(88 downto 87),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[89].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[89].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[89].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => \generate_clause_modules[89].clauseModule_n_10\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[89].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[73].clauseModule_n_9\,
      variable_2_polarity_reg_1 => \generate_clause_modules[72].clauseModule_n_3\,
      variable_2_polarity_reg_2(2 downto 1) => Q(7 downto 6),
      variable_2_polarity_reg_2(0) => Q(2),
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[8].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7\
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(0) => clear_assignment,
      S(0) => \generate_clause_modules[8].clauseModule_n_2\,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[8].clauseModule_n_10\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[8].clauseModule_n_4\,
      \clause_in_use_i_2__16\(4 downto 1) => Q(8 downto 5),
      \clause_in_use_i_2__16\(0) => Q(2),
      clause_in_use_reg_0 => \generate_clause_modules[8].clauseModule_n_11\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(8),
      \implication_variable_id[0]_i_8\ => implicationSelector_n_6,
      \implication_variable_id[1]_i_8\(1 downto 0) => \p_0_in__7\(4 downto 3),
      \implication_variable_id[1]_i_8_0\ => implicationSelector_n_3,
      is_unit(0) => is_unit(8),
      \p_0_in__8\(4 downto 0) => \p_0_in__8\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[7]\ => \generate_clause_modules[8].clauseModule_n_14\,
      state_reg_i_88(1 downto 0) => is_unit(7 downto 6),
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[8].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[8].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[8].clauseModule_n_12\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_4\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[8].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[72].clauseModule_n_3\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[90].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89\
     port map (
      D(0) => implicationSelector_n_2,
      Q(2) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(1) => clear_assignment,
      Q(0) => \FSM_onehot_state_reg_n_0_[4]\,
      S(0) => \generate_clause_modules[90].clauseModule_n_0\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[90].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[90].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[90].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[90].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[90].clauseModule_n_6\,
      implication_assignments(0) => implication_assignments(90),
      \implication_variable_id_reg[2]_i_33\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_i_36\ => implicationSelector_n_3,
      is_unit(0) => is_unit(90),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      s01_axi_aresetn_0 => \^s01_axi_aresetn_0\(0),
      \variable_1_assignment_reg[0]_0\ => \variable_1_assignment_reg[0]\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[90].clauseModule_n_8\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[90].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_2\(0) => SAT,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \variable_1_id_reg[4]_0\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[73].clauseModule_n_9\,
      variable_2_polarity_reg_1(2) => Q(7),
      variable_2_polarity_reg_1(1) => Q(4),
      variable_2_polarity_reg_1(0) => Q(2),
      variable_2_polarity_reg_2 => \generate_clause_modules[86].clauseModule_n_8\,
      \variable_3_assignment_reg[0]_0\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
\generate_clause_modules[9].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8\
     port map (
      CO(0) => in3,
      \FSM_onehot_state_reg[1]\ => \generate_clause_modules[9].clauseModule_n_8\,
      \FSM_onehot_state_reg[1]_0\ => \generate_clause_modules[9].clauseModule_n_11\,
      \FSM_onehot_state_reg[3]_i_109_0\(3) => \generate_clause_modules[33].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_109_0\(2) => \generate_clause_modules[30].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_109_0\(1) => \generate_clause_modules[27].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_109_0\(0) => \generate_clause_modules[24].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_138_0\(3) => \generate_clause_modules[21].clauseModule_n_9\,
      \FSM_onehot_state_reg[3]_i_138_0\(2) => \generate_clause_modules[18].clauseModule_n_9\,
      \FSM_onehot_state_reg[3]_i_138_0\(1) => \generate_clause_modules[15].clauseModule_n_9\,
      \FSM_onehot_state_reg[3]_i_138_0\(0) => \generate_clause_modules[12].clauseModule_n_9\,
      \FSM_onehot_state_reg[3]_i_13_0\(3) => \generate_clause_modules[69].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_13_0\(2) => \generate_clause_modules[66].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_13_0\(1) => \generate_clause_modules[63].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_13_0\(0) => \generate_clause_modules[60].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_160_0\(3) => \generate_clause_modules[21].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_160_0\(2) => \generate_clause_modules[18].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_160_0\(1) => \generate_clause_modules[15].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_160_0\(0) => \generate_clause_modules[12].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_17_0\(3) => \generate_clause_modules[57].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_17_0\(2) => \generate_clause_modules[54].clauseModule_n_2\,
      \FSM_onehot_state_reg[3]_i_17_0\(1) => \generate_clause_modules[51].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_17_0\(0) => \generate_clause_modules[48].clauseModule_n_2\,
      \FSM_onehot_state_reg[3]_i_211_0\(2) => \generate_clause_modules[6].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_211_0\(1) => \generate_clause_modules[3].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_211_0\(0) => \generate_clause_modules[0].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_240_0\ => \generate_clause_modules[11].clauseModule_n_11\,
      \FSM_onehot_state_reg[3]_i_240_1\ => \generate_clause_modules[10].clauseModule_n_9\,
      \FSM_onehot_state_reg[3]_i_262_0\ => \generate_clause_modules[10].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_2_0\(3) => \generate_clause_modules[81].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_2_0\(2) => \generate_clause_modules[78].clauseModule_n_2\,
      \FSM_onehot_state_reg[3]_i_2_0\(1) => \generate_clause_modules[75].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_2_0\(0) => \generate_clause_modules[72].clauseModule_n_2\,
      \FSM_onehot_state_reg[3]_i_34_0\(3) => \generate_clause_modules[57].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_34_0\(2) => \generate_clause_modules[54].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_34_0\(1) => \generate_clause_modules[51].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_34_0\(0) => \generate_clause_modules[48].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_44_0\(3) => \generate_clause_modules[45].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_44_0\(2) => \generate_clause_modules[42].clauseModule_n_2\,
      \FSM_onehot_state_reg[3]_i_44_0\(1) => \generate_clause_modules[39].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_44_0\(0) => \generate_clause_modules[36].clauseModule_n_2\,
      \FSM_onehot_state_reg[3]_i_4_0\(3) => \generate_clause_modules[81].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_4_0\(2) => \generate_clause_modules[78].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_4_0\(1) => \generate_clause_modules[75].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_4_0\(0) => \generate_clause_modules[72].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_5_0\(3) => \generate_clause_modules[69].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_5_0\(2) => \generate_clause_modules[66].clauseModule_n_2\,
      \FSM_onehot_state_reg[3]_i_5_0\(1) => \generate_clause_modules[63].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_5_0\(0) => \generate_clause_modules[60].clauseModule_n_2\,
      \FSM_onehot_state_reg[3]_i_66_0\(3) => \generate_clause_modules[45].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_66_0\(2) => \generate_clause_modules[42].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_66_0\(1) => \generate_clause_modules[39].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_66_0\(0) => \generate_clause_modules[36].clauseModule_n_0\,
      \FSM_onehot_state_reg[3]_i_87_0\(3) => \generate_clause_modules[33].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_87_0\(2) => \generate_clause_modules[30].clauseModule_n_2\,
      \FSM_onehot_state_reg[3]_i_87_0\(1) => \generate_clause_modules[27].clauseModule_n_7\,
      \FSM_onehot_state_reg[3]_i_87_0\(0) => \generate_clause_modules[24].clauseModule_n_9\,
      Q(2) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(1) => clear_assignment,
      Q(0) => p_0_in2_in,
      S(2) => \generate_clause_modules[6].clauseModule_n_9\,
      S(1) => \generate_clause_modules[3].clauseModule_n_9\,
      S(0) => \generate_clause_modules[0].clauseModule_n_7\,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[9].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[9].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[9].clauseModule_n_7\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[9].clauseModule_n_0\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[9].clauseModule_n_4\,
      clause_in_use_reg_0 => \^s01_axi_aresetn_0\(0),
      implication_assignments(0) => implication_assignments(9),
      \implication_variable_id[2]_i_8\ => implicationSelector_n_6,
      \implication_variable_id[4]_i_29\ => implicationSelector_n_3,
      is_unit(0) => is_unit(8),
      \output_status_reg[2]\(0) => in5,
      \output_status_reg[2]_0\ => \output_status[2]_i_2_n_0\,
      \output_status_reg[2]_1\(2) => SAT,
      \output_status_reg[2]_1\(1) => \generate_clause_modules[87].clauseModule_n_7\,
      \output_status_reg[2]_1\(0) => \generate_clause_modules[84].clauseModule_n_2\,
      \output_status_reg[2]_2\(2) => \generate_clause_modules[90].clauseModule_n_0\,
      \output_status_reg[2]_2\(1) => \generate_clause_modules[87].clauseModule_n_0\,
      \output_status_reg[2]_2\(0) => \generate_clause_modules[84].clauseModule_n_0\,
      \p_0_in__8\(4 downto 0) => \p_0_in__8\(4 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      top_status(1 downto 0) => top_status(2 downto 1),
      \variable_1_assignment_reg[1]_0\(0) => is_unit(9),
      \variable_1_assignment_reg[1]_1\(0) => in4,
      \variable_1_assignment_reg[1]_2\ => \FSM_onehot_state_reg[4]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_3\ => \FSM_onehot_state_reg[0]_rep__1_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[77].clauseModule_n_12\,
      variable_2_polarity_reg_1 => \generate_clause_modules[25].clauseModule_n_8\,
      variable_2_polarity_reg_2(2) => Q(7),
      variable_2_polarity_reg_2(1) => Q(5),
      variable_2_polarity_reg_2(0) => Q(2),
      \variable_3_id_reg[4]_0\(1 downto 0) => \p_0_in__9\(4 downto 3),
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
implicationSelector: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationSelector
     port map (
      CO(0) => \generate_clause_modules[11].clauseModule_n_9\,
      D(0) => implicationSelector_n_2,
      E(0) => implicationSelector_n_4,
      \FSM_onehot_state_reg[0]_rep__2\ => \FSM_onehot_state_reg[0]_rep_n_0\,
      \FSM_onehot_state_reg[0]_rep__2_0\(1 downto 0) => Q(1 downto 0),
      Q(5) => \FSM_onehot_state_reg_n_0_[6]\,
      Q(4) => clear_assignment,
      Q(3) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(2) => \FSM_onehot_state_reg_n_0_[3]\,
      Q(1) => \FSM_onehot_state_reg_n_0_[2]\,
      Q(0) => p_0_in2_in,
      broadcast_implication => broadcast_implication,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep_0\ => implicationSelector_n_7,
      \clause_count_reg[0]_rep__0_0\ => implicationSelector_n_3,
      \clause_count_reg[0]_rep__1_0\ => implicationSelector_n_6,
      fifo_wr_en => \^fifo_wr_en\,
      \implication_assignment_reg[0]_rep_0\ => implicationSelector_n_1,
      implication_assignments(90 downto 0) => implication_assignments(90 downto 0),
      implication_valid_o_reg => \FSM_onehot_state_reg[0]_rep__2_n_0\,
      \implication_variable_id[0]_i_10_0\ => \generate_clause_modules[65].clauseModule_n_4\,
      \implication_variable_id[0]_i_10_1\ => \generate_clause_modules[67].clauseModule_n_1\,
      \implication_variable_id[0]_i_10_2\ => \generate_clause_modules[69].clauseModule_n_1\,
      \implication_variable_id[0]_i_10_3\ => \generate_clause_modules[71].clauseModule_n_4\,
      \implication_variable_id[0]_i_10_4\ => \generate_clause_modules[73].clauseModule_n_1\,
      \implication_variable_id[0]_i_10_5\ => \generate_clause_modules[75].clauseModule_n_1\,
      \implication_variable_id[0]_i_10_6\ => \generate_clause_modules[77].clauseModule_n_4\,
      \implication_variable_id[0]_i_10_7\ => \generate_clause_modules[79].clauseModule_n_1\,
      \implication_variable_id[0]_i_11_0\ => \generate_clause_modules[81].clauseModule_n_1\,
      \implication_variable_id[0]_i_11_1\ => \generate_clause_modules[83].clauseModule_n_4\,
      \implication_variable_id[0]_i_11_2\ => \generate_clause_modules[85].clauseModule_n_1\,
      \implication_variable_id[0]_i_11_3\ => \generate_clause_modules[87].clauseModule_n_1\,
      \implication_variable_id[0]_i_11_4\ => \generate_clause_modules[89].clauseModule_n_4\,
      \implication_variable_id[0]_i_11_5\ => \generate_clause_modules[90].clauseModule_n_1\,
      \implication_variable_id[0]_i_12_0\ => \generate_clause_modules[33].clauseModule_n_1\,
      \implication_variable_id[0]_i_12_1\ => \generate_clause_modules[35].clauseModule_n_4\,
      \implication_variable_id[0]_i_12_2\ => \generate_clause_modules[37].clauseModule_n_1\,
      \implication_variable_id[0]_i_12_3\ => \generate_clause_modules[39].clauseModule_n_1\,
      \implication_variable_id[0]_i_12_4\ => \generate_clause_modules[41].clauseModule_n_4\,
      \implication_variable_id[0]_i_12_5\ => \generate_clause_modules[43].clauseModule_n_1\,
      \implication_variable_id[0]_i_12_6\ => \generate_clause_modules[45].clauseModule_n_1\,
      \implication_variable_id[0]_i_12_7\ => \generate_clause_modules[47].clauseModule_n_5\,
      \implication_variable_id[0]_i_13_0\ => \generate_clause_modules[49].clauseModule_n_1\,
      \implication_variable_id[0]_i_13_1\ => \generate_clause_modules[51].clauseModule_n_1\,
      \implication_variable_id[0]_i_13_2\ => \generate_clause_modules[53].clauseModule_n_4\,
      \implication_variable_id[0]_i_13_3\ => \generate_clause_modules[55].clauseModule_n_1\,
      \implication_variable_id[0]_i_13_4\ => \generate_clause_modules[57].clauseModule_n_1\,
      \implication_variable_id[0]_i_13_5\ => \generate_clause_modules[59].clauseModule_n_4\,
      \implication_variable_id[0]_i_13_6\ => \generate_clause_modules[61].clauseModule_n_1\,
      \implication_variable_id[0]_i_13_7\ => \generate_clause_modules[63].clauseModule_n_1\,
      \implication_variable_id[0]_i_2_0\ => \generate_clause_modules[8].clauseModule_n_4\,
      \implication_variable_id[0]_i_2_1\ => \generate_clause_modules[6].clauseModule_n_1\,
      \implication_variable_id[0]_i_2_10\ => \generate_clause_modules[20].clauseModule_n_4\,
      \implication_variable_id[0]_i_2_11\ => \generate_clause_modules[18].clauseModule_n_1\,
      \implication_variable_id[0]_i_2_2\ => \generate_clause_modules[4].clauseModule_n_1\,
      \implication_variable_id[0]_i_2_3\ => \generate_clause_modules[2].clauseModule_n_4\,
      \implication_variable_id[0]_i_2_4\ => \generate_clause_modules[16].clauseModule_n_1\,
      \implication_variable_id[0]_i_2_5\ => \generate_clause_modules[14].clauseModule_n_4\,
      \implication_variable_id[0]_i_2_6\ => \generate_clause_modules[12].clauseModule_n_1\,
      \implication_variable_id[0]_i_2_7\ => \generate_clause_modules[10].clauseModule_n_1\,
      \implication_variable_id[0]_i_2_8\ => \generate_clause_modules[24].clauseModule_n_1\,
      \implication_variable_id[0]_i_2_9\ => \generate_clause_modules[22].clauseModule_n_1\,
      \implication_variable_id[1]_i_10_0\ => \generate_clause_modules[65].clauseModule_n_5\,
      \implication_variable_id[1]_i_10_1\ => \generate_clause_modules[67].clauseModule_n_3\,
      \implication_variable_id[1]_i_10_2\ => \generate_clause_modules[69].clauseModule_n_3\,
      \implication_variable_id[1]_i_10_3\ => \generate_clause_modules[71].clauseModule_n_5\,
      \implication_variable_id[1]_i_10_4\ => \generate_clause_modules[73].clauseModule_n_3\,
      \implication_variable_id[1]_i_10_5\ => \generate_clause_modules[75].clauseModule_n_3\,
      \implication_variable_id[1]_i_10_6\ => \generate_clause_modules[77].clauseModule_n_5\,
      \implication_variable_id[1]_i_10_7\ => \generate_clause_modules[79].clauseModule_n_3\,
      \implication_variable_id[1]_i_11_0\ => \generate_clause_modules[81].clauseModule_n_3\,
      \implication_variable_id[1]_i_11_1\ => \generate_clause_modules[83].clauseModule_n_5\,
      \implication_variable_id[1]_i_11_2\ => \generate_clause_modules[85].clauseModule_n_3\,
      \implication_variable_id[1]_i_11_3\ => \generate_clause_modules[87].clauseModule_n_3\,
      \implication_variable_id[1]_i_11_4\ => \generate_clause_modules[89].clauseModule_n_5\,
      \implication_variable_id[1]_i_11_5\ => \generate_clause_modules[90].clauseModule_n_3\,
      \implication_variable_id[1]_i_12_0\ => \generate_clause_modules[33].clauseModule_n_3\,
      \implication_variable_id[1]_i_12_1\ => \generate_clause_modules[35].clauseModule_n_5\,
      \implication_variable_id[1]_i_12_2\ => \generate_clause_modules[37].clauseModule_n_3\,
      \implication_variable_id[1]_i_12_3\ => \generate_clause_modules[39].clauseModule_n_3\,
      \implication_variable_id[1]_i_12_4\ => \generate_clause_modules[41].clauseModule_n_5\,
      \implication_variable_id[1]_i_12_5\ => \generate_clause_modules[43].clauseModule_n_3\,
      \implication_variable_id[1]_i_12_6\ => \generate_clause_modules[45].clauseModule_n_3\,
      \implication_variable_id[1]_i_12_7\ => \generate_clause_modules[47].clauseModule_n_6\,
      \implication_variable_id[1]_i_13_0\ => \generate_clause_modules[49].clauseModule_n_3\,
      \implication_variable_id[1]_i_13_1\ => \generate_clause_modules[51].clauseModule_n_3\,
      \implication_variable_id[1]_i_13_2\ => \generate_clause_modules[53].clauseModule_n_5\,
      \implication_variable_id[1]_i_13_3\ => \generate_clause_modules[55].clauseModule_n_3\,
      \implication_variable_id[1]_i_13_4\ => \generate_clause_modules[57].clauseModule_n_3\,
      \implication_variable_id[1]_i_13_5\ => \generate_clause_modules[59].clauseModule_n_5\,
      \implication_variable_id[1]_i_13_6\ => \generate_clause_modules[61].clauseModule_n_3\,
      \implication_variable_id[1]_i_13_7\ => \generate_clause_modules[63].clauseModule_n_3\,
      \implication_variable_id[1]_i_2_0\ => \generate_clause_modules[8].clauseModule_n_10\,
      \implication_variable_id[1]_i_2_1\ => \generate_clause_modules[6].clauseModule_n_8\,
      \implication_variable_id[1]_i_2_10\ => \generate_clause_modules[20].clauseModule_n_10\,
      \implication_variable_id[1]_i_2_11\ => \generate_clause_modules[18].clauseModule_n_8\,
      \implication_variable_id[1]_i_2_2\ => \generate_clause_modules[4].clauseModule_n_8\,
      \implication_variable_id[1]_i_2_3\ => \generate_clause_modules[2].clauseModule_n_10\,
      \implication_variable_id[1]_i_2_4\ => \generate_clause_modules[16].clauseModule_n_8\,
      \implication_variable_id[1]_i_2_5\ => \generate_clause_modules[14].clauseModule_n_10\,
      \implication_variable_id[1]_i_2_6\ => \generate_clause_modules[12].clauseModule_n_8\,
      \implication_variable_id[1]_i_2_7\ => \generate_clause_modules[10].clauseModule_n_8\,
      \implication_variable_id[1]_i_2_8\ => \generate_clause_modules[24].clauseModule_n_8\,
      \implication_variable_id[1]_i_2_9\ => \generate_clause_modules[22].clauseModule_n_8\,
      \implication_variable_id[2]_i_10_0\ => \generate_clause_modules[65].clauseModule_n_6\,
      \implication_variable_id[2]_i_10_1\ => \generate_clause_modules[67].clauseModule_n_4\,
      \implication_variable_id[2]_i_10_2\ => \generate_clause_modules[69].clauseModule_n_4\,
      \implication_variable_id[2]_i_10_3\ => \generate_clause_modules[71].clauseModule_n_6\,
      \implication_variable_id[2]_i_10_4\ => \generate_clause_modules[73].clauseModule_n_4\,
      \implication_variable_id[2]_i_10_5\ => \generate_clause_modules[75].clauseModule_n_4\,
      \implication_variable_id[2]_i_10_6\ => \generate_clause_modules[77].clauseModule_n_6\,
      \implication_variable_id[2]_i_10_7\ => \generate_clause_modules[79].clauseModule_n_4\,
      \implication_variable_id[2]_i_11_0\ => \generate_clause_modules[81].clauseModule_n_4\,
      \implication_variable_id[2]_i_11_1\ => \generate_clause_modules[83].clauseModule_n_6\,
      \implication_variable_id[2]_i_11_2\ => \generate_clause_modules[85].clauseModule_n_4\,
      \implication_variable_id[2]_i_11_3\ => \generate_clause_modules[87].clauseModule_n_4\,
      \implication_variable_id[2]_i_11_4\ => \generate_clause_modules[89].clauseModule_n_6\,
      \implication_variable_id[2]_i_11_5\ => \generate_clause_modules[90].clauseModule_n_4\,
      \implication_variable_id[2]_i_12_0\ => \generate_clause_modules[33].clauseModule_n_4\,
      \implication_variable_id[2]_i_12_1\ => \generate_clause_modules[35].clauseModule_n_6\,
      \implication_variable_id[2]_i_12_2\ => \generate_clause_modules[37].clauseModule_n_4\,
      \implication_variable_id[2]_i_12_3\ => \generate_clause_modules[39].clauseModule_n_4\,
      \implication_variable_id[2]_i_12_4\ => \generate_clause_modules[41].clauseModule_n_6\,
      \implication_variable_id[2]_i_12_5\ => \generate_clause_modules[43].clauseModule_n_4\,
      \implication_variable_id[2]_i_12_6\ => \generate_clause_modules[45].clauseModule_n_4\,
      \implication_variable_id[2]_i_12_7\ => \generate_clause_modules[47].clauseModule_n_7\,
      \implication_variable_id[2]_i_13_0\ => \generate_clause_modules[49].clauseModule_n_4\,
      \implication_variable_id[2]_i_13_1\ => \generate_clause_modules[51].clauseModule_n_4\,
      \implication_variable_id[2]_i_13_2\ => \generate_clause_modules[53].clauseModule_n_6\,
      \implication_variable_id[2]_i_13_3\ => \generate_clause_modules[55].clauseModule_n_4\,
      \implication_variable_id[2]_i_13_4\ => \generate_clause_modules[57].clauseModule_n_4\,
      \implication_variable_id[2]_i_13_5\ => \generate_clause_modules[59].clauseModule_n_6\,
      \implication_variable_id[2]_i_13_6\ => \generate_clause_modules[61].clauseModule_n_4\,
      \implication_variable_id[2]_i_13_7\ => \generate_clause_modules[63].clauseModule_n_4\,
      \implication_variable_id[2]_i_2_0\ => \generate_clause_modules[7].clauseModule_n_1\,
      \implication_variable_id[2]_i_2_1\ => \generate_clause_modules[5].clauseModule_n_4\,
      \implication_variable_id[2]_i_2_10\ => \generate_clause_modules[19].clauseModule_n_1\,
      \implication_variable_id[2]_i_2_11\ => \generate_clause_modules[25].clauseModule_n_1\,
      \implication_variable_id[2]_i_2_2\ => \generate_clause_modules[3].clauseModule_n_1\,
      \implication_variable_id[2]_i_2_3\ => \generate_clause_modules[1].clauseModule_n_1\,
      \implication_variable_id[2]_i_2_4\ => \generate_clause_modules[15].clauseModule_n_1\,
      \implication_variable_id[2]_i_2_5\ => \generate_clause_modules[13].clauseModule_n_1\,
      \implication_variable_id[2]_i_2_6\ => \generate_clause_modules[11].clauseModule_n_2\,
      \implication_variable_id[2]_i_2_7\ => \generate_clause_modules[9].clauseModule_n_0\,
      \implication_variable_id[2]_i_2_8\ => \generate_clause_modules[23].clauseModule_n_4\,
      \implication_variable_id[2]_i_2_9\ => \generate_clause_modules[21].clauseModule_n_1\,
      \implication_variable_id[3]_i_10_0\ => \generate_clause_modules[33].clauseModule_n_5\,
      \implication_variable_id[3]_i_10_1\ => \generate_clause_modules[35].clauseModule_n_7\,
      \implication_variable_id[3]_i_10_2\ => \generate_clause_modules[37].clauseModule_n_5\,
      \implication_variable_id[3]_i_10_3\ => \generate_clause_modules[39].clauseModule_n_5\,
      \implication_variable_id[3]_i_10_4\ => \generate_clause_modules[41].clauseModule_n_7\,
      \implication_variable_id[3]_i_10_5\ => \generate_clause_modules[43].clauseModule_n_5\,
      \implication_variable_id[3]_i_10_6\ => \generate_clause_modules[45].clauseModule_n_5\,
      \implication_variable_id[3]_i_10_7\ => \generate_clause_modules[47].clauseModule_n_8\,
      \implication_variable_id[3]_i_11_0\ => \generate_clause_modules[49].clauseModule_n_5\,
      \implication_variable_id[3]_i_11_1\ => \generate_clause_modules[51].clauseModule_n_5\,
      \implication_variable_id[3]_i_11_2\ => \generate_clause_modules[53].clauseModule_n_7\,
      \implication_variable_id[3]_i_11_3\ => \generate_clause_modules[55].clauseModule_n_5\,
      \implication_variable_id[3]_i_11_4\ => \generate_clause_modules[57].clauseModule_n_5\,
      \implication_variable_id[3]_i_11_5\ => \generate_clause_modules[59].clauseModule_n_7\,
      \implication_variable_id[3]_i_11_6\ => \generate_clause_modules[61].clauseModule_n_5\,
      \implication_variable_id[3]_i_11_7\ => \generate_clause_modules[63].clauseModule_n_5\,
      \implication_variable_id[3]_i_15_0\ => \generate_clause_modules[3].clauseModule_n_7\,
      \implication_variable_id[3]_i_15_1\ => \generate_clause_modules[5].clauseModule_n_9\,
      \implication_variable_id[3]_i_15_2\ => \generate_clause_modules[7].clauseModule_n_7\,
      \implication_variable_id[3]_i_5_0\ => \generate_clause_modules[15].clauseModule_n_7\,
      \implication_variable_id[3]_i_5_1\ => \generate_clause_modules[13].clauseModule_n_7\,
      \implication_variable_id[3]_i_5_10\ => \generate_clause_modules[27].clauseModule_n_5\,
      \implication_variable_id[3]_i_5_11\ => \generate_clause_modules[25].clauseModule_n_5\,
      \implication_variable_id[3]_i_5_2\ => \generate_clause_modules[11].clauseModule_n_7\,
      \implication_variable_id[3]_i_5_3\ => \generate_clause_modules[9].clauseModule_n_6\,
      \implication_variable_id[3]_i_5_4\ => \generate_clause_modules[23].clauseModule_n_9\,
      \implication_variable_id[3]_i_5_5\ => \generate_clause_modules[21].clauseModule_n_7\,
      \implication_variable_id[3]_i_5_6\ => \generate_clause_modules[19].clauseModule_n_7\,
      \implication_variable_id[3]_i_5_7\ => \generate_clause_modules[17].clauseModule_n_9\,
      \implication_variable_id[3]_i_5_8\ => \generate_clause_modules[31].clauseModule_n_5\,
      \implication_variable_id[3]_i_5_9\ => \generate_clause_modules[29].clauseModule_n_7\,
      \implication_variable_id[3]_i_8_0\ => \generate_clause_modules[65].clauseModule_n_7\,
      \implication_variable_id[3]_i_8_1\ => \generate_clause_modules[67].clauseModule_n_5\,
      \implication_variable_id[3]_i_8_2\ => \generate_clause_modules[69].clauseModule_n_5\,
      \implication_variable_id[3]_i_8_3\ => \generate_clause_modules[71].clauseModule_n_7\,
      \implication_variable_id[3]_i_8_4\ => \generate_clause_modules[73].clauseModule_n_5\,
      \implication_variable_id[3]_i_8_5\ => \generate_clause_modules[75].clauseModule_n_5\,
      \implication_variable_id[3]_i_8_6\ => \generate_clause_modules[77].clauseModule_n_7\,
      \implication_variable_id[3]_i_8_7\ => \generate_clause_modules[79].clauseModule_n_5\,
      \implication_variable_id[3]_i_9_0\ => \generate_clause_modules[81].clauseModule_n_5\,
      \implication_variable_id[3]_i_9_1\ => \generate_clause_modules[83].clauseModule_n_7\,
      \implication_variable_id[3]_i_9_2\ => \generate_clause_modules[85].clauseModule_n_5\,
      \implication_variable_id[3]_i_9_3\ => \generate_clause_modules[87].clauseModule_n_5\,
      \implication_variable_id[3]_i_9_4\ => \generate_clause_modules[89].clauseModule_n_7\,
      \implication_variable_id[3]_i_9_5\ => \generate_clause_modules[90].clauseModule_n_5\,
      \implication_variable_id[4]_i_12_0\ => \generate_clause_modules[65].clauseModule_n_8\,
      \implication_variable_id[4]_i_12_1\ => \generate_clause_modules[67].clauseModule_n_6\,
      \implication_variable_id[4]_i_12_2\ => \generate_clause_modules[69].clauseModule_n_6\,
      \implication_variable_id[4]_i_12_3\ => \generate_clause_modules[71].clauseModule_n_8\,
      \implication_variable_id[4]_i_12_4\ => \generate_clause_modules[73].clauseModule_n_6\,
      \implication_variable_id[4]_i_12_5\ => \generate_clause_modules[75].clauseModule_n_6\,
      \implication_variable_id[4]_i_12_6\ => \generate_clause_modules[77].clauseModule_n_8\,
      \implication_variable_id[4]_i_12_7\ => \generate_clause_modules[79].clauseModule_n_6\,
      \implication_variable_id[4]_i_13_0\ => \generate_clause_modules[81].clauseModule_n_6\,
      \implication_variable_id[4]_i_13_1\ => \generate_clause_modules[83].clauseModule_n_8\,
      \implication_variable_id[4]_i_13_2\ => \generate_clause_modules[85].clauseModule_n_6\,
      \implication_variable_id[4]_i_13_3\ => \generate_clause_modules[87].clauseModule_n_6\,
      \implication_variable_id[4]_i_13_4\ => \generate_clause_modules[89].clauseModule_n_8\,
      \implication_variable_id[4]_i_13_5\ => \generate_clause_modules[90].clauseModule_n_6\,
      \implication_variable_id[4]_i_14_0\ => \generate_clause_modules[33].clauseModule_n_6\,
      \implication_variable_id[4]_i_14_1\ => \generate_clause_modules[35].clauseModule_n_8\,
      \implication_variable_id[4]_i_14_2\ => \generate_clause_modules[37].clauseModule_n_6\,
      \implication_variable_id[4]_i_14_3\ => \generate_clause_modules[39].clauseModule_n_6\,
      \implication_variable_id[4]_i_14_4\ => \generate_clause_modules[41].clauseModule_n_8\,
      \implication_variable_id[4]_i_14_5\ => \generate_clause_modules[43].clauseModule_n_6\,
      \implication_variable_id[4]_i_14_6\ => \generate_clause_modules[45].clauseModule_n_6\,
      \implication_variable_id[4]_i_14_7\ => \generate_clause_modules[47].clauseModule_n_9\,
      \implication_variable_id[4]_i_15_0\ => \generate_clause_modules[49].clauseModule_n_6\,
      \implication_variable_id[4]_i_15_1\ => \generate_clause_modules[51].clauseModule_n_6\,
      \implication_variable_id[4]_i_15_2\ => \generate_clause_modules[53].clauseModule_n_8\,
      \implication_variable_id[4]_i_15_3\ => \generate_clause_modules[55].clauseModule_n_6\,
      \implication_variable_id[4]_i_15_4\ => \generate_clause_modules[57].clauseModule_n_6\,
      \implication_variable_id[4]_i_15_5\ => \generate_clause_modules[59].clauseModule_n_8\,
      \implication_variable_id[4]_i_15_6\ => \generate_clause_modules[61].clauseModule_n_6\,
      \implication_variable_id[4]_i_15_7\ => \generate_clause_modules[63].clauseModule_n_6\,
      \implication_variable_id[4]_i_19_0\(1 downto 0) => \p_0_in__1\(4 downto 3),
      \implication_variable_id[4]_i_19_1\ => \generate_clause_modules[3].clauseModule_n_8\,
      \implication_variable_id[4]_i_19_2\ => \generate_clause_modules[5].clauseModule_n_10\,
      \implication_variable_id[4]_i_19_3\ => \generate_clause_modules[7].clauseModule_n_8\,
      \implication_variable_id[4]_i_7_0\ => \generate_clause_modules[15].clauseModule_n_8\,
      \implication_variable_id[4]_i_7_1\ => \generate_clause_modules[13].clauseModule_n_8\,
      \implication_variable_id[4]_i_7_10\ => \generate_clause_modules[27].clauseModule_n_6\,
      \implication_variable_id[4]_i_7_11\ => \generate_clause_modules[25].clauseModule_n_6\,
      \implication_variable_id[4]_i_7_2\ => \generate_clause_modules[11].clauseModule_n_8\,
      \implication_variable_id[4]_i_7_3\ => \generate_clause_modules[9].clauseModule_n_7\,
      \implication_variable_id[4]_i_7_4\ => \generate_clause_modules[23].clauseModule_n_10\,
      \implication_variable_id[4]_i_7_5\ => \generate_clause_modules[21].clauseModule_n_8\,
      \implication_variable_id[4]_i_7_6\ => \generate_clause_modules[19].clauseModule_n_8\,
      \implication_variable_id[4]_i_7_7\ => \generate_clause_modules[17].clauseModule_n_10\,
      \implication_variable_id[4]_i_7_8\ => \generate_clause_modules[31].clauseModule_n_6\,
      \implication_variable_id[4]_i_7_9\ => \generate_clause_modules[29].clauseModule_n_8\,
      \implication_variable_id_reg[0]_i_15_0\ => \generate_clause_modules[17].clauseModule_n_4\,
      \implication_variable_id_reg[0]_i_15_1\ => \generate_clause_modules[31].clauseModule_n_1\,
      \implication_variable_id_reg[0]_i_15_2\ => \generate_clause_modules[29].clauseModule_n_4\,
      \implication_variable_id_reg[0]_i_15_3\ => \generate_clause_modules[27].clauseModule_n_1\,
      \implication_variable_id_reg[1]_i_15_0\ => \generate_clause_modules[17].clauseModule_n_7\,
      \implication_variable_id_reg[1]_i_15_1\ => \generate_clause_modules[31].clauseModule_n_3\,
      \implication_variable_id_reg[1]_i_15_2\ => \generate_clause_modules[29].clauseModule_n_5\,
      \implication_variable_id_reg[1]_i_15_3\ => \generate_clause_modules[27].clauseModule_n_3\,
      \implication_variable_id_reg[2]_i_15_0\ => \generate_clause_modules[17].clauseModule_n_8\,
      \implication_variable_id_reg[2]_i_15_1\ => \generate_clause_modules[31].clauseModule_n_4\,
      \implication_variable_id_reg[2]_i_15_2\ => \generate_clause_modules[29].clauseModule_n_6\,
      \implication_variable_id_reg[2]_i_15_3\ => \generate_clause_modules[27].clauseModule_n_4\,
      \implication_variable_id_reg[3]_i_6_0\ => \generate_clause_modules[7].clauseModule_n_5\,
      \implication_variable_id_reg[3]_i_6_1\ => \generate_clause_modules[5].clauseModule_n_7\,
      \implication_variable_id_reg[3]_i_6_2\ => \generate_clause_modules[3].clauseModule_n_5\,
      \implication_variable_id_reg[3]_i_6_3\ => \generate_clause_modules[1].clauseModule_n_5\,
      \implication_variable_id_reg[3]_i_6_4\ => \generate_clause_modules[9].clauseModule_n_4\,
      \implication_variable_id_reg[3]_i_7_0\ => \generate_clause_modules[15].clauseModule_n_5\,
      \implication_variable_id_reg[3]_i_7_1\ => \generate_clause_modules[13].clauseModule_n_5\,
      \implication_variable_id_reg[3]_i_7_2\ => \generate_clause_modules[11].clauseModule_n_5\,
      \implication_variable_id_reg[3]_i_7_3\ => \generate_clause_modules[23].clauseModule_n_7\,
      \implication_variable_id_reg[3]_i_7_4\ => \generate_clause_modules[21].clauseModule_n_5\,
      \implication_variable_id_reg[3]_i_7_5\ => \generate_clause_modules[19].clauseModule_n_5\,
      \implication_variable_id_reg[3]_i_7_6\ => \generate_clause_modules[25].clauseModule_n_3\,
      \implication_variable_id_reg[4]_0\(4 downto 0) => chosen_implication_variable_id(4 downto 0),
      \implication_variable_id_reg[4]_i_10_0\ => \generate_clause_modules[7].clauseModule_n_6\,
      \implication_variable_id_reg[4]_i_10_1\ => \generate_clause_modules[5].clauseModule_n_8\,
      \implication_variable_id_reg[4]_i_10_2\ => \generate_clause_modules[3].clauseModule_n_6\,
      \implication_variable_id_reg[4]_i_10_3\ => \generate_clause_modules[1].clauseModule_n_6\,
      \implication_variable_id_reg[4]_i_10_4\ => \generate_clause_modules[9].clauseModule_n_5\,
      \implication_variable_id_reg[4]_i_11_0\ => \generate_clause_modules[15].clauseModule_n_6\,
      \implication_variable_id_reg[4]_i_11_1\ => \generate_clause_modules[13].clauseModule_n_6\,
      \implication_variable_id_reg[4]_i_11_2\ => \generate_clause_modules[11].clauseModule_n_6\,
      \implication_variable_id_reg[4]_i_11_3\ => \generate_clause_modules[23].clauseModule_n_8\,
      \implication_variable_id_reg[4]_i_11_4\ => \generate_clause_modules[21].clauseModule_n_6\,
      \implication_variable_id_reg[4]_i_11_5\ => \generate_clause_modules[19].clauseModule_n_6\,
      \implication_variable_id_reg[4]_i_11_6\ => \generate_clause_modules[25].clauseModule_n_4\,
      implication_variable_ids(1 downto 0) => implication_variable_ids(4 downto 3),
      in12 => in12,
      is_unit(90 downto 0) => is_unit(90 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      s01_axi_aresetn_0 => implicationSelector_n_5,
      s01_axi_aresetn_1 => implicationSelector_n_18,
      s01_axi_aresetn_2 => implicationSelector_n_19,
      s01_axi_aresetn_3 => implicationSelector_n_20,
      s01_axi_aresetn_4 => implicationSelector_n_21,
      state_reg_0 => start_implication_finder_reg_n_0,
      \variable_1_assignment[1]_i_3__89\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_id_broadcast(4 downto 0) => variable_id_broadcast(4 downto 0)
    );
implication_valid_o_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => in12
    );
implication_valid_o_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_19,
      Q => \^fifo_wr_en\,
      R => '0'
    );
\output_status[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBF88888880"
    )
        port map (
      I0 => \output_status[0]_i_2_n_0\,
      I1 => s01_axi_aresetn,
      I2 => \FSM_onehot_state_reg_n_0_[6]\,
      I3 => p_0_in2_in,
      I4 => clear_assignment,
      I5 => top_status(0),
      O => \output_status[0]_i_1_n_0\
    );
\output_status[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAEAE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => p_0_in2_in,
      I2 => in3,
      I3 => in4,
      I4 => in5,
      I5 => clear_assignment,
      O => \output_status[0]_i_2_n_0\
    );
\output_status[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \FSM_onehot_state_reg_n_0_[6]\,
      I2 => p_0_in2_in,
      I3 => clear_assignment,
      O => \output_status[2]_i_2_n_0\
    );
\output_status_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \output_status[0]_i_1_n_0\,
      Q => top_status(0),
      R => '0'
    );
\output_status_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \generate_clause_modules[9].clauseModule_n_11\,
      Q => top_status(1),
      R => '0'
    );
\output_status_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \generate_clause_modules[9].clauseModule_n_8\,
      Q => top_status(2),
      R => '0'
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^op_code_read\,
      I1 => s01_axi_aresetn,
      O => SR(0)
    );
\slv_reg4[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => top_status(0),
      I1 => write_to_status_reg,
      I2 => s01_axi_wdata(0),
      O => D(0)
    );
\slv_reg4[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(10),
      I1 => write_to_status_reg,
      O => D(10)
    );
\slv_reg4[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(11),
      I1 => write_to_status_reg,
      O => D(11)
    );
\slv_reg4[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(12),
      I1 => write_to_status_reg,
      O => D(12)
    );
\slv_reg4[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(13),
      I1 => write_to_status_reg,
      O => D(13)
    );
\slv_reg4[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(14),
      I1 => write_to_status_reg,
      O => D(14)
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => write_to_status_reg,
      I1 => s01_axi_wstrb(1),
      I2 => \slv_reg4_reg[31]\,
      I3 => \slv_reg4_reg[31]_0\,
      I4 => \slv_reg4_reg[31]_1\,
      I5 => \slv_reg_wren__2\,
      O => E(1)
    );
\slv_reg4[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(15),
      I1 => write_to_status_reg,
      O => D(15)
    );
\slv_reg4[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(16),
      I1 => write_to_status_reg,
      O => D(16)
    );
\slv_reg4[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(17),
      I1 => write_to_status_reg,
      O => D(17)
    );
\slv_reg4[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(18),
      I1 => write_to_status_reg,
      O => D(18)
    );
\slv_reg4[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(19),
      I1 => write_to_status_reg,
      O => D(19)
    );
\slv_reg4[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => top_status(1),
      I1 => write_to_status_reg,
      I2 => s01_axi_wdata(1),
      O => D(1)
    );
\slv_reg4[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(20),
      I1 => write_to_status_reg,
      O => D(20)
    );
\slv_reg4[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(21),
      I1 => write_to_status_reg,
      O => D(21)
    );
\slv_reg4[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(22),
      I1 => write_to_status_reg,
      O => D(22)
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => write_to_status_reg,
      I1 => s01_axi_wstrb(2),
      I2 => \slv_reg4_reg[31]\,
      I3 => \slv_reg4_reg[31]_0\,
      I4 => \slv_reg4_reg[31]_1\,
      I5 => \slv_reg_wren__2\,
      O => E(2)
    );
\slv_reg4[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(23),
      I1 => write_to_status_reg,
      O => D(23)
    );
\slv_reg4[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(24),
      I1 => write_to_status_reg,
      O => D(24)
    );
\slv_reg4[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(25),
      I1 => write_to_status_reg,
      O => D(25)
    );
\slv_reg4[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(26),
      I1 => write_to_status_reg,
      O => D(26)
    );
\slv_reg4[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(27),
      I1 => write_to_status_reg,
      O => D(27)
    );
\slv_reg4[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(28),
      I1 => write_to_status_reg,
      O => D(28)
    );
\slv_reg4[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(29),
      I1 => write_to_status_reg,
      O => D(29)
    );
\slv_reg4[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => top_status(2),
      I1 => write_to_status_reg,
      I2 => s01_axi_wdata(2),
      O => D(2)
    );
\slv_reg4[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(30),
      I1 => write_to_status_reg,
      O => D(30)
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => write_to_status_reg,
      I1 => s01_axi_wstrb(3),
      I2 => \slv_reg4_reg[31]\,
      I3 => \slv_reg4_reg[31]_0\,
      I4 => \slv_reg4_reg[31]_1\,
      I5 => \slv_reg_wren__2\,
      O => E(3)
    );
\slv_reg4[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(31),
      I1 => write_to_status_reg,
      O => D(31)
    );
\slv_reg4[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(3),
      I1 => write_to_status_reg,
      O => D(3)
    );
\slv_reg4[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(4),
      I1 => write_to_status_reg,
      O => D(4)
    );
\slv_reg4[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(5),
      I1 => write_to_status_reg,
      O => D(5)
    );
\slv_reg4[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(6),
      I1 => write_to_status_reg,
      O => D(6)
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => write_to_status_reg,
      I1 => s01_axi_wstrb(0),
      I2 => \slv_reg4_reg[31]\,
      I3 => \slv_reg4_reg[31]_0\,
      I4 => \slv_reg4_reg[31]_1\,
      I5 => \slv_reg_wren__2\,
      O => E(0)
    );
\slv_reg4[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(7),
      I1 => write_to_status_reg,
      O => D(7)
    );
\slv_reg4[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(8),
      I1 => write_to_status_reg,
      O => D(8)
    );
\slv_reg4[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(9),
      I1 => write_to_status_reg,
      O => D(9)
    );
start_implication_finder_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => in5,
      I2 => start_implication_finder_i_2_n_0,
      I3 => start_implication_finder_reg_n_0,
      O => start_implication_finder_i_1_n_0
    );
start_implication_finder_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000800"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => p_0_in2_in,
      I2 => in4,
      I3 => in5,
      I4 => in3,
      I5 => \FSM_onehot_state_reg_n_0_[2]\,
      O => start_implication_finder_i_2_n_0
    );
start_implication_finder_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => start_implication_finder_i_1_n_0,
      Q => start_implication_finder_reg_n_0,
      R => '0'
    );
write_status_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7AAAAAAA0"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in2_in,
      I3 => clear_assignment,
      I4 => \FSM_onehot_state_reg_n_0_[6]\,
      I5 => write_to_status_reg,
      O => write_status_reg_i_1_n_0
    );
write_status_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => write_status_reg_i_1_n_0,
      Q => write_to_status_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S01_AXI is
  port (
    axi_awready_reg_0 : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    s01_axi_bvalid : out STD_LOGIC;
    s01_axi_rvalid : out STD_LOGIC;
    \slv_reg1_reg[0]_rep_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    s01_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_awvalid : in STD_LOGIC;
    s01_axi_wvalid : in STD_LOGIC;
    s01_axi_bready : in STD_LOGIC;
    s01_axi_arvalid : in STD_LOGIC;
    s01_axi_rready : in STD_LOGIC;
    s01_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S01_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S01_AXI is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[4]\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal \axi_bvalid_i_1__0_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rvalid_i_1__0_n_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal fifo_implication_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fifo_rd_en_i_1_n_0 : STD_LOGIC;
  signal fifo_rd_en_reg_n_0 : STD_LOGIC;
  signal fifo_wr_en : STD_LOGIC;
  signal implicationFIFO_n_0 : STD_LOGIC;
  signal implicationFIFO_n_1 : STD_LOGIC;
  signal implicationFIFO_n_2 : STD_LOGIC;
  signal implicationFIFO_n_3 : STD_LOGIC;
  signal implicationFIFO_n_4 : STD_LOGIC;
  signal implicationFIFO_n_5 : STD_LOGIC;
  signal implicationFIFO_n_6 : STD_LOGIC;
  signal op_code_read : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s01_axi_bvalid\ : STD_LOGIC;
  signal \^s01_axi_rvalid\ : STD_LOGIC;
  signal slv_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[3]_i_2_n_0\ : STD_LOGIC;
  signal \^slv_reg1_reg[0]_rep_0\ : STD_LOGIC;
  signal \slv_reg1_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg5 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal slv_reg6 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal slv_reg_rden : STD_LOGIC;
  signal \slv_reg_wren__2\ : STD_LOGIC;
  signal topModule_n_0 : STD_LOGIC;
  signal topModule_n_10 : STD_LOGIC;
  signal topModule_n_11 : STD_LOGIC;
  signal topModule_n_12 : STD_LOGIC;
  signal topModule_n_13 : STD_LOGIC;
  signal topModule_n_14 : STD_LOGIC;
  signal topModule_n_15 : STD_LOGIC;
  signal topModule_n_16 : STD_LOGIC;
  signal topModule_n_17 : STD_LOGIC;
  signal topModule_n_18 : STD_LOGIC;
  signal topModule_n_19 : STD_LOGIC;
  signal topModule_n_2 : STD_LOGIC;
  signal topModule_n_20 : STD_LOGIC;
  signal topModule_n_21 : STD_LOGIC;
  signal topModule_n_22 : STD_LOGIC;
  signal topModule_n_23 : STD_LOGIC;
  signal topModule_n_24 : STD_LOGIC;
  signal topModule_n_25 : STD_LOGIC;
  signal topModule_n_26 : STD_LOGIC;
  signal topModule_n_27 : STD_LOGIC;
  signal topModule_n_28 : STD_LOGIC;
  signal topModule_n_29 : STD_LOGIC;
  signal topModule_n_3 : STD_LOGIC;
  signal topModule_n_30 : STD_LOGIC;
  signal topModule_n_31 : STD_LOGIC;
  signal topModule_n_32 : STD_LOGIC;
  signal topModule_n_33 : STD_LOGIC;
  signal topModule_n_34 : STD_LOGIC;
  signal topModule_n_35 : STD_LOGIC;
  signal topModule_n_36 : STD_LOGIC;
  signal topModule_n_37 : STD_LOGIC;
  signal topModule_n_38 : STD_LOGIC;
  signal topModule_n_4 : STD_LOGIC;
  signal topModule_n_5 : STD_LOGIC;
  signal topModule_n_6 : STD_LOGIC;
  signal topModule_n_7 : STD_LOGIC;
  signal topModule_n_8 : STD_LOGIC;
  signal topModule_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \axi_awready_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \axi_rvalid_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair212";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \slv_reg1_reg[0]\ : label is "slv_reg1_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[0]_rep\ : label is "slv_reg1_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[0]_rep__0\ : label is "slv_reg1_reg[0]";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  s01_axi_bvalid <= \^s01_axi_bvalid\;
  s01_axi_rvalid <= \^s01_axi_rvalid\;
  \slv_reg1_reg[0]_rep_0\ <= \^slv_reg1_reg[0]_rep_0\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF8CCC8CCC8CCC"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => aw_en_reg_n_0,
      I2 => s01_axi_wvalid,
      I3 => s01_axi_awvalid,
      I4 => s01_axi_bready,
      I5 => \^s01_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => topModule_n_34
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s01_axi_araddr(0),
      I1 => s01_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s01_axi_araddr(1),
      I1 => s01_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s01_axi_araddr(2),
      I1 => s01_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => axi_araddr(4),
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => topModule_n_34
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => topModule_n_34
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_araddr[4]_i_1_n_0\,
      Q => axi_araddr(4),
      R => topModule_n_34
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => topModule_n_34
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s01_axi_awaddr(0),
      I1 => s01_axi_awvalid,
      I2 => s01_axi_wvalid,
      I3 => aw_en_reg_n_0,
      I4 => \^axi_awready_reg_0\,
      I5 => \axi_awaddr_reg_n_0_[2]\,
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s01_axi_awaddr(1),
      I1 => s01_axi_awvalid,
      I2 => s01_axi_wvalid,
      I3 => aw_en_reg_n_0,
      I4 => \^axi_awready_reg_0\,
      I5 => \axi_awaddr_reg_n_0_[3]\,
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s01_axi_awaddr(2),
      I1 => s01_axi_awvalid,
      I2 => s01_axi_wvalid,
      I3 => aw_en_reg_n_0,
      I4 => \^axi_awready_reg_0\,
      I5 => \axi_awaddr_reg_n_0_[4]\,
      O => \axi_awaddr[4]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => \axi_awaddr_reg_n_0_[2]\,
      R => topModule_n_34
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => \axi_awaddr_reg_n_0_[3]\,
      R => topModule_n_34
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_awaddr[4]_i_1_n_0\,
      Q => \axi_awaddr_reg_n_0_[4]\,
      R => topModule_n_34
    );
\axi_awready_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s01_axi_awvalid,
      I1 => s01_axi_wvalid,
      I2 => aw_en_reg_n_0,
      I3 => \^axi_awready_reg_0\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => topModule_n_34
    );
\axi_bvalid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s01_axi_awvalid,
      I1 => \^axi_wready_reg_0\,
      I2 => \^axi_awready_reg_0\,
      I3 => s01_axi_wvalid,
      I4 => s01_axi_bready,
      I5 => \^s01_axi_bvalid\,
      O => \axi_bvalid_i_1__0_n_0\
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_bvalid_i_1__0_n_0\,
      Q => \^s01_axi_bvalid\,
      R => topModule_n_34
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => slv_reg2(0),
      I2 => axi_araddr(3),
      I3 => \^slv_reg1_reg[0]_rep_0\,
      I4 => axi_araddr(2),
      I5 => slv_reg0(0),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg6(0),
      I1 => axi_araddr(3),
      I2 => slv_reg5(0),
      I3 => axi_araddr(2),
      I4 => slv_reg4(0),
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(10),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[10]_i_2_n_0\,
      O => reg_data_out(10)
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(10),
      I1 => slv_reg2(10),
      I2 => axi_araddr(3),
      I3 => slv_reg1(10),
      I4 => axi_araddr(2),
      I5 => slv_reg0(10),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(11),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[11]_i_2_n_0\,
      O => reg_data_out(11)
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(11),
      I1 => slv_reg2(11),
      I2 => axi_araddr(3),
      I3 => slv_reg1(11),
      I4 => axi_araddr(2),
      I5 => slv_reg0(11),
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(12),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[12]_i_2_n_0\,
      O => reg_data_out(12)
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(12),
      I1 => slv_reg2(12),
      I2 => axi_araddr(3),
      I3 => slv_reg1(12),
      I4 => axi_araddr(2),
      I5 => slv_reg0(12),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(13),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[13]_i_2_n_0\,
      O => reg_data_out(13)
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(13),
      I1 => slv_reg2(13),
      I2 => axi_araddr(3),
      I3 => slv_reg1(13),
      I4 => axi_araddr(2),
      I5 => slv_reg0(13),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(14),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[14]_i_2_n_0\,
      O => reg_data_out(14)
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(14),
      I1 => slv_reg2(14),
      I2 => axi_araddr(3),
      I3 => slv_reg1(14),
      I4 => axi_araddr(2),
      I5 => slv_reg0(14),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(15),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[15]_i_2_n_0\,
      O => reg_data_out(15)
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(15),
      I1 => slv_reg2(15),
      I2 => axi_araddr(3),
      I3 => slv_reg1(15),
      I4 => axi_araddr(2),
      I5 => slv_reg0(15),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(16),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[16]_i_2_n_0\,
      O => reg_data_out(16)
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(16),
      I1 => slv_reg2(16),
      I2 => axi_araddr(3),
      I3 => slv_reg1(16),
      I4 => axi_araddr(2),
      I5 => slv_reg0(16),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(17),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[17]_i_2_n_0\,
      O => reg_data_out(17)
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(17),
      I1 => slv_reg2(17),
      I2 => axi_araddr(3),
      I3 => slv_reg1(17),
      I4 => axi_araddr(2),
      I5 => slv_reg0(17),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(18),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[18]_i_2_n_0\,
      O => reg_data_out(18)
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(18),
      I1 => slv_reg2(18),
      I2 => axi_araddr(3),
      I3 => slv_reg1(18),
      I4 => axi_araddr(2),
      I5 => slv_reg0(18),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(19),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[19]_i_2_n_0\,
      O => reg_data_out(19)
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(19),
      I1 => slv_reg2(19),
      I2 => axi_araddr(3),
      I3 => slv_reg1(19),
      I4 => axi_araddr(2),
      I5 => slv_reg0(19),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg4(1),
      I1 => axi_araddr(2),
      I2 => slv_reg5(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[1]_i_2_n_0\,
      O => reg_data_out(1)
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => slv_reg2(1),
      I2 => axi_araddr(3),
      I3 => \^q\(0),
      I4 => axi_araddr(2),
      I5 => slv_reg0(1),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(20),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[20]_i_2_n_0\,
      O => reg_data_out(20)
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(20),
      I1 => slv_reg2(20),
      I2 => axi_araddr(3),
      I3 => slv_reg1(20),
      I4 => axi_araddr(2),
      I5 => slv_reg0(20),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(21),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[21]_i_2_n_0\,
      O => reg_data_out(21)
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(21),
      I1 => slv_reg2(21),
      I2 => axi_araddr(3),
      I3 => slv_reg1(21),
      I4 => axi_araddr(2),
      I5 => slv_reg0(21),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(22),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[22]_i_2_n_0\,
      O => reg_data_out(22)
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => slv_reg2(22),
      I2 => axi_araddr(3),
      I3 => slv_reg1(22),
      I4 => axi_araddr(2),
      I5 => slv_reg0(22),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(23),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[23]_i_2_n_0\,
      O => reg_data_out(23)
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => slv_reg2(23),
      I2 => axi_araddr(3),
      I3 => slv_reg1(23),
      I4 => axi_araddr(2),
      I5 => slv_reg0(23),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(24),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[24]_i_2_n_0\,
      O => reg_data_out(24)
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(24),
      I1 => slv_reg2(24),
      I2 => axi_araddr(3),
      I3 => slv_reg1(24),
      I4 => axi_araddr(2),
      I5 => slv_reg0(24),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(25),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[25]_i_2_n_0\,
      O => reg_data_out(25)
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(25),
      I1 => slv_reg2(25),
      I2 => axi_araddr(3),
      I3 => slv_reg1(25),
      I4 => axi_araddr(2),
      I5 => slv_reg0(25),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(26),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[26]_i_2_n_0\,
      O => reg_data_out(26)
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(26),
      I1 => slv_reg2(26),
      I2 => axi_araddr(3),
      I3 => slv_reg1(26),
      I4 => axi_araddr(2),
      I5 => slv_reg0(26),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(27),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[27]_i_2_n_0\,
      O => reg_data_out(27)
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(27),
      I1 => slv_reg2(27),
      I2 => axi_araddr(3),
      I3 => slv_reg1(27),
      I4 => axi_araddr(2),
      I5 => slv_reg0(27),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(28),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[28]_i_2_n_0\,
      O => reg_data_out(28)
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(28),
      I1 => slv_reg2(28),
      I2 => axi_araddr(3),
      I3 => slv_reg1(28),
      I4 => axi_araddr(2),
      I5 => slv_reg0(28),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(29),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[29]_i_2_n_0\,
      O => reg_data_out(29)
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(29),
      I1 => slv_reg2(29),
      I2 => axi_araddr(3),
      I3 => slv_reg1(29),
      I4 => axi_araddr(2),
      I5 => slv_reg0(29),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg4(2),
      I1 => axi_araddr(2),
      I2 => slv_reg5(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[2]_i_2_n_0\,
      O => reg_data_out(2)
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(2),
      I1 => slv_reg2(2),
      I2 => axi_araddr(3),
      I3 => \^q\(1),
      I4 => axi_araddr(2),
      I5 => slv_reg0(2),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(30),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[30]_i_2_n_0\,
      O => reg_data_out(30)
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(30),
      I1 => slv_reg2(30),
      I2 => axi_araddr(3),
      I3 => slv_reg1(30),
      I4 => axi_araddr(2),
      I5 => slv_reg0(30),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => \^s01_axi_rvalid\,
      I2 => s01_axi_arvalid,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(31),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[31]_i_3_n_0\,
      O => reg_data_out(31)
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(31),
      I1 => slv_reg2(31),
      I2 => axi_araddr(3),
      I3 => slv_reg1(31),
      I4 => axi_araddr(2),
      I5 => slv_reg0(31),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg4(3),
      I1 => axi_araddr(2),
      I2 => slv_reg5(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => reg_data_out(3)
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(3),
      I1 => slv_reg2(3),
      I2 => axi_araddr(3),
      I3 => \^q\(2),
      I4 => axi_araddr(2),
      I5 => slv_reg0(3),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg4(4),
      I1 => axi_araddr(2),
      I2 => slv_reg5(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[4]_i_2_n_0\,
      O => reg_data_out(4)
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(4),
      I1 => slv_reg2(4),
      I2 => axi_araddr(3),
      I3 => slv_reg1(4),
      I4 => axi_araddr(2),
      I5 => slv_reg0(4),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => slv_reg4(5),
      I1 => axi_araddr(2),
      I2 => slv_reg5(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[5]_i_2_n_0\,
      O => reg_data_out(5)
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(5),
      I1 => slv_reg2(5),
      I2 => axi_araddr(3),
      I3 => slv_reg1(5),
      I4 => axi_araddr(2),
      I5 => slv_reg0(5),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(6),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[6]_i_2_n_0\,
      O => reg_data_out(6)
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(6),
      I1 => slv_reg2(6),
      I2 => axi_araddr(3),
      I3 => slv_reg1(6),
      I4 => axi_araddr(2),
      I5 => slv_reg0(6),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(7),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[7]_i_2_n_0\,
      O => reg_data_out(7)
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(7),
      I1 => slv_reg2(7),
      I2 => axi_araddr(3),
      I3 => slv_reg1(7),
      I4 => axi_araddr(2),
      I5 => slv_reg0(7),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(8),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[8]_i_2_n_0\,
      O => reg_data_out(8)
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(8),
      I1 => slv_reg2(8),
      I2 => axi_araddr(3),
      I3 => slv_reg1(8),
      I4 => axi_araddr(2),
      I5 => slv_reg0(8),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => slv_reg4(9),
      I2 => axi_araddr(3),
      I3 => axi_araddr(4),
      I4 => \axi_rdata[9]_i_2_n_0\,
      O => reg_data_out(9)
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(9),
      I1 => slv_reg2(9),
      I2 => axi_araddr(3),
      I3 => slv_reg1(9),
      I4 => axi_araddr(2),
      I5 => slv_reg0(9),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s01_axi_rdata(0),
      R => topModule_n_34
    );
\axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => \axi_rdata[0]_i_3_n_0\,
      O => reg_data_out(0),
      S => axi_araddr(4)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s01_axi_rdata(10),
      R => topModule_n_34
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s01_axi_rdata(11),
      R => topModule_n_34
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s01_axi_rdata(12),
      R => topModule_n_34
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s01_axi_rdata(13),
      R => topModule_n_34
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s01_axi_rdata(14),
      R => topModule_n_34
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s01_axi_rdata(15),
      R => topModule_n_34
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s01_axi_rdata(16),
      R => topModule_n_34
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s01_axi_rdata(17),
      R => topModule_n_34
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s01_axi_rdata(18),
      R => topModule_n_34
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s01_axi_rdata(19),
      R => topModule_n_34
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s01_axi_rdata(1),
      R => topModule_n_34
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => s01_axi_rdata(20),
      R => topModule_n_34
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => s01_axi_rdata(21),
      R => topModule_n_34
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => s01_axi_rdata(22),
      R => topModule_n_34
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => s01_axi_rdata(23),
      R => topModule_n_34
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => s01_axi_rdata(24),
      R => topModule_n_34
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => s01_axi_rdata(25),
      R => topModule_n_34
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => s01_axi_rdata(26),
      R => topModule_n_34
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => s01_axi_rdata(27),
      R => topModule_n_34
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => s01_axi_rdata(28),
      R => topModule_n_34
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => s01_axi_rdata(29),
      R => topModule_n_34
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s01_axi_rdata(2),
      R => topModule_n_34
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => s01_axi_rdata(30),
      R => topModule_n_34
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => s01_axi_rdata(31),
      R => topModule_n_34
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s01_axi_rdata(3),
      R => topModule_n_34
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s01_axi_rdata(4),
      R => topModule_n_34
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s01_axi_rdata(5),
      R => topModule_n_34
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s01_axi_rdata(6),
      R => topModule_n_34
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s01_axi_rdata(7),
      R => topModule_n_34
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s01_axi_rdata(8),
      R => topModule_n_34
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s01_axi_rdata(9),
      R => topModule_n_34
    );
\axi_rvalid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s01_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      I2 => \^s01_axi_rvalid\,
      I3 => s01_axi_rready,
      O => \axi_rvalid_i_1__0_n_0\
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_rvalid_i_1__0_n_0\,
      Q => \^s01_axi_rvalid\,
      R => topModule_n_34
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s01_axi_awvalid,
      I1 => s01_axi_wvalid,
      I2 => aw_en_reg_n_0,
      I3 => \^axi_wready_reg_0\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => topModule_n_34
    );
fifo_rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E2222222222222"
    )
        port map (
      I0 => fifo_rd_en_reg_n_0,
      I1 => s01_axi_aresetn,
      I2 => slv_reg_rden,
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => axi_araddr(4),
      O => fifo_rd_en_i_1_n_0
    );
fifo_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => fifo_rd_en_i_1_n_0,
      Q => fifo_rd_en_reg_n_0,
      R => '0'
    );
implicationFIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationFIFO
     port map (
      D(5) => implicationFIFO_n_0,
      D(4) => implicationFIFO_n_1,
      D(3) => implicationFIFO_n_2,
      D(2) => implicationFIFO_n_3,
      D(1) => implicationFIFO_n_4,
      D(0) => implicationFIFO_n_5,
      E(0) => implicationFIFO_n_6,
      fifo_wr_en => fifo_wr_en,
      implication_o(5 downto 0) => fifo_implication_in(5 downto 0),
      op_code_read => op_code_read,
      \readCounter_reg[0]_0\ => fifo_rd_en_reg_n_0,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \writeCounter_reg[0]_0\ => topModule_n_0
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      I4 => s01_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      I4 => s01_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      I4 => s01_axi_wstrb(3),
      O => \slv_reg0[31]_i_2_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      I4 => s01_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s01_axi_wdata(0),
      Q => slv_reg0(0),
      R => topModule_n_0
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s01_axi_wdata(10),
      Q => slv_reg0(10),
      R => topModule_n_0
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s01_axi_wdata(11),
      Q => slv_reg0(11),
      R => topModule_n_0
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s01_axi_wdata(12),
      Q => slv_reg0(12),
      R => topModule_n_0
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s01_axi_wdata(13),
      Q => slv_reg0(13),
      R => topModule_n_0
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s01_axi_wdata(14),
      Q => slv_reg0(14),
      R => topModule_n_0
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s01_axi_wdata(15),
      Q => slv_reg0(15),
      R => topModule_n_0
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s01_axi_wdata(16),
      Q => slv_reg0(16),
      R => topModule_n_0
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s01_axi_wdata(17),
      Q => slv_reg0(17),
      R => topModule_n_0
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s01_axi_wdata(18),
      Q => slv_reg0(18),
      R => topModule_n_0
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s01_axi_wdata(19),
      Q => slv_reg0(19),
      R => topModule_n_0
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s01_axi_wdata(1),
      Q => slv_reg0(1),
      R => topModule_n_0
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s01_axi_wdata(20),
      Q => slv_reg0(20),
      R => topModule_n_0
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s01_axi_wdata(21),
      Q => slv_reg0(21),
      R => topModule_n_0
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s01_axi_wdata(22),
      Q => slv_reg0(22),
      R => topModule_n_0
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s01_axi_wdata(23),
      Q => slv_reg0(23),
      R => topModule_n_0
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => s01_axi_wdata(24),
      Q => slv_reg0(24),
      R => topModule_n_0
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => s01_axi_wdata(25),
      Q => slv_reg0(25),
      R => topModule_n_0
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => s01_axi_wdata(26),
      Q => slv_reg0(26),
      R => topModule_n_0
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => s01_axi_wdata(27),
      Q => slv_reg0(27),
      R => topModule_n_0
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => s01_axi_wdata(28),
      Q => slv_reg0(28),
      R => topModule_n_0
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => s01_axi_wdata(29),
      Q => slv_reg0(29),
      R => topModule_n_0
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s01_axi_wdata(2),
      Q => slv_reg0(2),
      R => topModule_n_0
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => s01_axi_wdata(30),
      Q => slv_reg0(30),
      R => topModule_n_0
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => s01_axi_wdata(31),
      Q => slv_reg0(31),
      R => topModule_n_0
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s01_axi_wdata(3),
      Q => slv_reg0(3),
      R => topModule_n_0
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s01_axi_wdata(4),
      Q => slv_reg0(4),
      R => topModule_n_0
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s01_axi_wdata(5),
      Q => slv_reg0(5),
      R => topModule_n_0
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s01_axi_wdata(6),
      Q => slv_reg0(6),
      R => topModule_n_0
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s01_axi_wdata(7),
      Q => slv_reg0(7),
      R => topModule_n_0
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s01_axi_wdata(8),
      Q => slv_reg0(8),
      R => topModule_n_0
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s01_axi_wdata(9),
      Q => slv_reg0(9),
      R => topModule_n_0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => s01_axi_wstrb(1),
      I4 => \axi_awaddr_reg_n_0_[2]\,
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => s01_axi_wstrb(2),
      I4 => \axi_awaddr_reg_n_0_[2]\,
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => s01_axi_wstrb(3),
      I4 => \axi_awaddr_reg_n_0_[2]\,
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => s01_axi_wstrb(0),
      I4 => \axi_awaddr_reg_n_0_[2]\,
      O => \slv_reg1[3]_i_2_n_0\
    );
\slv_reg1[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s01_axi_awvalid,
      I1 => \^axi_wready_reg_0\,
      I2 => \^axi_awready_reg_0\,
      I3 => s01_axi_wvalid,
      O => \slv_reg_wren__2\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[3]_i_2_n_0\,
      D => s01_axi_wdata(0),
      Q => \slv_reg1_reg_n_0_[0]\,
      R => topModule_n_34
    );
\slv_reg1_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[3]_i_2_n_0\,
      D => s01_axi_wdata(0),
      Q => \^slv_reg1_reg[0]_rep_0\,
      R => topModule_n_34
    );
\slv_reg1_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[3]_i_2_n_0\,
      D => s01_axi_wdata(0),
      Q => \slv_reg1_reg[0]_rep__0_n_0\,
      R => topModule_n_34
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(10),
      Q => slv_reg1(10),
      R => topModule_n_34
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(11),
      Q => slv_reg1(11),
      R => topModule_n_34
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(12),
      Q => slv_reg1(12),
      R => topModule_n_34
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(13),
      Q => slv_reg1(13),
      R => topModule_n_34
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(14),
      Q => slv_reg1(14),
      R => topModule_n_34
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(15),
      Q => slv_reg1(15),
      R => topModule_n_34
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(16),
      Q => slv_reg1(16),
      R => topModule_n_34
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(17),
      Q => slv_reg1(17),
      R => topModule_n_34
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(18),
      Q => slv_reg1(18),
      R => topModule_n_34
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(19),
      Q => slv_reg1(19),
      R => topModule_n_34
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[3]_i_2_n_0\,
      D => s01_axi_wdata(1),
      Q => \^q\(0),
      R => topModule_n_34
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(20),
      Q => slv_reg1(20),
      R => topModule_n_34
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(21),
      Q => slv_reg1(21),
      R => topModule_n_34
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(22),
      Q => slv_reg1(22),
      R => topModule_n_34
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(23),
      Q => slv_reg1(23),
      R => topModule_n_34
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(24),
      Q => slv_reg1(24),
      R => topModule_n_34
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(25),
      Q => slv_reg1(25),
      R => topModule_n_34
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(26),
      Q => slv_reg1(26),
      R => topModule_n_34
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(27),
      Q => slv_reg1(27),
      R => topModule_n_34
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(28),
      Q => slv_reg1(28),
      R => topModule_n_34
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(29),
      Q => slv_reg1(29),
      R => topModule_n_34
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[3]_i_2_n_0\,
      D => s01_axi_wdata(2),
      Q => \^q\(1),
      R => topModule_n_34
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(30),
      Q => slv_reg1(30),
      R => topModule_n_34
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(31),
      Q => slv_reg1(31),
      R => topModule_n_34
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[3]_i_2_n_0\,
      D => s01_axi_wdata(3),
      Q => \^q\(2),
      R => topModule_n_34
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[3]_i_2_n_0\,
      D => s01_axi_wdata(4),
      Q => slv_reg1(4),
      R => topModule_n_34
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[3]_i_2_n_0\,
      D => s01_axi_wdata(5),
      Q => slv_reg1(5),
      R => topModule_n_34
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[3]_i_2_n_0\,
      D => s01_axi_wdata(6),
      Q => slv_reg1(6),
      R => topModule_n_34
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[3]_i_2_n_0\,
      D => s01_axi_wdata(7),
      Q => slv_reg1(7),
      R => topModule_n_34
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(8),
      Q => slv_reg1(8),
      R => topModule_n_34
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(9),
      Q => slv_reg1(9),
      R => topModule_n_34
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => s01_axi_wstrb(1),
      I4 => \axi_awaddr_reg_n_0_[3]\,
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => s01_axi_wstrb(2),
      I4 => \axi_awaddr_reg_n_0_[3]\,
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => s01_axi_wstrb(3),
      I4 => \axi_awaddr_reg_n_0_[3]\,
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => s01_axi_wstrb(0),
      I4 => \axi_awaddr_reg_n_0_[3]\,
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(0),
      Q => slv_reg2(0),
      R => topModule_n_34
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(10),
      Q => slv_reg2(10),
      R => topModule_n_34
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(11),
      Q => slv_reg2(11),
      R => topModule_n_34
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(12),
      Q => slv_reg2(12),
      R => topModule_n_34
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(13),
      Q => slv_reg2(13),
      R => topModule_n_34
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(14),
      Q => slv_reg2(14),
      R => topModule_n_34
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(15),
      Q => slv_reg2(15),
      R => topModule_n_34
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(16),
      Q => slv_reg2(16),
      R => topModule_n_34
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(17),
      Q => slv_reg2(17),
      R => topModule_n_34
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(18),
      Q => slv_reg2(18),
      R => topModule_n_34
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(19),
      Q => slv_reg2(19),
      R => topModule_n_34
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(1),
      Q => slv_reg2(1),
      R => topModule_n_34
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(20),
      Q => slv_reg2(20),
      R => topModule_n_34
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(21),
      Q => slv_reg2(21),
      R => topModule_n_34
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(22),
      Q => slv_reg2(22),
      R => topModule_n_34
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(23),
      Q => slv_reg2(23),
      R => topModule_n_34
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(24),
      Q => slv_reg2(24),
      R => topModule_n_34
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(25),
      Q => slv_reg2(25),
      R => topModule_n_34
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(26),
      Q => slv_reg2(26),
      R => topModule_n_34
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(27),
      Q => slv_reg2(27),
      R => topModule_n_34
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(28),
      Q => slv_reg2(28),
      R => topModule_n_34
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(29),
      Q => slv_reg2(29),
      R => topModule_n_34
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(2),
      Q => slv_reg2(2),
      R => topModule_n_34
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(30),
      Q => slv_reg2(30),
      R => topModule_n_34
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(31),
      Q => slv_reg2(31),
      R => topModule_n_34
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(3),
      Q => slv_reg2(3),
      R => topModule_n_34
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(4),
      Q => slv_reg2(4),
      R => topModule_n_34
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(5),
      Q => slv_reg2(5),
      R => topModule_n_34
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(6),
      Q => slv_reg2(6),
      R => topModule_n_34
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(7),
      Q => slv_reg2(7),
      R => topModule_n_34
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(8),
      Q => slv_reg2(8),
      R => topModule_n_34
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(9),
      Q => slv_reg2(9),
      R => topModule_n_34
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => s01_axi_wstrb(1),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => s01_axi_wstrb(2),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => s01_axi_wstrb(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => s01_axi_wstrb(0),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(0),
      Q => slv_reg3(0),
      R => topModule_n_34
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(10),
      Q => slv_reg3(10),
      R => topModule_n_34
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(11),
      Q => slv_reg3(11),
      R => topModule_n_34
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(12),
      Q => slv_reg3(12),
      R => topModule_n_34
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(13),
      Q => slv_reg3(13),
      R => topModule_n_34
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(14),
      Q => slv_reg3(14),
      R => topModule_n_34
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(15),
      Q => slv_reg3(15),
      R => topModule_n_34
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(16),
      Q => slv_reg3(16),
      R => topModule_n_34
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(17),
      Q => slv_reg3(17),
      R => topModule_n_34
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(18),
      Q => slv_reg3(18),
      R => topModule_n_34
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(19),
      Q => slv_reg3(19),
      R => topModule_n_34
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(1),
      Q => slv_reg3(1),
      R => topModule_n_34
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(20),
      Q => slv_reg3(20),
      R => topModule_n_34
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(21),
      Q => slv_reg3(21),
      R => topModule_n_34
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(22),
      Q => slv_reg3(22),
      R => topModule_n_34
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(23),
      Q => slv_reg3(23),
      R => topModule_n_34
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(24),
      Q => slv_reg3(24),
      R => topModule_n_34
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(25),
      Q => slv_reg3(25),
      R => topModule_n_34
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(26),
      Q => slv_reg3(26),
      R => topModule_n_34
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(27),
      Q => slv_reg3(27),
      R => topModule_n_34
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(28),
      Q => slv_reg3(28),
      R => topModule_n_34
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(29),
      Q => slv_reg3(29),
      R => topModule_n_34
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(2),
      Q => slv_reg3(2),
      R => topModule_n_34
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(30),
      Q => slv_reg3(30),
      R => topModule_n_34
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(31),
      Q => slv_reg3(31),
      R => topModule_n_34
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(3),
      Q => slv_reg3(3),
      R => topModule_n_34
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(4),
      Q => slv_reg3(4),
      R => topModule_n_34
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(5),
      Q => slv_reg3(5),
      R => topModule_n_34
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(6),
      Q => slv_reg3(6),
      R => topModule_n_34
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(7),
      Q => slv_reg3(7),
      R => topModule_n_34
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(8),
      Q => slv_reg3(8),
      R => topModule_n_34
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(9),
      Q => slv_reg3(9),
      R => topModule_n_34
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_38,
      D => topModule_n_33,
      Q => slv_reg4(0),
      R => topModule_n_0
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_37,
      D => topModule_n_23,
      Q => slv_reg4(10),
      R => topModule_n_0
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_37,
      D => topModule_n_22,
      Q => slv_reg4(11),
      R => topModule_n_0
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_37,
      D => topModule_n_21,
      Q => slv_reg4(12),
      R => topModule_n_0
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_37,
      D => topModule_n_20,
      Q => slv_reg4(13),
      R => topModule_n_0
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_37,
      D => topModule_n_19,
      Q => slv_reg4(14),
      R => topModule_n_0
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_37,
      D => topModule_n_18,
      Q => slv_reg4(15),
      R => topModule_n_0
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_36,
      D => topModule_n_17,
      Q => slv_reg4(16),
      R => topModule_n_0
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_36,
      D => topModule_n_16,
      Q => slv_reg4(17),
      R => topModule_n_0
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_36,
      D => topModule_n_15,
      Q => slv_reg4(18),
      R => topModule_n_0
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_36,
      D => topModule_n_14,
      Q => slv_reg4(19),
      R => topModule_n_0
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_38,
      D => topModule_n_32,
      Q => slv_reg4(1),
      R => topModule_n_0
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_36,
      D => topModule_n_13,
      Q => slv_reg4(20),
      R => topModule_n_0
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_36,
      D => topModule_n_12,
      Q => slv_reg4(21),
      R => topModule_n_0
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_36,
      D => topModule_n_11,
      Q => slv_reg4(22),
      R => topModule_n_0
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_36,
      D => topModule_n_10,
      Q => slv_reg4(23),
      R => topModule_n_0
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_35,
      D => topModule_n_9,
      Q => slv_reg4(24),
      R => topModule_n_0
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_35,
      D => topModule_n_8,
      Q => slv_reg4(25),
      R => topModule_n_0
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_35,
      D => topModule_n_7,
      Q => slv_reg4(26),
      R => topModule_n_0
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_35,
      D => topModule_n_6,
      Q => slv_reg4(27),
      R => topModule_n_0
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_35,
      D => topModule_n_5,
      Q => slv_reg4(28),
      R => topModule_n_0
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_35,
      D => topModule_n_4,
      Q => slv_reg4(29),
      R => topModule_n_0
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_38,
      D => topModule_n_31,
      Q => slv_reg4(2),
      R => topModule_n_0
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_35,
      D => topModule_n_3,
      Q => slv_reg4(30),
      R => topModule_n_0
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_35,
      D => topModule_n_2,
      Q => slv_reg4(31),
      R => topModule_n_0
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_38,
      D => topModule_n_30,
      Q => slv_reg4(3),
      R => topModule_n_0
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_38,
      D => topModule_n_29,
      Q => slv_reg4(4),
      R => topModule_n_0
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_38,
      D => topModule_n_28,
      Q => slv_reg4(5),
      R => topModule_n_0
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_38,
      D => topModule_n_27,
      Q => slv_reg4(6),
      R => topModule_n_0
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_38,
      D => topModule_n_26,
      Q => slv_reg4(7),
      R => topModule_n_0
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_37,
      D => topModule_n_25,
      Q => slv_reg4(8),
      R => topModule_n_0
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_37,
      D => topModule_n_24,
      Q => slv_reg4(9),
      R => topModule_n_0
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationFIFO_n_6,
      D => implicationFIFO_n_5,
      Q => slv_reg5(0),
      R => topModule_n_34
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationFIFO_n_6,
      D => implicationFIFO_n_4,
      Q => slv_reg5(1),
      R => topModule_n_34
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationFIFO_n_6,
      D => implicationFIFO_n_3,
      Q => slv_reg5(2),
      R => topModule_n_34
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationFIFO_n_6,
      D => implicationFIFO_n_2,
      Q => slv_reg5(3),
      R => topModule_n_34
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationFIFO_n_6,
      D => implicationFIFO_n_1,
      Q => slv_reg5(4),
      R => topModule_n_34
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationFIFO_n_6,
      D => implicationFIFO_n_0,
      Q => slv_reg5(5),
      R => topModule_n_34
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationFIFO_n_6,
      Q => slv_reg6(0),
      R => topModule_n_34
    );
topModule: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top
     port map (
      D(31) => topModule_n_2,
      D(30) => topModule_n_3,
      D(29) => topModule_n_4,
      D(28) => topModule_n_5,
      D(27) => topModule_n_6,
      D(26) => topModule_n_7,
      D(25) => topModule_n_8,
      D(24) => topModule_n_9,
      D(23) => topModule_n_10,
      D(22) => topModule_n_11,
      D(21) => topModule_n_12,
      D(20) => topModule_n_13,
      D(19) => topModule_n_14,
      D(18) => topModule_n_15,
      D(17) => topModule_n_16,
      D(16) => topModule_n_17,
      D(15) => topModule_n_18,
      D(14) => topModule_n_19,
      D(13) => topModule_n_20,
      D(12) => topModule_n_21,
      D(11) => topModule_n_22,
      D(10) => topModule_n_23,
      D(9) => topModule_n_24,
      D(8) => topModule_n_25,
      D(7) => topModule_n_26,
      D(6) => topModule_n_27,
      D(5) => topModule_n_28,
      D(4) => topModule_n_29,
      D(3) => topModule_n_30,
      D(2) => topModule_n_31,
      D(1) => topModule_n_32,
      D(0) => topModule_n_33,
      E(3) => topModule_n_35,
      E(2) => topModule_n_36,
      E(1) => topModule_n_37,
      E(0) => topModule_n_38,
      Q(8 downto 0) => slv_reg0(8 downto 0),
      SR(0) => topModule_n_0,
      fifo_wr_en => fifo_wr_en,
      implication_o(5 downto 0) => fifo_implication_in(5 downto 0),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      s01_axi_aresetn_0(0) => topModule_n_34,
      s01_axi_wdata(31 downto 0) => s01_axi_wdata(31 downto 0),
      s01_axi_wstrb(3 downto 0) => s01_axi_wstrb(3 downto 0),
      \slv_reg4_reg[31]\ => \axi_awaddr_reg_n_0_[4]\,
      \slv_reg4_reg[31]_0\ => \axi_awaddr_reg_n_0_[2]\,
      \slv_reg4_reg[31]_1\ => \axi_awaddr_reg_n_0_[3]\,
      \slv_reg_wren__2\ => \slv_reg_wren__2\,
      \variable_1_assignment_reg[0]\ => \slv_reg1_reg[0]_rep__0_n_0\,
      \variable_1_assignment_reg[0]_0\ => \^slv_reg1_reg[0]_rep_0\,
      \variable_1_id_reg[4]\(5 downto 4) => slv_reg1(5 downto 4),
      \variable_1_id_reg[4]\(3 downto 1) => \^q\(2 downto 0),
      \variable_1_id_reg[4]\(0) => \slv_reg1_reg_n_0_[0]\,
      \variable_2_id_reg[4]\(5 downto 0) => slv_reg2(5 downto 0),
      \variable_3_id_reg[4]\(5 downto 0) => slv_reg3(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0 is
  port (
    axi_arready_reg : out STD_LOGIC;
    axi_awready_reg : out STD_LOGIC;
    led_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_awready : out STD_LOGIC;
    s01_axi_wready : out STD_LOGIC;
    s01_axi_arready : out STD_LOGIC;
    s01_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rlast : out STD_LOGIC;
    axi_rvalid_reg : out STD_LOGIC;
    axi_wready_reg : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s01_axi_bvalid : out STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s01_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    s00_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_awvalid : in STD_LOGIC;
    s01_axi_wvalid : in STD_LOGIC;
    s01_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_arvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wlast : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s01_axi_bready : in STD_LOGIC;
    s01_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0 is
begin
BCP_accelerator_v2_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S00_AXI
     port map (
      axi_arready_reg_0 => axi_arready_reg,
      axi_awready_reg_0 => axi_awready_reg,
      axi_rvalid_reg_0 => axi_rvalid_reg,
      axi_wready_reg_0 => axi_wready_reg,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(3 downto 0),
      s00_axi_arburst(1 downto 0) => s00_axi_arburst(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arlen(7 downto 0) => s00_axi_arlen(7 downto 0),
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(3 downto 0),
      s00_axi_awburst(1 downto 0) => s00_axi_awburst(1 downto 0),
      s00_axi_awlen(7 downto 0) => s00_axi_awlen(7 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rlast => s00_axi_rlast,
      s00_axi_rready => s00_axi_rready,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wlast => s00_axi_wlast,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
BCP_accelerator_v2_0_S01_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S01_AXI
     port map (
      Q(2 downto 0) => led_out(3 downto 1),
      axi_arready_reg_0 => s01_axi_arready,
      axi_awready_reg_0 => s01_axi_awready,
      axi_wready_reg_0 => s01_axi_wready,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_araddr(2 downto 0) => s01_axi_araddr(2 downto 0),
      s01_axi_aresetn => s01_axi_aresetn,
      s01_axi_arvalid => s01_axi_arvalid,
      s01_axi_awaddr(2 downto 0) => s01_axi_awaddr(2 downto 0),
      s01_axi_awvalid => s01_axi_awvalid,
      s01_axi_bready => s01_axi_bready,
      s01_axi_bvalid => s01_axi_bvalid,
      s01_axi_rdata(31 downto 0) => s01_axi_rdata(31 downto 0),
      s01_axi_rready => s01_axi_rready,
      s01_axi_rvalid => s01_axi_rvalid,
      s01_axi_wdata(31 downto 0) => s01_axi_wdata(31 downto 0),
      s01_axi_wstrb(3 downto 0) => s01_axi_wstrb(3 downto 0),
      s01_axi_wvalid => s01_axi_wvalid,
      \slv_reg1_reg[0]_rep_0\ => led_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    led_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awlock : in STD_LOGIC;
    s00_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wlast : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_arlock : in STD_LOGIC;
    s00_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rlast : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    s01_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s01_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_awvalid : in STD_LOGIC;
    s01_axi_awready : out STD_LOGIC;
    s01_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_wvalid : in STD_LOGIC;
    s01_axi_wready : out STD_LOGIC;
    s01_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_bvalid : out STD_LOGIC;
    s01_axi_bready : in STD_LOGIC;
    s01_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s01_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_arvalid : in STD_LOGIC;
    s01_axi_arready : out STD_LOGIC;
    s01_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_rvalid : out STD_LOGIC;
    s01_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_BCP_accelerator_0_0,BCP_accelerator_v2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "BCP_accelerator_v2_0,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 5e+07, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARLOCK";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWLOCK";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RLAST";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_MEMORY_SIZE 64, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 5e+07, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WLAST";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s01_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S01_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s01_axi_aclk : signal is "XIL_INTERFACENAME S01_AXI_CLK, ASSOCIATED_BUSIF S01_AXI, ASSOCIATED_RESET s01_axi_aresetn, FREQ_HZ 5e+07, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s01_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S01_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s01_axi_aresetn : signal is "XIL_INTERFACENAME S01_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s01_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S01_AXI ARREADY";
  attribute X_INTERFACE_INFO of s01_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S01_AXI ARVALID";
  attribute X_INTERFACE_INFO of s01_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S01_AXI AWREADY";
  attribute X_INTERFACE_INFO of s01_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S01_AXI AWVALID";
  attribute X_INTERFACE_INFO of s01_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S01_AXI BREADY";
  attribute X_INTERFACE_INFO of s01_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S01_AXI BVALID";
  attribute X_INTERFACE_INFO of s01_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S01_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s01_axi_rready : signal is "XIL_INTERFACENAME S01_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 7, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 5e+07, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s01_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S01_AXI RVALID";
  attribute X_INTERFACE_INFO of s01_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S01_AXI WREADY";
  attribute X_INTERFACE_INFO of s01_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S01_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARBURST";
  attribute X_INTERFACE_INFO of s00_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARCACHE";
  attribute X_INTERFACE_INFO of s00_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARLEN";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARQOS";
  attribute X_INTERFACE_INFO of s00_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREGION";
  attribute X_INTERFACE_INFO of s00_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARSIZE";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWBURST";
  attribute X_INTERFACE_INFO of s00_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWCACHE";
  attribute X_INTERFACE_INFO of s00_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWLEN";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWQOS";
  attribute X_INTERFACE_INFO of s00_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREGION";
  attribute X_INTERFACE_INFO of s00_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWSIZE";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
  attribute X_INTERFACE_INFO of s01_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S01_AXI ARADDR";
  attribute X_INTERFACE_INFO of s01_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S01_AXI ARPROT";
  attribute X_INTERFACE_INFO of s01_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S01_AXI AWADDR";
  attribute X_INTERFACE_INFO of s01_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S01_AXI AWPROT";
  attribute X_INTERFACE_INFO of s01_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S01_AXI BRESP";
  attribute X_INTERFACE_INFO of s01_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S01_AXI RDATA";
  attribute X_INTERFACE_INFO of s01_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S01_AXI RRESP";
  attribute X_INTERFACE_INFO of s01_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S01_AXI WDATA";
  attribute X_INTERFACE_INFO of s01_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S01_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
  s01_axi_bresp(1) <= \<const0>\;
  s01_axi_bresp(0) <= \<const0>\;
  s01_axi_rresp(1) <= \<const0>\;
  s01_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0
     port map (
      axi_arready_reg => s00_axi_arready,
      axi_awready_reg => s00_axi_awready,
      axi_rvalid_reg => s00_axi_rvalid,
      axi_wready_reg => s00_axi_wready,
      led_out(3 downto 0) => led_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(5 downto 2),
      s00_axi_arburst(1 downto 0) => s00_axi_arburst(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arlen(7 downto 0) => s00_axi_arlen(7 downto 0),
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(5 downto 2),
      s00_axi_awburst(1 downto 0) => s00_axi_awburst(1 downto 0),
      s00_axi_awlen(7 downto 0) => s00_axi_awlen(7 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rlast => s00_axi_rlast,
      s00_axi_rready => s00_axi_rready,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wlast => s00_axi_wlast,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_araddr(2 downto 0) => s01_axi_araddr(4 downto 2),
      s01_axi_aresetn => s01_axi_aresetn,
      s01_axi_arready => s01_axi_arready,
      s01_axi_arvalid => s01_axi_arvalid,
      s01_axi_awaddr(2 downto 0) => s01_axi_awaddr(4 downto 2),
      s01_axi_awready => s01_axi_awready,
      s01_axi_awvalid => s01_axi_awvalid,
      s01_axi_bready => s01_axi_bready,
      s01_axi_bvalid => s01_axi_bvalid,
      s01_axi_rdata(31 downto 0) => s01_axi_rdata(31 downto 0),
      s01_axi_rready => s01_axi_rready,
      s01_axi_rvalid => s01_axi_rvalid,
      s01_axi_wdata(31 downto 0) => s01_axi_wdata(31 downto 0),
      s01_axi_wready => s01_axi_wready,
      s01_axi_wstrb(3 downto 0) => s01_axi_wstrb(3 downto 0),
      s01_axi_wvalid => s01_axi_wvalid
    );
end STRUCTURE;
