// Seed: 2596585038
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  supply1 id_5;
  wire id_6;
  final $clog2(24);
  ;
  assign id_5 = id_3 == id_6;
  wire id_7;
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd63
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  output wire id_2;
  input wire id_1;
  wire [(  id_3  ) : -1 'h0] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_1
  );
endmodule
