vendor_name = ModelSim
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Datapath/RegisterFile/RegisterFile.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Datapath/RegisterFile/reg16_parallel.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Datapath/RegisterFile/reg.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Datapath/RegisterFile/mux2x1.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Datapath/RegisterFile/flipflop_d.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Datapath/RegisterFile/decoder.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Datapath/ALU/fullAdder16bit.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Datapath/ALU/full_adder.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Datapath/ALU/ext16bit.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Datapath/ALU/ciext.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Datapath/ALU/ALU.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Datapath/ALU/abext.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Memory/I_Memory.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Memory/D_Memory.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Datapath/Mux3x1_16bit.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Datapath/Datapath.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/ControlUnit/PC.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/ControlUnit/IR.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/ControlUnit/ControlUnit.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/ControlUnit/controller.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Processador_7Instrucoes.vhd
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/Datapath/RegisterFile/Waveform.vwf
source_file = 1, C:/Users/vitor/Documents/opcode/Processador_6Instrucoes/db/Processador_7Instrucoes.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = ControlUnit
instance = comp, \PCounter|Add0~0 , PCounter|Add0~0, ControlUnit, 1
instance = comp, \PCounter|Add0~3 , PCounter|Add0~3, ControlUnit, 1
instance = comp, \PCounter|Add0~6 , PCounter|Add0~6, ControlUnit, 1
instance = comp, \PCounter|Add0~9 , PCounter|Add0~9, ControlUnit, 1
instance = comp, \PCounter|Add0~12 , PCounter|Add0~12, ControlUnit, 1
instance = comp, \PCounter|Add0~15 , PCounter|Add0~15, ControlUnit, 1
instance = comp, \PCounter|Add0~18 , PCounter|Add0~18, ControlUnit, 1
instance = comp, \PCounter|Add0~21 , PCounter|Add0~21, ControlUnit, 1
instance = comp, \PCounter|Add0~24 , PCounter|Add0~24, ControlUnit, 1
instance = comp, \PCounter|Add0~27 , PCounter|Add0~27, ControlUnit, 1
instance = comp, \PCounter|Add0~30 , PCounter|Add0~30, ControlUnit, 1
instance = comp, \PCounter|Add0~33 , PCounter|Add0~33, ControlUnit, 1
instance = comp, \PCounter|Add0~36 , PCounter|Add0~36, ControlUnit, 1
instance = comp, \PCounter|Add0~39 , PCounter|Add0~39, ControlUnit, 1
instance = comp, \PCounter|Add0~42 , PCounter|Add0~42, ControlUnit, 1
instance = comp, \PCounter|Add0~45 , PCounter|Add0~45, ControlUnit, 1
instance = comp, \Control|Selector8~0 , Control|Selector8~0, ControlUnit, 1
instance = comp, \PCounter|Add0~2 , PCounter|Add0~2, ControlUnit, 1
instance = comp, \I_rd~output , I_rd~output, ControlUnit, 1
instance = comp, \D_rd~output , D_rd~output, ControlUnit, 1
instance = comp, \D_wr~output , D_wr~output, ControlUnit, 1
instance = comp, \RF_W_Wen~output , RF_W_Wen~output, ControlUnit, 1
instance = comp, \RF_Rp_Ren~output , RF_Rp_Ren~output, ControlUnit, 1
instance = comp, \RF_Rq_Ren~output , RF_Rq_Ren~output, ControlUnit, 1
instance = comp, \D_sel~output , D_sel~output, ControlUnit, 1
instance = comp, \RF_W_addr[0]~output , RF_W_addr[0]~output, ControlUnit, 1
instance = comp, \RF_W_addr[1]~output , RF_W_addr[1]~output, ControlUnit, 1
instance = comp, \RF_W_addr[2]~output , RF_W_addr[2]~output, ControlUnit, 1
instance = comp, \RF_W_addr[3]~output , RF_W_addr[3]~output, ControlUnit, 1
instance = comp, \RF_Rp_addr[0]~output , RF_Rp_addr[0]~output, ControlUnit, 1
instance = comp, \RF_Rp_addr[1]~output , RF_Rp_addr[1]~output, ControlUnit, 1
instance = comp, \RF_Rp_addr[2]~output , RF_Rp_addr[2]~output, ControlUnit, 1
instance = comp, \RF_Rp_addr[3]~output , RF_Rp_addr[3]~output, ControlUnit, 1
instance = comp, \RF_Rq_addr[0]~output , RF_Rq_addr[0]~output, ControlUnit, 1
instance = comp, \RF_Rq_addr[1]~output , RF_Rq_addr[1]~output, ControlUnit, 1
instance = comp, \RF_Rq_addr[2]~output , RF_Rq_addr[2]~output, ControlUnit, 1
instance = comp, \RF_Rq_addr[3]~output , RF_Rq_addr[3]~output, ControlUnit, 1
instance = comp, \RF_Sel[0]~output , RF_Sel[0]~output, ControlUnit, 1
instance = comp, \RF_Sel[1]~output , RF_Sel[1]~output, ControlUnit, 1
instance = comp, \ALU_Sel[0]~output , ALU_Sel[0]~output, ControlUnit, 1
instance = comp, \ALU_Sel[1]~output , ALU_Sel[1]~output, ControlUnit, 1
instance = comp, \D_addr[0]~output , D_addr[0]~output, ControlUnit, 1
instance = comp, \D_addr[1]~output , D_addr[1]~output, ControlUnit, 1
instance = comp, \D_addr[2]~output , D_addr[2]~output, ControlUnit, 1
instance = comp, \D_addr[3]~output , D_addr[3]~output, ControlUnit, 1
instance = comp, \D_addr[4]~output , D_addr[4]~output, ControlUnit, 1
instance = comp, \D_addr[5]~output , D_addr[5]~output, ControlUnit, 1
instance = comp, \D_addr[6]~output , D_addr[6]~output, ControlUnit, 1
instance = comp, \D_addr[7]~output , D_addr[7]~output, ControlUnit, 1
instance = comp, \RF_W_Data[0]~output , RF_W_Data[0]~output, ControlUnit, 1
instance = comp, \RF_W_Data[1]~output , RF_W_Data[1]~output, ControlUnit, 1
instance = comp, \RF_W_Data[2]~output , RF_W_Data[2]~output, ControlUnit, 1
instance = comp, \RF_W_Data[3]~output , RF_W_Data[3]~output, ControlUnit, 1
instance = comp, \RF_W_Data[4]~output , RF_W_Data[4]~output, ControlUnit, 1
instance = comp, \RF_W_Data[5]~output , RF_W_Data[5]~output, ControlUnit, 1
instance = comp, \RF_W_Data[6]~output , RF_W_Data[6]~output, ControlUnit, 1
instance = comp, \RF_W_Data[7]~output , RF_W_Data[7]~output, ControlUnit, 1
instance = comp, \I_addr[0]~output , I_addr[0]~output, ControlUnit, 1
instance = comp, \I_addr[1]~output , I_addr[1]~output, ControlUnit, 1
instance = comp, \I_addr[2]~output , I_addr[2]~output, ControlUnit, 1
instance = comp, \I_addr[3]~output , I_addr[3]~output, ControlUnit, 1
instance = comp, \I_addr[4]~output , I_addr[4]~output, ControlUnit, 1
instance = comp, \I_addr[5]~output , I_addr[5]~output, ControlUnit, 1
instance = comp, \I_addr[6]~output , I_addr[6]~output, ControlUnit, 1
instance = comp, \I_addr[7]~output , I_addr[7]~output, ControlUnit, 1
instance = comp, \I_addr[8]~output , I_addr[8]~output, ControlUnit, 1
instance = comp, \I_addr[9]~output , I_addr[9]~output, ControlUnit, 1
instance = comp, \I_addr[10]~output , I_addr[10]~output, ControlUnit, 1
instance = comp, \I_addr[11]~output , I_addr[11]~output, ControlUnit, 1
instance = comp, \I_addr[12]~output , I_addr[12]~output, ControlUnit, 1
instance = comp, \I_addr[13]~output , I_addr[13]~output, ControlUnit, 1
instance = comp, \I_addr[14]~output , I_addr[14]~output, ControlUnit, 1
instance = comp, \I_addr[15]~output , I_addr[15]~output, ControlUnit, 1
instance = comp, \clk~input , clk~input, ControlUnit, 1
instance = comp, \reset~input , reset~input, ControlUnit, 1
instance = comp, \Control|stateReg.Decode , Control|stateReg.Decode, ControlUnit, 1
instance = comp, \I_data[12]~input , I_data[12]~input, ControlUnit, 1
instance = comp, \InstructionReader|IR_reg[12] , InstructionReader|IR_reg[12], ControlUnit, 1
instance = comp, \I_data[13]~input , I_data[13]~input, ControlUnit, 1
instance = comp, \InstructionReader|IR_reg[13] , InstructionReader|IR_reg[13], ControlUnit, 1
instance = comp, \I_data[14]~input , I_data[14]~input, ControlUnit, 1
instance = comp, \InstructionReader|IR_reg[14] , InstructionReader|IR_reg[14], ControlUnit, 1
instance = comp, \Control|Selector8~1 , Control|Selector8~1, ControlUnit, 1
instance = comp, \Control|Selector8~2 , Control|Selector8~2, ControlUnit, 1
instance = comp, \Control|stateReg.Fetch , Control|stateReg.Fetch, ControlUnit, 1
instance = comp, \Control|nextState.Load~1 , Control|nextState.Load~1, ControlUnit, 1
instance = comp, \Control|stateReg.Load , Control|stateReg.Load, ControlUnit, 1
instance = comp, \I_data[15]~input , I_data[15]~input, ControlUnit, 1
instance = comp, \InstructionReader|IR_reg[15] , InstructionReader|IR_reg[15], ControlUnit, 1
instance = comp, \Control|nextState.Load~0 , Control|nextState.Load~0, ControlUnit, 1
instance = comp, \Control|nextState.LDAI~0 , Control|nextState.LDAI~0, ControlUnit, 1
instance = comp, \Control|stateReg.LDAI , Control|stateReg.LDAI, ControlUnit, 1
instance = comp, \Control|D_rd , Control|D_rd, ControlUnit, 1
instance = comp, \Control|nextState.Store~1 , Control|nextState.Store~1, ControlUnit, 1
instance = comp, \Control|stateReg.Store , Control|stateReg.Store, ControlUnit, 1
instance = comp, \Control|nextState.Store~0 , Control|nextState.Store~0, ControlUnit, 1
instance = comp, \Control|nextState.LoadConst~0 , Control|nextState.LoadConst~0, ControlUnit, 1
instance = comp, \Control|stateReg.LoadConst , Control|stateReg.LoadConst, ControlUnit, 1
instance = comp, \Control|nextState.Add~0 , Control|nextState.Add~0, ControlUnit, 1
instance = comp, \Control|stateReg.Add , Control|stateReg.Add, ControlUnit, 1
instance = comp, \Control|nextState.Subtract~0 , Control|nextState.Subtract~0, ControlUnit, 1
instance = comp, \Control|stateReg.Subtract , Control|stateReg.Subtract, ControlUnit, 1
instance = comp, \Control|WideOr0~0 , Control|WideOr0~0, ControlUnit, 1
instance = comp, \Control|WideOr0 , Control|WideOr0, ControlUnit, 1
instance = comp, \Control|nextState.JumpIfZero~0 , Control|nextState.JumpIfZero~0, ControlUnit, 1
instance = comp, \Control|stateReg.JumpIfZero , Control|stateReg.JumpIfZero, ControlUnit, 1
instance = comp, \Control|RF_Rp_addr~0 , Control|RF_Rp_addr~0, ControlUnit, 1
instance = comp, \Control|WideOr4 , Control|WideOr4, ControlUnit, 1
instance = comp, \I_data[8]~input , I_data[8]~input, ControlUnit, 1
instance = comp, \InstructionReader|IR_reg[8] , InstructionReader|IR_reg[8], ControlUnit, 1
instance = comp, \Control|WideOr2 , Control|WideOr2, ControlUnit, 1
instance = comp, \I_data[4]~input , I_data[4]~input, ControlUnit, 1
instance = comp, \InstructionReader|IR_reg[4] , InstructionReader|IR_reg[4], ControlUnit, 1
instance = comp, \Control|Selector3~0 , Control|Selector3~0, ControlUnit, 1
instance = comp, \I_data[9]~input , I_data[9]~input, ControlUnit, 1
instance = comp, \InstructionReader|IR_reg[9] , InstructionReader|IR_reg[9], ControlUnit, 1
instance = comp, \I_data[5]~input , I_data[5]~input, ControlUnit, 1
instance = comp, \InstructionReader|IR_reg[5] , InstructionReader|IR_reg[5], ControlUnit, 1
instance = comp, \Control|Selector2~0 , Control|Selector2~0, ControlUnit, 1
instance = comp, \I_data[10]~input , I_data[10]~input, ControlUnit, 1
instance = comp, \InstructionReader|IR_reg[10] , InstructionReader|IR_reg[10], ControlUnit, 1
instance = comp, \I_data[6]~input , I_data[6]~input, ControlUnit, 1
instance = comp, \InstructionReader|IR_reg[6] , InstructionReader|IR_reg[6], ControlUnit, 1
instance = comp, \Control|Selector1~0 , Control|Selector1~0, ControlUnit, 1
instance = comp, \I_data[11]~input , I_data[11]~input, ControlUnit, 1
instance = comp, \InstructionReader|IR_reg[11] , InstructionReader|IR_reg[11], ControlUnit, 1
instance = comp, \I_data[7]~input , I_data[7]~input, ControlUnit, 1
instance = comp, \InstructionReader|IR_reg[7] , InstructionReader|IR_reg[7], ControlUnit, 1
instance = comp, \Control|Selector0~0 , Control|Selector0~0, ControlUnit, 1
instance = comp, \Control|WideOr2~0 , Control|WideOr2~0, ControlUnit, 1
instance = comp, \Control|Selector7~0 , Control|Selector7~0, ControlUnit, 1
instance = comp, \Control|Selector6~0 , Control|Selector6~0, ControlUnit, 1
instance = comp, \Control|Selector5~0 , Control|Selector5~0, ControlUnit, 1
instance = comp, \Control|Selector4~0 , Control|Selector4~0, ControlUnit, 1
instance = comp, \I_data[0]~input , I_data[0]~input, ControlUnit, 1
instance = comp, \InstructionReader|IR_reg[0] , InstructionReader|IR_reg[0], ControlUnit, 1
instance = comp, \Control|RF_Rq_addr[0]~0 , Control|RF_Rq_addr[0]~0, ControlUnit, 1
instance = comp, \I_data[1]~input , I_data[1]~input, ControlUnit, 1
instance = comp, \InstructionReader|IR_reg[1] , InstructionReader|IR_reg[1], ControlUnit, 1
instance = comp, \Control|RF_Rq_addr[1]~1 , Control|RF_Rq_addr[1]~1, ControlUnit, 1
instance = comp, \I_data[2]~input , I_data[2]~input, ControlUnit, 1
instance = comp, \InstructionReader|IR_reg[2] , InstructionReader|IR_reg[2], ControlUnit, 1
instance = comp, \Control|RF_Rq_addr[2]~2 , Control|RF_Rq_addr[2]~2, ControlUnit, 1
instance = comp, \I_data[3]~input , I_data[3]~input, ControlUnit, 1
instance = comp, \InstructionReader|IR_reg[3] , InstructionReader|IR_reg[3], ControlUnit, 1
instance = comp, \Control|RF_Rq_addr[3]~3 , Control|RF_Rq_addr[3]~3, ControlUnit, 1
instance = comp, \Control|RF_s1 , Control|RF_s1, ControlUnit, 1
instance = comp, \Control|D_addr03[0]~2 , Control|D_addr03[0]~2, ControlUnit, 1
instance = comp, \Control|D_addr03[1]~3 , Control|D_addr03[1]~3, ControlUnit, 1
instance = comp, \Control|D_addr03[2]~4 , Control|D_addr03[2]~4, ControlUnit, 1
instance = comp, \Control|D_addr03[3]~5 , Control|D_addr03[3]~5, ControlUnit, 1
instance = comp, \Control|D_addr47[0]~0 , Control|D_addr47[0]~0, ControlUnit, 1
instance = comp, \Control|D_addr47[1]~1 , Control|D_addr47[1]~1, ControlUnit, 1
instance = comp, \Control|D_addr47[2]~2 , Control|D_addr47[2]~2, ControlUnit, 1
instance = comp, \Control|D_addr47[3]~3 , Control|D_addr47[3]~3, ControlUnit, 1
instance = comp, \Control|RF_W_data03[0]~1 , Control|RF_W_data03[0]~1, ControlUnit, 1
instance = comp, \Control|RF_W_data03[1]~2 , Control|RF_W_data03[1]~2, ControlUnit, 1
instance = comp, \Control|RF_W_data03[2]~3 , Control|RF_W_data03[2]~3, ControlUnit, 1
instance = comp, \Control|RF_W_data03[3]~4 , Control|RF_W_data03[3]~4, ControlUnit, 1
instance = comp, \Control|RF_W_data47[0]~0 , Control|RF_W_data47[0]~0, ControlUnit, 1
instance = comp, \Control|RF_W_data47[1]~1 , Control|RF_W_data47[1]~1, ControlUnit, 1
instance = comp, \Control|RF_W_data47[2]~2 , Control|RF_W_data47[2]~2, ControlUnit, 1
instance = comp, \Control|RF_W_data47[3]~3 , Control|RF_W_data47[3]~3, ControlUnit, 1
instance = comp, \PCounter|PC_reg[0]~16 , PCounter|PC_reg[0]~16, ControlUnit, 1
instance = comp, \Control|stateReg.Init , Control|stateReg.Init, ControlUnit, 1
instance = comp, \RF_Rp_zero~input , RF_Rp_zero~input, ControlUnit, 1
instance = comp, \Control|nextState.JumpIfZeroJmp~0 , Control|nextState.JumpIfZeroJmp~0, ControlUnit, 1
instance = comp, \Control|stateReg.JumpIfZeroJmp , Control|stateReg.JumpIfZeroJmp, ControlUnit, 1
instance = comp, \PCounter|PC_reg[1]~18 , PCounter|PC_reg[1]~18, ControlUnit, 1
instance = comp, \PCounter|PC_reg[0] , PCounter|PC_reg[0], ControlUnit, 1
instance = comp, \PCounter|Add0~5 , PCounter|Add0~5, ControlUnit, 1
instance = comp, \PCounter|PC_reg[1]~19 , PCounter|PC_reg[1]~19, ControlUnit, 1
instance = comp, \PCounter|PC_reg[1] , PCounter|PC_reg[1], ControlUnit, 1
instance = comp, \PCounter|Add0~8 , PCounter|Add0~8, ControlUnit, 1
instance = comp, \PCounter|PC_reg[2]~21 , PCounter|PC_reg[2]~21, ControlUnit, 1
instance = comp, \PCounter|PC_reg[2] , PCounter|PC_reg[2], ControlUnit, 1
instance = comp, \PCounter|Add0~11 , PCounter|Add0~11, ControlUnit, 1
instance = comp, \PCounter|PC_reg[3]~23 , PCounter|PC_reg[3]~23, ControlUnit, 1
instance = comp, \PCounter|PC_reg[3] , PCounter|PC_reg[3], ControlUnit, 1
instance = comp, \PCounter|Add0~14 , PCounter|Add0~14, ControlUnit, 1
instance = comp, \PCounter|PC_reg[4]~25 , PCounter|PC_reg[4]~25, ControlUnit, 1
instance = comp, \PCounter|PC_reg[4] , PCounter|PC_reg[4], ControlUnit, 1
instance = comp, \PCounter|Add0~17 , PCounter|Add0~17, ControlUnit, 1
instance = comp, \PCounter|PC_reg[5]~27 , PCounter|PC_reg[5]~27, ControlUnit, 1
instance = comp, \PCounter|PC_reg[5] , PCounter|PC_reg[5], ControlUnit, 1
instance = comp, \PCounter|Add0~20 , PCounter|Add0~20, ControlUnit, 1
instance = comp, \PCounter|PC_reg[6]~29 , PCounter|PC_reg[6]~29, ControlUnit, 1
instance = comp, \PCounter|PC_reg[6] , PCounter|PC_reg[6], ControlUnit, 1
instance = comp, \PCounter|Add0~23 , PCounter|Add0~23, ControlUnit, 1
instance = comp, \PCounter|PC_reg[7]~31 , PCounter|PC_reg[7]~31, ControlUnit, 1
instance = comp, \PCounter|PC_reg[7] , PCounter|PC_reg[7], ControlUnit, 1
instance = comp, \PCounter|Add0~26 , PCounter|Add0~26, ControlUnit, 1
instance = comp, \PCounter|PC_reg[8]~33 , PCounter|PC_reg[8]~33, ControlUnit, 1
instance = comp, \PCounter|PC_reg[8] , PCounter|PC_reg[8], ControlUnit, 1
instance = comp, \PCounter|Add0~29 , PCounter|Add0~29, ControlUnit, 1
instance = comp, \PCounter|PC_reg[9]~35 , PCounter|PC_reg[9]~35, ControlUnit, 1
instance = comp, \PCounter|PC_reg[9] , PCounter|PC_reg[9], ControlUnit, 1
instance = comp, \PCounter|Add0~32 , PCounter|Add0~32, ControlUnit, 1
instance = comp, \PCounter|PC_reg[10]~37 , PCounter|PC_reg[10]~37, ControlUnit, 1
instance = comp, \PCounter|PC_reg[10] , PCounter|PC_reg[10], ControlUnit, 1
instance = comp, \PCounter|Add0~35 , PCounter|Add0~35, ControlUnit, 1
instance = comp, \PCounter|PC_reg[11]~39 , PCounter|PC_reg[11]~39, ControlUnit, 1
instance = comp, \PCounter|PC_reg[11] , PCounter|PC_reg[11], ControlUnit, 1
instance = comp, \PCounter|Add0~38 , PCounter|Add0~38, ControlUnit, 1
instance = comp, \PCounter|PC_reg[12]~41 , PCounter|PC_reg[12]~41, ControlUnit, 1
instance = comp, \PCounter|PC_reg[12] , PCounter|PC_reg[12], ControlUnit, 1
instance = comp, \PCounter|Add0~41 , PCounter|Add0~41, ControlUnit, 1
instance = comp, \PCounter|PC_reg[13]~43 , PCounter|PC_reg[13]~43, ControlUnit, 1
instance = comp, \PCounter|PC_reg[13] , PCounter|PC_reg[13], ControlUnit, 1
instance = comp, \PCounter|Add0~44 , PCounter|Add0~44, ControlUnit, 1
instance = comp, \PCounter|PC_reg[14]~45 , PCounter|PC_reg[14]~45, ControlUnit, 1
instance = comp, \PCounter|PC_reg[14] , PCounter|PC_reg[14], ControlUnit, 1
instance = comp, \PCounter|Add0~47 , PCounter|Add0~47, ControlUnit, 1
instance = comp, \PCounter|PC_reg[15]~47 , PCounter|PC_reg[15]~47, ControlUnit, 1
instance = comp, \PCounter|PC_reg[15] , PCounter|PC_reg[15], ControlUnit, 1
instance = comp, \PC_set[0]~input , PC_set[0]~input, ControlUnit, 1
instance = comp, \PC_set[1]~input , PC_set[1]~input, ControlUnit, 1
instance = comp, \PC_set[2]~input , PC_set[2]~input, ControlUnit, 1
instance = comp, \PC_set[3]~input , PC_set[3]~input, ControlUnit, 1
instance = comp, \PC_set[4]~input , PC_set[4]~input, ControlUnit, 1
instance = comp, \PC_set[5]~input , PC_set[5]~input, ControlUnit, 1
instance = comp, \PC_set[6]~input , PC_set[6]~input, ControlUnit, 1
instance = comp, \PC_set[7]~input , PC_set[7]~input, ControlUnit, 1
instance = comp, \PC_set[8]~input , PC_set[8]~input, ControlUnit, 1
instance = comp, \PC_set[9]~input , PC_set[9]~input, ControlUnit, 1
instance = comp, \PC_set[10]~input , PC_set[10]~input, ControlUnit, 1
instance = comp, \PC_set[11]~input , PC_set[11]~input, ControlUnit, 1
instance = comp, \PC_set[12]~input , PC_set[12]~input, ControlUnit, 1
instance = comp, \PC_set[13]~input , PC_set[13]~input, ControlUnit, 1
instance = comp, \PC_set[14]~input , PC_set[14]~input, ControlUnit, 1
instance = comp, \PC_set[15]~input , PC_set[15]~input, ControlUnit, 1
