Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jul 16 23:33:30 2023
| Host         : Vincent-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file movingText_control_sets_placed.rpt
| Design       : movingText
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    26 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              47 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |           27 |
| Yes          | No                    | No                     |             135 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             192 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------+-----------------------+------------------+----------------+--------------+
|  cout_BUFG     |                        |                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | message[4][7]_i_1_n_0  | message[0][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG |                        | message[0][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | message[19][7]_i_1_n_0 | message[0][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | message[6][7]_i_1_n_0  | message[0][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | message[3][7]_i_1_n_0  | message[0][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | message[17][7]_i_1_n_0 | message[0][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | message[11][7]_i_1_n_0 | message[0][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | message[5][7]_i_1_n_0  | message[0][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | message[16][7]_i_1_n_0 | message[0][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | message[9][7]_i_1_n_0  | message[0][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | message[13][7]_i_1_n_0 | message[0][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | message[20][7]_i_1_n_0 |                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | message[10][7]_i_1_n_0 | message[0][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | message[1][7]_i_1_n_0  | message[0][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | message[18][7]_i_1_n_0 | message[0][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | message[0][7]_i_2_n_0  | message[0][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | message[14][7]_i_1_n_0 | message[0][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | message[8][7]_i_1_n_0  | message[0][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | message[12][7]_i_1_n_0 | message[0][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | message[15][7]_i_1_n_0 | message[0][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | message[2][7]_i_1_n_0  | message[0][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | message[7][7]_i_1_n_0  | message[0][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  cout_BUFG     |                        | dig_temp20            |                2 |              8 |         4.00 |
|  cout_BUFG     |                        | dig_temp3             |                3 |              8 |         2.67 |
|  cout_BUFG     |                        | message_reg[0]        |                8 |              8 |         1.00 |
|  cout_BUFG     |                        | p_0_out               |                2 |              8 |         4.00 |
|  cout_BUFG     | count[31]_i_1_n_0      |                       |                7 |             31 |         4.43 |
|  clk_IBUF_BUFG |                        | C/count0[31]_i_1_n_0  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | charCount[0]_i_1_n_0   | message[0][7]_i_1_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | C/count1[0]_i_1_n_0    |                       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | C/count2[0]_i_1_n_0    |                       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | C/count30              |                       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                        |                       |               12 |             46 |         3.83 |
+----------------+------------------------+-----------------------+------------------+----------------+--------------+


