<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_aecf830508d23262985d43a7b64360cb.html">Disassembler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUDisassembler.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUDisassembler_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AMDGPUDisassembler.hpp - Disassembler for AMDGPU ISA -----*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// This file contains declaration for AMDGPU ISA disassembler</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCDisassembler_8h.html">llvm/MC/MCDisassembler/MCDisassembler.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRelocationInfo_8h.html">llvm/MC/MCDisassembler/MCRelocationInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSymbolizer_8h.html">llvm/MC/MCDisassembler/MCSymbolizer.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>MCInst;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>MCOperand;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>MCSubtargetInfo;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>Twine;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">// AMDGPUDisassembler</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html">   40</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  std::unique_ptr&lt;MCInstrInfo const&gt; <span class="keyword">const</span> MCII;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;MRI;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> TargetMaxInstBytes;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keyword">mutable</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keyword">mutable</span> <a class="code" href="classuint32__t.html">uint32_t</a> Literal;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keyword">mutable</span> <span class="keywordtype">bool</span> HasLiteral;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">AMDGPUDisassembler</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>, <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                     <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> <span class="keyword">const</span> *MCII);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a94d3b563775fcf320d994bcd8aa646ce">~AMDGPUDisassembler</a>() <span class="keyword">override</span> = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ad9305ad45a7db970a0a198791bea136a">getInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, uint64_t &amp;<a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                              <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes, uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                              <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CS) <span class="keyword">const override</span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(<span class="keywordtype">unsigned</span> RegClassID) <span class="keyword">const</span>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> RegId) <span class="keyword">const</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<span class="keywordtype">unsigned</span> RegClassID, <span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<span class="keywordtype">unsigned</span> SRegClassID, <span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(<span class="keywordtype">unsigned</span> V, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a>&amp; ErrMsg) <span class="keyword">const</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(<span class="keyword">const</span> uint8_t* Table, <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, uint64_t Inst,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                             uint64_t Address) <span class="keyword">const</span>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">convertSDWAInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">convertDPP8Inst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">convertMIMGInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa9e59759855caf94a9a88457565b20c3">decodeOperand_VGPR_32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a8470c61157761717c8d5d9bc64649932">decodeOperand_VRegOrLds_32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#adf0ebb25ee79b3e36aa5fbdd078fece3">decodeOperand_VS_32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa0a746193e9fc6a8f7cf09ec5677b2e0">decodeOperand_VS_64</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a02141c9f27620dbc6cccfcae8abe4d56">decodeOperand_VS_128</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a92d113a3fef07213741a837973905fa3">decodeOperand_VSrc16</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5df4d58148ace6dd67b07c7c85dae6f9">decodeOperand_VSrcV216</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ac9828adcef3becbe0e62b47e7b935c46">decodeOperand_VReg_64</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab69538816d5c5b8eb940db413328db1c">decodeOperand_VReg_96</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a580013516c561c9f3534c5fd3f67f60c">decodeOperand_VReg_128</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a769ad852a979f2f694e813d4aaaedcea">decodeOperand_VReg_256</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#abc4978bef919ef98f07c52259474b8bb">decodeOperand_VReg_512</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">decodeOperand_SReg_32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa1f86792a963f9f4465f83450bcd1153">decodeOperand_SReg_32_XM0_XEXEC</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a0239f97af5732826b37f77001e28d4cf">decodeOperand_SReg_32_XEXEC_HI</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#afc20a768dca7cf34b4d4909e8be3289e">decodeOperand_SRegOrLds_32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a82d95b4634b7f95fb19f2c55e451a5ac">decodeOperand_SReg_64</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a21fb13d7f0bcb1101375a9dc0373b9e5">decodeOperand_SReg_64_XEXEC</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a537baa0007d044f9d66279617586180d">decodeOperand_SReg_128</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a3fb44ceb40a222dbbf19b4e40ae67d3b">decodeOperand_SReg_256</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ad986a49dfc2bbb7f0ad252fbdff99951">decodeOperand_SReg_512</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ac5f4b36143c3cee701c22d83bbc9d78a">decodeOperand_AGPR_32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a7ab10b2d0f25581b3fc631599e5adad2">decodeOperand_AReg_128</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a9ae241a608d5ba5d11d2ef405637b4f6">decodeOperand_AReg_512</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a8408c7ebb2b85ec86fed5c04ef999f06">decodeOperand_AReg_1024</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5644b951ba03ca15f33f39d1edccb465">decodeOperand_AV_32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a559f9eb650add15b0119773f3edf6ce9">decodeOperand_AV_64</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">  105</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> {</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">  106</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>,</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">  107</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>,</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">  108</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>,</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">  109</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>,</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">  110</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>,</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">  111</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">OPW1024</a>,</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">  112</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>,</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">  113</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>,</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">  114</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>,</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">  115</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  };</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">getAgprClassId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">decodeIntImmed</a>(<span class="keywordtype">unsigned</span> Imm);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a9ae5e8963a65d13f5c87f38725b286fe">decodeFPImmed</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <span class="keywordtype">unsigned</span> Imm);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01">decodeLiteralConstant</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a90e38d94c0c1b7587c8f2abf8d3817ed">decodeDstOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">decodeSpecialReg64</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a226d55cd988434115205ab910342c580">decodeSDWASrc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d">decodeSDWASrc16</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8">decodeSDWASrc32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26">decodeSDWAVopcDst</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583">decodeBoolReg</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">getTTmpIdx</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb">isVI</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">isGFX9</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">isGFX10</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;};</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">// AMDGPUSymbolizer</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSymbolizer.html">  150</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPUSymbolizer.html">AMDGPUSymbolizer</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCSymbolizer.html">MCSymbolizer</a> {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordtype">void</span> *DisInfo;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSymbolizer.html#a70de8ee85411894e7911e34e0d8020d0">  155</a></span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSymbolizer.html#a70de8ee85411894e7911e34e0d8020d0">AMDGPUSymbolizer</a>(<a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx, std::unique_ptr&lt;MCRelocationInfo&gt; &amp;&amp;RelInfo,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                   <span class="keywordtype">void</span> *disInfo)</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                   : <a class="code" href="classllvm_1_1MCSymbolizer.html">MCSymbolizer</a>(Ctx, <a class="code" href="namespacestd.html">std</a>::move(RelInfo)), DisInfo(disInfo) {}</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCDisassembler.html#ab1131899a9514fb8e626f3b23719d05e">tryAddingSymbolicOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;cStream,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                int64_t <a class="code" href="classllvm_1_1Value.html">Value</a>, uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                <span class="keywordtype">bool</span> IsBranch, uint64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                uint64_t InstSize) <span class="keyword">override</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a7b3f2feec2e2452107a197b7e0d2907b">tryAddingPcLoadReferenceComment</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;cStream,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                       int64_t Value,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                       uint64_t Address) <span class="keyword">override</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;};</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H</span></div><div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a13ac39db7a12e1ee120630d7aa17bae8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">llvm::AMDGPUDisassembler::createRegOperand</a></div><div class="ttdeci">MCOperand createRegOperand(unsigned int RegId) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00609">AMDGPUDisassembler.cpp:609</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a94d3b563775fcf320d994bcd8aa646ce"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a94d3b563775fcf320d994bcd8aa646ce">llvm::AMDGPUDisassembler::~AMDGPUDisassembler</a></div><div class="ttdeci">~AMDGPUDisassembler() override=default</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a21fb13d7f0bcb1101375a9dc0373b9e5"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a21fb13d7f0bcb1101375a9dc0373b9e5">llvm::AMDGPUDisassembler::decodeOperand_SReg_64_XEXEC</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_64_XEXEC(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00770">AMDGPUDisassembler.cpp:770</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_aa9e59759855caf94a9a88457565b20c3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa9e59759855caf94a9a88457565b20c3">llvm::AMDGPUDisassembler::decodeOperand_VGPR_32</a></div><div class="ttdeci">MCOperand decodeOperand_VGPR_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00683">AMDGPUDisassembler.cpp:683</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a226d55cd988434115205ab910342c580"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a226d55cd988434115205ab910342c580">llvm::AMDGPUDisassembler::decodeSDWASrc</a></div><div class="ttdeci">MCOperand decodeSDWASrc(const OpWidthTy Width, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01103">AMDGPUDisassembler.cpp:1103</a></div></div>
<div class="ttc" id="MCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_aabd280f4da00c497a17a8f47f7bd8cc5"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">llvm::AMDGPUDisassembler::convertDPP8Inst</a></div><div class="ttdeci">DecodeStatus convertDPP8Inst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00442">AMDGPUDisassembler.cpp:442</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ac9828adcef3becbe0e62b47e7b935c46"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ac9828adcef3becbe0e62b47e7b935c46">llvm::AMDGPUDisassembler::decodeOperand_VReg_64</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00720">AMDGPUDisassembler.cpp:720</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a5df4d58148ace6dd67b07c7c85dae6f9"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5df4d58148ace6dd67b07c7c85dae6f9">llvm::AMDGPUDisassembler::decodeOperand_VSrcV216</a></div><div class="ttdeci">MCOperand decodeOperand_VSrcV216(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00679">AMDGPUDisassembler.cpp:679</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6a"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></div><div class="ttdeci">DecodeStatus</div><div class="ttdoc">Ternary decode status. </div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00051">MCDisassembler.h:51</a></div></div>
<div class="ttc" id="MCSymbolizer_8h_html"><div class="ttname"><a href="MCSymbolizer_8h.html">MCSymbolizer.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a9ae5e8963a65d13f5c87f38725b286fe"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a9ae5e8963a65d13f5c87f38725b286fe">llvm::AMDGPUDisassembler::decodeFPImmed</a></div><div class="ttdeci">static MCOperand decodeFPImmed(OpWidthTy Width, unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00886">AMDGPUDisassembler.cpp:886</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a02141c9f27620dbc6cccfcae8abe4d56"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a02141c9f27620dbc6cccfcae8abe4d56">llvm::AMDGPUDisassembler::decodeOperand_VS_128</a></div><div class="ttdeci">MCOperand decodeOperand_VS_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00671">AMDGPUDisassembler.cpp:671</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ad986a49dfc2bbb7f0ad252fbdff99951"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ad986a49dfc2bbb7f0ad252fbdff99951">llvm::AMDGPUDisassembler::decodeOperand_SReg_512</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_512(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00782">AMDGPUDisassembler.cpp:782</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></div><div class="ttdoc">Superclass for all disassemblers. </div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00027">MCDisassembler.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_ab1131899a9514fb8e626f3b23719d05e"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#ab1131899a9514fb8e626f3b23719d05e">llvm::MCDisassembler::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t InstSize) const</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8cpp_source.html#l00027">MCDisassembler.cpp:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a90e38d94c0c1b7587c8f2abf8d3817ed"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a90e38d94c0c1b7587c8f2abf8d3817ed">llvm::AMDGPUDisassembler::decodeDstOp</a></div><div class="ttdeci">MCOperand decodeDstOp(const OpWidthTy Width, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01028">AMDGPUDisassembler.cpp:1028</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a16d28a91d7aca8ef06fa3e2533047f0b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">llvm::AMDGPUDisassembler::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(unsigned RegClassID) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00593">AMDGPUDisassembler.cpp:593</a></div></div>
<div class="ttc" id="MCRelocationInfo_8h_html"><div class="ttname"><a href="MCRelocationInfo_8h.html">MCRelocationInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">llvm::AMDGPUDisassembler::OPW16</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00112">AMDGPUDisassembler.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a4cfa93abf00f463c320ff9b5fb940583"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583">llvm::AMDGPUDisassembler::decodeBoolReg</a></div><div class="ttdeci">MCOperand decodeBoolReg(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01179">AMDGPUDisassembler.cpp:1179</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_adf0ebb25ee79b3e36aa5fbdd078fece3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#adf0ebb25ee79b3e36aa5fbdd078fece3">llvm::AMDGPUDisassembler::decodeOperand_VS_32</a></div><div class="ttdeci">MCOperand decodeOperand_VS_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00663">AMDGPUDisassembler.cpp:663</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a1806692ebe2608af74a206c056533d01"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01">llvm::AMDGPUDisassembler::decodeLiteralConstant</a></div><div class="ttdeci">MCOperand decodeLiteralConstant() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00786">AMDGPUDisassembler.cpp:786</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a7ab10b2d0f25581b3fc631599e5adad2"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a7ab10b2d0f25581b3fc631599e5adad2">llvm::AMDGPUDisassembler::decodeOperand_AReg_128</a></div><div class="ttdeci">MCOperand decodeOperand_AReg_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00700">AMDGPUDisassembler.cpp:700</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a537baa0007d044f9d66279617586180d"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a537baa0007d044f9d66279617586180d">llvm::AMDGPUDisassembler::decodeOperand_SReg_128</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00774">AMDGPUDisassembler.cpp:774</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00937">BitVector.h:937</a></div></div>
<div class="ttc" id="classllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00080">Twine.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a9481f68151f53dba0f1e3416819e6e26"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26">llvm::AMDGPUDisassembler::decodeSDWAVopcDst</a></div><div class="ttdeci">MCOperand decodeSDWAVopcDst(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01152">AMDGPUDisassembler.cpp:1152</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a5b147cf1557182f62cf46de5ea9b5061"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">llvm::AMDGPUDisassembler::errOperand</a></div><div class="ttdeci">MCOperand errOperand(unsigned V, const Twine &amp;ErrMsg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00599">AMDGPUDisassembler.cpp:599</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a852783bf1f53ae8e8e22a3042759f90b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">llvm::AMDGPUDisassembler::AMDGPUDisassembler</a></div><div class="ttdeci">AMDGPUDisassembler(const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx, MCInstrInfo const *MCII)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00060">AMDGPUDisassembler.cpp:60</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a9ae241a608d5ba5d11d2ef405637b4f6"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a9ae241a608d5ba5d11d2ef405637b4f6">llvm::AMDGPUDisassembler::decodeOperand_AReg_512</a></div><div class="ttdeci">MCOperand decodeOperand_AReg_512(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00704">AMDGPUDisassembler.cpp:704</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a7297f920e9ff94394d81719b75080ecb"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb">llvm::AMDGPUDisassembler::isVI</a></div><div class="ttdeci">bool isVI() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01184">AMDGPUDisassembler.cpp:1184</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects. </div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00065">MCContext.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">llvm::AMDGPUDisassembler::OPW_LAST_</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00114">AMDGPUDisassembler.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a37e6bd8d789a98b051dd72fe4cfc1151"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">llvm::AMDGPUDisassembler::convertSDWAInst</a></div><div class="ttdeci">DecodeStatus convertSDWAInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00422">AMDGPUDisassembler.cpp:422</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a8408c7ebb2b85ec86fed5c04ef999f06"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a8408c7ebb2b85ec86fed5c04ef999f06">llvm::AMDGPUDisassembler::decodeOperand_AReg_1024</a></div><div class="ttdeci">MCOperand decodeOperand_AReg_1024(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00708">AMDGPUDisassembler.cpp:708</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a67d53a6acc509ff577f17d00ddeac34d"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">llvm::MCDisassembler::STI</a></div><div class="ttdeci">const MCSubtargetInfo &amp; STI</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00101">MCDisassembler.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a32f73e787f141094d0aa638db8653ec8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8">llvm::AMDGPUDisassembler::decodeSDWASrc32</a></div><div class="ttdeci">MCOperand decodeSDWASrc32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01148">AMDGPUDisassembler.cpp:1148</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a769ad852a979f2f694e813d4aaaedcea"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a769ad852a979f2f694e813d4aaaedcea">llvm::AMDGPUDisassembler::decodeOperand_VReg_256</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_256(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00732">AMDGPUDisassembler.cpp:732</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; uint8_t &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="MCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a397587ec6233ec02007837fb24c3090f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">llvm::AMDGPUDisassembler::tryDecodeInst</a></div><div class="ttdeci">DecodeStatus tryDecodeInst(const uint8_t *Table, MCInst &amp;MI, uint64_t Inst, uint64_t Address) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00241">AMDGPUDisassembler.cpp:241</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a559f9eb650add15b0119773f3edf6ce9"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a559f9eb650add15b0119773f3edf6ce9">llvm::AMDGPUDisassembler::decodeOperand_AV_64</a></div><div class="ttdeci">MCOperand decodeOperand_AV_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00716">AMDGPUDisassembler.cpp:716</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a7b3f2feec2e2452107a197b7e0d2907b"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a7b3f2feec2e2452107a197b7e0d2907b">llvm::MCDisassembler::tryAddingPcLoadReferenceComment</a></div><div class="ttdeci">void tryAddingPcLoadReferenceComment(int64_t Value, uint64_t Address) const</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8cpp_source.html#l00037">MCDisassembler.cpp:37</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a2a49c0ccc7c9aa0fe2692b60975f8ba3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">llvm::AMDGPUDisassembler::getVgprClassId</a></div><div class="ttdeci">unsigned getVgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00907">AMDGPUDisassembler.cpp:907</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">llvm::AMDGPUDisassembler::OPW256</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00109">AMDGPUDisassembler.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a580013516c561c9f3534c5fd3f67f60c"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a580013516c561c9f3534c5fd3f67f60c">llvm::AMDGPUDisassembler::decodeOperand_VReg_128</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00728">AMDGPUDisassembler.cpp:728</a></div></div>
<div class="ttc" id="MCDisassembler_8h_html"><div class="ttname"><a href="MCDisassembler_8h.html">MCDisassembler.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSymbolizer_html_a70de8ee85411894e7911e34e0d8020d0"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html#a70de8ee85411894e7911e34e0d8020d0">llvm::AMDGPUSymbolizer::AMDGPUSymbolizer</a></div><div class="ttdeci">AMDGPUSymbolizer(MCContext &amp;Ctx, std::unique_ptr&lt; MCRelocationInfo &gt; &amp;&amp;RelInfo, void *disInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00155">AMDGPUDisassembler.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a3fb44ceb40a222dbbf19b4e40ae67d3b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a3fb44ceb40a222dbbf19b4e40ae67d3b">llvm::AMDGPUDisassembler::decodeOperand_SReg_256</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_256(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00778">AMDGPUDisassembler.cpp:778</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab9c9f9be5e439d07443ad92852b18f06"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">llvm::AMDGPUDisassembler::isGFX9</a></div><div class="ttdeci">bool isGFX9() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01188">AMDGPUDisassembler.cpp:1188</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ac4a9e77202c0556db7040527010dcc38"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">llvm::AMDGPUDisassembler::decodeOperand_SReg_32</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00740">AMDGPUDisassembler.cpp:740</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolizer_html"><div class="ttname"><a href="classllvm_1_1MCSymbolizer.html">llvm::MCSymbolizer</a></div><div class="ttdoc">Symbolize and annotate disassembled instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MCSymbolizer_8h_source.html#l00038">MCSymbolizer.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_aa416e0bf10b88fff8616df9053ef17c2"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">llvm::AMDGPUDisassembler::convertMIMGInst</a></div><div class="ttdeci">DecodeStatus convertMIMGInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00463">AMDGPUDisassembler.cpp:463</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">llvm::AMDGPUDisassembler::OPW1024</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00111">AMDGPUDisassembler.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_aa0a746193e9fc6a8f7cf09ec5677b2e0"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa0a746193e9fc6a8f7cf09ec5677b2e0">llvm::AMDGPUDisassembler::decodeOperand_VS_64</a></div><div class="ttdeci">MCOperand decodeOperand_VS_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00667">AMDGPUDisassembler.cpp:667</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">llvm::AMDGPUDisassembler::OPW64</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00107">AMDGPUDisassembler.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_abc4978bef919ef98f07c52259474b8bb"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#abc4978bef919ef98f07c52259474b8bb">llvm::AMDGPUDisassembler::decodeOperand_VReg_512</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_512(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00736">AMDGPUDisassembler.cpp:736</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html">llvm::AMDGPUDisassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00040">AMDGPUDisassembler.h:40</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">llvm::AMDGPUDisassembler::OPW512</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00110">AMDGPUDisassembler.h:110</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">llvm::AMDGPUDisassembler::OpWidthTy</a></div><div class="ttdeci">OpWidthTy</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00105">AMDGPUDisassembler.h:105</a></div></div>
<div class="ttc" id="namespacellvm_html_ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27"><div class="ttname"><a href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">llvm::HighlightColor::Address</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a2bc52c96e46c682e3e109f4a3ddef37b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">llvm::AMDGPUDisassembler::getAgprClassId</a></div><div class="ttdeci">unsigned getAgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00922">AMDGPUDisassembler.cpp:922</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_afdccfd26f12d23c635188ff714e99c8d"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d">llvm::AMDGPUDisassembler::decodeSDWASrc16</a></div><div class="ttdeci">MCOperand decodeSDWASrc16(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01144">AMDGPUDisassembler.cpp:1144</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">llvm::AMDGPUDisassembler::OPW128</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00108">AMDGPUDisassembler.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSymbolizer_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html">llvm::AMDGPUSymbolizer</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00150">AMDGPUDisassembler.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_aa1f86792a963f9f4465f83450bcd1153"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa1f86792a963f9f4465f83450bcd1153">llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XM0_XEXEC</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_32_XM0_XEXEC(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00747">AMDGPUDisassembler.cpp:747</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_aa2856cc53ddce339fa86c79afebbbefe"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">llvm::AMDGPUDisassembler::decodeSrcOp</a></div><div class="ttdeci">MCOperand decodeSrcOp(const OpWidthTy Width, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00985">AMDGPUDisassembler.cpp:985</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab55ea9f3ceb384181fdfd06df56cdd31"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">llvm::AMDGPUDisassembler::decodeIntImmed</a></div><div class="ttdeci">static MCOperand decodeIntImmed(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00801">AMDGPUDisassembler.cpp:801</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">llvm::AMDGPUDisassembler::OPW_FIRST_</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00115">AMDGPUDisassembler.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ac5f4b36143c3cee701c22d83bbc9d78a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ac5f4b36143c3cee701c22d83bbc9d78a">llvm::AMDGPUDisassembler::decodeOperand_AGPR_32</a></div><div class="ttdeci">MCOperand decodeOperand_AGPR_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00696">AMDGPUDisassembler.cpp:696</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">llvm::AMDGPUDisassembler::OPW32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00106">AMDGPUDisassembler.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a0239f97af5732826b37f77001e28d4cf"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a0239f97af5732826b37f77001e28d4cf">llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XEXEC_HI</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_32_XEXEC_HI(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00753">AMDGPUDisassembler.cpp:753</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a5644b951ba03ca15f33f39d1edccb465"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5644b951ba03ca15f33f39d1edccb465">llvm::AMDGPUDisassembler::decodeOperand_AV_32</a></div><div class="ttdeci">MCOperand decodeOperand_AV_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00712">AMDGPUDisassembler.cpp:712</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a92d113a3fef07213741a837973905fa3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a92d113a3fef07213741a837973905fa3">llvm::AMDGPUDisassembler::decodeOperand_VSrc16</a></div><div class="ttdeci">MCOperand decodeOperand_VSrc16(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00675">AMDGPUDisassembler.cpp:675</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab1c21284d55eedc91c4a3969626b6f1a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">llvm::AMDGPUDisassembler::getSgprClassId</a></div><div class="ttdeci">unsigned getSgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00940">AMDGPUDisassembler.cpp:940</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_af564aa8a41fb212e8dfc8856ef35c871"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">llvm::AMDGPUDisassembler::createSRegOperand</a></div><div class="ttdeci">MCOperand createSRegOperand(unsigned SRegClassID, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00624">AMDGPUDisassembler.cpp:624</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ad9305ad45a7db970a0a198791bea136a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ad9305ad45a7db970a0a198791bea136a">llvm::AMDGPUDisassembler::getInstruction</a></div><div class="ttdeci">DecodeStatus getInstruction(MCInst &amp;MI, uint64_t &amp;Size, ArrayRef&lt; uint8_t &gt; Bytes, uint64_t Address, raw_ostream &amp;CS) const override</div><div class="ttdoc">Returns the disassembly of a single instruction. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00268">AMDGPUDisassembler.cpp:268</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_aeee62e9882c0b90536eaa08027bbfef7"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">llvm::AMDGPUDisassembler::isGFX10</a></div><div class="ttdeci">bool isGFX10() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01192">AMDGPUDisassembler.cpp:1192</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a8470c61157761717c8d5d9bc64649932"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a8470c61157761717c8d5d9bc64649932">llvm::AMDGPUDisassembler::decodeOperand_VRegOrLds_32</a></div><div class="ttdeci">MCOperand decodeOperand_VRegOrLds_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00692">AMDGPUDisassembler.cpp:692</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a82d95b4634b7f95fb19f2c55e451a5ac"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a82d95b4634b7f95fb19f2c55e451a5ac">llvm::AMDGPUDisassembler::decodeOperand_SReg_64</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00766">AMDGPUDisassembler.cpp:766</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab69538816d5c5b8eb940db413328db1c"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab69538816d5c5b8eb940db413328db1c">llvm::AMDGPUDisassembler::decodeOperand_VReg_96</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_96(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00724">AMDGPUDisassembler.cpp:724</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_afc20a768dca7cf34b4d4909e8be3289e"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#afc20a768dca7cf34b4d4909e8be3289e">llvm::AMDGPUDisassembler::decodeOperand_SRegOrLds_32</a></div><div class="ttdeci">MCOperand decodeOperand_SRegOrLds_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00759">AMDGPUDisassembler.cpp:759</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_adae4bf9c24a1f20e4ad36d42620f6e7a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">llvm::AMDGPUDisassembler::getTtmpClassId</a></div><div class="ttdeci">unsigned getTtmpClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00957">AMDGPUDisassembler.cpp:957</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a168a8034e9e01207fb71a39bde063d7f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">llvm::AMDGPUDisassembler::decodeSpecialReg64</a></div><div class="ttdeci">MCOperand decodeSpecialReg64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01079">AMDGPUDisassembler.cpp:1079</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a865ae0d33ec9cd2b21d7b55470ac58d0"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">llvm::AMDGPUDisassembler::decodeSpecialReg32</a></div><div class="ttdeci">MCOperand decodeSpecialReg32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01047">AMDGPUDisassembler.cpp:1047</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ae852f28eb2685d5dc30c78308011af7f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">llvm::AMDGPUDisassembler::getTTmpIdx</a></div><div class="ttdeci">int getTTmpIdx(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00974">AMDGPUDisassembler.cpp:974</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00034">MCInst.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">llvm::AMDGPUDisassembler::OPWV216</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00113">AMDGPUDisassembler.h:113</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:34 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
