// Seed: 20178543
module module_0 (
    input  wire id_0,
    output wire module_0
);
  assign module_1.id_4 = 0;
  reg id_3;
  parameter id_4 = -1;
  always @(id_4 or id_0) begin : LABEL_0
    id_3 = 1 + -1;
  end
  assign id_3 = id_3 == id_3;
  wire id_5;
  ;
  initial begin : LABEL_1
    if (1'b0) id_3 = id_4;
  end
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input wor id_2,
    output tri id_3,
    output wand id_4,
    output wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri id_8,
    output uwire id_9,
    input uwire id_10,
    output wand id_11,
    input tri0 id_12,
    input wor id_13,
    input supply1 id_14,
    input tri0 id_15,
    output wand id_16,
    input uwire id_17,
    input supply0 id_18
);
  parameter id_20 = 1;
  module_0 modCall_1 (
      id_15,
      id_11
  );
endmodule
