#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Oct 30 14:00:26 2023
# Process ID: 34484
# Current directory: C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab5/Lab5.runs/synth_1
# Command line: vivado.exe -log VGA_basics.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_basics.tcl
# Log file: C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab5/Lab5.runs/synth_1/VGA_basics.vds
# Journal file: C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab5/Lab5.runs/synth_1\vivado.jou
# Running On: ndturner, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 34014 MB
#-----------------------------------------------------------
source VGA_basics.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1468.215 ; gain = 159.816
Command: synth_design -top VGA_basics -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39908
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1906.008 ; gain = 412.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA_basics' [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab5/Lab5.srcs/sources_1/new/VGA_basics.vhd:19]
WARNING: [Synth 8-5640] Port 'p_tick' is missing in component declaration [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab5/Lab5.srcs/sources_1/new/VGA_basics.vhd:20]
INFO: [Synth 8-3491] module 'vga_sync' declared at 'C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab5/Lab5.srcs/sources_1/new/vga_sync.vhd:5' bound to instance 'vga' of component 'vga_sync' [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab5/Lab5.srcs/sources_1/new/VGA_basics.vhd:59]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab5/Lab5.srcs/sources_1/new/vga_sync.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (0#1) [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab5/Lab5.srcs/sources_1/new/vga_sync.vhd:14]
INFO: [Synth 8-3491] module 'pattern_cntl' declared at 'C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab5/Lab5.srcs/sources_1/new/pattern_cntl.vhd:6' bound to instance 'pattern' of component 'pattern_cntl' [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab5/Lab5.srcs/sources_1/new/VGA_basics.vhd:71]
INFO: [Synth 8-638] synthesizing module 'pattern_cntl' [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab5/Lab5.srcs/sources_1/new/pattern_cntl.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'pattern_cntl' (0#1) [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab5/Lab5.srcs/sources_1/new/pattern_cntl.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'VGA_basics' (0#1) [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab5/Lab5.srcs/sources_1/new/VGA_basics.vhd:19]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.352 ; gain = 504.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1997.352 ; gain = 504.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1997.352 ; gain = 504.312
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1997.352 ; gain = 504.312
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2213.473 ; gain = 720.434
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2213.473 ; gain = 720.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2213.473 ; gain = 720.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2213.473 ; gain = 720.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2213.473 ; gain = 720.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2213.473 ; gain = 720.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2213.473 ; gain = 720.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2213.473 ; gain = 720.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2213.473 ; gain = 720.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     3|
|3     |LUT2 |    13|
|4     |LUT3 |    12|
|5     |LUT4 |    12|
|6     |LUT5 |     7|
|7     |LUT6 |    36|
|8     |FDCE |    25|
|9     |FDRE |     1|
|10    |IBUF |     2|
|11    |OBUF |    14|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   126|
|2     |  vga    |vga_sync |   107|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2213.473 ; gain = 720.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2213.473 ; gain = 720.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2213.473 ; gain = 720.434
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2223.281 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2319.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 42d36ea6
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2319.238 ; gain = 851.023
INFO: [Common 17-1381] The checkpoint 'C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab5/Lab5.runs/synth_1/VGA_basics.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_basics_utilization_synth.rpt -pb VGA_basics_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 30 14:01:07 2023...
