
display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c0b0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001770  0800c1c0  0800c1c0  0000d1c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d930  0800d930  0000f1cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d930  0800d930  0000e930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d938  0800d938  0000f1cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d938  0800d938  0000e938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d93c  0800d93c  0000e93c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001cc  20000000  0800d940  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000016dc  200001cc  0800db0c  0000f1cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200018a8  0800db0c  0000f8a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f1cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015eab  00000000  00000000  0000f1f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039c5  00000000  00000000  000250a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001430  00000000  00000000  00028a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f8d  00000000  00000000  00029e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001af64  00000000  00000000  0002ae25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019b1b  00000000  00000000  00045d89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090d00  00000000  00000000  0005f8a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f05a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e54  00000000  00000000  000f05e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000f643c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001cc 	.word	0x200001cc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c1a8 	.word	0x0800c1a8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d0 	.word	0x200001d0
 800014c:	0800c1a8 	.word	0x0800c1a8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <int_to_str>:

    return ERROR_NONE;
}


void int_to_str(int num, char *str) {
 8000a88:	b480      	push	{r7}
 8000a8a:	b089      	sub	sp, #36	@ 0x24
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	6039      	str	r1, [r7, #0]
    char tmp[12]; // Временный буфер
    int i = 0;
 8000a92:	2300      	movs	r3, #0
 8000a94:	61fb      	str	r3, [r7, #28]

    // Обрабатываем 0 отдельно
    if (num == 0) {
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d125      	bne.n	8000ae8 <int_to_str+0x60>
        str[0] = '0';
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	2230      	movs	r2, #48	@ 0x30
 8000aa0:	701a      	strb	r2, [r3, #0]
        str[1] = '\0';
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	701a      	strb	r2, [r3, #0]
 8000aaa:	e039      	b.n	8000b20 <int_to_str+0x98>
        return;
    }

    // Записываем цифры в обратном порядке
    while (num > 0) {
        tmp[i++] = '0' + (num % 10);
 8000aac:	687a      	ldr	r2, [r7, #4]
 8000aae:	4b1e      	ldr	r3, [pc, #120]	@ (8000b28 <int_to_str+0xa0>)
 8000ab0:	fb83 1302 	smull	r1, r3, r3, r2
 8000ab4:	1099      	asrs	r1, r3, #2
 8000ab6:	17d3      	asrs	r3, r2, #31
 8000ab8:	1ac9      	subs	r1, r1, r3
 8000aba:	460b      	mov	r3, r1
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	440b      	add	r3, r1
 8000ac0:	005b      	lsls	r3, r3, #1
 8000ac2:	1ad1      	subs	r1, r2, r3
 8000ac4:	b2ca      	uxtb	r2, r1
 8000ac6:	69fb      	ldr	r3, [r7, #28]
 8000ac8:	1c59      	adds	r1, r3, #1
 8000aca:	61f9      	str	r1, [r7, #28]
 8000acc:	3230      	adds	r2, #48	@ 0x30
 8000ace:	b2d2      	uxtb	r2, r2
 8000ad0:	3320      	adds	r3, #32
 8000ad2:	443b      	add	r3, r7
 8000ad4:	f803 2c14 	strb.w	r2, [r3, #-20]
        num /= 10;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	4a13      	ldr	r2, [pc, #76]	@ (8000b28 <int_to_str+0xa0>)
 8000adc:	fb82 1203 	smull	r1, r2, r2, r3
 8000ae0:	1092      	asrs	r2, r2, #2
 8000ae2:	17db      	asrs	r3, r3, #31
 8000ae4:	1ad3      	subs	r3, r2, r3
 8000ae6:	607b      	str	r3, [r7, #4]
    while (num > 0) {
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	dcde      	bgt.n	8000aac <int_to_str+0x24>
    }

    // Разворачиваем строку
    int j = 0;
 8000aee:	2300      	movs	r3, #0
 8000af0:	61bb      	str	r3, [r7, #24]
    while (i-- > 0) {
 8000af2:	e00b      	b.n	8000b0c <int_to_str+0x84>
        str[j++] = tmp[i];
 8000af4:	69bb      	ldr	r3, [r7, #24]
 8000af6:	1c5a      	adds	r2, r3, #1
 8000af8:	61ba      	str	r2, [r7, #24]
 8000afa:	461a      	mov	r2, r3
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	4413      	add	r3, r2
 8000b00:	f107 010c 	add.w	r1, r7, #12
 8000b04:	69fa      	ldr	r2, [r7, #28]
 8000b06:	440a      	add	r2, r1
 8000b08:	7812      	ldrb	r2, [r2, #0]
 8000b0a:	701a      	strb	r2, [r3, #0]
    while (i-- > 0) {
 8000b0c:	69fb      	ldr	r3, [r7, #28]
 8000b0e:	1e5a      	subs	r2, r3, #1
 8000b10:	61fa      	str	r2, [r7, #28]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	dcee      	bgt.n	8000af4 <int_to_str+0x6c>
    }
    str[j] = '\0';
 8000b16:	69bb      	ldr	r3, [r7, #24]
 8000b18:	683a      	ldr	r2, [r7, #0]
 8000b1a:	4413      	add	r3, r2
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	701a      	strb	r2, [r3, #0]
}
 8000b20:	3724      	adds	r7, #36	@ 0x24
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr
 8000b28:	66666667 	.word	0x66666667

08000b2c <get_encoder>:

int get_encoder(){
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
	return (int)TIM1->CNT/4;//для энкодера использующегося в проекте
 8000b30:	4b04      	ldr	r3, [pc, #16]	@ (8000b44 <get_encoder+0x18>)
 8000b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	da00      	bge.n	8000b3a <get_encoder+0xe>
 8000b38:	3303      	adds	r3, #3
 8000b3a:	109b      	asrs	r3, r3, #2
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bc80      	pop	{r7}
 8000b42:	4770      	bx	lr
 8000b44:	40012c00 	.word	0x40012c00

08000b48 <set_encoder>:

void set_encoder(int e){
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
	TIM1->CNT=e*4;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	009a      	lsls	r2, r3, #2
 8000b54:	4b03      	ldr	r3, [pc, #12]	@ (8000b64 <set_encoder+0x1c>)
 8000b56:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000b58:	bf00      	nop
 8000b5a:	370c      	adds	r7, #12
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bc80      	pop	{r7}
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	40012c00 	.word	0x40012c00

08000b68 <print_interface_mode0>:


void print_interface_mode0(){
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af02      	add	r7, sp, #8
	ssd1306_SetCursor(1, 1);
 8000b6e:	2101      	movs	r1, #1
 8000b70:	2001      	movs	r0, #1
 8000b72:	f001 f95d 	bl	8001e30 <ssd1306_SetCursor>
	ssd1306_Fill(Black);
 8000b76:	2000      	movs	r0, #0
 8000b78:	f001 f810 	bl	8001b9c <ssd1306_Fill>
	ssd1306_WriteString(num_string[0], Font_7x10, White);
 8000b7c:	4b25      	ldr	r3, [pc, #148]	@ (8000c14 <print_interface_mode0+0xac>)
 8000b7e:	2201      	movs	r2, #1
 8000b80:	9200      	str	r2, [sp, #0]
 8000b82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b84:	4824      	ldr	r0, [pc, #144]	@ (8000c18 <print_interface_mode0+0xb0>)
 8000b86:	f001 f92d 	bl	8001de4 <ssd1306_WriteString>
	ssd1306_WriteString("   ", Font_7x10, White);
 8000b8a:	4b22      	ldr	r3, [pc, #136]	@ (8000c14 <print_interface_mode0+0xac>)
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	9200      	str	r2, [sp, #0]
 8000b90:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b92:	4822      	ldr	r0, [pc, #136]	@ (8000c1c <print_interface_mode0+0xb4>)
 8000b94:	f001 f926 	bl	8001de4 <ssd1306_WriteString>
	ssd1306_WriteString(num_string[1], Font_7x10, White);
 8000b98:	4b1e      	ldr	r3, [pc, #120]	@ (8000c14 <print_interface_mode0+0xac>)
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	9200      	str	r2, [sp, #0]
 8000b9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ba0:	481f      	ldr	r0, [pc, #124]	@ (8000c20 <print_interface_mode0+0xb8>)
 8000ba2:	f001 f91f 	bl	8001de4 <ssd1306_WriteString>
	ssd1306_SetCursor(1, 10);//для переноса на следующую строку
 8000ba6:	210a      	movs	r1, #10
 8000ba8:	2001      	movs	r0, #1
 8000baa:	f001 f941 	bl	8001e30 <ssd1306_SetCursor>
	ssd1306_WriteString(num_string[2], Font_7x10, White);
 8000bae:	4b19      	ldr	r3, [pc, #100]	@ (8000c14 <print_interface_mode0+0xac>)
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	9200      	str	r2, [sp, #0]
 8000bb4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bb6:	481b      	ldr	r0, [pc, #108]	@ (8000c24 <print_interface_mode0+0xbc>)
 8000bb8:	f001 f914 	bl	8001de4 <ssd1306_WriteString>
	ssd1306_WriteString("   ", Font_7x10, White);
 8000bbc:	4b15      	ldr	r3, [pc, #84]	@ (8000c14 <print_interface_mode0+0xac>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	9200      	str	r2, [sp, #0]
 8000bc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bc4:	4815      	ldr	r0, [pc, #84]	@ (8000c1c <print_interface_mode0+0xb4>)
 8000bc6:	f001 f90d 	bl	8001de4 <ssd1306_WriteString>
	if(choiced_channel==0){
 8000bca:	4b17      	ldr	r3, [pc, #92]	@ (8000c28 <print_interface_mode0+0xc0>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d107      	bne.n	8000be2 <print_interface_mode0+0x7a>
		ssd1306_WriteString("ch0", Font_7x10, White);
 8000bd2:	4b10      	ldr	r3, [pc, #64]	@ (8000c14 <print_interface_mode0+0xac>)
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	9200      	str	r2, [sp, #0]
 8000bd8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bda:	4814      	ldr	r0, [pc, #80]	@ (8000c2c <print_interface_mode0+0xc4>)
 8000bdc:	f001 f902 	bl	8001de4 <ssd1306_WriteString>
 8000be0:	e012      	b.n	8000c08 <print_interface_mode0+0xa0>
	}else if(choiced_channel==1){
 8000be2:	4b11      	ldr	r3, [pc, #68]	@ (8000c28 <print_interface_mode0+0xc0>)
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d107      	bne.n	8000bfa <print_interface_mode0+0x92>
		ssd1306_WriteString("ch1", Font_7x10, White);
 8000bea:	4b0a      	ldr	r3, [pc, #40]	@ (8000c14 <print_interface_mode0+0xac>)
 8000bec:	2201      	movs	r2, #1
 8000bee:	9200      	str	r2, [sp, #0]
 8000bf0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bf2:	480f      	ldr	r0, [pc, #60]	@ (8000c30 <print_interface_mode0+0xc8>)
 8000bf4:	f001 f8f6 	bl	8001de4 <ssd1306_WriteString>
 8000bf8:	e006      	b.n	8000c08 <print_interface_mode0+0xa0>
	}else{
		ssd1306_WriteString("ch2", Font_7x10, White);
 8000bfa:	4b06      	ldr	r3, [pc, #24]	@ (8000c14 <print_interface_mode0+0xac>)
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	9200      	str	r2, [sp, #0]
 8000c00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c02:	480c      	ldr	r0, [pc, #48]	@ (8000c34 <print_interface_mode0+0xcc>)
 8000c04:	f001 f8ee 	bl	8001de4 <ssd1306_WriteString>
	}
	ssd1306_UpdateScreen();
 8000c08:	f000 ffe0 	bl	8001bcc <ssd1306_UpdateScreen>
}
 8000c0c:	bf00      	nop
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	0800d78c 	.word	0x0800d78c
 8000c18:	20000334 	.word	0x20000334
 8000c1c:	0800c1c0 	.word	0x0800c1c0
 8000c20:	2000033b 	.word	0x2000033b
 8000c24:	20000342 	.word	0x20000342
 8000c28:	2000034a 	.word	0x2000034a
 8000c2c:	0800c1c4 	.word	0x0800c1c4
 8000c30:	0800c1c8 	.word	0x0800c1c8
 8000c34:	0800c1cc 	.word	0x0800c1cc

08000c38 <print_interface_mode1>:

void print_interface_mode1(){
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b088      	sub	sp, #32
 8000c3c:	af02      	add	r7, sp, #8
	ssd1306_SetCursor(1, 1);
 8000c3e:	2101      	movs	r1, #1
 8000c40:	2001      	movs	r0, #1
 8000c42:	f001 f8f5 	bl	8001e30 <ssd1306_SetCursor>
	ssd1306_Fill(Black);
 8000c46:	2000      	movs	r0, #0
 8000c48:	f000 ffa8 	bl	8001b9c <ssd1306_Fill>
	if(choiced_num==0){
 8000c4c:	4b5c      	ldr	r3, [pc, #368]	@ (8000dc0 <print_interface_mode1+0x188>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d139      	bne.n	8000cc8 <print_interface_mode1+0x90>
		uint16_t size=strlen(num_string[choiced_channel]);
 8000c54:	4b5b      	ldr	r3, [pc, #364]	@ (8000dc4 <print_interface_mode1+0x18c>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	461a      	mov	r2, r3
 8000c5a:	4613      	mov	r3, r2
 8000c5c:	00db      	lsls	r3, r3, #3
 8000c5e:	1a9b      	subs	r3, r3, r2
 8000c60:	4a59      	ldr	r2, [pc, #356]	@ (8000dc8 <print_interface_mode1+0x190>)
 8000c62:	4413      	add	r3, r2
 8000c64:	4618      	mov	r0, r3
 8000c66:	f7ff fa73 	bl	8000150 <strlen>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	813b      	strh	r3, [r7, #8]
		for(int i=size;i<6;++i){
 8000c6e:	893b      	ldrh	r3, [r7, #8]
 8000c70:	617b      	str	r3, [r7, #20]
 8000c72:	e009      	b.n	8000c88 <print_interface_mode1+0x50>
			ssd1306_WriteString("0", Font_7x10, White);
 8000c74:	4b55      	ldr	r3, [pc, #340]	@ (8000dcc <print_interface_mode1+0x194>)
 8000c76:	2201      	movs	r2, #1
 8000c78:	9200      	str	r2, [sp, #0]
 8000c7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c7c:	4854      	ldr	r0, [pc, #336]	@ (8000dd0 <print_interface_mode1+0x198>)
 8000c7e:	f001 f8b1 	bl	8001de4 <ssd1306_WriteString>
		for(int i=size;i<6;++i){
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	3301      	adds	r3, #1
 8000c86:	617b      	str	r3, [r7, #20]
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	2b05      	cmp	r3, #5
 8000c8c:	ddf2      	ble.n	8000c74 <print_interface_mode1+0x3c>
		}
		ssd1306_WriteString(num_string[choiced_channel], Font_7x10, White);
 8000c8e:	4b4d      	ldr	r3, [pc, #308]	@ (8000dc4 <print_interface_mode1+0x18c>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	461a      	mov	r2, r3
 8000c94:	4613      	mov	r3, r2
 8000c96:	00db      	lsls	r3, r3, #3
 8000c98:	1a9b      	subs	r3, r3, r2
 8000c9a:	4a4b      	ldr	r2, [pc, #300]	@ (8000dc8 <print_interface_mode1+0x190>)
 8000c9c:	1898      	adds	r0, r3, r2
 8000c9e:	4b4b      	ldr	r3, [pc, #300]	@ (8000dcc <print_interface_mode1+0x194>)
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	9200      	str	r2, [sp, #0]
 8000ca4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ca6:	f001 f89d 	bl	8001de4 <ssd1306_WriteString>


		ssd1306_WriteString("   ", Font_7x10, White);
 8000caa:	4b48      	ldr	r3, [pc, #288]	@ (8000dcc <print_interface_mode1+0x194>)
 8000cac:	2201      	movs	r2, #1
 8000cae:	9200      	str	r2, [sp, #0]
 8000cb0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000cb2:	4848      	ldr	r0, [pc, #288]	@ (8000dd4 <print_interface_mode1+0x19c>)
 8000cb4:	f001 f896 	bl	8001de4 <ssd1306_WriteString>
		ssd1306_WriteString("send", Font_11x18, White);
 8000cb8:	4b47      	ldr	r3, [pc, #284]	@ (8000dd8 <print_interface_mode1+0x1a0>)
 8000cba:	2201      	movs	r2, #1
 8000cbc:	9200      	str	r2, [sp, #0]
 8000cbe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000cc0:	4846      	ldr	r0, [pc, #280]	@ (8000ddc <print_interface_mode1+0x1a4>)
 8000cc2:	f001 f88f 	bl	8001de4 <ssd1306_WriteString>
 8000cc6:	e075      	b.n	8000db4 <print_interface_mode1+0x17c>
	}else{
		uint16_t size=strlen(num_string[choiced_channel]);
 8000cc8:	4b3e      	ldr	r3, [pc, #248]	@ (8000dc4 <print_interface_mode1+0x18c>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	461a      	mov	r2, r3
 8000cce:	4613      	mov	r3, r2
 8000cd0:	00db      	lsls	r3, r3, #3
 8000cd2:	1a9b      	subs	r3, r3, r2
 8000cd4:	4a3c      	ldr	r2, [pc, #240]	@ (8000dc8 <print_interface_mode1+0x190>)
 8000cd6:	4413      	add	r3, r2
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f7ff fa39 	bl	8000150 <strlen>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	817b      	strh	r3, [r7, #10]
		for(int i=5;i>size-1;--i){
 8000ce2:	2305      	movs	r3, #5
 8000ce4:	613b      	str	r3, [r7, #16]
 8000ce6:	e017      	b.n	8000d18 <print_interface_mode1+0xe0>
			if(i==choiced_num-1){
 8000ce8:	4b35      	ldr	r3, [pc, #212]	@ (8000dc0 <print_interface_mode1+0x188>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	3b01      	subs	r3, #1
 8000cee:	693a      	ldr	r2, [r7, #16]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	d107      	bne.n	8000d04 <print_interface_mode1+0xcc>
				ssd1306_WriteString("0", Font_11x18, White);
 8000cf4:	4b38      	ldr	r3, [pc, #224]	@ (8000dd8 <print_interface_mode1+0x1a0>)
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	9200      	str	r2, [sp, #0]
 8000cfa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000cfc:	4834      	ldr	r0, [pc, #208]	@ (8000dd0 <print_interface_mode1+0x198>)
 8000cfe:	f001 f871 	bl	8001de4 <ssd1306_WriteString>
 8000d02:	e006      	b.n	8000d12 <print_interface_mode1+0xda>
			}else{
				ssd1306_WriteString("0", Font_7x10, White);
 8000d04:	4b31      	ldr	r3, [pc, #196]	@ (8000dcc <print_interface_mode1+0x194>)
 8000d06:	2201      	movs	r2, #1
 8000d08:	9200      	str	r2, [sp, #0]
 8000d0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d0c:	4830      	ldr	r0, [pc, #192]	@ (8000dd0 <print_interface_mode1+0x198>)
 8000d0e:	f001 f869 	bl	8001de4 <ssd1306_WriteString>
		for(int i=5;i>size-1;--i){
 8000d12:	693b      	ldr	r3, [r7, #16]
 8000d14:	3b01      	subs	r3, #1
 8000d16:	613b      	str	r3, [r7, #16]
 8000d18:	897b      	ldrh	r3, [r7, #10]
 8000d1a:	693a      	ldr	r2, [r7, #16]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	dae3      	bge.n	8000ce8 <print_interface_mode1+0xb0>
			}
		}
		for(int i=0;i<size;++i){
 8000d20:	2300      	movs	r3, #0
 8000d22:	60fb      	str	r3, [r7, #12]
 8000d24:	e034      	b.n	8000d90 <print_interface_mode1+0x158>
			if(i==size-choiced_num){
 8000d26:	897b      	ldrh	r3, [r7, #10]
 8000d28:	4a25      	ldr	r2, [pc, #148]	@ (8000dc0 <print_interface_mode1+0x188>)
 8000d2a:	7812      	ldrb	r2, [r2, #0]
 8000d2c:	1a9b      	subs	r3, r3, r2
 8000d2e:	68fa      	ldr	r2, [r7, #12]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d115      	bne.n	8000d60 <print_interface_mode1+0x128>

				char str[2] = {num_string[choiced_channel][i], '\0'};
 8000d34:	4b23      	ldr	r3, [pc, #140]	@ (8000dc4 <print_interface_mode1+0x18c>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4a23      	ldr	r2, [pc, #140]	@ (8000dc8 <print_interface_mode1+0x190>)
 8000d3c:	460b      	mov	r3, r1
 8000d3e:	00db      	lsls	r3, r3, #3
 8000d40:	1a5b      	subs	r3, r3, r1
 8000d42:	441a      	add	r2, r3
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	4413      	add	r3, r2
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	713b      	strb	r3, [r7, #4]
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	717b      	strb	r3, [r7, #5]
				ssd1306_WriteString(str, Font_11x18, White);
 8000d50:	4b21      	ldr	r3, [pc, #132]	@ (8000dd8 <print_interface_mode1+0x1a0>)
 8000d52:	1d38      	adds	r0, r7, #4
 8000d54:	2201      	movs	r2, #1
 8000d56:	9200      	str	r2, [sp, #0]
 8000d58:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d5a:	f001 f843 	bl	8001de4 <ssd1306_WriteString>
 8000d5e:	e014      	b.n	8000d8a <print_interface_mode1+0x152>
			}else{

				char str[2] = {num_string[choiced_channel][i], '\0'};
 8000d60:	4b18      	ldr	r3, [pc, #96]	@ (8000dc4 <print_interface_mode1+0x18c>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	4619      	mov	r1, r3
 8000d66:	4a18      	ldr	r2, [pc, #96]	@ (8000dc8 <print_interface_mode1+0x190>)
 8000d68:	460b      	mov	r3, r1
 8000d6a:	00db      	lsls	r3, r3, #3
 8000d6c:	1a5b      	subs	r3, r3, r1
 8000d6e:	441a      	add	r2, r3
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	4413      	add	r3, r2
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	703b      	strb	r3, [r7, #0]
 8000d78:	2300      	movs	r3, #0
 8000d7a:	707b      	strb	r3, [r7, #1]
				ssd1306_WriteString(str, Font_7x10, White);
 8000d7c:	4b13      	ldr	r3, [pc, #76]	@ (8000dcc <print_interface_mode1+0x194>)
 8000d7e:	4638      	mov	r0, r7
 8000d80:	2201      	movs	r2, #1
 8000d82:	9200      	str	r2, [sp, #0]
 8000d84:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d86:	f001 f82d 	bl	8001de4 <ssd1306_WriteString>
		for(int i=0;i<size;++i){
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	60fb      	str	r3, [r7, #12]
 8000d90:	897b      	ldrh	r3, [r7, #10]
 8000d92:	68fa      	ldr	r2, [r7, #12]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	dbc6      	blt.n	8000d26 <print_interface_mode1+0xee>
			}
		}
		ssd1306_WriteString("   ", Font_7x10, White);
 8000d98:	4b0c      	ldr	r3, [pc, #48]	@ (8000dcc <print_interface_mode1+0x194>)
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	9200      	str	r2, [sp, #0]
 8000d9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000da0:	480c      	ldr	r0, [pc, #48]	@ (8000dd4 <print_interface_mode1+0x19c>)
 8000da2:	f001 f81f 	bl	8001de4 <ssd1306_WriteString>
		ssd1306_WriteString("send", Font_7x10, White);
 8000da6:	4b09      	ldr	r3, [pc, #36]	@ (8000dcc <print_interface_mode1+0x194>)
 8000da8:	2201      	movs	r2, #1
 8000daa:	9200      	str	r2, [sp, #0]
 8000dac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000dae:	480b      	ldr	r0, [pc, #44]	@ (8000ddc <print_interface_mode1+0x1a4>)
 8000db0:	f001 f818 	bl	8001de4 <ssd1306_WriteString>
	}
	ssd1306_UpdateScreen();
 8000db4:	f000 ff0a 	bl	8001bcc <ssd1306_UpdateScreen>
}
 8000db8:	bf00      	nop
 8000dba:	3718      	adds	r7, #24
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	20000349 	.word	0x20000349
 8000dc4:	2000034a 	.word	0x2000034a
 8000dc8:	20000334 	.word	0x20000334
 8000dcc:	0800d78c 	.word	0x0800d78c
 8000dd0:	0800c1d0 	.word	0x0800c1d0
 8000dd4:	0800c1c0 	.word	0x0800c1c0
 8000dd8:	0800d798 	.word	0x0800d798
 8000ddc:	0800c1d4 	.word	0x0800c1d4

08000de0 <int_mode_0>:

void int_mode_0(){
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET) {  // Если кнопка нажата (подтяжка к VCC)
 8000de4:	2101      	movs	r1, #1
 8000de6:	481d      	ldr	r0, [pc, #116]	@ (8000e5c <int_mode_0+0x7c>)
 8000de8:	f001 fb84 	bl	80024f4 <HAL_GPIO_ReadPin>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d102      	bne.n	8000df8 <int_mode_0+0x18>
		choice=1;
 8000df2:	4b1b      	ldr	r3, [pc, #108]	@ (8000e60 <int_mode_0+0x80>)
 8000df4:	2201      	movs	r2, #1
 8000df6:	701a      	strb	r2, [r3, #0]
	}
	while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET);  // Ждём отпускания
 8000df8:	bf00      	nop
 8000dfa:	2101      	movs	r1, #1
 8000dfc:	4817      	ldr	r0, [pc, #92]	@ (8000e5c <int_mode_0+0x7c>)
 8000dfe:	f001 fb79 	bl	80024f4 <HAL_GPIO_ReadPin>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d0f8      	beq.n	8000dfa <int_mode_0+0x1a>
	if(choice==0){
 8000e08:	4b15      	ldr	r3, [pc, #84]	@ (8000e60 <int_mode_0+0x80>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d111      	bne.n	8000e34 <int_mode_0+0x54>
		choiced_channel=get_encoder()%3;
 8000e10:	f7ff fe8c 	bl	8000b2c <get_encoder>
 8000e14:	4602      	mov	r2, r0
 8000e16:	4b13      	ldr	r3, [pc, #76]	@ (8000e64 <int_mode_0+0x84>)
 8000e18:	fb83 3102 	smull	r3, r1, r3, r2
 8000e1c:	17d3      	asrs	r3, r2, #31
 8000e1e:	1ac9      	subs	r1, r1, r3
 8000e20:	460b      	mov	r3, r1
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	440b      	add	r3, r1
 8000e26:	1ad1      	subs	r1, r2, r3
 8000e28:	b2ca      	uxtb	r2, r1
 8000e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e68 <int_mode_0+0x88>)
 8000e2c:	701a      	strb	r2, [r3, #0]
		print_interface_mode0();
 8000e2e:	f7ff fe9b 	bl	8000b68 <print_interface_mode0>
		interface_mode=1;
		choice=0;
		print_interface_mode1();
	}

}
 8000e32:	e011      	b.n	8000e58 <int_mode_0+0x78>
	}else if(choice==1){
 8000e34:	4b0a      	ldr	r3, [pc, #40]	@ (8000e60 <int_mode_0+0x80>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	d10d      	bne.n	8000e58 <int_mode_0+0x78>
		set_encoder(1);
 8000e3c:	2001      	movs	r0, #1
 8000e3e:	f7ff fe83 	bl	8000b48 <set_encoder>
		choiced_num=1;//потому что есть send который будем считать за 0 положение
 8000e42:	4b0a      	ldr	r3, [pc, #40]	@ (8000e6c <int_mode_0+0x8c>)
 8000e44:	2201      	movs	r2, #1
 8000e46:	701a      	strb	r2, [r3, #0]
		interface_mode=1;
 8000e48:	4b09      	ldr	r3, [pc, #36]	@ (8000e70 <int_mode_0+0x90>)
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	701a      	strb	r2, [r3, #0]
		choice=0;
 8000e4e:	4b04      	ldr	r3, [pc, #16]	@ (8000e60 <int_mode_0+0x80>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	701a      	strb	r2, [r3, #0]
		print_interface_mode1();
 8000e54:	f7ff fef0 	bl	8000c38 <print_interface_mode1>
}
 8000e58:	bf00      	nop
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	40010800 	.word	0x40010800
 8000e60:	20000330 	.word	0x20000330
 8000e64:	55555556 	.word	0x55555556
 8000e68:	2000034a 	.word	0x2000034a
 8000e6c:	20000349 	.word	0x20000349
 8000e70:	2000034b 	.word	0x2000034b

08000e74 <min_freq>:



void min_freq(){
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
	num_string[choiced_channel][0]='8';
 8000e78:	4b0c      	ldr	r3, [pc, #48]	@ (8000eac <min_freq+0x38>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	4a0c      	ldr	r2, [pc, #48]	@ (8000eb0 <min_freq+0x3c>)
 8000e80:	460b      	mov	r3, r1
 8000e82:	00db      	lsls	r3, r3, #3
 8000e84:	1a5b      	subs	r3, r3, r1
 8000e86:	4413      	add	r3, r2
 8000e88:	2238      	movs	r2, #56	@ 0x38
 8000e8a:	701a      	strb	r2, [r3, #0]
	num_string[choiced_channel][1]='\0';
 8000e8c:	4b07      	ldr	r3, [pc, #28]	@ (8000eac <min_freq+0x38>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	4619      	mov	r1, r3
 8000e92:	4a07      	ldr	r2, [pc, #28]	@ (8000eb0 <min_freq+0x3c>)
 8000e94:	460b      	mov	r3, r1
 8000e96:	00db      	lsls	r3, r3, #3
 8000e98:	1a5b      	subs	r3, r3, r1
 8000e9a:	4413      	add	r3, r2
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	701a      	strb	r2, [r3, #0]
}
 8000ea2:	bf00      	nop
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bc80      	pop	{r7}
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	2000034a 	.word	0x2000034a
 8000eb0:	20000334 	.word	0x20000334

08000eb4 <max_freq>:

void max_freq(){
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
	num_string[choiced_channel][0]='1';
 8000eb8:	4b27      	ldr	r3, [pc, #156]	@ (8000f58 <max_freq+0xa4>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4a27      	ldr	r2, [pc, #156]	@ (8000f5c <max_freq+0xa8>)
 8000ec0:	460b      	mov	r3, r1
 8000ec2:	00db      	lsls	r3, r3, #3
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	4413      	add	r3, r2
 8000ec8:	2231      	movs	r2, #49	@ 0x31
 8000eca:	701a      	strb	r2, [r3, #0]
	num_string[choiced_channel][1]='6';
 8000ecc:	4b22      	ldr	r3, [pc, #136]	@ (8000f58 <max_freq+0xa4>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4a22      	ldr	r2, [pc, #136]	@ (8000f5c <max_freq+0xa8>)
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	00db      	lsls	r3, r3, #3
 8000ed8:	1a5b      	subs	r3, r3, r1
 8000eda:	4413      	add	r3, r2
 8000edc:	3301      	adds	r3, #1
 8000ede:	2236      	movs	r2, #54	@ 0x36
 8000ee0:	701a      	strb	r2, [r3, #0]
	num_string[choiced_channel][2]='0';
 8000ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8000f58 <max_freq+0xa4>)
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4a1c      	ldr	r2, [pc, #112]	@ (8000f5c <max_freq+0xa8>)
 8000eea:	460b      	mov	r3, r1
 8000eec:	00db      	lsls	r3, r3, #3
 8000eee:	1a5b      	subs	r3, r3, r1
 8000ef0:	4413      	add	r3, r2
 8000ef2:	3302      	adds	r3, #2
 8000ef4:	2230      	movs	r2, #48	@ 0x30
 8000ef6:	701a      	strb	r2, [r3, #0]
	num_string[choiced_channel][3]='0';
 8000ef8:	4b17      	ldr	r3, [pc, #92]	@ (8000f58 <max_freq+0xa4>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	4619      	mov	r1, r3
 8000efe:	4a17      	ldr	r2, [pc, #92]	@ (8000f5c <max_freq+0xa8>)
 8000f00:	460b      	mov	r3, r1
 8000f02:	00db      	lsls	r3, r3, #3
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	4413      	add	r3, r2
 8000f08:	3303      	adds	r3, #3
 8000f0a:	2230      	movs	r2, #48	@ 0x30
 8000f0c:	701a      	strb	r2, [r3, #0]
	num_string[choiced_channel][4]='0';
 8000f0e:	4b12      	ldr	r3, [pc, #72]	@ (8000f58 <max_freq+0xa4>)
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	4619      	mov	r1, r3
 8000f14:	4a11      	ldr	r2, [pc, #68]	@ (8000f5c <max_freq+0xa8>)
 8000f16:	460b      	mov	r3, r1
 8000f18:	00db      	lsls	r3, r3, #3
 8000f1a:	1a5b      	subs	r3, r3, r1
 8000f1c:	4413      	add	r3, r2
 8000f1e:	3304      	adds	r3, #4
 8000f20:	2230      	movs	r2, #48	@ 0x30
 8000f22:	701a      	strb	r2, [r3, #0]
	num_string[choiced_channel][5]='0';
 8000f24:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <max_freq+0xa4>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4a0c      	ldr	r2, [pc, #48]	@ (8000f5c <max_freq+0xa8>)
 8000f2c:	460b      	mov	r3, r1
 8000f2e:	00db      	lsls	r3, r3, #3
 8000f30:	1a5b      	subs	r3, r3, r1
 8000f32:	4413      	add	r3, r2
 8000f34:	3305      	adds	r3, #5
 8000f36:	2230      	movs	r2, #48	@ 0x30
 8000f38:	701a      	strb	r2, [r3, #0]
	num_string[choiced_channel][6]='\0';
 8000f3a:	4b07      	ldr	r3, [pc, #28]	@ (8000f58 <max_freq+0xa4>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4a06      	ldr	r2, [pc, #24]	@ (8000f5c <max_freq+0xa8>)
 8000f42:	460b      	mov	r3, r1
 8000f44:	00db      	lsls	r3, r3, #3
 8000f46:	1a5b      	subs	r3, r3, r1
 8000f48:	4413      	add	r3, r2
 8000f4a:	3306      	adds	r3, #6
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	701a      	strb	r2, [r3, #0]

}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bc80      	pop	{r7}
 8000f56:	4770      	bx	lr
 8000f58:	2000034a 	.word	0x2000034a
 8000f5c:	20000334 	.word	0x20000334

08000f60 <int_mode_1>:

void int_mode_1(){
 8000f60:	b5b0      	push	{r4, r5, r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
		set_encoder(choiced_num);
	}

*/

	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == GPIO_PIN_RESET) {  // Если кнопка нажата (подтяжка к VCC)
 8000f66:	2102      	movs	r1, #2
 8000f68:	4895      	ldr	r0, [pc, #596]	@ (80011c0 <int_mode_1+0x260>)
 8000f6a:	f001 fac3 	bl	80024f4 <HAL_GPIO_ReadPin>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d11b      	bne.n	8000fac <int_mode_1+0x4c>
		if(choice==0){
 8000f74:	4b93      	ldr	r3, [pc, #588]	@ (80011c4 <int_mode_1+0x264>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d10f      	bne.n	8000f9c <int_mode_1+0x3c>

			choice=1;
 8000f7c:	4b91      	ldr	r3, [pc, #580]	@ (80011c4 <int_mode_1+0x264>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	701a      	strb	r2, [r3, #0]
			if(choiced_num!=0){
 8000f82:	4b91      	ldr	r3, [pc, #580]	@ (80011c8 <int_mode_1+0x268>)
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d010      	beq.n	8000fac <int_mode_1+0x4c>
				prev_encoder=1000;
 8000f8a:	4b90      	ldr	r3, [pc, #576]	@ (80011cc <int_mode_1+0x26c>)
 8000f8c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f90:	601a      	str	r2, [r3, #0]
				set_encoder(1000);
 8000f92:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f96:	f7ff fdd7 	bl	8000b48 <set_encoder>
 8000f9a:	e007      	b.n	8000fac <int_mode_1+0x4c>

			}
		}else{
			choice=0;
 8000f9c:	4b89      	ldr	r3, [pc, #548]	@ (80011c4 <int_mode_1+0x264>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	701a      	strb	r2, [r3, #0]
			set_encoder(choiced_num);
 8000fa2:	4b89      	ldr	r3, [pc, #548]	@ (80011c8 <int_mode_1+0x268>)
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff fdce 	bl	8000b48 <set_encoder>
		}

	}
	while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == GPIO_PIN_RESET);  // Ждём отпускания
 8000fac:	bf00      	nop
 8000fae:	2102      	movs	r1, #2
 8000fb0:	4883      	ldr	r0, [pc, #524]	@ (80011c0 <int_mode_1+0x260>)
 8000fb2:	f001 fa9f 	bl	80024f4 <HAL_GPIO_ReadPin>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d0f8      	beq.n	8000fae <int_mode_1+0x4e>
	if(choice==0){
 8000fbc:	4b81      	ldr	r3, [pc, #516]	@ (80011c4 <int_mode_1+0x264>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d113      	bne.n	8000fec <int_mode_1+0x8c>
		choiced_num=get_encoder()%7;
 8000fc4:	f7ff fdb2 	bl	8000b2c <get_encoder>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	4b81      	ldr	r3, [pc, #516]	@ (80011d0 <int_mode_1+0x270>)
 8000fcc:	fb83 1302 	smull	r1, r3, r3, r2
 8000fd0:	4413      	add	r3, r2
 8000fd2:	1099      	asrs	r1, r3, #2
 8000fd4:	17d3      	asrs	r3, r2, #31
 8000fd6:	1ac9      	subs	r1, r1, r3
 8000fd8:	460b      	mov	r3, r1
 8000fda:	00db      	lsls	r3, r3, #3
 8000fdc:	1a5b      	subs	r3, r3, r1
 8000fde:	1ad1      	subs	r1, r2, r3
 8000fe0:	b2ca      	uxtb	r2, r1
 8000fe2:	4b79      	ldr	r3, [pc, #484]	@ (80011c8 <int_mode_1+0x268>)
 8000fe4:	701a      	strb	r2, [r3, #0]
		print_interface_mode1();
 8000fe6:	f7ff fe27 	bl	8000c38 <print_interface_mode1>
			int_to_str(freq[choiced_channel],num_string[choiced_channel]);
			print_interface_mode1();

		}
	}
}
 8000fea:	e0e4      	b.n	80011b6 <int_mode_1+0x256>
	}else if(choice==1){
 8000fec:	4b75      	ldr	r3, [pc, #468]	@ (80011c4 <int_mode_1+0x264>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	f040 80e0 	bne.w	80011b6 <int_mode_1+0x256>
		if(choiced_num==0){
 8000ff6:	4b74      	ldr	r3, [pc, #464]	@ (80011c8 <int_mode_1+0x268>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d131      	bne.n	8001062 <int_mode_1+0x102>
			choice=0;
 8000ffe:	4b71      	ldr	r3, [pc, #452]	@ (80011c4 <int_mode_1+0x264>)
 8001000:	2200      	movs	r2, #0
 8001002:	701a      	strb	r2, [r3, #0]
			interface_mode=0;
 8001004:	4b73      	ldr	r3, [pc, #460]	@ (80011d4 <int_mode_1+0x274>)
 8001006:	2200      	movs	r2, #0
 8001008:	701a      	strb	r2, [r3, #0]
			if(freq[choiced_channel]<8){
 800100a:	4b73      	ldr	r3, [pc, #460]	@ (80011d8 <int_mode_1+0x278>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	461a      	mov	r2, r3
 8001010:	4b72      	ldr	r3, [pc, #456]	@ (80011dc <int_mode_1+0x27c>)
 8001012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001016:	2b07      	cmp	r3, #7
 8001018:	dc09      	bgt.n	800102e <int_mode_1+0xce>
				freq[choiced_channel]=8;
 800101a:	4b6f      	ldr	r3, [pc, #444]	@ (80011d8 <int_mode_1+0x278>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	4619      	mov	r1, r3
 8001020:	4b6e      	ldr	r3, [pc, #440]	@ (80011dc <int_mode_1+0x27c>)
 8001022:	2208      	movs	r2, #8
 8001024:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
				min_freq();
 8001028:	f7ff ff24 	bl	8000e74 <min_freq>
 800102c:	e011      	b.n	8001052 <int_mode_1+0xf2>
			}else if(freq[choiced_channel]>160000){
 800102e:	4b6a      	ldr	r3, [pc, #424]	@ (80011d8 <int_mode_1+0x278>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	461a      	mov	r2, r3
 8001034:	4b69      	ldr	r3, [pc, #420]	@ (80011dc <int_mode_1+0x27c>)
 8001036:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800103a:	4a69      	ldr	r2, [pc, #420]	@ (80011e0 <int_mode_1+0x280>)
 800103c:	4293      	cmp	r3, r2
 800103e:	dd08      	ble.n	8001052 <int_mode_1+0xf2>
				freq[choiced_channel]=160000;
 8001040:	4b65      	ldr	r3, [pc, #404]	@ (80011d8 <int_mode_1+0x278>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	4619      	mov	r1, r3
 8001046:	4b65      	ldr	r3, [pc, #404]	@ (80011dc <int_mode_1+0x27c>)
 8001048:	4a65      	ldr	r2, [pc, #404]	@ (80011e0 <int_mode_1+0x280>)
 800104a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
				max_freq();
 800104e:	f7ff ff31 	bl	8000eb4 <max_freq>
			set_encoder(choiced_channel);
 8001052:	4b61      	ldr	r3, [pc, #388]	@ (80011d8 <int_mode_1+0x278>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff fd76 	bl	8000b48 <set_encoder>
			print_interface_mode0();
 800105c:	f7ff fd84 	bl	8000b68 <print_interface_mode0>
}
 8001060:	e0a9      	b.n	80011b6 <int_mode_1+0x256>
			int delta = get_encoder();
 8001062:	f7ff fd63 	bl	8000b2c <get_encoder>
 8001066:	6078      	str	r0, [r7, #4]
			freq[choiced_channel]+=(delta-prev_encoder)*pow(10,choiced_num-1);
 8001068:	4b58      	ldr	r3, [pc, #352]	@ (80011cc <int_mode_1+0x26c>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	687a      	ldr	r2, [r7, #4]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff f9c7 	bl	8000404 <__aeabi_i2d>
 8001076:	4604      	mov	r4, r0
 8001078:	460d      	mov	r5, r1
 800107a:	4b53      	ldr	r3, [pc, #332]	@ (80011c8 <int_mode_1+0x268>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	3b01      	subs	r3, #1
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff f9bf 	bl	8000404 <__aeabi_i2d>
 8001086:	4602      	mov	r2, r0
 8001088:	460b      	mov	r3, r1
 800108a:	f04f 0000 	mov.w	r0, #0
 800108e:	4955      	ldr	r1, [pc, #340]	@ (80011e4 <int_mode_1+0x284>)
 8001090:	f00a f97e 	bl	800b390 <pow>
 8001094:	4602      	mov	r2, r0
 8001096:	460b      	mov	r3, r1
 8001098:	4620      	mov	r0, r4
 800109a:	4629      	mov	r1, r5
 800109c:	f7ff fa1c 	bl	80004d8 <__aeabi_dmul>
 80010a0:	4602      	mov	r2, r0
 80010a2:	460b      	mov	r3, r1
 80010a4:	4614      	mov	r4, r2
 80010a6:	461d      	mov	r5, r3
 80010a8:	4b4b      	ldr	r3, [pc, #300]	@ (80011d8 <int_mode_1+0x278>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	461a      	mov	r2, r3
 80010ae:	4b4b      	ldr	r3, [pc, #300]	@ (80011dc <int_mode_1+0x27c>)
 80010b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff f9a5 	bl	8000404 <__aeabi_i2d>
 80010ba:	4602      	mov	r2, r0
 80010bc:	460b      	mov	r3, r1
 80010be:	4620      	mov	r0, r4
 80010c0:	4629      	mov	r1, r5
 80010c2:	f7ff f853 	bl	800016c <__adddf3>
 80010c6:	4602      	mov	r2, r0
 80010c8:	460b      	mov	r3, r1
 80010ca:	4943      	ldr	r1, [pc, #268]	@ (80011d8 <int_mode_1+0x278>)
 80010cc:	7809      	ldrb	r1, [r1, #0]
 80010ce:	460c      	mov	r4, r1
 80010d0:	4610      	mov	r0, r2
 80010d2:	4619      	mov	r1, r3
 80010d4:	f7ff fcb0 	bl	8000a38 <__aeabi_d2iz>
 80010d8:	4603      	mov	r3, r0
 80010da:	4a40      	ldr	r2, [pc, #256]	@ (80011dc <int_mode_1+0x27c>)
 80010dc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			if(freq[choiced_channel]<0){
 80010e0:	4b3d      	ldr	r3, [pc, #244]	@ (80011d8 <int_mode_1+0x278>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	461a      	mov	r2, r3
 80010e6:	4b3d      	ldr	r3, [pc, #244]	@ (80011dc <int_mode_1+0x27c>)
 80010e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	da10      	bge.n	8001112 <int_mode_1+0x1b2>
				freq[choiced_channel]=1000000+freq[choiced_channel];
 80010f0:	4b39      	ldr	r3, [pc, #228]	@ (80011d8 <int_mode_1+0x278>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	461a      	mov	r2, r3
 80010f6:	4b39      	ldr	r3, [pc, #228]	@ (80011dc <int_mode_1+0x27c>)
 80010f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010fc:	4a36      	ldr	r2, [pc, #216]	@ (80011d8 <int_mode_1+0x278>)
 80010fe:	7812      	ldrb	r2, [r2, #0]
 8001100:	4611      	mov	r1, r2
 8001102:	f503 2374 	add.w	r3, r3, #999424	@ 0xf4000
 8001106:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 800110a:	4a34      	ldr	r2, [pc, #208]	@ (80011dc <int_mode_1+0x27c>)
 800110c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8001110:	e03a      	b.n	8001188 <int_mode_1+0x228>
			}else if(freq[choiced_channel]>999999){
 8001112:	4b31      	ldr	r3, [pc, #196]	@ (80011d8 <int_mode_1+0x278>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	461a      	mov	r2, r3
 8001118:	4b30      	ldr	r3, [pc, #192]	@ (80011dc <int_mode_1+0x27c>)
 800111a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800111e:	4a32      	ldr	r2, [pc, #200]	@ (80011e8 <int_mode_1+0x288>)
 8001120:	4293      	cmp	r3, r2
 8001122:	dd31      	ble.n	8001188 <int_mode_1+0x228>
				freq[choiced_channel]=(7+(delta-prev_encoder)*pow(10,choiced_num-1));
 8001124:	4b29      	ldr	r3, [pc, #164]	@ (80011cc <int_mode_1+0x26c>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff f969 	bl	8000404 <__aeabi_i2d>
 8001132:	4604      	mov	r4, r0
 8001134:	460d      	mov	r5, r1
 8001136:	4b24      	ldr	r3, [pc, #144]	@ (80011c8 <int_mode_1+0x268>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	3b01      	subs	r3, #1
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff f961 	bl	8000404 <__aeabi_i2d>
 8001142:	4602      	mov	r2, r0
 8001144:	460b      	mov	r3, r1
 8001146:	f04f 0000 	mov.w	r0, #0
 800114a:	4926      	ldr	r1, [pc, #152]	@ (80011e4 <int_mode_1+0x284>)
 800114c:	f00a f920 	bl	800b390 <pow>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	4620      	mov	r0, r4
 8001156:	4629      	mov	r1, r5
 8001158:	f7ff f9be 	bl	80004d8 <__aeabi_dmul>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	4610      	mov	r0, r2
 8001162:	4619      	mov	r1, r3
 8001164:	f04f 0200 	mov.w	r2, #0
 8001168:	4b20      	ldr	r3, [pc, #128]	@ (80011ec <int_mode_1+0x28c>)
 800116a:	f7fe ffff 	bl	800016c <__adddf3>
 800116e:	4602      	mov	r2, r0
 8001170:	460b      	mov	r3, r1
 8001172:	4919      	ldr	r1, [pc, #100]	@ (80011d8 <int_mode_1+0x278>)
 8001174:	7809      	ldrb	r1, [r1, #0]
 8001176:	460c      	mov	r4, r1
 8001178:	4610      	mov	r0, r2
 800117a:	4619      	mov	r1, r3
 800117c:	f7ff fc5c 	bl	8000a38 <__aeabi_d2iz>
 8001180:	4603      	mov	r3, r0
 8001182:	4a16      	ldr	r2, [pc, #88]	@ (80011dc <int_mode_1+0x27c>)
 8001184:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			prev_encoder=delta;
 8001188:	4a10      	ldr	r2, [pc, #64]	@ (80011cc <int_mode_1+0x26c>)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6013      	str	r3, [r2, #0]
			int_to_str(freq[choiced_channel],num_string[choiced_channel]);
 800118e:	4b12      	ldr	r3, [pc, #72]	@ (80011d8 <int_mode_1+0x278>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	461a      	mov	r2, r3
 8001194:	4b11      	ldr	r3, [pc, #68]	@ (80011dc <int_mode_1+0x27c>)
 8001196:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800119a:	4b0f      	ldr	r3, [pc, #60]	@ (80011d8 <int_mode_1+0x278>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	4619      	mov	r1, r3
 80011a0:	460b      	mov	r3, r1
 80011a2:	00db      	lsls	r3, r3, #3
 80011a4:	1a5b      	subs	r3, r3, r1
 80011a6:	4912      	ldr	r1, [pc, #72]	@ (80011f0 <int_mode_1+0x290>)
 80011a8:	440b      	add	r3, r1
 80011aa:	4619      	mov	r1, r3
 80011ac:	4610      	mov	r0, r2
 80011ae:	f7ff fc6b 	bl	8000a88 <int_to_str>
			print_interface_mode1();
 80011b2:	f7ff fd41 	bl	8000c38 <print_interface_mode1>
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bdb0      	pop	{r4, r5, r7, pc}
 80011be:	bf00      	nop
 80011c0:	40010800 	.word	0x40010800
 80011c4:	20000330 	.word	0x20000330
 80011c8:	20000349 	.word	0x20000349
 80011cc:	2000032c 	.word	0x2000032c
 80011d0:	92492493 	.word	0x92492493
 80011d4:	2000034b 	.word	0x2000034b
 80011d8:	2000034a 	.word	0x2000034a
 80011dc:	20000320 	.word	0x20000320
 80011e0:	00027100 	.word	0x00027100
 80011e4:	40240000 	.word	0x40240000
 80011e8:	000f423f 	.word	0x000f423f
 80011ec:	401c0000 	.word	0x401c0000
 80011f0:	20000334 	.word	0x20000334

080011f4 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001204:	d108      	bne.n	8001218 <HAL_TIM_PeriodElapsedCallback+0x24>
    {
    	if(interface_mode==0){
 8001206:	4b06      	ldr	r3, [pc, #24]	@ (8001220 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d102      	bne.n	8001214 <HAL_TIM_PeriodElapsedCallback+0x20>
    		int_mode_0();
 800120e:	f7ff fde7 	bl	8000de0 <int_mode_0>
    	}else{
    		int_mode_1();
    	}
    }
}
 8001212:	e001      	b.n	8001218 <HAL_TIM_PeriodElapsedCallback+0x24>
    		int_mode_1();
 8001214:	f7ff fea4 	bl	8000f60 <int_mode_1>
}
 8001218:	bf00      	nop
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	2000034b 	.word	0x2000034b

08001224 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001228:	f000 fe4c 	bl	8001ec4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800122c:	f000 f856 	bl	80012dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001230:	f000 f9bc 	bl	80015ac <MX_GPIO_Init>
  MX_I2C1_Init();
 8001234:	f000 f8ac 	bl	8001390 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001238:	f000 f906 	bl	8001448 <MX_TIM1_Init>
  MX_I2C2_Init();
 800123c:	f000 f8d6 	bl	80013ec <MX_I2C2_Init>
  MX_TIM2_Init();
 8001240:	f000 f95a 	bl	80014f8 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8001244:	f008 fd78 	bl	8009d38 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001248:	213c      	movs	r1, #60	@ 0x3c
 800124a:	481b      	ldr	r0, [pc, #108]	@ (80012b8 <main+0x94>)
 800124c:	f004 f983 	bl	8005556 <HAL_TIM_Encoder_Start>

  ssd1306_Init();
 8001250:	f000 fc3a 	bl	8001ac8 <ssd1306_Init>
  //si5351_Init();
  set_encoder(0);//выставление энкодера в 0
 8001254:	2000      	movs	r0, #0
 8001256:	f7ff fc77 	bl	8000b48 <set_encoder>
      freq[0]=8;//начальная минимальная частота канала 0
 800125a:	4b18      	ldr	r3, [pc, #96]	@ (80012bc <main+0x98>)
 800125c:	2208      	movs	r2, #8
 800125e:	601a      	str	r2, [r3, #0]
      freq[1]=8;//начальная минимальная частота канала 1
 8001260:	4b16      	ldr	r3, [pc, #88]	@ (80012bc <main+0x98>)
 8001262:	2208      	movs	r2, #8
 8001264:	605a      	str	r2, [r3, #4]
      freq[2]=8;//начальная минимальная частота канала 2
 8001266:	4b15      	ldr	r3, [pc, #84]	@ (80012bc <main+0x98>)
 8001268:	2208      	movs	r2, #8
 800126a:	609a      	str	r2, [r3, #8]
      choice=0;//переменная для считывания был ли нажат энкодер
 800126c:	4b14      	ldr	r3, [pc, #80]	@ (80012c0 <main+0x9c>)
 800126e:	2200      	movs	r2, #0
 8001270:	701a      	strb	r2, [r3, #0]
      prev_choice=0;
 8001272:	4b14      	ldr	r3, [pc, #80]	@ (80012c4 <main+0xa0>)
 8001274:	2200      	movs	r2, #0
 8001276:	701a      	strb	r2, [r3, #0]
      choiced_channel=2;
 8001278:	4b13      	ldr	r3, [pc, #76]	@ (80012c8 <main+0xa4>)
 800127a:	2202      	movs	r2, #2
 800127c:	701a      	strb	r2, [r3, #0]
      min_freq();
 800127e:	f7ff fdf9 	bl	8000e74 <min_freq>
      choiced_channel=1;
 8001282:	4b11      	ldr	r3, [pc, #68]	@ (80012c8 <main+0xa4>)
 8001284:	2201      	movs	r2, #1
 8001286:	701a      	strb	r2, [r3, #0]
      min_freq();
 8001288:	f7ff fdf4 	bl	8000e74 <min_freq>
      choiced_num=0;//переменная для определения выбранной цифры в массиве частоты
 800128c:	4b0f      	ldr	r3, [pc, #60]	@ (80012cc <main+0xa8>)
 800128e:	2200      	movs	r2, #0
 8001290:	701a      	strb	r2, [r3, #0]
      choiced_channel=0;// номер выбранного канала
 8001292:	4b0d      	ldr	r3, [pc, #52]	@ (80012c8 <main+0xa4>)
 8001294:	2200      	movs	r2, #0
 8001296:	701a      	strb	r2, [r3, #0]
      min_freq();
 8001298:	f7ff fdec 	bl	8000e74 <min_freq>
      interface_mode=0;//переменная для определения что должно показыватиься на экране(0-значения частот, 1-редактирование частоты)
 800129c:	4b0c      	ldr	r3, [pc, #48]	@ (80012d0 <main+0xac>)
 800129e:	2200      	movs	r2, #0
 80012a0:	701a      	strb	r2, [r3, #0]
      prev_encoder=8;
 80012a2:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <main+0xb0>)
 80012a4:	2208      	movs	r2, #8
 80012a6:	601a      	str	r2, [r3, #0]
      print_interface_mode0();
 80012a8:	f7ff fc5e 	bl	8000b68 <print_interface_mode0>
      HAL_TIM_Base_Start_IT(&htim2);  // Запуск таймера с прерыванием
 80012ac:	480a      	ldr	r0, [pc, #40]	@ (80012d8 <main+0xb4>)
 80012ae:	f004 f80f 	bl	80052d0 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012b2:	bf00      	nop
 80012b4:	e7fd      	b.n	80012b2 <main+0x8e>
 80012b6:	bf00      	nop
 80012b8:	20000290 	.word	0x20000290
 80012bc:	20000320 	.word	0x20000320
 80012c0:	20000330 	.word	0x20000330
 80012c4:	20000331 	.word	0x20000331
 80012c8:	2000034a 	.word	0x2000034a
 80012cc:	20000349 	.word	0x20000349
 80012d0:	2000034b 	.word	0x2000034b
 80012d4:	2000032c 	.word	0x2000032c
 80012d8:	200002d8 	.word	0x200002d8

080012dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b094      	sub	sp, #80	@ 0x50
 80012e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012e6:	2228      	movs	r2, #40	@ 0x28
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f009 fbb0 	bl	800aa50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012f0:	f107 0314 	add.w	r3, r7, #20
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001300:	1d3b      	adds	r3, r7, #4
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800130c:	2301      	movs	r3, #1
 800130e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001310:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001314:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001316:	2300      	movs	r3, #0
 8001318:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800131a:	2301      	movs	r3, #1
 800131c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800131e:	2302      	movs	r3, #2
 8001320:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001322:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001326:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001328:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800132c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800132e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001332:	4618      	mov	r0, r3
 8001334:	f003 fb1a 	bl	800496c <HAL_RCC_OscConfig>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800133e:	f000 f99b 	bl	8001678 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001342:	230f      	movs	r3, #15
 8001344:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001346:	2302      	movs	r3, #2
 8001348:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 800134a:	2390      	movs	r3, #144	@ 0x90
 800134c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800134e:	2300      	movs	r3, #0
 8001350:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001352:	2300      	movs	r3, #0
 8001354:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001356:	f107 0314 	add.w	r3, r7, #20
 800135a:	2101      	movs	r1, #1
 800135c:	4618      	mov	r0, r3
 800135e:	f003 fd87 	bl	8004e70 <HAL_RCC_ClockConfig>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001368:	f000 f986 	bl	8001678 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800136c:	2310      	movs	r3, #16
 800136e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8001370:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001374:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	4618      	mov	r0, r3
 800137a:	f003 fef3 	bl	8005164 <HAL_RCCEx_PeriphCLKConfig>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001384:	f000 f978 	bl	8001678 <Error_Handler>
  }
}
 8001388:	bf00      	nop
 800138a:	3750      	adds	r7, #80	@ 0x50
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001394:	4b12      	ldr	r3, [pc, #72]	@ (80013e0 <MX_I2C1_Init+0x50>)
 8001396:	4a13      	ldr	r2, [pc, #76]	@ (80013e4 <MX_I2C1_Init+0x54>)
 8001398:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800139a:	4b11      	ldr	r3, [pc, #68]	@ (80013e0 <MX_I2C1_Init+0x50>)
 800139c:	4a12      	ldr	r2, [pc, #72]	@ (80013e8 <MX_I2C1_Init+0x58>)
 800139e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013a0:	4b0f      	ldr	r3, [pc, #60]	@ (80013e0 <MX_I2C1_Init+0x50>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013a6:	4b0e      	ldr	r3, [pc, #56]	@ (80013e0 <MX_I2C1_Init+0x50>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013ac:	4b0c      	ldr	r3, [pc, #48]	@ (80013e0 <MX_I2C1_Init+0x50>)
 80013ae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013b4:	4b0a      	ldr	r3, [pc, #40]	@ (80013e0 <MX_I2C1_Init+0x50>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013ba:	4b09      	ldr	r3, [pc, #36]	@ (80013e0 <MX_I2C1_Init+0x50>)
 80013bc:	2200      	movs	r2, #0
 80013be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013c0:	4b07      	ldr	r3, [pc, #28]	@ (80013e0 <MX_I2C1_Init+0x50>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013c6:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <MX_I2C1_Init+0x50>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013cc:	4804      	ldr	r0, [pc, #16]	@ (80013e0 <MX_I2C1_Init+0x50>)
 80013ce:	f001 f8c1 	bl	8002554 <HAL_I2C_Init>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013d8:	f000 f94e 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013dc:	bf00      	nop
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	200001e8 	.word	0x200001e8
 80013e4:	40005400 	.word	0x40005400
 80013e8:	000186a0 	.word	0x000186a0

080013ec <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80013f0:	4b12      	ldr	r3, [pc, #72]	@ (800143c <MX_I2C2_Init+0x50>)
 80013f2:	4a13      	ldr	r2, [pc, #76]	@ (8001440 <MX_I2C2_Init+0x54>)
 80013f4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80013f6:	4b11      	ldr	r3, [pc, #68]	@ (800143c <MX_I2C2_Init+0x50>)
 80013f8:	4a12      	ldr	r2, [pc, #72]	@ (8001444 <MX_I2C2_Init+0x58>)
 80013fa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013fc:	4b0f      	ldr	r3, [pc, #60]	@ (800143c <MX_I2C2_Init+0x50>)
 80013fe:	2200      	movs	r2, #0
 8001400:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001402:	4b0e      	ldr	r3, [pc, #56]	@ (800143c <MX_I2C2_Init+0x50>)
 8001404:	2200      	movs	r2, #0
 8001406:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001408:	4b0c      	ldr	r3, [pc, #48]	@ (800143c <MX_I2C2_Init+0x50>)
 800140a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800140e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001410:	4b0a      	ldr	r3, [pc, #40]	@ (800143c <MX_I2C2_Init+0x50>)
 8001412:	2200      	movs	r2, #0
 8001414:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001416:	4b09      	ldr	r3, [pc, #36]	@ (800143c <MX_I2C2_Init+0x50>)
 8001418:	2200      	movs	r2, #0
 800141a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800141c:	4b07      	ldr	r3, [pc, #28]	@ (800143c <MX_I2C2_Init+0x50>)
 800141e:	2200      	movs	r2, #0
 8001420:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001422:	4b06      	ldr	r3, [pc, #24]	@ (800143c <MX_I2C2_Init+0x50>)
 8001424:	2200      	movs	r2, #0
 8001426:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001428:	4804      	ldr	r0, [pc, #16]	@ (800143c <MX_I2C2_Init+0x50>)
 800142a:	f001 f893 	bl	8002554 <HAL_I2C_Init>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001434:	f000 f920 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001438:	bf00      	nop
 800143a:	bd80      	pop	{r7, pc}
 800143c:	2000023c 	.word	0x2000023c
 8001440:	40005800 	.word	0x40005800
 8001444:	000186a0 	.word	0x000186a0

08001448 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b08c      	sub	sp, #48	@ 0x30
 800144c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800144e:	f107 030c 	add.w	r3, r7, #12
 8001452:	2224      	movs	r2, #36	@ 0x24
 8001454:	2100      	movs	r1, #0
 8001456:	4618      	mov	r0, r3
 8001458:	f009 fafa 	bl	800aa50 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001464:	4b22      	ldr	r3, [pc, #136]	@ (80014f0 <MX_TIM1_Init+0xa8>)
 8001466:	4a23      	ldr	r2, [pc, #140]	@ (80014f4 <MX_TIM1_Init+0xac>)
 8001468:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800146a:	4b21      	ldr	r3, [pc, #132]	@ (80014f0 <MX_TIM1_Init+0xa8>)
 800146c:	2200      	movs	r2, #0
 800146e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001470:	4b1f      	ldr	r3, [pc, #124]	@ (80014f0 <MX_TIM1_Init+0xa8>)
 8001472:	2200      	movs	r2, #0
 8001474:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7000;
 8001476:	4b1e      	ldr	r3, [pc, #120]	@ (80014f0 <MX_TIM1_Init+0xa8>)
 8001478:	f641 3258 	movw	r2, #7000	@ 0x1b58
 800147c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800147e:	4b1c      	ldr	r3, [pc, #112]	@ (80014f0 <MX_TIM1_Init+0xa8>)
 8001480:	2200      	movs	r2, #0
 8001482:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001484:	4b1a      	ldr	r3, [pc, #104]	@ (80014f0 <MX_TIM1_Init+0xa8>)
 8001486:	2200      	movs	r2, #0
 8001488:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800148a:	4b19      	ldr	r3, [pc, #100]	@ (80014f0 <MX_TIM1_Init+0xa8>)
 800148c:	2200      	movs	r2, #0
 800148e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001490:	2303      	movs	r3, #3
 8001492:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001494:	2300      	movs	r3, #0
 8001496:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001498:	2301      	movs	r3, #1
 800149a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800149c:	2300      	movs	r3, #0
 800149e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80014a4:	2300      	movs	r3, #0
 80014a6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014a8:	2301      	movs	r3, #1
 80014aa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014ac:	2300      	movs	r3, #0
 80014ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80014b0:	2300      	movs	r3, #0
 80014b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80014b4:	f107 030c 	add.w	r3, r7, #12
 80014b8:	4619      	mov	r1, r3
 80014ba:	480d      	ldr	r0, [pc, #52]	@ (80014f0 <MX_TIM1_Init+0xa8>)
 80014bc:	f003 ffa9 	bl	8005412 <HAL_TIM_Encoder_Init>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80014c6:	f000 f8d7 	bl	8001678 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ca:	2300      	movs	r3, #0
 80014cc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ce:	2300      	movs	r3, #0
 80014d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014d2:	1d3b      	adds	r3, r7, #4
 80014d4:	4619      	mov	r1, r3
 80014d6:	4806      	ldr	r0, [pc, #24]	@ (80014f0 <MX_TIM1_Init+0xa8>)
 80014d8:	f004 fcbc 	bl	8005e54 <HAL_TIMEx_MasterConfigSynchronization>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80014e2:	f000 f8c9 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80014e6:	bf00      	nop
 80014e8:	3730      	adds	r7, #48	@ 0x30
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	20000290 	.word	0x20000290
 80014f4:	40012c00 	.word	0x40012c00

080014f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08a      	sub	sp, #40	@ 0x28
 80014fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014fe:	f107 0320 	add.w	r3, r7, #32
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001508:	1d3b      	adds	r3, r7, #4
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	605a      	str	r2, [r3, #4]
 8001510:	609a      	str	r2, [r3, #8]
 8001512:	60da      	str	r2, [r3, #12]
 8001514:	611a      	str	r2, [r3, #16]
 8001516:	615a      	str	r2, [r3, #20]
 8001518:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800151a:	4b23      	ldr	r3, [pc, #140]	@ (80015a8 <MX_TIM2_Init+0xb0>)
 800151c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001520:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 299;
 8001522:	4b21      	ldr	r3, [pc, #132]	@ (80015a8 <MX_TIM2_Init+0xb0>)
 8001524:	f240 122b 	movw	r2, #299	@ 0x12b
 8001528:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800152a:	4b1f      	ldr	r3, [pc, #124]	@ (80015a8 <MX_TIM2_Init+0xb0>)
 800152c:	2200      	movs	r2, #0
 800152e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8001530:	4b1d      	ldr	r3, [pc, #116]	@ (80015a8 <MX_TIM2_Init+0xb0>)
 8001532:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001536:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001538:	4b1b      	ldr	r3, [pc, #108]	@ (80015a8 <MX_TIM2_Init+0xb0>)
 800153a:	2200      	movs	r2, #0
 800153c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800153e:	4b1a      	ldr	r3, [pc, #104]	@ (80015a8 <MX_TIM2_Init+0xb0>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001544:	4818      	ldr	r0, [pc, #96]	@ (80015a8 <MX_TIM2_Init+0xb0>)
 8001546:	f003 ff15 	bl	8005374 <HAL_TIM_PWM_Init>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001550:	f000 f892 	bl	8001678 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001554:	2300      	movs	r3, #0
 8001556:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001558:	2300      	movs	r3, #0
 800155a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800155c:	f107 0320 	add.w	r3, r7, #32
 8001560:	4619      	mov	r1, r3
 8001562:	4811      	ldr	r0, [pc, #68]	@ (80015a8 <MX_TIM2_Init+0xb0>)
 8001564:	f004 fc76 	bl	8005e54 <HAL_TIMEx_MasterConfigSynchronization>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800156e:	f000 f883 	bl	8001678 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001572:	2360      	movs	r3, #96	@ 0x60
 8001574:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001576:	2300      	movs	r3, #0
 8001578:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800157a:	2300      	movs	r3, #0
 800157c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800157e:	2300      	movs	r3, #0
 8001580:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001582:	1d3b      	adds	r3, r7, #4
 8001584:	2200      	movs	r2, #0
 8001586:	4619      	mov	r1, r3
 8001588:	4807      	ldr	r0, [pc, #28]	@ (80015a8 <MX_TIM2_Init+0xb0>)
 800158a:	f004 f963 	bl	8005854 <HAL_TIM_PWM_ConfigChannel>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001594:	f000 f870 	bl	8001678 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001598:	4803      	ldr	r0, [pc, #12]	@ (80015a8 <MX_TIM2_Init+0xb0>)
 800159a:	f000 f975 	bl	8001888 <HAL_TIM_MspPostInit>

}
 800159e:	bf00      	nop
 80015a0:	3728      	adds	r7, #40	@ 0x28
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200002d8 	.word	0x200002d8

080015ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b088      	sub	sp, #32
 80015b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b2:	f107 0310 	add.w	r3, r7, #16
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	605a      	str	r2, [r3, #4]
 80015bc:	609a      	str	r2, [r3, #8]
 80015be:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015c0:	4b2a      	ldr	r3, [pc, #168]	@ (800166c <MX_GPIO_Init+0xc0>)
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	4a29      	ldr	r2, [pc, #164]	@ (800166c <MX_GPIO_Init+0xc0>)
 80015c6:	f043 0310 	orr.w	r3, r3, #16
 80015ca:	6193      	str	r3, [r2, #24]
 80015cc:	4b27      	ldr	r3, [pc, #156]	@ (800166c <MX_GPIO_Init+0xc0>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	f003 0310 	and.w	r3, r3, #16
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015d8:	4b24      	ldr	r3, [pc, #144]	@ (800166c <MX_GPIO_Init+0xc0>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	4a23      	ldr	r2, [pc, #140]	@ (800166c <MX_GPIO_Init+0xc0>)
 80015de:	f043 0320 	orr.w	r3, r3, #32
 80015e2:	6193      	str	r3, [r2, #24]
 80015e4:	4b21      	ldr	r3, [pc, #132]	@ (800166c <MX_GPIO_Init+0xc0>)
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	f003 0320 	and.w	r3, r3, #32
 80015ec:	60bb      	str	r3, [r7, #8]
 80015ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f0:	4b1e      	ldr	r3, [pc, #120]	@ (800166c <MX_GPIO_Init+0xc0>)
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	4a1d      	ldr	r2, [pc, #116]	@ (800166c <MX_GPIO_Init+0xc0>)
 80015f6:	f043 0304 	orr.w	r3, r3, #4
 80015fa:	6193      	str	r3, [r2, #24]
 80015fc:	4b1b      	ldr	r3, [pc, #108]	@ (800166c <MX_GPIO_Init+0xc0>)
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	f003 0304 	and.w	r3, r3, #4
 8001604:	607b      	str	r3, [r7, #4]
 8001606:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001608:	4b18      	ldr	r3, [pc, #96]	@ (800166c <MX_GPIO_Init+0xc0>)
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	4a17      	ldr	r2, [pc, #92]	@ (800166c <MX_GPIO_Init+0xc0>)
 800160e:	f043 0308 	orr.w	r3, r3, #8
 8001612:	6193      	str	r3, [r2, #24]
 8001614:	4b15      	ldr	r3, [pc, #84]	@ (800166c <MX_GPIO_Init+0xc0>)
 8001616:	699b      	ldr	r3, [r3, #24]
 8001618:	f003 0308 	and.w	r3, r3, #8
 800161c:	603b      	str	r3, [r7, #0]
 800161e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001620:	2200      	movs	r2, #0
 8001622:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001626:	4812      	ldr	r0, [pc, #72]	@ (8001670 <MX_GPIO_Init+0xc4>)
 8001628:	f000 ff7b 	bl	8002522 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800162c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001630:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001632:	2301      	movs	r3, #1
 8001634:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001636:	2300      	movs	r3, #0
 8001638:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163a:	2302      	movs	r3, #2
 800163c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800163e:	f107 0310 	add.w	r3, r7, #16
 8001642:	4619      	mov	r1, r3
 8001644:	480a      	ldr	r0, [pc, #40]	@ (8001670 <MX_GPIO_Init+0xc4>)
 8001646:	f000 fdd1 	bl	80021ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800164a:	2301      	movs	r3, #1
 800164c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001656:	f107 0310 	add.w	r3, r7, #16
 800165a:	4619      	mov	r1, r3
 800165c:	4805      	ldr	r0, [pc, #20]	@ (8001674 <MX_GPIO_Init+0xc8>)
 800165e:	f000 fdc5 	bl	80021ec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001662:	bf00      	nop
 8001664:	3720      	adds	r7, #32
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40021000 	.word	0x40021000
 8001670:	40011000 	.word	0x40011000
 8001674:	40010800 	.word	0x40010800

08001678 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800167c:	b672      	cpsid	i
}
 800167e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001680:	bf00      	nop
 8001682:	e7fd      	b.n	8001680 <Error_Handler+0x8>

08001684 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800168a:	4b15      	ldr	r3, [pc, #84]	@ (80016e0 <HAL_MspInit+0x5c>)
 800168c:	699b      	ldr	r3, [r3, #24]
 800168e:	4a14      	ldr	r2, [pc, #80]	@ (80016e0 <HAL_MspInit+0x5c>)
 8001690:	f043 0301 	orr.w	r3, r3, #1
 8001694:	6193      	str	r3, [r2, #24]
 8001696:	4b12      	ldr	r3, [pc, #72]	@ (80016e0 <HAL_MspInit+0x5c>)
 8001698:	699b      	ldr	r3, [r3, #24]
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	60bb      	str	r3, [r7, #8]
 80016a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016a2:	4b0f      	ldr	r3, [pc, #60]	@ (80016e0 <HAL_MspInit+0x5c>)
 80016a4:	69db      	ldr	r3, [r3, #28]
 80016a6:	4a0e      	ldr	r2, [pc, #56]	@ (80016e0 <HAL_MspInit+0x5c>)
 80016a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016ac:	61d3      	str	r3, [r2, #28]
 80016ae:	4b0c      	ldr	r3, [pc, #48]	@ (80016e0 <HAL_MspInit+0x5c>)
 80016b0:	69db      	ldr	r3, [r3, #28]
 80016b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016b6:	607b      	str	r3, [r7, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80016ba:	4b0a      	ldr	r3, [pc, #40]	@ (80016e4 <HAL_MspInit+0x60>)
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80016c6:	60fb      	str	r3, [r7, #12]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	4a04      	ldr	r2, [pc, #16]	@ (80016e4 <HAL_MspInit+0x60>)
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016d6:	bf00      	nop
 80016d8:	3714      	adds	r7, #20
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr
 80016e0:	40021000 	.word	0x40021000
 80016e4:	40010000 	.word	0x40010000

080016e8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08a      	sub	sp, #40	@ 0x28
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f0:	f107 0318 	add.w	r3, r7, #24
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
 80016fc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a2b      	ldr	r2, [pc, #172]	@ (80017b0 <HAL_I2C_MspInit+0xc8>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d124      	bne.n	8001752 <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001708:	4b2a      	ldr	r3, [pc, #168]	@ (80017b4 <HAL_I2C_MspInit+0xcc>)
 800170a:	699b      	ldr	r3, [r3, #24]
 800170c:	4a29      	ldr	r2, [pc, #164]	@ (80017b4 <HAL_I2C_MspInit+0xcc>)
 800170e:	f043 0308 	orr.w	r3, r3, #8
 8001712:	6193      	str	r3, [r2, #24]
 8001714:	4b27      	ldr	r3, [pc, #156]	@ (80017b4 <HAL_I2C_MspInit+0xcc>)
 8001716:	699b      	ldr	r3, [r3, #24]
 8001718:	f003 0308 	and.w	r3, r3, #8
 800171c:	617b      	str	r3, [r7, #20]
 800171e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001720:	23c0      	movs	r3, #192	@ 0xc0
 8001722:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001724:	2312      	movs	r3, #18
 8001726:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001728:	2303      	movs	r3, #3
 800172a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800172c:	f107 0318 	add.w	r3, r7, #24
 8001730:	4619      	mov	r1, r3
 8001732:	4821      	ldr	r0, [pc, #132]	@ (80017b8 <HAL_I2C_MspInit+0xd0>)
 8001734:	f000 fd5a 	bl	80021ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001738:	4b1e      	ldr	r3, [pc, #120]	@ (80017b4 <HAL_I2C_MspInit+0xcc>)
 800173a:	69db      	ldr	r3, [r3, #28]
 800173c:	4a1d      	ldr	r2, [pc, #116]	@ (80017b4 <HAL_I2C_MspInit+0xcc>)
 800173e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001742:	61d3      	str	r3, [r2, #28]
 8001744:	4b1b      	ldr	r3, [pc, #108]	@ (80017b4 <HAL_I2C_MspInit+0xcc>)
 8001746:	69db      	ldr	r3, [r3, #28]
 8001748:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800174c:	613b      	str	r3, [r7, #16]
 800174e:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001750:	e029      	b.n	80017a6 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a19      	ldr	r2, [pc, #100]	@ (80017bc <HAL_I2C_MspInit+0xd4>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d124      	bne.n	80017a6 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800175c:	4b15      	ldr	r3, [pc, #84]	@ (80017b4 <HAL_I2C_MspInit+0xcc>)
 800175e:	699b      	ldr	r3, [r3, #24]
 8001760:	4a14      	ldr	r2, [pc, #80]	@ (80017b4 <HAL_I2C_MspInit+0xcc>)
 8001762:	f043 0308 	orr.w	r3, r3, #8
 8001766:	6193      	str	r3, [r2, #24]
 8001768:	4b12      	ldr	r3, [pc, #72]	@ (80017b4 <HAL_I2C_MspInit+0xcc>)
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	f003 0308 	and.w	r3, r3, #8
 8001770:	60fb      	str	r3, [r7, #12]
 8001772:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001774:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001778:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800177a:	2312      	movs	r3, #18
 800177c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800177e:	2303      	movs	r3, #3
 8001780:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001782:	f107 0318 	add.w	r3, r7, #24
 8001786:	4619      	mov	r1, r3
 8001788:	480b      	ldr	r0, [pc, #44]	@ (80017b8 <HAL_I2C_MspInit+0xd0>)
 800178a:	f000 fd2f 	bl	80021ec <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800178e:	4b09      	ldr	r3, [pc, #36]	@ (80017b4 <HAL_I2C_MspInit+0xcc>)
 8001790:	69db      	ldr	r3, [r3, #28]
 8001792:	4a08      	ldr	r2, [pc, #32]	@ (80017b4 <HAL_I2C_MspInit+0xcc>)
 8001794:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001798:	61d3      	str	r3, [r2, #28]
 800179a:	4b06      	ldr	r3, [pc, #24]	@ (80017b4 <HAL_I2C_MspInit+0xcc>)
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017a2:	60bb      	str	r3, [r7, #8]
 80017a4:	68bb      	ldr	r3, [r7, #8]
}
 80017a6:	bf00      	nop
 80017a8:	3728      	adds	r7, #40	@ 0x28
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40005400 	.word	0x40005400
 80017b4:	40021000 	.word	0x40021000
 80017b8:	40010c00 	.word	0x40010c00
 80017bc:	40005800 	.word	0x40005800

080017c0 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b088      	sub	sp, #32
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c8:	f107 0310 	add.w	r3, r7, #16
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	605a      	str	r2, [r3, #4]
 80017d2:	609a      	str	r2, [r3, #8]
 80017d4:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM1)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a16      	ldr	r2, [pc, #88]	@ (8001834 <HAL_TIM_Encoder_MspInit+0x74>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d124      	bne.n	800182a <HAL_TIM_Encoder_MspInit+0x6a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017e0:	4b15      	ldr	r3, [pc, #84]	@ (8001838 <HAL_TIM_Encoder_MspInit+0x78>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	4a14      	ldr	r2, [pc, #80]	@ (8001838 <HAL_TIM_Encoder_MspInit+0x78>)
 80017e6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80017ea:	6193      	str	r3, [r2, #24]
 80017ec:	4b12      	ldr	r3, [pc, #72]	@ (8001838 <HAL_TIM_Encoder_MspInit+0x78>)
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017f4:	60fb      	str	r3, [r7, #12]
 80017f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001838 <HAL_TIM_Encoder_MspInit+0x78>)
 80017fa:	699b      	ldr	r3, [r3, #24]
 80017fc:	4a0e      	ldr	r2, [pc, #56]	@ (8001838 <HAL_TIM_Encoder_MspInit+0x78>)
 80017fe:	f043 0304 	orr.w	r3, r3, #4
 8001802:	6193      	str	r3, [r2, #24]
 8001804:	4b0c      	ldr	r3, [pc, #48]	@ (8001838 <HAL_TIM_Encoder_MspInit+0x78>)
 8001806:	699b      	ldr	r3, [r3, #24]
 8001808:	f003 0304 	and.w	r3, r3, #4
 800180c:	60bb      	str	r3, [r7, #8]
 800180e:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001810:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001814:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001816:	2300      	movs	r3, #0
 8001818:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800181e:	f107 0310 	add.w	r3, r7, #16
 8001822:	4619      	mov	r1, r3
 8001824:	4805      	ldr	r0, [pc, #20]	@ (800183c <HAL_TIM_Encoder_MspInit+0x7c>)
 8001826:	f000 fce1 	bl	80021ec <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800182a:	bf00      	nop
 800182c:	3720      	adds	r7, #32
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40012c00 	.word	0x40012c00
 8001838:	40021000 	.word	0x40021000
 800183c:	40010800 	.word	0x40010800

08001840 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001850:	d113      	bne.n	800187a <HAL_TIM_PWM_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001852:	4b0c      	ldr	r3, [pc, #48]	@ (8001884 <HAL_TIM_PWM_MspInit+0x44>)
 8001854:	69db      	ldr	r3, [r3, #28]
 8001856:	4a0b      	ldr	r2, [pc, #44]	@ (8001884 <HAL_TIM_PWM_MspInit+0x44>)
 8001858:	f043 0301 	orr.w	r3, r3, #1
 800185c:	61d3      	str	r3, [r2, #28]
 800185e:	4b09      	ldr	r3, [pc, #36]	@ (8001884 <HAL_TIM_PWM_MspInit+0x44>)
 8001860:	69db      	ldr	r3, [r3, #28]
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800186a:	2200      	movs	r2, #0
 800186c:	2100      	movs	r1, #0
 800186e:	201c      	movs	r0, #28
 8001870:	f000 fc85 	bl	800217e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001874:	201c      	movs	r0, #28
 8001876:	f000 fc9e 	bl	80021b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800187a:	bf00      	nop
 800187c:	3710      	adds	r7, #16
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	40021000 	.word	0x40021000

08001888 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b088      	sub	sp, #32
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001890:	f107 030c 	add.w	r3, r7, #12
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018a6:	d12a      	bne.n	80018fe <HAL_TIM_MspPostInit+0x76>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a8:	4b17      	ldr	r3, [pc, #92]	@ (8001908 <HAL_TIM_MspPostInit+0x80>)
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	4a16      	ldr	r2, [pc, #88]	@ (8001908 <HAL_TIM_MspPostInit+0x80>)
 80018ae:	f043 0304 	orr.w	r3, r3, #4
 80018b2:	6193      	str	r3, [r2, #24]
 80018b4:	4b14      	ldr	r3, [pc, #80]	@ (8001908 <HAL_TIM_MspPostInit+0x80>)
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	60bb      	str	r3, [r7, #8]
 80018be:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80018c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80018c4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c6:	2302      	movs	r3, #2
 80018c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ca:	2302      	movs	r3, #2
 80018cc:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ce:	f107 030c 	add.w	r3, r7, #12
 80018d2:	4619      	mov	r1, r3
 80018d4:	480d      	ldr	r0, [pc, #52]	@ (800190c <HAL_TIM_MspPostInit+0x84>)
 80018d6:	f000 fc89 	bl	80021ec <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80018da:	4b0d      	ldr	r3, [pc, #52]	@ (8001910 <HAL_TIM_MspPostInit+0x88>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	61fb      	str	r3, [r7, #28]
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80018e6:	61fb      	str	r3, [r7, #28]
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80018ee:	61fb      	str	r3, [r7, #28]
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018f6:	61fb      	str	r3, [r7, #28]
 80018f8:	4a05      	ldr	r2, [pc, #20]	@ (8001910 <HAL_TIM_MspPostInit+0x88>)
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	6053      	str	r3, [r2, #4]
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80018fe:	bf00      	nop
 8001900:	3720      	adds	r7, #32
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40021000 	.word	0x40021000
 800190c:	40010800 	.word	0x40010800
 8001910:	40010000 	.word	0x40010000

08001914 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001918:	bf00      	nop
 800191a:	e7fd      	b.n	8001918 <NMI_Handler+0x4>

0800191c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001920:	bf00      	nop
 8001922:	e7fd      	b.n	8001920 <HardFault_Handler+0x4>

08001924 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001928:	bf00      	nop
 800192a:	e7fd      	b.n	8001928 <MemManage_Handler+0x4>

0800192c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001930:	bf00      	nop
 8001932:	e7fd      	b.n	8001930 <BusFault_Handler+0x4>

08001934 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001938:	bf00      	nop
 800193a:	e7fd      	b.n	8001938 <UsageFault_Handler+0x4>

0800193c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001940:	bf00      	nop
 8001942:	46bd      	mov	sp, r7
 8001944:	bc80      	pop	{r7}
 8001946:	4770      	bx	lr

08001948 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr

08001954 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001958:	bf00      	nop
 800195a:	46bd      	mov	sp, r7
 800195c:	bc80      	pop	{r7}
 800195e:	4770      	bx	lr

08001960 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001964:	f000 faf4 	bl	8001f50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001968:	bf00      	nop
 800196a:	bd80      	pop	{r7, pc}

0800196c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001970:	4802      	ldr	r0, [pc, #8]	@ (800197c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001972:	f001 fbb7 	bl	80030e4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001976:	bf00      	nop
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	20001268 	.word	0x20001268

08001980 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001984:	4802      	ldr	r0, [pc, #8]	@ (8001990 <TIM2_IRQHandler+0x10>)
 8001986:	f003 fe74 	bl	8005672 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	200002d8 	.word	0x200002d8

08001994 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800199c:	4a14      	ldr	r2, [pc, #80]	@ (80019f0 <_sbrk+0x5c>)
 800199e:	4b15      	ldr	r3, [pc, #84]	@ (80019f4 <_sbrk+0x60>)
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019a8:	4b13      	ldr	r3, [pc, #76]	@ (80019f8 <_sbrk+0x64>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d102      	bne.n	80019b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019b0:	4b11      	ldr	r3, [pc, #68]	@ (80019f8 <_sbrk+0x64>)
 80019b2:	4a12      	ldr	r2, [pc, #72]	@ (80019fc <_sbrk+0x68>)
 80019b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019b6:	4b10      	ldr	r3, [pc, #64]	@ (80019f8 <_sbrk+0x64>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4413      	add	r3, r2
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d207      	bcs.n	80019d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019c4:	f009 f85e 	bl	800aa84 <__errno>
 80019c8:	4603      	mov	r3, r0
 80019ca:	220c      	movs	r2, #12
 80019cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019ce:	f04f 33ff 	mov.w	r3, #4294967295
 80019d2:	e009      	b.n	80019e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019d4:	4b08      	ldr	r3, [pc, #32]	@ (80019f8 <_sbrk+0x64>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019da:	4b07      	ldr	r3, [pc, #28]	@ (80019f8 <_sbrk+0x64>)
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4413      	add	r3, r2
 80019e2:	4a05      	ldr	r2, [pc, #20]	@ (80019f8 <_sbrk+0x64>)
 80019e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019e6:	68fb      	ldr	r3, [r7, #12]
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3718      	adds	r7, #24
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	20005000 	.word	0x20005000
 80019f4:	00000400 	.word	0x00000400
 80019f8:	2000034c 	.word	0x2000034c
 80019fc:	200018a8 	.word	0x200018a8

08001a00 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bc80      	pop	{r7}
 8001a0a:	4770      	bx	lr

08001a0c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a0c:	f7ff fff8 	bl	8001a00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a10:	480b      	ldr	r0, [pc, #44]	@ (8001a40 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a12:	490c      	ldr	r1, [pc, #48]	@ (8001a44 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a14:	4a0c      	ldr	r2, [pc, #48]	@ (8001a48 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a18:	e002      	b.n	8001a20 <LoopCopyDataInit>

08001a1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a1e:	3304      	adds	r3, #4

08001a20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a24:	d3f9      	bcc.n	8001a1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a26:	4a09      	ldr	r2, [pc, #36]	@ (8001a4c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a28:	4c09      	ldr	r4, [pc, #36]	@ (8001a50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a2c:	e001      	b.n	8001a32 <LoopFillZerobss>

08001a2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a30:	3204      	adds	r2, #4

08001a32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a34:	d3fb      	bcc.n	8001a2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a36:	f009 f82b 	bl	800aa90 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a3a:	f7ff fbf3 	bl	8001224 <main>
  bx lr
 8001a3e:	4770      	bx	lr
  ldr r0, =_sdata
 8001a40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a44:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 8001a48:	0800d940 	.word	0x0800d940
  ldr r2, =_sbss
 8001a4c:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 8001a50:	200018a8 	.word	0x200018a8

08001a54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a54:	e7fe      	b.n	8001a54 <ADC1_2_IRQHandler>

08001a56 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001a56:	b480      	push	{r7}
 8001a58:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001a5a:	bf00      	nop
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bc80      	pop	{r7}
 8001a60:	4770      	bx	lr
	...

08001a64 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b086      	sub	sp, #24
 8001a68:	af04      	add	r7, sp, #16
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a72:	9302      	str	r3, [sp, #8]
 8001a74:	2301      	movs	r3, #1
 8001a76:	9301      	str	r3, [sp, #4]
 8001a78:	1dfb      	adds	r3, r7, #7
 8001a7a:	9300      	str	r3, [sp, #0]
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2178      	movs	r1, #120	@ 0x78
 8001a82:	4803      	ldr	r0, [pc, #12]	@ (8001a90 <ssd1306_WriteCommand+0x2c>)
 8001a84:	f000 feaa 	bl	80027dc <HAL_I2C_Mem_Write>
}
 8001a88:	bf00      	nop
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	2000023c 	.word	0x2000023c

08001a94 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af04      	add	r7, sp, #16
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	b29b      	uxth	r3, r3
 8001aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa6:	9202      	str	r2, [sp, #8]
 8001aa8:	9301      	str	r3, [sp, #4]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	9300      	str	r3, [sp, #0]
 8001aae:	2301      	movs	r3, #1
 8001ab0:	2240      	movs	r2, #64	@ 0x40
 8001ab2:	2178      	movs	r1, #120	@ 0x78
 8001ab4:	4803      	ldr	r0, [pc, #12]	@ (8001ac4 <ssd1306_WriteData+0x30>)
 8001ab6:	f000 fe91 	bl	80027dc <HAL_I2C_Mem_Write>
}
 8001aba:	bf00      	nop
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	2000023c 	.word	0x2000023c

08001ac8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001acc:	f7ff ffc3 	bl	8001a56 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001ad0:	2064      	movs	r0, #100	@ 0x64
 8001ad2:	f000 fa59 	bl	8001f88 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001ad6:	2000      	movs	r0, #0
 8001ad8:	f000 f9d6 	bl	8001e88 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001adc:	2020      	movs	r0, #32
 8001ade:	f7ff ffc1 	bl	8001a64 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001ae2:	2000      	movs	r0, #0
 8001ae4:	f7ff ffbe 	bl	8001a64 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001ae8:	20b0      	movs	r0, #176	@ 0xb0
 8001aea:	f7ff ffbb 	bl	8001a64 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001aee:	20c8      	movs	r0, #200	@ 0xc8
 8001af0:	f7ff ffb8 	bl	8001a64 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001af4:	2000      	movs	r0, #0
 8001af6:	f7ff ffb5 	bl	8001a64 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001afa:	2010      	movs	r0, #16
 8001afc:	f7ff ffb2 	bl	8001a64 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001b00:	2040      	movs	r0, #64	@ 0x40
 8001b02:	f7ff ffaf 	bl	8001a64 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001b06:	20ff      	movs	r0, #255	@ 0xff
 8001b08:	f000 f9aa 	bl	8001e60 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001b0c:	20a1      	movs	r0, #161	@ 0xa1
 8001b0e:	f7ff ffa9 	bl	8001a64 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001b12:	20a6      	movs	r0, #166	@ 0xa6
 8001b14:	f7ff ffa6 	bl	8001a64 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001b18:	20a8      	movs	r0, #168	@ 0xa8
 8001b1a:	f7ff ffa3 	bl	8001a64 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 8001b1e:	201f      	movs	r0, #31
 8001b20:	f7ff ffa0 	bl	8001a64 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001b24:	20a4      	movs	r0, #164	@ 0xa4
 8001b26:	f7ff ff9d 	bl	8001a64 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001b2a:	20d3      	movs	r0, #211	@ 0xd3
 8001b2c:	f7ff ff9a 	bl	8001a64 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001b30:	2000      	movs	r0, #0
 8001b32:	f7ff ff97 	bl	8001a64 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001b36:	20d5      	movs	r0, #213	@ 0xd5
 8001b38:	f7ff ff94 	bl	8001a64 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001b3c:	20f0      	movs	r0, #240	@ 0xf0
 8001b3e:	f7ff ff91 	bl	8001a64 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001b42:	20d9      	movs	r0, #217	@ 0xd9
 8001b44:	f7ff ff8e 	bl	8001a64 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001b48:	2022      	movs	r0, #34	@ 0x22
 8001b4a:	f7ff ff8b 	bl	8001a64 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001b4e:	20da      	movs	r0, #218	@ 0xda
 8001b50:	f7ff ff88 	bl	8001a64 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 8001b54:	2002      	movs	r0, #2
 8001b56:	f7ff ff85 	bl	8001a64 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001b5a:	20db      	movs	r0, #219	@ 0xdb
 8001b5c:	f7ff ff82 	bl	8001a64 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001b60:	2020      	movs	r0, #32
 8001b62:	f7ff ff7f 	bl	8001a64 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001b66:	208d      	movs	r0, #141	@ 0x8d
 8001b68:	f7ff ff7c 	bl	8001a64 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001b6c:	2014      	movs	r0, #20
 8001b6e:	f7ff ff79 	bl	8001a64 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001b72:	2001      	movs	r0, #1
 8001b74:	f000 f988 	bl	8001e88 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001b78:	2000      	movs	r0, #0
 8001b7a:	f000 f80f 	bl	8001b9c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001b7e:	f000 f825 	bl	8001bcc <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001b82:	4b05      	ldr	r3, [pc, #20]	@ (8001b98 <ssd1306_Init+0xd0>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001b88:	4b03      	ldr	r3, [pc, #12]	@ (8001b98 <ssd1306_Init+0xd0>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001b8e:	4b02      	ldr	r3, [pc, #8]	@ (8001b98 <ssd1306_Init+0xd0>)
 8001b90:	2201      	movs	r2, #1
 8001b92:	711a      	strb	r2, [r3, #4]
}
 8001b94:	bf00      	nop
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20000550 	.word	0x20000550

08001b9c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d101      	bne.n	8001bb0 <ssd1306_Fill+0x14>
 8001bac:	2300      	movs	r3, #0
 8001bae:	e000      	b.n	8001bb2 <ssd1306_Fill+0x16>
 8001bb0:	23ff      	movs	r3, #255	@ 0xff
 8001bb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	4803      	ldr	r0, [pc, #12]	@ (8001bc8 <ssd1306_Fill+0x2c>)
 8001bba:	f008 ff49 	bl	800aa50 <memset>
}
 8001bbe:	bf00      	nop
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20000350 	.word	0x20000350

08001bcc <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	71fb      	strb	r3, [r7, #7]
 8001bd6:	e016      	b.n	8001c06 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001bd8:	79fb      	ldrb	r3, [r7, #7]
 8001bda:	3b50      	subs	r3, #80	@ 0x50
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	4618      	mov	r0, r3
 8001be0:	f7ff ff40 	bl	8001a64 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001be4:	2000      	movs	r0, #0
 8001be6:	f7ff ff3d 	bl	8001a64 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001bea:	2010      	movs	r0, #16
 8001bec:	f7ff ff3a 	bl	8001a64 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001bf0:	79fb      	ldrb	r3, [r7, #7]
 8001bf2:	01db      	lsls	r3, r3, #7
 8001bf4:	4a08      	ldr	r2, [pc, #32]	@ (8001c18 <ssd1306_UpdateScreen+0x4c>)
 8001bf6:	4413      	add	r3, r2
 8001bf8:	2180      	movs	r1, #128	@ 0x80
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff ff4a 	bl	8001a94 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	3301      	adds	r3, #1
 8001c04:	71fb      	strb	r3, [r7, #7]
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	2b03      	cmp	r3, #3
 8001c0a:	d9e5      	bls.n	8001bd8 <ssd1306_UpdateScreen+0xc>
    }
}
 8001c0c:	bf00      	nop
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	20000350 	.word	0x20000350

08001c1c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	71fb      	strb	r3, [r7, #7]
 8001c26:	460b      	mov	r3, r1
 8001c28:	71bb      	strb	r3, [r7, #6]
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	db3d      	blt.n	8001cb2 <ssd1306_DrawPixel+0x96>
 8001c36:	79bb      	ldrb	r3, [r7, #6]
 8001c38:	2b1f      	cmp	r3, #31
 8001c3a:	d83a      	bhi.n	8001cb2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001c3c:	797b      	ldrb	r3, [r7, #5]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d11a      	bne.n	8001c78 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001c42:	79fa      	ldrb	r2, [r7, #7]
 8001c44:	79bb      	ldrb	r3, [r7, #6]
 8001c46:	08db      	lsrs	r3, r3, #3
 8001c48:	b2d8      	uxtb	r0, r3
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	01db      	lsls	r3, r3, #7
 8001c4e:	4413      	add	r3, r2
 8001c50:	4a1a      	ldr	r2, [pc, #104]	@ (8001cbc <ssd1306_DrawPixel+0xa0>)
 8001c52:	5cd3      	ldrb	r3, [r2, r3]
 8001c54:	b25a      	sxtb	r2, r3
 8001c56:	79bb      	ldrb	r3, [r7, #6]
 8001c58:	f003 0307 	and.w	r3, r3, #7
 8001c5c:	2101      	movs	r1, #1
 8001c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c62:	b25b      	sxtb	r3, r3
 8001c64:	4313      	orrs	r3, r2
 8001c66:	b259      	sxtb	r1, r3
 8001c68:	79fa      	ldrb	r2, [r7, #7]
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	01db      	lsls	r3, r3, #7
 8001c6e:	4413      	add	r3, r2
 8001c70:	b2c9      	uxtb	r1, r1
 8001c72:	4a12      	ldr	r2, [pc, #72]	@ (8001cbc <ssd1306_DrawPixel+0xa0>)
 8001c74:	54d1      	strb	r1, [r2, r3]
 8001c76:	e01d      	b.n	8001cb4 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001c78:	79fa      	ldrb	r2, [r7, #7]
 8001c7a:	79bb      	ldrb	r3, [r7, #6]
 8001c7c:	08db      	lsrs	r3, r3, #3
 8001c7e:	b2d8      	uxtb	r0, r3
 8001c80:	4603      	mov	r3, r0
 8001c82:	01db      	lsls	r3, r3, #7
 8001c84:	4413      	add	r3, r2
 8001c86:	4a0d      	ldr	r2, [pc, #52]	@ (8001cbc <ssd1306_DrawPixel+0xa0>)
 8001c88:	5cd3      	ldrb	r3, [r2, r3]
 8001c8a:	b25a      	sxtb	r2, r3
 8001c8c:	79bb      	ldrb	r3, [r7, #6]
 8001c8e:	f003 0307 	and.w	r3, r3, #7
 8001c92:	2101      	movs	r1, #1
 8001c94:	fa01 f303 	lsl.w	r3, r1, r3
 8001c98:	b25b      	sxtb	r3, r3
 8001c9a:	43db      	mvns	r3, r3
 8001c9c:	b25b      	sxtb	r3, r3
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	b259      	sxtb	r1, r3
 8001ca2:	79fa      	ldrb	r2, [r7, #7]
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	01db      	lsls	r3, r3, #7
 8001ca8:	4413      	add	r3, r2
 8001caa:	b2c9      	uxtb	r1, r1
 8001cac:	4a03      	ldr	r2, [pc, #12]	@ (8001cbc <ssd1306_DrawPixel+0xa0>)
 8001cae:	54d1      	strb	r1, [r2, r3]
 8001cb0:	e000      	b.n	8001cb4 <ssd1306_DrawPixel+0x98>
        return;
 8001cb2:	bf00      	nop
    }
}
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bc80      	pop	{r7}
 8001cba:	4770      	bx	lr
 8001cbc:	20000350 	.word	0x20000350

08001cc0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001cc0:	b590      	push	{r4, r7, lr}
 8001cc2:	b089      	sub	sp, #36	@ 0x24
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4604      	mov	r4, r0
 8001cc8:	4638      	mov	r0, r7
 8001cca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001cce:	4623      	mov	r3, r4
 8001cd0:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001cd2:	7bfb      	ldrb	r3, [r7, #15]
 8001cd4:	2b1f      	cmp	r3, #31
 8001cd6:	d902      	bls.n	8001cde <ssd1306_WriteChar+0x1e>
 8001cd8:	7bfb      	ldrb	r3, [r7, #15]
 8001cda:	2b7e      	cmp	r3, #126	@ 0x7e
 8001cdc:	d901      	bls.n	8001ce2 <ssd1306_WriteChar+0x22>
        return 0;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	e079      	b.n	8001dd6 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d005      	beq.n	8001cf4 <ssd1306_WriteChar+0x34>
 8001ce8:	68ba      	ldr	r2, [r7, #8]
 8001cea:	7bfb      	ldrb	r3, [r7, #15]
 8001cec:	3b20      	subs	r3, #32
 8001cee:	4413      	add	r3, r2
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	e000      	b.n	8001cf6 <ssd1306_WriteChar+0x36>
 8001cf4:	783b      	ldrb	r3, [r7, #0]
 8001cf6:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001cf8:	4b39      	ldr	r3, [pc, #228]	@ (8001de0 <ssd1306_WriteChar+0x120>)
 8001cfa:	881b      	ldrh	r3, [r3, #0]
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	7dfb      	ldrb	r3, [r7, #23]
 8001d00:	4413      	add	r3, r2
 8001d02:	2b80      	cmp	r3, #128	@ 0x80
 8001d04:	dc06      	bgt.n	8001d14 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001d06:	4b36      	ldr	r3, [pc, #216]	@ (8001de0 <ssd1306_WriteChar+0x120>)
 8001d08:	885b      	ldrh	r3, [r3, #2]
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	787b      	ldrb	r3, [r7, #1]
 8001d0e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001d10:	2b20      	cmp	r3, #32
 8001d12:	dd01      	ble.n	8001d18 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001d14:	2300      	movs	r3, #0
 8001d16:	e05e      	b.n	8001dd6 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001d18:	2300      	movs	r3, #0
 8001d1a:	61fb      	str	r3, [r7, #28]
 8001d1c:	e04d      	b.n	8001dba <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	7bfb      	ldrb	r3, [r7, #15]
 8001d22:	3b20      	subs	r3, #32
 8001d24:	7879      	ldrb	r1, [r7, #1]
 8001d26:	fb01 f303 	mul.w	r3, r1, r3
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	440b      	add	r3, r1
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	4413      	add	r3, r2
 8001d34:	881b      	ldrh	r3, [r3, #0]
 8001d36:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001d38:	2300      	movs	r3, #0
 8001d3a:	61bb      	str	r3, [r7, #24]
 8001d3c:	e036      	b.n	8001dac <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	69bb      	ldr	r3, [r7, #24]
 8001d42:	fa02 f303 	lsl.w	r3, r2, r3
 8001d46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d013      	beq.n	8001d76 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001d4e:	4b24      	ldr	r3, [pc, #144]	@ (8001de0 <ssd1306_WriteChar+0x120>)
 8001d50:	881b      	ldrh	r3, [r3, #0]
 8001d52:	b2da      	uxtb	r2, r3
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	4413      	add	r3, r2
 8001d5a:	b2d8      	uxtb	r0, r3
 8001d5c:	4b20      	ldr	r3, [pc, #128]	@ (8001de0 <ssd1306_WriteChar+0x120>)
 8001d5e:	885b      	ldrh	r3, [r3, #2]
 8001d60:	b2da      	uxtb	r2, r3
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	4413      	add	r3, r2
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001d6e:	4619      	mov	r1, r3
 8001d70:	f7ff ff54 	bl	8001c1c <ssd1306_DrawPixel>
 8001d74:	e017      	b.n	8001da6 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001d76:	4b1a      	ldr	r3, [pc, #104]	@ (8001de0 <ssd1306_WriteChar+0x120>)
 8001d78:	881b      	ldrh	r3, [r3, #0]
 8001d7a:	b2da      	uxtb	r2, r3
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	4413      	add	r3, r2
 8001d82:	b2d8      	uxtb	r0, r3
 8001d84:	4b16      	ldr	r3, [pc, #88]	@ (8001de0 <ssd1306_WriteChar+0x120>)
 8001d86:	885b      	ldrh	r3, [r3, #2]
 8001d88:	b2da      	uxtb	r2, r3
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	4413      	add	r3, r2
 8001d90:	b2d9      	uxtb	r1, r3
 8001d92:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	bf0c      	ite	eq
 8001d9a:	2301      	moveq	r3, #1
 8001d9c:	2300      	movne	r3, #0
 8001d9e:	b2db      	uxtb	r3, r3
 8001da0:	461a      	mov	r2, r3
 8001da2:	f7ff ff3b 	bl	8001c1c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	3301      	adds	r3, #1
 8001daa:	61bb      	str	r3, [r7, #24]
 8001dac:	7dfb      	ldrb	r3, [r7, #23]
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d3c4      	bcc.n	8001d3e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	3301      	adds	r3, #1
 8001db8:	61fb      	str	r3, [r7, #28]
 8001dba:	787b      	ldrb	r3, [r7, #1]
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d3ac      	bcc.n	8001d1e <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001dc4:	4b06      	ldr	r3, [pc, #24]	@ (8001de0 <ssd1306_WriteChar+0x120>)
 8001dc6:	881a      	ldrh	r2, [r3, #0]
 8001dc8:	7dfb      	ldrb	r3, [r7, #23]
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	4413      	add	r3, r2
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	4b03      	ldr	r3, [pc, #12]	@ (8001de0 <ssd1306_WriteChar+0x120>)
 8001dd2:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3724      	adds	r7, #36	@ 0x24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd90      	pop	{r4, r7, pc}
 8001dde:	bf00      	nop
 8001de0:	20000550 	.word	0x20000550

08001de4 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af02      	add	r7, sp, #8
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	4638      	mov	r0, r7
 8001dee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001df2:	e013      	b.n	8001e1c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	7818      	ldrb	r0, [r3, #0]
 8001df8:	7e3b      	ldrb	r3, [r7, #24]
 8001dfa:	9300      	str	r3, [sp, #0]
 8001dfc:	463b      	mov	r3, r7
 8001dfe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e00:	f7ff ff5e 	bl	8001cc0 <ssd1306_WriteChar>
 8001e04:	4603      	mov	r3, r0
 8001e06:	461a      	mov	r2, r3
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d002      	beq.n	8001e16 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	e008      	b.n	8001e28 <ssd1306_WriteString+0x44>
        }
        str++;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d1e7      	bne.n	8001df4 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	781b      	ldrb	r3, [r3, #0]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	460a      	mov	r2, r1
 8001e3a:	71fb      	strb	r3, [r7, #7]
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001e40:	79fb      	ldrb	r3, [r7, #7]
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	4b05      	ldr	r3, [pc, #20]	@ (8001e5c <ssd1306_SetCursor+0x2c>)
 8001e46:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001e48:	79bb      	ldrb	r3, [r7, #6]
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	4b03      	ldr	r3, [pc, #12]	@ (8001e5c <ssd1306_SetCursor+0x2c>)
 8001e4e:	805a      	strh	r2, [r3, #2]
}
 8001e50:	bf00      	nop
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bc80      	pop	{r7}
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	20000550 	.word	0x20000550

08001e60 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001e6a:	2381      	movs	r3, #129	@ 0x81
 8001e6c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001e6e:	7bfb      	ldrb	r3, [r7, #15]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff fdf7 	bl	8001a64 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001e76:	79fb      	ldrb	r3, [r7, #7]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff fdf3 	bl	8001a64 <ssd1306_WriteCommand>
}
 8001e7e:	bf00      	nop
 8001e80:	3710      	adds	r7, #16
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
	...

08001e88 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d005      	beq.n	8001ea4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001e98:	23af      	movs	r3, #175	@ 0xaf
 8001e9a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001e9c:	4b08      	ldr	r3, [pc, #32]	@ (8001ec0 <ssd1306_SetDisplayOn+0x38>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	715a      	strb	r2, [r3, #5]
 8001ea2:	e004      	b.n	8001eae <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001ea4:	23ae      	movs	r3, #174	@ 0xae
 8001ea6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001ea8:	4b05      	ldr	r3, [pc, #20]	@ (8001ec0 <ssd1306_SetDisplayOn+0x38>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001eae:	7bfb      	ldrb	r3, [r7, #15]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7ff fdd7 	bl	8001a64 <ssd1306_WriteCommand>
}
 8001eb6:	bf00      	nop
 8001eb8:	3710      	adds	r7, #16
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20000550 	.word	0x20000550

08001ec4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ec8:	4b08      	ldr	r3, [pc, #32]	@ (8001eec <HAL_Init+0x28>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a07      	ldr	r2, [pc, #28]	@ (8001eec <HAL_Init+0x28>)
 8001ece:	f043 0310 	orr.w	r3, r3, #16
 8001ed2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ed4:	2003      	movs	r0, #3
 8001ed6:	f000 f947 	bl	8002168 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001eda:	200f      	movs	r0, #15
 8001edc:	f000 f808 	bl	8001ef0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ee0:	f7ff fbd0 	bl	8001684 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40022000 	.word	0x40022000

08001ef0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ef8:	4b12      	ldr	r3, [pc, #72]	@ (8001f44 <HAL_InitTick+0x54>)
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	4b12      	ldr	r3, [pc, #72]	@ (8001f48 <HAL_InitTick+0x58>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	4619      	mov	r1, r3
 8001f02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f06:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f000 f95f 	bl	80021d2 <HAL_SYSTICK_Config>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e00e      	b.n	8001f3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2b0f      	cmp	r3, #15
 8001f22:	d80a      	bhi.n	8001f3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f24:	2200      	movs	r2, #0
 8001f26:	6879      	ldr	r1, [r7, #4]
 8001f28:	f04f 30ff 	mov.w	r0, #4294967295
 8001f2c:	f000 f927 	bl	800217e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f30:	4a06      	ldr	r2, [pc, #24]	@ (8001f4c <HAL_InitTick+0x5c>)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f36:	2300      	movs	r3, #0
 8001f38:	e000      	b.n	8001f3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3708      	adds	r7, #8
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000000 	.word	0x20000000
 8001f48:	20000008 	.word	0x20000008
 8001f4c:	20000004 	.word	0x20000004

08001f50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f54:	4b05      	ldr	r3, [pc, #20]	@ (8001f6c <HAL_IncTick+0x1c>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	461a      	mov	r2, r3
 8001f5a:	4b05      	ldr	r3, [pc, #20]	@ (8001f70 <HAL_IncTick+0x20>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4413      	add	r3, r2
 8001f60:	4a03      	ldr	r2, [pc, #12]	@ (8001f70 <HAL_IncTick+0x20>)
 8001f62:	6013      	str	r3, [r2, #0]
}
 8001f64:	bf00      	nop
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bc80      	pop	{r7}
 8001f6a:	4770      	bx	lr
 8001f6c:	20000008 	.word	0x20000008
 8001f70:	20000558 	.word	0x20000558

08001f74 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  return uwTick;
 8001f78:	4b02      	ldr	r3, [pc, #8]	@ (8001f84 <HAL_GetTick+0x10>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bc80      	pop	{r7}
 8001f82:	4770      	bx	lr
 8001f84:	20000558 	.word	0x20000558

08001f88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f90:	f7ff fff0 	bl	8001f74 <HAL_GetTick>
 8001f94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fa0:	d005      	beq.n	8001fae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8001fcc <HAL_Delay+0x44>)
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	4413      	add	r3, r2
 8001fac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fae:	bf00      	nop
 8001fb0:	f7ff ffe0 	bl	8001f74 <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	68fa      	ldr	r2, [r7, #12]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d8f7      	bhi.n	8001fb0 <HAL_Delay+0x28>
  {
  }
}
 8001fc0:	bf00      	nop
 8001fc2:	bf00      	nop
 8001fc4:	3710      	adds	r7, #16
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20000008 	.word	0x20000008

08001fd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b085      	sub	sp, #20
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f003 0307 	and.w	r3, r3, #7
 8001fde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8002014 <__NVIC_SetPriorityGrouping+0x44>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fe6:	68ba      	ldr	r2, [r7, #8]
 8001fe8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fec:	4013      	ands	r3, r2
 8001fee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ff8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ffc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002000:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002002:	4a04      	ldr	r2, [pc, #16]	@ (8002014 <__NVIC_SetPriorityGrouping+0x44>)
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	60d3      	str	r3, [r2, #12]
}
 8002008:	bf00      	nop
 800200a:	3714      	adds	r7, #20
 800200c:	46bd      	mov	sp, r7
 800200e:	bc80      	pop	{r7}
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	e000ed00 	.word	0xe000ed00

08002018 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800201c:	4b04      	ldr	r3, [pc, #16]	@ (8002030 <__NVIC_GetPriorityGrouping+0x18>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	0a1b      	lsrs	r3, r3, #8
 8002022:	f003 0307 	and.w	r3, r3, #7
}
 8002026:	4618      	mov	r0, r3
 8002028:	46bd      	mov	sp, r7
 800202a:	bc80      	pop	{r7}
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	e000ed00 	.word	0xe000ed00

08002034 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800203e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002042:	2b00      	cmp	r3, #0
 8002044:	db0b      	blt.n	800205e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	f003 021f 	and.w	r2, r3, #31
 800204c:	4906      	ldr	r1, [pc, #24]	@ (8002068 <__NVIC_EnableIRQ+0x34>)
 800204e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002052:	095b      	lsrs	r3, r3, #5
 8002054:	2001      	movs	r0, #1
 8002056:	fa00 f202 	lsl.w	r2, r0, r2
 800205a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800205e:	bf00      	nop
 8002060:	370c      	adds	r7, #12
 8002062:	46bd      	mov	sp, r7
 8002064:	bc80      	pop	{r7}
 8002066:	4770      	bx	lr
 8002068:	e000e100 	.word	0xe000e100

0800206c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	6039      	str	r1, [r7, #0]
 8002076:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207c:	2b00      	cmp	r3, #0
 800207e:	db0a      	blt.n	8002096 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	b2da      	uxtb	r2, r3
 8002084:	490c      	ldr	r1, [pc, #48]	@ (80020b8 <__NVIC_SetPriority+0x4c>)
 8002086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208a:	0112      	lsls	r2, r2, #4
 800208c:	b2d2      	uxtb	r2, r2
 800208e:	440b      	add	r3, r1
 8002090:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002094:	e00a      	b.n	80020ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	b2da      	uxtb	r2, r3
 800209a:	4908      	ldr	r1, [pc, #32]	@ (80020bc <__NVIC_SetPriority+0x50>)
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	f003 030f 	and.w	r3, r3, #15
 80020a2:	3b04      	subs	r3, #4
 80020a4:	0112      	lsls	r2, r2, #4
 80020a6:	b2d2      	uxtb	r2, r2
 80020a8:	440b      	add	r3, r1
 80020aa:	761a      	strb	r2, [r3, #24]
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bc80      	pop	{r7}
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	e000e100 	.word	0xe000e100
 80020bc:	e000ed00 	.word	0xe000ed00

080020c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b089      	sub	sp, #36	@ 0x24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f003 0307 	and.w	r3, r3, #7
 80020d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	f1c3 0307 	rsb	r3, r3, #7
 80020da:	2b04      	cmp	r3, #4
 80020dc:	bf28      	it	cs
 80020de:	2304      	movcs	r3, #4
 80020e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	3304      	adds	r3, #4
 80020e6:	2b06      	cmp	r3, #6
 80020e8:	d902      	bls.n	80020f0 <NVIC_EncodePriority+0x30>
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	3b03      	subs	r3, #3
 80020ee:	e000      	b.n	80020f2 <NVIC_EncodePriority+0x32>
 80020f0:	2300      	movs	r3, #0
 80020f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f4:	f04f 32ff 	mov.w	r2, #4294967295
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43da      	mvns	r2, r3
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	401a      	ands	r2, r3
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002108:	f04f 31ff 	mov.w	r1, #4294967295
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	fa01 f303 	lsl.w	r3, r1, r3
 8002112:	43d9      	mvns	r1, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002118:	4313      	orrs	r3, r2
         );
}
 800211a:	4618      	mov	r0, r3
 800211c:	3724      	adds	r7, #36	@ 0x24
 800211e:	46bd      	mov	sp, r7
 8002120:	bc80      	pop	{r7}
 8002122:	4770      	bx	lr

08002124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3b01      	subs	r3, #1
 8002130:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002134:	d301      	bcc.n	800213a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002136:	2301      	movs	r3, #1
 8002138:	e00f      	b.n	800215a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800213a:	4a0a      	ldr	r2, [pc, #40]	@ (8002164 <SysTick_Config+0x40>)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	3b01      	subs	r3, #1
 8002140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002142:	210f      	movs	r1, #15
 8002144:	f04f 30ff 	mov.w	r0, #4294967295
 8002148:	f7ff ff90 	bl	800206c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800214c:	4b05      	ldr	r3, [pc, #20]	@ (8002164 <SysTick_Config+0x40>)
 800214e:	2200      	movs	r2, #0
 8002150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002152:	4b04      	ldr	r3, [pc, #16]	@ (8002164 <SysTick_Config+0x40>)
 8002154:	2207      	movs	r2, #7
 8002156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	e000e010 	.word	0xe000e010

08002168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f7ff ff2d 	bl	8001fd0 <__NVIC_SetPriorityGrouping>
}
 8002176:	bf00      	nop
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800217e:	b580      	push	{r7, lr}
 8002180:	b086      	sub	sp, #24
 8002182:	af00      	add	r7, sp, #0
 8002184:	4603      	mov	r3, r0
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
 800218a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002190:	f7ff ff42 	bl	8002018 <__NVIC_GetPriorityGrouping>
 8002194:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	68b9      	ldr	r1, [r7, #8]
 800219a:	6978      	ldr	r0, [r7, #20]
 800219c:	f7ff ff90 	bl	80020c0 <NVIC_EncodePriority>
 80021a0:	4602      	mov	r2, r0
 80021a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021a6:	4611      	mov	r1, r2
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7ff ff5f 	bl	800206c <__NVIC_SetPriority>
}
 80021ae:	bf00      	nop
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b082      	sub	sp, #8
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	4603      	mov	r3, r0
 80021be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7ff ff35 	bl	8002034 <__NVIC_EnableIRQ>
}
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b082      	sub	sp, #8
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f7ff ffa2 	bl	8002124 <SysTick_Config>
 80021e0:	4603      	mov	r3, r0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
	...

080021ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b08b      	sub	sp, #44	@ 0x2c
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021f6:	2300      	movs	r3, #0
 80021f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80021fa:	2300      	movs	r3, #0
 80021fc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021fe:	e169      	b.n	80024d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002200:	2201      	movs	r2, #1
 8002202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	69fa      	ldr	r2, [r7, #28]
 8002210:	4013      	ands	r3, r2
 8002212:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	429a      	cmp	r2, r3
 800221a:	f040 8158 	bne.w	80024ce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	4a9a      	ldr	r2, [pc, #616]	@ (800248c <HAL_GPIO_Init+0x2a0>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d05e      	beq.n	80022e6 <HAL_GPIO_Init+0xfa>
 8002228:	4a98      	ldr	r2, [pc, #608]	@ (800248c <HAL_GPIO_Init+0x2a0>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d875      	bhi.n	800231a <HAL_GPIO_Init+0x12e>
 800222e:	4a98      	ldr	r2, [pc, #608]	@ (8002490 <HAL_GPIO_Init+0x2a4>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d058      	beq.n	80022e6 <HAL_GPIO_Init+0xfa>
 8002234:	4a96      	ldr	r2, [pc, #600]	@ (8002490 <HAL_GPIO_Init+0x2a4>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d86f      	bhi.n	800231a <HAL_GPIO_Init+0x12e>
 800223a:	4a96      	ldr	r2, [pc, #600]	@ (8002494 <HAL_GPIO_Init+0x2a8>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d052      	beq.n	80022e6 <HAL_GPIO_Init+0xfa>
 8002240:	4a94      	ldr	r2, [pc, #592]	@ (8002494 <HAL_GPIO_Init+0x2a8>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d869      	bhi.n	800231a <HAL_GPIO_Init+0x12e>
 8002246:	4a94      	ldr	r2, [pc, #592]	@ (8002498 <HAL_GPIO_Init+0x2ac>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d04c      	beq.n	80022e6 <HAL_GPIO_Init+0xfa>
 800224c:	4a92      	ldr	r2, [pc, #584]	@ (8002498 <HAL_GPIO_Init+0x2ac>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d863      	bhi.n	800231a <HAL_GPIO_Init+0x12e>
 8002252:	4a92      	ldr	r2, [pc, #584]	@ (800249c <HAL_GPIO_Init+0x2b0>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d046      	beq.n	80022e6 <HAL_GPIO_Init+0xfa>
 8002258:	4a90      	ldr	r2, [pc, #576]	@ (800249c <HAL_GPIO_Init+0x2b0>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d85d      	bhi.n	800231a <HAL_GPIO_Init+0x12e>
 800225e:	2b12      	cmp	r3, #18
 8002260:	d82a      	bhi.n	80022b8 <HAL_GPIO_Init+0xcc>
 8002262:	2b12      	cmp	r3, #18
 8002264:	d859      	bhi.n	800231a <HAL_GPIO_Init+0x12e>
 8002266:	a201      	add	r2, pc, #4	@ (adr r2, 800226c <HAL_GPIO_Init+0x80>)
 8002268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800226c:	080022e7 	.word	0x080022e7
 8002270:	080022c1 	.word	0x080022c1
 8002274:	080022d3 	.word	0x080022d3
 8002278:	08002315 	.word	0x08002315
 800227c:	0800231b 	.word	0x0800231b
 8002280:	0800231b 	.word	0x0800231b
 8002284:	0800231b 	.word	0x0800231b
 8002288:	0800231b 	.word	0x0800231b
 800228c:	0800231b 	.word	0x0800231b
 8002290:	0800231b 	.word	0x0800231b
 8002294:	0800231b 	.word	0x0800231b
 8002298:	0800231b 	.word	0x0800231b
 800229c:	0800231b 	.word	0x0800231b
 80022a0:	0800231b 	.word	0x0800231b
 80022a4:	0800231b 	.word	0x0800231b
 80022a8:	0800231b 	.word	0x0800231b
 80022ac:	0800231b 	.word	0x0800231b
 80022b0:	080022c9 	.word	0x080022c9
 80022b4:	080022dd 	.word	0x080022dd
 80022b8:	4a79      	ldr	r2, [pc, #484]	@ (80024a0 <HAL_GPIO_Init+0x2b4>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d013      	beq.n	80022e6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80022be:	e02c      	b.n	800231a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	623b      	str	r3, [r7, #32]
          break;
 80022c6:	e029      	b.n	800231c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	3304      	adds	r3, #4
 80022ce:	623b      	str	r3, [r7, #32]
          break;
 80022d0:	e024      	b.n	800231c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	3308      	adds	r3, #8
 80022d8:	623b      	str	r3, [r7, #32]
          break;
 80022da:	e01f      	b.n	800231c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	330c      	adds	r3, #12
 80022e2:	623b      	str	r3, [r7, #32]
          break;
 80022e4:	e01a      	b.n	800231c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d102      	bne.n	80022f4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80022ee:	2304      	movs	r3, #4
 80022f0:	623b      	str	r3, [r7, #32]
          break;
 80022f2:	e013      	b.n	800231c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d105      	bne.n	8002308 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022fc:	2308      	movs	r3, #8
 80022fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	69fa      	ldr	r2, [r7, #28]
 8002304:	611a      	str	r2, [r3, #16]
          break;
 8002306:	e009      	b.n	800231c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002308:	2308      	movs	r3, #8
 800230a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	69fa      	ldr	r2, [r7, #28]
 8002310:	615a      	str	r2, [r3, #20]
          break;
 8002312:	e003      	b.n	800231c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002314:	2300      	movs	r3, #0
 8002316:	623b      	str	r3, [r7, #32]
          break;
 8002318:	e000      	b.n	800231c <HAL_GPIO_Init+0x130>
          break;
 800231a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800231c:	69bb      	ldr	r3, [r7, #24]
 800231e:	2bff      	cmp	r3, #255	@ 0xff
 8002320:	d801      	bhi.n	8002326 <HAL_GPIO_Init+0x13a>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	e001      	b.n	800232a <HAL_GPIO_Init+0x13e>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	3304      	adds	r3, #4
 800232a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	2bff      	cmp	r3, #255	@ 0xff
 8002330:	d802      	bhi.n	8002338 <HAL_GPIO_Init+0x14c>
 8002332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	e002      	b.n	800233e <HAL_GPIO_Init+0x152>
 8002338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800233a:	3b08      	subs	r3, #8
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	210f      	movs	r1, #15
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	fa01 f303 	lsl.w	r3, r1, r3
 800234c:	43db      	mvns	r3, r3
 800234e:	401a      	ands	r2, r3
 8002350:	6a39      	ldr	r1, [r7, #32]
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	fa01 f303 	lsl.w	r3, r1, r3
 8002358:	431a      	orrs	r2, r3
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002366:	2b00      	cmp	r3, #0
 8002368:	f000 80b1 	beq.w	80024ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800236c:	4b4d      	ldr	r3, [pc, #308]	@ (80024a4 <HAL_GPIO_Init+0x2b8>)
 800236e:	699b      	ldr	r3, [r3, #24]
 8002370:	4a4c      	ldr	r2, [pc, #304]	@ (80024a4 <HAL_GPIO_Init+0x2b8>)
 8002372:	f043 0301 	orr.w	r3, r3, #1
 8002376:	6193      	str	r3, [r2, #24]
 8002378:	4b4a      	ldr	r3, [pc, #296]	@ (80024a4 <HAL_GPIO_Init+0x2b8>)
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	f003 0301 	and.w	r3, r3, #1
 8002380:	60bb      	str	r3, [r7, #8]
 8002382:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002384:	4a48      	ldr	r2, [pc, #288]	@ (80024a8 <HAL_GPIO_Init+0x2bc>)
 8002386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002388:	089b      	lsrs	r3, r3, #2
 800238a:	3302      	adds	r3, #2
 800238c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002390:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002394:	f003 0303 	and.w	r3, r3, #3
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	220f      	movs	r2, #15
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	43db      	mvns	r3, r3
 80023a2:	68fa      	ldr	r2, [r7, #12]
 80023a4:	4013      	ands	r3, r2
 80023a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	4a40      	ldr	r2, [pc, #256]	@ (80024ac <HAL_GPIO_Init+0x2c0>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d013      	beq.n	80023d8 <HAL_GPIO_Init+0x1ec>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	4a3f      	ldr	r2, [pc, #252]	@ (80024b0 <HAL_GPIO_Init+0x2c4>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d00d      	beq.n	80023d4 <HAL_GPIO_Init+0x1e8>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	4a3e      	ldr	r2, [pc, #248]	@ (80024b4 <HAL_GPIO_Init+0x2c8>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d007      	beq.n	80023d0 <HAL_GPIO_Init+0x1e4>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4a3d      	ldr	r2, [pc, #244]	@ (80024b8 <HAL_GPIO_Init+0x2cc>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d101      	bne.n	80023cc <HAL_GPIO_Init+0x1e0>
 80023c8:	2303      	movs	r3, #3
 80023ca:	e006      	b.n	80023da <HAL_GPIO_Init+0x1ee>
 80023cc:	2304      	movs	r3, #4
 80023ce:	e004      	b.n	80023da <HAL_GPIO_Init+0x1ee>
 80023d0:	2302      	movs	r3, #2
 80023d2:	e002      	b.n	80023da <HAL_GPIO_Init+0x1ee>
 80023d4:	2301      	movs	r3, #1
 80023d6:	e000      	b.n	80023da <HAL_GPIO_Init+0x1ee>
 80023d8:	2300      	movs	r3, #0
 80023da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023dc:	f002 0203 	and.w	r2, r2, #3
 80023e0:	0092      	lsls	r2, r2, #2
 80023e2:	4093      	lsls	r3, r2
 80023e4:	68fa      	ldr	r2, [r7, #12]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80023ea:	492f      	ldr	r1, [pc, #188]	@ (80024a8 <HAL_GPIO_Init+0x2bc>)
 80023ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ee:	089b      	lsrs	r3, r3, #2
 80023f0:	3302      	adds	r3, #2
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d006      	beq.n	8002412 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002404:	4b2d      	ldr	r3, [pc, #180]	@ (80024bc <HAL_GPIO_Init+0x2d0>)
 8002406:	689a      	ldr	r2, [r3, #8]
 8002408:	492c      	ldr	r1, [pc, #176]	@ (80024bc <HAL_GPIO_Init+0x2d0>)
 800240a:	69bb      	ldr	r3, [r7, #24]
 800240c:	4313      	orrs	r3, r2
 800240e:	608b      	str	r3, [r1, #8]
 8002410:	e006      	b.n	8002420 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002412:	4b2a      	ldr	r3, [pc, #168]	@ (80024bc <HAL_GPIO_Init+0x2d0>)
 8002414:	689a      	ldr	r2, [r3, #8]
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	43db      	mvns	r3, r3
 800241a:	4928      	ldr	r1, [pc, #160]	@ (80024bc <HAL_GPIO_Init+0x2d0>)
 800241c:	4013      	ands	r3, r2
 800241e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d006      	beq.n	800243a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800242c:	4b23      	ldr	r3, [pc, #140]	@ (80024bc <HAL_GPIO_Init+0x2d0>)
 800242e:	68da      	ldr	r2, [r3, #12]
 8002430:	4922      	ldr	r1, [pc, #136]	@ (80024bc <HAL_GPIO_Init+0x2d0>)
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	4313      	orrs	r3, r2
 8002436:	60cb      	str	r3, [r1, #12]
 8002438:	e006      	b.n	8002448 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800243a:	4b20      	ldr	r3, [pc, #128]	@ (80024bc <HAL_GPIO_Init+0x2d0>)
 800243c:	68da      	ldr	r2, [r3, #12]
 800243e:	69bb      	ldr	r3, [r7, #24]
 8002440:	43db      	mvns	r3, r3
 8002442:	491e      	ldr	r1, [pc, #120]	@ (80024bc <HAL_GPIO_Init+0x2d0>)
 8002444:	4013      	ands	r3, r2
 8002446:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d006      	beq.n	8002462 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002454:	4b19      	ldr	r3, [pc, #100]	@ (80024bc <HAL_GPIO_Init+0x2d0>)
 8002456:	685a      	ldr	r2, [r3, #4]
 8002458:	4918      	ldr	r1, [pc, #96]	@ (80024bc <HAL_GPIO_Init+0x2d0>)
 800245a:	69bb      	ldr	r3, [r7, #24]
 800245c:	4313      	orrs	r3, r2
 800245e:	604b      	str	r3, [r1, #4]
 8002460:	e006      	b.n	8002470 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002462:	4b16      	ldr	r3, [pc, #88]	@ (80024bc <HAL_GPIO_Init+0x2d0>)
 8002464:	685a      	ldr	r2, [r3, #4]
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	43db      	mvns	r3, r3
 800246a:	4914      	ldr	r1, [pc, #80]	@ (80024bc <HAL_GPIO_Init+0x2d0>)
 800246c:	4013      	ands	r3, r2
 800246e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d021      	beq.n	80024c0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800247c:	4b0f      	ldr	r3, [pc, #60]	@ (80024bc <HAL_GPIO_Init+0x2d0>)
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	490e      	ldr	r1, [pc, #56]	@ (80024bc <HAL_GPIO_Init+0x2d0>)
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	4313      	orrs	r3, r2
 8002486:	600b      	str	r3, [r1, #0]
 8002488:	e021      	b.n	80024ce <HAL_GPIO_Init+0x2e2>
 800248a:	bf00      	nop
 800248c:	10320000 	.word	0x10320000
 8002490:	10310000 	.word	0x10310000
 8002494:	10220000 	.word	0x10220000
 8002498:	10210000 	.word	0x10210000
 800249c:	10120000 	.word	0x10120000
 80024a0:	10110000 	.word	0x10110000
 80024a4:	40021000 	.word	0x40021000
 80024a8:	40010000 	.word	0x40010000
 80024ac:	40010800 	.word	0x40010800
 80024b0:	40010c00 	.word	0x40010c00
 80024b4:	40011000 	.word	0x40011000
 80024b8:	40011400 	.word	0x40011400
 80024bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024c0:	4b0b      	ldr	r3, [pc, #44]	@ (80024f0 <HAL_GPIO_Init+0x304>)
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	43db      	mvns	r3, r3
 80024c8:	4909      	ldr	r1, [pc, #36]	@ (80024f0 <HAL_GPIO_Init+0x304>)
 80024ca:	4013      	ands	r3, r2
 80024cc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80024ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d0:	3301      	adds	r3, #1
 80024d2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024da:	fa22 f303 	lsr.w	r3, r2, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	f47f ae8e 	bne.w	8002200 <HAL_GPIO_Init+0x14>
  }
}
 80024e4:	bf00      	nop
 80024e6:	bf00      	nop
 80024e8:	372c      	adds	r7, #44	@ 0x2c
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bc80      	pop	{r7}
 80024ee:	4770      	bx	lr
 80024f0:	40010400 	.word	0x40010400

080024f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	460b      	mov	r3, r1
 80024fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	689a      	ldr	r2, [r3, #8]
 8002504:	887b      	ldrh	r3, [r7, #2]
 8002506:	4013      	ands	r3, r2
 8002508:	2b00      	cmp	r3, #0
 800250a:	d002      	beq.n	8002512 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800250c:	2301      	movs	r3, #1
 800250e:	73fb      	strb	r3, [r7, #15]
 8002510:	e001      	b.n	8002516 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002512:	2300      	movs	r3, #0
 8002514:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002516:	7bfb      	ldrb	r3, [r7, #15]
}
 8002518:	4618      	mov	r0, r3
 800251a:	3714      	adds	r7, #20
 800251c:	46bd      	mov	sp, r7
 800251e:	bc80      	pop	{r7}
 8002520:	4770      	bx	lr

08002522 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002522:	b480      	push	{r7}
 8002524:	b083      	sub	sp, #12
 8002526:	af00      	add	r7, sp, #0
 8002528:	6078      	str	r0, [r7, #4]
 800252a:	460b      	mov	r3, r1
 800252c:	807b      	strh	r3, [r7, #2]
 800252e:	4613      	mov	r3, r2
 8002530:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002532:	787b      	ldrb	r3, [r7, #1]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d003      	beq.n	8002540 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002538:	887a      	ldrh	r2, [r7, #2]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800253e:	e003      	b.n	8002548 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002540:	887b      	ldrh	r3, [r7, #2]
 8002542:	041a      	lsls	r2, r3, #16
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	611a      	str	r2, [r3, #16]
}
 8002548:	bf00      	nop
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	bc80      	pop	{r7}
 8002550:	4770      	bx	lr
	...

08002554 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d101      	bne.n	8002566 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e12b      	b.n	80027be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	d106      	bne.n	8002580 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f7ff f8b4 	bl	80016e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2224      	movs	r2, #36	@ 0x24
 8002584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f022 0201 	bic.w	r2, r2, #1
 8002596:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80025a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80025b8:	f002 fda2 	bl	8005100 <HAL_RCC_GetPCLK1Freq>
 80025bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	4a81      	ldr	r2, [pc, #516]	@ (80027c8 <HAL_I2C_Init+0x274>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d807      	bhi.n	80025d8 <HAL_I2C_Init+0x84>
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	4a80      	ldr	r2, [pc, #512]	@ (80027cc <HAL_I2C_Init+0x278>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	bf94      	ite	ls
 80025d0:	2301      	movls	r3, #1
 80025d2:	2300      	movhi	r3, #0
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	e006      	b.n	80025e6 <HAL_I2C_Init+0x92>
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	4a7d      	ldr	r2, [pc, #500]	@ (80027d0 <HAL_I2C_Init+0x27c>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	bf94      	ite	ls
 80025e0:	2301      	movls	r3, #1
 80025e2:	2300      	movhi	r3, #0
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e0e7      	b.n	80027be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	4a78      	ldr	r2, [pc, #480]	@ (80027d4 <HAL_I2C_Init+0x280>)
 80025f2:	fba2 2303 	umull	r2, r3, r2, r3
 80025f6:	0c9b      	lsrs	r3, r3, #18
 80025f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	68ba      	ldr	r2, [r7, #8]
 800260a:	430a      	orrs	r2, r1
 800260c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	6a1b      	ldr	r3, [r3, #32]
 8002614:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	4a6a      	ldr	r2, [pc, #424]	@ (80027c8 <HAL_I2C_Init+0x274>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d802      	bhi.n	8002628 <HAL_I2C_Init+0xd4>
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	3301      	adds	r3, #1
 8002626:	e009      	b.n	800263c <HAL_I2C_Init+0xe8>
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800262e:	fb02 f303 	mul.w	r3, r2, r3
 8002632:	4a69      	ldr	r2, [pc, #420]	@ (80027d8 <HAL_I2C_Init+0x284>)
 8002634:	fba2 2303 	umull	r2, r3, r2, r3
 8002638:	099b      	lsrs	r3, r3, #6
 800263a:	3301      	adds	r3, #1
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	6812      	ldr	r2, [r2, #0]
 8002640:	430b      	orrs	r3, r1
 8002642:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	69db      	ldr	r3, [r3, #28]
 800264a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800264e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	495c      	ldr	r1, [pc, #368]	@ (80027c8 <HAL_I2C_Init+0x274>)
 8002658:	428b      	cmp	r3, r1
 800265a:	d819      	bhi.n	8002690 <HAL_I2C_Init+0x13c>
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	1e59      	subs	r1, r3, #1
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	005b      	lsls	r3, r3, #1
 8002666:	fbb1 f3f3 	udiv	r3, r1, r3
 800266a:	1c59      	adds	r1, r3, #1
 800266c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002670:	400b      	ands	r3, r1
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00a      	beq.n	800268c <HAL_I2C_Init+0x138>
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	1e59      	subs	r1, r3, #1
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	fbb1 f3f3 	udiv	r3, r1, r3
 8002684:	3301      	adds	r3, #1
 8002686:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800268a:	e051      	b.n	8002730 <HAL_I2C_Init+0x1dc>
 800268c:	2304      	movs	r3, #4
 800268e:	e04f      	b.n	8002730 <HAL_I2C_Init+0x1dc>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d111      	bne.n	80026bc <HAL_I2C_Init+0x168>
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	1e58      	subs	r0, r3, #1
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6859      	ldr	r1, [r3, #4]
 80026a0:	460b      	mov	r3, r1
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	440b      	add	r3, r1
 80026a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80026aa:	3301      	adds	r3, #1
 80026ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	bf0c      	ite	eq
 80026b4:	2301      	moveq	r3, #1
 80026b6:	2300      	movne	r3, #0
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	e012      	b.n	80026e2 <HAL_I2C_Init+0x18e>
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	1e58      	subs	r0, r3, #1
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6859      	ldr	r1, [r3, #4]
 80026c4:	460b      	mov	r3, r1
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	440b      	add	r3, r1
 80026ca:	0099      	lsls	r1, r3, #2
 80026cc:	440b      	add	r3, r1
 80026ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80026d2:	3301      	adds	r3, #1
 80026d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026d8:	2b00      	cmp	r3, #0
 80026da:	bf0c      	ite	eq
 80026dc:	2301      	moveq	r3, #1
 80026de:	2300      	movne	r3, #0
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <HAL_I2C_Init+0x196>
 80026e6:	2301      	movs	r3, #1
 80026e8:	e022      	b.n	8002730 <HAL_I2C_Init+0x1dc>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d10e      	bne.n	8002710 <HAL_I2C_Init+0x1bc>
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	1e58      	subs	r0, r3, #1
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6859      	ldr	r1, [r3, #4]
 80026fa:	460b      	mov	r3, r1
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	440b      	add	r3, r1
 8002700:	fbb0 f3f3 	udiv	r3, r0, r3
 8002704:	3301      	adds	r3, #1
 8002706:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800270a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800270e:	e00f      	b.n	8002730 <HAL_I2C_Init+0x1dc>
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	1e58      	subs	r0, r3, #1
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6859      	ldr	r1, [r3, #4]
 8002718:	460b      	mov	r3, r1
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	440b      	add	r3, r1
 800271e:	0099      	lsls	r1, r3, #2
 8002720:	440b      	add	r3, r1
 8002722:	fbb0 f3f3 	udiv	r3, r0, r3
 8002726:	3301      	adds	r3, #1
 8002728:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800272c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002730:	6879      	ldr	r1, [r7, #4]
 8002732:	6809      	ldr	r1, [r1, #0]
 8002734:	4313      	orrs	r3, r2
 8002736:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	69da      	ldr	r2, [r3, #28]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a1b      	ldr	r3, [r3, #32]
 800274a:	431a      	orrs	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	430a      	orrs	r2, r1
 8002752:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800275e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	6911      	ldr	r1, [r2, #16]
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	68d2      	ldr	r2, [r2, #12]
 800276a:	4311      	orrs	r1, r2
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	6812      	ldr	r2, [r2, #0]
 8002770:	430b      	orrs	r3, r1
 8002772:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	695a      	ldr	r2, [r3, #20]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	699b      	ldr	r3, [r3, #24]
 8002786:	431a      	orrs	r2, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	430a      	orrs	r2, r1
 800278e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f042 0201 	orr.w	r2, r2, #1
 800279e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2220      	movs	r2, #32
 80027aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2200      	movs	r2, #0
 80027b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80027bc:	2300      	movs	r3, #0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3710      	adds	r7, #16
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	000186a0 	.word	0x000186a0
 80027cc:	001e847f 	.word	0x001e847f
 80027d0:	003d08ff 	.word	0x003d08ff
 80027d4:	431bde83 	.word	0x431bde83
 80027d8:	10624dd3 	.word	0x10624dd3

080027dc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b088      	sub	sp, #32
 80027e0:	af02      	add	r7, sp, #8
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	4608      	mov	r0, r1
 80027e6:	4611      	mov	r1, r2
 80027e8:	461a      	mov	r2, r3
 80027ea:	4603      	mov	r3, r0
 80027ec:	817b      	strh	r3, [r7, #10]
 80027ee:	460b      	mov	r3, r1
 80027f0:	813b      	strh	r3, [r7, #8]
 80027f2:	4613      	mov	r3, r2
 80027f4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027f6:	f7ff fbbd 	bl	8001f74 <HAL_GetTick>
 80027fa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002802:	b2db      	uxtb	r3, r3
 8002804:	2b20      	cmp	r3, #32
 8002806:	f040 80d9 	bne.w	80029bc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	9300      	str	r3, [sp, #0]
 800280e:	2319      	movs	r3, #25
 8002810:	2201      	movs	r2, #1
 8002812:	496d      	ldr	r1, [pc, #436]	@ (80029c8 <HAL_I2C_Mem_Write+0x1ec>)
 8002814:	68f8      	ldr	r0, [r7, #12]
 8002816:	f000 f971 	bl	8002afc <I2C_WaitOnFlagUntilTimeout>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002820:	2302      	movs	r3, #2
 8002822:	e0cc      	b.n	80029be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800282a:	2b01      	cmp	r3, #1
 800282c:	d101      	bne.n	8002832 <HAL_I2C_Mem_Write+0x56>
 800282e:	2302      	movs	r3, #2
 8002830:	e0c5      	b.n	80029be <HAL_I2C_Mem_Write+0x1e2>
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2201      	movs	r2, #1
 8002836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	2b01      	cmp	r3, #1
 8002846:	d007      	beq.n	8002858 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f042 0201 	orr.w	r2, r2, #1
 8002856:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002866:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2221      	movs	r2, #33	@ 0x21
 800286c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2240      	movs	r2, #64	@ 0x40
 8002874:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2200      	movs	r2, #0
 800287c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6a3a      	ldr	r2, [r7, #32]
 8002882:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002888:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800288e:	b29a      	uxth	r2, r3
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	4a4d      	ldr	r2, [pc, #308]	@ (80029cc <HAL_I2C_Mem_Write+0x1f0>)
 8002898:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800289a:	88f8      	ldrh	r0, [r7, #6]
 800289c:	893a      	ldrh	r2, [r7, #8]
 800289e:	8979      	ldrh	r1, [r7, #10]
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	9301      	str	r3, [sp, #4]
 80028a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028a6:	9300      	str	r3, [sp, #0]
 80028a8:	4603      	mov	r3, r0
 80028aa:	68f8      	ldr	r0, [r7, #12]
 80028ac:	f000 f890 	bl	80029d0 <I2C_RequestMemoryWrite>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d052      	beq.n	800295c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e081      	b.n	80029be <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028ba:	697a      	ldr	r2, [r7, #20]
 80028bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028be:	68f8      	ldr	r0, [r7, #12]
 80028c0:	f000 fa36 	bl	8002d30 <I2C_WaitOnTXEFlagUntilTimeout>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d00d      	beq.n	80028e6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ce:	2b04      	cmp	r3, #4
 80028d0:	d107      	bne.n	80028e2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028e0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e06b      	b.n	80029be <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ea:	781a      	ldrb	r2, [r3, #0]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f6:	1c5a      	adds	r2, r3, #1
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002900:	3b01      	subs	r3, #1
 8002902:	b29a      	uxth	r2, r3
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800290c:	b29b      	uxth	r3, r3
 800290e:	3b01      	subs	r3, #1
 8002910:	b29a      	uxth	r2, r3
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	695b      	ldr	r3, [r3, #20]
 800291c:	f003 0304 	and.w	r3, r3, #4
 8002920:	2b04      	cmp	r3, #4
 8002922:	d11b      	bne.n	800295c <HAL_I2C_Mem_Write+0x180>
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002928:	2b00      	cmp	r3, #0
 800292a:	d017      	beq.n	800295c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002930:	781a      	ldrb	r2, [r3, #0]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800293c:	1c5a      	adds	r2, r3, #1
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002946:	3b01      	subs	r3, #1
 8002948:	b29a      	uxth	r2, r3
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002952:	b29b      	uxth	r3, r3
 8002954:	3b01      	subs	r3, #1
 8002956:	b29a      	uxth	r2, r3
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002960:	2b00      	cmp	r3, #0
 8002962:	d1aa      	bne.n	80028ba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002964:	697a      	ldr	r2, [r7, #20]
 8002966:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f000 fa29 	bl	8002dc0 <I2C_WaitOnBTFFlagUntilTimeout>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d00d      	beq.n	8002990 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002978:	2b04      	cmp	r3, #4
 800297a:	d107      	bne.n	800298c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800298a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e016      	b.n	80029be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800299e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2220      	movs	r2, #32
 80029a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80029b8:	2300      	movs	r3, #0
 80029ba:	e000      	b.n	80029be <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80029bc:	2302      	movs	r3, #2
  }
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3718      	adds	r7, #24
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	00100002 	.word	0x00100002
 80029cc:	ffff0000 	.word	0xffff0000

080029d0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b088      	sub	sp, #32
 80029d4:	af02      	add	r7, sp, #8
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	4608      	mov	r0, r1
 80029da:	4611      	mov	r1, r2
 80029dc:	461a      	mov	r2, r3
 80029de:	4603      	mov	r3, r0
 80029e0:	817b      	strh	r3, [r7, #10]
 80029e2:	460b      	mov	r3, r1
 80029e4:	813b      	strh	r3, [r7, #8]
 80029e6:	4613      	mov	r3, r2
 80029e8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80029f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80029fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029fc:	9300      	str	r3, [sp, #0]
 80029fe:	6a3b      	ldr	r3, [r7, #32]
 8002a00:	2200      	movs	r2, #0
 8002a02:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002a06:	68f8      	ldr	r0, [r7, #12]
 8002a08:	f000 f878 	bl	8002afc <I2C_WaitOnFlagUntilTimeout>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d00d      	beq.n	8002a2e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a20:	d103      	bne.n	8002a2a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a28:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e05f      	b.n	8002aee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002a2e:	897b      	ldrh	r3, [r7, #10]
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	461a      	mov	r2, r3
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002a3c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a40:	6a3a      	ldr	r2, [r7, #32]
 8002a42:	492d      	ldr	r1, [pc, #180]	@ (8002af8 <I2C_RequestMemoryWrite+0x128>)
 8002a44:	68f8      	ldr	r0, [r7, #12]
 8002a46:	f000 f8d3 	bl	8002bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d001      	beq.n	8002a54 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e04c      	b.n	8002aee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a54:	2300      	movs	r3, #0
 8002a56:	617b      	str	r3, [r7, #20]
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	695b      	ldr	r3, [r3, #20]
 8002a5e:	617b      	str	r3, [r7, #20]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	699b      	ldr	r3, [r3, #24]
 8002a66:	617b      	str	r3, [r7, #20]
 8002a68:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a6c:	6a39      	ldr	r1, [r7, #32]
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f000 f95e 	bl	8002d30 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d00d      	beq.n	8002a96 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7e:	2b04      	cmp	r3, #4
 8002a80:	d107      	bne.n	8002a92 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a90:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e02b      	b.n	8002aee <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a96:	88fb      	ldrh	r3, [r7, #6]
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d105      	bne.n	8002aa8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002a9c:	893b      	ldrh	r3, [r7, #8]
 8002a9e:	b2da      	uxtb	r2, r3
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	611a      	str	r2, [r3, #16]
 8002aa6:	e021      	b.n	8002aec <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002aa8:	893b      	ldrh	r3, [r7, #8]
 8002aaa:	0a1b      	lsrs	r3, r3, #8
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	b2da      	uxtb	r2, r3
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ab6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ab8:	6a39      	ldr	r1, [r7, #32]
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	f000 f938 	bl	8002d30 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d00d      	beq.n	8002ae2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aca:	2b04      	cmp	r3, #4
 8002acc:	d107      	bne.n	8002ade <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002adc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e005      	b.n	8002aee <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002ae2:	893b      	ldrh	r3, [r7, #8]
 8002ae4:	b2da      	uxtb	r2, r3
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3718      	adds	r7, #24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	00010002 	.word	0x00010002

08002afc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	603b      	str	r3, [r7, #0]
 8002b08:	4613      	mov	r3, r2
 8002b0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b0c:	e048      	b.n	8002ba0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b14:	d044      	beq.n	8002ba0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b16:	f7ff fa2d 	bl	8001f74 <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	683a      	ldr	r2, [r7, #0]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d302      	bcc.n	8002b2c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d139      	bne.n	8002ba0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	0c1b      	lsrs	r3, r3, #16
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d10d      	bne.n	8002b52 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	695b      	ldr	r3, [r3, #20]
 8002b3c:	43da      	mvns	r2, r3
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	4013      	ands	r3, r2
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	bf0c      	ite	eq
 8002b48:	2301      	moveq	r3, #1
 8002b4a:	2300      	movne	r3, #0
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	461a      	mov	r2, r3
 8002b50:	e00c      	b.n	8002b6c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	43da      	mvns	r2, r3
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	bf0c      	ite	eq
 8002b64:	2301      	moveq	r3, #1
 8002b66:	2300      	movne	r3, #0
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	79fb      	ldrb	r3, [r7, #7]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d116      	bne.n	8002ba0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2200      	movs	r2, #0
 8002b76:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2220      	movs	r2, #32
 8002b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8c:	f043 0220 	orr.w	r2, r3, #32
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e023      	b.n	8002be8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	0c1b      	lsrs	r3, r3, #16
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d10d      	bne.n	8002bc6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	695b      	ldr	r3, [r3, #20]
 8002bb0:	43da      	mvns	r2, r3
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	bf0c      	ite	eq
 8002bbc:	2301      	moveq	r3, #1
 8002bbe:	2300      	movne	r3, #0
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	e00c      	b.n	8002be0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	43da      	mvns	r2, r3
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	bf0c      	ite	eq
 8002bd8:	2301      	moveq	r3, #1
 8002bda:	2300      	movne	r3, #0
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	461a      	mov	r2, r3
 8002be0:	79fb      	ldrb	r3, [r7, #7]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d093      	beq.n	8002b0e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3710      	adds	r7, #16
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
 8002bfc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002bfe:	e071      	b.n	8002ce4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	695b      	ldr	r3, [r3, #20]
 8002c06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c0e:	d123      	bne.n	8002c58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c1e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002c28:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2220      	movs	r2, #32
 8002c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c44:	f043 0204 	orr.w	r2, r3, #4
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e067      	b.n	8002d28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c5e:	d041      	beq.n	8002ce4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c60:	f7ff f988 	bl	8001f74 <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d302      	bcc.n	8002c76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d136      	bne.n	8002ce4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	0c1b      	lsrs	r3, r3, #16
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d10c      	bne.n	8002c9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	43da      	mvns	r2, r3
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	bf14      	ite	ne
 8002c92:	2301      	movne	r3, #1
 8002c94:	2300      	moveq	r3, #0
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	e00b      	b.n	8002cb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	43da      	mvns	r2, r3
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	bf14      	ite	ne
 8002cac:	2301      	movne	r3, #1
 8002cae:	2300      	moveq	r3, #0
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d016      	beq.n	8002ce4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2220      	movs	r2, #32
 8002cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd0:	f043 0220 	orr.w	r2, r3, #32
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e021      	b.n	8002d28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	0c1b      	lsrs	r3, r3, #16
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d10c      	bne.n	8002d08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	695b      	ldr	r3, [r3, #20]
 8002cf4:	43da      	mvns	r2, r3
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	bf14      	ite	ne
 8002d00:	2301      	movne	r3, #1
 8002d02:	2300      	moveq	r3, #0
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	e00b      	b.n	8002d20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	43da      	mvns	r2, r3
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	4013      	ands	r3, r2
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	bf14      	ite	ne
 8002d1a:	2301      	movne	r3, #1
 8002d1c:	2300      	moveq	r3, #0
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	f47f af6d 	bne.w	8002c00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002d26:	2300      	movs	r3, #0
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3710      	adds	r7, #16
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}

08002d30 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d3c:	e034      	b.n	8002da8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d3e:	68f8      	ldr	r0, [r7, #12]
 8002d40:	f000 f886 	bl	8002e50 <I2C_IsAcknowledgeFailed>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e034      	b.n	8002db8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d54:	d028      	beq.n	8002da8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d56:	f7ff f90d 	bl	8001f74 <HAL_GetTick>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	68ba      	ldr	r2, [r7, #8]
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d302      	bcc.n	8002d6c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d11d      	bne.n	8002da8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d76:	2b80      	cmp	r3, #128	@ 0x80
 8002d78:	d016      	beq.n	8002da8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2220      	movs	r2, #32
 8002d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d94:	f043 0220 	orr.w	r2, r3, #32
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e007      	b.n	8002db8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	695b      	ldr	r3, [r3, #20]
 8002dae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002db2:	2b80      	cmp	r3, #128	@ 0x80
 8002db4:	d1c3      	bne.n	8002d3e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002db6:	2300      	movs	r3, #0
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3710      	adds	r7, #16
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	60b9      	str	r1, [r7, #8]
 8002dca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002dcc:	e034      	b.n	8002e38 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002dce:	68f8      	ldr	r0, [r7, #12]
 8002dd0:	f000 f83e 	bl	8002e50 <I2C_IsAcknowledgeFailed>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e034      	b.n	8002e48 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de4:	d028      	beq.n	8002e38 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002de6:	f7ff f8c5 	bl	8001f74 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	68ba      	ldr	r2, [r7, #8]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d302      	bcc.n	8002dfc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d11d      	bne.n	8002e38 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	f003 0304 	and.w	r3, r3, #4
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	d016      	beq.n	8002e38 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2220      	movs	r2, #32
 8002e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e24:	f043 0220 	orr.w	r2, r3, #32
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e007      	b.n	8002e48 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	f003 0304 	and.w	r3, r3, #4
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	d1c3      	bne.n	8002dce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e46:	2300      	movs	r3, #0
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3710      	adds	r7, #16
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	695b      	ldr	r3, [r3, #20]
 8002e5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e66:	d11b      	bne.n	8002ea0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002e70:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8c:	f043 0204 	orr.w	r2, r3, #4
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e000      	b.n	8002ea2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bc80      	pop	{r7}
 8002eaa:	4770      	bx	lr

08002eac <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e0e8      	b.n	8003090 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d106      	bne.n	8002ed8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f007 fa54 	bl	800a380 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2203      	movs	r2, #3
 8002edc:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f003 f845 	bl	8005f7a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6818      	ldr	r0, [r3, #0]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	3304      	adds	r3, #4
 8002ef8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002efa:	f003 f81b 	bl	8005f34 <USB_CoreInit>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d005      	beq.n	8002f10 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2202      	movs	r2, #2
 8002f08:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e0bf      	b.n	8003090 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2100      	movs	r1, #0
 8002f16:	4618      	mov	r0, r3
 8002f18:	f003 f849 	bl	8005fae <USB_SetCurrentMode>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d005      	beq.n	8002f2e <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2202      	movs	r2, #2
 8002f26:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e0b0      	b.n	8003090 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f2e:	2300      	movs	r3, #0
 8002f30:	73fb      	strb	r3, [r7, #15]
 8002f32:	e03e      	b.n	8002fb2 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002f34:	7bfa      	ldrb	r2, [r7, #15]
 8002f36:	6879      	ldr	r1, [r7, #4]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	4413      	add	r3, r2
 8002f3e:	00db      	lsls	r3, r3, #3
 8002f40:	440b      	add	r3, r1
 8002f42:	3311      	adds	r3, #17
 8002f44:	2201      	movs	r2, #1
 8002f46:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002f48:	7bfa      	ldrb	r2, [r7, #15]
 8002f4a:	6879      	ldr	r1, [r7, #4]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	4413      	add	r3, r2
 8002f52:	00db      	lsls	r3, r3, #3
 8002f54:	440b      	add	r3, r1
 8002f56:	3310      	adds	r3, #16
 8002f58:	7bfa      	ldrb	r2, [r7, #15]
 8002f5a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002f5c:	7bfa      	ldrb	r2, [r7, #15]
 8002f5e:	6879      	ldr	r1, [r7, #4]
 8002f60:	4613      	mov	r3, r2
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	4413      	add	r3, r2
 8002f66:	00db      	lsls	r3, r3, #3
 8002f68:	440b      	add	r3, r1
 8002f6a:	3313      	adds	r3, #19
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002f70:	7bfa      	ldrb	r2, [r7, #15]
 8002f72:	6879      	ldr	r1, [r7, #4]
 8002f74:	4613      	mov	r3, r2
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	4413      	add	r3, r2
 8002f7a:	00db      	lsls	r3, r3, #3
 8002f7c:	440b      	add	r3, r1
 8002f7e:	3320      	adds	r3, #32
 8002f80:	2200      	movs	r2, #0
 8002f82:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002f84:	7bfa      	ldrb	r2, [r7, #15]
 8002f86:	6879      	ldr	r1, [r7, #4]
 8002f88:	4613      	mov	r3, r2
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	4413      	add	r3, r2
 8002f8e:	00db      	lsls	r3, r3, #3
 8002f90:	440b      	add	r3, r1
 8002f92:	3324      	adds	r3, #36	@ 0x24
 8002f94:	2200      	movs	r2, #0
 8002f96:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002f98:	7bfb      	ldrb	r3, [r7, #15]
 8002f9a:	6879      	ldr	r1, [r7, #4]
 8002f9c:	1c5a      	adds	r2, r3, #1
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	4413      	add	r3, r2
 8002fa4:	00db      	lsls	r3, r3, #3
 8002fa6:	440b      	add	r3, r1
 8002fa8:	2200      	movs	r2, #0
 8002faa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fac:	7bfb      	ldrb	r3, [r7, #15]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	73fb      	strb	r3, [r7, #15]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	791b      	ldrb	r3, [r3, #4]
 8002fb6:	7bfa      	ldrb	r2, [r7, #15]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d3bb      	bcc.n	8002f34 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	73fb      	strb	r3, [r7, #15]
 8002fc0:	e044      	b.n	800304c <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002fc2:	7bfa      	ldrb	r2, [r7, #15]
 8002fc4:	6879      	ldr	r1, [r7, #4]
 8002fc6:	4613      	mov	r3, r2
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	4413      	add	r3, r2
 8002fcc:	00db      	lsls	r3, r3, #3
 8002fce:	440b      	add	r3, r1
 8002fd0:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002fd8:	7bfa      	ldrb	r2, [r7, #15]
 8002fda:	6879      	ldr	r1, [r7, #4]
 8002fdc:	4613      	mov	r3, r2
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	4413      	add	r3, r2
 8002fe2:	00db      	lsls	r3, r3, #3
 8002fe4:	440b      	add	r3, r1
 8002fe6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002fea:	7bfa      	ldrb	r2, [r7, #15]
 8002fec:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002fee:	7bfa      	ldrb	r2, [r7, #15]
 8002ff0:	6879      	ldr	r1, [r7, #4]
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	4413      	add	r3, r2
 8002ff8:	00db      	lsls	r3, r3, #3
 8002ffa:	440b      	add	r3, r1
 8002ffc:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8003000:	2200      	movs	r2, #0
 8003002:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003004:	7bfa      	ldrb	r2, [r7, #15]
 8003006:	6879      	ldr	r1, [r7, #4]
 8003008:	4613      	mov	r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	4413      	add	r3, r2
 800300e:	00db      	lsls	r3, r3, #3
 8003010:	440b      	add	r3, r1
 8003012:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8003016:	2200      	movs	r2, #0
 8003018:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800301a:	7bfa      	ldrb	r2, [r7, #15]
 800301c:	6879      	ldr	r1, [r7, #4]
 800301e:	4613      	mov	r3, r2
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	4413      	add	r3, r2
 8003024:	00db      	lsls	r3, r3, #3
 8003026:	440b      	add	r3, r1
 8003028:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800302c:	2200      	movs	r2, #0
 800302e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003030:	7bfa      	ldrb	r2, [r7, #15]
 8003032:	6879      	ldr	r1, [r7, #4]
 8003034:	4613      	mov	r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	4413      	add	r3, r2
 800303a:	00db      	lsls	r3, r3, #3
 800303c:	440b      	add	r3, r1
 800303e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8003042:	2200      	movs	r2, #0
 8003044:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003046:	7bfb      	ldrb	r3, [r7, #15]
 8003048:	3301      	adds	r3, #1
 800304a:	73fb      	strb	r3, [r7, #15]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	791b      	ldrb	r3, [r3, #4]
 8003050:	7bfa      	ldrb	r2, [r7, #15]
 8003052:	429a      	cmp	r2, r3
 8003054:	d3b5      	bcc.n	8002fc2 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6818      	ldr	r0, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	3304      	adds	r3, #4
 800305e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003060:	f002 ffb1 	bl	8005fc6 <USB_DevInit>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d005      	beq.n	8003076 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2202      	movs	r2, #2
 800306e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e00c      	b.n	8003090 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4618      	mov	r0, r3
 800308a:	f005 fa30 	bl	80084ee <USB_DevDisconnect>

  return HAL_OK;
 800308e:	2300      	movs	r3, #0
}
 8003090:	4618      	mov	r0, r3
 8003092:	3710      	adds	r7, #16
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}

08003098 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d101      	bne.n	80030ae <HAL_PCD_Start+0x16>
 80030aa:	2302      	movs	r3, #2
 80030ac:	e016      	b.n	80030dc <HAL_PCD_Start+0x44>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2201      	movs	r2, #1
 80030b2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4618      	mov	r0, r3
 80030bc:	f002 ff47 	bl	8005f4e <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80030c0:	2101      	movs	r1, #1
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f007 fbcf 	bl	800a866 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f005 fa04 	bl	80084da <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3708      	adds	r7, #8
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b088      	sub	sp, #32
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4618      	mov	r0, r3
 80030f2:	f005 fa06 	bl	8008502 <USB_ReadInterrupts>
 80030f6:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d003      	beq.n	800310a <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 fb1a 	bl	800373c <PCD_EP_ISR_Handler>

    return;
 8003108:	e119      	b.n	800333e <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003110:	2b00      	cmp	r3, #0
 8003112:	d013      	beq.n	800313c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800311c:	b29a      	uxth	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003126:	b292      	uxth	r2, r2
 8003128:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f007 f9a2 	bl	800a476 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003132:	2100      	movs	r1, #0
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f000 f905 	bl	8003344 <HAL_PCD_SetAddress>

    return;
 800313a:	e100      	b.n	800333e <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00c      	beq.n	8003160 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800314e:	b29a      	uxth	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003158:	b292      	uxth	r2, r2
 800315a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800315e:	e0ee      	b.n	800333e <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d00c      	beq.n	8003184 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003172:	b29a      	uxth	r2, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800317c:	b292      	uxth	r2, r2
 800317e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003182:	e0dc      	b.n	800333e <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d027      	beq.n	80031de <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003196:	b29a      	uxth	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f022 0204 	bic.w	r2, r2, #4
 80031a0:	b292      	uxth	r2, r2
 80031a2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f022 0208 	bic.w	r2, r2, #8
 80031b8:	b292      	uxth	r2, r2
 80031ba:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f007 f992 	bl	800a4e8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80031cc:	b29a      	uxth	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80031d6:	b292      	uxth	r2, r2
 80031d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80031dc:	e0af      	b.n	800333e <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	f000 8083 	beq.w	80032f0 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 80031ea:	2300      	movs	r3, #0
 80031ec:	77fb      	strb	r3, [r7, #31]
 80031ee:	e010      	b.n	8003212 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	461a      	mov	r2, r3
 80031f6:	7ffb      	ldrb	r3, [r7, #31]
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	441a      	add	r2, r3
 80031fc:	7ffb      	ldrb	r3, [r7, #31]
 80031fe:	8812      	ldrh	r2, [r2, #0]
 8003200:	b292      	uxth	r2, r2
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	3320      	adds	r3, #32
 8003206:	443b      	add	r3, r7
 8003208:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 800320c:	7ffb      	ldrb	r3, [r7, #31]
 800320e:	3301      	adds	r3, #1
 8003210:	77fb      	strb	r3, [r7, #31]
 8003212:	7ffb      	ldrb	r3, [r7, #31]
 8003214:	2b07      	cmp	r3, #7
 8003216:	d9eb      	bls.n	80031f0 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003220:	b29a      	uxth	r2, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f042 0201 	orr.w	r2, r2, #1
 800322a:	b292      	uxth	r2, r2
 800322c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003238:	b29a      	uxth	r2, r3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f022 0201 	bic.w	r2, r2, #1
 8003242:	b292      	uxth	r2, r2
 8003244:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8003248:	bf00      	nop
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003252:	b29b      	uxth	r3, r3
 8003254:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003258:	2b00      	cmp	r3, #0
 800325a:	d0f6      	beq.n	800324a <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003264:	b29a      	uxth	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800326e:	b292      	uxth	r2, r2
 8003270:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8003274:	2300      	movs	r3, #0
 8003276:	77fb      	strb	r3, [r7, #31]
 8003278:	e00f      	b.n	800329a <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 800327a:	7ffb      	ldrb	r3, [r7, #31]
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	6812      	ldr	r2, [r2, #0]
 8003280:	4611      	mov	r1, r2
 8003282:	7ffa      	ldrb	r2, [r7, #31]
 8003284:	0092      	lsls	r2, r2, #2
 8003286:	440a      	add	r2, r1
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	3320      	adds	r3, #32
 800328c:	443b      	add	r3, r7
 800328e:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003292:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8003294:	7ffb      	ldrb	r3, [r7, #31]
 8003296:	3301      	adds	r3, #1
 8003298:	77fb      	strb	r3, [r7, #31]
 800329a:	7ffb      	ldrb	r3, [r7, #31]
 800329c:	2b07      	cmp	r3, #7
 800329e:	d9ec      	bls.n	800327a <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f042 0208 	orr.w	r2, r2, #8
 80032b2:	b292      	uxth	r2, r2
 80032b4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80032c0:	b29a      	uxth	r2, r3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032ca:	b292      	uxth	r2, r2
 80032cc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80032d8:	b29a      	uxth	r2, r3
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f042 0204 	orr.w	r2, r2, #4
 80032e2:	b292      	uxth	r2, r2
 80032e4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	f007 f8e3 	bl	800a4b4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80032ee:	e026      	b.n	800333e <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d00f      	beq.n	800331a <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003302:	b29a      	uxth	r2, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800330c:	b292      	uxth	r2, r2
 800330e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f007 f8a1 	bl	800a45a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003318:	e011      	b.n	800333e <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003320:	2b00      	cmp	r3, #0
 8003322:	d00c      	beq.n	800333e <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800332c:	b29a      	uxth	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003336:	b292      	uxth	r2, r2
 8003338:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800333c:	bf00      	nop
  }
}
 800333e:	3720      	adds	r7, #32
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	460b      	mov	r3, r1
 800334e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003356:	2b01      	cmp	r3, #1
 8003358:	d101      	bne.n	800335e <HAL_PCD_SetAddress+0x1a>
 800335a:	2302      	movs	r3, #2
 800335c:	e012      	b.n	8003384 <HAL_PCD_SetAddress+0x40>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2201      	movs	r2, #1
 8003362:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	78fa      	ldrb	r2, [r7, #3]
 800336a:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	78fa      	ldrb	r2, [r7, #3]
 8003372:	4611      	mov	r1, r2
 8003374:	4618      	mov	r0, r3
 8003376:	f005 f89d 	bl	80084b4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	3708      	adds	r7, #8
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
 8003394:	4608      	mov	r0, r1
 8003396:	4611      	mov	r1, r2
 8003398:	461a      	mov	r2, r3
 800339a:	4603      	mov	r3, r0
 800339c:	70fb      	strb	r3, [r7, #3]
 800339e:	460b      	mov	r3, r1
 80033a0:	803b      	strh	r3, [r7, #0]
 80033a2:	4613      	mov	r3, r2
 80033a4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80033a6:	2300      	movs	r3, #0
 80033a8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80033aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	da0e      	bge.n	80033d0 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033b2:	78fb      	ldrb	r3, [r7, #3]
 80033b4:	f003 0207 	and.w	r2, r3, #7
 80033b8:	4613      	mov	r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	4413      	add	r3, r2
 80033be:	00db      	lsls	r3, r3, #3
 80033c0:	3310      	adds	r3, #16
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	4413      	add	r3, r2
 80033c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2201      	movs	r2, #1
 80033cc:	705a      	strb	r2, [r3, #1]
 80033ce:	e00e      	b.n	80033ee <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033d0:	78fb      	ldrb	r3, [r7, #3]
 80033d2:	f003 0207 	and.w	r2, r3, #7
 80033d6:	4613      	mov	r3, r2
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	4413      	add	r3, r2
 80033dc:	00db      	lsls	r3, r3, #3
 80033de:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	4413      	add	r3, r2
 80033e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80033ee:	78fb      	ldrb	r3, [r7, #3]
 80033f0:	f003 0307 	and.w	r3, r3, #7
 80033f4:	b2da      	uxtb	r2, r3
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80033fa:	883a      	ldrh	r2, [r7, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	78ba      	ldrb	r2, [r7, #2]
 8003404:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003406:	78bb      	ldrb	r3, [r7, #2]
 8003408:	2b02      	cmp	r3, #2
 800340a:	d102      	bne.n	8003412 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2200      	movs	r2, #0
 8003410:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003418:	2b01      	cmp	r3, #1
 800341a:	d101      	bne.n	8003420 <HAL_PCD_EP_Open+0x94>
 800341c:	2302      	movs	r3, #2
 800341e:	e00e      	b.n	800343e <HAL_PCD_EP_Open+0xb2>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	68f9      	ldr	r1, [r7, #12]
 800342e:	4618      	mov	r0, r3
 8003430:	f002 fde6 	bl	8006000 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800343c:	7afb      	ldrb	r3, [r7, #11]
}
 800343e:	4618      	mov	r0, r3
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}

08003446 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003446:	b580      	push	{r7, lr}
 8003448:	b084      	sub	sp, #16
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
 800344e:	460b      	mov	r3, r1
 8003450:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003452:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003456:	2b00      	cmp	r3, #0
 8003458:	da0e      	bge.n	8003478 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800345a:	78fb      	ldrb	r3, [r7, #3]
 800345c:	f003 0207 	and.w	r2, r3, #7
 8003460:	4613      	mov	r3, r2
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	4413      	add	r3, r2
 8003466:	00db      	lsls	r3, r3, #3
 8003468:	3310      	adds	r3, #16
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	4413      	add	r3, r2
 800346e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2201      	movs	r2, #1
 8003474:	705a      	strb	r2, [r3, #1]
 8003476:	e00e      	b.n	8003496 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003478:	78fb      	ldrb	r3, [r7, #3]
 800347a:	f003 0207 	and.w	r2, r3, #7
 800347e:	4613      	mov	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	4413      	add	r3, r2
 8003484:	00db      	lsls	r3, r3, #3
 8003486:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	4413      	add	r3, r2
 800348e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003496:	78fb      	ldrb	r3, [r7, #3]
 8003498:	f003 0307 	and.w	r3, r3, #7
 800349c:	b2da      	uxtb	r2, r3
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d101      	bne.n	80034b0 <HAL_PCD_EP_Close+0x6a>
 80034ac:	2302      	movs	r3, #2
 80034ae:	e00e      	b.n	80034ce <HAL_PCD_EP_Close+0x88>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68f9      	ldr	r1, [r7, #12]
 80034be:	4618      	mov	r0, r3
 80034c0:	f003 f95e 	bl	8006780 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2200      	movs	r2, #0
 80034c8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80034d6:	b580      	push	{r7, lr}
 80034d8:	b086      	sub	sp, #24
 80034da:	af00      	add	r7, sp, #0
 80034dc:	60f8      	str	r0, [r7, #12]
 80034de:	607a      	str	r2, [r7, #4]
 80034e0:	603b      	str	r3, [r7, #0]
 80034e2:	460b      	mov	r3, r1
 80034e4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80034e6:	7afb      	ldrb	r3, [r7, #11]
 80034e8:	f003 0207 	and.w	r2, r3, #7
 80034ec:	4613      	mov	r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	4413      	add	r3, r2
 80034f2:	00db      	lsls	r3, r3, #3
 80034f4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80034f8:	68fa      	ldr	r2, [r7, #12]
 80034fa:	4413      	add	r3, r2
 80034fc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	683a      	ldr	r2, [r7, #0]
 8003508:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	2200      	movs	r2, #0
 800350e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	2200      	movs	r2, #0
 8003514:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003516:	7afb      	ldrb	r3, [r7, #11]
 8003518:	f003 0307 	and.w	r3, r3, #7
 800351c:	b2da      	uxtb	r2, r3
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	6979      	ldr	r1, [r7, #20]
 8003528:	4618      	mov	r0, r3
 800352a:	f003 fb15 	bl	8006b58 <USB_EPStartXfer>

  return HAL_OK;
 800352e:	2300      	movs	r3, #0
}
 8003530:	4618      	mov	r0, r3
 8003532:	3718      	adds	r7, #24
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	460b      	mov	r3, r1
 8003542:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003544:	78fb      	ldrb	r3, [r7, #3]
 8003546:	f003 0207 	and.w	r2, r3, #7
 800354a:	6879      	ldr	r1, [r7, #4]
 800354c:	4613      	mov	r3, r2
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	4413      	add	r3, r2
 8003552:	00db      	lsls	r3, r3, #3
 8003554:	440b      	add	r3, r1
 8003556:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800355a:	681b      	ldr	r3, [r3, #0]
}
 800355c:	4618      	mov	r0, r3
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	bc80      	pop	{r7}
 8003564:	4770      	bx	lr

08003566 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003566:	b580      	push	{r7, lr}
 8003568:	b086      	sub	sp, #24
 800356a:	af00      	add	r7, sp, #0
 800356c:	60f8      	str	r0, [r7, #12]
 800356e:	607a      	str	r2, [r7, #4]
 8003570:	603b      	str	r3, [r7, #0]
 8003572:	460b      	mov	r3, r1
 8003574:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003576:	7afb      	ldrb	r3, [r7, #11]
 8003578:	f003 0207 	and.w	r2, r3, #7
 800357c:	4613      	mov	r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	4413      	add	r3, r2
 8003582:	00db      	lsls	r3, r3, #3
 8003584:	3310      	adds	r3, #16
 8003586:	68fa      	ldr	r2, [r7, #12]
 8003588:	4413      	add	r3, r2
 800358a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	683a      	ldr	r2, [r7, #0]
 8003596:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	683a      	ldr	r2, [r7, #0]
 80035a4:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	2200      	movs	r2, #0
 80035aa:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	2201      	movs	r2, #1
 80035b0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80035b2:	7afb      	ldrb	r3, [r7, #11]
 80035b4:	f003 0307 	and.w	r3, r3, #7
 80035b8:	b2da      	uxtb	r2, r3
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	6979      	ldr	r1, [r7, #20]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f003 fac7 	bl	8006b58 <USB_EPStartXfer>

  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3718      	adds	r7, #24
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	460b      	mov	r3, r1
 80035de:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80035e0:	78fb      	ldrb	r3, [r7, #3]
 80035e2:	f003 0307 	and.w	r3, r3, #7
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	7912      	ldrb	r2, [r2, #4]
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d901      	bls.n	80035f2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e04c      	b.n	800368c <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80035f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	da0e      	bge.n	8003618 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035fa:	78fb      	ldrb	r3, [r7, #3]
 80035fc:	f003 0207 	and.w	r2, r3, #7
 8003600:	4613      	mov	r3, r2
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	4413      	add	r3, r2
 8003606:	00db      	lsls	r3, r3, #3
 8003608:	3310      	adds	r3, #16
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	4413      	add	r3, r2
 800360e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2201      	movs	r2, #1
 8003614:	705a      	strb	r2, [r3, #1]
 8003616:	e00c      	b.n	8003632 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003618:	78fa      	ldrb	r2, [r7, #3]
 800361a:	4613      	mov	r3, r2
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	4413      	add	r3, r2
 8003620:	00db      	lsls	r3, r3, #3
 8003622:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	4413      	add	r3, r2
 800362a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2201      	movs	r2, #1
 8003636:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003638:	78fb      	ldrb	r3, [r7, #3]
 800363a:	f003 0307 	and.w	r3, r3, #7
 800363e:	b2da      	uxtb	r2, r3
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800364a:	2b01      	cmp	r3, #1
 800364c:	d101      	bne.n	8003652 <HAL_PCD_EP_SetStall+0x7e>
 800364e:	2302      	movs	r3, #2
 8003650:	e01c      	b.n	800368c <HAL_PCD_EP_SetStall+0xb8>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2201      	movs	r2, #1
 8003656:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68f9      	ldr	r1, [r7, #12]
 8003660:	4618      	mov	r0, r3
 8003662:	f004 fe2a 	bl	80082ba <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003666:	78fb      	ldrb	r3, [r7, #3]
 8003668:	f003 0307 	and.w	r3, r3, #7
 800366c:	2b00      	cmp	r3, #0
 800366e:	d108      	bne.n	8003682 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800367a:	4619      	mov	r1, r3
 800367c:	4610      	mov	r0, r2
 800367e:	f004 ff4f 	bl	8008520 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800368a:	2300      	movs	r3, #0
}
 800368c:	4618      	mov	r0, r3
 800368e:	3710      	adds	r7, #16
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}

08003694 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	460b      	mov	r3, r1
 800369e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80036a0:	78fb      	ldrb	r3, [r7, #3]
 80036a2:	f003 030f 	and.w	r3, r3, #15
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	7912      	ldrb	r2, [r2, #4]
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d901      	bls.n	80036b2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e040      	b.n	8003734 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80036b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	da0e      	bge.n	80036d8 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036ba:	78fb      	ldrb	r3, [r7, #3]
 80036bc:	f003 0207 	and.w	r2, r3, #7
 80036c0:	4613      	mov	r3, r2
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	4413      	add	r3, r2
 80036c6:	00db      	lsls	r3, r3, #3
 80036c8:	3310      	adds	r3, #16
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	4413      	add	r3, r2
 80036ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2201      	movs	r2, #1
 80036d4:	705a      	strb	r2, [r3, #1]
 80036d6:	e00e      	b.n	80036f6 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80036d8:	78fb      	ldrb	r3, [r7, #3]
 80036da:	f003 0207 	and.w	r2, r3, #7
 80036de:	4613      	mov	r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	4413      	add	r3, r2
 80036e4:	00db      	lsls	r3, r3, #3
 80036e6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	4413      	add	r3, r2
 80036ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2200      	movs	r2, #0
 80036f4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2200      	movs	r2, #0
 80036fa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80036fc:	78fb      	ldrb	r3, [r7, #3]
 80036fe:	f003 0307 	and.w	r3, r3, #7
 8003702:	b2da      	uxtb	r2, r3
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800370e:	2b01      	cmp	r3, #1
 8003710:	d101      	bne.n	8003716 <HAL_PCD_EP_ClrStall+0x82>
 8003712:	2302      	movs	r3, #2
 8003714:	e00e      	b.n	8003734 <HAL_PCD_EP_ClrStall+0xa0>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2201      	movs	r2, #1
 800371a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	68f9      	ldr	r1, [r7, #12]
 8003724:	4618      	mov	r0, r3
 8003726:	f004 fe18 	bl	800835a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003732:	2300      	movs	r3, #0
}
 8003734:	4618      	mov	r0, r3
 8003736:	3710      	adds	r7, #16
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}

0800373c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b096      	sub	sp, #88	@ 0x58
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003744:	e3bb      	b.n	8003ebe <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800374e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003752:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003756:	b2db      	uxtb	r3, r3
 8003758:	f003 030f 	and.w	r3, r3, #15
 800375c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8003760:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003764:	2b00      	cmp	r3, #0
 8003766:	f040 8175 	bne.w	8003a54 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800376a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800376e:	f003 0310 	and.w	r3, r3, #16
 8003772:	2b00      	cmp	r3, #0
 8003774:	d14e      	bne.n	8003814 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	881b      	ldrh	r3, [r3, #0]
 800377c:	b29b      	uxth	r3, r3
 800377e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003782:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003786:	81fb      	strh	r3, [r7, #14]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	89fb      	ldrh	r3, [r7, #14]
 800378e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003792:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003796:	b29b      	uxth	r3, r3
 8003798:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	3310      	adds	r3, #16
 800379e:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	461a      	mov	r2, r3
 80037ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037ae:	781b      	ldrb	r3, [r3, #0]
 80037b0:	00db      	lsls	r3, r3, #3
 80037b2:	4413      	add	r3, r2
 80037b4:	3302      	adds	r3, #2
 80037b6:	005b      	lsls	r3, r3, #1
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	6812      	ldr	r2, [r2, #0]
 80037bc:	4413      	add	r3, r2
 80037be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80037c2:	881b      	ldrh	r3, [r3, #0]
 80037c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80037c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037ca:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80037cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037ce:	695a      	ldr	r2, [r3, #20]
 80037d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037d2:	69db      	ldr	r3, [r3, #28]
 80037d4:	441a      	add	r2, r3
 80037d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037d8:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80037da:	2100      	movs	r1, #0
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f006 fe22 	bl	800a426 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	7b5b      	ldrb	r3, [r3, #13]
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	f000 8368 	beq.w	8003ebe <PCD_EP_ISR_Handler+0x782>
 80037ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037f0:	699b      	ldr	r3, [r3, #24]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	f040 8363 	bne.w	8003ebe <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	7b5b      	ldrb	r3, [r3, #13]
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003802:	b2da      	uxtb	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	735a      	strb	r2, [r3, #13]
 8003812:	e354      	b.n	8003ebe <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800381a:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	881b      	ldrh	r3, [r3, #0]
 8003822:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003826:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800382a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800382e:	2b00      	cmp	r3, #0
 8003830:	d034      	beq.n	800389c <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800383a:	b29b      	uxth	r3, r3
 800383c:	461a      	mov	r2, r3
 800383e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003840:	781b      	ldrb	r3, [r3, #0]
 8003842:	00db      	lsls	r3, r3, #3
 8003844:	4413      	add	r3, r2
 8003846:	3306      	adds	r3, #6
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	6812      	ldr	r2, [r2, #0]
 800384e:	4413      	add	r3, r2
 8003850:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003854:	881b      	ldrh	r3, [r3, #0]
 8003856:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800385a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800385c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6818      	ldr	r0, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8003868:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800386a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800386c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800386e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003870:	b29b      	uxth	r3, r3
 8003872:	f004 fea6 	bl	80085c2 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	881b      	ldrh	r3, [r3, #0]
 800387c:	b29a      	uxth	r2, r3
 800387e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003882:	4013      	ands	r3, r2
 8003884:	823b      	strh	r3, [r7, #16]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	8a3a      	ldrh	r2, [r7, #16]
 800388c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003890:	b292      	uxth	r2, r2
 8003892:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f006 fd99 	bl	800a3cc <HAL_PCD_SetupStageCallback>
 800389a:	e310      	b.n	8003ebe <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800389c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	f280 830c 	bge.w	8003ebe <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	881b      	ldrh	r3, [r3, #0]
 80038ac:	b29a      	uxth	r2, r3
 80038ae:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80038b2:	4013      	ands	r3, r2
 80038b4:	83fb      	strh	r3, [r7, #30]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	8bfa      	ldrh	r2, [r7, #30]
 80038bc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80038c0:	b292      	uxth	r2, r2
 80038c2:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	461a      	mov	r2, r3
 80038d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	00db      	lsls	r3, r3, #3
 80038d6:	4413      	add	r3, r2
 80038d8:	3306      	adds	r3, #6
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	6812      	ldr	r2, [r2, #0]
 80038e0:	4413      	add	r3, r2
 80038e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80038e6:	881b      	ldrh	r3, [r3, #0]
 80038e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80038ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038ee:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80038f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038f2:	69db      	ldr	r3, [r3, #28]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d019      	beq.n	800392c <PCD_EP_ISR_Handler+0x1f0>
 80038f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038fa:	695b      	ldr	r3, [r3, #20]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d015      	beq.n	800392c <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6818      	ldr	r0, [r3, #0]
 8003904:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003906:	6959      	ldr	r1, [r3, #20]
 8003908:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800390a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800390c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800390e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003910:	b29b      	uxth	r3, r3
 8003912:	f004 fe56 	bl	80085c2 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003916:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003918:	695a      	ldr	r2, [r3, #20]
 800391a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800391c:	69db      	ldr	r3, [r3, #28]
 800391e:	441a      	add	r2, r3
 8003920:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003922:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003924:	2100      	movs	r1, #0
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f006 fd62 	bl	800a3f0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	881b      	ldrh	r3, [r3, #0]
 8003932:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003936:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800393a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800393e:	2b00      	cmp	r3, #0
 8003940:	f040 82bd 	bne.w	8003ebe <PCD_EP_ISR_Handler+0x782>
 8003944:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003948:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800394c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003950:	f000 82b5 	beq.w	8003ebe <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	61bb      	str	r3, [r7, #24]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003962:	b29b      	uxth	r3, r3
 8003964:	461a      	mov	r2, r3
 8003966:	69bb      	ldr	r3, [r7, #24]
 8003968:	4413      	add	r3, r2
 800396a:	61bb      	str	r3, [r7, #24]
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003972:	617b      	str	r3, [r7, #20]
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	881b      	ldrh	r3, [r3, #0]
 8003978:	b29b      	uxth	r3, r3
 800397a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800397e:	b29a      	uxth	r2, r3
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	801a      	strh	r2, [r3, #0]
 8003984:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003986:	691b      	ldr	r3, [r3, #16]
 8003988:	2b3e      	cmp	r3, #62	@ 0x3e
 800398a:	d91d      	bls.n	80039c8 <PCD_EP_ISR_Handler+0x28c>
 800398c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800398e:	691b      	ldr	r3, [r3, #16]
 8003990:	095b      	lsrs	r3, r3, #5
 8003992:	647b      	str	r3, [r7, #68]	@ 0x44
 8003994:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003996:	691b      	ldr	r3, [r3, #16]
 8003998:	f003 031f 	and.w	r3, r3, #31
 800399c:	2b00      	cmp	r3, #0
 800399e:	d102      	bne.n	80039a6 <PCD_EP_ISR_Handler+0x26a>
 80039a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039a2:	3b01      	subs	r3, #1
 80039a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	881b      	ldrh	r3, [r3, #0]
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	029b      	lsls	r3, r3, #10
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	4313      	orrs	r3, r2
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80039bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80039c0:	b29a      	uxth	r2, r3
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	801a      	strh	r2, [r3, #0]
 80039c6:	e026      	b.n	8003a16 <PCD_EP_ISR_Handler+0x2da>
 80039c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039ca:	691b      	ldr	r3, [r3, #16]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d10a      	bne.n	80039e6 <PCD_EP_ISR_Handler+0x2aa>
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	881b      	ldrh	r3, [r3, #0]
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80039da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80039de:	b29a      	uxth	r2, r3
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	801a      	strh	r2, [r3, #0]
 80039e4:	e017      	b.n	8003a16 <PCD_EP_ISR_Handler+0x2da>
 80039e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039e8:	691b      	ldr	r3, [r3, #16]
 80039ea:	085b      	lsrs	r3, r3, #1
 80039ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80039ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039f0:	691b      	ldr	r3, [r3, #16]
 80039f2:	f003 0301 	and.w	r3, r3, #1
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d002      	beq.n	8003a00 <PCD_EP_ISR_Handler+0x2c4>
 80039fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039fc:	3301      	adds	r3, #1
 80039fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	881b      	ldrh	r3, [r3, #0]
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	029b      	lsls	r3, r3, #10
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	b29a      	uxth	r2, r3
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	881b      	ldrh	r3, [r3, #0]
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003a22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a26:	827b      	strh	r3, [r7, #18]
 8003a28:	8a7b      	ldrh	r3, [r7, #18]
 8003a2a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003a2e:	827b      	strh	r3, [r7, #18]
 8003a30:	8a7b      	ldrh	r3, [r7, #18]
 8003a32:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003a36:	827b      	strh	r3, [r7, #18]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	8a7b      	ldrh	r3, [r7, #18]
 8003a3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003a42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003a46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a4e:	b29b      	uxth	r3, r3
 8003a50:	8013      	strh	r3, [r2, #0]
 8003a52:	e234      	b.n	8003ebe <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	461a      	mov	r2, r3
 8003a5a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	4413      	add	r3, r2
 8003a62:	881b      	ldrh	r3, [r3, #0]
 8003a64:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003a68:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	f280 80fc 	bge.w	8003c6a <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	461a      	mov	r2, r3
 8003a78:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003a7c:	009b      	lsls	r3, r3, #2
 8003a7e:	4413      	add	r3, r2
 8003a80:	881b      	ldrh	r3, [r3, #0]
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003a88:	4013      	ands	r3, r2
 8003a8a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	461a      	mov	r2, r3
 8003a94:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	4413      	add	r3, r2
 8003a9c:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8003aa0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003aa4:	b292      	uxth	r2, r2
 8003aa6:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003aa8:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8003aac:	4613      	mov	r3, r2
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	4413      	add	r3, r2
 8003ab2:	00db      	lsls	r3, r3, #3
 8003ab4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	4413      	add	r3, r2
 8003abc:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003abe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ac0:	7b1b      	ldrb	r3, [r3, #12]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d125      	bne.n	8003b12 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	00db      	lsls	r3, r3, #3
 8003ad8:	4413      	add	r3, r2
 8003ada:	3306      	adds	r3, #6
 8003adc:	005b      	lsls	r3, r3, #1
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	6812      	ldr	r2, [r2, #0]
 8003ae2:	4413      	add	r3, r2
 8003ae4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003ae8:	881b      	ldrh	r3, [r3, #0]
 8003aea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003aee:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8003af2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	f000 8092 	beq.w	8003c20 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6818      	ldr	r0, [r3, #0]
 8003b00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b02:	6959      	ldr	r1, [r3, #20]
 8003b04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b06:	88da      	ldrh	r2, [r3, #6]
 8003b08:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003b0c:	f004 fd59 	bl	80085c2 <USB_ReadPMA>
 8003b10:	e086      	b.n	8003c20 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003b12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b14:	78db      	ldrb	r3, [r3, #3]
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d10a      	bne.n	8003b30 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003b1a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003b1e:	461a      	mov	r2, r3
 8003b20:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f000 f9d9 	bl	8003eda <HAL_PCD_EP_DB_Receive>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8003b2e:	e077      	b.n	8003c20 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	461a      	mov	r2, r3
 8003b36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	4413      	add	r3, r2
 8003b3e:	881b      	ldrh	r3, [r3, #0]
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b4a:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	461a      	mov	r2, r3
 8003b54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	009b      	lsls	r3, r3, #2
 8003b5a:	441a      	add	r2, r3
 8003b5c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8003b60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b6c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	461a      	mov	r2, r3
 8003b7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	4413      	add	r3, r2
 8003b82:	881b      	ldrh	r3, [r3, #0]
 8003b84:	b29b      	uxth	r3, r3
 8003b86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d024      	beq.n	8003bd8 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	461a      	mov	r2, r3
 8003b9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	00db      	lsls	r3, r3, #3
 8003ba0:	4413      	add	r3, r2
 8003ba2:	3302      	adds	r3, #2
 8003ba4:	005b      	lsls	r3, r3, #1
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	6812      	ldr	r2, [r2, #0]
 8003baa:	4413      	add	r3, r2
 8003bac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003bb0:	881b      	ldrh	r3, [r3, #0]
 8003bb2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003bb6:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8003bba:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d02e      	beq.n	8003c20 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6818      	ldr	r0, [r3, #0]
 8003bc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003bc8:	6959      	ldr	r1, [r3, #20]
 8003bca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003bcc:	891a      	ldrh	r2, [r3, #8]
 8003bce:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003bd2:	f004 fcf6 	bl	80085c2 <USB_ReadPMA>
 8003bd6:	e023      	b.n	8003c20 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	461a      	mov	r2, r3
 8003be4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	00db      	lsls	r3, r3, #3
 8003bea:	4413      	add	r3, r2
 8003bec:	3306      	adds	r3, #6
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	6812      	ldr	r2, [r2, #0]
 8003bf4:	4413      	add	r3, r2
 8003bf6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003bfa:	881b      	ldrh	r3, [r3, #0]
 8003bfc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c00:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8003c04:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d009      	beq.n	8003c20 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6818      	ldr	r0, [r3, #0]
 8003c10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c12:	6959      	ldr	r1, [r3, #20]
 8003c14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c16:	895a      	ldrh	r2, [r3, #10]
 8003c18:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003c1c:	f004 fcd1 	bl	80085c2 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003c20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c22:	69da      	ldr	r2, [r3, #28]
 8003c24:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003c28:	441a      	add	r2, r3
 8003c2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c2c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003c2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c30:	695a      	ldr	r2, [r3, #20]
 8003c32:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003c36:	441a      	add	r2, r3
 8003c38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c3a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003c3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c3e:	699b      	ldr	r3, [r3, #24]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d005      	beq.n	8003c50 <PCD_EP_ISR_Handler+0x514>
 8003c44:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8003c48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d206      	bcs.n	8003c5e <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003c50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	4619      	mov	r1, r3
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f006 fbca 	bl	800a3f0 <HAL_PCD_DataOutStageCallback>
 8003c5c:	e005      	b.n	8003c6a <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003c64:	4618      	mov	r0, r3
 8003c66:	f002 ff77 	bl	8006b58 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003c6a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003c6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	f000 8123 	beq.w	8003ebe <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 8003c78:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	4413      	add	r3, r2
 8003c82:	00db      	lsls	r3, r3, #3
 8003c84:	3310      	adds	r3, #16
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	4413      	add	r3, r2
 8003c8a:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	461a      	mov	r2, r3
 8003c92:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	4413      	add	r3, r2
 8003c9a:	881b      	ldrh	r3, [r3, #0]
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003ca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ca6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	461a      	mov	r2, r3
 8003cb0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	441a      	add	r2, r3
 8003cb8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8003cbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003cc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003cca:	78db      	ldrb	r3, [r3, #3]
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	f040 80a2 	bne.w	8003e16 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8003cd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003cd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003cda:	7b1b      	ldrb	r3, [r3, #12]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f000 8093 	beq.w	8003e08 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003ce2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d046      	beq.n	8003d7c <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003cee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003cf0:	785b      	ldrb	r3, [r3, #1]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d126      	bne.n	8003d44 <PCD_EP_ISR_Handler+0x608>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	461a      	mov	r2, r3
 8003d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0a:	4413      	add	r3, r2
 8003d0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	011a      	lsls	r2, r3, #4
 8003d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d16:	4413      	add	r3, r2
 8003d18:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003d1c:	623b      	str	r3, [r7, #32]
 8003d1e:	6a3b      	ldr	r3, [r7, #32]
 8003d20:	881b      	ldrh	r3, [r3, #0]
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	6a3b      	ldr	r3, [r7, #32]
 8003d2c:	801a      	strh	r2, [r3, #0]
 8003d2e:	6a3b      	ldr	r3, [r7, #32]
 8003d30:	881b      	ldrh	r3, [r3, #0]
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d3c:	b29a      	uxth	r2, r3
 8003d3e:	6a3b      	ldr	r3, [r7, #32]
 8003d40:	801a      	strh	r2, [r3, #0]
 8003d42:	e061      	b.n	8003e08 <PCD_EP_ISR_Handler+0x6cc>
 8003d44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d46:	785b      	ldrb	r3, [r3, #1]
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d15d      	bne.n	8003e08 <PCD_EP_ISR_Handler+0x6cc>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d60:	4413      	add	r3, r2
 8003d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	011a      	lsls	r2, r3, #4
 8003d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d6c:	4413      	add	r3, r2
 8003d6e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003d72:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d76:	2200      	movs	r2, #0
 8003d78:	801a      	strh	r2, [r3, #0]
 8003d7a:	e045      	b.n	8003e08 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d84:	785b      	ldrb	r3, [r3, #1]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d126      	bne.n	8003dd8 <PCD_EP_ISR_Handler+0x69c>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d9e:	4413      	add	r3, r2
 8003da0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003da2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003da4:	781b      	ldrb	r3, [r3, #0]
 8003da6:	011a      	lsls	r2, r3, #4
 8003da8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003daa:	4413      	add	r3, r2
 8003dac:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003db0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db4:	881b      	ldrh	r3, [r3, #0]
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003dbc:	b29a      	uxth	r2, r3
 8003dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc0:	801a      	strh	r2, [r3, #0]
 8003dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc4:	881b      	ldrh	r3, [r3, #0]
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003dcc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003dd0:	b29a      	uxth	r2, r3
 8003dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd4:	801a      	strh	r2, [r3, #0]
 8003dd6:	e017      	b.n	8003e08 <PCD_EP_ISR_Handler+0x6cc>
 8003dd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dda:	785b      	ldrb	r3, [r3, #1]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d113      	bne.n	8003e08 <PCD_EP_ISR_Handler+0x6cc>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	461a      	mov	r2, r3
 8003dec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dee:	4413      	add	r3, r2
 8003df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003df2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003df4:	781b      	ldrb	r3, [r3, #0]
 8003df6:	011a      	lsls	r2, r3, #4
 8003df8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dfa:	4413      	add	r3, r2
 8003dfc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003e00:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e04:	2200      	movs	r2, #0
 8003e06:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003e08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e0a:	781b      	ldrb	r3, [r3, #0]
 8003e0c:	4619      	mov	r1, r3
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f006 fb09 	bl	800a426 <HAL_PCD_DataInStageCallback>
 8003e14:	e053      	b.n	8003ebe <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003e16:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d146      	bne.n	8003eb0 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	00db      	lsls	r3, r3, #3
 8003e34:	4413      	add	r3, r2
 8003e36:	3302      	adds	r3, #2
 8003e38:	005b      	lsls	r3, r3, #1
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	6812      	ldr	r2, [r2, #0]
 8003e3e:	4413      	add	r3, r2
 8003e40:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003e44:	881b      	ldrh	r3, [r3, #0]
 8003e46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e4a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8003e4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e50:	699a      	ldr	r2, [r3, #24]
 8003e52:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d907      	bls.n	8003e6a <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 8003e5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e5c:	699a      	ldr	r2, [r3, #24]
 8003e5e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003e62:	1ad2      	subs	r2, r2, r3
 8003e64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e66:	619a      	str	r2, [r3, #24]
 8003e68:	e002      	b.n	8003e70 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8003e6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003e70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d106      	bne.n	8003e86 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003e78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	4619      	mov	r1, r3
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f006 fad1 	bl	800a426 <HAL_PCD_DataInStageCallback>
 8003e84:	e01b      	b.n	8003ebe <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003e86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e88:	695a      	ldr	r2, [r3, #20]
 8003e8a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003e8e:	441a      	add	r2, r3
 8003e90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e92:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003e94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e96:	69da      	ldr	r2, [r3, #28]
 8003e98:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003e9c:	441a      	add	r2, r3
 8003e9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ea0:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f002 fe55 	bl	8006b58 <USB_EPStartXfer>
 8003eae:	e006      	b.n	8003ebe <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003eb0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f000 f91b 	bl	80040f4 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	b21b      	sxth	r3, r3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	f6ff ac3b 	blt.w	8003746 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3758      	adds	r7, #88	@ 0x58
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}

08003eda <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003eda:	b580      	push	{r7, lr}
 8003edc:	b088      	sub	sp, #32
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	60f8      	str	r0, [r7, #12]
 8003ee2:	60b9      	str	r1, [r7, #8]
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003ee8:	88fb      	ldrh	r3, [r7, #6]
 8003eea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d07e      	beq.n	8003ff0 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	461a      	mov	r2, r3
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	00db      	lsls	r3, r3, #3
 8003f04:	4413      	add	r3, r2
 8003f06:	3302      	adds	r3, #2
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	68fa      	ldr	r2, [r7, #12]
 8003f0c:	6812      	ldr	r2, [r2, #0]
 8003f0e:	4413      	add	r3, r2
 8003f10:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003f14:	881b      	ldrh	r3, [r3, #0]
 8003f16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f1a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	699a      	ldr	r2, [r3, #24]
 8003f20:	8b7b      	ldrh	r3, [r7, #26]
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d306      	bcc.n	8003f34 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	699a      	ldr	r2, [r3, #24]
 8003f2a:	8b7b      	ldrh	r3, [r7, #26]
 8003f2c:	1ad2      	subs	r2, r2, r3
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	619a      	str	r2, [r3, #24]
 8003f32:	e002      	b.n	8003f3a <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	2200      	movs	r2, #0
 8003f38:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d123      	bne.n	8003f8a <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	461a      	mov	r2, r3
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	781b      	ldrb	r3, [r3, #0]
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	4413      	add	r3, r2
 8003f50:	881b      	ldrh	r3, [r3, #0]
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f5c:	833b      	strh	r3, [r7, #24]
 8003f5e:	8b3b      	ldrh	r3, [r7, #24]
 8003f60:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003f64:	833b      	strh	r3, [r7, #24]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	781b      	ldrb	r3, [r3, #0]
 8003f70:	009b      	lsls	r3, r3, #2
 8003f72:	441a      	add	r2, r3
 8003f74:	8b3b      	ldrh	r3, [r7, #24]
 8003f76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003f8a:	88fb      	ldrh	r3, [r7, #6]
 8003f8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d01f      	beq.n	8003fd4 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	461a      	mov	r2, r3
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	781b      	ldrb	r3, [r3, #0]
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	4413      	add	r3, r2
 8003fa2:	881b      	ldrh	r3, [r3, #0]
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003faa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fae:	82fb      	strh	r3, [r7, #22]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	441a      	add	r2, r3
 8003fbe:	8afb      	ldrh	r3, [r7, #22]
 8003fc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003fc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fcc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003fd4:	8b7b      	ldrh	r3, [r7, #26]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	f000 8087 	beq.w	80040ea <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6818      	ldr	r0, [r3, #0]
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	6959      	ldr	r1, [r3, #20]
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	891a      	ldrh	r2, [r3, #8]
 8003fe8:	8b7b      	ldrh	r3, [r7, #26]
 8003fea:	f004 faea 	bl	80085c2 <USB_ReadPMA>
 8003fee:	e07c      	b.n	80040ea <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	00db      	lsls	r3, r3, #3
 8004002:	4413      	add	r3, r2
 8004004:	3306      	adds	r3, #6
 8004006:	005b      	lsls	r3, r3, #1
 8004008:	68fa      	ldr	r2, [r7, #12]
 800400a:	6812      	ldr	r2, [r2, #0]
 800400c:	4413      	add	r3, r2
 800400e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004012:	881b      	ldrh	r3, [r3, #0]
 8004014:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004018:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	699a      	ldr	r2, [r3, #24]
 800401e:	8b7b      	ldrh	r3, [r7, #26]
 8004020:	429a      	cmp	r2, r3
 8004022:	d306      	bcc.n	8004032 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	699a      	ldr	r2, [r3, #24]
 8004028:	8b7b      	ldrh	r3, [r7, #26]
 800402a:	1ad2      	subs	r2, r2, r3
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	619a      	str	r2, [r3, #24]
 8004030:	e002      	b.n	8004038 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	2200      	movs	r2, #0
 8004036:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	699b      	ldr	r3, [r3, #24]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d123      	bne.n	8004088 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	461a      	mov	r2, r3
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	781b      	ldrb	r3, [r3, #0]
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	4413      	add	r3, r2
 800404e:	881b      	ldrh	r3, [r3, #0]
 8004050:	b29b      	uxth	r3, r3
 8004052:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004056:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800405a:	83fb      	strh	r3, [r7, #30]
 800405c:	8bfb      	ldrh	r3, [r7, #30]
 800405e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004062:	83fb      	strh	r3, [r7, #30]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	461a      	mov	r2, r3
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	441a      	add	r2, r3
 8004072:	8bfb      	ldrh	r3, [r7, #30]
 8004074:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004078:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800407c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004080:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004084:	b29b      	uxth	r3, r3
 8004086:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004088:	88fb      	ldrh	r3, [r7, #6]
 800408a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800408e:	2b00      	cmp	r3, #0
 8004090:	d11f      	bne.n	80040d2 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	461a      	mov	r2, r3
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	4413      	add	r3, r2
 80040a0:	881b      	ldrh	r3, [r3, #0]
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040ac:	83bb      	strh	r3, [r7, #28]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	461a      	mov	r2, r3
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	441a      	add	r2, r3
 80040bc:	8bbb      	ldrh	r3, [r7, #28]
 80040be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80040c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80040c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040ca:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80040d2:	8b7b      	ldrh	r3, [r7, #26]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d008      	beq.n	80040ea <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6818      	ldr	r0, [r3, #0]
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	6959      	ldr	r1, [r3, #20]
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	895a      	ldrh	r2, [r3, #10]
 80040e4:	8b7b      	ldrh	r3, [r7, #26]
 80040e6:	f004 fa6c 	bl	80085c2 <USB_ReadPMA>
    }
  }

  return count;
 80040ea:	8b7b      	ldrh	r3, [r7, #26]
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3720      	adds	r7, #32
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b0a4      	sub	sp, #144	@ 0x90
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	4613      	mov	r3, r2
 8004100:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004102:	88fb      	ldrh	r3, [r7, #6]
 8004104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004108:	2b00      	cmp	r3, #0
 800410a:	f000 81dd 	beq.w	80044c8 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004116:	b29b      	uxth	r3, r3
 8004118:	461a      	mov	r2, r3
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	781b      	ldrb	r3, [r3, #0]
 800411e:	00db      	lsls	r3, r3, #3
 8004120:	4413      	add	r3, r2
 8004122:	3302      	adds	r3, #2
 8004124:	005b      	lsls	r3, r3, #1
 8004126:	68fa      	ldr	r2, [r7, #12]
 8004128:	6812      	ldr	r2, [r2, #0]
 800412a:	4413      	add	r3, r2
 800412c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004130:	881b      	ldrh	r3, [r3, #0]
 8004132:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004136:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	699a      	ldr	r2, [r3, #24]
 800413e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004142:	429a      	cmp	r2, r3
 8004144:	d907      	bls.n	8004156 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	699a      	ldr	r2, [r3, #24]
 800414a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800414e:	1ad2      	subs	r2, r2, r3
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	619a      	str	r2, [r3, #24]
 8004154:	e002      	b.n	800415c <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	2200      	movs	r2, #0
 800415a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	699b      	ldr	r3, [r3, #24]
 8004160:	2b00      	cmp	r3, #0
 8004162:	f040 80b9 	bne.w	80042d8 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	785b      	ldrb	r3, [r3, #1]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d126      	bne.n	80041bc <HAL_PCD_EP_DB_Transmit+0xc8>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800417c:	b29b      	uxth	r3, r3
 800417e:	461a      	mov	r2, r3
 8004180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004182:	4413      	add	r3, r2
 8004184:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	781b      	ldrb	r3, [r3, #0]
 800418a:	011a      	lsls	r2, r3, #4
 800418c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800418e:	4413      	add	r3, r2
 8004190:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004194:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004198:	881b      	ldrh	r3, [r3, #0]
 800419a:	b29b      	uxth	r3, r3
 800419c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041a0:	b29a      	uxth	r2, r3
 80041a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041a4:	801a      	strh	r2, [r3, #0]
 80041a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041a8:	881b      	ldrh	r3, [r3, #0]
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041b4:	b29a      	uxth	r2, r3
 80041b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041b8:	801a      	strh	r2, [r3, #0]
 80041ba:	e01a      	b.n	80041f2 <HAL_PCD_EP_DB_Transmit+0xfe>
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	785b      	ldrb	r3, [r3, #1]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d116      	bne.n	80041f2 <HAL_PCD_EP_DB_Transmit+0xfe>
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	461a      	mov	r2, r3
 80041d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041d8:	4413      	add	r3, r2
 80041da:	637b      	str	r3, [r7, #52]	@ 0x34
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	011a      	lsls	r2, r3, #4
 80041e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041e4:	4413      	add	r3, r2
 80041e6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80041ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80041ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ee:	2200      	movs	r2, #0
 80041f0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	785b      	ldrb	r3, [r3, #1]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d126      	bne.n	800424e <HAL_PCD_EP_DB_Transmit+0x15a>
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	61fb      	str	r3, [r7, #28]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800420e:	b29b      	uxth	r3, r3
 8004210:	461a      	mov	r2, r3
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	4413      	add	r3, r2
 8004216:	61fb      	str	r3, [r7, #28]
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	011a      	lsls	r2, r3, #4
 800421e:	69fb      	ldr	r3, [r7, #28]
 8004220:	4413      	add	r3, r2
 8004222:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004226:	61bb      	str	r3, [r7, #24]
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	881b      	ldrh	r3, [r3, #0]
 800422c:	b29b      	uxth	r3, r3
 800422e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004232:	b29a      	uxth	r2, r3
 8004234:	69bb      	ldr	r3, [r7, #24]
 8004236:	801a      	strh	r2, [r3, #0]
 8004238:	69bb      	ldr	r3, [r7, #24]
 800423a:	881b      	ldrh	r3, [r3, #0]
 800423c:	b29b      	uxth	r3, r3
 800423e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004242:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004246:	b29a      	uxth	r2, r3
 8004248:	69bb      	ldr	r3, [r7, #24]
 800424a:	801a      	strh	r2, [r3, #0]
 800424c:	e017      	b.n	800427e <HAL_PCD_EP_DB_Transmit+0x18a>
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	785b      	ldrb	r3, [r3, #1]
 8004252:	2b01      	cmp	r3, #1
 8004254:	d113      	bne.n	800427e <HAL_PCD_EP_DB_Transmit+0x18a>
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800425e:	b29b      	uxth	r3, r3
 8004260:	461a      	mov	r2, r3
 8004262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004264:	4413      	add	r3, r2
 8004266:	627b      	str	r3, [r7, #36]	@ 0x24
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	011a      	lsls	r2, r3, #4
 800426e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004270:	4413      	add	r3, r2
 8004272:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004276:	623b      	str	r3, [r7, #32]
 8004278:	6a3b      	ldr	r3, [r7, #32]
 800427a:	2200      	movs	r2, #0
 800427c:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	781b      	ldrb	r3, [r3, #0]
 8004282:	4619      	mov	r1, r3
 8004284:	68f8      	ldr	r0, [r7, #12]
 8004286:	f006 f8ce 	bl	800a426 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800428a:	88fb      	ldrh	r3, [r7, #6]
 800428c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004290:	2b00      	cmp	r3, #0
 8004292:	f000 82fc 	beq.w	800488e <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	461a      	mov	r2, r3
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	4413      	add	r3, r2
 80042a4:	881b      	ldrh	r3, [r3, #0]
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042b0:	82fb      	strh	r3, [r7, #22]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	461a      	mov	r2, r3
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	441a      	add	r2, r3
 80042c0:	8afb      	ldrh	r3, [r7, #22]
 80042c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042ca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80042ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042d2:	b29b      	uxth	r3, r3
 80042d4:	8013      	strh	r3, [r2, #0]
 80042d6:	e2da      	b.n	800488e <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80042d8:	88fb      	ldrh	r3, [r7, #6]
 80042da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d021      	beq.n	8004326 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	461a      	mov	r2, r3
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	4413      	add	r3, r2
 80042f0:	881b      	ldrh	r3, [r3, #0]
 80042f2:	b29b      	uxth	r3, r3
 80042f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042fc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	461a      	mov	r2, r3
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	781b      	ldrb	r3, [r3, #0]
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	441a      	add	r2, r3
 800430e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8004312:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004316:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800431a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800431e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004322:	b29b      	uxth	r3, r3
 8004324:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800432c:	2b01      	cmp	r3, #1
 800432e:	f040 82ae 	bne.w	800488e <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	695a      	ldr	r2, [r3, #20]
 8004336:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800433a:	441a      	add	r2, r3
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	69da      	ldr	r2, [r3, #28]
 8004344:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004348:	441a      	add	r2, r3
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	6a1a      	ldr	r2, [r3, #32]
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	429a      	cmp	r2, r3
 8004358:	d30b      	bcc.n	8004372 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	6a1a      	ldr	r2, [r3, #32]
 8004366:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800436a:	1ad2      	subs	r2, r2, r3
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	621a      	str	r2, [r3, #32]
 8004370:	e017      	b.n	80043a2 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	6a1b      	ldr	r3, [r3, #32]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d108      	bne.n	800438c <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 800437a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800437e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	2200      	movs	r2, #0
 8004386:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800438a:	e00a      	b.n	80043a2 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	6a1b      	ldr	r3, [r3, #32]
 8004398:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	2200      	movs	r2, #0
 80043a0:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	785b      	ldrb	r3, [r3, #1]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d165      	bne.n	8004476 <HAL_PCD_EP_DB_Transmit+0x382>
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	461a      	mov	r2, r3
 80043bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043be:	4413      	add	r3, r2
 80043c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	011a      	lsls	r2, r3, #4
 80043c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043ca:	4413      	add	r3, r2
 80043cc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80043d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80043d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043d4:	881b      	ldrh	r3, [r3, #0]
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043dc:	b29a      	uxth	r2, r3
 80043de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043e0:	801a      	strh	r2, [r3, #0]
 80043e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80043e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80043e8:	d91d      	bls.n	8004426 <HAL_PCD_EP_DB_Transmit+0x332>
 80043ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80043ee:	095b      	lsrs	r3, r3, #5
 80043f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80043f6:	f003 031f 	and.w	r3, r3, #31
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d102      	bne.n	8004404 <HAL_PCD_EP_DB_Transmit+0x310>
 80043fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004400:	3b01      	subs	r3, #1
 8004402:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004406:	881b      	ldrh	r3, [r3, #0]
 8004408:	b29a      	uxth	r2, r3
 800440a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800440c:	b29b      	uxth	r3, r3
 800440e:	029b      	lsls	r3, r3, #10
 8004410:	b29b      	uxth	r3, r3
 8004412:	4313      	orrs	r3, r2
 8004414:	b29b      	uxth	r3, r3
 8004416:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800441a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800441e:	b29a      	uxth	r2, r3
 8004420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004422:	801a      	strh	r2, [r3, #0]
 8004424:	e044      	b.n	80044b0 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004426:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800442a:	2b00      	cmp	r3, #0
 800442c:	d10a      	bne.n	8004444 <HAL_PCD_EP_DB_Transmit+0x350>
 800442e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004430:	881b      	ldrh	r3, [r3, #0]
 8004432:	b29b      	uxth	r3, r3
 8004434:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004438:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800443c:	b29a      	uxth	r2, r3
 800443e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004440:	801a      	strh	r2, [r3, #0]
 8004442:	e035      	b.n	80044b0 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004444:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004448:	085b      	lsrs	r3, r3, #1
 800444a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800444c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004450:	f003 0301 	and.w	r3, r3, #1
 8004454:	2b00      	cmp	r3, #0
 8004456:	d002      	beq.n	800445e <HAL_PCD_EP_DB_Transmit+0x36a>
 8004458:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800445a:	3301      	adds	r3, #1
 800445c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800445e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004460:	881b      	ldrh	r3, [r3, #0]
 8004462:	b29a      	uxth	r2, r3
 8004464:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004466:	b29b      	uxth	r3, r3
 8004468:	029b      	lsls	r3, r3, #10
 800446a:	b29b      	uxth	r3, r3
 800446c:	4313      	orrs	r3, r2
 800446e:	b29a      	uxth	r2, r3
 8004470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004472:	801a      	strh	r2, [r3, #0]
 8004474:	e01c      	b.n	80044b0 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	785b      	ldrb	r3, [r3, #1]
 800447a:	2b01      	cmp	r3, #1
 800447c:	d118      	bne.n	80044b0 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	647b      	str	r3, [r7, #68]	@ 0x44
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800448c:	b29b      	uxth	r3, r3
 800448e:	461a      	mov	r2, r3
 8004490:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004492:	4413      	add	r3, r2
 8004494:	647b      	str	r3, [r7, #68]	@ 0x44
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	011a      	lsls	r2, r3, #4
 800449c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800449e:	4413      	add	r3, r2
 80044a0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80044a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80044a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044aa:	b29a      	uxth	r2, r3
 80044ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044ae:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6818      	ldr	r0, [r3, #0]
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	6959      	ldr	r1, [r3, #20]
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	891a      	ldrh	r2, [r3, #8]
 80044bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	f004 f838 	bl	8008536 <USB_WritePMA>
 80044c6:	e1e2      	b.n	800488e <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	461a      	mov	r2, r3
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	00db      	lsls	r3, r3, #3
 80044da:	4413      	add	r3, r2
 80044dc:	3306      	adds	r3, #6
 80044de:	005b      	lsls	r3, r3, #1
 80044e0:	68fa      	ldr	r2, [r7, #12]
 80044e2:	6812      	ldr	r2, [r2, #0]
 80044e4:	4413      	add	r3, r2
 80044e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80044ea:	881b      	ldrh	r3, [r3, #0]
 80044ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044f0:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	699a      	ldr	r2, [r3, #24]
 80044f8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d307      	bcc.n	8004510 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	699a      	ldr	r2, [r3, #24]
 8004504:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004508:	1ad2      	subs	r2, r2, r3
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	619a      	str	r2, [r3, #24]
 800450e:	e002      	b.n	8004516 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	2200      	movs	r2, #0
 8004514:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	2b00      	cmp	r3, #0
 800451c:	f040 80c0 	bne.w	80046a0 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	785b      	ldrb	r3, [r3, #1]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d126      	bne.n	8004576 <HAL_PCD_EP_DB_Transmit+0x482>
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004536:	b29b      	uxth	r3, r3
 8004538:	461a      	mov	r2, r3
 800453a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800453c:	4413      	add	r3, r2
 800453e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	781b      	ldrb	r3, [r3, #0]
 8004544:	011a      	lsls	r2, r3, #4
 8004546:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004548:	4413      	add	r3, r2
 800454a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800454e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004550:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004552:	881b      	ldrh	r3, [r3, #0]
 8004554:	b29b      	uxth	r3, r3
 8004556:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800455a:	b29a      	uxth	r2, r3
 800455c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800455e:	801a      	strh	r2, [r3, #0]
 8004560:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004562:	881b      	ldrh	r3, [r3, #0]
 8004564:	b29b      	uxth	r3, r3
 8004566:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800456a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800456e:	b29a      	uxth	r2, r3
 8004570:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004572:	801a      	strh	r2, [r3, #0]
 8004574:	e01a      	b.n	80045ac <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	785b      	ldrb	r3, [r3, #1]
 800457a:	2b01      	cmp	r3, #1
 800457c:	d116      	bne.n	80045ac <HAL_PCD_EP_DB_Transmit+0x4b8>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	667b      	str	r3, [r7, #100]	@ 0x64
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800458c:	b29b      	uxth	r3, r3
 800458e:	461a      	mov	r2, r3
 8004590:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004592:	4413      	add	r3, r2
 8004594:	667b      	str	r3, [r7, #100]	@ 0x64
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	011a      	lsls	r2, r3, #4
 800459c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800459e:	4413      	add	r3, r2
 80045a0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80045a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80045a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80045a8:	2200      	movs	r2, #0
 80045aa:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	677b      	str	r3, [r7, #116]	@ 0x74
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	785b      	ldrb	r3, [r3, #1]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d12b      	bne.n	8004612 <HAL_PCD_EP_DB_Transmit+0x51e>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	461a      	mov	r2, r3
 80045cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045ce:	4413      	add	r3, r2
 80045d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	011a      	lsls	r2, r3, #4
 80045d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045da:	4413      	add	r3, r2
 80045dc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80045e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80045e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80045e8:	881b      	ldrh	r3, [r3, #0]
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045f0:	b29a      	uxth	r2, r3
 80045f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80045f6:	801a      	strh	r2, [r3, #0]
 80045f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80045fc:	881b      	ldrh	r3, [r3, #0]
 80045fe:	b29b      	uxth	r3, r3
 8004600:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004604:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004608:	b29a      	uxth	r2, r3
 800460a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800460e:	801a      	strh	r2, [r3, #0]
 8004610:	e017      	b.n	8004642 <HAL_PCD_EP_DB_Transmit+0x54e>
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	785b      	ldrb	r3, [r3, #1]
 8004616:	2b01      	cmp	r3, #1
 8004618:	d113      	bne.n	8004642 <HAL_PCD_EP_DB_Transmit+0x54e>
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004622:	b29b      	uxth	r3, r3
 8004624:	461a      	mov	r2, r3
 8004626:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004628:	4413      	add	r3, r2
 800462a:	677b      	str	r3, [r7, #116]	@ 0x74
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	011a      	lsls	r2, r3, #4
 8004632:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004634:	4413      	add	r3, r2
 8004636:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800463a:	673b      	str	r3, [r7, #112]	@ 0x70
 800463c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800463e:	2200      	movs	r2, #0
 8004640:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	781b      	ldrb	r3, [r3, #0]
 8004646:	4619      	mov	r1, r3
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	f005 feec 	bl	800a426 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800464e:	88fb      	ldrh	r3, [r7, #6]
 8004650:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004654:	2b00      	cmp	r3, #0
 8004656:	f040 811a 	bne.w	800488e <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	461a      	mov	r2, r3
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	781b      	ldrb	r3, [r3, #0]
 8004664:	009b      	lsls	r3, r3, #2
 8004666:	4413      	add	r3, r2
 8004668:	881b      	ldrh	r3, [r3, #0]
 800466a:	b29b      	uxth	r3, r3
 800466c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004670:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004674:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	461a      	mov	r2, r3
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	781b      	ldrb	r3, [r3, #0]
 8004682:	009b      	lsls	r3, r3, #2
 8004684:	441a      	add	r2, r3
 8004686:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800468a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800468e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004692:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004696:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800469a:	b29b      	uxth	r3, r3
 800469c:	8013      	strh	r3, [r2, #0]
 800469e:	e0f6      	b.n	800488e <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80046a0:	88fb      	ldrh	r3, [r7, #6]
 80046a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d121      	bne.n	80046ee <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	461a      	mov	r2, r3
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	781b      	ldrb	r3, [r3, #0]
 80046b4:	009b      	lsls	r3, r3, #2
 80046b6:	4413      	add	r3, r2
 80046b8:	881b      	ldrh	r3, [r3, #0]
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046c4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	461a      	mov	r2, r3
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	781b      	ldrb	r3, [r3, #0]
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	441a      	add	r2, r3
 80046d6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80046da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80046de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80046e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80046e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	f040 80ca 	bne.w	800488e <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	695a      	ldr	r2, [r3, #20]
 80046fe:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004702:	441a      	add	r2, r3
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	69da      	ldr	r2, [r3, #28]
 800470c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004710:	441a      	add	r2, r3
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	6a1a      	ldr	r2, [r3, #32]
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	691b      	ldr	r3, [r3, #16]
 800471e:	429a      	cmp	r2, r3
 8004720:	d30b      	bcc.n	800473a <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	691b      	ldr	r3, [r3, #16]
 8004726:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	6a1a      	ldr	r2, [r3, #32]
 800472e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004732:	1ad2      	subs	r2, r2, r3
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	621a      	str	r2, [r3, #32]
 8004738:	e017      	b.n	800476a <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	6a1b      	ldr	r3, [r3, #32]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d108      	bne.n	8004754 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8004742:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004746:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004752:	e00a      	b.n	800476a <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	6a1b      	ldr	r3, [r3, #32]
 8004758:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	2200      	movs	r2, #0
 8004760:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	2200      	movs	r2, #0
 8004766:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	785b      	ldrb	r3, [r3, #1]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d165      	bne.n	8004844 <HAL_PCD_EP_DB_Transmit+0x750>
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004786:	b29b      	uxth	r3, r3
 8004788:	461a      	mov	r2, r3
 800478a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800478c:	4413      	add	r3, r2
 800478e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	781b      	ldrb	r3, [r3, #0]
 8004794:	011a      	lsls	r2, r3, #4
 8004796:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004798:	4413      	add	r3, r2
 800479a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800479e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80047a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80047a2:	881b      	ldrh	r3, [r3, #0]
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047aa:	b29a      	uxth	r2, r3
 80047ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80047ae:	801a      	strh	r2, [r3, #0]
 80047b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80047b4:	2b3e      	cmp	r3, #62	@ 0x3e
 80047b6:	d91d      	bls.n	80047f4 <HAL_PCD_EP_DB_Transmit+0x700>
 80047b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80047bc:	095b      	lsrs	r3, r3, #5
 80047be:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80047c4:	f003 031f 	and.w	r3, r3, #31
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d102      	bne.n	80047d2 <HAL_PCD_EP_DB_Transmit+0x6de>
 80047cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80047ce:	3b01      	subs	r3, #1
 80047d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80047d4:	881b      	ldrh	r3, [r3, #0]
 80047d6:	b29a      	uxth	r2, r3
 80047d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80047da:	b29b      	uxth	r3, r3
 80047dc:	029b      	lsls	r3, r3, #10
 80047de:	b29b      	uxth	r3, r3
 80047e0:	4313      	orrs	r3, r2
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047ec:	b29a      	uxth	r2, r3
 80047ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80047f0:	801a      	strh	r2, [r3, #0]
 80047f2:	e041      	b.n	8004878 <HAL_PCD_EP_DB_Transmit+0x784>
 80047f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d10a      	bne.n	8004812 <HAL_PCD_EP_DB_Transmit+0x71e>
 80047fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80047fe:	881b      	ldrh	r3, [r3, #0]
 8004800:	b29b      	uxth	r3, r3
 8004802:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004806:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800480a:	b29a      	uxth	r2, r3
 800480c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800480e:	801a      	strh	r2, [r3, #0]
 8004810:	e032      	b.n	8004878 <HAL_PCD_EP_DB_Transmit+0x784>
 8004812:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004816:	085b      	lsrs	r3, r3, #1
 8004818:	66bb      	str	r3, [r7, #104]	@ 0x68
 800481a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800481e:	f003 0301 	and.w	r3, r3, #1
 8004822:	2b00      	cmp	r3, #0
 8004824:	d002      	beq.n	800482c <HAL_PCD_EP_DB_Transmit+0x738>
 8004826:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004828:	3301      	adds	r3, #1
 800482a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800482c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800482e:	881b      	ldrh	r3, [r3, #0]
 8004830:	b29a      	uxth	r2, r3
 8004832:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004834:	b29b      	uxth	r3, r3
 8004836:	029b      	lsls	r3, r3, #10
 8004838:	b29b      	uxth	r3, r3
 800483a:	4313      	orrs	r3, r2
 800483c:	b29a      	uxth	r2, r3
 800483e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004840:	801a      	strh	r2, [r3, #0]
 8004842:	e019      	b.n	8004878 <HAL_PCD_EP_DB_Transmit+0x784>
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	785b      	ldrb	r3, [r3, #1]
 8004848:	2b01      	cmp	r3, #1
 800484a:	d115      	bne.n	8004878 <HAL_PCD_EP_DB_Transmit+0x784>
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004854:	b29b      	uxth	r3, r3
 8004856:	461a      	mov	r2, r3
 8004858:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800485a:	4413      	add	r3, r2
 800485c:	657b      	str	r3, [r7, #84]	@ 0x54
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	011a      	lsls	r2, r3, #4
 8004864:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004866:	4413      	add	r3, r2
 8004868:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800486c:	653b      	str	r3, [r7, #80]	@ 0x50
 800486e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004872:	b29a      	uxth	r2, r3
 8004874:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004876:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6818      	ldr	r0, [r3, #0]
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	6959      	ldr	r1, [r3, #20]
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	895a      	ldrh	r2, [r3, #10]
 8004884:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004888:	b29b      	uxth	r3, r3
 800488a:	f003 fe54 	bl	8008536 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	461a      	mov	r2, r3
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	4413      	add	r3, r2
 800489c:	881b      	ldrh	r3, [r3, #0]
 800489e:	b29b      	uxth	r3, r3
 80048a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048a8:	82bb      	strh	r3, [r7, #20]
 80048aa:	8abb      	ldrh	r3, [r7, #20]
 80048ac:	f083 0310 	eor.w	r3, r3, #16
 80048b0:	82bb      	strh	r3, [r7, #20]
 80048b2:	8abb      	ldrh	r3, [r7, #20]
 80048b4:	f083 0320 	eor.w	r3, r3, #32
 80048b8:	82bb      	strh	r3, [r7, #20]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	461a      	mov	r2, r3
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	781b      	ldrb	r3, [r3, #0]
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	441a      	add	r2, r3
 80048c8:	8abb      	ldrh	r3, [r7, #20]
 80048ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048da:	b29b      	uxth	r3, r3
 80048dc:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3790      	adds	r7, #144	@ 0x90
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b087      	sub	sp, #28
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	607b      	str	r3, [r7, #4]
 80048f2:	460b      	mov	r3, r1
 80048f4:	817b      	strh	r3, [r7, #10]
 80048f6:	4613      	mov	r3, r2
 80048f8:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80048fa:	897b      	ldrh	r3, [r7, #10]
 80048fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004900:	b29b      	uxth	r3, r3
 8004902:	2b00      	cmp	r3, #0
 8004904:	d00b      	beq.n	800491e <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004906:	897b      	ldrh	r3, [r7, #10]
 8004908:	f003 0207 	and.w	r2, r3, #7
 800490c:	4613      	mov	r3, r2
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	4413      	add	r3, r2
 8004912:	00db      	lsls	r3, r3, #3
 8004914:	3310      	adds	r3, #16
 8004916:	68fa      	ldr	r2, [r7, #12]
 8004918:	4413      	add	r3, r2
 800491a:	617b      	str	r3, [r7, #20]
 800491c:	e009      	b.n	8004932 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800491e:	897a      	ldrh	r2, [r7, #10]
 8004920:	4613      	mov	r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	00db      	lsls	r3, r3, #3
 8004928:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800492c:	68fa      	ldr	r2, [r7, #12]
 800492e:	4413      	add	r3, r2
 8004930:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004932:	893b      	ldrh	r3, [r7, #8]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d107      	bne.n	8004948 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	2200      	movs	r2, #0
 800493c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	b29a      	uxth	r2, r3
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	80da      	strh	r2, [r3, #6]
 8004946:	e00b      	b.n	8004960 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	2201      	movs	r2, #1
 800494c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	b29a      	uxth	r2, r3
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	0c1b      	lsrs	r3, r3, #16
 800495a:	b29a      	uxth	r2, r3
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	371c      	adds	r7, #28
 8004966:	46bd      	mov	sp, r7
 8004968:	bc80      	pop	{r7}
 800496a:	4770      	bx	lr

0800496c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b086      	sub	sp, #24
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d101      	bne.n	800497e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e272      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0301 	and.w	r3, r3, #1
 8004986:	2b00      	cmp	r3, #0
 8004988:	f000 8087 	beq.w	8004a9a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800498c:	4b92      	ldr	r3, [pc, #584]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f003 030c 	and.w	r3, r3, #12
 8004994:	2b04      	cmp	r3, #4
 8004996:	d00c      	beq.n	80049b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004998:	4b8f      	ldr	r3, [pc, #572]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	f003 030c 	and.w	r3, r3, #12
 80049a0:	2b08      	cmp	r3, #8
 80049a2:	d112      	bne.n	80049ca <HAL_RCC_OscConfig+0x5e>
 80049a4:	4b8c      	ldr	r3, [pc, #560]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049b0:	d10b      	bne.n	80049ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049b2:	4b89      	ldr	r3, [pc, #548]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d06c      	beq.n	8004a98 <HAL_RCC_OscConfig+0x12c>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d168      	bne.n	8004a98 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e24c      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049d2:	d106      	bne.n	80049e2 <HAL_RCC_OscConfig+0x76>
 80049d4:	4b80      	ldr	r3, [pc, #512]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a7f      	ldr	r2, [pc, #508]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 80049da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049de:	6013      	str	r3, [r2, #0]
 80049e0:	e02e      	b.n	8004a40 <HAL_RCC_OscConfig+0xd4>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d10c      	bne.n	8004a04 <HAL_RCC_OscConfig+0x98>
 80049ea:	4b7b      	ldr	r3, [pc, #492]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a7a      	ldr	r2, [pc, #488]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 80049f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049f4:	6013      	str	r3, [r2, #0]
 80049f6:	4b78      	ldr	r3, [pc, #480]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a77      	ldr	r2, [pc, #476]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 80049fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a00:	6013      	str	r3, [r2, #0]
 8004a02:	e01d      	b.n	8004a40 <HAL_RCC_OscConfig+0xd4>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a0c:	d10c      	bne.n	8004a28 <HAL_RCC_OscConfig+0xbc>
 8004a0e:	4b72      	ldr	r3, [pc, #456]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a71      	ldr	r2, [pc, #452]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004a14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a18:	6013      	str	r3, [r2, #0]
 8004a1a:	4b6f      	ldr	r3, [pc, #444]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a6e      	ldr	r2, [pc, #440]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004a20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a24:	6013      	str	r3, [r2, #0]
 8004a26:	e00b      	b.n	8004a40 <HAL_RCC_OscConfig+0xd4>
 8004a28:	4b6b      	ldr	r3, [pc, #428]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a6a      	ldr	r2, [pc, #424]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004a2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a32:	6013      	str	r3, [r2, #0]
 8004a34:	4b68      	ldr	r3, [pc, #416]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a67      	ldr	r2, [pc, #412]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004a3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a3e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d013      	beq.n	8004a70 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a48:	f7fd fa94 	bl	8001f74 <HAL_GetTick>
 8004a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a4e:	e008      	b.n	8004a62 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a50:	f7fd fa90 	bl	8001f74 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	2b64      	cmp	r3, #100	@ 0x64
 8004a5c:	d901      	bls.n	8004a62 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e200      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a62:	4b5d      	ldr	r3, [pc, #372]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d0f0      	beq.n	8004a50 <HAL_RCC_OscConfig+0xe4>
 8004a6e:	e014      	b.n	8004a9a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a70:	f7fd fa80 	bl	8001f74 <HAL_GetTick>
 8004a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a76:	e008      	b.n	8004a8a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a78:	f7fd fa7c 	bl	8001f74 <HAL_GetTick>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	2b64      	cmp	r3, #100	@ 0x64
 8004a84:	d901      	bls.n	8004a8a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e1ec      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a8a:	4b53      	ldr	r3, [pc, #332]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1f0      	bne.n	8004a78 <HAL_RCC_OscConfig+0x10c>
 8004a96:	e000      	b.n	8004a9a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 0302 	and.w	r3, r3, #2
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d063      	beq.n	8004b6e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004aa6:	4b4c      	ldr	r3, [pc, #304]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	f003 030c 	and.w	r3, r3, #12
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d00b      	beq.n	8004aca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004ab2:	4b49      	ldr	r3, [pc, #292]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	f003 030c 	and.w	r3, r3, #12
 8004aba:	2b08      	cmp	r3, #8
 8004abc:	d11c      	bne.n	8004af8 <HAL_RCC_OscConfig+0x18c>
 8004abe:	4b46      	ldr	r3, [pc, #280]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d116      	bne.n	8004af8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aca:	4b43      	ldr	r3, [pc, #268]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0302 	and.w	r3, r3, #2
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d005      	beq.n	8004ae2 <HAL_RCC_OscConfig+0x176>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	691b      	ldr	r3, [r3, #16]
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d001      	beq.n	8004ae2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e1c0      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ae2:	4b3d      	ldr	r3, [pc, #244]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	695b      	ldr	r3, [r3, #20]
 8004aee:	00db      	lsls	r3, r3, #3
 8004af0:	4939      	ldr	r1, [pc, #228]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004af2:	4313      	orrs	r3, r2
 8004af4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004af6:	e03a      	b.n	8004b6e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d020      	beq.n	8004b42 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b00:	4b36      	ldr	r3, [pc, #216]	@ (8004bdc <HAL_RCC_OscConfig+0x270>)
 8004b02:	2201      	movs	r2, #1
 8004b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b06:	f7fd fa35 	bl	8001f74 <HAL_GetTick>
 8004b0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b0c:	e008      	b.n	8004b20 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b0e:	f7fd fa31 	bl	8001f74 <HAL_GetTick>
 8004b12:	4602      	mov	r2, r0
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	1ad3      	subs	r3, r2, r3
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d901      	bls.n	8004b20 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e1a1      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b20:	4b2d      	ldr	r3, [pc, #180]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0302 	and.w	r3, r3, #2
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d0f0      	beq.n	8004b0e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b2c:	4b2a      	ldr	r3, [pc, #168]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	695b      	ldr	r3, [r3, #20]
 8004b38:	00db      	lsls	r3, r3, #3
 8004b3a:	4927      	ldr	r1, [pc, #156]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	600b      	str	r3, [r1, #0]
 8004b40:	e015      	b.n	8004b6e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b42:	4b26      	ldr	r3, [pc, #152]	@ (8004bdc <HAL_RCC_OscConfig+0x270>)
 8004b44:	2200      	movs	r2, #0
 8004b46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b48:	f7fd fa14 	bl	8001f74 <HAL_GetTick>
 8004b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b4e:	e008      	b.n	8004b62 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b50:	f7fd fa10 	bl	8001f74 <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d901      	bls.n	8004b62 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e180      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b62:	4b1d      	ldr	r3, [pc, #116]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0302 	and.w	r3, r3, #2
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d1f0      	bne.n	8004b50 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 0308 	and.w	r3, r3, #8
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d03a      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d019      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b82:	4b17      	ldr	r3, [pc, #92]	@ (8004be0 <HAL_RCC_OscConfig+0x274>)
 8004b84:	2201      	movs	r2, #1
 8004b86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b88:	f7fd f9f4 	bl	8001f74 <HAL_GetTick>
 8004b8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b8e:	e008      	b.n	8004ba2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b90:	f7fd f9f0 	bl	8001f74 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	d901      	bls.n	8004ba2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e160      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8004bd8 <HAL_RCC_OscConfig+0x26c>)
 8004ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba6:	f003 0302 	and.w	r3, r3, #2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d0f0      	beq.n	8004b90 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004bae:	2001      	movs	r0, #1
 8004bb0:	f000 faba 	bl	8005128 <RCC_Delay>
 8004bb4:	e01c      	b.n	8004bf0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8004be0 <HAL_RCC_OscConfig+0x274>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bbc:	f7fd f9da 	bl	8001f74 <HAL_GetTick>
 8004bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bc2:	e00f      	b.n	8004be4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bc4:	f7fd f9d6 	bl	8001f74 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d908      	bls.n	8004be4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e146      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>
 8004bd6:	bf00      	nop
 8004bd8:	40021000 	.word	0x40021000
 8004bdc:	42420000 	.word	0x42420000
 8004be0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004be4:	4b92      	ldr	r3, [pc, #584]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be8:	f003 0302 	and.w	r3, r3, #2
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d1e9      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 0304 	and.w	r3, r3, #4
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	f000 80a6 	beq.w	8004d4a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c02:	4b8b      	ldr	r3, [pc, #556]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d10d      	bne.n	8004c2a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c0e:	4b88      	ldr	r3, [pc, #544]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004c10:	69db      	ldr	r3, [r3, #28]
 8004c12:	4a87      	ldr	r2, [pc, #540]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004c14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c18:	61d3      	str	r3, [r2, #28]
 8004c1a:	4b85      	ldr	r3, [pc, #532]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004c1c:	69db      	ldr	r3, [r3, #28]
 8004c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c22:	60bb      	str	r3, [r7, #8]
 8004c24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c26:	2301      	movs	r3, #1
 8004c28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c2a:	4b82      	ldr	r3, [pc, #520]	@ (8004e34 <HAL_RCC_OscConfig+0x4c8>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d118      	bne.n	8004c68 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c36:	4b7f      	ldr	r3, [pc, #508]	@ (8004e34 <HAL_RCC_OscConfig+0x4c8>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a7e      	ldr	r2, [pc, #504]	@ (8004e34 <HAL_RCC_OscConfig+0x4c8>)
 8004c3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c42:	f7fd f997 	bl	8001f74 <HAL_GetTick>
 8004c46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c48:	e008      	b.n	8004c5c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c4a:	f7fd f993 	bl	8001f74 <HAL_GetTick>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	2b64      	cmp	r3, #100	@ 0x64
 8004c56:	d901      	bls.n	8004c5c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004c58:	2303      	movs	r3, #3
 8004c5a:	e103      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c5c:	4b75      	ldr	r3, [pc, #468]	@ (8004e34 <HAL_RCC_OscConfig+0x4c8>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d0f0      	beq.n	8004c4a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d106      	bne.n	8004c7e <HAL_RCC_OscConfig+0x312>
 8004c70:	4b6f      	ldr	r3, [pc, #444]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004c72:	6a1b      	ldr	r3, [r3, #32]
 8004c74:	4a6e      	ldr	r2, [pc, #440]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004c76:	f043 0301 	orr.w	r3, r3, #1
 8004c7a:	6213      	str	r3, [r2, #32]
 8004c7c:	e02d      	b.n	8004cda <HAL_RCC_OscConfig+0x36e>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d10c      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x334>
 8004c86:	4b6a      	ldr	r3, [pc, #424]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004c88:	6a1b      	ldr	r3, [r3, #32]
 8004c8a:	4a69      	ldr	r2, [pc, #420]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004c8c:	f023 0301 	bic.w	r3, r3, #1
 8004c90:	6213      	str	r3, [r2, #32]
 8004c92:	4b67      	ldr	r3, [pc, #412]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	4a66      	ldr	r2, [pc, #408]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004c98:	f023 0304 	bic.w	r3, r3, #4
 8004c9c:	6213      	str	r3, [r2, #32]
 8004c9e:	e01c      	b.n	8004cda <HAL_RCC_OscConfig+0x36e>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	2b05      	cmp	r3, #5
 8004ca6:	d10c      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x356>
 8004ca8:	4b61      	ldr	r3, [pc, #388]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004caa:	6a1b      	ldr	r3, [r3, #32]
 8004cac:	4a60      	ldr	r2, [pc, #384]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004cae:	f043 0304 	orr.w	r3, r3, #4
 8004cb2:	6213      	str	r3, [r2, #32]
 8004cb4:	4b5e      	ldr	r3, [pc, #376]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004cb6:	6a1b      	ldr	r3, [r3, #32]
 8004cb8:	4a5d      	ldr	r2, [pc, #372]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004cba:	f043 0301 	orr.w	r3, r3, #1
 8004cbe:	6213      	str	r3, [r2, #32]
 8004cc0:	e00b      	b.n	8004cda <HAL_RCC_OscConfig+0x36e>
 8004cc2:	4b5b      	ldr	r3, [pc, #364]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004cc4:	6a1b      	ldr	r3, [r3, #32]
 8004cc6:	4a5a      	ldr	r2, [pc, #360]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004cc8:	f023 0301 	bic.w	r3, r3, #1
 8004ccc:	6213      	str	r3, [r2, #32]
 8004cce:	4b58      	ldr	r3, [pc, #352]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004cd0:	6a1b      	ldr	r3, [r3, #32]
 8004cd2:	4a57      	ldr	r2, [pc, #348]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004cd4:	f023 0304 	bic.w	r3, r3, #4
 8004cd8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d015      	beq.n	8004d0e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ce2:	f7fd f947 	bl	8001f74 <HAL_GetTick>
 8004ce6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ce8:	e00a      	b.n	8004d00 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cea:	f7fd f943 	bl	8001f74 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d901      	bls.n	8004d00 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	e0b1      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d00:	4b4b      	ldr	r3, [pc, #300]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004d02:	6a1b      	ldr	r3, [r3, #32]
 8004d04:	f003 0302 	and.w	r3, r3, #2
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d0ee      	beq.n	8004cea <HAL_RCC_OscConfig+0x37e>
 8004d0c:	e014      	b.n	8004d38 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d0e:	f7fd f931 	bl	8001f74 <HAL_GetTick>
 8004d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d14:	e00a      	b.n	8004d2c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d16:	f7fd f92d 	bl	8001f74 <HAL_GetTick>
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	1ad3      	subs	r3, r2, r3
 8004d20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d901      	bls.n	8004d2c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e09b      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d2c:	4b40      	ldr	r3, [pc, #256]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004d2e:	6a1b      	ldr	r3, [r3, #32]
 8004d30:	f003 0302 	and.w	r3, r3, #2
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d1ee      	bne.n	8004d16 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004d38:	7dfb      	ldrb	r3, [r7, #23]
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d105      	bne.n	8004d4a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d3e:	4b3c      	ldr	r3, [pc, #240]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004d40:	69db      	ldr	r3, [r3, #28]
 8004d42:	4a3b      	ldr	r2, [pc, #236]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004d44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d48:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	69db      	ldr	r3, [r3, #28]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	f000 8087 	beq.w	8004e62 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d54:	4b36      	ldr	r3, [pc, #216]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f003 030c 	and.w	r3, r3, #12
 8004d5c:	2b08      	cmp	r3, #8
 8004d5e:	d061      	beq.n	8004e24 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	69db      	ldr	r3, [r3, #28]
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d146      	bne.n	8004df6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d68:	4b33      	ldr	r3, [pc, #204]	@ (8004e38 <HAL_RCC_OscConfig+0x4cc>)
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d6e:	f7fd f901 	bl	8001f74 <HAL_GetTick>
 8004d72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d74:	e008      	b.n	8004d88 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d76:	f7fd f8fd 	bl	8001f74 <HAL_GetTick>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d901      	bls.n	8004d88 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e06d      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d88:	4b29      	ldr	r3, [pc, #164]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d1f0      	bne.n	8004d76 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a1b      	ldr	r3, [r3, #32]
 8004d98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d9c:	d108      	bne.n	8004db0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004d9e:	4b24      	ldr	r3, [pc, #144]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	4921      	ldr	r1, [pc, #132]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004dac:	4313      	orrs	r3, r2
 8004dae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004db0:	4b1f      	ldr	r3, [pc, #124]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a19      	ldr	r1, [r3, #32]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc0:	430b      	orrs	r3, r1
 8004dc2:	491b      	ldr	r1, [pc, #108]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dc8:	4b1b      	ldr	r3, [pc, #108]	@ (8004e38 <HAL_RCC_OscConfig+0x4cc>)
 8004dca:	2201      	movs	r2, #1
 8004dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dce:	f7fd f8d1 	bl	8001f74 <HAL_GetTick>
 8004dd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004dd4:	e008      	b.n	8004de8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dd6:	f7fd f8cd 	bl	8001f74 <HAL_GetTick>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	2b02      	cmp	r3, #2
 8004de2:	d901      	bls.n	8004de8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004de4:	2303      	movs	r3, #3
 8004de6:	e03d      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004de8:	4b11      	ldr	r3, [pc, #68]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d0f0      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x46a>
 8004df4:	e035      	b.n	8004e62 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004df6:	4b10      	ldr	r3, [pc, #64]	@ (8004e38 <HAL_RCC_OscConfig+0x4cc>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dfc:	f7fd f8ba 	bl	8001f74 <HAL_GetTick>
 8004e00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e02:	e008      	b.n	8004e16 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e04:	f7fd f8b6 	bl	8001f74 <HAL_GetTick>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	2b02      	cmp	r3, #2
 8004e10:	d901      	bls.n	8004e16 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e026      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e16:	4b06      	ldr	r3, [pc, #24]	@ (8004e30 <HAL_RCC_OscConfig+0x4c4>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d1f0      	bne.n	8004e04 <HAL_RCC_OscConfig+0x498>
 8004e22:	e01e      	b.n	8004e62 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	69db      	ldr	r3, [r3, #28]
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d107      	bne.n	8004e3c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e019      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>
 8004e30:	40021000 	.word	0x40021000
 8004e34:	40007000 	.word	0x40007000
 8004e38:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004e6c <HAL_RCC_OscConfig+0x500>)
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6a1b      	ldr	r3, [r3, #32]
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	d106      	bne.n	8004e5e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d001      	beq.n	8004e62 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e000      	b.n	8004e64 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004e62:	2300      	movs	r3, #0
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3718      	adds	r7, #24
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	40021000 	.word	0x40021000

08004e70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d101      	bne.n	8004e84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e0d0      	b.n	8005026 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e84:	4b6a      	ldr	r3, [pc, #424]	@ (8005030 <HAL_RCC_ClockConfig+0x1c0>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f003 0307 	and.w	r3, r3, #7
 8004e8c:	683a      	ldr	r2, [r7, #0]
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	d910      	bls.n	8004eb4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e92:	4b67      	ldr	r3, [pc, #412]	@ (8005030 <HAL_RCC_ClockConfig+0x1c0>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f023 0207 	bic.w	r2, r3, #7
 8004e9a:	4965      	ldr	r1, [pc, #404]	@ (8005030 <HAL_RCC_ClockConfig+0x1c0>)
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ea2:	4b63      	ldr	r3, [pc, #396]	@ (8005030 <HAL_RCC_ClockConfig+0x1c0>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0307 	and.w	r3, r3, #7
 8004eaa:	683a      	ldr	r2, [r7, #0]
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d001      	beq.n	8004eb4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e0b8      	b.n	8005026 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0302 	and.w	r3, r3, #2
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d020      	beq.n	8004f02 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 0304 	and.w	r3, r3, #4
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d005      	beq.n	8004ed8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ecc:	4b59      	ldr	r3, [pc, #356]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	4a58      	ldr	r2, [pc, #352]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004ed2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004ed6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 0308 	and.w	r3, r3, #8
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d005      	beq.n	8004ef0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ee4:	4b53      	ldr	r3, [pc, #332]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	4a52      	ldr	r2, [pc, #328]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004eea:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004eee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ef0:	4b50      	ldr	r3, [pc, #320]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	494d      	ldr	r1, [pc, #308]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004efe:	4313      	orrs	r3, r2
 8004f00:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d040      	beq.n	8004f90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d107      	bne.n	8004f26 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f16:	4b47      	ldr	r3, [pc, #284]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d115      	bne.n	8004f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e07f      	b.n	8005026 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	2b02      	cmp	r3, #2
 8004f2c:	d107      	bne.n	8004f3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f2e:	4b41      	ldr	r3, [pc, #260]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d109      	bne.n	8004f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e073      	b.n	8005026 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f3e:	4b3d      	ldr	r3, [pc, #244]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0302 	and.w	r3, r3, #2
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d101      	bne.n	8004f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e06b      	b.n	8005026 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f4e:	4b39      	ldr	r3, [pc, #228]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	f023 0203 	bic.w	r2, r3, #3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	4936      	ldr	r1, [pc, #216]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f60:	f7fd f808 	bl	8001f74 <HAL_GetTick>
 8004f64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f66:	e00a      	b.n	8004f7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f68:	f7fd f804 	bl	8001f74 <HAL_GetTick>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d901      	bls.n	8004f7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e053      	b.n	8005026 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f7e:	4b2d      	ldr	r3, [pc, #180]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	f003 020c 	and.w	r2, r3, #12
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d1eb      	bne.n	8004f68 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f90:	4b27      	ldr	r3, [pc, #156]	@ (8005030 <HAL_RCC_ClockConfig+0x1c0>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0307 	and.w	r3, r3, #7
 8004f98:	683a      	ldr	r2, [r7, #0]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d210      	bcs.n	8004fc0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f9e:	4b24      	ldr	r3, [pc, #144]	@ (8005030 <HAL_RCC_ClockConfig+0x1c0>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f023 0207 	bic.w	r2, r3, #7
 8004fa6:	4922      	ldr	r1, [pc, #136]	@ (8005030 <HAL_RCC_ClockConfig+0x1c0>)
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fae:	4b20      	ldr	r3, [pc, #128]	@ (8005030 <HAL_RCC_ClockConfig+0x1c0>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 0307 	and.w	r3, r3, #7
 8004fb6:	683a      	ldr	r2, [r7, #0]
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d001      	beq.n	8004fc0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e032      	b.n	8005026 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0304 	and.w	r3, r3, #4
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d008      	beq.n	8004fde <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fcc:	4b19      	ldr	r3, [pc, #100]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	4916      	ldr	r1, [pc, #88]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0308 	and.w	r3, r3, #8
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d009      	beq.n	8004ffe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004fea:	4b12      	ldr	r3, [pc, #72]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	00db      	lsls	r3, r3, #3
 8004ff8:	490e      	ldr	r1, [pc, #56]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ffe:	f000 f821 	bl	8005044 <HAL_RCC_GetSysClockFreq>
 8005002:	4602      	mov	r2, r0
 8005004:	4b0b      	ldr	r3, [pc, #44]	@ (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	091b      	lsrs	r3, r3, #4
 800500a:	f003 030f 	and.w	r3, r3, #15
 800500e:	490a      	ldr	r1, [pc, #40]	@ (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8005010:	5ccb      	ldrb	r3, [r1, r3]
 8005012:	fa22 f303 	lsr.w	r3, r2, r3
 8005016:	4a09      	ldr	r2, [pc, #36]	@ (800503c <HAL_RCC_ClockConfig+0x1cc>)
 8005018:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800501a:	4b09      	ldr	r3, [pc, #36]	@ (8005040 <HAL_RCC_ClockConfig+0x1d0>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4618      	mov	r0, r3
 8005020:	f7fc ff66 	bl	8001ef0 <HAL_InitTick>

  return HAL_OK;
 8005024:	2300      	movs	r3, #0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3710      	adds	r7, #16
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	40022000 	.word	0x40022000
 8005034:	40021000 	.word	0x40021000
 8005038:	0800c2ac 	.word	0x0800c2ac
 800503c:	20000000 	.word	0x20000000
 8005040:	20000004 	.word	0x20000004

08005044 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005044:	b480      	push	{r7}
 8005046:	b087      	sub	sp, #28
 8005048:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800504a:	2300      	movs	r3, #0
 800504c:	60fb      	str	r3, [r7, #12]
 800504e:	2300      	movs	r3, #0
 8005050:	60bb      	str	r3, [r7, #8]
 8005052:	2300      	movs	r3, #0
 8005054:	617b      	str	r3, [r7, #20]
 8005056:	2300      	movs	r3, #0
 8005058:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800505a:	2300      	movs	r3, #0
 800505c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800505e:	4b1e      	ldr	r3, [pc, #120]	@ (80050d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f003 030c 	and.w	r3, r3, #12
 800506a:	2b04      	cmp	r3, #4
 800506c:	d002      	beq.n	8005074 <HAL_RCC_GetSysClockFreq+0x30>
 800506e:	2b08      	cmp	r3, #8
 8005070:	d003      	beq.n	800507a <HAL_RCC_GetSysClockFreq+0x36>
 8005072:	e027      	b.n	80050c4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005074:	4b19      	ldr	r3, [pc, #100]	@ (80050dc <HAL_RCC_GetSysClockFreq+0x98>)
 8005076:	613b      	str	r3, [r7, #16]
      break;
 8005078:	e027      	b.n	80050ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	0c9b      	lsrs	r3, r3, #18
 800507e:	f003 030f 	and.w	r3, r3, #15
 8005082:	4a17      	ldr	r2, [pc, #92]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005084:	5cd3      	ldrb	r3, [r2, r3]
 8005086:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800508e:	2b00      	cmp	r3, #0
 8005090:	d010      	beq.n	80050b4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005092:	4b11      	ldr	r3, [pc, #68]	@ (80050d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	0c5b      	lsrs	r3, r3, #17
 8005098:	f003 0301 	and.w	r3, r3, #1
 800509c:	4a11      	ldr	r2, [pc, #68]	@ (80050e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800509e:	5cd3      	ldrb	r3, [r2, r3]
 80050a0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a0d      	ldr	r2, [pc, #52]	@ (80050dc <HAL_RCC_GetSysClockFreq+0x98>)
 80050a6:	fb03 f202 	mul.w	r2, r3, r2
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80050b0:	617b      	str	r3, [r7, #20]
 80050b2:	e004      	b.n	80050be <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4a0c      	ldr	r2, [pc, #48]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80050b8:	fb02 f303 	mul.w	r3, r2, r3
 80050bc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	613b      	str	r3, [r7, #16]
      break;
 80050c2:	e002      	b.n	80050ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80050c4:	4b05      	ldr	r3, [pc, #20]	@ (80050dc <HAL_RCC_GetSysClockFreq+0x98>)
 80050c6:	613b      	str	r3, [r7, #16]
      break;
 80050c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050ca:	693b      	ldr	r3, [r7, #16]
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	371c      	adds	r7, #28
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bc80      	pop	{r7}
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	40021000 	.word	0x40021000
 80050dc:	007a1200 	.word	0x007a1200
 80050e0:	0800d7a4 	.word	0x0800d7a4
 80050e4:	0800d7b4 	.word	0x0800d7b4
 80050e8:	003d0900 	.word	0x003d0900

080050ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050ec:	b480      	push	{r7}
 80050ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050f0:	4b02      	ldr	r3, [pc, #8]	@ (80050fc <HAL_RCC_GetHCLKFreq+0x10>)
 80050f2:	681b      	ldr	r3, [r3, #0]
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bc80      	pop	{r7}
 80050fa:	4770      	bx	lr
 80050fc:	20000000 	.word	0x20000000

08005100 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005104:	f7ff fff2 	bl	80050ec <HAL_RCC_GetHCLKFreq>
 8005108:	4602      	mov	r2, r0
 800510a:	4b05      	ldr	r3, [pc, #20]	@ (8005120 <HAL_RCC_GetPCLK1Freq+0x20>)
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	0a1b      	lsrs	r3, r3, #8
 8005110:	f003 0307 	and.w	r3, r3, #7
 8005114:	4903      	ldr	r1, [pc, #12]	@ (8005124 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005116:	5ccb      	ldrb	r3, [r1, r3]
 8005118:	fa22 f303 	lsr.w	r3, r2, r3
}
 800511c:	4618      	mov	r0, r3
 800511e:	bd80      	pop	{r7, pc}
 8005120:	40021000 	.word	0x40021000
 8005124:	0800c2bc 	.word	0x0800c2bc

08005128 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005130:	4b0a      	ldr	r3, [pc, #40]	@ (800515c <RCC_Delay+0x34>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a0a      	ldr	r2, [pc, #40]	@ (8005160 <RCC_Delay+0x38>)
 8005136:	fba2 2303 	umull	r2, r3, r2, r3
 800513a:	0a5b      	lsrs	r3, r3, #9
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	fb02 f303 	mul.w	r3, r2, r3
 8005142:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005144:	bf00      	nop
  }
  while (Delay --);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	1e5a      	subs	r2, r3, #1
 800514a:	60fa      	str	r2, [r7, #12]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d1f9      	bne.n	8005144 <RCC_Delay+0x1c>
}
 8005150:	bf00      	nop
 8005152:	bf00      	nop
 8005154:	3714      	adds	r7, #20
 8005156:	46bd      	mov	sp, r7
 8005158:	bc80      	pop	{r7}
 800515a:	4770      	bx	lr
 800515c:	20000000 	.word	0x20000000
 8005160:	10624dd3 	.word	0x10624dd3

08005164 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b086      	sub	sp, #24
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800516c:	2300      	movs	r3, #0
 800516e:	613b      	str	r3, [r7, #16]
 8005170:	2300      	movs	r3, #0
 8005172:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0301 	and.w	r3, r3, #1
 800517c:	2b00      	cmp	r3, #0
 800517e:	d07d      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005180:	2300      	movs	r3, #0
 8005182:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005184:	4b4f      	ldr	r3, [pc, #316]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005186:	69db      	ldr	r3, [r3, #28]
 8005188:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800518c:	2b00      	cmp	r3, #0
 800518e:	d10d      	bne.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005190:	4b4c      	ldr	r3, [pc, #304]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005192:	69db      	ldr	r3, [r3, #28]
 8005194:	4a4b      	ldr	r2, [pc, #300]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005196:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800519a:	61d3      	str	r3, [r2, #28]
 800519c:	4b49      	ldr	r3, [pc, #292]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800519e:	69db      	ldr	r3, [r3, #28]
 80051a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051a4:	60bb      	str	r3, [r7, #8]
 80051a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051a8:	2301      	movs	r3, #1
 80051aa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ac:	4b46      	ldr	r3, [pc, #280]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d118      	bne.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051b8:	4b43      	ldr	r3, [pc, #268]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a42      	ldr	r2, [pc, #264]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051c4:	f7fc fed6 	bl	8001f74 <HAL_GetTick>
 80051c8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ca:	e008      	b.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051cc:	f7fc fed2 	bl	8001f74 <HAL_GetTick>
 80051d0:	4602      	mov	r2, r0
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	2b64      	cmp	r3, #100	@ 0x64
 80051d8:	d901      	bls.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e06d      	b.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051de:	4b3a      	ldr	r3, [pc, #232]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d0f0      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80051ea:	4b36      	ldr	r3, [pc, #216]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051f2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d02e      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005202:	68fa      	ldr	r2, [r7, #12]
 8005204:	429a      	cmp	r2, r3
 8005206:	d027      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005208:	4b2e      	ldr	r3, [pc, #184]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800520a:	6a1b      	ldr	r3, [r3, #32]
 800520c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005210:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005212:	4b2e      	ldr	r3, [pc, #184]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005214:	2201      	movs	r2, #1
 8005216:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005218:	4b2c      	ldr	r3, [pc, #176]	@ (80052cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800521a:	2200      	movs	r2, #0
 800521c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800521e:	4a29      	ldr	r2, [pc, #164]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f003 0301 	and.w	r3, r3, #1
 800522a:	2b00      	cmp	r3, #0
 800522c:	d014      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800522e:	f7fc fea1 	bl	8001f74 <HAL_GetTick>
 8005232:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005234:	e00a      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005236:	f7fc fe9d 	bl	8001f74 <HAL_GetTick>
 800523a:	4602      	mov	r2, r0
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	1ad3      	subs	r3, r2, r3
 8005240:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005244:	4293      	cmp	r3, r2
 8005246:	d901      	bls.n	800524c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005248:	2303      	movs	r3, #3
 800524a:	e036      	b.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800524c:	4b1d      	ldr	r3, [pc, #116]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800524e:	6a1b      	ldr	r3, [r3, #32]
 8005250:	f003 0302 	and.w	r3, r3, #2
 8005254:	2b00      	cmp	r3, #0
 8005256:	d0ee      	beq.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005258:	4b1a      	ldr	r3, [pc, #104]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800525a:	6a1b      	ldr	r3, [r3, #32]
 800525c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	4917      	ldr	r1, [pc, #92]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005266:	4313      	orrs	r3, r2
 8005268:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800526a:	7dfb      	ldrb	r3, [r7, #23]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d105      	bne.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005270:	4b14      	ldr	r3, [pc, #80]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005272:	69db      	ldr	r3, [r3, #28]
 8005274:	4a13      	ldr	r2, [pc, #76]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005276:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800527a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 0302 	and.w	r3, r3, #2
 8005284:	2b00      	cmp	r3, #0
 8005286:	d008      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005288:	4b0e      	ldr	r3, [pc, #56]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	490b      	ldr	r1, [pc, #44]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005296:	4313      	orrs	r3, r2
 8005298:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0310 	and.w	r3, r3, #16
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d008      	beq.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052a6:	4b07      	ldr	r3, [pc, #28]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	4904      	ldr	r1, [pc, #16]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3718      	adds	r7, #24
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	40021000 	.word	0x40021000
 80052c8:	40007000 	.word	0x40007000
 80052cc:	42420440 	.word	0x42420440

080052d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b085      	sub	sp, #20
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d001      	beq.n	80052e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e03a      	b.n	800535e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2202      	movs	r2, #2
 80052ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68da      	ldr	r2, [r3, #12]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f042 0201 	orr.w	r2, r2, #1
 80052fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a18      	ldr	r2, [pc, #96]	@ (8005368 <HAL_TIM_Base_Start_IT+0x98>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d00e      	beq.n	8005328 <HAL_TIM_Base_Start_IT+0x58>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005312:	d009      	beq.n	8005328 <HAL_TIM_Base_Start_IT+0x58>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a14      	ldr	r2, [pc, #80]	@ (800536c <HAL_TIM_Base_Start_IT+0x9c>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d004      	beq.n	8005328 <HAL_TIM_Base_Start_IT+0x58>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a13      	ldr	r2, [pc, #76]	@ (8005370 <HAL_TIM_Base_Start_IT+0xa0>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d111      	bne.n	800534c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f003 0307 	and.w	r3, r3, #7
 8005332:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2b06      	cmp	r3, #6
 8005338:	d010      	beq.n	800535c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f042 0201 	orr.w	r2, r2, #1
 8005348:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800534a:	e007      	b.n	800535c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f042 0201 	orr.w	r2, r2, #1
 800535a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800535c:	2300      	movs	r3, #0
}
 800535e:	4618      	mov	r0, r3
 8005360:	3714      	adds	r7, #20
 8005362:	46bd      	mov	sp, r7
 8005364:	bc80      	pop	{r7}
 8005366:	4770      	bx	lr
 8005368:	40012c00 	.word	0x40012c00
 800536c:	40000400 	.word	0x40000400
 8005370:	40000800 	.word	0x40000800

08005374 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e041      	b.n	800540a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d106      	bne.n	80053a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f7fc fa50 	bl	8001840 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2202      	movs	r2, #2
 80053a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	3304      	adds	r3, #4
 80053b0:	4619      	mov	r1, r3
 80053b2:	4610      	mov	r0, r2
 80053b4:	f000 fb34 	bl	8005a20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005408:	2300      	movs	r3, #0
}
 800540a:	4618      	mov	r0, r3
 800540c:	3708      	adds	r7, #8
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}

08005412 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005412:	b580      	push	{r7, lr}
 8005414:	b086      	sub	sp, #24
 8005416:	af00      	add	r7, sp, #0
 8005418:	6078      	str	r0, [r7, #4]
 800541a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d101      	bne.n	8005426 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e093      	b.n	800554e <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b00      	cmp	r3, #0
 8005430:	d106      	bne.n	8005440 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f7fc f9c0 	bl	80017c0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2202      	movs	r2, #2
 8005444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	6812      	ldr	r2, [r2, #0]
 8005452:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005456:	f023 0307 	bic.w	r3, r3, #7
 800545a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	3304      	adds	r3, #4
 8005464:	4619      	mov	r1, r3
 8005466:	4610      	mov	r0, r2
 8005468:	f000 fada 	bl	8005a20 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	699b      	ldr	r3, [r3, #24]
 800547a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	6a1b      	ldr	r3, [r3, #32]
 8005482:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	697a      	ldr	r2, [r7, #20]
 800548a:	4313      	orrs	r3, r2
 800548c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005494:	f023 0303 	bic.w	r3, r3, #3
 8005498:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	689a      	ldr	r2, [r3, #8]
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	699b      	ldr	r3, [r3, #24]
 80054a2:	021b      	lsls	r3, r3, #8
 80054a4:	4313      	orrs	r3, r2
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80054b2:	f023 030c 	bic.w	r3, r3, #12
 80054b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80054be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	68da      	ldr	r2, [r3, #12]
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	69db      	ldr	r3, [r3, #28]
 80054cc:	021b      	lsls	r3, r3, #8
 80054ce:	4313      	orrs	r3, r2
 80054d0:	693a      	ldr	r2, [r7, #16]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	691b      	ldr	r3, [r3, #16]
 80054da:	011a      	lsls	r2, r3, #4
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	6a1b      	ldr	r3, [r3, #32]
 80054e0:	031b      	lsls	r3, r3, #12
 80054e2:	4313      	orrs	r3, r2
 80054e4:	693a      	ldr	r2, [r7, #16]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80054f0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	685a      	ldr	r2, [r3, #4]
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	695b      	ldr	r3, [r3, #20]
 80054fa:	011b      	lsls	r3, r3, #4
 80054fc:	4313      	orrs	r3, r2
 80054fe:	68fa      	ldr	r2, [r7, #12]
 8005500:	4313      	orrs	r3, r2
 8005502:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	697a      	ldr	r2, [r7, #20]
 800550a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	693a      	ldr	r2, [r7, #16]
 8005512:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68fa      	ldr	r2, [r7, #12]
 800551a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800554c:	2300      	movs	r3, #0
}
 800554e:	4618      	mov	r0, r3
 8005550:	3718      	adds	r7, #24
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}

08005556 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005556:	b580      	push	{r7, lr}
 8005558:	b084      	sub	sp, #16
 800555a:	af00      	add	r7, sp, #0
 800555c:	6078      	str	r0, [r7, #4]
 800555e:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005566:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800556e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005576:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800557e:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d110      	bne.n	80055a8 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005586:	7bfb      	ldrb	r3, [r7, #15]
 8005588:	2b01      	cmp	r3, #1
 800558a:	d102      	bne.n	8005592 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800558c:	7b7b      	ldrb	r3, [r7, #13]
 800558e:	2b01      	cmp	r3, #1
 8005590:	d001      	beq.n	8005596 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e069      	b.n	800566a <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2202      	movs	r2, #2
 800559a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2202      	movs	r2, #2
 80055a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055a6:	e031      	b.n	800560c <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	2b04      	cmp	r3, #4
 80055ac:	d110      	bne.n	80055d0 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80055ae:	7bbb      	ldrb	r3, [r7, #14]
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d102      	bne.n	80055ba <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80055b4:	7b3b      	ldrb	r3, [r7, #12]
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d001      	beq.n	80055be <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e055      	b.n	800566a <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2202      	movs	r2, #2
 80055c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2202      	movs	r2, #2
 80055ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80055ce:	e01d      	b.n	800560c <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80055d0:	7bfb      	ldrb	r3, [r7, #15]
 80055d2:	2b01      	cmp	r3, #1
 80055d4:	d108      	bne.n	80055e8 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80055d6:	7bbb      	ldrb	r3, [r7, #14]
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d105      	bne.n	80055e8 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80055dc:	7b7b      	ldrb	r3, [r7, #13]
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d102      	bne.n	80055e8 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80055e2:	7b3b      	ldrb	r3, [r7, #12]
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d001      	beq.n	80055ec <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	e03e      	b.n	800566a <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2202      	movs	r2, #2
 80055f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2202      	movs	r2, #2
 80055f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2202      	movs	r2, #2
 8005600:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2202      	movs	r2, #2
 8005608:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d003      	beq.n	800561a <HAL_TIM_Encoder_Start+0xc4>
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	2b04      	cmp	r3, #4
 8005616:	d008      	beq.n	800562a <HAL_TIM_Encoder_Start+0xd4>
 8005618:	e00f      	b.n	800563a <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2201      	movs	r2, #1
 8005620:	2100      	movs	r1, #0
 8005622:	4618      	mov	r0, r3
 8005624:	f000 fbf2 	bl	8005e0c <TIM_CCxChannelCmd>
      break;
 8005628:	e016      	b.n	8005658 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	2201      	movs	r2, #1
 8005630:	2104      	movs	r1, #4
 8005632:	4618      	mov	r0, r3
 8005634:	f000 fbea 	bl	8005e0c <TIM_CCxChannelCmd>
      break;
 8005638:	e00e      	b.n	8005658 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	2201      	movs	r2, #1
 8005640:	2100      	movs	r1, #0
 8005642:	4618      	mov	r0, r3
 8005644:	f000 fbe2 	bl	8005e0c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	2201      	movs	r2, #1
 800564e:	2104      	movs	r1, #4
 8005650:	4618      	mov	r0, r3
 8005652:	f000 fbdb 	bl	8005e0c <TIM_CCxChannelCmd>
      break;
 8005656:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f042 0201 	orr.w	r2, r2, #1
 8005666:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3710      	adds	r7, #16
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005672:	b580      	push	{r7, lr}
 8005674:	b084      	sub	sp, #16
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	68db      	ldr	r3, [r3, #12]
 8005680:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	691b      	ldr	r3, [r3, #16]
 8005688:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	f003 0302 	and.w	r3, r3, #2
 8005690:	2b00      	cmp	r3, #0
 8005692:	d020      	beq.n	80056d6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f003 0302 	and.w	r3, r3, #2
 800569a:	2b00      	cmp	r3, #0
 800569c:	d01b      	beq.n	80056d6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f06f 0202 	mvn.w	r2, #2
 80056a6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	f003 0303 	and.w	r3, r3, #3
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d003      	beq.n	80056c4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056bc:	6878      	ldr	r0, [r7, #4]
 80056be:	f000 f994 	bl	80059ea <HAL_TIM_IC_CaptureCallback>
 80056c2:	e005      	b.n	80056d0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056c4:	6878      	ldr	r0, [r7, #4]
 80056c6:	f000 f987 	bl	80059d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f000 f996 	bl	80059fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2200      	movs	r2, #0
 80056d4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	f003 0304 	and.w	r3, r3, #4
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d020      	beq.n	8005722 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f003 0304 	and.w	r3, r3, #4
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d01b      	beq.n	8005722 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f06f 0204 	mvn.w	r2, #4
 80056f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2202      	movs	r2, #2
 80056f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	699b      	ldr	r3, [r3, #24]
 8005700:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005704:	2b00      	cmp	r3, #0
 8005706:	d003      	beq.n	8005710 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f000 f96e 	bl	80059ea <HAL_TIM_IC_CaptureCallback>
 800570e:	e005      	b.n	800571c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f000 f961 	bl	80059d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f000 f970 	bl	80059fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	f003 0308 	and.w	r3, r3, #8
 8005728:	2b00      	cmp	r3, #0
 800572a:	d020      	beq.n	800576e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f003 0308 	and.w	r3, r3, #8
 8005732:	2b00      	cmp	r3, #0
 8005734:	d01b      	beq.n	800576e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f06f 0208 	mvn.w	r2, #8
 800573e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2204      	movs	r2, #4
 8005744:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	69db      	ldr	r3, [r3, #28]
 800574c:	f003 0303 	and.w	r3, r3, #3
 8005750:	2b00      	cmp	r3, #0
 8005752:	d003      	beq.n	800575c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 f948 	bl	80059ea <HAL_TIM_IC_CaptureCallback>
 800575a:	e005      	b.n	8005768 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f000 f93b 	bl	80059d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 f94a 	bl	80059fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	f003 0310 	and.w	r3, r3, #16
 8005774:	2b00      	cmp	r3, #0
 8005776:	d020      	beq.n	80057ba <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f003 0310 	and.w	r3, r3, #16
 800577e:	2b00      	cmp	r3, #0
 8005780:	d01b      	beq.n	80057ba <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f06f 0210 	mvn.w	r2, #16
 800578a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2208      	movs	r2, #8
 8005790:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	69db      	ldr	r3, [r3, #28]
 8005798:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800579c:	2b00      	cmp	r3, #0
 800579e:	d003      	beq.n	80057a8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f000 f922 	bl	80059ea <HAL_TIM_IC_CaptureCallback>
 80057a6:	e005      	b.n	80057b4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f000 f915 	bl	80059d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f000 f924 	bl	80059fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	f003 0301 	and.w	r3, r3, #1
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d00c      	beq.n	80057de <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f003 0301 	and.w	r3, r3, #1
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d007      	beq.n	80057de <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f06f 0201 	mvn.w	r2, #1
 80057d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f7fb fd0b 	bl	80011f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d00c      	beq.n	8005802 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d007      	beq.n	8005802 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80057fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f000 fb90 	bl	8005f22 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005808:	2b00      	cmp	r3, #0
 800580a:	d00c      	beq.n	8005826 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005812:	2b00      	cmp	r3, #0
 8005814:	d007      	beq.n	8005826 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800581e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f000 f8f4 	bl	8005a0e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	f003 0320 	and.w	r3, r3, #32
 800582c:	2b00      	cmp	r3, #0
 800582e:	d00c      	beq.n	800584a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f003 0320 	and.w	r3, r3, #32
 8005836:	2b00      	cmp	r3, #0
 8005838:	d007      	beq.n	800584a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f06f 0220 	mvn.w	r2, #32
 8005842:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f000 fb63 	bl	8005f10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800584a:	bf00      	nop
 800584c:	3710      	adds	r7, #16
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
	...

08005854 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b086      	sub	sp, #24
 8005858:	af00      	add	r7, sp, #0
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	60b9      	str	r1, [r7, #8]
 800585e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005860:	2300      	movs	r3, #0
 8005862:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800586a:	2b01      	cmp	r3, #1
 800586c:	d101      	bne.n	8005872 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800586e:	2302      	movs	r3, #2
 8005870:	e0ae      	b.n	80059d0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2201      	movs	r2, #1
 8005876:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2b0c      	cmp	r3, #12
 800587e:	f200 809f 	bhi.w	80059c0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005882:	a201      	add	r2, pc, #4	@ (adr r2, 8005888 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005888:	080058bd 	.word	0x080058bd
 800588c:	080059c1 	.word	0x080059c1
 8005890:	080059c1 	.word	0x080059c1
 8005894:	080059c1 	.word	0x080059c1
 8005898:	080058fd 	.word	0x080058fd
 800589c:	080059c1 	.word	0x080059c1
 80058a0:	080059c1 	.word	0x080059c1
 80058a4:	080059c1 	.word	0x080059c1
 80058a8:	0800593f 	.word	0x0800593f
 80058ac:	080059c1 	.word	0x080059c1
 80058b0:	080059c1 	.word	0x080059c1
 80058b4:	080059c1 	.word	0x080059c1
 80058b8:	0800597f 	.word	0x0800597f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	68b9      	ldr	r1, [r7, #8]
 80058c2:	4618      	mov	r0, r3
 80058c4:	f000 f91a 	bl	8005afc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	699a      	ldr	r2, [r3, #24]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f042 0208 	orr.w	r2, r2, #8
 80058d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	699a      	ldr	r2, [r3, #24]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f022 0204 	bic.w	r2, r2, #4
 80058e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	6999      	ldr	r1, [r3, #24]
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	691a      	ldr	r2, [r3, #16]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	430a      	orrs	r2, r1
 80058f8:	619a      	str	r2, [r3, #24]
      break;
 80058fa:	e064      	b.n	80059c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68b9      	ldr	r1, [r7, #8]
 8005902:	4618      	mov	r0, r3
 8005904:	f000 f960 	bl	8005bc8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	699a      	ldr	r2, [r3, #24]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005916:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	699a      	ldr	r2, [r3, #24]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005926:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	6999      	ldr	r1, [r3, #24]
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	021a      	lsls	r2, r3, #8
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	430a      	orrs	r2, r1
 800593a:	619a      	str	r2, [r3, #24]
      break;
 800593c:	e043      	b.n	80059c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	68b9      	ldr	r1, [r7, #8]
 8005944:	4618      	mov	r0, r3
 8005946:	f000 f9a9 	bl	8005c9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	69da      	ldr	r2, [r3, #28]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f042 0208 	orr.w	r2, r2, #8
 8005958:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	69da      	ldr	r2, [r3, #28]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f022 0204 	bic.w	r2, r2, #4
 8005968:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	69d9      	ldr	r1, [r3, #28]
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	691a      	ldr	r2, [r3, #16]
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	430a      	orrs	r2, r1
 800597a:	61da      	str	r2, [r3, #28]
      break;
 800597c:	e023      	b.n	80059c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68b9      	ldr	r1, [r7, #8]
 8005984:	4618      	mov	r0, r3
 8005986:	f000 f9f3 	bl	8005d70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	69da      	ldr	r2, [r3, #28]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005998:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	69da      	ldr	r2, [r3, #28]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	69d9      	ldr	r1, [r3, #28]
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	691b      	ldr	r3, [r3, #16]
 80059b4:	021a      	lsls	r2, r3, #8
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	430a      	orrs	r2, r1
 80059bc:	61da      	str	r2, [r3, #28]
      break;
 80059be:	e002      	b.n	80059c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	75fb      	strb	r3, [r7, #23]
      break;
 80059c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80059ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3718      	adds	r7, #24
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}

080059d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059e0:	bf00      	nop
 80059e2:	370c      	adds	r7, #12
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bc80      	pop	{r7}
 80059e8:	4770      	bx	lr

080059ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059ea:	b480      	push	{r7}
 80059ec:	b083      	sub	sp, #12
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059f2:	bf00      	nop
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bc80      	pop	{r7}
 80059fa:	4770      	bx	lr

080059fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a04:	bf00      	nop
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bc80      	pop	{r7}
 8005a0c:	4770      	bx	lr

08005a0e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a0e:	b480      	push	{r7}
 8005a10:	b083      	sub	sp, #12
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a16:	bf00      	nop
 8005a18:	370c      	adds	r7, #12
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bc80      	pop	{r7}
 8005a1e:	4770      	bx	lr

08005a20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b085      	sub	sp, #20
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
 8005a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a2f      	ldr	r2, [pc, #188]	@ (8005af0 <TIM_Base_SetConfig+0xd0>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d00b      	beq.n	8005a50 <TIM_Base_SetConfig+0x30>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a3e:	d007      	beq.n	8005a50 <TIM_Base_SetConfig+0x30>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a2c      	ldr	r2, [pc, #176]	@ (8005af4 <TIM_Base_SetConfig+0xd4>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d003      	beq.n	8005a50 <TIM_Base_SetConfig+0x30>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a2b      	ldr	r2, [pc, #172]	@ (8005af8 <TIM_Base_SetConfig+0xd8>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d108      	bne.n	8005a62 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	68fa      	ldr	r2, [r7, #12]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a22      	ldr	r2, [pc, #136]	@ (8005af0 <TIM_Base_SetConfig+0xd0>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d00b      	beq.n	8005a82 <TIM_Base_SetConfig+0x62>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a70:	d007      	beq.n	8005a82 <TIM_Base_SetConfig+0x62>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a1f      	ldr	r2, [pc, #124]	@ (8005af4 <TIM_Base_SetConfig+0xd4>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d003      	beq.n	8005a82 <TIM_Base_SetConfig+0x62>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a1e      	ldr	r2, [pc, #120]	@ (8005af8 <TIM_Base_SetConfig+0xd8>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d108      	bne.n	8005a94 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	695b      	ldr	r3, [r3, #20]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	68fa      	ldr	r2, [r7, #12]
 8005aa6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	689a      	ldr	r2, [r3, #8]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a0d      	ldr	r2, [pc, #52]	@ (8005af0 <TIM_Base_SetConfig+0xd0>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d103      	bne.n	8005ac8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	691a      	ldr	r2, [r3, #16]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	691b      	ldr	r3, [r3, #16]
 8005ad2:	f003 0301 	and.w	r3, r3, #1
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d005      	beq.n	8005ae6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	691b      	ldr	r3, [r3, #16]
 8005ade:	f023 0201 	bic.w	r2, r3, #1
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	611a      	str	r2, [r3, #16]
  }
}
 8005ae6:	bf00      	nop
 8005ae8:	3714      	adds	r7, #20
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bc80      	pop	{r7}
 8005aee:	4770      	bx	lr
 8005af0:	40012c00 	.word	0x40012c00
 8005af4:	40000400 	.word	0x40000400
 8005af8:	40000800 	.word	0x40000800

08005afc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b087      	sub	sp, #28
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6a1b      	ldr	r3, [r3, #32]
 8005b0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6a1b      	ldr	r3, [r3, #32]
 8005b10:	f023 0201 	bic.w	r2, r3, #1
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	699b      	ldr	r3, [r3, #24]
 8005b22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f023 0303 	bic.w	r3, r3, #3
 8005b32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	f023 0302 	bic.w	r3, r3, #2
 8005b44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	4a1c      	ldr	r2, [pc, #112]	@ (8005bc4 <TIM_OC1_SetConfig+0xc8>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d10c      	bne.n	8005b72 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	f023 0308 	bic.w	r3, r3, #8
 8005b5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	697a      	ldr	r2, [r7, #20]
 8005b66:	4313      	orrs	r3, r2
 8005b68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	f023 0304 	bic.w	r3, r3, #4
 8005b70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a13      	ldr	r2, [pc, #76]	@ (8005bc4 <TIM_OC1_SetConfig+0xc8>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d111      	bne.n	8005b9e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	693a      	ldr	r2, [r7, #16]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	699b      	ldr	r3, [r3, #24]
 8005b98:	693a      	ldr	r2, [r7, #16]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	693a      	ldr	r2, [r7, #16]
 8005ba2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	685a      	ldr	r2, [r3, #4]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	697a      	ldr	r2, [r7, #20]
 8005bb6:	621a      	str	r2, [r3, #32]
}
 8005bb8:	bf00      	nop
 8005bba:	371c      	adds	r7, #28
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bc80      	pop	{r7}
 8005bc0:	4770      	bx	lr
 8005bc2:	bf00      	nop
 8005bc4:	40012c00 	.word	0x40012c00

08005bc8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b087      	sub	sp, #28
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6a1b      	ldr	r3, [r3, #32]
 8005bd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a1b      	ldr	r3, [r3, #32]
 8005bdc:	f023 0210 	bic.w	r2, r3, #16
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	699b      	ldr	r3, [r3, #24]
 8005bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	021b      	lsls	r3, r3, #8
 8005c06:	68fa      	ldr	r2, [r7, #12]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	f023 0320 	bic.w	r3, r3, #32
 8005c12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	011b      	lsls	r3, r3, #4
 8005c1a:	697a      	ldr	r2, [r7, #20]
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a1d      	ldr	r2, [pc, #116]	@ (8005c98 <TIM_OC2_SetConfig+0xd0>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d10d      	bne.n	8005c44 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	011b      	lsls	r3, r3, #4
 8005c36:	697a      	ldr	r2, [r7, #20]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c42:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a14      	ldr	r2, [pc, #80]	@ (8005c98 <TIM_OC2_SetConfig+0xd0>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d113      	bne.n	8005c74 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	695b      	ldr	r3, [r3, #20]
 8005c60:	009b      	lsls	r3, r3, #2
 8005c62:	693a      	ldr	r2, [r7, #16]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	699b      	ldr	r3, [r3, #24]
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	693a      	ldr	r2, [r7, #16]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	68fa      	ldr	r2, [r7, #12]
 8005c7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	685a      	ldr	r2, [r3, #4]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	697a      	ldr	r2, [r7, #20]
 8005c8c:	621a      	str	r2, [r3, #32]
}
 8005c8e:	bf00      	nop
 8005c90:	371c      	adds	r7, #28
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bc80      	pop	{r7}
 8005c96:	4770      	bx	lr
 8005c98:	40012c00 	.word	0x40012c00

08005c9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b087      	sub	sp, #28
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
 8005ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a1b      	ldr	r3, [r3, #32]
 8005caa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a1b      	ldr	r3, [r3, #32]
 8005cb0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	69db      	ldr	r3, [r3, #28]
 8005cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f023 0303 	bic.w	r3, r3, #3
 8005cd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68fa      	ldr	r2, [r7, #12]
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ce4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	021b      	lsls	r3, r3, #8
 8005cec:	697a      	ldr	r2, [r7, #20]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a1d      	ldr	r2, [pc, #116]	@ (8005d6c <TIM_OC3_SetConfig+0xd0>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d10d      	bne.n	8005d16 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	68db      	ldr	r3, [r3, #12]
 8005d06:	021b      	lsls	r3, r3, #8
 8005d08:	697a      	ldr	r2, [r7, #20]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	4a14      	ldr	r2, [pc, #80]	@ (8005d6c <TIM_OC3_SetConfig+0xd0>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d113      	bne.n	8005d46 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	695b      	ldr	r3, [r3, #20]
 8005d32:	011b      	lsls	r3, r3, #4
 8005d34:	693a      	ldr	r2, [r7, #16]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	699b      	ldr	r3, [r3, #24]
 8005d3e:	011b      	lsls	r3, r3, #4
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	693a      	ldr	r2, [r7, #16]
 8005d4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	685a      	ldr	r2, [r3, #4]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	697a      	ldr	r2, [r7, #20]
 8005d5e:	621a      	str	r2, [r3, #32]
}
 8005d60:	bf00      	nop
 8005d62:	371c      	adds	r7, #28
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bc80      	pop	{r7}
 8005d68:	4770      	bx	lr
 8005d6a:	bf00      	nop
 8005d6c:	40012c00 	.word	0x40012c00

08005d70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b087      	sub	sp, #28
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
 8005d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a1b      	ldr	r3, [r3, #32]
 8005d84:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	69db      	ldr	r3, [r3, #28]
 8005d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005da6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	021b      	lsls	r3, r3, #8
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	4313      	orrs	r3, r2
 8005db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005dba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	031b      	lsls	r3, r3, #12
 8005dc2:	693a      	ldr	r2, [r7, #16]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	4a0f      	ldr	r2, [pc, #60]	@ (8005e08 <TIM_OC4_SetConfig+0x98>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d109      	bne.n	8005de4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005dd6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	695b      	ldr	r3, [r3, #20]
 8005ddc:	019b      	lsls	r3, r3, #6
 8005dde:	697a      	ldr	r2, [r7, #20]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	697a      	ldr	r2, [r7, #20]
 8005de8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	685a      	ldr	r2, [r3, #4]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	693a      	ldr	r2, [r7, #16]
 8005dfc:	621a      	str	r2, [r3, #32]
}
 8005dfe:	bf00      	nop
 8005e00:	371c      	adds	r7, #28
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bc80      	pop	{r7}
 8005e06:	4770      	bx	lr
 8005e08:	40012c00 	.word	0x40012c00

08005e0c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b087      	sub	sp, #28
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	60f8      	str	r0, [r7, #12]
 8005e14:	60b9      	str	r1, [r7, #8]
 8005e16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	f003 031f 	and.w	r3, r3, #31
 8005e1e:	2201      	movs	r2, #1
 8005e20:	fa02 f303 	lsl.w	r3, r2, r3
 8005e24:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6a1a      	ldr	r2, [r3, #32]
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	43db      	mvns	r3, r3
 8005e2e:	401a      	ands	r2, r3
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	6a1a      	ldr	r2, [r3, #32]
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	f003 031f 	and.w	r3, r3, #31
 8005e3e:	6879      	ldr	r1, [r7, #4]
 8005e40:	fa01 f303 	lsl.w	r3, r1, r3
 8005e44:	431a      	orrs	r2, r3
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	621a      	str	r2, [r3, #32]
}
 8005e4a:	bf00      	nop
 8005e4c:	371c      	adds	r7, #28
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bc80      	pop	{r7}
 8005e52:	4770      	bx	lr

08005e54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b085      	sub	sp, #20
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d101      	bne.n	8005e6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e68:	2302      	movs	r3, #2
 8005e6a:	e046      	b.n	8005efa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2202      	movs	r2, #2
 8005e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	68fa      	ldr	r2, [r7, #12]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	68fa      	ldr	r2, [r7, #12]
 8005ea4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a16      	ldr	r2, [pc, #88]	@ (8005f04 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d00e      	beq.n	8005ece <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eb8:	d009      	beq.n	8005ece <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a12      	ldr	r2, [pc, #72]	@ (8005f08 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d004      	beq.n	8005ece <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a10      	ldr	r2, [pc, #64]	@ (8005f0c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d10c      	bne.n	8005ee8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ed4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	68ba      	ldr	r2, [r7, #8]
 8005edc:	4313      	orrs	r3, r2
 8005ede:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	68ba      	ldr	r2, [r7, #8]
 8005ee6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005ef8:	2300      	movs	r3, #0
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	3714      	adds	r7, #20
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bc80      	pop	{r7}
 8005f02:	4770      	bx	lr
 8005f04:	40012c00 	.word	0x40012c00
 8005f08:	40000400 	.word	0x40000400
 8005f0c:	40000800 	.word	0x40000800

08005f10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b083      	sub	sp, #12
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f18:	bf00      	nop
 8005f1a:	370c      	adds	r7, #12
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bc80      	pop	{r7}
 8005f20:	4770      	bx	lr

08005f22 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f22:	b480      	push	{r7}
 8005f24:	b083      	sub	sp, #12
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f2a:	bf00      	nop
 8005f2c:	370c      	adds	r7, #12
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bc80      	pop	{r7}
 8005f32:	4770      	bx	lr

08005f34 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b085      	sub	sp, #20
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	60f8      	str	r0, [r7, #12]
 8005f3c:	4638      	mov	r0, r7
 8005f3e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005f42:	2300      	movs	r3, #0
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3714      	adds	r7, #20
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bc80      	pop	{r7}
 8005f4c:	4770      	bx	lr

08005f4e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005f4e:	b480      	push	{r7}
 8005f50:	b085      	sub	sp, #20
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005f5e:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8005f62:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	b29a      	uxth	r2, r3
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005f6e:	2300      	movs	r3, #0
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3714      	adds	r7, #20
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bc80      	pop	{r7}
 8005f78:	4770      	bx	lr

08005f7a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005f7a:	b480      	push	{r7}
 8005f7c:	b085      	sub	sp, #20
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005f82:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8005f86:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005f8e:	b29a      	uxth	r2, r3
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	43db      	mvns	r3, r3
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	4013      	ands	r3, r2
 8005f9a:	b29a      	uxth	r2, r3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3714      	adds	r7, #20
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bc80      	pop	{r7}
 8005fac:	4770      	bx	lr

08005fae <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8005fae:	b480      	push	{r7}
 8005fb0:	b083      	sub	sp, #12
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	6078      	str	r0, [r7, #4]
 8005fb6:	460b      	mov	r3, r1
 8005fb8:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005fba:	2300      	movs	r3, #0
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bc80      	pop	{r7}
 8005fc4:	4770      	bx	lr

08005fc6 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005fc6:	b480      	push	{r7}
 8005fc8:	b085      	sub	sp, #20
 8005fca:	af00      	add	r7, sp, #0
 8005fcc:	60f8      	str	r0, [r7, #12]
 8005fce:	4638      	mov	r0, r7
 8005fd0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8005ff4:	2300      	movs	r3, #0
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3714      	adds	r7, #20
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bc80      	pop	{r7}
 8005ffe:	4770      	bx	lr

08006000 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006000:	b480      	push	{r7}
 8006002:	b09d      	sub	sp, #116	@ 0x74
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800600a:	2300      	movs	r3, #0
 800600c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006010:	687a      	ldr	r2, [r7, #4]
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	781b      	ldrb	r3, [r3, #0]
 8006016:	009b      	lsls	r3, r3, #2
 8006018:	4413      	add	r3, r2
 800601a:	881b      	ldrh	r3, [r3, #0]
 800601c:	b29b      	uxth	r3, r3
 800601e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8006022:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006026:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	78db      	ldrb	r3, [r3, #3]
 800602e:	2b03      	cmp	r3, #3
 8006030:	d81f      	bhi.n	8006072 <USB_ActivateEndpoint+0x72>
 8006032:	a201      	add	r2, pc, #4	@ (adr r2, 8006038 <USB_ActivateEndpoint+0x38>)
 8006034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006038:	08006049 	.word	0x08006049
 800603c:	08006065 	.word	0x08006065
 8006040:	0800607b 	.word	0x0800607b
 8006044:	08006057 	.word	0x08006057
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006048:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800604c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006050:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8006054:	e012      	b.n	800607c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8006056:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800605a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800605e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8006062:	e00b      	b.n	800607c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006064:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006068:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800606c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8006070:	e004      	b.n	800607c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8006078:	e000      	b.n	800607c <USB_ActivateEndpoint+0x7c>
      break;
 800607a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	781b      	ldrb	r3, [r3, #0]
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	441a      	add	r2, r3
 8006086:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800608a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800608e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006092:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006096:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800609a:	b29b      	uxth	r3, r3
 800609c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	781b      	ldrb	r3, [r3, #0]
 80060a4:	009b      	lsls	r3, r3, #2
 80060a6:	4413      	add	r3, r2
 80060a8:	881b      	ldrh	r3, [r3, #0]
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	683a      	ldr	r2, [r7, #0]
 80060b8:	7812      	ldrb	r2, [r2, #0]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80060c0:	687a      	ldr	r2, [r7, #4]
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	781b      	ldrb	r3, [r3, #0]
 80060c6:	009b      	lsls	r3, r3, #2
 80060c8:	441a      	add	r2, r3
 80060ca:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80060ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80060d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80060d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060de:	b29b      	uxth	r3, r3
 80060e0:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	7b1b      	ldrb	r3, [r3, #12]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f040 8178 	bne.w	80063dc <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	785b      	ldrb	r3, [r3, #1]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	f000 8084 	beq.w	80061fe <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	61bb      	str	r3, [r7, #24]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006100:	b29b      	uxth	r3, r3
 8006102:	461a      	mov	r2, r3
 8006104:	69bb      	ldr	r3, [r7, #24]
 8006106:	4413      	add	r3, r2
 8006108:	61bb      	str	r3, [r7, #24]
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	781b      	ldrb	r3, [r3, #0]
 800610e:	011a      	lsls	r2, r3, #4
 8006110:	69bb      	ldr	r3, [r7, #24]
 8006112:	4413      	add	r3, r2
 8006114:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006118:	617b      	str	r3, [r7, #20]
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	88db      	ldrh	r3, [r3, #6]
 800611e:	085b      	lsrs	r3, r3, #1
 8006120:	b29b      	uxth	r3, r3
 8006122:	005b      	lsls	r3, r3, #1
 8006124:	b29a      	uxth	r2, r3
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	009b      	lsls	r3, r3, #2
 8006132:	4413      	add	r3, r2
 8006134:	881b      	ldrh	r3, [r3, #0]
 8006136:	827b      	strh	r3, [r7, #18]
 8006138:	8a7b      	ldrh	r3, [r7, #18]
 800613a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800613e:	2b00      	cmp	r3, #0
 8006140:	d01b      	beq.n	800617a <USB_ActivateEndpoint+0x17a>
 8006142:	687a      	ldr	r2, [r7, #4]
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	781b      	ldrb	r3, [r3, #0]
 8006148:	009b      	lsls	r3, r3, #2
 800614a:	4413      	add	r3, r2
 800614c:	881b      	ldrh	r3, [r3, #0]
 800614e:	b29b      	uxth	r3, r3
 8006150:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006154:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006158:	823b      	strh	r3, [r7, #16]
 800615a:	687a      	ldr	r2, [r7, #4]
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	781b      	ldrb	r3, [r3, #0]
 8006160:	009b      	lsls	r3, r3, #2
 8006162:	441a      	add	r2, r3
 8006164:	8a3b      	ldrh	r3, [r7, #16]
 8006166:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800616a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800616e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006172:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006176:	b29b      	uxth	r3, r3
 8006178:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	78db      	ldrb	r3, [r3, #3]
 800617e:	2b01      	cmp	r3, #1
 8006180:	d020      	beq.n	80061c4 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	781b      	ldrb	r3, [r3, #0]
 8006188:	009b      	lsls	r3, r3, #2
 800618a:	4413      	add	r3, r2
 800618c:	881b      	ldrh	r3, [r3, #0]
 800618e:	b29b      	uxth	r3, r3
 8006190:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006194:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006198:	81bb      	strh	r3, [r7, #12]
 800619a:	89bb      	ldrh	r3, [r7, #12]
 800619c:	f083 0320 	eor.w	r3, r3, #32
 80061a0:	81bb      	strh	r3, [r7, #12]
 80061a2:	687a      	ldr	r2, [r7, #4]
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	781b      	ldrb	r3, [r3, #0]
 80061a8:	009b      	lsls	r3, r3, #2
 80061aa:	441a      	add	r2, r3
 80061ac:	89bb      	ldrh	r3, [r7, #12]
 80061ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061be:	b29b      	uxth	r3, r3
 80061c0:	8013      	strh	r3, [r2, #0]
 80061c2:	e2d5      	b.n	8006770 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	781b      	ldrb	r3, [r3, #0]
 80061ca:	009b      	lsls	r3, r3, #2
 80061cc:	4413      	add	r3, r2
 80061ce:	881b      	ldrh	r3, [r3, #0]
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061da:	81fb      	strh	r3, [r7, #14]
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	441a      	add	r2, r3
 80061e6:	89fb      	ldrh	r3, [r7, #14]
 80061e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	8013      	strh	r3, [r2, #0]
 80061fc:	e2b8      	b.n	8006770 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	633b      	str	r3, [r7, #48]	@ 0x30
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006208:	b29b      	uxth	r3, r3
 800620a:	461a      	mov	r2, r3
 800620c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800620e:	4413      	add	r3, r2
 8006210:	633b      	str	r3, [r7, #48]	@ 0x30
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	781b      	ldrb	r3, [r3, #0]
 8006216:	011a      	lsls	r2, r3, #4
 8006218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800621a:	4413      	add	r3, r2
 800621c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8006220:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	88db      	ldrh	r3, [r3, #6]
 8006226:	085b      	lsrs	r3, r3, #1
 8006228:	b29b      	uxth	r3, r3
 800622a:	005b      	lsls	r3, r3, #1
 800622c:	b29a      	uxth	r2, r3
 800622e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006230:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800623c:	b29b      	uxth	r3, r3
 800623e:	461a      	mov	r2, r3
 8006240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006242:	4413      	add	r3, r2
 8006244:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	781b      	ldrb	r3, [r3, #0]
 800624a:	011a      	lsls	r2, r3, #4
 800624c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800624e:	4413      	add	r3, r2
 8006250:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006254:	627b      	str	r3, [r7, #36]	@ 0x24
 8006256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006258:	881b      	ldrh	r3, [r3, #0]
 800625a:	b29b      	uxth	r3, r3
 800625c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006260:	b29a      	uxth	r2, r3
 8006262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006264:	801a      	strh	r2, [r3, #0]
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	691b      	ldr	r3, [r3, #16]
 800626a:	2b3e      	cmp	r3, #62	@ 0x3e
 800626c:	d91d      	bls.n	80062aa <USB_ActivateEndpoint+0x2aa>
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	691b      	ldr	r3, [r3, #16]
 8006272:	095b      	lsrs	r3, r3, #5
 8006274:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	691b      	ldr	r3, [r3, #16]
 800627a:	f003 031f 	and.w	r3, r3, #31
 800627e:	2b00      	cmp	r3, #0
 8006280:	d102      	bne.n	8006288 <USB_ActivateEndpoint+0x288>
 8006282:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006284:	3b01      	subs	r3, #1
 8006286:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800628a:	881b      	ldrh	r3, [r3, #0]
 800628c:	b29a      	uxth	r2, r3
 800628e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006290:	b29b      	uxth	r3, r3
 8006292:	029b      	lsls	r3, r3, #10
 8006294:	b29b      	uxth	r3, r3
 8006296:	4313      	orrs	r3, r2
 8006298:	b29b      	uxth	r3, r3
 800629a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800629e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062a2:	b29a      	uxth	r2, r3
 80062a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a6:	801a      	strh	r2, [r3, #0]
 80062a8:	e026      	b.n	80062f8 <USB_ActivateEndpoint+0x2f8>
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d10a      	bne.n	80062c8 <USB_ActivateEndpoint+0x2c8>
 80062b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b4:	881b      	ldrh	r3, [r3, #0]
 80062b6:	b29b      	uxth	r3, r3
 80062b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062c0:	b29a      	uxth	r2, r3
 80062c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c4:	801a      	strh	r2, [r3, #0]
 80062c6:	e017      	b.n	80062f8 <USB_ActivateEndpoint+0x2f8>
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	691b      	ldr	r3, [r3, #16]
 80062cc:	085b      	lsrs	r3, r3, #1
 80062ce:	66bb      	str	r3, [r7, #104]	@ 0x68
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	691b      	ldr	r3, [r3, #16]
 80062d4:	f003 0301 	and.w	r3, r3, #1
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d002      	beq.n	80062e2 <USB_ActivateEndpoint+0x2e2>
 80062dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80062de:	3301      	adds	r3, #1
 80062e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80062e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e4:	881b      	ldrh	r3, [r3, #0]
 80062e6:	b29a      	uxth	r2, r3
 80062e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	029b      	lsls	r3, r3, #10
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	4313      	orrs	r3, r2
 80062f2:	b29a      	uxth	r2, r3
 80062f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	781b      	ldrb	r3, [r3, #0]
 80062fe:	009b      	lsls	r3, r3, #2
 8006300:	4413      	add	r3, r2
 8006302:	881b      	ldrh	r3, [r3, #0]
 8006304:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006306:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006308:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800630c:	2b00      	cmp	r3, #0
 800630e:	d01b      	beq.n	8006348 <USB_ActivateEndpoint+0x348>
 8006310:	687a      	ldr	r2, [r7, #4]
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	781b      	ldrb	r3, [r3, #0]
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	4413      	add	r3, r2
 800631a:	881b      	ldrh	r3, [r3, #0]
 800631c:	b29b      	uxth	r3, r3
 800631e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006322:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006326:	843b      	strh	r3, [r7, #32]
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	781b      	ldrb	r3, [r3, #0]
 800632e:	009b      	lsls	r3, r3, #2
 8006330:	441a      	add	r2, r3
 8006332:	8c3b      	ldrh	r3, [r7, #32]
 8006334:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006338:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800633c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006340:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006344:	b29b      	uxth	r3, r3
 8006346:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d124      	bne.n	800639a <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	781b      	ldrb	r3, [r3, #0]
 8006356:	009b      	lsls	r3, r3, #2
 8006358:	4413      	add	r3, r2
 800635a:	881b      	ldrh	r3, [r3, #0]
 800635c:	b29b      	uxth	r3, r3
 800635e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006362:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006366:	83bb      	strh	r3, [r7, #28]
 8006368:	8bbb      	ldrh	r3, [r7, #28]
 800636a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800636e:	83bb      	strh	r3, [r7, #28]
 8006370:	8bbb      	ldrh	r3, [r7, #28]
 8006372:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006376:	83bb      	strh	r3, [r7, #28]
 8006378:	687a      	ldr	r2, [r7, #4]
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	781b      	ldrb	r3, [r3, #0]
 800637e:	009b      	lsls	r3, r3, #2
 8006380:	441a      	add	r2, r3
 8006382:	8bbb      	ldrh	r3, [r7, #28]
 8006384:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006388:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800638c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006390:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006394:	b29b      	uxth	r3, r3
 8006396:	8013      	strh	r3, [r2, #0]
 8006398:	e1ea      	b.n	8006770 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800639a:	687a      	ldr	r2, [r7, #4]
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	009b      	lsls	r3, r3, #2
 80063a2:	4413      	add	r3, r2
 80063a4:	881b      	ldrh	r3, [r3, #0]
 80063a6:	b29b      	uxth	r3, r3
 80063a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063b0:	83fb      	strh	r3, [r7, #30]
 80063b2:	8bfb      	ldrh	r3, [r7, #30]
 80063b4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80063b8:	83fb      	strh	r3, [r7, #30]
 80063ba:	687a      	ldr	r2, [r7, #4]
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	441a      	add	r2, r3
 80063c4:	8bfb      	ldrh	r3, [r7, #30]
 80063c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80063ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80063ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	8013      	strh	r3, [r2, #0]
 80063da:	e1c9      	b.n	8006770 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	78db      	ldrb	r3, [r3, #3]
 80063e0:	2b02      	cmp	r3, #2
 80063e2:	d11e      	bne.n	8006422 <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80063e4:	687a      	ldr	r2, [r7, #4]
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	781b      	ldrb	r3, [r3, #0]
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	4413      	add	r3, r2
 80063ee:	881b      	ldrh	r3, [r3, #0]
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063fa:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	781b      	ldrb	r3, [r3, #0]
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	441a      	add	r2, r3
 8006408:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800640c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006410:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006414:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006418:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800641c:	b29b      	uxth	r3, r3
 800641e:	8013      	strh	r3, [r2, #0]
 8006420:	e01d      	b.n	800645e <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006422:	687a      	ldr	r2, [r7, #4]
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	781b      	ldrb	r3, [r3, #0]
 8006428:	009b      	lsls	r3, r3, #2
 800642a:	4413      	add	r3, r2
 800642c:	881b      	ldrh	r3, [r3, #0]
 800642e:	b29b      	uxth	r3, r3
 8006430:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006434:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006438:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	009b      	lsls	r3, r3, #2
 8006444:	441a      	add	r2, r3
 8006446:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800644a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800644e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006452:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006456:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800645a:	b29b      	uxth	r3, r3
 800645c:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006468:	b29b      	uxth	r3, r3
 800646a:	461a      	mov	r2, r3
 800646c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800646e:	4413      	add	r3, r2
 8006470:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	011a      	lsls	r2, r3, #4
 8006478:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800647a:	4413      	add	r3, r2
 800647c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006480:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	891b      	ldrh	r3, [r3, #8]
 8006486:	085b      	lsrs	r3, r3, #1
 8006488:	b29b      	uxth	r3, r3
 800648a:	005b      	lsls	r3, r3, #1
 800648c:	b29a      	uxth	r2, r3
 800648e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006490:	801a      	strh	r2, [r3, #0]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	657b      	str	r3, [r7, #84]	@ 0x54
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800649c:	b29b      	uxth	r3, r3
 800649e:	461a      	mov	r2, r3
 80064a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064a2:	4413      	add	r3, r2
 80064a4:	657b      	str	r3, [r7, #84]	@ 0x54
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	011a      	lsls	r2, r3, #4
 80064ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064ae:	4413      	add	r3, r2
 80064b0:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80064b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	895b      	ldrh	r3, [r3, #10]
 80064ba:	085b      	lsrs	r3, r3, #1
 80064bc:	b29b      	uxth	r3, r3
 80064be:	005b      	lsls	r3, r3, #1
 80064c0:	b29a      	uxth	r2, r3
 80064c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064c4:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	785b      	ldrb	r3, [r3, #1]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	f040 8093 	bne.w	80065f6 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80064d0:	687a      	ldr	r2, [r7, #4]
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	781b      	ldrb	r3, [r3, #0]
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	4413      	add	r3, r2
 80064da:	881b      	ldrh	r3, [r3, #0]
 80064dc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80064e0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80064e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d01b      	beq.n	8006524 <USB_ActivateEndpoint+0x524>
 80064ec:	687a      	ldr	r2, [r7, #4]
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	781b      	ldrb	r3, [r3, #0]
 80064f2:	009b      	lsls	r3, r3, #2
 80064f4:	4413      	add	r3, r2
 80064f6:	881b      	ldrh	r3, [r3, #0]
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006502:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	781b      	ldrb	r3, [r3, #0]
 800650a:	009b      	lsls	r3, r3, #2
 800650c:	441a      	add	r2, r3
 800650e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006510:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006514:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006518:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800651c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006520:	b29b      	uxth	r3, r3
 8006522:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	781b      	ldrb	r3, [r3, #0]
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	4413      	add	r3, r2
 800652e:	881b      	ldrh	r3, [r3, #0]
 8006530:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006532:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006538:	2b00      	cmp	r3, #0
 800653a:	d01b      	beq.n	8006574 <USB_ActivateEndpoint+0x574>
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	4413      	add	r3, r2
 8006546:	881b      	ldrh	r3, [r3, #0]
 8006548:	b29b      	uxth	r3, r3
 800654a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800654e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006552:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	781b      	ldrb	r3, [r3, #0]
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	441a      	add	r2, r3
 800655e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006560:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006564:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006568:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800656c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006570:	b29b      	uxth	r3, r3
 8006572:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006574:	687a      	ldr	r2, [r7, #4]
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	781b      	ldrb	r3, [r3, #0]
 800657a:	009b      	lsls	r3, r3, #2
 800657c:	4413      	add	r3, r2
 800657e:	881b      	ldrh	r3, [r3, #0]
 8006580:	b29b      	uxth	r3, r3
 8006582:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800658a:	873b      	strh	r3, [r7, #56]	@ 0x38
 800658c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800658e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006592:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006594:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006596:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800659a:	873b      	strh	r3, [r7, #56]	@ 0x38
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	781b      	ldrb	r3, [r3, #0]
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	441a      	add	r2, r3
 80065a6:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80065a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065b8:	b29b      	uxth	r3, r3
 80065ba:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80065bc:	687a      	ldr	r2, [r7, #4]
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	781b      	ldrb	r3, [r3, #0]
 80065c2:	009b      	lsls	r3, r3, #2
 80065c4:	4413      	add	r3, r2
 80065c6:	881b      	ldrh	r3, [r3, #0]
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065d2:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	781b      	ldrb	r3, [r3, #0]
 80065da:	009b      	lsls	r3, r3, #2
 80065dc:	441a      	add	r2, r3
 80065de:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80065e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	8013      	strh	r3, [r2, #0]
 80065f4:	e0bc      	b.n	8006770 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	781b      	ldrb	r3, [r3, #0]
 80065fc:	009b      	lsls	r3, r3, #2
 80065fe:	4413      	add	r3, r2
 8006600:	881b      	ldrh	r3, [r3, #0]
 8006602:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006606:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800660a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800660e:	2b00      	cmp	r3, #0
 8006610:	d01d      	beq.n	800664e <USB_ActivateEndpoint+0x64e>
 8006612:	687a      	ldr	r2, [r7, #4]
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	781b      	ldrb	r3, [r3, #0]
 8006618:	009b      	lsls	r3, r3, #2
 800661a:	4413      	add	r3, r2
 800661c:	881b      	ldrh	r3, [r3, #0]
 800661e:	b29b      	uxth	r3, r3
 8006620:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006624:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006628:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800662c:	687a      	ldr	r2, [r7, #4]
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	781b      	ldrb	r3, [r3, #0]
 8006632:	009b      	lsls	r3, r3, #2
 8006634:	441a      	add	r2, r3
 8006636:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800663a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800663e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006642:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006646:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800664a:	b29b      	uxth	r3, r3
 800664c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	781b      	ldrb	r3, [r3, #0]
 8006654:	009b      	lsls	r3, r3, #2
 8006656:	4413      	add	r3, r2
 8006658:	881b      	ldrh	r3, [r3, #0]
 800665a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800665e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8006662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006666:	2b00      	cmp	r3, #0
 8006668:	d01d      	beq.n	80066a6 <USB_ActivateEndpoint+0x6a6>
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	781b      	ldrb	r3, [r3, #0]
 8006670:	009b      	lsls	r3, r3, #2
 8006672:	4413      	add	r3, r2
 8006674:	881b      	ldrh	r3, [r3, #0]
 8006676:	b29b      	uxth	r3, r3
 8006678:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800667c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006680:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8006684:	687a      	ldr	r2, [r7, #4]
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	009b      	lsls	r3, r3, #2
 800668c:	441a      	add	r2, r3
 800668e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8006692:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006696:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800669a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800669e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	78db      	ldrb	r3, [r3, #3]
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d024      	beq.n	80066f8 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	781b      	ldrb	r3, [r3, #0]
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	4413      	add	r3, r2
 80066b8:	881b      	ldrh	r3, [r3, #0]
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066c4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80066c8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80066cc:	f083 0320 	eor.w	r3, r3, #32
 80066d0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80066d4:	687a      	ldr	r2, [r7, #4]
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	781b      	ldrb	r3, [r3, #0]
 80066da:	009b      	lsls	r3, r3, #2
 80066dc:	441a      	add	r2, r3
 80066de:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80066e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	8013      	strh	r3, [r2, #0]
 80066f6:	e01d      	b.n	8006734 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80066f8:	687a      	ldr	r2, [r7, #4]
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	781b      	ldrb	r3, [r3, #0]
 80066fe:	009b      	lsls	r3, r3, #2
 8006700:	4413      	add	r3, r2
 8006702:	881b      	ldrh	r3, [r3, #0]
 8006704:	b29b      	uxth	r3, r3
 8006706:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800670a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800670e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8006712:	687a      	ldr	r2, [r7, #4]
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	781b      	ldrb	r3, [r3, #0]
 8006718:	009b      	lsls	r3, r3, #2
 800671a:	441a      	add	r2, r3
 800671c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006720:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006724:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006728:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800672c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006730:	b29b      	uxth	r3, r3
 8006732:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	009b      	lsls	r3, r3, #2
 800673c:	4413      	add	r3, r2
 800673e:	881b      	ldrh	r3, [r3, #0]
 8006740:	b29b      	uxth	r3, r3
 8006742:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800674a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	781b      	ldrb	r3, [r3, #0]
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	441a      	add	r2, r3
 8006758:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800675c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006760:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006764:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006768:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800676c:	b29b      	uxth	r3, r3
 800676e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8006770:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8006774:	4618      	mov	r0, r3
 8006776:	3774      	adds	r7, #116	@ 0x74
 8006778:	46bd      	mov	sp, r7
 800677a:	bc80      	pop	{r7}
 800677c:	4770      	bx	lr
 800677e:	bf00      	nop

08006780 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006780:	b480      	push	{r7}
 8006782:	b08d      	sub	sp, #52	@ 0x34
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	7b1b      	ldrb	r3, [r3, #12]
 800678e:	2b00      	cmp	r3, #0
 8006790:	f040 808e 	bne.w	80068b0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	785b      	ldrb	r3, [r3, #1]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d044      	beq.n	8006826 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800679c:	687a      	ldr	r2, [r7, #4]
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	781b      	ldrb	r3, [r3, #0]
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	4413      	add	r3, r2
 80067a6:	881b      	ldrh	r3, [r3, #0]
 80067a8:	81bb      	strh	r3, [r7, #12]
 80067aa:	89bb      	ldrh	r3, [r7, #12]
 80067ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d01b      	beq.n	80067ec <USB_DeactivateEndpoint+0x6c>
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	781b      	ldrb	r3, [r3, #0]
 80067ba:	009b      	lsls	r3, r3, #2
 80067bc:	4413      	add	r3, r2
 80067be:	881b      	ldrh	r3, [r3, #0]
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067ca:	817b      	strh	r3, [r7, #10]
 80067cc:	687a      	ldr	r2, [r7, #4]
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	781b      	ldrb	r3, [r3, #0]
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	441a      	add	r2, r3
 80067d6:	897b      	ldrh	r3, [r7, #10]
 80067d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80067e4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80067ec:	687a      	ldr	r2, [r7, #4]
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	781b      	ldrb	r3, [r3, #0]
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	4413      	add	r3, r2
 80067f6:	881b      	ldrh	r3, [r3, #0]
 80067f8:	b29b      	uxth	r3, r3
 80067fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006802:	813b      	strh	r3, [r7, #8]
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	781b      	ldrb	r3, [r3, #0]
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	441a      	add	r2, r3
 800680e:	893b      	ldrh	r3, [r7, #8]
 8006810:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006814:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006818:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800681c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006820:	b29b      	uxth	r3, r3
 8006822:	8013      	strh	r3, [r2, #0]
 8006824:	e192      	b.n	8006b4c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006826:	687a      	ldr	r2, [r7, #4]
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	781b      	ldrb	r3, [r3, #0]
 800682c:	009b      	lsls	r3, r3, #2
 800682e:	4413      	add	r3, r2
 8006830:	881b      	ldrh	r3, [r3, #0]
 8006832:	827b      	strh	r3, [r7, #18]
 8006834:	8a7b      	ldrh	r3, [r7, #18]
 8006836:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800683a:	2b00      	cmp	r3, #0
 800683c:	d01b      	beq.n	8006876 <USB_DeactivateEndpoint+0xf6>
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	781b      	ldrb	r3, [r3, #0]
 8006844:	009b      	lsls	r3, r3, #2
 8006846:	4413      	add	r3, r2
 8006848:	881b      	ldrh	r3, [r3, #0]
 800684a:	b29b      	uxth	r3, r3
 800684c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006850:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006854:	823b      	strh	r3, [r7, #16]
 8006856:	687a      	ldr	r2, [r7, #4]
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	009b      	lsls	r3, r3, #2
 800685e:	441a      	add	r2, r3
 8006860:	8a3b      	ldrh	r3, [r7, #16]
 8006862:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006866:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800686a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800686e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006872:	b29b      	uxth	r3, r3
 8006874:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	781b      	ldrb	r3, [r3, #0]
 800687c:	009b      	lsls	r3, r3, #2
 800687e:	4413      	add	r3, r2
 8006880:	881b      	ldrh	r3, [r3, #0]
 8006882:	b29b      	uxth	r3, r3
 8006884:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006888:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800688c:	81fb      	strh	r3, [r7, #14]
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	781b      	ldrb	r3, [r3, #0]
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	441a      	add	r2, r3
 8006898:	89fb      	ldrh	r3, [r7, #14]
 800689a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800689e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	8013      	strh	r3, [r2, #0]
 80068ae:	e14d      	b.n	8006b4c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	785b      	ldrb	r3, [r3, #1]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	f040 80a5 	bne.w	8006a04 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80068ba:	687a      	ldr	r2, [r7, #4]
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	009b      	lsls	r3, r3, #2
 80068c2:	4413      	add	r3, r2
 80068c4:	881b      	ldrh	r3, [r3, #0]
 80068c6:	843b      	strh	r3, [r7, #32]
 80068c8:	8c3b      	ldrh	r3, [r7, #32]
 80068ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d01b      	beq.n	800690a <USB_DeactivateEndpoint+0x18a>
 80068d2:	687a      	ldr	r2, [r7, #4]
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	781b      	ldrb	r3, [r3, #0]
 80068d8:	009b      	lsls	r3, r3, #2
 80068da:	4413      	add	r3, r2
 80068dc:	881b      	ldrh	r3, [r3, #0]
 80068de:	b29b      	uxth	r3, r3
 80068e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068e8:	83fb      	strh	r3, [r7, #30]
 80068ea:	687a      	ldr	r2, [r7, #4]
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	781b      	ldrb	r3, [r3, #0]
 80068f0:	009b      	lsls	r3, r3, #2
 80068f2:	441a      	add	r2, r3
 80068f4:	8bfb      	ldrh	r3, [r7, #30]
 80068f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006902:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006906:	b29b      	uxth	r3, r3
 8006908:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	009b      	lsls	r3, r3, #2
 8006912:	4413      	add	r3, r2
 8006914:	881b      	ldrh	r3, [r3, #0]
 8006916:	83bb      	strh	r3, [r7, #28]
 8006918:	8bbb      	ldrh	r3, [r7, #28]
 800691a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800691e:	2b00      	cmp	r3, #0
 8006920:	d01b      	beq.n	800695a <USB_DeactivateEndpoint+0x1da>
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	4413      	add	r3, r2
 800692c:	881b      	ldrh	r3, [r3, #0]
 800692e:	b29b      	uxth	r3, r3
 8006930:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006934:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006938:	837b      	strh	r3, [r7, #26]
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	781b      	ldrb	r3, [r3, #0]
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	441a      	add	r2, r3
 8006944:	8b7b      	ldrh	r3, [r7, #26]
 8006946:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800694a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800694e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006952:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006956:	b29b      	uxth	r3, r3
 8006958:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	781b      	ldrb	r3, [r3, #0]
 8006960:	009b      	lsls	r3, r3, #2
 8006962:	4413      	add	r3, r2
 8006964:	881b      	ldrh	r3, [r3, #0]
 8006966:	b29b      	uxth	r3, r3
 8006968:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800696c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006970:	833b      	strh	r3, [r7, #24]
 8006972:	687a      	ldr	r2, [r7, #4]
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	441a      	add	r2, r3
 800697c:	8b3b      	ldrh	r3, [r7, #24]
 800697e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006982:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006986:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800698a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800698e:	b29b      	uxth	r3, r3
 8006990:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006992:	687a      	ldr	r2, [r7, #4]
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	781b      	ldrb	r3, [r3, #0]
 8006998:	009b      	lsls	r3, r3, #2
 800699a:	4413      	add	r3, r2
 800699c:	881b      	ldrh	r3, [r3, #0]
 800699e:	b29b      	uxth	r3, r3
 80069a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80069a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069a8:	82fb      	strh	r3, [r7, #22]
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	781b      	ldrb	r3, [r3, #0]
 80069b0:	009b      	lsls	r3, r3, #2
 80069b2:	441a      	add	r2, r3
 80069b4:	8afb      	ldrh	r3, [r7, #22]
 80069b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	781b      	ldrb	r3, [r3, #0]
 80069d0:	009b      	lsls	r3, r3, #2
 80069d2:	4413      	add	r3, r2
 80069d4:	881b      	ldrh	r3, [r3, #0]
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069e0:	82bb      	strh	r3, [r7, #20]
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	781b      	ldrb	r3, [r3, #0]
 80069e8:	009b      	lsls	r3, r3, #2
 80069ea:	441a      	add	r2, r3
 80069ec:	8abb      	ldrh	r3, [r7, #20]
 80069ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	8013      	strh	r3, [r2, #0]
 8006a02:	e0a3      	b.n	8006b4c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006a04:	687a      	ldr	r2, [r7, #4]
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	781b      	ldrb	r3, [r3, #0]
 8006a0a:	009b      	lsls	r3, r3, #2
 8006a0c:	4413      	add	r3, r2
 8006a0e:	881b      	ldrh	r3, [r3, #0]
 8006a10:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8006a12:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006a14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d01b      	beq.n	8006a54 <USB_DeactivateEndpoint+0x2d4>
 8006a1c:	687a      	ldr	r2, [r7, #4]
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	781b      	ldrb	r3, [r3, #0]
 8006a22:	009b      	lsls	r3, r3, #2
 8006a24:	4413      	add	r3, r2
 8006a26:	881b      	ldrh	r3, [r3, #0]
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a32:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	781b      	ldrb	r3, [r3, #0]
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	441a      	add	r2, r3
 8006a3e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006a40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a48:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006a4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006a54:	687a      	ldr	r2, [r7, #4]
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	781b      	ldrb	r3, [r3, #0]
 8006a5a:	009b      	lsls	r3, r3, #2
 8006a5c:	4413      	add	r3, r2
 8006a5e:	881b      	ldrh	r3, [r3, #0]
 8006a60:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006a62:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d01b      	beq.n	8006aa4 <USB_DeactivateEndpoint+0x324>
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	4413      	add	r3, r2
 8006a76:	881b      	ldrh	r3, [r3, #0]
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a82:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	441a      	add	r2, r3
 8006a8e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006a90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a9c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006aa4:	687a      	ldr	r2, [r7, #4]
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	781b      	ldrb	r3, [r3, #0]
 8006aaa:	009b      	lsls	r3, r3, #2
 8006aac:	4413      	add	r3, r2
 8006aae:	881b      	ldrh	r3, [r3, #0]
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ab6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aba:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006abc:	687a      	ldr	r2, [r7, #4]
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	781b      	ldrb	r3, [r3, #0]
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	441a      	add	r2, r3
 8006ac6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006ac8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006acc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ad0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006ad4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006adc:	687a      	ldr	r2, [r7, #4]
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	781b      	ldrb	r3, [r3, #0]
 8006ae2:	009b      	lsls	r3, r3, #2
 8006ae4:	4413      	add	r3, r2
 8006ae6:	881b      	ldrh	r3, [r3, #0]
 8006ae8:	b29b      	uxth	r3, r3
 8006aea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006aee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006af2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	781b      	ldrb	r3, [r3, #0]
 8006afa:	009b      	lsls	r3, r3, #2
 8006afc:	441a      	add	r2, r3
 8006afe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006b00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	781b      	ldrb	r3, [r3, #0]
 8006b1a:	009b      	lsls	r3, r3, #2
 8006b1c:	4413      	add	r3, r2
 8006b1e:	881b      	ldrh	r3, [r3, #0]
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b2a:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	781b      	ldrb	r3, [r3, #0]
 8006b32:	009b      	lsls	r3, r3, #2
 8006b34:	441a      	add	r2, r3
 8006b36:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006b38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b48:	b29b      	uxth	r3, r3
 8006b4a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006b4c:	2300      	movs	r3, #0
}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	3734      	adds	r7, #52	@ 0x34
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bc80      	pop	{r7}
 8006b56:	4770      	bx	lr

08006b58 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b0c2      	sub	sp, #264	@ 0x108
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b62:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b66:	6018      	str	r0, [r3, #0]
 8006b68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b70:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006b72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	785b      	ldrb	r3, [r3, #1]
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	f040 86b7 	bne.w	80078f2 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006b84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	699a      	ldr	r2, [r3, #24]
 8006b90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	691b      	ldr	r3, [r3, #16]
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	d908      	bls.n	8006bb2 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8006ba0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ba4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	691b      	ldr	r3, [r3, #16]
 8006bac:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006bb0:	e007      	b.n	8006bc2 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8006bb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bb6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	699b      	ldr	r3, [r3, #24]
 8006bbe:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006bc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	7b1b      	ldrb	r3, [r3, #12]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d13a      	bne.n	8006c48 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006bd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bd6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	6959      	ldr	r1, [r3, #20]
 8006bde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006be2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	88da      	ldrh	r2, [r3, #6]
 8006bea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006bf4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006bf8:	6800      	ldr	r0, [r0, #0]
 8006bfa:	f001 fc9c 	bl	8008536 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006bfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c02:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	613b      	str	r3, [r7, #16]
 8006c0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c0e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	4413      	add	r3, r2
 8006c20:	613b      	str	r3, [r7, #16]
 8006c22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	781b      	ldrb	r3, [r3, #0]
 8006c2e:	011a      	lsls	r2, r3, #4
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	4413      	add	r3, r2
 8006c34:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006c38:	60fb      	str	r3, [r7, #12]
 8006c3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c3e:	b29a      	uxth	r2, r3
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	801a      	strh	r2, [r3, #0]
 8006c44:	f000 be1f 	b.w	8007886 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006c48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	78db      	ldrb	r3, [r3, #3]
 8006c54:	2b02      	cmp	r3, #2
 8006c56:	f040 8462 	bne.w	800751e <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006c5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	6a1a      	ldr	r2, [r3, #32]
 8006c66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	691b      	ldr	r3, [r3, #16]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	f240 83df 	bls.w	8007436 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006c78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c7c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c80:	681a      	ldr	r2, [r3, #0]
 8006c82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	781b      	ldrb	r3, [r3, #0]
 8006c8e:	009b      	lsls	r3, r3, #2
 8006c90:	4413      	add	r3, r2
 8006c92:	881b      	ldrh	r3, [r3, #0]
 8006c94:	b29b      	uxth	r3, r3
 8006c96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c9e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006ca2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ca6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006caa:	681a      	ldr	r2, [r3, #0]
 8006cac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	441a      	add	r2, r3
 8006cbc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006cc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cc8:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006ccc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006cd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	6a1a      	ldr	r2, [r3, #32]
 8006ce0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ce4:	1ad2      	subs	r2, r2, r3
 8006ce6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006cf2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cf6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006cfa:	681a      	ldr	r2, [r3, #0]
 8006cfc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	781b      	ldrb	r3, [r3, #0]
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	4413      	add	r3, r2
 8006d0c:	881b      	ldrh	r3, [r3, #0]
 8006d0e:	b29b      	uxth	r3, r3
 8006d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	f000 81c7 	beq.w	80070a8 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006d1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d1e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d2a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	785b      	ldrb	r3, [r3, #1]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d177      	bne.n	8006e26 <USB_EPStartXfer+0x2ce>
 8006d36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d3a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d46:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	461a      	mov	r2, r3
 8006d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d56:	4413      	add	r3, r2
 8006d58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	781b      	ldrb	r3, [r3, #0]
 8006d66:	011a      	lsls	r2, r3, #4
 8006d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d6a:	4413      	add	r3, r2
 8006d6c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006d70:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d74:	881b      	ldrh	r3, [r3, #0]
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d7c:	b29a      	uxth	r2, r3
 8006d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d80:	801a      	strh	r2, [r3, #0]
 8006d82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d86:	2b3e      	cmp	r3, #62	@ 0x3e
 8006d88:	d921      	bls.n	8006dce <USB_EPStartXfer+0x276>
 8006d8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d8e:	095b      	lsrs	r3, r3, #5
 8006d90:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006d94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d98:	f003 031f 	and.w	r3, r3, #31
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d104      	bne.n	8006daa <USB_EPStartXfer+0x252>
 8006da0:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006da4:	3b01      	subs	r3, #1
 8006da6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dac:	881b      	ldrh	r3, [r3, #0]
 8006dae:	b29a      	uxth	r2, r3
 8006db0:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006db4:	b29b      	uxth	r3, r3
 8006db6:	029b      	lsls	r3, r3, #10
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006dc6:	b29a      	uxth	r2, r3
 8006dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dca:	801a      	strh	r2, [r3, #0]
 8006dcc:	e050      	b.n	8006e70 <USB_EPStartXfer+0x318>
 8006dce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d10a      	bne.n	8006dec <USB_EPStartXfer+0x294>
 8006dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd8:	881b      	ldrh	r3, [r3, #0]
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006de0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006de4:	b29a      	uxth	r2, r3
 8006de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de8:	801a      	strh	r2, [r3, #0]
 8006dea:	e041      	b.n	8006e70 <USB_EPStartXfer+0x318>
 8006dec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006df0:	085b      	lsrs	r3, r3, #1
 8006df2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006df6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dfa:	f003 0301 	and.w	r3, r3, #1
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d004      	beq.n	8006e0c <USB_EPStartXfer+0x2b4>
 8006e02:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006e06:	3301      	adds	r3, #1
 8006e08:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0e:	881b      	ldrh	r3, [r3, #0]
 8006e10:	b29a      	uxth	r2, r3
 8006e12:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	029b      	lsls	r3, r3, #10
 8006e1a:	b29b      	uxth	r3, r3
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	b29a      	uxth	r2, r3
 8006e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e22:	801a      	strh	r2, [r3, #0]
 8006e24:	e024      	b.n	8006e70 <USB_EPStartXfer+0x318>
 8006e26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e2a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	785b      	ldrb	r3, [r3, #1]
 8006e32:	2b01      	cmp	r3, #1
 8006e34:	d11c      	bne.n	8006e70 <USB_EPStartXfer+0x318>
 8006e36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e3a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	461a      	mov	r2, r3
 8006e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e4a:	4413      	add	r3, r2
 8006e4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	781b      	ldrb	r3, [r3, #0]
 8006e5a:	011a      	lsls	r2, r3, #4
 8006e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e5e:	4413      	add	r3, r2
 8006e60:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e6a:	b29a      	uxth	r2, r3
 8006e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e6e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006e70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	895b      	ldrh	r3, [r3, #10]
 8006e7c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006e80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	6959      	ldr	r1, [r3, #20]
 8006e8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006e96:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006e9a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006e9e:	6800      	ldr	r0, [r0, #0]
 8006ea0:	f001 fb49 	bl	8008536 <USB_WritePMA>
            ep->xfer_buff += len;
 8006ea4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ea8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	695a      	ldr	r2, [r3, #20]
 8006eb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006eb4:	441a      	add	r2, r3
 8006eb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006eba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006ec2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ec6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	6a1a      	ldr	r2, [r3, #32]
 8006ece:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ed2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	429a      	cmp	r2, r3
 8006edc:	d90f      	bls.n	8006efe <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8006ede:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ee2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	6a1a      	ldr	r2, [r3, #32]
 8006eea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006eee:	1ad2      	subs	r2, r2, r3
 8006ef0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ef4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	621a      	str	r2, [r3, #32]
 8006efc:	e00e      	b.n	8006f1c <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8006efe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	6a1b      	ldr	r3, [r3, #32]
 8006f0a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8006f0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006f1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	785b      	ldrb	r3, [r3, #1]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d177      	bne.n	800701c <USB_EPStartXfer+0x4c4>
 8006f2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f30:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	61bb      	str	r3, [r7, #24]
 8006f38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f3c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	461a      	mov	r2, r3
 8006f4a:	69bb      	ldr	r3, [r7, #24]
 8006f4c:	4413      	add	r3, r2
 8006f4e:	61bb      	str	r3, [r7, #24]
 8006f50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	781b      	ldrb	r3, [r3, #0]
 8006f5c:	011a      	lsls	r2, r3, #4
 8006f5e:	69bb      	ldr	r3, [r7, #24]
 8006f60:	4413      	add	r3, r2
 8006f62:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006f66:	617b      	str	r3, [r7, #20]
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	881b      	ldrh	r3, [r3, #0]
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f72:	b29a      	uxth	r2, r3
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	801a      	strh	r2, [r3, #0]
 8006f78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f7c:	2b3e      	cmp	r3, #62	@ 0x3e
 8006f7e:	d921      	bls.n	8006fc4 <USB_EPStartXfer+0x46c>
 8006f80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f84:	095b      	lsrs	r3, r3, #5
 8006f86:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006f8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f8e:	f003 031f 	and.w	r3, r3, #31
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d104      	bne.n	8006fa0 <USB_EPStartXfer+0x448>
 8006f96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f9a:	3b01      	subs	r3, #1
 8006f9c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	881b      	ldrh	r3, [r3, #0]
 8006fa4:	b29a      	uxth	r2, r3
 8006fa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	029b      	lsls	r3, r3, #10
 8006fae:	b29b      	uxth	r3, r3
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fbc:	b29a      	uxth	r2, r3
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	801a      	strh	r2, [r3, #0]
 8006fc2:	e056      	b.n	8007072 <USB_EPStartXfer+0x51a>
 8006fc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d10a      	bne.n	8006fe2 <USB_EPStartXfer+0x48a>
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	881b      	ldrh	r3, [r3, #0]
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fda:	b29a      	uxth	r2, r3
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	801a      	strh	r2, [r3, #0]
 8006fe0:	e047      	b.n	8007072 <USB_EPStartXfer+0x51a>
 8006fe2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fe6:	085b      	lsrs	r3, r3, #1
 8006fe8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006fec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ff0:	f003 0301 	and.w	r3, r3, #1
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d004      	beq.n	8007002 <USB_EPStartXfer+0x4aa>
 8006ff8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ffc:	3301      	adds	r3, #1
 8006ffe:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	881b      	ldrh	r3, [r3, #0]
 8007006:	b29a      	uxth	r2, r3
 8007008:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800700c:	b29b      	uxth	r3, r3
 800700e:	029b      	lsls	r3, r3, #10
 8007010:	b29b      	uxth	r3, r3
 8007012:	4313      	orrs	r3, r2
 8007014:	b29a      	uxth	r2, r3
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	801a      	strh	r2, [r3, #0]
 800701a:	e02a      	b.n	8007072 <USB_EPStartXfer+0x51a>
 800701c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007020:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	785b      	ldrb	r3, [r3, #1]
 8007028:	2b01      	cmp	r3, #1
 800702a:	d122      	bne.n	8007072 <USB_EPStartXfer+0x51a>
 800702c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007030:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	623b      	str	r3, [r7, #32]
 8007038:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800703c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007046:	b29b      	uxth	r3, r3
 8007048:	461a      	mov	r2, r3
 800704a:	6a3b      	ldr	r3, [r7, #32]
 800704c:	4413      	add	r3, r2
 800704e:	623b      	str	r3, [r7, #32]
 8007050:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007054:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	781b      	ldrb	r3, [r3, #0]
 800705c:	011a      	lsls	r2, r3, #4
 800705e:	6a3b      	ldr	r3, [r7, #32]
 8007060:	4413      	add	r3, r2
 8007062:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007066:	61fb      	str	r3, [r7, #28]
 8007068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800706c:	b29a      	uxth	r2, r3
 800706e:	69fb      	ldr	r3, [r7, #28]
 8007070:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007072:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007076:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	891b      	ldrh	r3, [r3, #8]
 800707e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007082:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007086:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	6959      	ldr	r1, [r3, #20]
 800708e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007092:	b29b      	uxth	r3, r3
 8007094:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007098:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800709c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80070a0:	6800      	ldr	r0, [r0, #0]
 80070a2:	f001 fa48 	bl	8008536 <USB_WritePMA>
 80070a6:	e3ee      	b.n	8007886 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80070a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	785b      	ldrb	r3, [r3, #1]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d177      	bne.n	80071a8 <USB_EPStartXfer+0x650>
 80070b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070bc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80070c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070c8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070d2:	b29b      	uxth	r3, r3
 80070d4:	461a      	mov	r2, r3
 80070d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070d8:	4413      	add	r3, r2
 80070da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80070dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	781b      	ldrb	r3, [r3, #0]
 80070e8:	011a      	lsls	r2, r3, #4
 80070ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070ec:	4413      	add	r3, r2
 80070ee:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80070f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80070f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070f6:	881b      	ldrh	r3, [r3, #0]
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070fe:	b29a      	uxth	r2, r3
 8007100:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007102:	801a      	strh	r2, [r3, #0]
 8007104:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007108:	2b3e      	cmp	r3, #62	@ 0x3e
 800710a:	d921      	bls.n	8007150 <USB_EPStartXfer+0x5f8>
 800710c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007110:	095b      	lsrs	r3, r3, #5
 8007112:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007116:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800711a:	f003 031f 	and.w	r3, r3, #31
 800711e:	2b00      	cmp	r3, #0
 8007120:	d104      	bne.n	800712c <USB_EPStartXfer+0x5d4>
 8007122:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007126:	3b01      	subs	r3, #1
 8007128:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800712c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800712e:	881b      	ldrh	r3, [r3, #0]
 8007130:	b29a      	uxth	r2, r3
 8007132:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007136:	b29b      	uxth	r3, r3
 8007138:	029b      	lsls	r3, r3, #10
 800713a:	b29b      	uxth	r3, r3
 800713c:	4313      	orrs	r3, r2
 800713e:	b29b      	uxth	r3, r3
 8007140:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007144:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007148:	b29a      	uxth	r2, r3
 800714a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800714c:	801a      	strh	r2, [r3, #0]
 800714e:	e056      	b.n	80071fe <USB_EPStartXfer+0x6a6>
 8007150:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007154:	2b00      	cmp	r3, #0
 8007156:	d10a      	bne.n	800716e <USB_EPStartXfer+0x616>
 8007158:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800715a:	881b      	ldrh	r3, [r3, #0]
 800715c:	b29b      	uxth	r3, r3
 800715e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007162:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007166:	b29a      	uxth	r2, r3
 8007168:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800716a:	801a      	strh	r2, [r3, #0]
 800716c:	e047      	b.n	80071fe <USB_EPStartXfer+0x6a6>
 800716e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007172:	085b      	lsrs	r3, r3, #1
 8007174:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007178:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800717c:	f003 0301 	and.w	r3, r3, #1
 8007180:	2b00      	cmp	r3, #0
 8007182:	d004      	beq.n	800718e <USB_EPStartXfer+0x636>
 8007184:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007188:	3301      	adds	r3, #1
 800718a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800718e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007190:	881b      	ldrh	r3, [r3, #0]
 8007192:	b29a      	uxth	r2, r3
 8007194:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007198:	b29b      	uxth	r3, r3
 800719a:	029b      	lsls	r3, r3, #10
 800719c:	b29b      	uxth	r3, r3
 800719e:	4313      	orrs	r3, r2
 80071a0:	b29a      	uxth	r2, r3
 80071a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071a4:	801a      	strh	r2, [r3, #0]
 80071a6:	e02a      	b.n	80071fe <USB_EPStartXfer+0x6a6>
 80071a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	785b      	ldrb	r3, [r3, #1]
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d122      	bne.n	80071fe <USB_EPStartXfer+0x6a6>
 80071b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071bc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80071c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071c8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	461a      	mov	r2, r3
 80071d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071d8:	4413      	add	r3, r2
 80071da:	653b      	str	r3, [r7, #80]	@ 0x50
 80071dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	781b      	ldrb	r3, [r3, #0]
 80071e8:	011a      	lsls	r2, r3, #4
 80071ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071ec:	4413      	add	r3, r2
 80071ee:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80071f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071f8:	b29a      	uxth	r2, r3
 80071fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071fc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80071fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007202:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	891b      	ldrh	r3, [r3, #8]
 800720a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800720e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007212:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	6959      	ldr	r1, [r3, #20]
 800721a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800721e:	b29b      	uxth	r3, r3
 8007220:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007224:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007228:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800722c:	6800      	ldr	r0, [r0, #0]
 800722e:	f001 f982 	bl	8008536 <USB_WritePMA>
            ep->xfer_buff += len;
 8007232:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007236:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	695a      	ldr	r2, [r3, #20]
 800723e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007242:	441a      	add	r2, r3
 8007244:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007248:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007250:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007254:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	6a1a      	ldr	r2, [r3, #32]
 800725c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007260:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	691b      	ldr	r3, [r3, #16]
 8007268:	429a      	cmp	r2, r3
 800726a:	d90f      	bls.n	800728c <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800726c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007270:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	6a1a      	ldr	r2, [r3, #32]
 8007278:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800727c:	1ad2      	subs	r2, r2, r3
 800727e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007282:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	621a      	str	r2, [r3, #32]
 800728a:	e00e      	b.n	80072aa <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800728c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007290:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	6a1b      	ldr	r3, [r3, #32]
 8007298:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800729c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2200      	movs	r2, #0
 80072a8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80072aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80072b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	785b      	ldrb	r3, [r3, #1]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d177      	bne.n	80073b6 <USB_EPStartXfer+0x85e>
 80072c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072ca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80072d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	461a      	mov	r2, r3
 80072e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072e6:	4413      	add	r3, r2
 80072e8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80072ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	781b      	ldrb	r3, [r3, #0]
 80072f6:	011a      	lsls	r2, r3, #4
 80072f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072fa:	4413      	add	r3, r2
 80072fc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007300:	637b      	str	r3, [r7, #52]	@ 0x34
 8007302:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007304:	881b      	ldrh	r3, [r3, #0]
 8007306:	b29b      	uxth	r3, r3
 8007308:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800730c:	b29a      	uxth	r2, r3
 800730e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007310:	801a      	strh	r2, [r3, #0]
 8007312:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007316:	2b3e      	cmp	r3, #62	@ 0x3e
 8007318:	d921      	bls.n	800735e <USB_EPStartXfer+0x806>
 800731a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800731e:	095b      	lsrs	r3, r3, #5
 8007320:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007324:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007328:	f003 031f 	and.w	r3, r3, #31
 800732c:	2b00      	cmp	r3, #0
 800732e:	d104      	bne.n	800733a <USB_EPStartXfer+0x7e2>
 8007330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007334:	3b01      	subs	r3, #1
 8007336:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800733a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800733c:	881b      	ldrh	r3, [r3, #0]
 800733e:	b29a      	uxth	r2, r3
 8007340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007344:	b29b      	uxth	r3, r3
 8007346:	029b      	lsls	r3, r3, #10
 8007348:	b29b      	uxth	r3, r3
 800734a:	4313      	orrs	r3, r2
 800734c:	b29b      	uxth	r3, r3
 800734e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007352:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007356:	b29a      	uxth	r2, r3
 8007358:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800735a:	801a      	strh	r2, [r3, #0]
 800735c:	e050      	b.n	8007400 <USB_EPStartXfer+0x8a8>
 800735e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007362:	2b00      	cmp	r3, #0
 8007364:	d10a      	bne.n	800737c <USB_EPStartXfer+0x824>
 8007366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007368:	881b      	ldrh	r3, [r3, #0]
 800736a:	b29b      	uxth	r3, r3
 800736c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007370:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007374:	b29a      	uxth	r2, r3
 8007376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007378:	801a      	strh	r2, [r3, #0]
 800737a:	e041      	b.n	8007400 <USB_EPStartXfer+0x8a8>
 800737c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007380:	085b      	lsrs	r3, r3, #1
 8007382:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007386:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800738a:	f003 0301 	and.w	r3, r3, #1
 800738e:	2b00      	cmp	r3, #0
 8007390:	d004      	beq.n	800739c <USB_EPStartXfer+0x844>
 8007392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007396:	3301      	adds	r3, #1
 8007398:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800739c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800739e:	881b      	ldrh	r3, [r3, #0]
 80073a0:	b29a      	uxth	r2, r3
 80073a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	029b      	lsls	r3, r3, #10
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	4313      	orrs	r3, r2
 80073ae:	b29a      	uxth	r2, r3
 80073b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073b2:	801a      	strh	r2, [r3, #0]
 80073b4:	e024      	b.n	8007400 <USB_EPStartXfer+0x8a8>
 80073b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	785b      	ldrb	r3, [r3, #1]
 80073c2:	2b01      	cmp	r3, #1
 80073c4:	d11c      	bne.n	8007400 <USB_EPStartXfer+0x8a8>
 80073c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073ca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	461a      	mov	r2, r3
 80073d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073da:	4413      	add	r3, r2
 80073dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80073de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	781b      	ldrb	r3, [r3, #0]
 80073ea:	011a      	lsls	r2, r3, #4
 80073ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073ee:	4413      	add	r3, r2
 80073f0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80073f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80073f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073fa:	b29a      	uxth	r2, r3
 80073fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073fe:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007400:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007404:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	895b      	ldrh	r3, [r3, #10]
 800740c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007410:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007414:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	6959      	ldr	r1, [r3, #20]
 800741c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007420:	b29b      	uxth	r3, r3
 8007422:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007426:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800742a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800742e:	6800      	ldr	r0, [r0, #0]
 8007430:	f001 f881 	bl	8008536 <USB_WritePMA>
 8007434:	e227      	b.n	8007886 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007436:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800743a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	6a1b      	ldr	r3, [r3, #32]
 8007442:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007446:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800744a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007454:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	781b      	ldrb	r3, [r3, #0]
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	4413      	add	r3, r2
 8007460:	881b      	ldrh	r3, [r3, #0]
 8007462:	b29b      	uxth	r3, r3
 8007464:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007468:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800746c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007470:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007474:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800747e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	781b      	ldrb	r3, [r3, #0]
 8007486:	009b      	lsls	r3, r3, #2
 8007488:	441a      	add	r2, r3
 800748a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800748e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007492:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007496:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800749a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800749e:	b29b      	uxth	r3, r3
 80074a0:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80074a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80074ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074bc:	b29b      	uxth	r3, r3
 80074be:	461a      	mov	r2, r3
 80074c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074c2:	4413      	add	r3, r2
 80074c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80074c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	781b      	ldrb	r3, [r3, #0]
 80074d2:	011a      	lsls	r2, r3, #4
 80074d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074d6:	4413      	add	r3, r2
 80074d8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80074dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80074de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074e2:	b29a      	uxth	r2, r3
 80074e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80074e6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80074e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	891b      	ldrh	r3, [r3, #8]
 80074f4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80074f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	6959      	ldr	r1, [r3, #20]
 8007504:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007508:	b29b      	uxth	r3, r3
 800750a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800750e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007512:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007516:	6800      	ldr	r0, [r0, #0]
 8007518:	f001 f80d 	bl	8008536 <USB_WritePMA>
 800751c:	e1b3      	b.n	8007886 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800751e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007522:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	6a1a      	ldr	r2, [r3, #32]
 800752a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800752e:	1ad2      	subs	r2, r2, r3
 8007530:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007534:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800753c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007540:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007544:	681a      	ldr	r2, [r3, #0]
 8007546:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800754a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	781b      	ldrb	r3, [r3, #0]
 8007552:	009b      	lsls	r3, r3, #2
 8007554:	4413      	add	r3, r2
 8007556:	881b      	ldrh	r3, [r3, #0]
 8007558:	b29b      	uxth	r3, r3
 800755a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800755e:	2b00      	cmp	r3, #0
 8007560:	f000 80c6 	beq.w	80076f0 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007564:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007568:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007570:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007574:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	785b      	ldrb	r3, [r3, #1]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d177      	bne.n	8007670 <USB_EPStartXfer+0xb18>
 8007580:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007584:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800758c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007590:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800759a:	b29b      	uxth	r3, r3
 800759c:	461a      	mov	r2, r3
 800759e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80075a0:	4413      	add	r3, r2
 80075a2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80075a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	781b      	ldrb	r3, [r3, #0]
 80075b0:	011a      	lsls	r2, r3, #4
 80075b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80075b4:	4413      	add	r3, r2
 80075b6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80075ba:	667b      	str	r3, [r7, #100]	@ 0x64
 80075bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075be:	881b      	ldrh	r3, [r3, #0]
 80075c0:	b29b      	uxth	r3, r3
 80075c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80075c6:	b29a      	uxth	r2, r3
 80075c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075ca:	801a      	strh	r2, [r3, #0]
 80075cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075d0:	2b3e      	cmp	r3, #62	@ 0x3e
 80075d2:	d921      	bls.n	8007618 <USB_EPStartXfer+0xac0>
 80075d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075d8:	095b      	lsrs	r3, r3, #5
 80075da:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80075de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075e2:	f003 031f 	and.w	r3, r3, #31
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d104      	bne.n	80075f4 <USB_EPStartXfer+0xa9c>
 80075ea:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80075ee:	3b01      	subs	r3, #1
 80075f0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80075f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075f6:	881b      	ldrh	r3, [r3, #0]
 80075f8:	b29a      	uxth	r2, r3
 80075fa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80075fe:	b29b      	uxth	r3, r3
 8007600:	029b      	lsls	r3, r3, #10
 8007602:	b29b      	uxth	r3, r3
 8007604:	4313      	orrs	r3, r2
 8007606:	b29b      	uxth	r3, r3
 8007608:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800760c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007610:	b29a      	uxth	r2, r3
 8007612:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007614:	801a      	strh	r2, [r3, #0]
 8007616:	e050      	b.n	80076ba <USB_EPStartXfer+0xb62>
 8007618:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800761c:	2b00      	cmp	r3, #0
 800761e:	d10a      	bne.n	8007636 <USB_EPStartXfer+0xade>
 8007620:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007622:	881b      	ldrh	r3, [r3, #0]
 8007624:	b29b      	uxth	r3, r3
 8007626:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800762a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800762e:	b29a      	uxth	r2, r3
 8007630:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007632:	801a      	strh	r2, [r3, #0]
 8007634:	e041      	b.n	80076ba <USB_EPStartXfer+0xb62>
 8007636:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800763a:	085b      	lsrs	r3, r3, #1
 800763c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007640:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007644:	f003 0301 	and.w	r3, r3, #1
 8007648:	2b00      	cmp	r3, #0
 800764a:	d004      	beq.n	8007656 <USB_EPStartXfer+0xafe>
 800764c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007650:	3301      	adds	r3, #1
 8007652:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007656:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007658:	881b      	ldrh	r3, [r3, #0]
 800765a:	b29a      	uxth	r2, r3
 800765c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007660:	b29b      	uxth	r3, r3
 8007662:	029b      	lsls	r3, r3, #10
 8007664:	b29b      	uxth	r3, r3
 8007666:	4313      	orrs	r3, r2
 8007668:	b29a      	uxth	r2, r3
 800766a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800766c:	801a      	strh	r2, [r3, #0]
 800766e:	e024      	b.n	80076ba <USB_EPStartXfer+0xb62>
 8007670:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007674:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	785b      	ldrb	r3, [r3, #1]
 800767c:	2b01      	cmp	r3, #1
 800767e:	d11c      	bne.n	80076ba <USB_EPStartXfer+0xb62>
 8007680:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007684:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800768e:	b29b      	uxth	r3, r3
 8007690:	461a      	mov	r2, r3
 8007692:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007694:	4413      	add	r3, r2
 8007696:	673b      	str	r3, [r7, #112]	@ 0x70
 8007698:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800769c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	781b      	ldrb	r3, [r3, #0]
 80076a4:	011a      	lsls	r2, r3, #4
 80076a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80076a8:	4413      	add	r3, r2
 80076aa:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80076ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80076b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076b4:	b29a      	uxth	r2, r3
 80076b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076b8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80076ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	895b      	ldrh	r3, [r3, #10]
 80076c6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80076ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	6959      	ldr	r1, [r3, #20]
 80076d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076da:	b29b      	uxth	r3, r3
 80076dc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80076e0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80076e4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80076e8:	6800      	ldr	r0, [r0, #0]
 80076ea:	f000 ff24 	bl	8008536 <USB_WritePMA>
 80076ee:	e0ca      	b.n	8007886 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80076f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	785b      	ldrb	r3, [r3, #1]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d177      	bne.n	80077f0 <USB_EPStartXfer+0xc98>
 8007700:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007704:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800770c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007710:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800771a:	b29b      	uxth	r3, r3
 800771c:	461a      	mov	r2, r3
 800771e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007720:	4413      	add	r3, r2
 8007722:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007724:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007728:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	781b      	ldrb	r3, [r3, #0]
 8007730:	011a      	lsls	r2, r3, #4
 8007732:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007734:	4413      	add	r3, r2
 8007736:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800773a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800773c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800773e:	881b      	ldrh	r3, [r3, #0]
 8007740:	b29b      	uxth	r3, r3
 8007742:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007746:	b29a      	uxth	r2, r3
 8007748:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800774a:	801a      	strh	r2, [r3, #0]
 800774c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007750:	2b3e      	cmp	r3, #62	@ 0x3e
 8007752:	d921      	bls.n	8007798 <USB_EPStartXfer+0xc40>
 8007754:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007758:	095b      	lsrs	r3, r3, #5
 800775a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800775e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007762:	f003 031f 	and.w	r3, r3, #31
 8007766:	2b00      	cmp	r3, #0
 8007768:	d104      	bne.n	8007774 <USB_EPStartXfer+0xc1c>
 800776a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800776e:	3b01      	subs	r3, #1
 8007770:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007774:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007776:	881b      	ldrh	r3, [r3, #0]
 8007778:	b29a      	uxth	r2, r3
 800777a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800777e:	b29b      	uxth	r3, r3
 8007780:	029b      	lsls	r3, r3, #10
 8007782:	b29b      	uxth	r3, r3
 8007784:	4313      	orrs	r3, r2
 8007786:	b29b      	uxth	r3, r3
 8007788:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800778c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007790:	b29a      	uxth	r2, r3
 8007792:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007794:	801a      	strh	r2, [r3, #0]
 8007796:	e05c      	b.n	8007852 <USB_EPStartXfer+0xcfa>
 8007798:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800779c:	2b00      	cmp	r3, #0
 800779e:	d10a      	bne.n	80077b6 <USB_EPStartXfer+0xc5e>
 80077a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80077a2:	881b      	ldrh	r3, [r3, #0]
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077ae:	b29a      	uxth	r2, r3
 80077b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80077b2:	801a      	strh	r2, [r3, #0]
 80077b4:	e04d      	b.n	8007852 <USB_EPStartXfer+0xcfa>
 80077b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077ba:	085b      	lsrs	r3, r3, #1
 80077bc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80077c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077c4:	f003 0301 	and.w	r3, r3, #1
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d004      	beq.n	80077d6 <USB_EPStartXfer+0xc7e>
 80077cc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80077d0:	3301      	adds	r3, #1
 80077d2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80077d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80077d8:	881b      	ldrh	r3, [r3, #0]
 80077da:	b29a      	uxth	r2, r3
 80077dc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	029b      	lsls	r3, r3, #10
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	4313      	orrs	r3, r2
 80077e8:	b29a      	uxth	r2, r3
 80077ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80077ec:	801a      	strh	r2, [r3, #0]
 80077ee:	e030      	b.n	8007852 <USB_EPStartXfer+0xcfa>
 80077f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	785b      	ldrb	r3, [r3, #1]
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d128      	bne.n	8007852 <USB_EPStartXfer+0xcfa>
 8007800:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007804:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800780e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007812:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800781c:	b29b      	uxth	r3, r3
 800781e:	461a      	mov	r2, r3
 8007820:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007824:	4413      	add	r3, r2
 8007826:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800782a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800782e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	781b      	ldrb	r3, [r3, #0]
 8007836:	011a      	lsls	r2, r3, #4
 8007838:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800783c:	4413      	add	r3, r2
 800783e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007842:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007846:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800784a:	b29a      	uxth	r2, r3
 800784c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007850:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007852:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007856:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	891b      	ldrh	r3, [r3, #8]
 800785e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007862:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007866:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	6959      	ldr	r1, [r3, #20]
 800786e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007872:	b29b      	uxth	r3, r3
 8007874:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007878:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800787c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007880:	6800      	ldr	r0, [r0, #0]
 8007882:	f000 fe58 	bl	8008536 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007886:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800788a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800788e:	681a      	ldr	r2, [r3, #0]
 8007890:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007894:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	781b      	ldrb	r3, [r3, #0]
 800789c:	009b      	lsls	r3, r3, #2
 800789e:	4413      	add	r3, r2
 80078a0:	881b      	ldrh	r3, [r3, #0]
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078ac:	817b      	strh	r3, [r7, #10]
 80078ae:	897b      	ldrh	r3, [r7, #10]
 80078b0:	f083 0310 	eor.w	r3, r3, #16
 80078b4:	817b      	strh	r3, [r7, #10]
 80078b6:	897b      	ldrh	r3, [r7, #10]
 80078b8:	f083 0320 	eor.w	r3, r3, #32
 80078bc:	817b      	strh	r3, [r7, #10]
 80078be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078c2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	781b      	ldrb	r3, [r3, #0]
 80078d4:	009b      	lsls	r3, r3, #2
 80078d6:	441a      	add	r2, r3
 80078d8:	897b      	ldrh	r3, [r7, #10]
 80078da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	8013      	strh	r3, [r2, #0]
 80078ee:	f000 bcde 	b.w	80082ae <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80078f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	7b1b      	ldrb	r3, [r3, #12]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f040 80bb 	bne.w	8007a7a <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007904:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007908:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	699a      	ldr	r2, [r3, #24]
 8007910:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007914:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	691b      	ldr	r3, [r3, #16]
 800791c:	429a      	cmp	r2, r3
 800791e:	d917      	bls.n	8007950 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8007920:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007924:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	691b      	ldr	r3, [r3, #16]
 800792c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8007930:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007934:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	699a      	ldr	r2, [r3, #24]
 800793c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007940:	1ad2      	subs	r2, r2, r3
 8007942:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007946:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	619a      	str	r2, [r3, #24]
 800794e:	e00e      	b.n	800796e <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8007950:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007954:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	699b      	ldr	r3, [r3, #24]
 800795c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8007960:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007964:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	2200      	movs	r2, #0
 800796c:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800796e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007972:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800797c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007980:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800798a:	b29b      	uxth	r3, r3
 800798c:	461a      	mov	r2, r3
 800798e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007992:	4413      	add	r3, r2
 8007994:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007998:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800799c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	011a      	lsls	r2, r3, #4
 80079a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80079aa:	4413      	add	r3, r2
 80079ac:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80079b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80079b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80079b8:	881b      	ldrh	r3, [r3, #0]
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079c0:	b29a      	uxth	r2, r3
 80079c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80079c6:	801a      	strh	r2, [r3, #0]
 80079c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079cc:	2b3e      	cmp	r3, #62	@ 0x3e
 80079ce:	d924      	bls.n	8007a1a <USB_EPStartXfer+0xec2>
 80079d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079d4:	095b      	lsrs	r3, r3, #5
 80079d6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80079da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079de:	f003 031f 	and.w	r3, r3, #31
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d104      	bne.n	80079f0 <USB_EPStartXfer+0xe98>
 80079e6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80079ea:	3b01      	subs	r3, #1
 80079ec:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80079f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80079f4:	881b      	ldrh	r3, [r3, #0]
 80079f6:	b29a      	uxth	r2, r3
 80079f8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80079fc:	b29b      	uxth	r3, r3
 80079fe:	029b      	lsls	r3, r3, #10
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	4313      	orrs	r3, r2
 8007a04:	b29b      	uxth	r3, r3
 8007a06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a0e:	b29a      	uxth	r2, r3
 8007a10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a14:	801a      	strh	r2, [r3, #0]
 8007a16:	f000 bc10 	b.w	800823a <USB_EPStartXfer+0x16e2>
 8007a1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d10c      	bne.n	8007a3c <USB_EPStartXfer+0xee4>
 8007a22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a26:	881b      	ldrh	r3, [r3, #0]
 8007a28:	b29b      	uxth	r3, r3
 8007a2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a32:	b29a      	uxth	r2, r3
 8007a34:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a38:	801a      	strh	r2, [r3, #0]
 8007a3a:	e3fe      	b.n	800823a <USB_EPStartXfer+0x16e2>
 8007a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a40:	085b      	lsrs	r3, r3, #1
 8007a42:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007a46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a4a:	f003 0301 	and.w	r3, r3, #1
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d004      	beq.n	8007a5c <USB_EPStartXfer+0xf04>
 8007a52:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007a56:	3301      	adds	r3, #1
 8007a58:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007a5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a60:	881b      	ldrh	r3, [r3, #0]
 8007a62:	b29a      	uxth	r2, r3
 8007a64:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007a68:	b29b      	uxth	r3, r3
 8007a6a:	029b      	lsls	r3, r3, #10
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	b29a      	uxth	r2, r3
 8007a72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a76:	801a      	strh	r2, [r3, #0]
 8007a78:	e3df      	b.n	800823a <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007a7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a7e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	78db      	ldrb	r3, [r3, #3]
 8007a86:	2b02      	cmp	r3, #2
 8007a88:	f040 8218 	bne.w	8007ebc <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007a8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	785b      	ldrb	r3, [r3, #1]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	f040 809d 	bne.w	8007bd8 <USB_EPStartXfer+0x1080>
 8007a9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007aa2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007aac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ab0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	461a      	mov	r2, r3
 8007abe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ac2:	4413      	add	r3, r2
 8007ac4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007ac8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007acc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	781b      	ldrb	r3, [r3, #0]
 8007ad4:	011a      	lsls	r2, r3, #4
 8007ad6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ada:	4413      	add	r3, r2
 8007adc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007ae0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007ae4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007ae8:	881b      	ldrh	r3, [r3, #0]
 8007aea:	b29b      	uxth	r3, r3
 8007aec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007af0:	b29a      	uxth	r2, r3
 8007af2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007af6:	801a      	strh	r2, [r3, #0]
 8007af8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007afc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	691b      	ldr	r3, [r3, #16]
 8007b04:	2b3e      	cmp	r3, #62	@ 0x3e
 8007b06:	d92b      	bls.n	8007b60 <USB_EPStartXfer+0x1008>
 8007b08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	691b      	ldr	r3, [r3, #16]
 8007b14:	095b      	lsrs	r3, r3, #5
 8007b16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007b1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	691b      	ldr	r3, [r3, #16]
 8007b26:	f003 031f 	and.w	r3, r3, #31
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d104      	bne.n	8007b38 <USB_EPStartXfer+0xfe0>
 8007b2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b32:	3b01      	subs	r3, #1
 8007b34:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007b38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007b3c:	881b      	ldrh	r3, [r3, #0]
 8007b3e:	b29a      	uxth	r2, r3
 8007b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b44:	b29b      	uxth	r3, r3
 8007b46:	029b      	lsls	r3, r3, #10
 8007b48:	b29b      	uxth	r3, r3
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b56:	b29a      	uxth	r2, r3
 8007b58:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007b5c:	801a      	strh	r2, [r3, #0]
 8007b5e:	e070      	b.n	8007c42 <USB_EPStartXfer+0x10ea>
 8007b60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b64:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	691b      	ldr	r3, [r3, #16]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d10c      	bne.n	8007b8a <USB_EPStartXfer+0x1032>
 8007b70:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007b74:	881b      	ldrh	r3, [r3, #0]
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b80:	b29a      	uxth	r2, r3
 8007b82:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007b86:	801a      	strh	r2, [r3, #0]
 8007b88:	e05b      	b.n	8007c42 <USB_EPStartXfer+0x10ea>
 8007b8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	691b      	ldr	r3, [r3, #16]
 8007b96:	085b      	lsrs	r3, r3, #1
 8007b98:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007b9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ba0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	691b      	ldr	r3, [r3, #16]
 8007ba8:	f003 0301 	and.w	r3, r3, #1
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d004      	beq.n	8007bba <USB_EPStartXfer+0x1062>
 8007bb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bb4:	3301      	adds	r3, #1
 8007bb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007bba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007bbe:	881b      	ldrh	r3, [r3, #0]
 8007bc0:	b29a      	uxth	r2, r3
 8007bc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	029b      	lsls	r3, r3, #10
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	b29a      	uxth	r2, r3
 8007bd0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007bd4:	801a      	strh	r2, [r3, #0]
 8007bd6:	e034      	b.n	8007c42 <USB_EPStartXfer+0x10ea>
 8007bd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bdc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	785b      	ldrb	r3, [r3, #1]
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d12c      	bne.n	8007c42 <USB_EPStartXfer+0x10ea>
 8007be8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007bf6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bfa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	461a      	mov	r2, r3
 8007c08:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007c0c:	4413      	add	r3, r2
 8007c0e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007c12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	781b      	ldrb	r3, [r3, #0]
 8007c1e:	011a      	lsls	r2, r3, #4
 8007c20:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007c24:	4413      	add	r3, r2
 8007c26:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007c2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007c2e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c32:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	691b      	ldr	r3, [r3, #16]
 8007c3a:	b29a      	uxth	r2, r3
 8007c3c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007c40:	801a      	strh	r2, [r3, #0]
 8007c42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c46:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007c50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	785b      	ldrb	r3, [r3, #1]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	f040 809d 	bne.w	8007d9c <USB_EPStartXfer+0x1244>
 8007c62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c66:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007c70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c74:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	461a      	mov	r2, r3
 8007c82:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007c86:	4413      	add	r3, r2
 8007c88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007c8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	781b      	ldrb	r3, [r3, #0]
 8007c98:	011a      	lsls	r2, r3, #4
 8007c9a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007c9e:	4413      	add	r3, r2
 8007ca0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007ca4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ca8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007cac:	881b      	ldrh	r3, [r3, #0]
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007cb4:	b29a      	uxth	r2, r3
 8007cb6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007cba:	801a      	strh	r2, [r3, #0]
 8007cbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	691b      	ldr	r3, [r3, #16]
 8007cc8:	2b3e      	cmp	r3, #62	@ 0x3e
 8007cca:	d92b      	bls.n	8007d24 <USB_EPStartXfer+0x11cc>
 8007ccc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cd0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	691b      	ldr	r3, [r3, #16]
 8007cd8:	095b      	lsrs	r3, r3, #5
 8007cda:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007cde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ce2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	691b      	ldr	r3, [r3, #16]
 8007cea:	f003 031f 	and.w	r3, r3, #31
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d104      	bne.n	8007cfc <USB_EPStartXfer+0x11a4>
 8007cf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cf6:	3b01      	subs	r3, #1
 8007cf8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007cfc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d00:	881b      	ldrh	r3, [r3, #0]
 8007d02:	b29a      	uxth	r2, r3
 8007d04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d08:	b29b      	uxth	r3, r3
 8007d0a:	029b      	lsls	r3, r3, #10
 8007d0c:	b29b      	uxth	r3, r3
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	b29b      	uxth	r3, r3
 8007d12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d1a:	b29a      	uxth	r2, r3
 8007d1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d20:	801a      	strh	r2, [r3, #0]
 8007d22:	e069      	b.n	8007df8 <USB_EPStartXfer+0x12a0>
 8007d24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	691b      	ldr	r3, [r3, #16]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d10c      	bne.n	8007d4e <USB_EPStartXfer+0x11f6>
 8007d34:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d38:	881b      	ldrh	r3, [r3, #0]
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d44:	b29a      	uxth	r2, r3
 8007d46:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d4a:	801a      	strh	r2, [r3, #0]
 8007d4c:	e054      	b.n	8007df8 <USB_EPStartXfer+0x12a0>
 8007d4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	691b      	ldr	r3, [r3, #16]
 8007d5a:	085b      	lsrs	r3, r3, #1
 8007d5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007d60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d64:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	691b      	ldr	r3, [r3, #16]
 8007d6c:	f003 0301 	and.w	r3, r3, #1
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d004      	beq.n	8007d7e <USB_EPStartXfer+0x1226>
 8007d74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d78:	3301      	adds	r3, #1
 8007d7a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007d7e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d82:	881b      	ldrh	r3, [r3, #0]
 8007d84:	b29a      	uxth	r2, r3
 8007d86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d8a:	b29b      	uxth	r3, r3
 8007d8c:	029b      	lsls	r3, r3, #10
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	4313      	orrs	r3, r2
 8007d92:	b29a      	uxth	r2, r3
 8007d94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d98:	801a      	strh	r2, [r3, #0]
 8007d9a:	e02d      	b.n	8007df8 <USB_EPStartXfer+0x12a0>
 8007d9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007da0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	785b      	ldrb	r3, [r3, #1]
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d125      	bne.n	8007df8 <USB_EPStartXfer+0x12a0>
 8007dac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007db0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	461a      	mov	r2, r3
 8007dbe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007dc2:	4413      	add	r3, r2
 8007dc4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007dc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dcc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	781b      	ldrb	r3, [r3, #0]
 8007dd4:	011a      	lsls	r2, r3, #4
 8007dd6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007dda:	4413      	add	r3, r2
 8007ddc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007de0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007de4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007de8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	691b      	ldr	r3, [r3, #16]
 8007df0:	b29a      	uxth	r2, r3
 8007df2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007df6:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007df8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	69db      	ldr	r3, [r3, #28]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	f000 8218 	beq.w	800823a <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007e0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e0e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e12:	681a      	ldr	r2, [r3, #0]
 8007e14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	781b      	ldrb	r3, [r3, #0]
 8007e20:	009b      	lsls	r3, r3, #2
 8007e22:	4413      	add	r3, r2
 8007e24:	881b      	ldrh	r3, [r3, #0]
 8007e26:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007e2a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007e2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d005      	beq.n	8007e42 <USB_EPStartXfer+0x12ea>
 8007e36:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d10d      	bne.n	8007e5e <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007e42:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007e46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	f040 81f5 	bne.w	800823a <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007e50:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007e54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	f040 81ee 	bne.w	800823a <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8007e5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e62:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e66:	681a      	ldr	r2, [r3, #0]
 8007e68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	781b      	ldrb	r3, [r3, #0]
 8007e74:	009b      	lsls	r3, r3, #2
 8007e76:	4413      	add	r3, r2
 8007e78:	881b      	ldrh	r3, [r3, #0]
 8007e7a:	b29b      	uxth	r3, r3
 8007e7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e84:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007e88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e8c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e90:	681a      	ldr	r2, [r3, #0]
 8007e92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e96:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	441a      	add	r2, r3
 8007ea2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007ea6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007eaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007eae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007eb2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	8013      	strh	r3, [r2, #0]
 8007eba:	e1be      	b.n	800823a <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007ebc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ec0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	78db      	ldrb	r3, [r3, #3]
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	f040 81b4 	bne.w	8008236 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8007ece:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ed2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	699a      	ldr	r2, [r3, #24]
 8007eda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ede:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	691b      	ldr	r3, [r3, #16]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d917      	bls.n	8007f1a <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8007eea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007eee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	691b      	ldr	r3, [r3, #16]
 8007ef6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8007efa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007efe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	699a      	ldr	r2, [r3, #24]
 8007f06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f0a:	1ad2      	subs	r2, r2, r3
 8007f0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	619a      	str	r2, [r3, #24]
 8007f18:	e00e      	b.n	8007f38 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8007f1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	699b      	ldr	r3, [r3, #24]
 8007f26:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8007f2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f2e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	2200      	movs	r2, #0
 8007f36:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007f38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	785b      	ldrb	r3, [r3, #1]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	f040 8085 	bne.w	8008054 <USB_EPStartXfer+0x14fc>
 8007f4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f4e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007f58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f5c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f66:	b29b      	uxth	r3, r3
 8007f68:	461a      	mov	r2, r3
 8007f6a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007f6e:	4413      	add	r3, r2
 8007f70:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007f74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f78:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	781b      	ldrb	r3, [r3, #0]
 8007f80:	011a      	lsls	r2, r3, #4
 8007f82:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007f86:	4413      	add	r3, r2
 8007f88:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007f8c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007f90:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007f94:	881b      	ldrh	r3, [r3, #0]
 8007f96:	b29b      	uxth	r3, r3
 8007f98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f9c:	b29a      	uxth	r2, r3
 8007f9e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007fa2:	801a      	strh	r2, [r3, #0]
 8007fa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fa8:	2b3e      	cmp	r3, #62	@ 0x3e
 8007faa:	d923      	bls.n	8007ff4 <USB_EPStartXfer+0x149c>
 8007fac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fb0:	095b      	lsrs	r3, r3, #5
 8007fb2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007fb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fba:	f003 031f 	and.w	r3, r3, #31
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d104      	bne.n	8007fcc <USB_EPStartXfer+0x1474>
 8007fc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fc6:	3b01      	subs	r3, #1
 8007fc8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007fcc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007fd0:	881b      	ldrh	r3, [r3, #0]
 8007fd2:	b29a      	uxth	r2, r3
 8007fd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fd8:	b29b      	uxth	r3, r3
 8007fda:	029b      	lsls	r3, r3, #10
 8007fdc:	b29b      	uxth	r3, r3
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007fe6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007fea:	b29a      	uxth	r2, r3
 8007fec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007ff0:	801a      	strh	r2, [r3, #0]
 8007ff2:	e060      	b.n	80080b6 <USB_EPStartXfer+0x155e>
 8007ff4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d10c      	bne.n	8008016 <USB_EPStartXfer+0x14be>
 8007ffc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008000:	881b      	ldrh	r3, [r3, #0]
 8008002:	b29b      	uxth	r3, r3
 8008004:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008008:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800800c:	b29a      	uxth	r2, r3
 800800e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008012:	801a      	strh	r2, [r3, #0]
 8008014:	e04f      	b.n	80080b6 <USB_EPStartXfer+0x155e>
 8008016:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800801a:	085b      	lsrs	r3, r3, #1
 800801c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008020:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008024:	f003 0301 	and.w	r3, r3, #1
 8008028:	2b00      	cmp	r3, #0
 800802a:	d004      	beq.n	8008036 <USB_EPStartXfer+0x14de>
 800802c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008030:	3301      	adds	r3, #1
 8008032:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008036:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800803a:	881b      	ldrh	r3, [r3, #0]
 800803c:	b29a      	uxth	r2, r3
 800803e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008042:	b29b      	uxth	r3, r3
 8008044:	029b      	lsls	r3, r3, #10
 8008046:	b29b      	uxth	r3, r3
 8008048:	4313      	orrs	r3, r2
 800804a:	b29a      	uxth	r2, r3
 800804c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008050:	801a      	strh	r2, [r3, #0]
 8008052:	e030      	b.n	80080b6 <USB_EPStartXfer+0x155e>
 8008054:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008058:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	785b      	ldrb	r3, [r3, #1]
 8008060:	2b01      	cmp	r3, #1
 8008062:	d128      	bne.n	80080b6 <USB_EPStartXfer+0x155e>
 8008064:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008068:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008072:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008076:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008080:	b29b      	uxth	r3, r3
 8008082:	461a      	mov	r2, r3
 8008084:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008088:	4413      	add	r3, r2
 800808a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800808e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008092:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	781b      	ldrb	r3, [r3, #0]
 800809a:	011a      	lsls	r2, r3, #4
 800809c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80080a0:	4413      	add	r3, r2
 80080a2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80080a6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80080aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080ae:	b29a      	uxth	r2, r3
 80080b0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80080b4:	801a      	strh	r2, [r3, #0]
 80080b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080ba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80080c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	785b      	ldrb	r3, [r3, #1]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	f040 8085 	bne.w	80081e0 <USB_EPStartXfer+0x1688>
 80080d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080da:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80080e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080f2:	b29b      	uxth	r3, r3
 80080f4:	461a      	mov	r2, r3
 80080f6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80080fa:	4413      	add	r3, r2
 80080fc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008100:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008104:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	011a      	lsls	r2, r3, #4
 800810e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008112:	4413      	add	r3, r2
 8008114:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008118:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800811c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008120:	881b      	ldrh	r3, [r3, #0]
 8008122:	b29b      	uxth	r3, r3
 8008124:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008128:	b29a      	uxth	r2, r3
 800812a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800812e:	801a      	strh	r2, [r3, #0]
 8008130:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008134:	2b3e      	cmp	r3, #62	@ 0x3e
 8008136:	d923      	bls.n	8008180 <USB_EPStartXfer+0x1628>
 8008138:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800813c:	095b      	lsrs	r3, r3, #5
 800813e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008142:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008146:	f003 031f 	and.w	r3, r3, #31
 800814a:	2b00      	cmp	r3, #0
 800814c:	d104      	bne.n	8008158 <USB_EPStartXfer+0x1600>
 800814e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008152:	3b01      	subs	r3, #1
 8008154:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008158:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800815c:	881b      	ldrh	r3, [r3, #0]
 800815e:	b29a      	uxth	r2, r3
 8008160:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008164:	b29b      	uxth	r3, r3
 8008166:	029b      	lsls	r3, r3, #10
 8008168:	b29b      	uxth	r3, r3
 800816a:	4313      	orrs	r3, r2
 800816c:	b29b      	uxth	r3, r3
 800816e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008172:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008176:	b29a      	uxth	r2, r3
 8008178:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800817c:	801a      	strh	r2, [r3, #0]
 800817e:	e05c      	b.n	800823a <USB_EPStartXfer+0x16e2>
 8008180:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008184:	2b00      	cmp	r3, #0
 8008186:	d10c      	bne.n	80081a2 <USB_EPStartXfer+0x164a>
 8008188:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800818c:	881b      	ldrh	r3, [r3, #0]
 800818e:	b29b      	uxth	r3, r3
 8008190:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008194:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008198:	b29a      	uxth	r2, r3
 800819a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800819e:	801a      	strh	r2, [r3, #0]
 80081a0:	e04b      	b.n	800823a <USB_EPStartXfer+0x16e2>
 80081a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081a6:	085b      	lsrs	r3, r3, #1
 80081a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80081ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081b0:	f003 0301 	and.w	r3, r3, #1
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d004      	beq.n	80081c2 <USB_EPStartXfer+0x166a>
 80081b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80081bc:	3301      	adds	r3, #1
 80081be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80081c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80081c6:	881b      	ldrh	r3, [r3, #0]
 80081c8:	b29a      	uxth	r2, r3
 80081ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80081ce:	b29b      	uxth	r3, r3
 80081d0:	029b      	lsls	r3, r3, #10
 80081d2:	b29b      	uxth	r3, r3
 80081d4:	4313      	orrs	r3, r2
 80081d6:	b29a      	uxth	r2, r3
 80081d8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80081dc:	801a      	strh	r2, [r3, #0]
 80081de:	e02c      	b.n	800823a <USB_EPStartXfer+0x16e2>
 80081e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	785b      	ldrb	r3, [r3, #1]
 80081ec:	2b01      	cmp	r3, #1
 80081ee:	d124      	bne.n	800823a <USB_EPStartXfer+0x16e2>
 80081f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081fe:	b29b      	uxth	r3, r3
 8008200:	461a      	mov	r2, r3
 8008202:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008206:	4413      	add	r3, r2
 8008208:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800820c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008210:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	011a      	lsls	r2, r3, #4
 800821a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800821e:	4413      	add	r3, r2
 8008220:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008224:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008228:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800822c:	b29a      	uxth	r2, r3
 800822e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008232:	801a      	strh	r2, [r3, #0]
 8008234:	e001      	b.n	800823a <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8008236:	2301      	movs	r3, #1
 8008238:	e03a      	b.n	80082b0 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800823a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800823e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008242:	681a      	ldr	r2, [r3, #0]
 8008244:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008248:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	781b      	ldrb	r3, [r3, #0]
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	4413      	add	r3, r2
 8008254:	881b      	ldrh	r3, [r3, #0]
 8008256:	b29b      	uxth	r3, r3
 8008258:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800825c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008260:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008264:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008268:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800826c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008270:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008274:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008278:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800827c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008280:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008284:	681a      	ldr	r2, [r3, #0]
 8008286:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800828a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	781b      	ldrb	r3, [r3, #0]
 8008292:	009b      	lsls	r3, r3, #2
 8008294:	441a      	add	r2, r3
 8008296:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800829a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800829e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082aa:	b29b      	uxth	r3, r3
 80082ac:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80082ae:	2300      	movs	r3, #0
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}

080082ba <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80082ba:	b480      	push	{r7}
 80082bc:	b085      	sub	sp, #20
 80082be:	af00      	add	r7, sp, #0
 80082c0:	6078      	str	r0, [r7, #4]
 80082c2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	785b      	ldrb	r3, [r3, #1]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d020      	beq.n	800830e <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	009b      	lsls	r3, r3, #2
 80082d4:	4413      	add	r3, r2
 80082d6:	881b      	ldrh	r3, [r3, #0]
 80082d8:	b29b      	uxth	r3, r3
 80082da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082e2:	81bb      	strh	r3, [r7, #12]
 80082e4:	89bb      	ldrh	r3, [r7, #12]
 80082e6:	f083 0310 	eor.w	r3, r3, #16
 80082ea:	81bb      	strh	r3, [r7, #12]
 80082ec:	687a      	ldr	r2, [r7, #4]
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	781b      	ldrb	r3, [r3, #0]
 80082f2:	009b      	lsls	r3, r3, #2
 80082f4:	441a      	add	r2, r3
 80082f6:	89bb      	ldrh	r3, [r7, #12]
 80082f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008300:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008304:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008308:	b29b      	uxth	r3, r3
 800830a:	8013      	strh	r3, [r2, #0]
 800830c:	e01f      	b.n	800834e <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800830e:	687a      	ldr	r2, [r7, #4]
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	781b      	ldrb	r3, [r3, #0]
 8008314:	009b      	lsls	r3, r3, #2
 8008316:	4413      	add	r3, r2
 8008318:	881b      	ldrh	r3, [r3, #0]
 800831a:	b29b      	uxth	r3, r3
 800831c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008320:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008324:	81fb      	strh	r3, [r7, #14]
 8008326:	89fb      	ldrh	r3, [r7, #14]
 8008328:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800832c:	81fb      	strh	r3, [r7, #14]
 800832e:	687a      	ldr	r2, [r7, #4]
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	781b      	ldrb	r3, [r3, #0]
 8008334:	009b      	lsls	r3, r3, #2
 8008336:	441a      	add	r2, r3
 8008338:	89fb      	ldrh	r3, [r7, #14]
 800833a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800833e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008342:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800834a:	b29b      	uxth	r3, r3
 800834c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800834e:	2300      	movs	r3, #0
}
 8008350:	4618      	mov	r0, r3
 8008352:	3714      	adds	r7, #20
 8008354:	46bd      	mov	sp, r7
 8008356:	bc80      	pop	{r7}
 8008358:	4770      	bx	lr

0800835a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800835a:	b480      	push	{r7}
 800835c:	b087      	sub	sp, #28
 800835e:	af00      	add	r7, sp, #0
 8008360:	6078      	str	r0, [r7, #4]
 8008362:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	7b1b      	ldrb	r3, [r3, #12]
 8008368:	2b00      	cmp	r3, #0
 800836a:	f040 809d 	bne.w	80084a8 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	785b      	ldrb	r3, [r3, #1]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d04c      	beq.n	8008410 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008376:	687a      	ldr	r2, [r7, #4]
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	781b      	ldrb	r3, [r3, #0]
 800837c:	009b      	lsls	r3, r3, #2
 800837e:	4413      	add	r3, r2
 8008380:	881b      	ldrh	r3, [r3, #0]
 8008382:	823b      	strh	r3, [r7, #16]
 8008384:	8a3b      	ldrh	r3, [r7, #16]
 8008386:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800838a:	2b00      	cmp	r3, #0
 800838c:	d01b      	beq.n	80083c6 <USB_EPClearStall+0x6c>
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	781b      	ldrb	r3, [r3, #0]
 8008394:	009b      	lsls	r3, r3, #2
 8008396:	4413      	add	r3, r2
 8008398:	881b      	ldrh	r3, [r3, #0]
 800839a:	b29b      	uxth	r3, r3
 800839c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083a4:	81fb      	strh	r3, [r7, #14]
 80083a6:	687a      	ldr	r2, [r7, #4]
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	781b      	ldrb	r3, [r3, #0]
 80083ac:	009b      	lsls	r3, r3, #2
 80083ae:	441a      	add	r2, r3
 80083b0:	89fb      	ldrh	r3, [r7, #14]
 80083b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083be:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	78db      	ldrb	r3, [r3, #3]
 80083ca:	2b01      	cmp	r3, #1
 80083cc:	d06c      	beq.n	80084a8 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80083ce:	687a      	ldr	r2, [r7, #4]
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	781b      	ldrb	r3, [r3, #0]
 80083d4:	009b      	lsls	r3, r3, #2
 80083d6:	4413      	add	r3, r2
 80083d8:	881b      	ldrh	r3, [r3, #0]
 80083da:	b29b      	uxth	r3, r3
 80083dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083e4:	81bb      	strh	r3, [r7, #12]
 80083e6:	89bb      	ldrh	r3, [r7, #12]
 80083e8:	f083 0320 	eor.w	r3, r3, #32
 80083ec:	81bb      	strh	r3, [r7, #12]
 80083ee:	687a      	ldr	r2, [r7, #4]
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	009b      	lsls	r3, r3, #2
 80083f6:	441a      	add	r2, r3
 80083f8:	89bb      	ldrh	r3, [r7, #12]
 80083fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008402:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800840a:	b29b      	uxth	r3, r3
 800840c:	8013      	strh	r3, [r2, #0]
 800840e:	e04b      	b.n	80084a8 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008410:	687a      	ldr	r2, [r7, #4]
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	781b      	ldrb	r3, [r3, #0]
 8008416:	009b      	lsls	r3, r3, #2
 8008418:	4413      	add	r3, r2
 800841a:	881b      	ldrh	r3, [r3, #0]
 800841c:	82fb      	strh	r3, [r7, #22]
 800841e:	8afb      	ldrh	r3, [r7, #22]
 8008420:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008424:	2b00      	cmp	r3, #0
 8008426:	d01b      	beq.n	8008460 <USB_EPClearStall+0x106>
 8008428:	687a      	ldr	r2, [r7, #4]
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	781b      	ldrb	r3, [r3, #0]
 800842e:	009b      	lsls	r3, r3, #2
 8008430:	4413      	add	r3, r2
 8008432:	881b      	ldrh	r3, [r3, #0]
 8008434:	b29b      	uxth	r3, r3
 8008436:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800843a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800843e:	82bb      	strh	r3, [r7, #20]
 8008440:	687a      	ldr	r2, [r7, #4]
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	781b      	ldrb	r3, [r3, #0]
 8008446:	009b      	lsls	r3, r3, #2
 8008448:	441a      	add	r2, r3
 800844a:	8abb      	ldrh	r3, [r7, #20]
 800844c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008450:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008454:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008458:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800845c:	b29b      	uxth	r3, r3
 800845e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008460:	687a      	ldr	r2, [r7, #4]
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	781b      	ldrb	r3, [r3, #0]
 8008466:	009b      	lsls	r3, r3, #2
 8008468:	4413      	add	r3, r2
 800846a:	881b      	ldrh	r3, [r3, #0]
 800846c:	b29b      	uxth	r3, r3
 800846e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008472:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008476:	827b      	strh	r3, [r7, #18]
 8008478:	8a7b      	ldrh	r3, [r7, #18]
 800847a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800847e:	827b      	strh	r3, [r7, #18]
 8008480:	8a7b      	ldrh	r3, [r7, #18]
 8008482:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008486:	827b      	strh	r3, [r7, #18]
 8008488:	687a      	ldr	r2, [r7, #4]
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	781b      	ldrb	r3, [r3, #0]
 800848e:	009b      	lsls	r3, r3, #2
 8008490:	441a      	add	r2, r3
 8008492:	8a7b      	ldrh	r3, [r7, #18]
 8008494:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008498:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800849c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084a4:	b29b      	uxth	r3, r3
 80084a6:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80084a8:	2300      	movs	r3, #0
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	371c      	adds	r7, #28
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bc80      	pop	{r7}
 80084b2:	4770      	bx	lr

080084b4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80084b4:	b480      	push	{r7}
 80084b6:	b083      	sub	sp, #12
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
 80084bc:	460b      	mov	r3, r1
 80084be:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80084c0:	78fb      	ldrb	r3, [r7, #3]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d103      	bne.n	80084ce <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2280      	movs	r2, #128	@ 0x80
 80084ca:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80084ce:	2300      	movs	r3, #0
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	370c      	adds	r7, #12
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bc80      	pop	{r7}
 80084d8:	4770      	bx	lr

080084da <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80084da:	b480      	push	{r7}
 80084dc:	b083      	sub	sp, #12
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80084e2:	2300      	movs	r3, #0
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	370c      	adds	r7, #12
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bc80      	pop	{r7}
 80084ec:	4770      	bx	lr

080084ee <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80084ee:	b480      	push	{r7}
 80084f0:	b083      	sub	sp, #12
 80084f2:	af00      	add	r7, sp, #0
 80084f4:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80084f6:	2300      	movs	r3, #0
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	370c      	adds	r7, #12
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bc80      	pop	{r7}
 8008500:	4770      	bx	lr

08008502 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8008502:	b480      	push	{r7}
 8008504:	b085      	sub	sp, #20
 8008506:	af00      	add	r7, sp, #0
 8008508:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008510:	b29b      	uxth	r3, r3
 8008512:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008514:	68fb      	ldr	r3, [r7, #12]
}
 8008516:	4618      	mov	r0, r3
 8008518:	3714      	adds	r7, #20
 800851a:	46bd      	mov	sp, r7
 800851c:	bc80      	pop	{r7}
 800851e:	4770      	bx	lr

08008520 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800852a:	2300      	movs	r3, #0
}
 800852c:	4618      	mov	r0, r3
 800852e:	370c      	adds	r7, #12
 8008530:	46bd      	mov	sp, r7
 8008532:	bc80      	pop	{r7}
 8008534:	4770      	bx	lr

08008536 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008536:	b480      	push	{r7}
 8008538:	b08b      	sub	sp, #44	@ 0x2c
 800853a:	af00      	add	r7, sp, #0
 800853c:	60f8      	str	r0, [r7, #12]
 800853e:	60b9      	str	r1, [r7, #8]
 8008540:	4611      	mov	r1, r2
 8008542:	461a      	mov	r2, r3
 8008544:	460b      	mov	r3, r1
 8008546:	80fb      	strh	r3, [r7, #6]
 8008548:	4613      	mov	r3, r2
 800854a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800854c:	88bb      	ldrh	r3, [r7, #4]
 800854e:	3301      	adds	r3, #1
 8008550:	085b      	lsrs	r3, r3, #1
 8008552:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800855c:	88fb      	ldrh	r3, [r7, #6]
 800855e:	005a      	lsls	r2, r3, #1
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	4413      	add	r3, r2
 8008564:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008568:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800856a:	69bb      	ldr	r3, [r7, #24]
 800856c:	627b      	str	r3, [r7, #36]	@ 0x24
 800856e:	e01f      	b.n	80085b0 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 8008570:	69fb      	ldr	r3, [r7, #28]
 8008572:	781b      	ldrb	r3, [r3, #0]
 8008574:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8008576:	69fb      	ldr	r3, [r7, #28]
 8008578:	3301      	adds	r3, #1
 800857a:	781b      	ldrb	r3, [r3, #0]
 800857c:	b21b      	sxth	r3, r3
 800857e:	021b      	lsls	r3, r3, #8
 8008580:	b21a      	sxth	r2, r3
 8008582:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008586:	4313      	orrs	r3, r2
 8008588:	b21b      	sxth	r3, r3
 800858a:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800858c:	6a3b      	ldr	r3, [r7, #32]
 800858e:	8a7a      	ldrh	r2, [r7, #18]
 8008590:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008592:	6a3b      	ldr	r3, [r7, #32]
 8008594:	3302      	adds	r3, #2
 8008596:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008598:	6a3b      	ldr	r3, [r7, #32]
 800859a:	3302      	adds	r3, #2
 800859c:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800859e:	69fb      	ldr	r3, [r7, #28]
 80085a0:	3301      	adds	r3, #1
 80085a2:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80085a4:	69fb      	ldr	r3, [r7, #28]
 80085a6:	3301      	adds	r3, #1
 80085a8:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80085aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ac:	3b01      	subs	r3, #1
 80085ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80085b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d1dc      	bne.n	8008570 <USB_WritePMA+0x3a>
  }
}
 80085b6:	bf00      	nop
 80085b8:	bf00      	nop
 80085ba:	372c      	adds	r7, #44	@ 0x2c
 80085bc:	46bd      	mov	sp, r7
 80085be:	bc80      	pop	{r7}
 80085c0:	4770      	bx	lr

080085c2 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80085c2:	b480      	push	{r7}
 80085c4:	b08b      	sub	sp, #44	@ 0x2c
 80085c6:	af00      	add	r7, sp, #0
 80085c8:	60f8      	str	r0, [r7, #12]
 80085ca:	60b9      	str	r1, [r7, #8]
 80085cc:	4611      	mov	r1, r2
 80085ce:	461a      	mov	r2, r3
 80085d0:	460b      	mov	r3, r1
 80085d2:	80fb      	strh	r3, [r7, #6]
 80085d4:	4613      	mov	r3, r2
 80085d6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80085d8:	88bb      	ldrh	r3, [r7, #4]
 80085da:	085b      	lsrs	r3, r3, #1
 80085dc:	b29b      	uxth	r3, r3
 80085de:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80085e8:	88fb      	ldrh	r3, [r7, #6]
 80085ea:	005a      	lsls	r2, r3, #1
 80085ec:	697b      	ldr	r3, [r7, #20]
 80085ee:	4413      	add	r3, r2
 80085f0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80085f4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80085f6:	69bb      	ldr	r3, [r7, #24]
 80085f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80085fa:	e01b      	b.n	8008634 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80085fc:	6a3b      	ldr	r3, [r7, #32]
 80085fe:	881b      	ldrh	r3, [r3, #0]
 8008600:	b29b      	uxth	r3, r3
 8008602:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008604:	6a3b      	ldr	r3, [r7, #32]
 8008606:	3302      	adds	r3, #2
 8008608:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	b2da      	uxtb	r2, r3
 800860e:	69fb      	ldr	r3, [r7, #28]
 8008610:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008612:	69fb      	ldr	r3, [r7, #28]
 8008614:	3301      	adds	r3, #1
 8008616:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	0a1b      	lsrs	r3, r3, #8
 800861c:	b2da      	uxtb	r2, r3
 800861e:	69fb      	ldr	r3, [r7, #28]
 8008620:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008622:	69fb      	ldr	r3, [r7, #28]
 8008624:	3301      	adds	r3, #1
 8008626:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008628:	6a3b      	ldr	r3, [r7, #32]
 800862a:	3302      	adds	r3, #2
 800862c:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800862e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008630:	3b01      	subs	r3, #1
 8008632:	627b      	str	r3, [r7, #36]	@ 0x24
 8008634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008636:	2b00      	cmp	r3, #0
 8008638:	d1e0      	bne.n	80085fc <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800863a:	88bb      	ldrh	r3, [r7, #4]
 800863c:	f003 0301 	and.w	r3, r3, #1
 8008640:	b29b      	uxth	r3, r3
 8008642:	2b00      	cmp	r3, #0
 8008644:	d007      	beq.n	8008656 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8008646:	6a3b      	ldr	r3, [r7, #32]
 8008648:	881b      	ldrh	r3, [r3, #0]
 800864a:	b29b      	uxth	r3, r3
 800864c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800864e:	693b      	ldr	r3, [r7, #16]
 8008650:	b2da      	uxtb	r2, r3
 8008652:	69fb      	ldr	r3, [r7, #28]
 8008654:	701a      	strb	r2, [r3, #0]
  }
}
 8008656:	bf00      	nop
 8008658:	372c      	adds	r7, #44	@ 0x2c
 800865a:	46bd      	mov	sp, r7
 800865c:	bc80      	pop	{r7}
 800865e:	4770      	bx	lr

08008660 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b084      	sub	sp, #16
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	460b      	mov	r3, r1
 800866a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800866c:	2300      	movs	r3, #0
 800866e:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	7c1b      	ldrb	r3, [r3, #16]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d115      	bne.n	80086a4 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008678:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800867c:	2202      	movs	r2, #2
 800867e:	2181      	movs	r1, #129	@ 0x81
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f001 ffb4 	bl	800a5ee <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2201      	movs	r2, #1
 800868a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800868c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008690:	2202      	movs	r2, #2
 8008692:	2101      	movs	r1, #1
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f001 ffaa 	bl	800a5ee <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2201      	movs	r2, #1
 800869e:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 80086a2:	e012      	b.n	80086ca <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80086a4:	2340      	movs	r3, #64	@ 0x40
 80086a6:	2202      	movs	r2, #2
 80086a8:	2181      	movs	r1, #129	@ 0x81
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f001 ff9f 	bl	800a5ee <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2201      	movs	r2, #1
 80086b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80086b6:	2340      	movs	r3, #64	@ 0x40
 80086b8:	2202      	movs	r2, #2
 80086ba:	2101      	movs	r1, #1
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f001 ff96 	bl	800a5ee <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2201      	movs	r2, #1
 80086c6:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80086ca:	2308      	movs	r3, #8
 80086cc:	2203      	movs	r2, #3
 80086ce:	2182      	movs	r1, #130	@ 0x82
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f001 ff8c 	bl	800a5ee <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2201      	movs	r2, #1
 80086da:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80086dc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80086e0:	f002 f8ac 	bl	800a83c <USBD_static_malloc>
 80086e4:	4602      	mov	r2, r0
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d102      	bne.n	80086fc <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80086f6:	2301      	movs	r3, #1
 80086f8:	73fb      	strb	r3, [r7, #15]
 80086fa:	e026      	b.n	800874a <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008702:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	2200      	movs	r2, #0
 8008712:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	2200      	movs	r2, #0
 800871a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	7c1b      	ldrb	r3, [r3, #16]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d109      	bne.n	800873a <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800872c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008730:	2101      	movs	r1, #1
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f002 f84b 	bl	800a7ce <USBD_LL_PrepareReceive>
 8008738:	e007      	b.n	800874a <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800873a:	68bb      	ldr	r3, [r7, #8]
 800873c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008740:	2340      	movs	r3, #64	@ 0x40
 8008742:	2101      	movs	r1, #1
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	f002 f842 	bl	800a7ce <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800874a:	7bfb      	ldrb	r3, [r7, #15]
}
 800874c:	4618      	mov	r0, r3
 800874e:	3710      	adds	r7, #16
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}

08008754 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b084      	sub	sp, #16
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
 800875c:	460b      	mov	r3, r1
 800875e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008760:	2300      	movs	r3, #0
 8008762:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008764:	2181      	movs	r1, #129	@ 0x81
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f001 ff67 	bl	800a63a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2200      	movs	r2, #0
 8008770:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008772:	2101      	movs	r1, #1
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f001 ff60 	bl	800a63a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2200      	movs	r2, #0
 800877e:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008782:	2182      	movs	r1, #130	@ 0x82
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f001 ff58 	bl	800a63a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2200      	movs	r2, #0
 800878e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008796:	2b00      	cmp	r3, #0
 8008798:	d00e      	beq.n	80087b8 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087aa:	4618      	mov	r0, r3
 80087ac:	f002 f852 	bl	800a854 <USBD_static_free>
    pdev->pClassData = NULL;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2200      	movs	r2, #0
 80087b4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 80087b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3710      	adds	r7, #16
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}

080087c2 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80087c2:	b580      	push	{r7, lr}
 80087c4:	b086      	sub	sp, #24
 80087c6:	af00      	add	r7, sp, #0
 80087c8:	6078      	str	r0, [r7, #4]
 80087ca:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087d2:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80087d4:	2300      	movs	r3, #0
 80087d6:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80087d8:	2300      	movs	r3, #0
 80087da:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80087dc:	2300      	movs	r3, #0
 80087de:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d039      	beq.n	8008860 <USBD_CDC_Setup+0x9e>
 80087ec:	2b20      	cmp	r3, #32
 80087ee:	d17f      	bne.n	80088f0 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	88db      	ldrh	r3, [r3, #6]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d029      	beq.n	800884c <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	b25b      	sxtb	r3, r3
 80087fe:	2b00      	cmp	r3, #0
 8008800:	da11      	bge.n	8008826 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008808:	689b      	ldr	r3, [r3, #8]
 800880a:	683a      	ldr	r2, [r7, #0]
 800880c:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800880e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008810:	683a      	ldr	r2, [r7, #0]
 8008812:	88d2      	ldrh	r2, [r2, #6]
 8008814:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008816:	6939      	ldr	r1, [r7, #16]
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	88db      	ldrh	r3, [r3, #6]
 800881c:	461a      	mov	r2, r3
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f001 fa06 	bl	8009c30 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008824:	e06b      	b.n	80088fe <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	785a      	ldrb	r2, [r3, #1]
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	88db      	ldrh	r3, [r3, #6]
 8008834:	b2da      	uxtb	r2, r3
 8008836:	693b      	ldr	r3, [r7, #16]
 8008838:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800883c:	6939      	ldr	r1, [r7, #16]
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	88db      	ldrh	r3, [r3, #6]
 8008842:	461a      	mov	r2, r3
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f001 fa21 	bl	8009c8c <USBD_CtlPrepareRx>
      break;
 800884a:	e058      	b.n	80088fe <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008852:	689b      	ldr	r3, [r3, #8]
 8008854:	683a      	ldr	r2, [r7, #0]
 8008856:	7850      	ldrb	r0, [r2, #1]
 8008858:	2200      	movs	r2, #0
 800885a:	6839      	ldr	r1, [r7, #0]
 800885c:	4798      	blx	r3
      break;
 800885e:	e04e      	b.n	80088fe <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	785b      	ldrb	r3, [r3, #1]
 8008864:	2b0b      	cmp	r3, #11
 8008866:	d02e      	beq.n	80088c6 <USBD_CDC_Setup+0x104>
 8008868:	2b0b      	cmp	r3, #11
 800886a:	dc38      	bgt.n	80088de <USBD_CDC_Setup+0x11c>
 800886c:	2b00      	cmp	r3, #0
 800886e:	d002      	beq.n	8008876 <USBD_CDC_Setup+0xb4>
 8008870:	2b0a      	cmp	r3, #10
 8008872:	d014      	beq.n	800889e <USBD_CDC_Setup+0xdc>
 8008874:	e033      	b.n	80088de <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800887c:	2b03      	cmp	r3, #3
 800887e:	d107      	bne.n	8008890 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008880:	f107 030c 	add.w	r3, r7, #12
 8008884:	2202      	movs	r2, #2
 8008886:	4619      	mov	r1, r3
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f001 f9d1 	bl	8009c30 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800888e:	e02e      	b.n	80088ee <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008890:	6839      	ldr	r1, [r7, #0]
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f001 f962 	bl	8009b5c <USBD_CtlError>
            ret = USBD_FAIL;
 8008898:	2302      	movs	r3, #2
 800889a:	75fb      	strb	r3, [r7, #23]
          break;
 800889c:	e027      	b.n	80088ee <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088a4:	2b03      	cmp	r3, #3
 80088a6:	d107      	bne.n	80088b8 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80088a8:	f107 030f 	add.w	r3, r7, #15
 80088ac:	2201      	movs	r2, #1
 80088ae:	4619      	mov	r1, r3
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f001 f9bd 	bl	8009c30 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80088b6:	e01a      	b.n	80088ee <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80088b8:	6839      	ldr	r1, [r7, #0]
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f001 f94e 	bl	8009b5c <USBD_CtlError>
            ret = USBD_FAIL;
 80088c0:	2302      	movs	r3, #2
 80088c2:	75fb      	strb	r3, [r7, #23]
          break;
 80088c4:	e013      	b.n	80088ee <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088cc:	2b03      	cmp	r3, #3
 80088ce:	d00d      	beq.n	80088ec <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80088d0:	6839      	ldr	r1, [r7, #0]
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f001 f942 	bl	8009b5c <USBD_CtlError>
            ret = USBD_FAIL;
 80088d8:	2302      	movs	r3, #2
 80088da:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80088dc:	e006      	b.n	80088ec <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80088de:	6839      	ldr	r1, [r7, #0]
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f001 f93b 	bl	8009b5c <USBD_CtlError>
          ret = USBD_FAIL;
 80088e6:	2302      	movs	r3, #2
 80088e8:	75fb      	strb	r3, [r7, #23]
          break;
 80088ea:	e000      	b.n	80088ee <USBD_CDC_Setup+0x12c>
          break;
 80088ec:	bf00      	nop
      }
      break;
 80088ee:	e006      	b.n	80088fe <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80088f0:	6839      	ldr	r1, [r7, #0]
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f001 f932 	bl	8009b5c <USBD_CtlError>
      ret = USBD_FAIL;
 80088f8:	2302      	movs	r3, #2
 80088fa:	75fb      	strb	r3, [r7, #23]
      break;
 80088fc:	bf00      	nop
  }

  return ret;
 80088fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8008900:	4618      	mov	r0, r3
 8008902:	3718      	adds	r7, #24
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}

08008908 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b084      	sub	sp, #16
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
 8008910:	460b      	mov	r3, r1
 8008912:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800891a:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008922:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800892a:	2b00      	cmp	r3, #0
 800892c:	d03a      	beq.n	80089a4 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800892e:	78fa      	ldrb	r2, [r7, #3]
 8008930:	6879      	ldr	r1, [r7, #4]
 8008932:	4613      	mov	r3, r2
 8008934:	009b      	lsls	r3, r3, #2
 8008936:	4413      	add	r3, r2
 8008938:	009b      	lsls	r3, r3, #2
 800893a:	440b      	add	r3, r1
 800893c:	331c      	adds	r3, #28
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d029      	beq.n	8008998 <USBD_CDC_DataIn+0x90>
 8008944:	78fa      	ldrb	r2, [r7, #3]
 8008946:	6879      	ldr	r1, [r7, #4]
 8008948:	4613      	mov	r3, r2
 800894a:	009b      	lsls	r3, r3, #2
 800894c:	4413      	add	r3, r2
 800894e:	009b      	lsls	r3, r3, #2
 8008950:	440b      	add	r3, r1
 8008952:	331c      	adds	r3, #28
 8008954:	681a      	ldr	r2, [r3, #0]
 8008956:	78f9      	ldrb	r1, [r7, #3]
 8008958:	68b8      	ldr	r0, [r7, #8]
 800895a:	460b      	mov	r3, r1
 800895c:	009b      	lsls	r3, r3, #2
 800895e:	440b      	add	r3, r1
 8008960:	00db      	lsls	r3, r3, #3
 8008962:	4403      	add	r3, r0
 8008964:	3320      	adds	r3, #32
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	fbb2 f1f3 	udiv	r1, r2, r3
 800896c:	fb01 f303 	mul.w	r3, r1, r3
 8008970:	1ad3      	subs	r3, r2, r3
 8008972:	2b00      	cmp	r3, #0
 8008974:	d110      	bne.n	8008998 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008976:	78fa      	ldrb	r2, [r7, #3]
 8008978:	6879      	ldr	r1, [r7, #4]
 800897a:	4613      	mov	r3, r2
 800897c:	009b      	lsls	r3, r3, #2
 800897e:	4413      	add	r3, r2
 8008980:	009b      	lsls	r3, r3, #2
 8008982:	440b      	add	r3, r1
 8008984:	331c      	adds	r3, #28
 8008986:	2200      	movs	r2, #0
 8008988:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800898a:	78f9      	ldrb	r1, [r7, #3]
 800898c:	2300      	movs	r3, #0
 800898e:	2200      	movs	r2, #0
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f001 fef9 	bl	800a788 <USBD_LL_Transmit>
 8008996:	e003      	b.n	80089a0 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	2200      	movs	r2, #0
 800899c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 80089a0:	2300      	movs	r3, #0
 80089a2:	e000      	b.n	80089a6 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80089a4:	2302      	movs	r3, #2
  }
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3710      	adds	r7, #16
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}

080089ae <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80089ae:	b580      	push	{r7, lr}
 80089b0:	b084      	sub	sp, #16
 80089b2:	af00      	add	r7, sp, #0
 80089b4:	6078      	str	r0, [r7, #4]
 80089b6:	460b      	mov	r3, r1
 80089b8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089c0:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80089c2:	78fb      	ldrb	r3, [r7, #3]
 80089c4:	4619      	mov	r1, r3
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f001 ff24 	bl	800a814 <USBD_LL_GetRxDataSize>
 80089cc:	4602      	mov	r2, r0
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d00d      	beq.n	80089fa <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80089e4:	68db      	ldr	r3, [r3, #12]
 80089e6:	68fa      	ldr	r2, [r7, #12]
 80089e8:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80089ec:	68fa      	ldr	r2, [r7, #12]
 80089ee:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80089f2:	4611      	mov	r1, r2
 80089f4:	4798      	blx	r3

    return USBD_OK;
 80089f6:	2300      	movs	r3, #0
 80089f8:	e000      	b.n	80089fc <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80089fa:	2302      	movs	r3, #2
  }
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	3710      	adds	r7, #16
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bd80      	pop	{r7, pc}

08008a04 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b084      	sub	sp, #16
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a12:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d014      	beq.n	8008a48 <USBD_CDC_EP0_RxReady+0x44>
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008a24:	2bff      	cmp	r3, #255	@ 0xff
 8008a26:	d00f      	beq.n	8008a48 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008a2e:	689b      	ldr	r3, [r3, #8]
 8008a30:	68fa      	ldr	r2, [r7, #12]
 8008a32:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8008a36:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008a38:	68fa      	ldr	r2, [r7, #12]
 8008a3a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008a3e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	22ff      	movs	r2, #255	@ 0xff
 8008a44:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8008a48:	2300      	movs	r3, #0
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3710      	adds	r7, #16
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd80      	pop	{r7, pc}
	...

08008a54 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b083      	sub	sp, #12
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2243      	movs	r2, #67	@ 0x43
 8008a60:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8008a62:	4b03      	ldr	r3, [pc, #12]	@ (8008a70 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	370c      	adds	r7, #12
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bc80      	pop	{r7}
 8008a6c:	4770      	bx	lr
 8008a6e:	bf00      	nop
 8008a70:	20000094 	.word	0x20000094

08008a74 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b083      	sub	sp, #12
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2243      	movs	r2, #67	@ 0x43
 8008a80:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8008a82:	4b03      	ldr	r3, [pc, #12]	@ (8008a90 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	370c      	adds	r7, #12
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bc80      	pop	{r7}
 8008a8c:	4770      	bx	lr
 8008a8e:	bf00      	nop
 8008a90:	20000050 	.word	0x20000050

08008a94 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008a94:	b480      	push	{r7}
 8008a96:	b083      	sub	sp, #12
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2243      	movs	r2, #67	@ 0x43
 8008aa0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8008aa2:	4b03      	ldr	r3, [pc, #12]	@ (8008ab0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	370c      	adds	r7, #12
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bc80      	pop	{r7}
 8008aac:	4770      	bx	lr
 8008aae:	bf00      	nop
 8008ab0:	200000d8 	.word	0x200000d8

08008ab4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b083      	sub	sp, #12
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	220a      	movs	r2, #10
 8008ac0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8008ac2:	4b03      	ldr	r3, [pc, #12]	@ (8008ad0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	370c      	adds	r7, #12
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bc80      	pop	{r7}
 8008acc:	4770      	bx	lr
 8008ace:	bf00      	nop
 8008ad0:	2000000c 	.word	0x2000000c

08008ad4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b085      	sub	sp, #20
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
 8008adc:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8008ade:	2302      	movs	r3, #2
 8008ae0:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d005      	beq.n	8008af4 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	683a      	ldr	r2, [r7, #0]
 8008aec:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8008af0:	2300      	movs	r3, #0
 8008af2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	3714      	adds	r7, #20
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bc80      	pop	{r7}
 8008afe:	4770      	bx	lr

08008b00 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b087      	sub	sp, #28
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	60f8      	str	r0, [r7, #12]
 8008b08:	60b9      	str	r1, [r7, #8]
 8008b0a:	4613      	mov	r3, r2
 8008b0c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b14:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	68ba      	ldr	r2, [r7, #8]
 8008b1a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008b1e:	88fa      	ldrh	r2, [r7, #6]
 8008b20:	697b      	ldr	r3, [r7, #20]
 8008b22:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8008b26:	2300      	movs	r3, #0
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	371c      	adds	r7, #28
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bc80      	pop	{r7}
 8008b30:	4770      	bx	lr

08008b32 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8008b32:	b480      	push	{r7}
 8008b34:	b085      	sub	sp, #20
 8008b36:	af00      	add	r7, sp, #0
 8008b38:	6078      	str	r0, [r7, #4]
 8008b3a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b42:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	683a      	ldr	r2, [r7, #0]
 8008b48:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8008b4c:	2300      	movs	r3, #0
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3714      	adds	r7, #20
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bc80      	pop	{r7}
 8008b56:	4770      	bx	lr

08008b58 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b66:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d01c      	beq.n	8008bac <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d115      	bne.n	8008ba8 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	2201      	movs	r2, #1
 8008b80:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008b9a:	b29b      	uxth	r3, r3
 8008b9c:	2181      	movs	r1, #129	@ 0x81
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f001 fdf2 	bl	800a788 <USBD_LL_Transmit>

      return USBD_OK;
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	e002      	b.n	8008bae <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e000      	b.n	8008bae <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8008bac:	2302      	movs	r3, #2
  }
}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	3710      	adds	r7, #16
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}

08008bb6 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008bb6:	b580      	push	{r7, lr}
 8008bb8:	b084      	sub	sp, #16
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bc4:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d017      	beq.n	8008c00 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	7c1b      	ldrb	r3, [r3, #16]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d109      	bne.n	8008bec <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008bde:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008be2:	2101      	movs	r1, #1
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f001 fdf2 	bl	800a7ce <USBD_LL_PrepareReceive>
 8008bea:	e007      	b.n	8008bfc <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008bf2:	2340      	movs	r3, #64	@ 0x40
 8008bf4:	2101      	movs	r1, #1
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f001 fde9 	bl	800a7ce <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	e000      	b.n	8008c02 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8008c00:	2302      	movs	r3, #2
  }
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3710      	adds	r7, #16
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}

08008c0a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008c0a:	b580      	push	{r7, lr}
 8008c0c:	b084      	sub	sp, #16
 8008c0e:	af00      	add	r7, sp, #0
 8008c10:	60f8      	str	r0, [r7, #12]
 8008c12:	60b9      	str	r1, [r7, #8]
 8008c14:	4613      	mov	r3, r2
 8008c16:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d101      	bne.n	8008c22 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008c1e:	2302      	movs	r3, #2
 8008c20:	e01a      	b.n	8008c58 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d003      	beq.n	8008c34 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d003      	beq.n	8008c42 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	68ba      	ldr	r2, [r7, #8]
 8008c3e:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2201      	movs	r2, #1
 8008c46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	79fa      	ldrb	r2, [r7, #7]
 8008c4e:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008c50:	68f8      	ldr	r0, [r7, #12]
 8008c52:	f001 fc57 	bl	800a504 <USBD_LL_Init>

  return USBD_OK;
 8008c56:	2300      	movs	r3, #0
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	3710      	adds	r7, #16
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}

08008c60 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008c60:	b480      	push	{r7}
 8008c62:	b085      	sub	sp, #20
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d006      	beq.n	8008c82 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	683a      	ldr	r2, [r7, #0]
 8008c78:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	73fb      	strb	r3, [r7, #15]
 8008c80:	e001      	b.n	8008c86 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008c82:	2302      	movs	r3, #2
 8008c84:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3714      	adds	r7, #20
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bc80      	pop	{r7}
 8008c90:	4770      	bx	lr

08008c92 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008c92:	b580      	push	{r7, lr}
 8008c94:	b082      	sub	sp, #8
 8008c96:	af00      	add	r7, sp, #0
 8008c98:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f001 fc8c 	bl	800a5b8 <USBD_LL_Start>

  return USBD_OK;
 8008ca0:	2300      	movs	r3, #0
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3708      	adds	r7, #8
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}

08008caa <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008caa:	b480      	push	{r7}
 8008cac:	b083      	sub	sp, #12
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008cb2:	2300      	movs	r3, #0
}
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	370c      	adds	r7, #12
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bc80      	pop	{r7}
 8008cbc:	4770      	bx	lr

08008cbe <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008cbe:	b580      	push	{r7, lr}
 8008cc0:	b084      	sub	sp, #16
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	6078      	str	r0, [r7, #4]
 8008cc6:	460b      	mov	r3, r1
 8008cc8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008cca:	2302      	movs	r3, #2
 8008ccc:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d00c      	beq.n	8008cf2 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	78fa      	ldrb	r2, [r7, #3]
 8008ce2:	4611      	mov	r1, r2
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	4798      	blx	r3
 8008ce8:	4603      	mov	r3, r0
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d101      	bne.n	8008cf2 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008cee:	2300      	movs	r3, #0
 8008cf0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	3710      	adds	r7, #16
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}

08008cfc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b082      	sub	sp, #8
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
 8008d04:	460b      	mov	r3, r1
 8008d06:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	78fa      	ldrb	r2, [r7, #3]
 8008d12:	4611      	mov	r1, r2
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	4798      	blx	r3

  return USBD_OK;
 8008d18:	2300      	movs	r3, #0
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3708      	adds	r7, #8
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}

08008d22 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008d22:	b580      	push	{r7, lr}
 8008d24:	b082      	sub	sp, #8
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	6078      	str	r0, [r7, #4]
 8008d2a:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008d32:	6839      	ldr	r1, [r7, #0]
 8008d34:	4618      	mov	r0, r3
 8008d36:	f000 fed8 	bl	8009aea <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2201      	movs	r2, #1
 8008d3e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008d48:	461a      	mov	r2, r3
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8008d56:	f003 031f 	and.w	r3, r3, #31
 8008d5a:	2b02      	cmp	r3, #2
 8008d5c:	d016      	beq.n	8008d8c <USBD_LL_SetupStage+0x6a>
 8008d5e:	2b02      	cmp	r3, #2
 8008d60:	d81c      	bhi.n	8008d9c <USBD_LL_SetupStage+0x7a>
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d002      	beq.n	8008d6c <USBD_LL_SetupStage+0x4a>
 8008d66:	2b01      	cmp	r3, #1
 8008d68:	d008      	beq.n	8008d7c <USBD_LL_SetupStage+0x5a>
 8008d6a:	e017      	b.n	8008d9c <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008d72:	4619      	mov	r1, r3
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f000 f9cb 	bl	8009110 <USBD_StdDevReq>
      break;
 8008d7a:	e01a      	b.n	8008db2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008d82:	4619      	mov	r1, r3
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f000 fa2d 	bl	80091e4 <USBD_StdItfReq>
      break;
 8008d8a:	e012      	b.n	8008db2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008d92:	4619      	mov	r1, r3
 8008d94:	6878      	ldr	r0, [r7, #4]
 8008d96:	f000 fa6d 	bl	8009274 <USBD_StdEPReq>
      break;
 8008d9a:	e00a      	b.n	8008db2 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8008da2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008da6:	b2db      	uxtb	r3, r3
 8008da8:	4619      	mov	r1, r3
 8008daa:	6878      	ldr	r0, [r7, #4]
 8008dac:	f001 fc64 	bl	800a678 <USBD_LL_StallEP>
      break;
 8008db0:	bf00      	nop
  }

  return USBD_OK;
 8008db2:	2300      	movs	r3, #0
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3708      	adds	r7, #8
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b086      	sub	sp, #24
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	60f8      	str	r0, [r7, #12]
 8008dc4:	460b      	mov	r3, r1
 8008dc6:	607a      	str	r2, [r7, #4]
 8008dc8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008dca:	7afb      	ldrb	r3, [r7, #11]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d14b      	bne.n	8008e68 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008dd6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008dde:	2b03      	cmp	r3, #3
 8008de0:	d134      	bne.n	8008e4c <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	68da      	ldr	r2, [r3, #12]
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	691b      	ldr	r3, [r3, #16]
 8008dea:	429a      	cmp	r2, r3
 8008dec:	d919      	bls.n	8008e22 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	68da      	ldr	r2, [r3, #12]
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	1ad2      	subs	r2, r2, r3
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	68da      	ldr	r2, [r3, #12]
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008e04:	429a      	cmp	r2, r3
 8008e06:	d203      	bcs.n	8008e10 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008e0c:	b29b      	uxth	r3, r3
 8008e0e:	e002      	b.n	8008e16 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008e10:	697b      	ldr	r3, [r7, #20]
 8008e12:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008e14:	b29b      	uxth	r3, r3
 8008e16:	461a      	mov	r2, r3
 8008e18:	6879      	ldr	r1, [r7, #4]
 8008e1a:	68f8      	ldr	r0, [r7, #12]
 8008e1c:	f000 ff54 	bl	8009cc8 <USBD_CtlContinueRx>
 8008e20:	e038      	b.n	8008e94 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e28:	691b      	ldr	r3, [r3, #16]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d00a      	beq.n	8008e44 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008e34:	2b03      	cmp	r3, #3
 8008e36:	d105      	bne.n	8008e44 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e3e:	691b      	ldr	r3, [r3, #16]
 8008e40:	68f8      	ldr	r0, [r7, #12]
 8008e42:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008e44:	68f8      	ldr	r0, [r7, #12]
 8008e46:	f000 ff51 	bl	8009cec <USBD_CtlSendStatus>
 8008e4a:	e023      	b.n	8008e94 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008e52:	2b05      	cmp	r3, #5
 8008e54:	d11e      	bne.n	8008e94 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008e5e:	2100      	movs	r1, #0
 8008e60:	68f8      	ldr	r0, [r7, #12]
 8008e62:	f001 fc09 	bl	800a678 <USBD_LL_StallEP>
 8008e66:	e015      	b.n	8008e94 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e6e:	699b      	ldr	r3, [r3, #24]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d00d      	beq.n	8008e90 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008e7a:	2b03      	cmp	r3, #3
 8008e7c:	d108      	bne.n	8008e90 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e84:	699b      	ldr	r3, [r3, #24]
 8008e86:	7afa      	ldrb	r2, [r7, #11]
 8008e88:	4611      	mov	r1, r2
 8008e8a:	68f8      	ldr	r0, [r7, #12]
 8008e8c:	4798      	blx	r3
 8008e8e:	e001      	b.n	8008e94 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008e90:	2302      	movs	r3, #2
 8008e92:	e000      	b.n	8008e96 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008e94:	2300      	movs	r3, #0
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3718      	adds	r7, #24
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}

08008e9e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008e9e:	b580      	push	{r7, lr}
 8008ea0:	b086      	sub	sp, #24
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	60f8      	str	r0, [r7, #12]
 8008ea6:	460b      	mov	r3, r1
 8008ea8:	607a      	str	r2, [r7, #4]
 8008eaa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008eac:	7afb      	ldrb	r3, [r7, #11]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d17f      	bne.n	8008fb2 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	3314      	adds	r3, #20
 8008eb6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008ebe:	2b02      	cmp	r3, #2
 8008ec0:	d15c      	bne.n	8008f7c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008ec2:	697b      	ldr	r3, [r7, #20]
 8008ec4:	68da      	ldr	r2, [r3, #12]
 8008ec6:	697b      	ldr	r3, [r7, #20]
 8008ec8:	691b      	ldr	r3, [r3, #16]
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d915      	bls.n	8008efa <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	68da      	ldr	r2, [r3, #12]
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	691b      	ldr	r3, [r3, #16]
 8008ed6:	1ad2      	subs	r2, r2, r3
 8008ed8:	697b      	ldr	r3, [r7, #20]
 8008eda:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008edc:	697b      	ldr	r3, [r7, #20]
 8008ede:	68db      	ldr	r3, [r3, #12]
 8008ee0:	b29b      	uxth	r3, r3
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	6879      	ldr	r1, [r7, #4]
 8008ee6:	68f8      	ldr	r0, [r7, #12]
 8008ee8:	f000 febe 	bl	8009c68 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008eec:	2300      	movs	r3, #0
 8008eee:	2200      	movs	r2, #0
 8008ef0:	2100      	movs	r1, #0
 8008ef2:	68f8      	ldr	r0, [r7, #12]
 8008ef4:	f001 fc6b 	bl	800a7ce <USBD_LL_PrepareReceive>
 8008ef8:	e04e      	b.n	8008f98 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	689b      	ldr	r3, [r3, #8]
 8008efe:	697a      	ldr	r2, [r7, #20]
 8008f00:	6912      	ldr	r2, [r2, #16]
 8008f02:	fbb3 f1f2 	udiv	r1, r3, r2
 8008f06:	fb01 f202 	mul.w	r2, r1, r2
 8008f0a:	1a9b      	subs	r3, r3, r2
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d11c      	bne.n	8008f4a <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008f10:	697b      	ldr	r3, [r7, #20]
 8008f12:	689a      	ldr	r2, [r3, #8]
 8008f14:	697b      	ldr	r3, [r7, #20]
 8008f16:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008f18:	429a      	cmp	r2, r3
 8008f1a:	d316      	bcc.n	8008f4a <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008f1c:	697b      	ldr	r3, [r7, #20]
 8008f1e:	689a      	ldr	r2, [r3, #8]
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008f26:	429a      	cmp	r2, r3
 8008f28:	d20f      	bcs.n	8008f4a <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	2100      	movs	r1, #0
 8008f2e:	68f8      	ldr	r0, [r7, #12]
 8008f30:	f000 fe9a 	bl	8009c68 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	2200      	movs	r2, #0
 8008f38:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	2200      	movs	r2, #0
 8008f40:	2100      	movs	r1, #0
 8008f42:	68f8      	ldr	r0, [r7, #12]
 8008f44:	f001 fc43 	bl	800a7ce <USBD_LL_PrepareReceive>
 8008f48:	e026      	b.n	8008f98 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f50:	68db      	ldr	r3, [r3, #12]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d00a      	beq.n	8008f6c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008f5c:	2b03      	cmp	r3, #3
 8008f5e:	d105      	bne.n	8008f6c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f66:	68db      	ldr	r3, [r3, #12]
 8008f68:	68f8      	ldr	r0, [r7, #12]
 8008f6a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008f6c:	2180      	movs	r1, #128	@ 0x80
 8008f6e:	68f8      	ldr	r0, [r7, #12]
 8008f70:	f001 fb82 	bl	800a678 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008f74:	68f8      	ldr	r0, [r7, #12]
 8008f76:	f000 fecc 	bl	8009d12 <USBD_CtlReceiveStatus>
 8008f7a:	e00d      	b.n	8008f98 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008f82:	2b04      	cmp	r3, #4
 8008f84:	d004      	beq.n	8008f90 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d103      	bne.n	8008f98 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008f90:	2180      	movs	r1, #128	@ 0x80
 8008f92:	68f8      	ldr	r0, [r7, #12]
 8008f94:	f001 fb70 	bl	800a678 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d11d      	bne.n	8008fde <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008fa2:	68f8      	ldr	r0, [r7, #12]
 8008fa4:	f7ff fe81 	bl	8008caa <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2200      	movs	r2, #0
 8008fac:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008fb0:	e015      	b.n	8008fde <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fb8:	695b      	ldr	r3, [r3, #20]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d00d      	beq.n	8008fda <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008fc4:	2b03      	cmp	r3, #3
 8008fc6:	d108      	bne.n	8008fda <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fce:	695b      	ldr	r3, [r3, #20]
 8008fd0:	7afa      	ldrb	r2, [r7, #11]
 8008fd2:	4611      	mov	r1, r2
 8008fd4:	68f8      	ldr	r0, [r7, #12]
 8008fd6:	4798      	blx	r3
 8008fd8:	e001      	b.n	8008fde <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008fda:	2302      	movs	r3, #2
 8008fdc:	e000      	b.n	8008fe0 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008fde:	2300      	movs	r3, #0
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	3718      	adds	r7, #24
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	bd80      	pop	{r7, pc}

08008fe8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b082      	sub	sp, #8
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008ff0:	2340      	movs	r3, #64	@ 0x40
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	2100      	movs	r1, #0
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f001 faf9 	bl	800a5ee <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2201      	movs	r2, #1
 8009000:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2240      	movs	r2, #64	@ 0x40
 8009008:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800900c:	2340      	movs	r3, #64	@ 0x40
 800900e:	2200      	movs	r2, #0
 8009010:	2180      	movs	r1, #128	@ 0x80
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f001 faeb 	bl	800a5ee <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2201      	movs	r2, #1
 800901c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2240      	movs	r2, #64	@ 0x40
 8009022:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2201      	movs	r2, #1
 8009028:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2200      	movs	r2, #0
 8009030:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2200      	movs	r2, #0
 8009038:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2200      	movs	r2, #0
 800903e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009048:	2b00      	cmp	r3, #0
 800904a:	d009      	beq.n	8009060 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009052:	685b      	ldr	r3, [r3, #4]
 8009054:	687a      	ldr	r2, [r7, #4]
 8009056:	6852      	ldr	r2, [r2, #4]
 8009058:	b2d2      	uxtb	r2, r2
 800905a:	4611      	mov	r1, r2
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	4798      	blx	r3
  }

  return USBD_OK;
 8009060:	2300      	movs	r3, #0
}
 8009062:	4618      	mov	r0, r3
 8009064:	3708      	adds	r7, #8
 8009066:	46bd      	mov	sp, r7
 8009068:	bd80      	pop	{r7, pc}

0800906a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800906a:	b480      	push	{r7}
 800906c:	b083      	sub	sp, #12
 800906e:	af00      	add	r7, sp, #0
 8009070:	6078      	str	r0, [r7, #4]
 8009072:	460b      	mov	r3, r1
 8009074:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	78fa      	ldrb	r2, [r7, #3]
 800907a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800907c:	2300      	movs	r3, #0
}
 800907e:	4618      	mov	r0, r3
 8009080:	370c      	adds	r7, #12
 8009082:	46bd      	mov	sp, r7
 8009084:	bc80      	pop	{r7}
 8009086:	4770      	bx	lr

08009088 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009088:	b480      	push	{r7}
 800908a:	b083      	sub	sp, #12
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2204      	movs	r2, #4
 80090a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80090a4:	2300      	movs	r3, #0
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	370c      	adds	r7, #12
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bc80      	pop	{r7}
 80090ae:	4770      	bx	lr

080090b0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80090b0:	b480      	push	{r7}
 80090b2:	b083      	sub	sp, #12
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090be:	2b04      	cmp	r3, #4
 80090c0:	d105      	bne.n	80090ce <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80090ce:	2300      	movs	r3, #0
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	370c      	adds	r7, #12
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bc80      	pop	{r7}
 80090d8:	4770      	bx	lr

080090da <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80090da:	b580      	push	{r7, lr}
 80090dc:	b082      	sub	sp, #8
 80090de:	af00      	add	r7, sp, #0
 80090e0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090e8:	2b03      	cmp	r3, #3
 80090ea:	d10b      	bne.n	8009104 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090f2:	69db      	ldr	r3, [r3, #28]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d005      	beq.n	8009104 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090fe:	69db      	ldr	r3, [r3, #28]
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009104:	2300      	movs	r3, #0
}
 8009106:	4618      	mov	r0, r3
 8009108:	3708      	adds	r7, #8
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}
	...

08009110 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b084      	sub	sp, #16
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
 8009118:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800911a:	2300      	movs	r3, #0
 800911c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	781b      	ldrb	r3, [r3, #0]
 8009122:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009126:	2b40      	cmp	r3, #64	@ 0x40
 8009128:	d005      	beq.n	8009136 <USBD_StdDevReq+0x26>
 800912a:	2b40      	cmp	r3, #64	@ 0x40
 800912c:	d84f      	bhi.n	80091ce <USBD_StdDevReq+0xbe>
 800912e:	2b00      	cmp	r3, #0
 8009130:	d009      	beq.n	8009146 <USBD_StdDevReq+0x36>
 8009132:	2b20      	cmp	r3, #32
 8009134:	d14b      	bne.n	80091ce <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800913c:	689b      	ldr	r3, [r3, #8]
 800913e:	6839      	ldr	r1, [r7, #0]
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	4798      	blx	r3
      break;
 8009144:	e048      	b.n	80091d8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	785b      	ldrb	r3, [r3, #1]
 800914a:	2b09      	cmp	r3, #9
 800914c:	d839      	bhi.n	80091c2 <USBD_StdDevReq+0xb2>
 800914e:	a201      	add	r2, pc, #4	@ (adr r2, 8009154 <USBD_StdDevReq+0x44>)
 8009150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009154:	080091a5 	.word	0x080091a5
 8009158:	080091b9 	.word	0x080091b9
 800915c:	080091c3 	.word	0x080091c3
 8009160:	080091af 	.word	0x080091af
 8009164:	080091c3 	.word	0x080091c3
 8009168:	08009187 	.word	0x08009187
 800916c:	0800917d 	.word	0x0800917d
 8009170:	080091c3 	.word	0x080091c3
 8009174:	0800919b 	.word	0x0800919b
 8009178:	08009191 	.word	0x08009191
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800917c:	6839      	ldr	r1, [r7, #0]
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f000 f9dc 	bl	800953c <USBD_GetDescriptor>
          break;
 8009184:	e022      	b.n	80091cc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009186:	6839      	ldr	r1, [r7, #0]
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	f000 fb3f 	bl	800980c <USBD_SetAddress>
          break;
 800918e:	e01d      	b.n	80091cc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009190:	6839      	ldr	r1, [r7, #0]
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 fb7e 	bl	8009894 <USBD_SetConfig>
          break;
 8009198:	e018      	b.n	80091cc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800919a:	6839      	ldr	r1, [r7, #0]
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f000 fc07 	bl	80099b0 <USBD_GetConfig>
          break;
 80091a2:	e013      	b.n	80091cc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80091a4:	6839      	ldr	r1, [r7, #0]
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f000 fc37 	bl	8009a1a <USBD_GetStatus>
          break;
 80091ac:	e00e      	b.n	80091cc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80091ae:	6839      	ldr	r1, [r7, #0]
 80091b0:	6878      	ldr	r0, [r7, #4]
 80091b2:	f000 fc65 	bl	8009a80 <USBD_SetFeature>
          break;
 80091b6:	e009      	b.n	80091cc <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80091b8:	6839      	ldr	r1, [r7, #0]
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f000 fc74 	bl	8009aa8 <USBD_ClrFeature>
          break;
 80091c0:	e004      	b.n	80091cc <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80091c2:	6839      	ldr	r1, [r7, #0]
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f000 fcc9 	bl	8009b5c <USBD_CtlError>
          break;
 80091ca:	bf00      	nop
      }
      break;
 80091cc:	e004      	b.n	80091d8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80091ce:	6839      	ldr	r1, [r7, #0]
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f000 fcc3 	bl	8009b5c <USBD_CtlError>
      break;
 80091d6:	bf00      	nop
  }

  return ret;
 80091d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3710      	adds	r7, #16
 80091de:	46bd      	mov	sp, r7
 80091e0:	bd80      	pop	{r7, pc}
 80091e2:	bf00      	nop

080091e4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b084      	sub	sp, #16
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
 80091ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80091ee:	2300      	movs	r3, #0
 80091f0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	781b      	ldrb	r3, [r3, #0]
 80091f6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80091fa:	2b40      	cmp	r3, #64	@ 0x40
 80091fc:	d005      	beq.n	800920a <USBD_StdItfReq+0x26>
 80091fe:	2b40      	cmp	r3, #64	@ 0x40
 8009200:	d82e      	bhi.n	8009260 <USBD_StdItfReq+0x7c>
 8009202:	2b00      	cmp	r3, #0
 8009204:	d001      	beq.n	800920a <USBD_StdItfReq+0x26>
 8009206:	2b20      	cmp	r3, #32
 8009208:	d12a      	bne.n	8009260 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009210:	3b01      	subs	r3, #1
 8009212:	2b02      	cmp	r3, #2
 8009214:	d81d      	bhi.n	8009252 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	889b      	ldrh	r3, [r3, #4]
 800921a:	b2db      	uxtb	r3, r3
 800921c:	2b01      	cmp	r3, #1
 800921e:	d813      	bhi.n	8009248 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009226:	689b      	ldr	r3, [r3, #8]
 8009228:	6839      	ldr	r1, [r7, #0]
 800922a:	6878      	ldr	r0, [r7, #4]
 800922c:	4798      	blx	r3
 800922e:	4603      	mov	r3, r0
 8009230:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	88db      	ldrh	r3, [r3, #6]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d110      	bne.n	800925c <USBD_StdItfReq+0x78>
 800923a:	7bfb      	ldrb	r3, [r7, #15]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d10d      	bne.n	800925c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f000 fd53 	bl	8009cec <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009246:	e009      	b.n	800925c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8009248:	6839      	ldr	r1, [r7, #0]
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f000 fc86 	bl	8009b5c <USBD_CtlError>
          break;
 8009250:	e004      	b.n	800925c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8009252:	6839      	ldr	r1, [r7, #0]
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	f000 fc81 	bl	8009b5c <USBD_CtlError>
          break;
 800925a:	e000      	b.n	800925e <USBD_StdItfReq+0x7a>
          break;
 800925c:	bf00      	nop
      }
      break;
 800925e:	e004      	b.n	800926a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8009260:	6839      	ldr	r1, [r7, #0]
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 fc7a 	bl	8009b5c <USBD_CtlError>
      break;
 8009268:	bf00      	nop
  }

  return USBD_OK;
 800926a:	2300      	movs	r3, #0
}
 800926c:	4618      	mov	r0, r3
 800926e:	3710      	adds	r7, #16
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}

08009274 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b084      	sub	sp, #16
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
 800927c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800927e:	2300      	movs	r3, #0
 8009280:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	889b      	ldrh	r3, [r3, #4]
 8009286:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	781b      	ldrb	r3, [r3, #0]
 800928c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009290:	2b40      	cmp	r3, #64	@ 0x40
 8009292:	d007      	beq.n	80092a4 <USBD_StdEPReq+0x30>
 8009294:	2b40      	cmp	r3, #64	@ 0x40
 8009296:	f200 8146 	bhi.w	8009526 <USBD_StdEPReq+0x2b2>
 800929a:	2b00      	cmp	r3, #0
 800929c:	d00a      	beq.n	80092b4 <USBD_StdEPReq+0x40>
 800929e:	2b20      	cmp	r3, #32
 80092a0:	f040 8141 	bne.w	8009526 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	6839      	ldr	r1, [r7, #0]
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	4798      	blx	r3
      break;
 80092b2:	e13d      	b.n	8009530 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	781b      	ldrb	r3, [r3, #0]
 80092b8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80092bc:	2b20      	cmp	r3, #32
 80092be:	d10a      	bne.n	80092d6 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	6839      	ldr	r1, [r7, #0]
 80092ca:	6878      	ldr	r0, [r7, #4]
 80092cc:	4798      	blx	r3
 80092ce:	4603      	mov	r3, r0
 80092d0:	73fb      	strb	r3, [r7, #15]

        return ret;
 80092d2:	7bfb      	ldrb	r3, [r7, #15]
 80092d4:	e12d      	b.n	8009532 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	785b      	ldrb	r3, [r3, #1]
 80092da:	2b03      	cmp	r3, #3
 80092dc:	d007      	beq.n	80092ee <USBD_StdEPReq+0x7a>
 80092de:	2b03      	cmp	r3, #3
 80092e0:	f300 811b 	bgt.w	800951a <USBD_StdEPReq+0x2a6>
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d072      	beq.n	80093ce <USBD_StdEPReq+0x15a>
 80092e8:	2b01      	cmp	r3, #1
 80092ea:	d03a      	beq.n	8009362 <USBD_StdEPReq+0xee>
 80092ec:	e115      	b.n	800951a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092f4:	2b02      	cmp	r3, #2
 80092f6:	d002      	beq.n	80092fe <USBD_StdEPReq+0x8a>
 80092f8:	2b03      	cmp	r3, #3
 80092fa:	d015      	beq.n	8009328 <USBD_StdEPReq+0xb4>
 80092fc:	e02b      	b.n	8009356 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80092fe:	7bbb      	ldrb	r3, [r7, #14]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d00c      	beq.n	800931e <USBD_StdEPReq+0xaa>
 8009304:	7bbb      	ldrb	r3, [r7, #14]
 8009306:	2b80      	cmp	r3, #128	@ 0x80
 8009308:	d009      	beq.n	800931e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800930a:	7bbb      	ldrb	r3, [r7, #14]
 800930c:	4619      	mov	r1, r3
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f001 f9b2 	bl	800a678 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009314:	2180      	movs	r1, #128	@ 0x80
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f001 f9ae 	bl	800a678 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800931c:	e020      	b.n	8009360 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800931e:	6839      	ldr	r1, [r7, #0]
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f000 fc1b 	bl	8009b5c <USBD_CtlError>
              break;
 8009326:	e01b      	b.n	8009360 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	885b      	ldrh	r3, [r3, #2]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d10e      	bne.n	800934e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8009330:	7bbb      	ldrb	r3, [r7, #14]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d00b      	beq.n	800934e <USBD_StdEPReq+0xda>
 8009336:	7bbb      	ldrb	r3, [r7, #14]
 8009338:	2b80      	cmp	r3, #128	@ 0x80
 800933a:	d008      	beq.n	800934e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	88db      	ldrh	r3, [r3, #6]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d104      	bne.n	800934e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8009344:	7bbb      	ldrb	r3, [r7, #14]
 8009346:	4619      	mov	r1, r3
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f001 f995 	bl	800a678 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f000 fccc 	bl	8009cec <USBD_CtlSendStatus>

              break;
 8009354:	e004      	b.n	8009360 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8009356:	6839      	ldr	r1, [r7, #0]
 8009358:	6878      	ldr	r0, [r7, #4]
 800935a:	f000 fbff 	bl	8009b5c <USBD_CtlError>
              break;
 800935e:	bf00      	nop
          }
          break;
 8009360:	e0e0      	b.n	8009524 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009368:	2b02      	cmp	r3, #2
 800936a:	d002      	beq.n	8009372 <USBD_StdEPReq+0xfe>
 800936c:	2b03      	cmp	r3, #3
 800936e:	d015      	beq.n	800939c <USBD_StdEPReq+0x128>
 8009370:	e026      	b.n	80093c0 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009372:	7bbb      	ldrb	r3, [r7, #14]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d00c      	beq.n	8009392 <USBD_StdEPReq+0x11e>
 8009378:	7bbb      	ldrb	r3, [r7, #14]
 800937a:	2b80      	cmp	r3, #128	@ 0x80
 800937c:	d009      	beq.n	8009392 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800937e:	7bbb      	ldrb	r3, [r7, #14]
 8009380:	4619      	mov	r1, r3
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f001 f978 	bl	800a678 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009388:	2180      	movs	r1, #128	@ 0x80
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f001 f974 	bl	800a678 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009390:	e01c      	b.n	80093cc <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8009392:	6839      	ldr	r1, [r7, #0]
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	f000 fbe1 	bl	8009b5c <USBD_CtlError>
              break;
 800939a:	e017      	b.n	80093cc <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	885b      	ldrh	r3, [r3, #2]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d112      	bne.n	80093ca <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80093a4:	7bbb      	ldrb	r3, [r7, #14]
 80093a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d004      	beq.n	80093b8 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80093ae:	7bbb      	ldrb	r3, [r7, #14]
 80093b0:	4619      	mov	r1, r3
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f001 f97f 	bl	800a6b6 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f000 fc97 	bl	8009cec <USBD_CtlSendStatus>
              }
              break;
 80093be:	e004      	b.n	80093ca <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80093c0:	6839      	ldr	r1, [r7, #0]
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f000 fbca 	bl	8009b5c <USBD_CtlError>
              break;
 80093c8:	e000      	b.n	80093cc <USBD_StdEPReq+0x158>
              break;
 80093ca:	bf00      	nop
          }
          break;
 80093cc:	e0aa      	b.n	8009524 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093d4:	2b02      	cmp	r3, #2
 80093d6:	d002      	beq.n	80093de <USBD_StdEPReq+0x16a>
 80093d8:	2b03      	cmp	r3, #3
 80093da:	d032      	beq.n	8009442 <USBD_StdEPReq+0x1ce>
 80093dc:	e097      	b.n	800950e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80093de:	7bbb      	ldrb	r3, [r7, #14]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d007      	beq.n	80093f4 <USBD_StdEPReq+0x180>
 80093e4:	7bbb      	ldrb	r3, [r7, #14]
 80093e6:	2b80      	cmp	r3, #128	@ 0x80
 80093e8:	d004      	beq.n	80093f4 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 80093ea:	6839      	ldr	r1, [r7, #0]
 80093ec:	6878      	ldr	r0, [r7, #4]
 80093ee:	f000 fbb5 	bl	8009b5c <USBD_CtlError>
                break;
 80093f2:	e091      	b.n	8009518 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80093f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	da0b      	bge.n	8009414 <USBD_StdEPReq+0x1a0>
 80093fc:	7bbb      	ldrb	r3, [r7, #14]
 80093fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009402:	4613      	mov	r3, r2
 8009404:	009b      	lsls	r3, r3, #2
 8009406:	4413      	add	r3, r2
 8009408:	009b      	lsls	r3, r3, #2
 800940a:	3310      	adds	r3, #16
 800940c:	687a      	ldr	r2, [r7, #4]
 800940e:	4413      	add	r3, r2
 8009410:	3304      	adds	r3, #4
 8009412:	e00b      	b.n	800942c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009414:	7bbb      	ldrb	r3, [r7, #14]
 8009416:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800941a:	4613      	mov	r3, r2
 800941c:	009b      	lsls	r3, r3, #2
 800941e:	4413      	add	r3, r2
 8009420:	009b      	lsls	r3, r3, #2
 8009422:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009426:	687a      	ldr	r2, [r7, #4]
 8009428:	4413      	add	r3, r2
 800942a:	3304      	adds	r3, #4
 800942c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	2200      	movs	r2, #0
 8009432:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	2202      	movs	r2, #2
 8009438:	4619      	mov	r1, r3
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f000 fbf8 	bl	8009c30 <USBD_CtlSendData>
              break;
 8009440:	e06a      	b.n	8009518 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009442:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009446:	2b00      	cmp	r3, #0
 8009448:	da11      	bge.n	800946e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800944a:	7bbb      	ldrb	r3, [r7, #14]
 800944c:	f003 020f 	and.w	r2, r3, #15
 8009450:	6879      	ldr	r1, [r7, #4]
 8009452:	4613      	mov	r3, r2
 8009454:	009b      	lsls	r3, r3, #2
 8009456:	4413      	add	r3, r2
 8009458:	009b      	lsls	r3, r3, #2
 800945a:	440b      	add	r3, r1
 800945c:	3318      	adds	r3, #24
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d117      	bne.n	8009494 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009464:	6839      	ldr	r1, [r7, #0]
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 fb78 	bl	8009b5c <USBD_CtlError>
                  break;
 800946c:	e054      	b.n	8009518 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800946e:	7bbb      	ldrb	r3, [r7, #14]
 8009470:	f003 020f 	and.w	r2, r3, #15
 8009474:	6879      	ldr	r1, [r7, #4]
 8009476:	4613      	mov	r3, r2
 8009478:	009b      	lsls	r3, r3, #2
 800947a:	4413      	add	r3, r2
 800947c:	009b      	lsls	r3, r3, #2
 800947e:	440b      	add	r3, r1
 8009480:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d104      	bne.n	8009494 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800948a:	6839      	ldr	r1, [r7, #0]
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f000 fb65 	bl	8009b5c <USBD_CtlError>
                  break;
 8009492:	e041      	b.n	8009518 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009494:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009498:	2b00      	cmp	r3, #0
 800949a:	da0b      	bge.n	80094b4 <USBD_StdEPReq+0x240>
 800949c:	7bbb      	ldrb	r3, [r7, #14]
 800949e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80094a2:	4613      	mov	r3, r2
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	4413      	add	r3, r2
 80094a8:	009b      	lsls	r3, r3, #2
 80094aa:	3310      	adds	r3, #16
 80094ac:	687a      	ldr	r2, [r7, #4]
 80094ae:	4413      	add	r3, r2
 80094b0:	3304      	adds	r3, #4
 80094b2:	e00b      	b.n	80094cc <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80094b4:	7bbb      	ldrb	r3, [r7, #14]
 80094b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80094ba:	4613      	mov	r3, r2
 80094bc:	009b      	lsls	r3, r3, #2
 80094be:	4413      	add	r3, r2
 80094c0:	009b      	lsls	r3, r3, #2
 80094c2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80094c6:	687a      	ldr	r2, [r7, #4]
 80094c8:	4413      	add	r3, r2
 80094ca:	3304      	adds	r3, #4
 80094cc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80094ce:	7bbb      	ldrb	r3, [r7, #14]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d002      	beq.n	80094da <USBD_StdEPReq+0x266>
 80094d4:	7bbb      	ldrb	r3, [r7, #14]
 80094d6:	2b80      	cmp	r3, #128	@ 0x80
 80094d8:	d103      	bne.n	80094e2 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	2200      	movs	r2, #0
 80094de:	601a      	str	r2, [r3, #0]
 80094e0:	e00e      	b.n	8009500 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80094e2:	7bbb      	ldrb	r3, [r7, #14]
 80094e4:	4619      	mov	r1, r3
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f001 f904 	bl	800a6f4 <USBD_LL_IsStallEP>
 80094ec:	4603      	mov	r3, r0
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d003      	beq.n	80094fa <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 80094f2:	68bb      	ldr	r3, [r7, #8]
 80094f4:	2201      	movs	r2, #1
 80094f6:	601a      	str	r2, [r3, #0]
 80094f8:	e002      	b.n	8009500 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	2200      	movs	r2, #0
 80094fe:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	2202      	movs	r2, #2
 8009504:	4619      	mov	r1, r3
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f000 fb92 	bl	8009c30 <USBD_CtlSendData>
              break;
 800950c:	e004      	b.n	8009518 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800950e:	6839      	ldr	r1, [r7, #0]
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f000 fb23 	bl	8009b5c <USBD_CtlError>
              break;
 8009516:	bf00      	nop
          }
          break;
 8009518:	e004      	b.n	8009524 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800951a:	6839      	ldr	r1, [r7, #0]
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f000 fb1d 	bl	8009b5c <USBD_CtlError>
          break;
 8009522:	bf00      	nop
      }
      break;
 8009524:	e004      	b.n	8009530 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8009526:	6839      	ldr	r1, [r7, #0]
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f000 fb17 	bl	8009b5c <USBD_CtlError>
      break;
 800952e:	bf00      	nop
  }

  return ret;
 8009530:	7bfb      	ldrb	r3, [r7, #15]
}
 8009532:	4618      	mov	r0, r3
 8009534:	3710      	adds	r7, #16
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}
	...

0800953c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b084      	sub	sp, #16
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
 8009544:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009546:	2300      	movs	r3, #0
 8009548:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800954a:	2300      	movs	r3, #0
 800954c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800954e:	2300      	movs	r3, #0
 8009550:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	885b      	ldrh	r3, [r3, #2]
 8009556:	0a1b      	lsrs	r3, r3, #8
 8009558:	b29b      	uxth	r3, r3
 800955a:	3b01      	subs	r3, #1
 800955c:	2b06      	cmp	r3, #6
 800955e:	f200 8128 	bhi.w	80097b2 <USBD_GetDescriptor+0x276>
 8009562:	a201      	add	r2, pc, #4	@ (adr r2, 8009568 <USBD_GetDescriptor+0x2c>)
 8009564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009568:	08009585 	.word	0x08009585
 800956c:	0800959d 	.word	0x0800959d
 8009570:	080095dd 	.word	0x080095dd
 8009574:	080097b3 	.word	0x080097b3
 8009578:	080097b3 	.word	0x080097b3
 800957c:	08009753 	.word	0x08009753
 8009580:	0800977f 	.word	0x0800977f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	687a      	ldr	r2, [r7, #4]
 800958e:	7c12      	ldrb	r2, [r2, #16]
 8009590:	f107 0108 	add.w	r1, r7, #8
 8009594:	4610      	mov	r0, r2
 8009596:	4798      	blx	r3
 8009598:	60f8      	str	r0, [r7, #12]
      break;
 800959a:	e112      	b.n	80097c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	7c1b      	ldrb	r3, [r3, #16]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d10d      	bne.n	80095c0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80095aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095ac:	f107 0208 	add.w	r2, r7, #8
 80095b0:	4610      	mov	r0, r2
 80095b2:	4798      	blx	r3
 80095b4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	3301      	adds	r3, #1
 80095ba:	2202      	movs	r2, #2
 80095bc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80095be:	e100      	b.n	80097c2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80095c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095c8:	f107 0208 	add.w	r2, r7, #8
 80095cc:	4610      	mov	r0, r2
 80095ce:	4798      	blx	r3
 80095d0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	3301      	adds	r3, #1
 80095d6:	2202      	movs	r2, #2
 80095d8:	701a      	strb	r2, [r3, #0]
      break;
 80095da:	e0f2      	b.n	80097c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	885b      	ldrh	r3, [r3, #2]
 80095e0:	b2db      	uxtb	r3, r3
 80095e2:	2b05      	cmp	r3, #5
 80095e4:	f200 80ac 	bhi.w	8009740 <USBD_GetDescriptor+0x204>
 80095e8:	a201      	add	r2, pc, #4	@ (adr r2, 80095f0 <USBD_GetDescriptor+0xb4>)
 80095ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095ee:	bf00      	nop
 80095f0:	08009609 	.word	0x08009609
 80095f4:	0800963d 	.word	0x0800963d
 80095f8:	08009671 	.word	0x08009671
 80095fc:	080096a5 	.word	0x080096a5
 8009600:	080096d9 	.word	0x080096d9
 8009604:	0800970d 	.word	0x0800970d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d00b      	beq.n	800962c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	687a      	ldr	r2, [r7, #4]
 800961e:	7c12      	ldrb	r2, [r2, #16]
 8009620:	f107 0108 	add.w	r1, r7, #8
 8009624:	4610      	mov	r0, r2
 8009626:	4798      	blx	r3
 8009628:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800962a:	e091      	b.n	8009750 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800962c:	6839      	ldr	r1, [r7, #0]
 800962e:	6878      	ldr	r0, [r7, #4]
 8009630:	f000 fa94 	bl	8009b5c <USBD_CtlError>
            err++;
 8009634:	7afb      	ldrb	r3, [r7, #11]
 8009636:	3301      	adds	r3, #1
 8009638:	72fb      	strb	r3, [r7, #11]
          break;
 800963a:	e089      	b.n	8009750 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d00b      	beq.n	8009660 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800964e:	689b      	ldr	r3, [r3, #8]
 8009650:	687a      	ldr	r2, [r7, #4]
 8009652:	7c12      	ldrb	r2, [r2, #16]
 8009654:	f107 0108 	add.w	r1, r7, #8
 8009658:	4610      	mov	r0, r2
 800965a:	4798      	blx	r3
 800965c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800965e:	e077      	b.n	8009750 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009660:	6839      	ldr	r1, [r7, #0]
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f000 fa7a 	bl	8009b5c <USBD_CtlError>
            err++;
 8009668:	7afb      	ldrb	r3, [r7, #11]
 800966a:	3301      	adds	r3, #1
 800966c:	72fb      	strb	r3, [r7, #11]
          break;
 800966e:	e06f      	b.n	8009750 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009676:	68db      	ldr	r3, [r3, #12]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d00b      	beq.n	8009694 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009682:	68db      	ldr	r3, [r3, #12]
 8009684:	687a      	ldr	r2, [r7, #4]
 8009686:	7c12      	ldrb	r2, [r2, #16]
 8009688:	f107 0108 	add.w	r1, r7, #8
 800968c:	4610      	mov	r0, r2
 800968e:	4798      	blx	r3
 8009690:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009692:	e05d      	b.n	8009750 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009694:	6839      	ldr	r1, [r7, #0]
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	f000 fa60 	bl	8009b5c <USBD_CtlError>
            err++;
 800969c:	7afb      	ldrb	r3, [r7, #11]
 800969e:	3301      	adds	r3, #1
 80096a0:	72fb      	strb	r3, [r7, #11]
          break;
 80096a2:	e055      	b.n	8009750 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80096aa:	691b      	ldr	r3, [r3, #16]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d00b      	beq.n	80096c8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80096b6:	691b      	ldr	r3, [r3, #16]
 80096b8:	687a      	ldr	r2, [r7, #4]
 80096ba:	7c12      	ldrb	r2, [r2, #16]
 80096bc:	f107 0108 	add.w	r1, r7, #8
 80096c0:	4610      	mov	r0, r2
 80096c2:	4798      	blx	r3
 80096c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80096c6:	e043      	b.n	8009750 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80096c8:	6839      	ldr	r1, [r7, #0]
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f000 fa46 	bl	8009b5c <USBD_CtlError>
            err++;
 80096d0:	7afb      	ldrb	r3, [r7, #11]
 80096d2:	3301      	adds	r3, #1
 80096d4:	72fb      	strb	r3, [r7, #11]
          break;
 80096d6:	e03b      	b.n	8009750 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80096de:	695b      	ldr	r3, [r3, #20]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d00b      	beq.n	80096fc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80096ea:	695b      	ldr	r3, [r3, #20]
 80096ec:	687a      	ldr	r2, [r7, #4]
 80096ee:	7c12      	ldrb	r2, [r2, #16]
 80096f0:	f107 0108 	add.w	r1, r7, #8
 80096f4:	4610      	mov	r0, r2
 80096f6:	4798      	blx	r3
 80096f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80096fa:	e029      	b.n	8009750 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80096fc:	6839      	ldr	r1, [r7, #0]
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f000 fa2c 	bl	8009b5c <USBD_CtlError>
            err++;
 8009704:	7afb      	ldrb	r3, [r7, #11]
 8009706:	3301      	adds	r3, #1
 8009708:	72fb      	strb	r3, [r7, #11]
          break;
 800970a:	e021      	b.n	8009750 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009712:	699b      	ldr	r3, [r3, #24]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d00b      	beq.n	8009730 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800971e:	699b      	ldr	r3, [r3, #24]
 8009720:	687a      	ldr	r2, [r7, #4]
 8009722:	7c12      	ldrb	r2, [r2, #16]
 8009724:	f107 0108 	add.w	r1, r7, #8
 8009728:	4610      	mov	r0, r2
 800972a:	4798      	blx	r3
 800972c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800972e:	e00f      	b.n	8009750 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009730:	6839      	ldr	r1, [r7, #0]
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f000 fa12 	bl	8009b5c <USBD_CtlError>
            err++;
 8009738:	7afb      	ldrb	r3, [r7, #11]
 800973a:	3301      	adds	r3, #1
 800973c:	72fb      	strb	r3, [r7, #11]
          break;
 800973e:	e007      	b.n	8009750 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009740:	6839      	ldr	r1, [r7, #0]
 8009742:	6878      	ldr	r0, [r7, #4]
 8009744:	f000 fa0a 	bl	8009b5c <USBD_CtlError>
          err++;
 8009748:	7afb      	ldrb	r3, [r7, #11]
 800974a:	3301      	adds	r3, #1
 800974c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800974e:	e038      	b.n	80097c2 <USBD_GetDescriptor+0x286>
 8009750:	e037      	b.n	80097c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	7c1b      	ldrb	r3, [r3, #16]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d109      	bne.n	800976e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009760:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009762:	f107 0208 	add.w	r2, r7, #8
 8009766:	4610      	mov	r0, r2
 8009768:	4798      	blx	r3
 800976a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800976c:	e029      	b.n	80097c2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800976e:	6839      	ldr	r1, [r7, #0]
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f000 f9f3 	bl	8009b5c <USBD_CtlError>
        err++;
 8009776:	7afb      	ldrb	r3, [r7, #11]
 8009778:	3301      	adds	r3, #1
 800977a:	72fb      	strb	r3, [r7, #11]
      break;
 800977c:	e021      	b.n	80097c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	7c1b      	ldrb	r3, [r3, #16]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d10d      	bne.n	80097a2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800978c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800978e:	f107 0208 	add.w	r2, r7, #8
 8009792:	4610      	mov	r0, r2
 8009794:	4798      	blx	r3
 8009796:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	3301      	adds	r3, #1
 800979c:	2207      	movs	r2, #7
 800979e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80097a0:	e00f      	b.n	80097c2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80097a2:	6839      	ldr	r1, [r7, #0]
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f000 f9d9 	bl	8009b5c <USBD_CtlError>
        err++;
 80097aa:	7afb      	ldrb	r3, [r7, #11]
 80097ac:	3301      	adds	r3, #1
 80097ae:	72fb      	strb	r3, [r7, #11]
      break;
 80097b0:	e007      	b.n	80097c2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80097b2:	6839      	ldr	r1, [r7, #0]
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f000 f9d1 	bl	8009b5c <USBD_CtlError>
      err++;
 80097ba:	7afb      	ldrb	r3, [r7, #11]
 80097bc:	3301      	adds	r3, #1
 80097be:	72fb      	strb	r3, [r7, #11]
      break;
 80097c0:	bf00      	nop
  }

  if (err != 0U)
 80097c2:	7afb      	ldrb	r3, [r7, #11]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d11c      	bne.n	8009802 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80097c8:	893b      	ldrh	r3, [r7, #8]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d011      	beq.n	80097f2 <USBD_GetDescriptor+0x2b6>
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	88db      	ldrh	r3, [r3, #6]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d00d      	beq.n	80097f2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	88da      	ldrh	r2, [r3, #6]
 80097da:	893b      	ldrh	r3, [r7, #8]
 80097dc:	4293      	cmp	r3, r2
 80097de:	bf28      	it	cs
 80097e0:	4613      	movcs	r3, r2
 80097e2:	b29b      	uxth	r3, r3
 80097e4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80097e6:	893b      	ldrh	r3, [r7, #8]
 80097e8:	461a      	mov	r2, r3
 80097ea:	68f9      	ldr	r1, [r7, #12]
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f000 fa1f 	bl	8009c30 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	88db      	ldrh	r3, [r3, #6]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d104      	bne.n	8009804 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f000 fa76 	bl	8009cec <USBD_CtlSendStatus>
 8009800:	e000      	b.n	8009804 <USBD_GetDescriptor+0x2c8>
    return;
 8009802:	bf00      	nop
    }
  }
}
 8009804:	3710      	adds	r7, #16
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}
 800980a:	bf00      	nop

0800980c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b084      	sub	sp, #16
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
 8009814:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	889b      	ldrh	r3, [r3, #4]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d130      	bne.n	8009880 <USBD_SetAddress+0x74>
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	88db      	ldrh	r3, [r3, #6]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d12c      	bne.n	8009880 <USBD_SetAddress+0x74>
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	885b      	ldrh	r3, [r3, #2]
 800982a:	2b7f      	cmp	r3, #127	@ 0x7f
 800982c:	d828      	bhi.n	8009880 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	885b      	ldrh	r3, [r3, #2]
 8009832:	b2db      	uxtb	r3, r3
 8009834:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009838:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009840:	2b03      	cmp	r3, #3
 8009842:	d104      	bne.n	800984e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009844:	6839      	ldr	r1, [r7, #0]
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f000 f988 	bl	8009b5c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800984c:	e01d      	b.n	800988a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	7bfa      	ldrb	r2, [r7, #15]
 8009852:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009856:	7bfb      	ldrb	r3, [r7, #15]
 8009858:	4619      	mov	r1, r3
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f000 ff75 	bl	800a74a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f000 fa43 	bl	8009cec <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009866:	7bfb      	ldrb	r3, [r7, #15]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d004      	beq.n	8009876 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2202      	movs	r2, #2
 8009870:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009874:	e009      	b.n	800988a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2201      	movs	r2, #1
 800987a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800987e:	e004      	b.n	800988a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009880:	6839      	ldr	r1, [r7, #0]
 8009882:	6878      	ldr	r0, [r7, #4]
 8009884:	f000 f96a 	bl	8009b5c <USBD_CtlError>
  }
}
 8009888:	bf00      	nop
 800988a:	bf00      	nop
 800988c:	3710      	adds	r7, #16
 800988e:	46bd      	mov	sp, r7
 8009890:	bd80      	pop	{r7, pc}
	...

08009894 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b082      	sub	sp, #8
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
 800989c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	885b      	ldrh	r3, [r3, #2]
 80098a2:	b2da      	uxtb	r2, r3
 80098a4:	4b41      	ldr	r3, [pc, #260]	@ (80099ac <USBD_SetConfig+0x118>)
 80098a6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80098a8:	4b40      	ldr	r3, [pc, #256]	@ (80099ac <USBD_SetConfig+0x118>)
 80098aa:	781b      	ldrb	r3, [r3, #0]
 80098ac:	2b01      	cmp	r3, #1
 80098ae:	d904      	bls.n	80098ba <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80098b0:	6839      	ldr	r1, [r7, #0]
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f000 f952 	bl	8009b5c <USBD_CtlError>
 80098b8:	e075      	b.n	80099a6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098c0:	2b02      	cmp	r3, #2
 80098c2:	d002      	beq.n	80098ca <USBD_SetConfig+0x36>
 80098c4:	2b03      	cmp	r3, #3
 80098c6:	d023      	beq.n	8009910 <USBD_SetConfig+0x7c>
 80098c8:	e062      	b.n	8009990 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80098ca:	4b38      	ldr	r3, [pc, #224]	@ (80099ac <USBD_SetConfig+0x118>)
 80098cc:	781b      	ldrb	r3, [r3, #0]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d01a      	beq.n	8009908 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80098d2:	4b36      	ldr	r3, [pc, #216]	@ (80099ac <USBD_SetConfig+0x118>)
 80098d4:	781b      	ldrb	r3, [r3, #0]
 80098d6:	461a      	mov	r2, r3
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2203      	movs	r2, #3
 80098e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80098e4:	4b31      	ldr	r3, [pc, #196]	@ (80099ac <USBD_SetConfig+0x118>)
 80098e6:	781b      	ldrb	r3, [r3, #0]
 80098e8:	4619      	mov	r1, r3
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f7ff f9e7 	bl	8008cbe <USBD_SetClassConfig>
 80098f0:	4603      	mov	r3, r0
 80098f2:	2b02      	cmp	r3, #2
 80098f4:	d104      	bne.n	8009900 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80098f6:	6839      	ldr	r1, [r7, #0]
 80098f8:	6878      	ldr	r0, [r7, #4]
 80098fa:	f000 f92f 	bl	8009b5c <USBD_CtlError>
            return;
 80098fe:	e052      	b.n	80099a6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f000 f9f3 	bl	8009cec <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009906:	e04e      	b.n	80099a6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	f000 f9ef 	bl	8009cec <USBD_CtlSendStatus>
        break;
 800990e:	e04a      	b.n	80099a6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009910:	4b26      	ldr	r3, [pc, #152]	@ (80099ac <USBD_SetConfig+0x118>)
 8009912:	781b      	ldrb	r3, [r3, #0]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d112      	bne.n	800993e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2202      	movs	r2, #2
 800991c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8009920:	4b22      	ldr	r3, [pc, #136]	@ (80099ac <USBD_SetConfig+0x118>)
 8009922:	781b      	ldrb	r3, [r3, #0]
 8009924:	461a      	mov	r2, r3
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800992a:	4b20      	ldr	r3, [pc, #128]	@ (80099ac <USBD_SetConfig+0x118>)
 800992c:	781b      	ldrb	r3, [r3, #0]
 800992e:	4619      	mov	r1, r3
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f7ff f9e3 	bl	8008cfc <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009936:	6878      	ldr	r0, [r7, #4]
 8009938:	f000 f9d8 	bl	8009cec <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800993c:	e033      	b.n	80099a6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800993e:	4b1b      	ldr	r3, [pc, #108]	@ (80099ac <USBD_SetConfig+0x118>)
 8009940:	781b      	ldrb	r3, [r3, #0]
 8009942:	461a      	mov	r2, r3
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	685b      	ldr	r3, [r3, #4]
 8009948:	429a      	cmp	r2, r3
 800994a:	d01d      	beq.n	8009988 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	685b      	ldr	r3, [r3, #4]
 8009950:	b2db      	uxtb	r3, r3
 8009952:	4619      	mov	r1, r3
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f7ff f9d1 	bl	8008cfc <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800995a:	4b14      	ldr	r3, [pc, #80]	@ (80099ac <USBD_SetConfig+0x118>)
 800995c:	781b      	ldrb	r3, [r3, #0]
 800995e:	461a      	mov	r2, r3
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009964:	4b11      	ldr	r3, [pc, #68]	@ (80099ac <USBD_SetConfig+0x118>)
 8009966:	781b      	ldrb	r3, [r3, #0]
 8009968:	4619      	mov	r1, r3
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f7ff f9a7 	bl	8008cbe <USBD_SetClassConfig>
 8009970:	4603      	mov	r3, r0
 8009972:	2b02      	cmp	r3, #2
 8009974:	d104      	bne.n	8009980 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009976:	6839      	ldr	r1, [r7, #0]
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f000 f8ef 	bl	8009b5c <USBD_CtlError>
            return;
 800997e:	e012      	b.n	80099a6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009980:	6878      	ldr	r0, [r7, #4]
 8009982:	f000 f9b3 	bl	8009cec <USBD_CtlSendStatus>
        break;
 8009986:	e00e      	b.n	80099a6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009988:	6878      	ldr	r0, [r7, #4]
 800998a:	f000 f9af 	bl	8009cec <USBD_CtlSendStatus>
        break;
 800998e:	e00a      	b.n	80099a6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009990:	6839      	ldr	r1, [r7, #0]
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 f8e2 	bl	8009b5c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009998:	4b04      	ldr	r3, [pc, #16]	@ (80099ac <USBD_SetConfig+0x118>)
 800999a:	781b      	ldrb	r3, [r3, #0]
 800999c:	4619      	mov	r1, r3
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f7ff f9ac 	bl	8008cfc <USBD_ClrClassConfig>
        break;
 80099a4:	bf00      	nop
    }
  }
}
 80099a6:	3708      	adds	r7, #8
 80099a8:	46bd      	mov	sp, r7
 80099aa:	bd80      	pop	{r7, pc}
 80099ac:	2000055c 	.word	0x2000055c

080099b0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b082      	sub	sp, #8
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
 80099b8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	88db      	ldrh	r3, [r3, #6]
 80099be:	2b01      	cmp	r3, #1
 80099c0:	d004      	beq.n	80099cc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80099c2:	6839      	ldr	r1, [r7, #0]
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	f000 f8c9 	bl	8009b5c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80099ca:	e022      	b.n	8009a12 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099d2:	2b02      	cmp	r3, #2
 80099d4:	dc02      	bgt.n	80099dc <USBD_GetConfig+0x2c>
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	dc03      	bgt.n	80099e2 <USBD_GetConfig+0x32>
 80099da:	e015      	b.n	8009a08 <USBD_GetConfig+0x58>
 80099dc:	2b03      	cmp	r3, #3
 80099de:	d00b      	beq.n	80099f8 <USBD_GetConfig+0x48>
 80099e0:	e012      	b.n	8009a08 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	2200      	movs	r2, #0
 80099e6:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	3308      	adds	r3, #8
 80099ec:	2201      	movs	r2, #1
 80099ee:	4619      	mov	r1, r3
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	f000 f91d 	bl	8009c30 <USBD_CtlSendData>
        break;
 80099f6:	e00c      	b.n	8009a12 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	3304      	adds	r3, #4
 80099fc:	2201      	movs	r2, #1
 80099fe:	4619      	mov	r1, r3
 8009a00:	6878      	ldr	r0, [r7, #4]
 8009a02:	f000 f915 	bl	8009c30 <USBD_CtlSendData>
        break;
 8009a06:	e004      	b.n	8009a12 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8009a08:	6839      	ldr	r1, [r7, #0]
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f000 f8a6 	bl	8009b5c <USBD_CtlError>
        break;
 8009a10:	bf00      	nop
}
 8009a12:	bf00      	nop
 8009a14:	3708      	adds	r7, #8
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bd80      	pop	{r7, pc}

08009a1a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a1a:	b580      	push	{r7, lr}
 8009a1c:	b082      	sub	sp, #8
 8009a1e:	af00      	add	r7, sp, #0
 8009a20:	6078      	str	r0, [r7, #4]
 8009a22:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a2a:	3b01      	subs	r3, #1
 8009a2c:	2b02      	cmp	r3, #2
 8009a2e:	d81e      	bhi.n	8009a6e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	88db      	ldrh	r3, [r3, #6]
 8009a34:	2b02      	cmp	r3, #2
 8009a36:	d004      	beq.n	8009a42 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009a38:	6839      	ldr	r1, [r7, #0]
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f000 f88e 	bl	8009b5c <USBD_CtlError>
        break;
 8009a40:	e01a      	b.n	8009a78 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2201      	movs	r2, #1
 8009a46:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d005      	beq.n	8009a5e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	68db      	ldr	r3, [r3, #12]
 8009a56:	f043 0202 	orr.w	r2, r3, #2
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	330c      	adds	r3, #12
 8009a62:	2202      	movs	r2, #2
 8009a64:	4619      	mov	r1, r3
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f000 f8e2 	bl	8009c30 <USBD_CtlSendData>
      break;
 8009a6c:	e004      	b.n	8009a78 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009a6e:	6839      	ldr	r1, [r7, #0]
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f000 f873 	bl	8009b5c <USBD_CtlError>
      break;
 8009a76:	bf00      	nop
  }
}
 8009a78:	bf00      	nop
 8009a7a:	3708      	adds	r7, #8
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}

08009a80 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b082      	sub	sp, #8
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
 8009a88:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	885b      	ldrh	r3, [r3, #2]
 8009a8e:	2b01      	cmp	r3, #1
 8009a90:	d106      	bne.n	8009aa0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2201      	movs	r2, #1
 8009a96:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 f926 	bl	8009cec <USBD_CtlSendStatus>
  }
}
 8009aa0:	bf00      	nop
 8009aa2:	3708      	adds	r7, #8
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	bd80      	pop	{r7, pc}

08009aa8 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b082      	sub	sp, #8
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
 8009ab0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ab8:	3b01      	subs	r3, #1
 8009aba:	2b02      	cmp	r3, #2
 8009abc:	d80b      	bhi.n	8009ad6 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	885b      	ldrh	r3, [r3, #2]
 8009ac2:	2b01      	cmp	r3, #1
 8009ac4:	d10c      	bne.n	8009ae0 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f000 f90c 	bl	8009cec <USBD_CtlSendStatus>
      }
      break;
 8009ad4:	e004      	b.n	8009ae0 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009ad6:	6839      	ldr	r1, [r7, #0]
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f000 f83f 	bl	8009b5c <USBD_CtlError>
      break;
 8009ade:	e000      	b.n	8009ae2 <USBD_ClrFeature+0x3a>
      break;
 8009ae0:	bf00      	nop
  }
}
 8009ae2:	bf00      	nop
 8009ae4:	3708      	adds	r7, #8
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}

08009aea <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009aea:	b480      	push	{r7}
 8009aec:	b083      	sub	sp, #12
 8009aee:	af00      	add	r7, sp, #0
 8009af0:	6078      	str	r0, [r7, #4]
 8009af2:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	781a      	ldrb	r2, [r3, #0]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	785a      	ldrb	r2, [r3, #1]
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	3302      	adds	r3, #2
 8009b08:	781b      	ldrb	r3, [r3, #0]
 8009b0a:	461a      	mov	r2, r3
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	3303      	adds	r3, #3
 8009b10:	781b      	ldrb	r3, [r3, #0]
 8009b12:	021b      	lsls	r3, r3, #8
 8009b14:	b29b      	uxth	r3, r3
 8009b16:	4413      	add	r3, r2
 8009b18:	b29a      	uxth	r2, r3
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	3304      	adds	r3, #4
 8009b22:	781b      	ldrb	r3, [r3, #0]
 8009b24:	461a      	mov	r2, r3
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	3305      	adds	r3, #5
 8009b2a:	781b      	ldrb	r3, [r3, #0]
 8009b2c:	021b      	lsls	r3, r3, #8
 8009b2e:	b29b      	uxth	r3, r3
 8009b30:	4413      	add	r3, r2
 8009b32:	b29a      	uxth	r2, r3
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	3306      	adds	r3, #6
 8009b3c:	781b      	ldrb	r3, [r3, #0]
 8009b3e:	461a      	mov	r2, r3
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	3307      	adds	r3, #7
 8009b44:	781b      	ldrb	r3, [r3, #0]
 8009b46:	021b      	lsls	r3, r3, #8
 8009b48:	b29b      	uxth	r3, r3
 8009b4a:	4413      	add	r3, r2
 8009b4c:	b29a      	uxth	r2, r3
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	80da      	strh	r2, [r3, #6]

}
 8009b52:	bf00      	nop
 8009b54:	370c      	adds	r7, #12
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bc80      	pop	{r7}
 8009b5a:	4770      	bx	lr

08009b5c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b082      	sub	sp, #8
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
 8009b64:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009b66:	2180      	movs	r1, #128	@ 0x80
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f000 fd85 	bl	800a678 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009b6e:	2100      	movs	r1, #0
 8009b70:	6878      	ldr	r0, [r7, #4]
 8009b72:	f000 fd81 	bl	800a678 <USBD_LL_StallEP>
}
 8009b76:	bf00      	nop
 8009b78:	3708      	adds	r7, #8
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}

08009b7e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009b7e:	b580      	push	{r7, lr}
 8009b80:	b086      	sub	sp, #24
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	60f8      	str	r0, [r7, #12]
 8009b86:	60b9      	str	r1, [r7, #8]
 8009b88:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d032      	beq.n	8009bfa <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009b94:	68f8      	ldr	r0, [r7, #12]
 8009b96:	f000 f834 	bl	8009c02 <USBD_GetLen>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	3301      	adds	r3, #1
 8009b9e:	b29b      	uxth	r3, r3
 8009ba0:	005b      	lsls	r3, r3, #1
 8009ba2:	b29a      	uxth	r2, r3
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009ba8:	7dfb      	ldrb	r3, [r7, #23]
 8009baa:	1c5a      	adds	r2, r3, #1
 8009bac:	75fa      	strb	r2, [r7, #23]
 8009bae:	461a      	mov	r2, r3
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	4413      	add	r3, r2
 8009bb4:	687a      	ldr	r2, [r7, #4]
 8009bb6:	7812      	ldrb	r2, [r2, #0]
 8009bb8:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009bba:	7dfb      	ldrb	r3, [r7, #23]
 8009bbc:	1c5a      	adds	r2, r3, #1
 8009bbe:	75fa      	strb	r2, [r7, #23]
 8009bc0:	461a      	mov	r2, r3
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	4413      	add	r3, r2
 8009bc6:	2203      	movs	r2, #3
 8009bc8:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009bca:	e012      	b.n	8009bf2 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	1c5a      	adds	r2, r3, #1
 8009bd0:	60fa      	str	r2, [r7, #12]
 8009bd2:	7dfa      	ldrb	r2, [r7, #23]
 8009bd4:	1c51      	adds	r1, r2, #1
 8009bd6:	75f9      	strb	r1, [r7, #23]
 8009bd8:	4611      	mov	r1, r2
 8009bda:	68ba      	ldr	r2, [r7, #8]
 8009bdc:	440a      	add	r2, r1
 8009bde:	781b      	ldrb	r3, [r3, #0]
 8009be0:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009be2:	7dfb      	ldrb	r3, [r7, #23]
 8009be4:	1c5a      	adds	r2, r3, #1
 8009be6:	75fa      	strb	r2, [r7, #23]
 8009be8:	461a      	mov	r2, r3
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	4413      	add	r3, r2
 8009bee:	2200      	movs	r2, #0
 8009bf0:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	781b      	ldrb	r3, [r3, #0]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d1e8      	bne.n	8009bcc <USBD_GetString+0x4e>
    }
  }
}
 8009bfa:	bf00      	nop
 8009bfc:	3718      	adds	r7, #24
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}

08009c02 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009c02:	b480      	push	{r7}
 8009c04:	b085      	sub	sp, #20
 8009c06:	af00      	add	r7, sp, #0
 8009c08:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009c0e:	e005      	b.n	8009c1c <USBD_GetLen+0x1a>
  {
    len++;
 8009c10:	7bfb      	ldrb	r3, [r7, #15]
 8009c12:	3301      	adds	r3, #1
 8009c14:	73fb      	strb	r3, [r7, #15]
    buf++;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	3301      	adds	r3, #1
 8009c1a:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	781b      	ldrb	r3, [r3, #0]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d1f5      	bne.n	8009c10 <USBD_GetLen+0xe>
  }

  return len;
 8009c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3714      	adds	r7, #20
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bc80      	pop	{r7}
 8009c2e:	4770      	bx	lr

08009c30 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b084      	sub	sp, #16
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	60f8      	str	r0, [r7, #12]
 8009c38:	60b9      	str	r1, [r7, #8]
 8009c3a:	4613      	mov	r3, r2
 8009c3c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	2202      	movs	r2, #2
 8009c42:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009c46:	88fa      	ldrh	r2, [r7, #6]
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009c4c:	88fa      	ldrh	r2, [r7, #6]
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009c52:	88fb      	ldrh	r3, [r7, #6]
 8009c54:	68ba      	ldr	r2, [r7, #8]
 8009c56:	2100      	movs	r1, #0
 8009c58:	68f8      	ldr	r0, [r7, #12]
 8009c5a:	f000 fd95 	bl	800a788 <USBD_LL_Transmit>

  return USBD_OK;
 8009c5e:	2300      	movs	r3, #0
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	3710      	adds	r7, #16
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}

08009c68 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b084      	sub	sp, #16
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	60f8      	str	r0, [r7, #12]
 8009c70:	60b9      	str	r1, [r7, #8]
 8009c72:	4613      	mov	r3, r2
 8009c74:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009c76:	88fb      	ldrh	r3, [r7, #6]
 8009c78:	68ba      	ldr	r2, [r7, #8]
 8009c7a:	2100      	movs	r1, #0
 8009c7c:	68f8      	ldr	r0, [r7, #12]
 8009c7e:	f000 fd83 	bl	800a788 <USBD_LL_Transmit>

  return USBD_OK;
 8009c82:	2300      	movs	r3, #0
}
 8009c84:	4618      	mov	r0, r3
 8009c86:	3710      	adds	r7, #16
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	bd80      	pop	{r7, pc}

08009c8c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b084      	sub	sp, #16
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	60f8      	str	r0, [r7, #12]
 8009c94:	60b9      	str	r1, [r7, #8]
 8009c96:	4613      	mov	r3, r2
 8009c98:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	2203      	movs	r2, #3
 8009c9e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009ca2:	88fa      	ldrh	r2, [r7, #6]
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8009caa:	88fa      	ldrh	r2, [r7, #6]
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009cb2:	88fb      	ldrh	r3, [r7, #6]
 8009cb4:	68ba      	ldr	r2, [r7, #8]
 8009cb6:	2100      	movs	r1, #0
 8009cb8:	68f8      	ldr	r0, [r7, #12]
 8009cba:	f000 fd88 	bl	800a7ce <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009cbe:	2300      	movs	r3, #0
}
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	3710      	adds	r7, #16
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	bd80      	pop	{r7, pc}

08009cc8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b084      	sub	sp, #16
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	60f8      	str	r0, [r7, #12]
 8009cd0:	60b9      	str	r1, [r7, #8]
 8009cd2:	4613      	mov	r3, r2
 8009cd4:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009cd6:	88fb      	ldrh	r3, [r7, #6]
 8009cd8:	68ba      	ldr	r2, [r7, #8]
 8009cda:	2100      	movs	r1, #0
 8009cdc:	68f8      	ldr	r0, [r7, #12]
 8009cde:	f000 fd76 	bl	800a7ce <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009ce2:	2300      	movs	r3, #0
}
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	3710      	adds	r7, #16
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	bd80      	pop	{r7, pc}

08009cec <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b082      	sub	sp, #8
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	2204      	movs	r2, #4
 8009cf8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	2200      	movs	r2, #0
 8009d00:	2100      	movs	r1, #0
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	f000 fd40 	bl	800a788 <USBD_LL_Transmit>

  return USBD_OK;
 8009d08:	2300      	movs	r3, #0
}
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	3708      	adds	r7, #8
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bd80      	pop	{r7, pc}

08009d12 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009d12:	b580      	push	{r7, lr}
 8009d14:	b082      	sub	sp, #8
 8009d16:	af00      	add	r7, sp, #0
 8009d18:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2205      	movs	r2, #5
 8009d1e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009d22:	2300      	movs	r3, #0
 8009d24:	2200      	movs	r2, #0
 8009d26:	2100      	movs	r1, #0
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f000 fd50 	bl	800a7ce <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009d2e:	2300      	movs	r3, #0
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	3708      	adds	r7, #8
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}

08009d38 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	4912      	ldr	r1, [pc, #72]	@ (8009d88 <MX_USB_DEVICE_Init+0x50>)
 8009d40:	4812      	ldr	r0, [pc, #72]	@ (8009d8c <MX_USB_DEVICE_Init+0x54>)
 8009d42:	f7fe ff62 	bl	8008c0a <USBD_Init>
 8009d46:	4603      	mov	r3, r0
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d001      	beq.n	8009d50 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009d4c:	f7f7 fc94 	bl	8001678 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009d50:	490f      	ldr	r1, [pc, #60]	@ (8009d90 <MX_USB_DEVICE_Init+0x58>)
 8009d52:	480e      	ldr	r0, [pc, #56]	@ (8009d8c <MX_USB_DEVICE_Init+0x54>)
 8009d54:	f7fe ff84 	bl	8008c60 <USBD_RegisterClass>
 8009d58:	4603      	mov	r3, r0
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d001      	beq.n	8009d62 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009d5e:	f7f7 fc8b 	bl	8001678 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009d62:	490c      	ldr	r1, [pc, #48]	@ (8009d94 <MX_USB_DEVICE_Init+0x5c>)
 8009d64:	4809      	ldr	r0, [pc, #36]	@ (8009d8c <MX_USB_DEVICE_Init+0x54>)
 8009d66:	f7fe feb5 	bl	8008ad4 <USBD_CDC_RegisterInterface>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d001      	beq.n	8009d74 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009d70:	f7f7 fc82 	bl	8001678 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009d74:	4805      	ldr	r0, [pc, #20]	@ (8009d8c <MX_USB_DEVICE_Init+0x54>)
 8009d76:	f7fe ff8c 	bl	8008c92 <USBD_Start>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d001      	beq.n	8009d84 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009d80:	f7f7 fc7a 	bl	8001678 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009d84:	bf00      	nop
 8009d86:	bd80      	pop	{r7, pc}
 8009d88:	2000012c 	.word	0x2000012c
 8009d8c:	20000560 	.word	0x20000560
 8009d90:	20000018 	.word	0x20000018
 8009d94:	2000011c 	.word	0x2000011c

08009d98 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	4905      	ldr	r1, [pc, #20]	@ (8009db4 <CDC_Init_FS+0x1c>)
 8009da0:	4805      	ldr	r0, [pc, #20]	@ (8009db8 <CDC_Init_FS+0x20>)
 8009da2:	f7fe fead 	bl	8008b00 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009da6:	4905      	ldr	r1, [pc, #20]	@ (8009dbc <CDC_Init_FS+0x24>)
 8009da8:	4803      	ldr	r0, [pc, #12]	@ (8009db8 <CDC_Init_FS+0x20>)
 8009daa:	f7fe fec2 	bl	8008b32 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009dae:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009db0:	4618      	mov	r0, r3
 8009db2:	bd80      	pop	{r7, pc}
 8009db4:	20000c24 	.word	0x20000c24
 8009db8:	20000560 	.word	0x20000560
 8009dbc:	20000824 	.word	0x20000824

08009dc0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009dc4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bc80      	pop	{r7}
 8009dcc:	4770      	bx	lr
	...

08009dd0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009dd0:	b480      	push	{r7}
 8009dd2:	b083      	sub	sp, #12
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	6039      	str	r1, [r7, #0]
 8009dda:	71fb      	strb	r3, [r7, #7]
 8009ddc:	4613      	mov	r3, r2
 8009dde:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009de0:	79fb      	ldrb	r3, [r7, #7]
 8009de2:	2b23      	cmp	r3, #35	@ 0x23
 8009de4:	d84a      	bhi.n	8009e7c <CDC_Control_FS+0xac>
 8009de6:	a201      	add	r2, pc, #4	@ (adr r2, 8009dec <CDC_Control_FS+0x1c>)
 8009de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dec:	08009e7d 	.word	0x08009e7d
 8009df0:	08009e7d 	.word	0x08009e7d
 8009df4:	08009e7d 	.word	0x08009e7d
 8009df8:	08009e7d 	.word	0x08009e7d
 8009dfc:	08009e7d 	.word	0x08009e7d
 8009e00:	08009e7d 	.word	0x08009e7d
 8009e04:	08009e7d 	.word	0x08009e7d
 8009e08:	08009e7d 	.word	0x08009e7d
 8009e0c:	08009e7d 	.word	0x08009e7d
 8009e10:	08009e7d 	.word	0x08009e7d
 8009e14:	08009e7d 	.word	0x08009e7d
 8009e18:	08009e7d 	.word	0x08009e7d
 8009e1c:	08009e7d 	.word	0x08009e7d
 8009e20:	08009e7d 	.word	0x08009e7d
 8009e24:	08009e7d 	.word	0x08009e7d
 8009e28:	08009e7d 	.word	0x08009e7d
 8009e2c:	08009e7d 	.word	0x08009e7d
 8009e30:	08009e7d 	.word	0x08009e7d
 8009e34:	08009e7d 	.word	0x08009e7d
 8009e38:	08009e7d 	.word	0x08009e7d
 8009e3c:	08009e7d 	.word	0x08009e7d
 8009e40:	08009e7d 	.word	0x08009e7d
 8009e44:	08009e7d 	.word	0x08009e7d
 8009e48:	08009e7d 	.word	0x08009e7d
 8009e4c:	08009e7d 	.word	0x08009e7d
 8009e50:	08009e7d 	.word	0x08009e7d
 8009e54:	08009e7d 	.word	0x08009e7d
 8009e58:	08009e7d 	.word	0x08009e7d
 8009e5c:	08009e7d 	.word	0x08009e7d
 8009e60:	08009e7d 	.word	0x08009e7d
 8009e64:	08009e7d 	.word	0x08009e7d
 8009e68:	08009e7d 	.word	0x08009e7d
 8009e6c:	08009e7d 	.word	0x08009e7d
 8009e70:	08009e7d 	.word	0x08009e7d
 8009e74:	08009e7d 	.word	0x08009e7d
 8009e78:	08009e7d 	.word	0x08009e7d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009e7c:	bf00      	nop
  }

  return (USBD_OK);
 8009e7e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	370c      	adds	r7, #12
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bc80      	pop	{r7}
 8009e88:	4770      	bx	lr
 8009e8a:	bf00      	nop

08009e8c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b09e      	sub	sp, #120	@ 0x78
 8009e90:	af02      	add	r7, sp, #8
 8009e92:	6078      	str	r0, [r7, #4]
 8009e94:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	static char rx_buffer[64]; // Буфер для сборки команды
		static uint8_t rx_index = 0; // Индекс текуцей позиции
		    // Обработка всех принятых байт
		    for (uint32_t i = 0; i < *Len; i++) {
 8009e96:	2300      	movs	r3, #0
 8009e98:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009e9a:	e106      	b.n	800a0aa <CDC_Receive_FS+0x21e>
		        char byte = Buf[i]; // Чтение байта
 8009e9c:	687a      	ldr	r2, [r7, #4]
 8009e9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ea0:	4413      	add	r3, r2
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
		        // Если конец строки или буфер переполен - заканчиваем строку
		        if (byte == '\n' || rx_index >= sizeof(rx_buffer) - 1) {
 8009ea8:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 8009eac:	2b0a      	cmp	r3, #10
 8009eae:	d004      	beq.n	8009eba <CDC_Receive_FS+0x2e>
 8009eb0:	4b87      	ldr	r3, [pc, #540]	@ (800a0d0 <CDC_Receive_FS+0x244>)
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	2b3e      	cmp	r3, #62	@ 0x3e
 8009eb6:	f240 80ea 	bls.w	800a08e <CDC_Receive_FS+0x202>
		            rx_buffer[rx_index] = '\0';
 8009eba:	4b85      	ldr	r3, [pc, #532]	@ (800a0d0 <CDC_Receive_FS+0x244>)
 8009ebc:	781b      	ldrb	r3, [r3, #0]
 8009ebe:	461a      	mov	r2, r3
 8009ec0:	4b84      	ldr	r3, [pc, #528]	@ (800a0d4 <CDC_Receive_FS+0x248>)
 8009ec2:	2100      	movs	r1, #0
 8009ec4:	5499      	strb	r1, [r3, r2]
		            // Обработка команды частоты: F<канал>:<частота>
		                     if (rx_buffer[0] == 'F') {
 8009ec6:	4b83      	ldr	r3, [pc, #524]	@ (800a0d4 <CDC_Receive_FS+0x248>)
 8009ec8:	781b      	ldrb	r3, [r3, #0]
 8009eca:	2b46      	cmp	r3, #70	@ 0x46
 8009ecc:	d17e      	bne.n	8009fcc <CDC_Receive_FS+0x140>
		                         uint8_t ch = rx_buffer[1] - '0';
 8009ece:	4b81      	ldr	r3, [pc, #516]	@ (800a0d4 <CDC_Receive_FS+0x248>)
 8009ed0:	785b      	ldrb	r3, [r3, #1]
 8009ed2:	3b30      	subs	r3, #48	@ 0x30
 8009ed4:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
		                         if (rx_buffer[2] == ':' && ch < 3) {
 8009ed8:	4b7e      	ldr	r3, [pc, #504]	@ (800a0d4 <CDC_Receive_FS+0x248>)
 8009eda:	789b      	ldrb	r3, [r3, #2]
 8009edc:	2b3a      	cmp	r3, #58	@ 0x3a
 8009ede:	d170      	bne.n	8009fc2 <CDC_Receive_FS+0x136>
 8009ee0:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8009ee4:	2b02      	cmp	r3, #2
 8009ee6:	d86c      	bhi.n	8009fc2 <CDC_Receive_FS+0x136>
		                             uint32_t freq = atoi(&rx_buffer[3]);
 8009ee8:	487b      	ldr	r0, [pc, #492]	@ (800a0d8 <CDC_Receive_FS+0x24c>)
 8009eea:	f000 fcf3 	bl	800a8d4 <atoi>
 8009eee:	4603      	mov	r3, r0
 8009ef0:	65fb      	str	r3, [r7, #92]	@ 0x5c
		                             uint32_t set_freq = atoi(&rx_buffer[3]);  // объявляем set_freq тут
 8009ef2:	4879      	ldr	r0, [pc, #484]	@ (800a0d8 <CDC_Receive_FS+0x24c>)
 8009ef4:	f000 fcee 	bl	800a8d4 <atoi>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	65bb      	str	r3, [r7, #88]	@ 0x58
		                             if (set_freq > 0 && set_freq < 150000000) {
 8009efc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d038      	beq.n	8009f74 <CDC_Receive_FS+0xe8>
 8009f02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009f04:	4a75      	ldr	r2, [pc, #468]	@ (800a0dc <CDC_Receive_FS+0x250>)
 8009f06:	4293      	cmp	r3, r2
 8009f08:	d834      	bhi.n	8009f74 <CDC_Receive_FS+0xe8>
		                            	 //si5351_enableOutputs(0xFF);
		                            	 extern int freq[3];
		                            	 extern void print_interface_mode0(void);

		                            	 extern void int_to_str(int num, char *str);
		                            	 freq[ch] = set_freq / 1000;
 8009f0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009f0c:	4a74      	ldr	r2, [pc, #464]	@ (800a0e0 <CDC_Receive_FS+0x254>)
 8009f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8009f12:	099a      	lsrs	r2, r3, #6
 8009f14:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8009f18:	4611      	mov	r1, r2
 8009f1a:	4a72      	ldr	r2, [pc, #456]	@ (800a0e4 <CDC_Receive_FS+0x258>)
 8009f1c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		                            	 int_to_str(freq[ch], num_string[ch]);
 8009f20:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8009f24:	4a6f      	ldr	r2, [pc, #444]	@ (800a0e4 <CDC_Receive_FS+0x258>)
 8009f26:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8009f2a:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 8009f2e:	4613      	mov	r3, r2
 8009f30:	00db      	lsls	r3, r3, #3
 8009f32:	1a9b      	subs	r3, r3, r2
 8009f34:	4a6c      	ldr	r2, [pc, #432]	@ (800a0e8 <CDC_Receive_FS+0x25c>)
 8009f36:	4413      	add	r3, r2
 8009f38:	4619      	mov	r1, r3
 8009f3a:	f7f6 fda5 	bl	8000a88 <int_to_str>
		                            	 print_interface_mode0();
 8009f3e:	f7f6 fe13 	bl	8000b68 <print_interface_mode0>
		                            	 char msg[64];
		                            	 // Формируем и отправляем сообщение с установленной частотой
		                            	 snprintf(msg, sizeof(msg), "CH%u set to %lu Hz\r\n", ch, freq);
 8009f42:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8009f46:	f107 000c 	add.w	r0, r7, #12
 8009f4a:	4a66      	ldr	r2, [pc, #408]	@ (800a0e4 <CDC_Receive_FS+0x258>)
 8009f4c:	9200      	str	r2, [sp, #0]
 8009f4e:	4a67      	ldr	r2, [pc, #412]	@ (800a0ec <CDC_Receive_FS+0x260>)
 8009f50:	2140      	movs	r1, #64	@ 0x40
 8009f52:	f000 fd47 	bl	800a9e4 <sniprintf>
		                            	 CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 8009f56:	f107 030c 	add.w	r3, r7, #12
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	f7f6 f8f8 	bl	8000150 <strlen>
 8009f60:	4603      	mov	r3, r0
 8009f62:	b29a      	uxth	r2, r3
 8009f64:	f107 030c 	add.w	r3, r7, #12
 8009f68:	4611      	mov	r1, r2
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	f000 f8d4 	bl	800a118 <CDC_Transmit_FS>
		                             if (set_freq > 0 && set_freq < 150000000) {
 8009f70:	bf00      	nop
		                         if (rx_buffer[2] == ':' && ch < 3) {
 8009f72:	e088      	b.n	800a086 <CDC_Receive_FS+0x1fa>
		                             } else if (freq == 0) {
 8009f74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d11e      	bne.n	8009fb8 <CDC_Receive_FS+0x12c>
		                            	 // Если частота = 0 - отключение выходного канала
		                                 uint8_t disable_mask = ~(1 << ch);
 8009f7a:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8009f7e:	2201      	movs	r2, #1
 8009f80:	fa02 f303 	lsl.w	r3, r2, r3
 8009f84:	b2db      	uxtb	r3, r3
 8009f86:	43db      	mvns	r3, r3
 8009f88:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		                                 //si5351_enableOutputs(disable_mask);
		                                 char msg[32];
		                                 snprintf(msg, sizeof(msg), "CH%u disabled\r\n", ch);
 8009f8c:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8009f90:	f107 000c 	add.w	r0, r7, #12
 8009f94:	4a56      	ldr	r2, [pc, #344]	@ (800a0f0 <CDC_Receive_FS+0x264>)
 8009f96:	2120      	movs	r1, #32
 8009f98:	f000 fd24 	bl	800a9e4 <sniprintf>
		                                 CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 8009f9c:	f107 030c 	add.w	r3, r7, #12
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f7f6 f8d5 	bl	8000150 <strlen>
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	b29a      	uxth	r2, r3
 8009faa:	f107 030c 	add.w	r3, r7, #12
 8009fae:	4611      	mov	r1, r2
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	f000 f8b1 	bl	800a118 <CDC_Transmit_FS>
		                         if (rx_buffer[2] == ':' && ch < 3) {
 8009fb6:	e066      	b.n	800a086 <CDC_Receive_FS+0x1fa>
		                             } else {
		                            	 // Проверка неправильного ввода частоты
		                                 CDC_Transmit_FS((uint8_t*)"Invalid frequency\r\n", 20);
 8009fb8:	2114      	movs	r1, #20
 8009fba:	484e      	ldr	r0, [pc, #312]	@ (800a0f4 <CDC_Receive_FS+0x268>)
 8009fbc:	f000 f8ac 	bl	800a118 <CDC_Transmit_FS>
		                         if (rx_buffer[2] == ':' && ch < 3) {
 8009fc0:	e061      	b.n	800a086 <CDC_Receive_FS+0x1fa>
		                             }
		                         } else {
		                        	 // Проверка неправильного формата команды
		                             CDC_Transmit_FS((uint8_t*)"Invalid format\r\n", 17);
 8009fc2:	2111      	movs	r1, #17
 8009fc4:	484c      	ldr	r0, [pc, #304]	@ (800a0f8 <CDC_Receive_FS+0x26c>)
 8009fc6:	f000 f8a7 	bl	800a118 <CDC_Transmit_FS>
 8009fca:	e05c      	b.n	800a086 <CDC_Receive_FS+0x1fa>
		                         }
		                     }
		            else if (strncmp(rx_buffer, "Condition", 4) == 0) {
 8009fcc:	2204      	movs	r2, #4
 8009fce:	494b      	ldr	r1, [pc, #300]	@ (800a0fc <CDC_Receive_FS+0x270>)
 8009fd0:	4840      	ldr	r0, [pc, #256]	@ (800a0d4 <CDC_Receive_FS+0x248>)
 8009fd2:	f000 fd45 	bl	800aa60 <strncmp>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d116      	bne.n	800a00a <CDC_Receive_FS+0x17e>
		                // Команда проверки связи
		                char msg[] = "Normally\r\n";
 8009fdc:	4a48      	ldr	r2, [pc, #288]	@ (800a100 <CDC_Receive_FS+0x274>)
 8009fde:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8009fe2:	ca07      	ldmia	r2, {r0, r1, r2}
 8009fe4:	c303      	stmia	r3!, {r0, r1}
 8009fe6:	801a      	strh	r2, [r3, #0]
 8009fe8:	3302      	adds	r3, #2
 8009fea:	0c12      	lsrs	r2, r2, #16
 8009fec:	701a      	strb	r2, [r3, #0]
		                CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 8009fee:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	f7f6 f8ac 	bl	8000150 <strlen>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	b29a      	uxth	r2, r3
 8009ffc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800a000:	4611      	mov	r1, r2
 800a002:	4618      	mov	r0, r3
 800a004:	f000 f888 	bl	800a118 <CDC_Transmit_FS>
 800a008:	e03d      	b.n	800a086 <CDC_Receive_FS+0x1fa>
		            }
		            else if (strncmp(rx_buffer, "STATUS", 6) == 0) {
 800a00a:	2206      	movs	r2, #6
 800a00c:	493d      	ldr	r1, [pc, #244]	@ (800a104 <CDC_Receive_FS+0x278>)
 800a00e:	4831      	ldr	r0, [pc, #196]	@ (800a0d4 <CDC_Receive_FS+0x248>)
 800a010:	f000 fd26 	bl	800aa60 <strncmp>
 800a014:	4603      	mov	r3, r0
 800a016:	2b00      	cmp	r3, #0
 800a018:	d135      	bne.n	800a086 <CDC_Receive_FS+0x1fa>
		                extern int freq[3];  // частоты каналов, кГц
		                char msg[64];
		                for (uint8_t ch = 0; ch < 3; ch++) {
 800a01a:	2300      	movs	r3, #0
 800a01c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
 800a020:	e02d      	b.n	800a07e <CDC_Receive_FS+0x1f2>
		                    const char* state = (freq[ch] > 0) ? "ON" : "OFF";
 800a022:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800a026:	4a2f      	ldr	r2, [pc, #188]	@ (800a0e4 <CDC_Receive_FS+0x258>)
 800a028:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	dd01      	ble.n	800a034 <CDC_Receive_FS+0x1a8>
 800a030:	4b35      	ldr	r3, [pc, #212]	@ (800a108 <CDC_Receive_FS+0x27c>)
 800a032:	e000      	b.n	800a036 <CDC_Receive_FS+0x1aa>
 800a034:	4b35      	ldr	r3, [pc, #212]	@ (800a10c <CDC_Receive_FS+0x280>)
 800a036:	667b      	str	r3, [r7, #100]	@ 0x64
		                    snprintf(msg, sizeof(msg), "CH%u: %s, %lu kHz\r\n", ch, state, freq[ch]);
 800a038:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 800a03c:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800a040:	4928      	ldr	r1, [pc, #160]	@ (800a0e4 <CDC_Receive_FS+0x258>)
 800a042:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800a046:	f107 000c 	add.w	r0, r7, #12
 800a04a:	9301      	str	r3, [sp, #4]
 800a04c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a04e:	9300      	str	r3, [sp, #0]
 800a050:	4613      	mov	r3, r2
 800a052:	4a2f      	ldr	r2, [pc, #188]	@ (800a110 <CDC_Receive_FS+0x284>)
 800a054:	2140      	movs	r1, #64	@ 0x40
 800a056:	f000 fcc5 	bl	800a9e4 <sniprintf>
		                    CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 800a05a:	f107 030c 	add.w	r3, r7, #12
 800a05e:	4618      	mov	r0, r3
 800a060:	f7f6 f876 	bl	8000150 <strlen>
 800a064:	4603      	mov	r3, r0
 800a066:	b29a      	uxth	r2, r3
 800a068:	f107 030c 	add.w	r3, r7, #12
 800a06c:	4611      	mov	r1, r2
 800a06e:	4618      	mov	r0, r3
 800a070:	f000 f852 	bl	800a118 <CDC_Transmit_FS>
		                for (uint8_t ch = 0; ch < 3; ch++) {
 800a074:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800a078:	3301      	adds	r3, #1
 800a07a:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
 800a07e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800a082:	2b02      	cmp	r3, #2
 800a084:	d9cd      	bls.n	800a022 <CDC_Receive_FS+0x196>
		                }
		            }
		            rx_index = 0; // Очищаем буфер
 800a086:	4b12      	ldr	r3, [pc, #72]	@ (800a0d0 <CDC_Receive_FS+0x244>)
 800a088:	2200      	movs	r2, #0
 800a08a:	701a      	strb	r2, [r3, #0]
 800a08c:	e00a      	b.n	800a0a4 <CDC_Receive_FS+0x218>

		        } else {
		            rx_buffer[rx_index++] = byte;
 800a08e:	4b10      	ldr	r3, [pc, #64]	@ (800a0d0 <CDC_Receive_FS+0x244>)
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	1c5a      	adds	r2, r3, #1
 800a094:	b2d1      	uxtb	r1, r2
 800a096:	4a0e      	ldr	r2, [pc, #56]	@ (800a0d0 <CDC_Receive_FS+0x244>)
 800a098:	7011      	strb	r1, [r2, #0]
 800a09a:	4619      	mov	r1, r3
 800a09c:	4a0d      	ldr	r2, [pc, #52]	@ (800a0d4 <CDC_Receive_FS+0x248>)
 800a09e:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 800a0a2:	5453      	strb	r3, [r2, r1]
		    for (uint32_t i = 0; i < *Len; i++) {
 800a0a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0a6:	3301      	adds	r3, #1
 800a0a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a0b0:	429a      	cmp	r2, r3
 800a0b2:	f4ff aef3 	bcc.w	8009e9c <CDC_Receive_FS+0x10>
		        }
		    }

		    // Запускаем приём следующего пакета
		    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a0b6:	6879      	ldr	r1, [r7, #4]
 800a0b8:	4816      	ldr	r0, [pc, #88]	@ (800a114 <CDC_Receive_FS+0x288>)
 800a0ba:	f7fe fd3a 	bl	8008b32 <USBD_CDC_SetRxBuffer>
		    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a0be:	4815      	ldr	r0, [pc, #84]	@ (800a114 <CDC_Receive_FS+0x288>)
 800a0c0:	f7fe fd79 	bl	8008bb6 <USBD_CDC_ReceivePacket>
		    return (USBD_OK);
 800a0c4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	3770      	adds	r7, #112	@ 0x70
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bd80      	pop	{r7, pc}
 800a0ce:	bf00      	nop
 800a0d0:	20001024 	.word	0x20001024
 800a0d4:	20001028 	.word	0x20001028
 800a0d8:	2000102b 	.word	0x2000102b
 800a0dc:	08f0d17f 	.word	0x08f0d17f
 800a0e0:	10624dd3 	.word	0x10624dd3
 800a0e4:	20000320 	.word	0x20000320
 800a0e8:	20000334 	.word	0x20000334
 800a0ec:	0800c1dc 	.word	0x0800c1dc
 800a0f0:	0800c1f4 	.word	0x0800c1f4
 800a0f4:	0800c204 	.word	0x0800c204
 800a0f8:	0800c218 	.word	0x0800c218
 800a0fc:	0800c22c 	.word	0x0800c22c
 800a100:	0800c25c 	.word	0x0800c25c
 800a104:	0800c238 	.word	0x0800c238
 800a108:	0800c240 	.word	0x0800c240
 800a10c:	0800c244 	.word	0x0800c244
 800a110:	0800c248 	.word	0x0800c248
 800a114:	20000560 	.word	0x20000560

0800a118 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b084      	sub	sp, #16
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
 800a120:	460b      	mov	r3, r1
 800a122:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a124:	2300      	movs	r3, #0
 800a126:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a128:	4b0d      	ldr	r3, [pc, #52]	@ (800a160 <CDC_Transmit_FS+0x48>)
 800a12a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a12e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a136:	2b00      	cmp	r3, #0
 800a138:	d001      	beq.n	800a13e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a13a:	2301      	movs	r3, #1
 800a13c:	e00b      	b.n	800a156 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a13e:	887b      	ldrh	r3, [r7, #2]
 800a140:	461a      	mov	r2, r3
 800a142:	6879      	ldr	r1, [r7, #4]
 800a144:	4806      	ldr	r0, [pc, #24]	@ (800a160 <CDC_Transmit_FS+0x48>)
 800a146:	f7fe fcdb 	bl	8008b00 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a14a:	4805      	ldr	r0, [pc, #20]	@ (800a160 <CDC_Transmit_FS+0x48>)
 800a14c:	f7fe fd04 	bl	8008b58 <USBD_CDC_TransmitPacket>
 800a150:	4603      	mov	r3, r0
 800a152:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a154:	7bfb      	ldrb	r3, [r7, #15]
}
 800a156:	4618      	mov	r0, r3
 800a158:	3710      	adds	r7, #16
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bd80      	pop	{r7, pc}
 800a15e:	bf00      	nop
 800a160:	20000560 	.word	0x20000560

0800a164 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a164:	b480      	push	{r7}
 800a166:	b083      	sub	sp, #12
 800a168:	af00      	add	r7, sp, #0
 800a16a:	4603      	mov	r3, r0
 800a16c:	6039      	str	r1, [r7, #0]
 800a16e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	2212      	movs	r2, #18
 800a174:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a176:	4b03      	ldr	r3, [pc, #12]	@ (800a184 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a178:	4618      	mov	r0, r3
 800a17a:	370c      	adds	r7, #12
 800a17c:	46bd      	mov	sp, r7
 800a17e:	bc80      	pop	{r7}
 800a180:	4770      	bx	lr
 800a182:	bf00      	nop
 800a184:	20000148 	.word	0x20000148

0800a188 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a188:	b480      	push	{r7}
 800a18a:	b083      	sub	sp, #12
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	4603      	mov	r3, r0
 800a190:	6039      	str	r1, [r7, #0]
 800a192:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	2204      	movs	r2, #4
 800a198:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a19a:	4b03      	ldr	r3, [pc, #12]	@ (800a1a8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a19c:	4618      	mov	r0, r3
 800a19e:	370c      	adds	r7, #12
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bc80      	pop	{r7}
 800a1a4:	4770      	bx	lr
 800a1a6:	bf00      	nop
 800a1a8:	2000015c 	.word	0x2000015c

0800a1ac <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b082      	sub	sp, #8
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	6039      	str	r1, [r7, #0]
 800a1b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a1b8:	79fb      	ldrb	r3, [r7, #7]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d105      	bne.n	800a1ca <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a1be:	683a      	ldr	r2, [r7, #0]
 800a1c0:	4907      	ldr	r1, [pc, #28]	@ (800a1e0 <USBD_FS_ProductStrDescriptor+0x34>)
 800a1c2:	4808      	ldr	r0, [pc, #32]	@ (800a1e4 <USBD_FS_ProductStrDescriptor+0x38>)
 800a1c4:	f7ff fcdb 	bl	8009b7e <USBD_GetString>
 800a1c8:	e004      	b.n	800a1d4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a1ca:	683a      	ldr	r2, [r7, #0]
 800a1cc:	4904      	ldr	r1, [pc, #16]	@ (800a1e0 <USBD_FS_ProductStrDescriptor+0x34>)
 800a1ce:	4805      	ldr	r0, [pc, #20]	@ (800a1e4 <USBD_FS_ProductStrDescriptor+0x38>)
 800a1d0:	f7ff fcd5 	bl	8009b7e <USBD_GetString>
  }
  return USBD_StrDesc;
 800a1d4:	4b02      	ldr	r3, [pc, #8]	@ (800a1e0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	3708      	adds	r7, #8
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd80      	pop	{r7, pc}
 800a1de:	bf00      	nop
 800a1e0:	20001068 	.word	0x20001068
 800a1e4:	0800c268 	.word	0x0800c268

0800a1e8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b082      	sub	sp, #8
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	6039      	str	r1, [r7, #0]
 800a1f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a1f4:	683a      	ldr	r2, [r7, #0]
 800a1f6:	4904      	ldr	r1, [pc, #16]	@ (800a208 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a1f8:	4804      	ldr	r0, [pc, #16]	@ (800a20c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a1fa:	f7ff fcc0 	bl	8009b7e <USBD_GetString>
  return USBD_StrDesc;
 800a1fe:	4b02      	ldr	r3, [pc, #8]	@ (800a208 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a200:	4618      	mov	r0, r3
 800a202:	3708      	adds	r7, #8
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}
 800a208:	20001068 	.word	0x20001068
 800a20c:	0800c27c 	.word	0x0800c27c

0800a210 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b082      	sub	sp, #8
 800a214:	af00      	add	r7, sp, #0
 800a216:	4603      	mov	r3, r0
 800a218:	6039      	str	r1, [r7, #0]
 800a21a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	221a      	movs	r2, #26
 800a220:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a222:	f000 f843 	bl	800a2ac <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a226:	4b02      	ldr	r3, [pc, #8]	@ (800a230 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a228:	4618      	mov	r0, r3
 800a22a:	3708      	adds	r7, #8
 800a22c:	46bd      	mov	sp, r7
 800a22e:	bd80      	pop	{r7, pc}
 800a230:	20000160 	.word	0x20000160

0800a234 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b082      	sub	sp, #8
 800a238:	af00      	add	r7, sp, #0
 800a23a:	4603      	mov	r3, r0
 800a23c:	6039      	str	r1, [r7, #0]
 800a23e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a240:	79fb      	ldrb	r3, [r7, #7]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d105      	bne.n	800a252 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a246:	683a      	ldr	r2, [r7, #0]
 800a248:	4907      	ldr	r1, [pc, #28]	@ (800a268 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a24a:	4808      	ldr	r0, [pc, #32]	@ (800a26c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a24c:	f7ff fc97 	bl	8009b7e <USBD_GetString>
 800a250:	e004      	b.n	800a25c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a252:	683a      	ldr	r2, [r7, #0]
 800a254:	4904      	ldr	r1, [pc, #16]	@ (800a268 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a256:	4805      	ldr	r0, [pc, #20]	@ (800a26c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a258:	f7ff fc91 	bl	8009b7e <USBD_GetString>
  }
  return USBD_StrDesc;
 800a25c:	4b02      	ldr	r3, [pc, #8]	@ (800a268 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3708      	adds	r7, #8
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}
 800a266:	bf00      	nop
 800a268:	20001068 	.word	0x20001068
 800a26c:	0800c290 	.word	0x0800c290

0800a270 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b082      	sub	sp, #8
 800a274:	af00      	add	r7, sp, #0
 800a276:	4603      	mov	r3, r0
 800a278:	6039      	str	r1, [r7, #0]
 800a27a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a27c:	79fb      	ldrb	r3, [r7, #7]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d105      	bne.n	800a28e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a282:	683a      	ldr	r2, [r7, #0]
 800a284:	4907      	ldr	r1, [pc, #28]	@ (800a2a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a286:	4808      	ldr	r0, [pc, #32]	@ (800a2a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a288:	f7ff fc79 	bl	8009b7e <USBD_GetString>
 800a28c:	e004      	b.n	800a298 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a28e:	683a      	ldr	r2, [r7, #0]
 800a290:	4904      	ldr	r1, [pc, #16]	@ (800a2a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a292:	4805      	ldr	r0, [pc, #20]	@ (800a2a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a294:	f7ff fc73 	bl	8009b7e <USBD_GetString>
  }
  return USBD_StrDesc;
 800a298:	4b02      	ldr	r3, [pc, #8]	@ (800a2a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3708      	adds	r7, #8
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}
 800a2a2:	bf00      	nop
 800a2a4:	20001068 	.word	0x20001068
 800a2a8:	0800c29c 	.word	0x0800c29c

0800a2ac <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b084      	sub	sp, #16
 800a2b0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a2b2:	4b0f      	ldr	r3, [pc, #60]	@ (800a2f0 <Get_SerialNum+0x44>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a2b8:	4b0e      	ldr	r3, [pc, #56]	@ (800a2f4 <Get_SerialNum+0x48>)
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a2be:	4b0e      	ldr	r3, [pc, #56]	@ (800a2f8 <Get_SerialNum+0x4c>)
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a2c4:	68fa      	ldr	r2, [r7, #12]
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	4413      	add	r3, r2
 800a2ca:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d009      	beq.n	800a2e6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a2d2:	2208      	movs	r2, #8
 800a2d4:	4909      	ldr	r1, [pc, #36]	@ (800a2fc <Get_SerialNum+0x50>)
 800a2d6:	68f8      	ldr	r0, [r7, #12]
 800a2d8:	f000 f814 	bl	800a304 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a2dc:	2204      	movs	r2, #4
 800a2de:	4908      	ldr	r1, [pc, #32]	@ (800a300 <Get_SerialNum+0x54>)
 800a2e0:	68b8      	ldr	r0, [r7, #8]
 800a2e2:	f000 f80f 	bl	800a304 <IntToUnicode>
  }
}
 800a2e6:	bf00      	nop
 800a2e8:	3710      	adds	r7, #16
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd80      	pop	{r7, pc}
 800a2ee:	bf00      	nop
 800a2f0:	1ffff7e8 	.word	0x1ffff7e8
 800a2f4:	1ffff7ec 	.word	0x1ffff7ec
 800a2f8:	1ffff7f0 	.word	0x1ffff7f0
 800a2fc:	20000162 	.word	0x20000162
 800a300:	20000172 	.word	0x20000172

0800a304 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a304:	b480      	push	{r7}
 800a306:	b087      	sub	sp, #28
 800a308:	af00      	add	r7, sp, #0
 800a30a:	60f8      	str	r0, [r7, #12]
 800a30c:	60b9      	str	r1, [r7, #8]
 800a30e:	4613      	mov	r3, r2
 800a310:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a312:	2300      	movs	r3, #0
 800a314:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a316:	2300      	movs	r3, #0
 800a318:	75fb      	strb	r3, [r7, #23]
 800a31a:	e027      	b.n	800a36c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	0f1b      	lsrs	r3, r3, #28
 800a320:	2b09      	cmp	r3, #9
 800a322:	d80b      	bhi.n	800a33c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	0f1b      	lsrs	r3, r3, #28
 800a328:	b2da      	uxtb	r2, r3
 800a32a:	7dfb      	ldrb	r3, [r7, #23]
 800a32c:	005b      	lsls	r3, r3, #1
 800a32e:	4619      	mov	r1, r3
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	440b      	add	r3, r1
 800a334:	3230      	adds	r2, #48	@ 0x30
 800a336:	b2d2      	uxtb	r2, r2
 800a338:	701a      	strb	r2, [r3, #0]
 800a33a:	e00a      	b.n	800a352 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	0f1b      	lsrs	r3, r3, #28
 800a340:	b2da      	uxtb	r2, r3
 800a342:	7dfb      	ldrb	r3, [r7, #23]
 800a344:	005b      	lsls	r3, r3, #1
 800a346:	4619      	mov	r1, r3
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	440b      	add	r3, r1
 800a34c:	3237      	adds	r2, #55	@ 0x37
 800a34e:	b2d2      	uxtb	r2, r2
 800a350:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	011b      	lsls	r3, r3, #4
 800a356:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a358:	7dfb      	ldrb	r3, [r7, #23]
 800a35a:	005b      	lsls	r3, r3, #1
 800a35c:	3301      	adds	r3, #1
 800a35e:	68ba      	ldr	r2, [r7, #8]
 800a360:	4413      	add	r3, r2
 800a362:	2200      	movs	r2, #0
 800a364:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a366:	7dfb      	ldrb	r3, [r7, #23]
 800a368:	3301      	adds	r3, #1
 800a36a:	75fb      	strb	r3, [r7, #23]
 800a36c:	7dfa      	ldrb	r2, [r7, #23]
 800a36e:	79fb      	ldrb	r3, [r7, #7]
 800a370:	429a      	cmp	r2, r3
 800a372:	d3d3      	bcc.n	800a31c <IntToUnicode+0x18>
  }
}
 800a374:	bf00      	nop
 800a376:	bf00      	nop
 800a378:	371c      	adds	r7, #28
 800a37a:	46bd      	mov	sp, r7
 800a37c:	bc80      	pop	{r7}
 800a37e:	4770      	bx	lr

0800a380 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b084      	sub	sp, #16
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	4a0d      	ldr	r2, [pc, #52]	@ (800a3c4 <HAL_PCD_MspInit+0x44>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	d113      	bne.n	800a3ba <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a392:	4b0d      	ldr	r3, [pc, #52]	@ (800a3c8 <HAL_PCD_MspInit+0x48>)
 800a394:	69db      	ldr	r3, [r3, #28]
 800a396:	4a0c      	ldr	r2, [pc, #48]	@ (800a3c8 <HAL_PCD_MspInit+0x48>)
 800a398:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a39c:	61d3      	str	r3, [r2, #28]
 800a39e:	4b0a      	ldr	r3, [pc, #40]	@ (800a3c8 <HAL_PCD_MspInit+0x48>)
 800a3a0:	69db      	ldr	r3, [r3, #28]
 800a3a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a3a6:	60fb      	str	r3, [r7, #12]
 800a3a8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	2100      	movs	r1, #0
 800a3ae:	2014      	movs	r0, #20
 800a3b0:	f7f7 fee5 	bl	800217e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800a3b4:	2014      	movs	r0, #20
 800a3b6:	f7f7 fefe 	bl	80021b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a3ba:	bf00      	nop
 800a3bc:	3710      	adds	r7, #16
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	bd80      	pop	{r7, pc}
 800a3c2:	bf00      	nop
 800a3c4:	40005c00 	.word	0x40005c00
 800a3c8:	40021000 	.word	0x40021000

0800a3cc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b082      	sub	sp, #8
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800a3e0:	4619      	mov	r1, r3
 800a3e2:	4610      	mov	r0, r2
 800a3e4:	f7fe fc9d 	bl	8008d22 <USBD_LL_SetupStage>
}
 800a3e8:	bf00      	nop
 800a3ea:	3708      	adds	r7, #8
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bd80      	pop	{r7, pc}

0800a3f0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b082      	sub	sp, #8
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
 800a3f8:	460b      	mov	r3, r1
 800a3fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800a402:	78fa      	ldrb	r2, [r7, #3]
 800a404:	6879      	ldr	r1, [r7, #4]
 800a406:	4613      	mov	r3, r2
 800a408:	009b      	lsls	r3, r3, #2
 800a40a:	4413      	add	r3, r2
 800a40c:	00db      	lsls	r3, r3, #3
 800a40e:	440b      	add	r3, r1
 800a410:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a414:	681a      	ldr	r2, [r3, #0]
 800a416:	78fb      	ldrb	r3, [r7, #3]
 800a418:	4619      	mov	r1, r3
 800a41a:	f7fe fccf 	bl	8008dbc <USBD_LL_DataOutStage>
}
 800a41e:	bf00      	nop
 800a420:	3708      	adds	r7, #8
 800a422:	46bd      	mov	sp, r7
 800a424:	bd80      	pop	{r7, pc}

0800a426 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a426:	b580      	push	{r7, lr}
 800a428:	b082      	sub	sp, #8
 800a42a:	af00      	add	r7, sp, #0
 800a42c:	6078      	str	r0, [r7, #4]
 800a42e:	460b      	mov	r3, r1
 800a430:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800a438:	78fa      	ldrb	r2, [r7, #3]
 800a43a:	6879      	ldr	r1, [r7, #4]
 800a43c:	4613      	mov	r3, r2
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	4413      	add	r3, r2
 800a442:	00db      	lsls	r3, r3, #3
 800a444:	440b      	add	r3, r1
 800a446:	3324      	adds	r3, #36	@ 0x24
 800a448:	681a      	ldr	r2, [r3, #0]
 800a44a:	78fb      	ldrb	r3, [r7, #3]
 800a44c:	4619      	mov	r1, r3
 800a44e:	f7fe fd26 	bl	8008e9e <USBD_LL_DataInStage>
}
 800a452:	bf00      	nop
 800a454:	3708      	adds	r7, #8
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}

0800a45a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a45a:	b580      	push	{r7, lr}
 800a45c:	b082      	sub	sp, #8
 800a45e:	af00      	add	r7, sp, #0
 800a460:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a468:	4618      	mov	r0, r3
 800a46a:	f7fe fe36 	bl	80090da <USBD_LL_SOF>
}
 800a46e:	bf00      	nop
 800a470:	3708      	adds	r7, #8
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}

0800a476 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a476:	b580      	push	{r7, lr}
 800a478:	b084      	sub	sp, #16
 800a47a:	af00      	add	r7, sp, #0
 800a47c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a47e:	2301      	movs	r3, #1
 800a480:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	799b      	ldrb	r3, [r3, #6]
 800a486:	2b02      	cmp	r3, #2
 800a488:	d001      	beq.n	800a48e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a48a:	f7f7 f8f5 	bl	8001678 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a494:	7bfa      	ldrb	r2, [r7, #15]
 800a496:	4611      	mov	r1, r2
 800a498:	4618      	mov	r0, r3
 800a49a:	f7fe fde6 	bl	800906a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	f7fe fd9f 	bl	8008fe8 <USBD_LL_Reset>
}
 800a4aa:	bf00      	nop
 800a4ac:	3710      	adds	r7, #16
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	bd80      	pop	{r7, pc}
	...

0800a4b4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b082      	sub	sp, #8
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	f7fe fde0 	bl	8009088 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	7a9b      	ldrb	r3, [r3, #10]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d005      	beq.n	800a4dc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a4d0:	4b04      	ldr	r3, [pc, #16]	@ (800a4e4 <HAL_PCD_SuspendCallback+0x30>)
 800a4d2:	691b      	ldr	r3, [r3, #16]
 800a4d4:	4a03      	ldr	r2, [pc, #12]	@ (800a4e4 <HAL_PCD_SuspendCallback+0x30>)
 800a4d6:	f043 0306 	orr.w	r3, r3, #6
 800a4da:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a4dc:	bf00      	nop
 800a4de:	3708      	adds	r7, #8
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	bd80      	pop	{r7, pc}
 800a4e4:	e000ed00 	.word	0xe000ed00

0800a4e8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b082      	sub	sp, #8
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	f7fe fdda 	bl	80090b0 <USBD_LL_Resume>
}
 800a4fc:	bf00      	nop
 800a4fe:	3708      	adds	r7, #8
 800a500:	46bd      	mov	sp, r7
 800a502:	bd80      	pop	{r7, pc}

0800a504 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a504:	b580      	push	{r7, lr}
 800a506:	b082      	sub	sp, #8
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a50c:	4a28      	ldr	r2, [pc, #160]	@ (800a5b0 <USBD_LL_Init+0xac>)
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	4a26      	ldr	r2, [pc, #152]	@ (800a5b0 <USBD_LL_Init+0xac>)
 800a518:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a51c:	4b24      	ldr	r3, [pc, #144]	@ (800a5b0 <USBD_LL_Init+0xac>)
 800a51e:	4a25      	ldr	r2, [pc, #148]	@ (800a5b4 <USBD_LL_Init+0xb0>)
 800a520:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a522:	4b23      	ldr	r3, [pc, #140]	@ (800a5b0 <USBD_LL_Init+0xac>)
 800a524:	2208      	movs	r2, #8
 800a526:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a528:	4b21      	ldr	r3, [pc, #132]	@ (800a5b0 <USBD_LL_Init+0xac>)
 800a52a:	2202      	movs	r2, #2
 800a52c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a52e:	4b20      	ldr	r3, [pc, #128]	@ (800a5b0 <USBD_LL_Init+0xac>)
 800a530:	2200      	movs	r2, #0
 800a532:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a534:	4b1e      	ldr	r3, [pc, #120]	@ (800a5b0 <USBD_LL_Init+0xac>)
 800a536:	2200      	movs	r2, #0
 800a538:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a53a:	4b1d      	ldr	r3, [pc, #116]	@ (800a5b0 <USBD_LL_Init+0xac>)
 800a53c:	2200      	movs	r2, #0
 800a53e:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a540:	481b      	ldr	r0, [pc, #108]	@ (800a5b0 <USBD_LL_Init+0xac>)
 800a542:	f7f8 fcb3 	bl	8002eac <HAL_PCD_Init>
 800a546:	4603      	mov	r3, r0
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d001      	beq.n	800a550 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800a54c:	f7f7 f894 	bl	8001678 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a556:	2318      	movs	r3, #24
 800a558:	2200      	movs	r2, #0
 800a55a:	2100      	movs	r1, #0
 800a55c:	f7fa f9c4 	bl	80048e8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a566:	2358      	movs	r3, #88	@ 0x58
 800a568:	2200      	movs	r2, #0
 800a56a:	2180      	movs	r1, #128	@ 0x80
 800a56c:	f7fa f9bc 	bl	80048e8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a576:	23c0      	movs	r3, #192	@ 0xc0
 800a578:	2200      	movs	r2, #0
 800a57a:	2181      	movs	r1, #129	@ 0x81
 800a57c:	f7fa f9b4 	bl	80048e8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a586:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800a58a:	2200      	movs	r2, #0
 800a58c:	2101      	movs	r1, #1
 800a58e:	f7fa f9ab 	bl	80048e8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a598:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a59c:	2200      	movs	r2, #0
 800a59e:	2182      	movs	r1, #130	@ 0x82
 800a5a0:	f7fa f9a2 	bl	80048e8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800a5a4:	2300      	movs	r3, #0
}
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	3708      	adds	r7, #8
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bd80      	pop	{r7, pc}
 800a5ae:	bf00      	nop
 800a5b0:	20001268 	.word	0x20001268
 800a5b4:	40005c00 	.word	0x40005c00

0800a5b8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b084      	sub	sp, #16
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	f7f8 fd62 	bl	8003098 <HAL_PCD_Start>
 800a5d4:	4603      	mov	r3, r0
 800a5d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5d8:	7bfb      	ldrb	r3, [r7, #15]
 800a5da:	4618      	mov	r0, r3
 800a5dc:	f000 f94e 	bl	800a87c <USBD_Get_USB_Status>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a5e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	3710      	adds	r7, #16
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}

0800a5ee <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a5ee:	b580      	push	{r7, lr}
 800a5f0:	b084      	sub	sp, #16
 800a5f2:	af00      	add	r7, sp, #0
 800a5f4:	6078      	str	r0, [r7, #4]
 800a5f6:	4608      	mov	r0, r1
 800a5f8:	4611      	mov	r1, r2
 800a5fa:	461a      	mov	r2, r3
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	70fb      	strb	r3, [r7, #3]
 800a600:	460b      	mov	r3, r1
 800a602:	70bb      	strb	r3, [r7, #2]
 800a604:	4613      	mov	r3, r2
 800a606:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a608:	2300      	movs	r3, #0
 800a60a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a60c:	2300      	movs	r3, #0
 800a60e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a616:	78bb      	ldrb	r3, [r7, #2]
 800a618:	883a      	ldrh	r2, [r7, #0]
 800a61a:	78f9      	ldrb	r1, [r7, #3]
 800a61c:	f7f8 feb6 	bl	800338c <HAL_PCD_EP_Open>
 800a620:	4603      	mov	r3, r0
 800a622:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a624:	7bfb      	ldrb	r3, [r7, #15]
 800a626:	4618      	mov	r0, r3
 800a628:	f000 f928 	bl	800a87c <USBD_Get_USB_Status>
 800a62c:	4603      	mov	r3, r0
 800a62e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a630:	7bbb      	ldrb	r3, [r7, #14]
}
 800a632:	4618      	mov	r0, r3
 800a634:	3710      	adds	r7, #16
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}

0800a63a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a63a:	b580      	push	{r7, lr}
 800a63c:	b084      	sub	sp, #16
 800a63e:	af00      	add	r7, sp, #0
 800a640:	6078      	str	r0, [r7, #4]
 800a642:	460b      	mov	r3, r1
 800a644:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a646:	2300      	movs	r3, #0
 800a648:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a64a:	2300      	movs	r3, #0
 800a64c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a654:	78fa      	ldrb	r2, [r7, #3]
 800a656:	4611      	mov	r1, r2
 800a658:	4618      	mov	r0, r3
 800a65a:	f7f8 fef4 	bl	8003446 <HAL_PCD_EP_Close>
 800a65e:	4603      	mov	r3, r0
 800a660:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a662:	7bfb      	ldrb	r3, [r7, #15]
 800a664:	4618      	mov	r0, r3
 800a666:	f000 f909 	bl	800a87c <USBD_Get_USB_Status>
 800a66a:	4603      	mov	r3, r0
 800a66c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a66e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a670:	4618      	mov	r0, r3
 800a672:	3710      	adds	r7, #16
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}

0800a678 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b084      	sub	sp, #16
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
 800a680:	460b      	mov	r3, r1
 800a682:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a684:	2300      	movs	r3, #0
 800a686:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a688:	2300      	movs	r3, #0
 800a68a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a692:	78fa      	ldrb	r2, [r7, #3]
 800a694:	4611      	mov	r1, r2
 800a696:	4618      	mov	r0, r3
 800a698:	f7f8 ff9c 	bl	80035d4 <HAL_PCD_EP_SetStall>
 800a69c:	4603      	mov	r3, r0
 800a69e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6a0:	7bfb      	ldrb	r3, [r7, #15]
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f000 f8ea 	bl	800a87c <USBD_Get_USB_Status>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	3710      	adds	r7, #16
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}

0800a6b6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a6b6:	b580      	push	{r7, lr}
 800a6b8:	b084      	sub	sp, #16
 800a6ba:	af00      	add	r7, sp, #0
 800a6bc:	6078      	str	r0, [r7, #4]
 800a6be:	460b      	mov	r3, r1
 800a6c0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a6d0:	78fa      	ldrb	r2, [r7, #3]
 800a6d2:	4611      	mov	r1, r2
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	f7f8 ffdd 	bl	8003694 <HAL_PCD_EP_ClrStall>
 800a6da:	4603      	mov	r3, r0
 800a6dc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6de:	7bfb      	ldrb	r3, [r7, #15]
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	f000 f8cb 	bl	800a87c <USBD_Get_USB_Status>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6ea:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	3710      	adds	r7, #16
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}

0800a6f4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	b085      	sub	sp, #20
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
 800a6fc:	460b      	mov	r3, r1
 800a6fe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a706:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a708:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	da0b      	bge.n	800a728 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a710:	78fb      	ldrb	r3, [r7, #3]
 800a712:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a716:	68f9      	ldr	r1, [r7, #12]
 800a718:	4613      	mov	r3, r2
 800a71a:	009b      	lsls	r3, r3, #2
 800a71c:	4413      	add	r3, r2
 800a71e:	00db      	lsls	r3, r3, #3
 800a720:	440b      	add	r3, r1
 800a722:	3312      	adds	r3, #18
 800a724:	781b      	ldrb	r3, [r3, #0]
 800a726:	e00b      	b.n	800a740 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a728:	78fb      	ldrb	r3, [r7, #3]
 800a72a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a72e:	68f9      	ldr	r1, [r7, #12]
 800a730:	4613      	mov	r3, r2
 800a732:	009b      	lsls	r3, r3, #2
 800a734:	4413      	add	r3, r2
 800a736:	00db      	lsls	r3, r3, #3
 800a738:	440b      	add	r3, r1
 800a73a:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800a73e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a740:	4618      	mov	r0, r3
 800a742:	3714      	adds	r7, #20
 800a744:	46bd      	mov	sp, r7
 800a746:	bc80      	pop	{r7}
 800a748:	4770      	bx	lr

0800a74a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a74a:	b580      	push	{r7, lr}
 800a74c:	b084      	sub	sp, #16
 800a74e:	af00      	add	r7, sp, #0
 800a750:	6078      	str	r0, [r7, #4]
 800a752:	460b      	mov	r3, r1
 800a754:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a756:	2300      	movs	r3, #0
 800a758:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a75a:	2300      	movs	r3, #0
 800a75c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a764:	78fa      	ldrb	r2, [r7, #3]
 800a766:	4611      	mov	r1, r2
 800a768:	4618      	mov	r0, r3
 800a76a:	f7f8 fdeb 	bl	8003344 <HAL_PCD_SetAddress>
 800a76e:	4603      	mov	r3, r0
 800a770:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a772:	7bfb      	ldrb	r3, [r7, #15]
 800a774:	4618      	mov	r0, r3
 800a776:	f000 f881 	bl	800a87c <USBD_Get_USB_Status>
 800a77a:	4603      	mov	r3, r0
 800a77c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a77e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a780:	4618      	mov	r0, r3
 800a782:	3710      	adds	r7, #16
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}

0800a788 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b086      	sub	sp, #24
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	60f8      	str	r0, [r7, #12]
 800a790:	607a      	str	r2, [r7, #4]
 800a792:	461a      	mov	r2, r3
 800a794:	460b      	mov	r3, r1
 800a796:	72fb      	strb	r3, [r7, #11]
 800a798:	4613      	mov	r3, r2
 800a79a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a79c:	2300      	movs	r3, #0
 800a79e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a7aa:	893b      	ldrh	r3, [r7, #8]
 800a7ac:	7af9      	ldrb	r1, [r7, #11]
 800a7ae:	687a      	ldr	r2, [r7, #4]
 800a7b0:	f7f8 fed9 	bl	8003566 <HAL_PCD_EP_Transmit>
 800a7b4:	4603      	mov	r3, r0
 800a7b6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7b8:	7dfb      	ldrb	r3, [r7, #23]
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f000 f85e 	bl	800a87c <USBD_Get_USB_Status>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a7c4:	7dbb      	ldrb	r3, [r7, #22]
}
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	3718      	adds	r7, #24
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	bd80      	pop	{r7, pc}

0800a7ce <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a7ce:	b580      	push	{r7, lr}
 800a7d0:	b086      	sub	sp, #24
 800a7d2:	af00      	add	r7, sp, #0
 800a7d4:	60f8      	str	r0, [r7, #12]
 800a7d6:	607a      	str	r2, [r7, #4]
 800a7d8:	461a      	mov	r2, r3
 800a7da:	460b      	mov	r3, r1
 800a7dc:	72fb      	strb	r3, [r7, #11]
 800a7de:	4613      	mov	r3, r2
 800a7e0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a7f0:	893b      	ldrh	r3, [r7, #8]
 800a7f2:	7af9      	ldrb	r1, [r7, #11]
 800a7f4:	687a      	ldr	r2, [r7, #4]
 800a7f6:	f7f8 fe6e 	bl	80034d6 <HAL_PCD_EP_Receive>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7fe:	7dfb      	ldrb	r3, [r7, #23]
 800a800:	4618      	mov	r0, r3
 800a802:	f000 f83b 	bl	800a87c <USBD_Get_USB_Status>
 800a806:	4603      	mov	r3, r0
 800a808:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a80a:	7dbb      	ldrb	r3, [r7, #22]
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3718      	adds	r7, #24
 800a810:	46bd      	mov	sp, r7
 800a812:	bd80      	pop	{r7, pc}

0800a814 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b082      	sub	sp, #8
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
 800a81c:	460b      	mov	r3, r1
 800a81e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a826:	78fa      	ldrb	r2, [r7, #3]
 800a828:	4611      	mov	r1, r2
 800a82a:	4618      	mov	r0, r3
 800a82c:	f7f8 fe84 	bl	8003538 <HAL_PCD_EP_GetRxCount>
 800a830:	4603      	mov	r3, r0
}
 800a832:	4618      	mov	r0, r3
 800a834:	3708      	adds	r7, #8
 800a836:	46bd      	mov	sp, r7
 800a838:	bd80      	pop	{r7, pc}
	...

0800a83c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a83c:	b480      	push	{r7}
 800a83e:	b083      	sub	sp, #12
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a844:	4b02      	ldr	r3, [pc, #8]	@ (800a850 <USBD_static_malloc+0x14>)
}
 800a846:	4618      	mov	r0, r3
 800a848:	370c      	adds	r7, #12
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bc80      	pop	{r7}
 800a84e:	4770      	bx	lr
 800a850:	20001540 	.word	0x20001540

0800a854 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a854:	b480      	push	{r7}
 800a856:	b083      	sub	sp, #12
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]

}
 800a85c:	bf00      	nop
 800a85e:	370c      	adds	r7, #12
 800a860:	46bd      	mov	sp, r7
 800a862:	bc80      	pop	{r7}
 800a864:	4770      	bx	lr

0800a866 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a866:	b480      	push	{r7}
 800a868:	b083      	sub	sp, #12
 800a86a:	af00      	add	r7, sp, #0
 800a86c:	6078      	str	r0, [r7, #4]
 800a86e:	460b      	mov	r3, r1
 800a870:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800a872:	bf00      	nop
 800a874:	370c      	adds	r7, #12
 800a876:	46bd      	mov	sp, r7
 800a878:	bc80      	pop	{r7}
 800a87a:	4770      	bx	lr

0800a87c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a87c:	b480      	push	{r7}
 800a87e:	b085      	sub	sp, #20
 800a880:	af00      	add	r7, sp, #0
 800a882:	4603      	mov	r3, r0
 800a884:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a886:	2300      	movs	r3, #0
 800a888:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a88a:	79fb      	ldrb	r3, [r7, #7]
 800a88c:	2b03      	cmp	r3, #3
 800a88e:	d817      	bhi.n	800a8c0 <USBD_Get_USB_Status+0x44>
 800a890:	a201      	add	r2, pc, #4	@ (adr r2, 800a898 <USBD_Get_USB_Status+0x1c>)
 800a892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a896:	bf00      	nop
 800a898:	0800a8a9 	.word	0x0800a8a9
 800a89c:	0800a8af 	.word	0x0800a8af
 800a8a0:	0800a8b5 	.word	0x0800a8b5
 800a8a4:	0800a8bb 	.word	0x0800a8bb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	73fb      	strb	r3, [r7, #15]
    break;
 800a8ac:	e00b      	b.n	800a8c6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a8ae:	2302      	movs	r3, #2
 800a8b0:	73fb      	strb	r3, [r7, #15]
    break;
 800a8b2:	e008      	b.n	800a8c6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a8b4:	2301      	movs	r3, #1
 800a8b6:	73fb      	strb	r3, [r7, #15]
    break;
 800a8b8:	e005      	b.n	800a8c6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a8ba:	2302      	movs	r3, #2
 800a8bc:	73fb      	strb	r3, [r7, #15]
    break;
 800a8be:	e002      	b.n	800a8c6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a8c0:	2302      	movs	r3, #2
 800a8c2:	73fb      	strb	r3, [r7, #15]
    break;
 800a8c4:	bf00      	nop
  }
  return usb_status;
 800a8c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	3714      	adds	r7, #20
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	bc80      	pop	{r7}
 800a8d0:	4770      	bx	lr
 800a8d2:	bf00      	nop

0800a8d4 <atoi>:
 800a8d4:	220a      	movs	r2, #10
 800a8d6:	2100      	movs	r1, #0
 800a8d8:	f000 b87a 	b.w	800a9d0 <strtol>

0800a8dc <_strtol_l.isra.0>:
 800a8dc:	2b24      	cmp	r3, #36	@ 0x24
 800a8de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8e2:	4686      	mov	lr, r0
 800a8e4:	4690      	mov	r8, r2
 800a8e6:	d801      	bhi.n	800a8ec <_strtol_l.isra.0+0x10>
 800a8e8:	2b01      	cmp	r3, #1
 800a8ea:	d106      	bne.n	800a8fa <_strtol_l.isra.0+0x1e>
 800a8ec:	f000 f8ca 	bl	800aa84 <__errno>
 800a8f0:	2316      	movs	r3, #22
 800a8f2:	6003      	str	r3, [r0, #0]
 800a8f4:	2000      	movs	r0, #0
 800a8f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8fa:	460d      	mov	r5, r1
 800a8fc:	4833      	ldr	r0, [pc, #204]	@ (800a9cc <_strtol_l.isra.0+0xf0>)
 800a8fe:	462a      	mov	r2, r5
 800a900:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a904:	5d06      	ldrb	r6, [r0, r4]
 800a906:	f016 0608 	ands.w	r6, r6, #8
 800a90a:	d1f8      	bne.n	800a8fe <_strtol_l.isra.0+0x22>
 800a90c:	2c2d      	cmp	r4, #45	@ 0x2d
 800a90e:	d110      	bne.n	800a932 <_strtol_l.isra.0+0x56>
 800a910:	2601      	movs	r6, #1
 800a912:	782c      	ldrb	r4, [r5, #0]
 800a914:	1c95      	adds	r5, r2, #2
 800a916:	f033 0210 	bics.w	r2, r3, #16
 800a91a:	d115      	bne.n	800a948 <_strtol_l.isra.0+0x6c>
 800a91c:	2c30      	cmp	r4, #48	@ 0x30
 800a91e:	d10d      	bne.n	800a93c <_strtol_l.isra.0+0x60>
 800a920:	782a      	ldrb	r2, [r5, #0]
 800a922:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a926:	2a58      	cmp	r2, #88	@ 0x58
 800a928:	d108      	bne.n	800a93c <_strtol_l.isra.0+0x60>
 800a92a:	786c      	ldrb	r4, [r5, #1]
 800a92c:	3502      	adds	r5, #2
 800a92e:	2310      	movs	r3, #16
 800a930:	e00a      	b.n	800a948 <_strtol_l.isra.0+0x6c>
 800a932:	2c2b      	cmp	r4, #43	@ 0x2b
 800a934:	bf04      	itt	eq
 800a936:	782c      	ldrbeq	r4, [r5, #0]
 800a938:	1c95      	addeq	r5, r2, #2
 800a93a:	e7ec      	b.n	800a916 <_strtol_l.isra.0+0x3a>
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d1f6      	bne.n	800a92e <_strtol_l.isra.0+0x52>
 800a940:	2c30      	cmp	r4, #48	@ 0x30
 800a942:	bf14      	ite	ne
 800a944:	230a      	movne	r3, #10
 800a946:	2308      	moveq	r3, #8
 800a948:	2200      	movs	r2, #0
 800a94a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a94e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a952:	fbbc f9f3 	udiv	r9, ip, r3
 800a956:	4610      	mov	r0, r2
 800a958:	fb03 ca19 	mls	sl, r3, r9, ip
 800a95c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a960:	2f09      	cmp	r7, #9
 800a962:	d80f      	bhi.n	800a984 <_strtol_l.isra.0+0xa8>
 800a964:	463c      	mov	r4, r7
 800a966:	42a3      	cmp	r3, r4
 800a968:	dd1b      	ble.n	800a9a2 <_strtol_l.isra.0+0xc6>
 800a96a:	1c57      	adds	r7, r2, #1
 800a96c:	d007      	beq.n	800a97e <_strtol_l.isra.0+0xa2>
 800a96e:	4581      	cmp	r9, r0
 800a970:	d314      	bcc.n	800a99c <_strtol_l.isra.0+0xc0>
 800a972:	d101      	bne.n	800a978 <_strtol_l.isra.0+0x9c>
 800a974:	45a2      	cmp	sl, r4
 800a976:	db11      	blt.n	800a99c <_strtol_l.isra.0+0xc0>
 800a978:	2201      	movs	r2, #1
 800a97a:	fb00 4003 	mla	r0, r0, r3, r4
 800a97e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a982:	e7eb      	b.n	800a95c <_strtol_l.isra.0+0x80>
 800a984:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a988:	2f19      	cmp	r7, #25
 800a98a:	d801      	bhi.n	800a990 <_strtol_l.isra.0+0xb4>
 800a98c:	3c37      	subs	r4, #55	@ 0x37
 800a98e:	e7ea      	b.n	800a966 <_strtol_l.isra.0+0x8a>
 800a990:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a994:	2f19      	cmp	r7, #25
 800a996:	d804      	bhi.n	800a9a2 <_strtol_l.isra.0+0xc6>
 800a998:	3c57      	subs	r4, #87	@ 0x57
 800a99a:	e7e4      	b.n	800a966 <_strtol_l.isra.0+0x8a>
 800a99c:	f04f 32ff 	mov.w	r2, #4294967295
 800a9a0:	e7ed      	b.n	800a97e <_strtol_l.isra.0+0xa2>
 800a9a2:	1c53      	adds	r3, r2, #1
 800a9a4:	d108      	bne.n	800a9b8 <_strtol_l.isra.0+0xdc>
 800a9a6:	2322      	movs	r3, #34	@ 0x22
 800a9a8:	4660      	mov	r0, ip
 800a9aa:	f8ce 3000 	str.w	r3, [lr]
 800a9ae:	f1b8 0f00 	cmp.w	r8, #0
 800a9b2:	d0a0      	beq.n	800a8f6 <_strtol_l.isra.0+0x1a>
 800a9b4:	1e69      	subs	r1, r5, #1
 800a9b6:	e006      	b.n	800a9c6 <_strtol_l.isra.0+0xea>
 800a9b8:	b106      	cbz	r6, 800a9bc <_strtol_l.isra.0+0xe0>
 800a9ba:	4240      	negs	r0, r0
 800a9bc:	f1b8 0f00 	cmp.w	r8, #0
 800a9c0:	d099      	beq.n	800a8f6 <_strtol_l.isra.0+0x1a>
 800a9c2:	2a00      	cmp	r2, #0
 800a9c4:	d1f6      	bne.n	800a9b4 <_strtol_l.isra.0+0xd8>
 800a9c6:	f8c8 1000 	str.w	r1, [r8]
 800a9ca:	e794      	b.n	800a8f6 <_strtol_l.isra.0+0x1a>
 800a9cc:	0800d7b7 	.word	0x0800d7b7

0800a9d0 <strtol>:
 800a9d0:	4613      	mov	r3, r2
 800a9d2:	460a      	mov	r2, r1
 800a9d4:	4601      	mov	r1, r0
 800a9d6:	4802      	ldr	r0, [pc, #8]	@ (800a9e0 <strtol+0x10>)
 800a9d8:	6800      	ldr	r0, [r0, #0]
 800a9da:	f7ff bf7f 	b.w	800a8dc <_strtol_l.isra.0>
 800a9de:	bf00      	nop
 800a9e0:	2000017c 	.word	0x2000017c

0800a9e4 <sniprintf>:
 800a9e4:	b40c      	push	{r2, r3}
 800a9e6:	b530      	push	{r4, r5, lr}
 800a9e8:	4b18      	ldr	r3, [pc, #96]	@ (800aa4c <sniprintf+0x68>)
 800a9ea:	1e0c      	subs	r4, r1, #0
 800a9ec:	681d      	ldr	r5, [r3, #0]
 800a9ee:	b09d      	sub	sp, #116	@ 0x74
 800a9f0:	da08      	bge.n	800aa04 <sniprintf+0x20>
 800a9f2:	238b      	movs	r3, #139	@ 0x8b
 800a9f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9f8:	602b      	str	r3, [r5, #0]
 800a9fa:	b01d      	add	sp, #116	@ 0x74
 800a9fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa00:	b002      	add	sp, #8
 800aa02:	4770      	bx	lr
 800aa04:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800aa08:	f8ad 3014 	strh.w	r3, [sp, #20]
 800aa0c:	f04f 0300 	mov.w	r3, #0
 800aa10:	931b      	str	r3, [sp, #108]	@ 0x6c
 800aa12:	bf0c      	ite	eq
 800aa14:	4623      	moveq	r3, r4
 800aa16:	f104 33ff 	addne.w	r3, r4, #4294967295
 800aa1a:	9304      	str	r3, [sp, #16]
 800aa1c:	9307      	str	r3, [sp, #28]
 800aa1e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aa22:	9002      	str	r0, [sp, #8]
 800aa24:	9006      	str	r0, [sp, #24]
 800aa26:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aa2a:	4628      	mov	r0, r5
 800aa2c:	ab21      	add	r3, sp, #132	@ 0x84
 800aa2e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800aa30:	a902      	add	r1, sp, #8
 800aa32:	9301      	str	r3, [sp, #4]
 800aa34:	f000 f9b2 	bl	800ad9c <_svfiprintf_r>
 800aa38:	1c43      	adds	r3, r0, #1
 800aa3a:	bfbc      	itt	lt
 800aa3c:	238b      	movlt	r3, #139	@ 0x8b
 800aa3e:	602b      	strlt	r3, [r5, #0]
 800aa40:	2c00      	cmp	r4, #0
 800aa42:	d0da      	beq.n	800a9fa <sniprintf+0x16>
 800aa44:	2200      	movs	r2, #0
 800aa46:	9b02      	ldr	r3, [sp, #8]
 800aa48:	701a      	strb	r2, [r3, #0]
 800aa4a:	e7d6      	b.n	800a9fa <sniprintf+0x16>
 800aa4c:	2000017c 	.word	0x2000017c

0800aa50 <memset>:
 800aa50:	4603      	mov	r3, r0
 800aa52:	4402      	add	r2, r0
 800aa54:	4293      	cmp	r3, r2
 800aa56:	d100      	bne.n	800aa5a <memset+0xa>
 800aa58:	4770      	bx	lr
 800aa5a:	f803 1b01 	strb.w	r1, [r3], #1
 800aa5e:	e7f9      	b.n	800aa54 <memset+0x4>

0800aa60 <strncmp>:
 800aa60:	b510      	push	{r4, lr}
 800aa62:	b16a      	cbz	r2, 800aa80 <strncmp+0x20>
 800aa64:	3901      	subs	r1, #1
 800aa66:	1884      	adds	r4, r0, r2
 800aa68:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa6c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800aa70:	429a      	cmp	r2, r3
 800aa72:	d103      	bne.n	800aa7c <strncmp+0x1c>
 800aa74:	42a0      	cmp	r0, r4
 800aa76:	d001      	beq.n	800aa7c <strncmp+0x1c>
 800aa78:	2a00      	cmp	r2, #0
 800aa7a:	d1f5      	bne.n	800aa68 <strncmp+0x8>
 800aa7c:	1ad0      	subs	r0, r2, r3
 800aa7e:	bd10      	pop	{r4, pc}
 800aa80:	4610      	mov	r0, r2
 800aa82:	e7fc      	b.n	800aa7e <strncmp+0x1e>

0800aa84 <__errno>:
 800aa84:	4b01      	ldr	r3, [pc, #4]	@ (800aa8c <__errno+0x8>)
 800aa86:	6818      	ldr	r0, [r3, #0]
 800aa88:	4770      	bx	lr
 800aa8a:	bf00      	nop
 800aa8c:	2000017c 	.word	0x2000017c

0800aa90 <__libc_init_array>:
 800aa90:	b570      	push	{r4, r5, r6, lr}
 800aa92:	2600      	movs	r6, #0
 800aa94:	4d0c      	ldr	r5, [pc, #48]	@ (800aac8 <__libc_init_array+0x38>)
 800aa96:	4c0d      	ldr	r4, [pc, #52]	@ (800aacc <__libc_init_array+0x3c>)
 800aa98:	1b64      	subs	r4, r4, r5
 800aa9a:	10a4      	asrs	r4, r4, #2
 800aa9c:	42a6      	cmp	r6, r4
 800aa9e:	d109      	bne.n	800aab4 <__libc_init_array+0x24>
 800aaa0:	f001 fb82 	bl	800c1a8 <_init>
 800aaa4:	2600      	movs	r6, #0
 800aaa6:	4d0a      	ldr	r5, [pc, #40]	@ (800aad0 <__libc_init_array+0x40>)
 800aaa8:	4c0a      	ldr	r4, [pc, #40]	@ (800aad4 <__libc_init_array+0x44>)
 800aaaa:	1b64      	subs	r4, r4, r5
 800aaac:	10a4      	asrs	r4, r4, #2
 800aaae:	42a6      	cmp	r6, r4
 800aab0:	d105      	bne.n	800aabe <__libc_init_array+0x2e>
 800aab2:	bd70      	pop	{r4, r5, r6, pc}
 800aab4:	f855 3b04 	ldr.w	r3, [r5], #4
 800aab8:	4798      	blx	r3
 800aaba:	3601      	adds	r6, #1
 800aabc:	e7ee      	b.n	800aa9c <__libc_init_array+0xc>
 800aabe:	f855 3b04 	ldr.w	r3, [r5], #4
 800aac2:	4798      	blx	r3
 800aac4:	3601      	adds	r6, #1
 800aac6:	e7f2      	b.n	800aaae <__libc_init_array+0x1e>
 800aac8:	0800d938 	.word	0x0800d938
 800aacc:	0800d938 	.word	0x0800d938
 800aad0:	0800d938 	.word	0x0800d938
 800aad4:	0800d93c 	.word	0x0800d93c

0800aad8 <__retarget_lock_acquire_recursive>:
 800aad8:	4770      	bx	lr

0800aada <__retarget_lock_release_recursive>:
 800aada:	4770      	bx	lr

0800aadc <memcpy>:
 800aadc:	440a      	add	r2, r1
 800aade:	4291      	cmp	r1, r2
 800aae0:	f100 33ff 	add.w	r3, r0, #4294967295
 800aae4:	d100      	bne.n	800aae8 <memcpy+0xc>
 800aae6:	4770      	bx	lr
 800aae8:	b510      	push	{r4, lr}
 800aaea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aaee:	4291      	cmp	r1, r2
 800aaf0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aaf4:	d1f9      	bne.n	800aaea <memcpy+0xe>
 800aaf6:	bd10      	pop	{r4, pc}

0800aaf8 <_free_r>:
 800aaf8:	b538      	push	{r3, r4, r5, lr}
 800aafa:	4605      	mov	r5, r0
 800aafc:	2900      	cmp	r1, #0
 800aafe:	d040      	beq.n	800ab82 <_free_r+0x8a>
 800ab00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab04:	1f0c      	subs	r4, r1, #4
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	bfb8      	it	lt
 800ab0a:	18e4      	addlt	r4, r4, r3
 800ab0c:	f000 f8de 	bl	800accc <__malloc_lock>
 800ab10:	4a1c      	ldr	r2, [pc, #112]	@ (800ab84 <_free_r+0x8c>)
 800ab12:	6813      	ldr	r3, [r2, #0]
 800ab14:	b933      	cbnz	r3, 800ab24 <_free_r+0x2c>
 800ab16:	6063      	str	r3, [r4, #4]
 800ab18:	6014      	str	r4, [r2, #0]
 800ab1a:	4628      	mov	r0, r5
 800ab1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab20:	f000 b8da 	b.w	800acd8 <__malloc_unlock>
 800ab24:	42a3      	cmp	r3, r4
 800ab26:	d908      	bls.n	800ab3a <_free_r+0x42>
 800ab28:	6820      	ldr	r0, [r4, #0]
 800ab2a:	1821      	adds	r1, r4, r0
 800ab2c:	428b      	cmp	r3, r1
 800ab2e:	bf01      	itttt	eq
 800ab30:	6819      	ldreq	r1, [r3, #0]
 800ab32:	685b      	ldreq	r3, [r3, #4]
 800ab34:	1809      	addeq	r1, r1, r0
 800ab36:	6021      	streq	r1, [r4, #0]
 800ab38:	e7ed      	b.n	800ab16 <_free_r+0x1e>
 800ab3a:	461a      	mov	r2, r3
 800ab3c:	685b      	ldr	r3, [r3, #4]
 800ab3e:	b10b      	cbz	r3, 800ab44 <_free_r+0x4c>
 800ab40:	42a3      	cmp	r3, r4
 800ab42:	d9fa      	bls.n	800ab3a <_free_r+0x42>
 800ab44:	6811      	ldr	r1, [r2, #0]
 800ab46:	1850      	adds	r0, r2, r1
 800ab48:	42a0      	cmp	r0, r4
 800ab4a:	d10b      	bne.n	800ab64 <_free_r+0x6c>
 800ab4c:	6820      	ldr	r0, [r4, #0]
 800ab4e:	4401      	add	r1, r0
 800ab50:	1850      	adds	r0, r2, r1
 800ab52:	4283      	cmp	r3, r0
 800ab54:	6011      	str	r1, [r2, #0]
 800ab56:	d1e0      	bne.n	800ab1a <_free_r+0x22>
 800ab58:	6818      	ldr	r0, [r3, #0]
 800ab5a:	685b      	ldr	r3, [r3, #4]
 800ab5c:	4408      	add	r0, r1
 800ab5e:	6010      	str	r0, [r2, #0]
 800ab60:	6053      	str	r3, [r2, #4]
 800ab62:	e7da      	b.n	800ab1a <_free_r+0x22>
 800ab64:	d902      	bls.n	800ab6c <_free_r+0x74>
 800ab66:	230c      	movs	r3, #12
 800ab68:	602b      	str	r3, [r5, #0]
 800ab6a:	e7d6      	b.n	800ab1a <_free_r+0x22>
 800ab6c:	6820      	ldr	r0, [r4, #0]
 800ab6e:	1821      	adds	r1, r4, r0
 800ab70:	428b      	cmp	r3, r1
 800ab72:	bf01      	itttt	eq
 800ab74:	6819      	ldreq	r1, [r3, #0]
 800ab76:	685b      	ldreq	r3, [r3, #4]
 800ab78:	1809      	addeq	r1, r1, r0
 800ab7a:	6021      	streq	r1, [r4, #0]
 800ab7c:	6063      	str	r3, [r4, #4]
 800ab7e:	6054      	str	r4, [r2, #4]
 800ab80:	e7cb      	b.n	800ab1a <_free_r+0x22>
 800ab82:	bd38      	pop	{r3, r4, r5, pc}
 800ab84:	200018a4 	.word	0x200018a4

0800ab88 <sbrk_aligned>:
 800ab88:	b570      	push	{r4, r5, r6, lr}
 800ab8a:	4e0f      	ldr	r6, [pc, #60]	@ (800abc8 <sbrk_aligned+0x40>)
 800ab8c:	460c      	mov	r4, r1
 800ab8e:	6831      	ldr	r1, [r6, #0]
 800ab90:	4605      	mov	r5, r0
 800ab92:	b911      	cbnz	r1, 800ab9a <sbrk_aligned+0x12>
 800ab94:	f000 fba8 	bl	800b2e8 <_sbrk_r>
 800ab98:	6030      	str	r0, [r6, #0]
 800ab9a:	4621      	mov	r1, r4
 800ab9c:	4628      	mov	r0, r5
 800ab9e:	f000 fba3 	bl	800b2e8 <_sbrk_r>
 800aba2:	1c43      	adds	r3, r0, #1
 800aba4:	d103      	bne.n	800abae <sbrk_aligned+0x26>
 800aba6:	f04f 34ff 	mov.w	r4, #4294967295
 800abaa:	4620      	mov	r0, r4
 800abac:	bd70      	pop	{r4, r5, r6, pc}
 800abae:	1cc4      	adds	r4, r0, #3
 800abb0:	f024 0403 	bic.w	r4, r4, #3
 800abb4:	42a0      	cmp	r0, r4
 800abb6:	d0f8      	beq.n	800abaa <sbrk_aligned+0x22>
 800abb8:	1a21      	subs	r1, r4, r0
 800abba:	4628      	mov	r0, r5
 800abbc:	f000 fb94 	bl	800b2e8 <_sbrk_r>
 800abc0:	3001      	adds	r0, #1
 800abc2:	d1f2      	bne.n	800abaa <sbrk_aligned+0x22>
 800abc4:	e7ef      	b.n	800aba6 <sbrk_aligned+0x1e>
 800abc6:	bf00      	nop
 800abc8:	200018a0 	.word	0x200018a0

0800abcc <_malloc_r>:
 800abcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abd0:	1ccd      	adds	r5, r1, #3
 800abd2:	f025 0503 	bic.w	r5, r5, #3
 800abd6:	3508      	adds	r5, #8
 800abd8:	2d0c      	cmp	r5, #12
 800abda:	bf38      	it	cc
 800abdc:	250c      	movcc	r5, #12
 800abde:	2d00      	cmp	r5, #0
 800abe0:	4606      	mov	r6, r0
 800abe2:	db01      	blt.n	800abe8 <_malloc_r+0x1c>
 800abe4:	42a9      	cmp	r1, r5
 800abe6:	d904      	bls.n	800abf2 <_malloc_r+0x26>
 800abe8:	230c      	movs	r3, #12
 800abea:	6033      	str	r3, [r6, #0]
 800abec:	2000      	movs	r0, #0
 800abee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abf2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800acc8 <_malloc_r+0xfc>
 800abf6:	f000 f869 	bl	800accc <__malloc_lock>
 800abfa:	f8d8 3000 	ldr.w	r3, [r8]
 800abfe:	461c      	mov	r4, r3
 800ac00:	bb44      	cbnz	r4, 800ac54 <_malloc_r+0x88>
 800ac02:	4629      	mov	r1, r5
 800ac04:	4630      	mov	r0, r6
 800ac06:	f7ff ffbf 	bl	800ab88 <sbrk_aligned>
 800ac0a:	1c43      	adds	r3, r0, #1
 800ac0c:	4604      	mov	r4, r0
 800ac0e:	d158      	bne.n	800acc2 <_malloc_r+0xf6>
 800ac10:	f8d8 4000 	ldr.w	r4, [r8]
 800ac14:	4627      	mov	r7, r4
 800ac16:	2f00      	cmp	r7, #0
 800ac18:	d143      	bne.n	800aca2 <_malloc_r+0xd6>
 800ac1a:	2c00      	cmp	r4, #0
 800ac1c:	d04b      	beq.n	800acb6 <_malloc_r+0xea>
 800ac1e:	6823      	ldr	r3, [r4, #0]
 800ac20:	4639      	mov	r1, r7
 800ac22:	4630      	mov	r0, r6
 800ac24:	eb04 0903 	add.w	r9, r4, r3
 800ac28:	f000 fb5e 	bl	800b2e8 <_sbrk_r>
 800ac2c:	4581      	cmp	r9, r0
 800ac2e:	d142      	bne.n	800acb6 <_malloc_r+0xea>
 800ac30:	6821      	ldr	r1, [r4, #0]
 800ac32:	4630      	mov	r0, r6
 800ac34:	1a6d      	subs	r5, r5, r1
 800ac36:	4629      	mov	r1, r5
 800ac38:	f7ff ffa6 	bl	800ab88 <sbrk_aligned>
 800ac3c:	3001      	adds	r0, #1
 800ac3e:	d03a      	beq.n	800acb6 <_malloc_r+0xea>
 800ac40:	6823      	ldr	r3, [r4, #0]
 800ac42:	442b      	add	r3, r5
 800ac44:	6023      	str	r3, [r4, #0]
 800ac46:	f8d8 3000 	ldr.w	r3, [r8]
 800ac4a:	685a      	ldr	r2, [r3, #4]
 800ac4c:	bb62      	cbnz	r2, 800aca8 <_malloc_r+0xdc>
 800ac4e:	f8c8 7000 	str.w	r7, [r8]
 800ac52:	e00f      	b.n	800ac74 <_malloc_r+0xa8>
 800ac54:	6822      	ldr	r2, [r4, #0]
 800ac56:	1b52      	subs	r2, r2, r5
 800ac58:	d420      	bmi.n	800ac9c <_malloc_r+0xd0>
 800ac5a:	2a0b      	cmp	r2, #11
 800ac5c:	d917      	bls.n	800ac8e <_malloc_r+0xc2>
 800ac5e:	1961      	adds	r1, r4, r5
 800ac60:	42a3      	cmp	r3, r4
 800ac62:	6025      	str	r5, [r4, #0]
 800ac64:	bf18      	it	ne
 800ac66:	6059      	strne	r1, [r3, #4]
 800ac68:	6863      	ldr	r3, [r4, #4]
 800ac6a:	bf08      	it	eq
 800ac6c:	f8c8 1000 	streq.w	r1, [r8]
 800ac70:	5162      	str	r2, [r4, r5]
 800ac72:	604b      	str	r3, [r1, #4]
 800ac74:	4630      	mov	r0, r6
 800ac76:	f000 f82f 	bl	800acd8 <__malloc_unlock>
 800ac7a:	f104 000b 	add.w	r0, r4, #11
 800ac7e:	1d23      	adds	r3, r4, #4
 800ac80:	f020 0007 	bic.w	r0, r0, #7
 800ac84:	1ac2      	subs	r2, r0, r3
 800ac86:	bf1c      	itt	ne
 800ac88:	1a1b      	subne	r3, r3, r0
 800ac8a:	50a3      	strne	r3, [r4, r2]
 800ac8c:	e7af      	b.n	800abee <_malloc_r+0x22>
 800ac8e:	6862      	ldr	r2, [r4, #4]
 800ac90:	42a3      	cmp	r3, r4
 800ac92:	bf0c      	ite	eq
 800ac94:	f8c8 2000 	streq.w	r2, [r8]
 800ac98:	605a      	strne	r2, [r3, #4]
 800ac9a:	e7eb      	b.n	800ac74 <_malloc_r+0xa8>
 800ac9c:	4623      	mov	r3, r4
 800ac9e:	6864      	ldr	r4, [r4, #4]
 800aca0:	e7ae      	b.n	800ac00 <_malloc_r+0x34>
 800aca2:	463c      	mov	r4, r7
 800aca4:	687f      	ldr	r7, [r7, #4]
 800aca6:	e7b6      	b.n	800ac16 <_malloc_r+0x4a>
 800aca8:	461a      	mov	r2, r3
 800acaa:	685b      	ldr	r3, [r3, #4]
 800acac:	42a3      	cmp	r3, r4
 800acae:	d1fb      	bne.n	800aca8 <_malloc_r+0xdc>
 800acb0:	2300      	movs	r3, #0
 800acb2:	6053      	str	r3, [r2, #4]
 800acb4:	e7de      	b.n	800ac74 <_malloc_r+0xa8>
 800acb6:	230c      	movs	r3, #12
 800acb8:	4630      	mov	r0, r6
 800acba:	6033      	str	r3, [r6, #0]
 800acbc:	f000 f80c 	bl	800acd8 <__malloc_unlock>
 800acc0:	e794      	b.n	800abec <_malloc_r+0x20>
 800acc2:	6005      	str	r5, [r0, #0]
 800acc4:	e7d6      	b.n	800ac74 <_malloc_r+0xa8>
 800acc6:	bf00      	nop
 800acc8:	200018a4 	.word	0x200018a4

0800accc <__malloc_lock>:
 800accc:	4801      	ldr	r0, [pc, #4]	@ (800acd4 <__malloc_lock+0x8>)
 800acce:	f7ff bf03 	b.w	800aad8 <__retarget_lock_acquire_recursive>
 800acd2:	bf00      	nop
 800acd4:	2000189c 	.word	0x2000189c

0800acd8 <__malloc_unlock>:
 800acd8:	4801      	ldr	r0, [pc, #4]	@ (800ace0 <__malloc_unlock+0x8>)
 800acda:	f7ff befe 	b.w	800aada <__retarget_lock_release_recursive>
 800acde:	bf00      	nop
 800ace0:	2000189c 	.word	0x2000189c

0800ace4 <__ssputs_r>:
 800ace4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ace8:	461f      	mov	r7, r3
 800acea:	688e      	ldr	r6, [r1, #8]
 800acec:	4682      	mov	sl, r0
 800acee:	42be      	cmp	r6, r7
 800acf0:	460c      	mov	r4, r1
 800acf2:	4690      	mov	r8, r2
 800acf4:	680b      	ldr	r3, [r1, #0]
 800acf6:	d82d      	bhi.n	800ad54 <__ssputs_r+0x70>
 800acf8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800acfc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ad00:	d026      	beq.n	800ad50 <__ssputs_r+0x6c>
 800ad02:	6965      	ldr	r5, [r4, #20]
 800ad04:	6909      	ldr	r1, [r1, #16]
 800ad06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ad0a:	eba3 0901 	sub.w	r9, r3, r1
 800ad0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ad12:	1c7b      	adds	r3, r7, #1
 800ad14:	444b      	add	r3, r9
 800ad16:	106d      	asrs	r5, r5, #1
 800ad18:	429d      	cmp	r5, r3
 800ad1a:	bf38      	it	cc
 800ad1c:	461d      	movcc	r5, r3
 800ad1e:	0553      	lsls	r3, r2, #21
 800ad20:	d527      	bpl.n	800ad72 <__ssputs_r+0x8e>
 800ad22:	4629      	mov	r1, r5
 800ad24:	f7ff ff52 	bl	800abcc <_malloc_r>
 800ad28:	4606      	mov	r6, r0
 800ad2a:	b360      	cbz	r0, 800ad86 <__ssputs_r+0xa2>
 800ad2c:	464a      	mov	r2, r9
 800ad2e:	6921      	ldr	r1, [r4, #16]
 800ad30:	f7ff fed4 	bl	800aadc <memcpy>
 800ad34:	89a3      	ldrh	r3, [r4, #12]
 800ad36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ad3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad3e:	81a3      	strh	r3, [r4, #12]
 800ad40:	6126      	str	r6, [r4, #16]
 800ad42:	444e      	add	r6, r9
 800ad44:	6026      	str	r6, [r4, #0]
 800ad46:	463e      	mov	r6, r7
 800ad48:	6165      	str	r5, [r4, #20]
 800ad4a:	eba5 0509 	sub.w	r5, r5, r9
 800ad4e:	60a5      	str	r5, [r4, #8]
 800ad50:	42be      	cmp	r6, r7
 800ad52:	d900      	bls.n	800ad56 <__ssputs_r+0x72>
 800ad54:	463e      	mov	r6, r7
 800ad56:	4632      	mov	r2, r6
 800ad58:	4641      	mov	r1, r8
 800ad5a:	6820      	ldr	r0, [r4, #0]
 800ad5c:	f000 faaa 	bl	800b2b4 <memmove>
 800ad60:	2000      	movs	r0, #0
 800ad62:	68a3      	ldr	r3, [r4, #8]
 800ad64:	1b9b      	subs	r3, r3, r6
 800ad66:	60a3      	str	r3, [r4, #8]
 800ad68:	6823      	ldr	r3, [r4, #0]
 800ad6a:	4433      	add	r3, r6
 800ad6c:	6023      	str	r3, [r4, #0]
 800ad6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad72:	462a      	mov	r2, r5
 800ad74:	f000 fad6 	bl	800b324 <_realloc_r>
 800ad78:	4606      	mov	r6, r0
 800ad7a:	2800      	cmp	r0, #0
 800ad7c:	d1e0      	bne.n	800ad40 <__ssputs_r+0x5c>
 800ad7e:	4650      	mov	r0, sl
 800ad80:	6921      	ldr	r1, [r4, #16]
 800ad82:	f7ff feb9 	bl	800aaf8 <_free_r>
 800ad86:	230c      	movs	r3, #12
 800ad88:	f8ca 3000 	str.w	r3, [sl]
 800ad8c:	89a3      	ldrh	r3, [r4, #12]
 800ad8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ad92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad96:	81a3      	strh	r3, [r4, #12]
 800ad98:	e7e9      	b.n	800ad6e <__ssputs_r+0x8a>
	...

0800ad9c <_svfiprintf_r>:
 800ad9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ada0:	4698      	mov	r8, r3
 800ada2:	898b      	ldrh	r3, [r1, #12]
 800ada4:	4607      	mov	r7, r0
 800ada6:	061b      	lsls	r3, r3, #24
 800ada8:	460d      	mov	r5, r1
 800adaa:	4614      	mov	r4, r2
 800adac:	b09d      	sub	sp, #116	@ 0x74
 800adae:	d510      	bpl.n	800add2 <_svfiprintf_r+0x36>
 800adb0:	690b      	ldr	r3, [r1, #16]
 800adb2:	b973      	cbnz	r3, 800add2 <_svfiprintf_r+0x36>
 800adb4:	2140      	movs	r1, #64	@ 0x40
 800adb6:	f7ff ff09 	bl	800abcc <_malloc_r>
 800adba:	6028      	str	r0, [r5, #0]
 800adbc:	6128      	str	r0, [r5, #16]
 800adbe:	b930      	cbnz	r0, 800adce <_svfiprintf_r+0x32>
 800adc0:	230c      	movs	r3, #12
 800adc2:	603b      	str	r3, [r7, #0]
 800adc4:	f04f 30ff 	mov.w	r0, #4294967295
 800adc8:	b01d      	add	sp, #116	@ 0x74
 800adca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adce:	2340      	movs	r3, #64	@ 0x40
 800add0:	616b      	str	r3, [r5, #20]
 800add2:	2300      	movs	r3, #0
 800add4:	9309      	str	r3, [sp, #36]	@ 0x24
 800add6:	2320      	movs	r3, #32
 800add8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800addc:	2330      	movs	r3, #48	@ 0x30
 800adde:	f04f 0901 	mov.w	r9, #1
 800ade2:	f8cd 800c 	str.w	r8, [sp, #12]
 800ade6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800af80 <_svfiprintf_r+0x1e4>
 800adea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800adee:	4623      	mov	r3, r4
 800adf0:	469a      	mov	sl, r3
 800adf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800adf6:	b10a      	cbz	r2, 800adfc <_svfiprintf_r+0x60>
 800adf8:	2a25      	cmp	r2, #37	@ 0x25
 800adfa:	d1f9      	bne.n	800adf0 <_svfiprintf_r+0x54>
 800adfc:	ebba 0b04 	subs.w	fp, sl, r4
 800ae00:	d00b      	beq.n	800ae1a <_svfiprintf_r+0x7e>
 800ae02:	465b      	mov	r3, fp
 800ae04:	4622      	mov	r2, r4
 800ae06:	4629      	mov	r1, r5
 800ae08:	4638      	mov	r0, r7
 800ae0a:	f7ff ff6b 	bl	800ace4 <__ssputs_r>
 800ae0e:	3001      	adds	r0, #1
 800ae10:	f000 80a7 	beq.w	800af62 <_svfiprintf_r+0x1c6>
 800ae14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae16:	445a      	add	r2, fp
 800ae18:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae1a:	f89a 3000 	ldrb.w	r3, [sl]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	f000 809f 	beq.w	800af62 <_svfiprintf_r+0x1c6>
 800ae24:	2300      	movs	r3, #0
 800ae26:	f04f 32ff 	mov.w	r2, #4294967295
 800ae2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae2e:	f10a 0a01 	add.w	sl, sl, #1
 800ae32:	9304      	str	r3, [sp, #16]
 800ae34:	9307      	str	r3, [sp, #28]
 800ae36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ae3a:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae3c:	4654      	mov	r4, sl
 800ae3e:	2205      	movs	r2, #5
 800ae40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae44:	484e      	ldr	r0, [pc, #312]	@ (800af80 <_svfiprintf_r+0x1e4>)
 800ae46:	f000 fa5f 	bl	800b308 <memchr>
 800ae4a:	9a04      	ldr	r2, [sp, #16]
 800ae4c:	b9d8      	cbnz	r0, 800ae86 <_svfiprintf_r+0xea>
 800ae4e:	06d0      	lsls	r0, r2, #27
 800ae50:	bf44      	itt	mi
 800ae52:	2320      	movmi	r3, #32
 800ae54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae58:	0711      	lsls	r1, r2, #28
 800ae5a:	bf44      	itt	mi
 800ae5c:	232b      	movmi	r3, #43	@ 0x2b
 800ae5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae62:	f89a 3000 	ldrb.w	r3, [sl]
 800ae66:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae68:	d015      	beq.n	800ae96 <_svfiprintf_r+0xfa>
 800ae6a:	4654      	mov	r4, sl
 800ae6c:	2000      	movs	r0, #0
 800ae6e:	f04f 0c0a 	mov.w	ip, #10
 800ae72:	9a07      	ldr	r2, [sp, #28]
 800ae74:	4621      	mov	r1, r4
 800ae76:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae7a:	3b30      	subs	r3, #48	@ 0x30
 800ae7c:	2b09      	cmp	r3, #9
 800ae7e:	d94b      	bls.n	800af18 <_svfiprintf_r+0x17c>
 800ae80:	b1b0      	cbz	r0, 800aeb0 <_svfiprintf_r+0x114>
 800ae82:	9207      	str	r2, [sp, #28]
 800ae84:	e014      	b.n	800aeb0 <_svfiprintf_r+0x114>
 800ae86:	eba0 0308 	sub.w	r3, r0, r8
 800ae8a:	fa09 f303 	lsl.w	r3, r9, r3
 800ae8e:	4313      	orrs	r3, r2
 800ae90:	46a2      	mov	sl, r4
 800ae92:	9304      	str	r3, [sp, #16]
 800ae94:	e7d2      	b.n	800ae3c <_svfiprintf_r+0xa0>
 800ae96:	9b03      	ldr	r3, [sp, #12]
 800ae98:	1d19      	adds	r1, r3, #4
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	9103      	str	r1, [sp, #12]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	bfbb      	ittet	lt
 800aea2:	425b      	neglt	r3, r3
 800aea4:	f042 0202 	orrlt.w	r2, r2, #2
 800aea8:	9307      	strge	r3, [sp, #28]
 800aeaa:	9307      	strlt	r3, [sp, #28]
 800aeac:	bfb8      	it	lt
 800aeae:	9204      	strlt	r2, [sp, #16]
 800aeb0:	7823      	ldrb	r3, [r4, #0]
 800aeb2:	2b2e      	cmp	r3, #46	@ 0x2e
 800aeb4:	d10a      	bne.n	800aecc <_svfiprintf_r+0x130>
 800aeb6:	7863      	ldrb	r3, [r4, #1]
 800aeb8:	2b2a      	cmp	r3, #42	@ 0x2a
 800aeba:	d132      	bne.n	800af22 <_svfiprintf_r+0x186>
 800aebc:	9b03      	ldr	r3, [sp, #12]
 800aebe:	3402      	adds	r4, #2
 800aec0:	1d1a      	adds	r2, r3, #4
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	9203      	str	r2, [sp, #12]
 800aec6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aeca:	9305      	str	r3, [sp, #20]
 800aecc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800af84 <_svfiprintf_r+0x1e8>
 800aed0:	2203      	movs	r2, #3
 800aed2:	4650      	mov	r0, sl
 800aed4:	7821      	ldrb	r1, [r4, #0]
 800aed6:	f000 fa17 	bl	800b308 <memchr>
 800aeda:	b138      	cbz	r0, 800aeec <_svfiprintf_r+0x150>
 800aedc:	2240      	movs	r2, #64	@ 0x40
 800aede:	9b04      	ldr	r3, [sp, #16]
 800aee0:	eba0 000a 	sub.w	r0, r0, sl
 800aee4:	4082      	lsls	r2, r0
 800aee6:	4313      	orrs	r3, r2
 800aee8:	3401      	adds	r4, #1
 800aeea:	9304      	str	r3, [sp, #16]
 800aeec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aef0:	2206      	movs	r2, #6
 800aef2:	4825      	ldr	r0, [pc, #148]	@ (800af88 <_svfiprintf_r+0x1ec>)
 800aef4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aef8:	f000 fa06 	bl	800b308 <memchr>
 800aefc:	2800      	cmp	r0, #0
 800aefe:	d036      	beq.n	800af6e <_svfiprintf_r+0x1d2>
 800af00:	4b22      	ldr	r3, [pc, #136]	@ (800af8c <_svfiprintf_r+0x1f0>)
 800af02:	bb1b      	cbnz	r3, 800af4c <_svfiprintf_r+0x1b0>
 800af04:	9b03      	ldr	r3, [sp, #12]
 800af06:	3307      	adds	r3, #7
 800af08:	f023 0307 	bic.w	r3, r3, #7
 800af0c:	3308      	adds	r3, #8
 800af0e:	9303      	str	r3, [sp, #12]
 800af10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af12:	4433      	add	r3, r6
 800af14:	9309      	str	r3, [sp, #36]	@ 0x24
 800af16:	e76a      	b.n	800adee <_svfiprintf_r+0x52>
 800af18:	460c      	mov	r4, r1
 800af1a:	2001      	movs	r0, #1
 800af1c:	fb0c 3202 	mla	r2, ip, r2, r3
 800af20:	e7a8      	b.n	800ae74 <_svfiprintf_r+0xd8>
 800af22:	2300      	movs	r3, #0
 800af24:	f04f 0c0a 	mov.w	ip, #10
 800af28:	4619      	mov	r1, r3
 800af2a:	3401      	adds	r4, #1
 800af2c:	9305      	str	r3, [sp, #20]
 800af2e:	4620      	mov	r0, r4
 800af30:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af34:	3a30      	subs	r2, #48	@ 0x30
 800af36:	2a09      	cmp	r2, #9
 800af38:	d903      	bls.n	800af42 <_svfiprintf_r+0x1a6>
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d0c6      	beq.n	800aecc <_svfiprintf_r+0x130>
 800af3e:	9105      	str	r1, [sp, #20]
 800af40:	e7c4      	b.n	800aecc <_svfiprintf_r+0x130>
 800af42:	4604      	mov	r4, r0
 800af44:	2301      	movs	r3, #1
 800af46:	fb0c 2101 	mla	r1, ip, r1, r2
 800af4a:	e7f0      	b.n	800af2e <_svfiprintf_r+0x192>
 800af4c:	ab03      	add	r3, sp, #12
 800af4e:	9300      	str	r3, [sp, #0]
 800af50:	462a      	mov	r2, r5
 800af52:	4638      	mov	r0, r7
 800af54:	4b0e      	ldr	r3, [pc, #56]	@ (800af90 <_svfiprintf_r+0x1f4>)
 800af56:	a904      	add	r1, sp, #16
 800af58:	f3af 8000 	nop.w
 800af5c:	1c42      	adds	r2, r0, #1
 800af5e:	4606      	mov	r6, r0
 800af60:	d1d6      	bne.n	800af10 <_svfiprintf_r+0x174>
 800af62:	89ab      	ldrh	r3, [r5, #12]
 800af64:	065b      	lsls	r3, r3, #25
 800af66:	f53f af2d 	bmi.w	800adc4 <_svfiprintf_r+0x28>
 800af6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800af6c:	e72c      	b.n	800adc8 <_svfiprintf_r+0x2c>
 800af6e:	ab03      	add	r3, sp, #12
 800af70:	9300      	str	r3, [sp, #0]
 800af72:	462a      	mov	r2, r5
 800af74:	4638      	mov	r0, r7
 800af76:	4b06      	ldr	r3, [pc, #24]	@ (800af90 <_svfiprintf_r+0x1f4>)
 800af78:	a904      	add	r1, sp, #16
 800af7a:	f000 f87d 	bl	800b078 <_printf_i>
 800af7e:	e7ed      	b.n	800af5c <_svfiprintf_r+0x1c0>
 800af80:	0800d8b7 	.word	0x0800d8b7
 800af84:	0800d8bd 	.word	0x0800d8bd
 800af88:	0800d8c1 	.word	0x0800d8c1
 800af8c:	00000000 	.word	0x00000000
 800af90:	0800ace5 	.word	0x0800ace5

0800af94 <_printf_common>:
 800af94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af98:	4616      	mov	r6, r2
 800af9a:	4698      	mov	r8, r3
 800af9c:	688a      	ldr	r2, [r1, #8]
 800af9e:	690b      	ldr	r3, [r1, #16]
 800afa0:	4607      	mov	r7, r0
 800afa2:	4293      	cmp	r3, r2
 800afa4:	bfb8      	it	lt
 800afa6:	4613      	movlt	r3, r2
 800afa8:	6033      	str	r3, [r6, #0]
 800afaa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800afae:	460c      	mov	r4, r1
 800afb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800afb4:	b10a      	cbz	r2, 800afba <_printf_common+0x26>
 800afb6:	3301      	adds	r3, #1
 800afb8:	6033      	str	r3, [r6, #0]
 800afba:	6823      	ldr	r3, [r4, #0]
 800afbc:	0699      	lsls	r1, r3, #26
 800afbe:	bf42      	ittt	mi
 800afc0:	6833      	ldrmi	r3, [r6, #0]
 800afc2:	3302      	addmi	r3, #2
 800afc4:	6033      	strmi	r3, [r6, #0]
 800afc6:	6825      	ldr	r5, [r4, #0]
 800afc8:	f015 0506 	ands.w	r5, r5, #6
 800afcc:	d106      	bne.n	800afdc <_printf_common+0x48>
 800afce:	f104 0a19 	add.w	sl, r4, #25
 800afd2:	68e3      	ldr	r3, [r4, #12]
 800afd4:	6832      	ldr	r2, [r6, #0]
 800afd6:	1a9b      	subs	r3, r3, r2
 800afd8:	42ab      	cmp	r3, r5
 800afda:	dc2b      	bgt.n	800b034 <_printf_common+0xa0>
 800afdc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800afe0:	6822      	ldr	r2, [r4, #0]
 800afe2:	3b00      	subs	r3, #0
 800afe4:	bf18      	it	ne
 800afe6:	2301      	movne	r3, #1
 800afe8:	0692      	lsls	r2, r2, #26
 800afea:	d430      	bmi.n	800b04e <_printf_common+0xba>
 800afec:	4641      	mov	r1, r8
 800afee:	4638      	mov	r0, r7
 800aff0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aff4:	47c8      	blx	r9
 800aff6:	3001      	adds	r0, #1
 800aff8:	d023      	beq.n	800b042 <_printf_common+0xae>
 800affa:	6823      	ldr	r3, [r4, #0]
 800affc:	6922      	ldr	r2, [r4, #16]
 800affe:	f003 0306 	and.w	r3, r3, #6
 800b002:	2b04      	cmp	r3, #4
 800b004:	bf14      	ite	ne
 800b006:	2500      	movne	r5, #0
 800b008:	6833      	ldreq	r3, [r6, #0]
 800b00a:	f04f 0600 	mov.w	r6, #0
 800b00e:	bf08      	it	eq
 800b010:	68e5      	ldreq	r5, [r4, #12]
 800b012:	f104 041a 	add.w	r4, r4, #26
 800b016:	bf08      	it	eq
 800b018:	1aed      	subeq	r5, r5, r3
 800b01a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b01e:	bf08      	it	eq
 800b020:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b024:	4293      	cmp	r3, r2
 800b026:	bfc4      	itt	gt
 800b028:	1a9b      	subgt	r3, r3, r2
 800b02a:	18ed      	addgt	r5, r5, r3
 800b02c:	42b5      	cmp	r5, r6
 800b02e:	d11a      	bne.n	800b066 <_printf_common+0xd2>
 800b030:	2000      	movs	r0, #0
 800b032:	e008      	b.n	800b046 <_printf_common+0xb2>
 800b034:	2301      	movs	r3, #1
 800b036:	4652      	mov	r2, sl
 800b038:	4641      	mov	r1, r8
 800b03a:	4638      	mov	r0, r7
 800b03c:	47c8      	blx	r9
 800b03e:	3001      	adds	r0, #1
 800b040:	d103      	bne.n	800b04a <_printf_common+0xb6>
 800b042:	f04f 30ff 	mov.w	r0, #4294967295
 800b046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b04a:	3501      	adds	r5, #1
 800b04c:	e7c1      	b.n	800afd2 <_printf_common+0x3e>
 800b04e:	2030      	movs	r0, #48	@ 0x30
 800b050:	18e1      	adds	r1, r4, r3
 800b052:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b056:	1c5a      	adds	r2, r3, #1
 800b058:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b05c:	4422      	add	r2, r4
 800b05e:	3302      	adds	r3, #2
 800b060:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b064:	e7c2      	b.n	800afec <_printf_common+0x58>
 800b066:	2301      	movs	r3, #1
 800b068:	4622      	mov	r2, r4
 800b06a:	4641      	mov	r1, r8
 800b06c:	4638      	mov	r0, r7
 800b06e:	47c8      	blx	r9
 800b070:	3001      	adds	r0, #1
 800b072:	d0e6      	beq.n	800b042 <_printf_common+0xae>
 800b074:	3601      	adds	r6, #1
 800b076:	e7d9      	b.n	800b02c <_printf_common+0x98>

0800b078 <_printf_i>:
 800b078:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b07c:	7e0f      	ldrb	r7, [r1, #24]
 800b07e:	4691      	mov	r9, r2
 800b080:	2f78      	cmp	r7, #120	@ 0x78
 800b082:	4680      	mov	r8, r0
 800b084:	460c      	mov	r4, r1
 800b086:	469a      	mov	sl, r3
 800b088:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b08a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b08e:	d807      	bhi.n	800b0a0 <_printf_i+0x28>
 800b090:	2f62      	cmp	r7, #98	@ 0x62
 800b092:	d80a      	bhi.n	800b0aa <_printf_i+0x32>
 800b094:	2f00      	cmp	r7, #0
 800b096:	f000 80d1 	beq.w	800b23c <_printf_i+0x1c4>
 800b09a:	2f58      	cmp	r7, #88	@ 0x58
 800b09c:	f000 80b8 	beq.w	800b210 <_printf_i+0x198>
 800b0a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b0a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b0a8:	e03a      	b.n	800b120 <_printf_i+0xa8>
 800b0aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b0ae:	2b15      	cmp	r3, #21
 800b0b0:	d8f6      	bhi.n	800b0a0 <_printf_i+0x28>
 800b0b2:	a101      	add	r1, pc, #4	@ (adr r1, 800b0b8 <_printf_i+0x40>)
 800b0b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b0b8:	0800b111 	.word	0x0800b111
 800b0bc:	0800b125 	.word	0x0800b125
 800b0c0:	0800b0a1 	.word	0x0800b0a1
 800b0c4:	0800b0a1 	.word	0x0800b0a1
 800b0c8:	0800b0a1 	.word	0x0800b0a1
 800b0cc:	0800b0a1 	.word	0x0800b0a1
 800b0d0:	0800b125 	.word	0x0800b125
 800b0d4:	0800b0a1 	.word	0x0800b0a1
 800b0d8:	0800b0a1 	.word	0x0800b0a1
 800b0dc:	0800b0a1 	.word	0x0800b0a1
 800b0e0:	0800b0a1 	.word	0x0800b0a1
 800b0e4:	0800b223 	.word	0x0800b223
 800b0e8:	0800b14f 	.word	0x0800b14f
 800b0ec:	0800b1dd 	.word	0x0800b1dd
 800b0f0:	0800b0a1 	.word	0x0800b0a1
 800b0f4:	0800b0a1 	.word	0x0800b0a1
 800b0f8:	0800b245 	.word	0x0800b245
 800b0fc:	0800b0a1 	.word	0x0800b0a1
 800b100:	0800b14f 	.word	0x0800b14f
 800b104:	0800b0a1 	.word	0x0800b0a1
 800b108:	0800b0a1 	.word	0x0800b0a1
 800b10c:	0800b1e5 	.word	0x0800b1e5
 800b110:	6833      	ldr	r3, [r6, #0]
 800b112:	1d1a      	adds	r2, r3, #4
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	6032      	str	r2, [r6, #0]
 800b118:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b11c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b120:	2301      	movs	r3, #1
 800b122:	e09c      	b.n	800b25e <_printf_i+0x1e6>
 800b124:	6833      	ldr	r3, [r6, #0]
 800b126:	6820      	ldr	r0, [r4, #0]
 800b128:	1d19      	adds	r1, r3, #4
 800b12a:	6031      	str	r1, [r6, #0]
 800b12c:	0606      	lsls	r6, r0, #24
 800b12e:	d501      	bpl.n	800b134 <_printf_i+0xbc>
 800b130:	681d      	ldr	r5, [r3, #0]
 800b132:	e003      	b.n	800b13c <_printf_i+0xc4>
 800b134:	0645      	lsls	r5, r0, #25
 800b136:	d5fb      	bpl.n	800b130 <_printf_i+0xb8>
 800b138:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b13c:	2d00      	cmp	r5, #0
 800b13e:	da03      	bge.n	800b148 <_printf_i+0xd0>
 800b140:	232d      	movs	r3, #45	@ 0x2d
 800b142:	426d      	negs	r5, r5
 800b144:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b148:	230a      	movs	r3, #10
 800b14a:	4858      	ldr	r0, [pc, #352]	@ (800b2ac <_printf_i+0x234>)
 800b14c:	e011      	b.n	800b172 <_printf_i+0xfa>
 800b14e:	6821      	ldr	r1, [r4, #0]
 800b150:	6833      	ldr	r3, [r6, #0]
 800b152:	0608      	lsls	r0, r1, #24
 800b154:	f853 5b04 	ldr.w	r5, [r3], #4
 800b158:	d402      	bmi.n	800b160 <_printf_i+0xe8>
 800b15a:	0649      	lsls	r1, r1, #25
 800b15c:	bf48      	it	mi
 800b15e:	b2ad      	uxthmi	r5, r5
 800b160:	2f6f      	cmp	r7, #111	@ 0x6f
 800b162:	6033      	str	r3, [r6, #0]
 800b164:	bf14      	ite	ne
 800b166:	230a      	movne	r3, #10
 800b168:	2308      	moveq	r3, #8
 800b16a:	4850      	ldr	r0, [pc, #320]	@ (800b2ac <_printf_i+0x234>)
 800b16c:	2100      	movs	r1, #0
 800b16e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b172:	6866      	ldr	r6, [r4, #4]
 800b174:	2e00      	cmp	r6, #0
 800b176:	60a6      	str	r6, [r4, #8]
 800b178:	db05      	blt.n	800b186 <_printf_i+0x10e>
 800b17a:	6821      	ldr	r1, [r4, #0]
 800b17c:	432e      	orrs	r6, r5
 800b17e:	f021 0104 	bic.w	r1, r1, #4
 800b182:	6021      	str	r1, [r4, #0]
 800b184:	d04b      	beq.n	800b21e <_printf_i+0x1a6>
 800b186:	4616      	mov	r6, r2
 800b188:	fbb5 f1f3 	udiv	r1, r5, r3
 800b18c:	fb03 5711 	mls	r7, r3, r1, r5
 800b190:	5dc7      	ldrb	r7, [r0, r7]
 800b192:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b196:	462f      	mov	r7, r5
 800b198:	42bb      	cmp	r3, r7
 800b19a:	460d      	mov	r5, r1
 800b19c:	d9f4      	bls.n	800b188 <_printf_i+0x110>
 800b19e:	2b08      	cmp	r3, #8
 800b1a0:	d10b      	bne.n	800b1ba <_printf_i+0x142>
 800b1a2:	6823      	ldr	r3, [r4, #0]
 800b1a4:	07df      	lsls	r7, r3, #31
 800b1a6:	d508      	bpl.n	800b1ba <_printf_i+0x142>
 800b1a8:	6923      	ldr	r3, [r4, #16]
 800b1aa:	6861      	ldr	r1, [r4, #4]
 800b1ac:	4299      	cmp	r1, r3
 800b1ae:	bfde      	ittt	le
 800b1b0:	2330      	movle	r3, #48	@ 0x30
 800b1b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b1b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b1ba:	1b92      	subs	r2, r2, r6
 800b1bc:	6122      	str	r2, [r4, #16]
 800b1be:	464b      	mov	r3, r9
 800b1c0:	4621      	mov	r1, r4
 800b1c2:	4640      	mov	r0, r8
 800b1c4:	f8cd a000 	str.w	sl, [sp]
 800b1c8:	aa03      	add	r2, sp, #12
 800b1ca:	f7ff fee3 	bl	800af94 <_printf_common>
 800b1ce:	3001      	adds	r0, #1
 800b1d0:	d14a      	bne.n	800b268 <_printf_i+0x1f0>
 800b1d2:	f04f 30ff 	mov.w	r0, #4294967295
 800b1d6:	b004      	add	sp, #16
 800b1d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1dc:	6823      	ldr	r3, [r4, #0]
 800b1de:	f043 0320 	orr.w	r3, r3, #32
 800b1e2:	6023      	str	r3, [r4, #0]
 800b1e4:	2778      	movs	r7, #120	@ 0x78
 800b1e6:	4832      	ldr	r0, [pc, #200]	@ (800b2b0 <_printf_i+0x238>)
 800b1e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b1ec:	6823      	ldr	r3, [r4, #0]
 800b1ee:	6831      	ldr	r1, [r6, #0]
 800b1f0:	061f      	lsls	r7, r3, #24
 800b1f2:	f851 5b04 	ldr.w	r5, [r1], #4
 800b1f6:	d402      	bmi.n	800b1fe <_printf_i+0x186>
 800b1f8:	065f      	lsls	r7, r3, #25
 800b1fa:	bf48      	it	mi
 800b1fc:	b2ad      	uxthmi	r5, r5
 800b1fe:	6031      	str	r1, [r6, #0]
 800b200:	07d9      	lsls	r1, r3, #31
 800b202:	bf44      	itt	mi
 800b204:	f043 0320 	orrmi.w	r3, r3, #32
 800b208:	6023      	strmi	r3, [r4, #0]
 800b20a:	b11d      	cbz	r5, 800b214 <_printf_i+0x19c>
 800b20c:	2310      	movs	r3, #16
 800b20e:	e7ad      	b.n	800b16c <_printf_i+0xf4>
 800b210:	4826      	ldr	r0, [pc, #152]	@ (800b2ac <_printf_i+0x234>)
 800b212:	e7e9      	b.n	800b1e8 <_printf_i+0x170>
 800b214:	6823      	ldr	r3, [r4, #0]
 800b216:	f023 0320 	bic.w	r3, r3, #32
 800b21a:	6023      	str	r3, [r4, #0]
 800b21c:	e7f6      	b.n	800b20c <_printf_i+0x194>
 800b21e:	4616      	mov	r6, r2
 800b220:	e7bd      	b.n	800b19e <_printf_i+0x126>
 800b222:	6833      	ldr	r3, [r6, #0]
 800b224:	6825      	ldr	r5, [r4, #0]
 800b226:	1d18      	adds	r0, r3, #4
 800b228:	6961      	ldr	r1, [r4, #20]
 800b22a:	6030      	str	r0, [r6, #0]
 800b22c:	062e      	lsls	r6, r5, #24
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	d501      	bpl.n	800b236 <_printf_i+0x1be>
 800b232:	6019      	str	r1, [r3, #0]
 800b234:	e002      	b.n	800b23c <_printf_i+0x1c4>
 800b236:	0668      	lsls	r0, r5, #25
 800b238:	d5fb      	bpl.n	800b232 <_printf_i+0x1ba>
 800b23a:	8019      	strh	r1, [r3, #0]
 800b23c:	2300      	movs	r3, #0
 800b23e:	4616      	mov	r6, r2
 800b240:	6123      	str	r3, [r4, #16]
 800b242:	e7bc      	b.n	800b1be <_printf_i+0x146>
 800b244:	6833      	ldr	r3, [r6, #0]
 800b246:	2100      	movs	r1, #0
 800b248:	1d1a      	adds	r2, r3, #4
 800b24a:	6032      	str	r2, [r6, #0]
 800b24c:	681e      	ldr	r6, [r3, #0]
 800b24e:	6862      	ldr	r2, [r4, #4]
 800b250:	4630      	mov	r0, r6
 800b252:	f000 f859 	bl	800b308 <memchr>
 800b256:	b108      	cbz	r0, 800b25c <_printf_i+0x1e4>
 800b258:	1b80      	subs	r0, r0, r6
 800b25a:	6060      	str	r0, [r4, #4]
 800b25c:	6863      	ldr	r3, [r4, #4]
 800b25e:	6123      	str	r3, [r4, #16]
 800b260:	2300      	movs	r3, #0
 800b262:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b266:	e7aa      	b.n	800b1be <_printf_i+0x146>
 800b268:	4632      	mov	r2, r6
 800b26a:	4649      	mov	r1, r9
 800b26c:	4640      	mov	r0, r8
 800b26e:	6923      	ldr	r3, [r4, #16]
 800b270:	47d0      	blx	sl
 800b272:	3001      	adds	r0, #1
 800b274:	d0ad      	beq.n	800b1d2 <_printf_i+0x15a>
 800b276:	6823      	ldr	r3, [r4, #0]
 800b278:	079b      	lsls	r3, r3, #30
 800b27a:	d413      	bmi.n	800b2a4 <_printf_i+0x22c>
 800b27c:	68e0      	ldr	r0, [r4, #12]
 800b27e:	9b03      	ldr	r3, [sp, #12]
 800b280:	4298      	cmp	r0, r3
 800b282:	bfb8      	it	lt
 800b284:	4618      	movlt	r0, r3
 800b286:	e7a6      	b.n	800b1d6 <_printf_i+0x15e>
 800b288:	2301      	movs	r3, #1
 800b28a:	4632      	mov	r2, r6
 800b28c:	4649      	mov	r1, r9
 800b28e:	4640      	mov	r0, r8
 800b290:	47d0      	blx	sl
 800b292:	3001      	adds	r0, #1
 800b294:	d09d      	beq.n	800b1d2 <_printf_i+0x15a>
 800b296:	3501      	adds	r5, #1
 800b298:	68e3      	ldr	r3, [r4, #12]
 800b29a:	9903      	ldr	r1, [sp, #12]
 800b29c:	1a5b      	subs	r3, r3, r1
 800b29e:	42ab      	cmp	r3, r5
 800b2a0:	dcf2      	bgt.n	800b288 <_printf_i+0x210>
 800b2a2:	e7eb      	b.n	800b27c <_printf_i+0x204>
 800b2a4:	2500      	movs	r5, #0
 800b2a6:	f104 0619 	add.w	r6, r4, #25
 800b2aa:	e7f5      	b.n	800b298 <_printf_i+0x220>
 800b2ac:	0800d8c8 	.word	0x0800d8c8
 800b2b0:	0800d8d9 	.word	0x0800d8d9

0800b2b4 <memmove>:
 800b2b4:	4288      	cmp	r0, r1
 800b2b6:	b510      	push	{r4, lr}
 800b2b8:	eb01 0402 	add.w	r4, r1, r2
 800b2bc:	d902      	bls.n	800b2c4 <memmove+0x10>
 800b2be:	4284      	cmp	r4, r0
 800b2c0:	4623      	mov	r3, r4
 800b2c2:	d807      	bhi.n	800b2d4 <memmove+0x20>
 800b2c4:	1e43      	subs	r3, r0, #1
 800b2c6:	42a1      	cmp	r1, r4
 800b2c8:	d008      	beq.n	800b2dc <memmove+0x28>
 800b2ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b2ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b2d2:	e7f8      	b.n	800b2c6 <memmove+0x12>
 800b2d4:	4601      	mov	r1, r0
 800b2d6:	4402      	add	r2, r0
 800b2d8:	428a      	cmp	r2, r1
 800b2da:	d100      	bne.n	800b2de <memmove+0x2a>
 800b2dc:	bd10      	pop	{r4, pc}
 800b2de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b2e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b2e6:	e7f7      	b.n	800b2d8 <memmove+0x24>

0800b2e8 <_sbrk_r>:
 800b2e8:	b538      	push	{r3, r4, r5, lr}
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	4d05      	ldr	r5, [pc, #20]	@ (800b304 <_sbrk_r+0x1c>)
 800b2ee:	4604      	mov	r4, r0
 800b2f0:	4608      	mov	r0, r1
 800b2f2:	602b      	str	r3, [r5, #0]
 800b2f4:	f7f6 fb4e 	bl	8001994 <_sbrk>
 800b2f8:	1c43      	adds	r3, r0, #1
 800b2fa:	d102      	bne.n	800b302 <_sbrk_r+0x1a>
 800b2fc:	682b      	ldr	r3, [r5, #0]
 800b2fe:	b103      	cbz	r3, 800b302 <_sbrk_r+0x1a>
 800b300:	6023      	str	r3, [r4, #0]
 800b302:	bd38      	pop	{r3, r4, r5, pc}
 800b304:	20001898 	.word	0x20001898

0800b308 <memchr>:
 800b308:	4603      	mov	r3, r0
 800b30a:	b510      	push	{r4, lr}
 800b30c:	b2c9      	uxtb	r1, r1
 800b30e:	4402      	add	r2, r0
 800b310:	4293      	cmp	r3, r2
 800b312:	4618      	mov	r0, r3
 800b314:	d101      	bne.n	800b31a <memchr+0x12>
 800b316:	2000      	movs	r0, #0
 800b318:	e003      	b.n	800b322 <memchr+0x1a>
 800b31a:	7804      	ldrb	r4, [r0, #0]
 800b31c:	3301      	adds	r3, #1
 800b31e:	428c      	cmp	r4, r1
 800b320:	d1f6      	bne.n	800b310 <memchr+0x8>
 800b322:	bd10      	pop	{r4, pc}

0800b324 <_realloc_r>:
 800b324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b328:	4607      	mov	r7, r0
 800b32a:	4614      	mov	r4, r2
 800b32c:	460d      	mov	r5, r1
 800b32e:	b921      	cbnz	r1, 800b33a <_realloc_r+0x16>
 800b330:	4611      	mov	r1, r2
 800b332:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b336:	f7ff bc49 	b.w	800abcc <_malloc_r>
 800b33a:	b92a      	cbnz	r2, 800b348 <_realloc_r+0x24>
 800b33c:	f7ff fbdc 	bl	800aaf8 <_free_r>
 800b340:	4625      	mov	r5, r4
 800b342:	4628      	mov	r0, r5
 800b344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b348:	f000 f81a 	bl	800b380 <_malloc_usable_size_r>
 800b34c:	4284      	cmp	r4, r0
 800b34e:	4606      	mov	r6, r0
 800b350:	d802      	bhi.n	800b358 <_realloc_r+0x34>
 800b352:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b356:	d8f4      	bhi.n	800b342 <_realloc_r+0x1e>
 800b358:	4621      	mov	r1, r4
 800b35a:	4638      	mov	r0, r7
 800b35c:	f7ff fc36 	bl	800abcc <_malloc_r>
 800b360:	4680      	mov	r8, r0
 800b362:	b908      	cbnz	r0, 800b368 <_realloc_r+0x44>
 800b364:	4645      	mov	r5, r8
 800b366:	e7ec      	b.n	800b342 <_realloc_r+0x1e>
 800b368:	42b4      	cmp	r4, r6
 800b36a:	4622      	mov	r2, r4
 800b36c:	4629      	mov	r1, r5
 800b36e:	bf28      	it	cs
 800b370:	4632      	movcs	r2, r6
 800b372:	f7ff fbb3 	bl	800aadc <memcpy>
 800b376:	4629      	mov	r1, r5
 800b378:	4638      	mov	r0, r7
 800b37a:	f7ff fbbd 	bl	800aaf8 <_free_r>
 800b37e:	e7f1      	b.n	800b364 <_realloc_r+0x40>

0800b380 <_malloc_usable_size_r>:
 800b380:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b384:	1f18      	subs	r0, r3, #4
 800b386:	2b00      	cmp	r3, #0
 800b388:	bfbc      	itt	lt
 800b38a:	580b      	ldrlt	r3, [r1, r0]
 800b38c:	18c0      	addlt	r0, r0, r3
 800b38e:	4770      	bx	lr

0800b390 <pow>:
 800b390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b394:	4614      	mov	r4, r2
 800b396:	461d      	mov	r5, r3
 800b398:	4680      	mov	r8, r0
 800b39a:	4689      	mov	r9, r1
 800b39c:	f000 f868 	bl	800b470 <__ieee754_pow>
 800b3a0:	4622      	mov	r2, r4
 800b3a2:	4606      	mov	r6, r0
 800b3a4:	460f      	mov	r7, r1
 800b3a6:	462b      	mov	r3, r5
 800b3a8:	4620      	mov	r0, r4
 800b3aa:	4629      	mov	r1, r5
 800b3ac:	f7f5 fb2e 	bl	8000a0c <__aeabi_dcmpun>
 800b3b0:	bbc8      	cbnz	r0, 800b426 <pow+0x96>
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	4640      	mov	r0, r8
 800b3b8:	4649      	mov	r1, r9
 800b3ba:	f7f5 faf5 	bl	80009a8 <__aeabi_dcmpeq>
 800b3be:	b1b8      	cbz	r0, 800b3f0 <pow+0x60>
 800b3c0:	2200      	movs	r2, #0
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	4620      	mov	r0, r4
 800b3c6:	4629      	mov	r1, r5
 800b3c8:	f7f5 faee 	bl	80009a8 <__aeabi_dcmpeq>
 800b3cc:	2800      	cmp	r0, #0
 800b3ce:	d141      	bne.n	800b454 <pow+0xc4>
 800b3d0:	4620      	mov	r0, r4
 800b3d2:	4629      	mov	r1, r5
 800b3d4:	f000 f844 	bl	800b460 <finite>
 800b3d8:	b328      	cbz	r0, 800b426 <pow+0x96>
 800b3da:	2200      	movs	r2, #0
 800b3dc:	2300      	movs	r3, #0
 800b3de:	4620      	mov	r0, r4
 800b3e0:	4629      	mov	r1, r5
 800b3e2:	f7f5 faeb 	bl	80009bc <__aeabi_dcmplt>
 800b3e6:	b1f0      	cbz	r0, 800b426 <pow+0x96>
 800b3e8:	f7ff fb4c 	bl	800aa84 <__errno>
 800b3ec:	2322      	movs	r3, #34	@ 0x22
 800b3ee:	e019      	b.n	800b424 <pow+0x94>
 800b3f0:	4630      	mov	r0, r6
 800b3f2:	4639      	mov	r1, r7
 800b3f4:	f000 f834 	bl	800b460 <finite>
 800b3f8:	b9c8      	cbnz	r0, 800b42e <pow+0x9e>
 800b3fa:	4640      	mov	r0, r8
 800b3fc:	4649      	mov	r1, r9
 800b3fe:	f000 f82f 	bl	800b460 <finite>
 800b402:	b1a0      	cbz	r0, 800b42e <pow+0x9e>
 800b404:	4620      	mov	r0, r4
 800b406:	4629      	mov	r1, r5
 800b408:	f000 f82a 	bl	800b460 <finite>
 800b40c:	b178      	cbz	r0, 800b42e <pow+0x9e>
 800b40e:	4632      	mov	r2, r6
 800b410:	463b      	mov	r3, r7
 800b412:	4630      	mov	r0, r6
 800b414:	4639      	mov	r1, r7
 800b416:	f7f5 faf9 	bl	8000a0c <__aeabi_dcmpun>
 800b41a:	2800      	cmp	r0, #0
 800b41c:	d0e4      	beq.n	800b3e8 <pow+0x58>
 800b41e:	f7ff fb31 	bl	800aa84 <__errno>
 800b422:	2321      	movs	r3, #33	@ 0x21
 800b424:	6003      	str	r3, [r0, #0]
 800b426:	4630      	mov	r0, r6
 800b428:	4639      	mov	r1, r7
 800b42a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b42e:	2200      	movs	r2, #0
 800b430:	2300      	movs	r3, #0
 800b432:	4630      	mov	r0, r6
 800b434:	4639      	mov	r1, r7
 800b436:	f7f5 fab7 	bl	80009a8 <__aeabi_dcmpeq>
 800b43a:	2800      	cmp	r0, #0
 800b43c:	d0f3      	beq.n	800b426 <pow+0x96>
 800b43e:	4640      	mov	r0, r8
 800b440:	4649      	mov	r1, r9
 800b442:	f000 f80d 	bl	800b460 <finite>
 800b446:	2800      	cmp	r0, #0
 800b448:	d0ed      	beq.n	800b426 <pow+0x96>
 800b44a:	4620      	mov	r0, r4
 800b44c:	4629      	mov	r1, r5
 800b44e:	f000 f807 	bl	800b460 <finite>
 800b452:	e7c8      	b.n	800b3e6 <pow+0x56>
 800b454:	2600      	movs	r6, #0
 800b456:	4f01      	ldr	r7, [pc, #4]	@ (800b45c <pow+0xcc>)
 800b458:	e7e5      	b.n	800b426 <pow+0x96>
 800b45a:	bf00      	nop
 800b45c:	3ff00000 	.word	0x3ff00000

0800b460 <finite>:
 800b460:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 800b464:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800b468:	0fc0      	lsrs	r0, r0, #31
 800b46a:	4770      	bx	lr
 800b46c:	0000      	movs	r0, r0
	...

0800b470 <__ieee754_pow>:
 800b470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b474:	b091      	sub	sp, #68	@ 0x44
 800b476:	e9cd 2300 	strd	r2, r3, [sp]
 800b47a:	468b      	mov	fp, r1
 800b47c:	e9dd 1800 	ldrd	r1, r8, [sp]
 800b480:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 800b484:	4682      	mov	sl, r0
 800b486:	ea57 0001 	orrs.w	r0, r7, r1
 800b48a:	d112      	bne.n	800b4b2 <__ieee754_pow+0x42>
 800b48c:	4653      	mov	r3, sl
 800b48e:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 800b492:	18db      	adds	r3, r3, r3
 800b494:	4152      	adcs	r2, r2
 800b496:	4298      	cmp	r0, r3
 800b498:	4b93      	ldr	r3, [pc, #588]	@ (800b6e8 <__ieee754_pow+0x278>)
 800b49a:	4193      	sbcs	r3, r2
 800b49c:	f080 84cd 	bcs.w	800be3a <__ieee754_pow+0x9ca>
 800b4a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4a4:	4650      	mov	r0, sl
 800b4a6:	4659      	mov	r1, fp
 800b4a8:	f7f4 fe60 	bl	800016c <__adddf3>
 800b4ac:	b011      	add	sp, #68	@ 0x44
 800b4ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4b2:	4b8e      	ldr	r3, [pc, #568]	@ (800b6ec <__ieee754_pow+0x27c>)
 800b4b4:	f02b 4500 	bic.w	r5, fp, #2147483648	@ 0x80000000
 800b4b8:	429d      	cmp	r5, r3
 800b4ba:	465e      	mov	r6, fp
 800b4bc:	46d1      	mov	r9, sl
 800b4be:	d80b      	bhi.n	800b4d8 <__ieee754_pow+0x68>
 800b4c0:	d105      	bne.n	800b4ce <__ieee754_pow+0x5e>
 800b4c2:	f1ba 0f00 	cmp.w	sl, #0
 800b4c6:	d1eb      	bne.n	800b4a0 <__ieee754_pow+0x30>
 800b4c8:	42af      	cmp	r7, r5
 800b4ca:	d8e9      	bhi.n	800b4a0 <__ieee754_pow+0x30>
 800b4cc:	e001      	b.n	800b4d2 <__ieee754_pow+0x62>
 800b4ce:	429f      	cmp	r7, r3
 800b4d0:	d802      	bhi.n	800b4d8 <__ieee754_pow+0x68>
 800b4d2:	429f      	cmp	r7, r3
 800b4d4:	d10f      	bne.n	800b4f6 <__ieee754_pow+0x86>
 800b4d6:	b171      	cbz	r1, 800b4f6 <__ieee754_pow+0x86>
 800b4d8:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800b4dc:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800b4e0:	ea56 0609 	orrs.w	r6, r6, r9
 800b4e4:	d1dc      	bne.n	800b4a0 <__ieee754_pow+0x30>
 800b4e6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b4ea:	18db      	adds	r3, r3, r3
 800b4ec:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800b4f0:	4152      	adcs	r2, r2
 800b4f2:	429e      	cmp	r6, r3
 800b4f4:	e7d0      	b.n	800b498 <__ieee754_pow+0x28>
 800b4f6:	2e00      	cmp	r6, #0
 800b4f8:	462b      	mov	r3, r5
 800b4fa:	da42      	bge.n	800b582 <__ieee754_pow+0x112>
 800b4fc:	4a7c      	ldr	r2, [pc, #496]	@ (800b6f0 <__ieee754_pow+0x280>)
 800b4fe:	4297      	cmp	r7, r2
 800b500:	d856      	bhi.n	800b5b0 <__ieee754_pow+0x140>
 800b502:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800b506:	4297      	cmp	r7, r2
 800b508:	f240 84a6 	bls.w	800be58 <__ieee754_pow+0x9e8>
 800b50c:	153a      	asrs	r2, r7, #20
 800b50e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800b512:	2a14      	cmp	r2, #20
 800b514:	dd18      	ble.n	800b548 <__ieee754_pow+0xd8>
 800b516:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800b51a:	fa21 f402 	lsr.w	r4, r1, r2
 800b51e:	fa04 f202 	lsl.w	r2, r4, r2
 800b522:	428a      	cmp	r2, r1
 800b524:	f040 8498 	bne.w	800be58 <__ieee754_pow+0x9e8>
 800b528:	f004 0401 	and.w	r4, r4, #1
 800b52c:	f1c4 0402 	rsb	r4, r4, #2
 800b530:	2900      	cmp	r1, #0
 800b532:	d159      	bne.n	800b5e8 <__ieee754_pow+0x178>
 800b534:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 800b538:	d149      	bne.n	800b5ce <__ieee754_pow+0x15e>
 800b53a:	4652      	mov	r2, sl
 800b53c:	465b      	mov	r3, fp
 800b53e:	4650      	mov	r0, sl
 800b540:	4659      	mov	r1, fp
 800b542:	f7f4 ffc9 	bl	80004d8 <__aeabi_dmul>
 800b546:	e7b1      	b.n	800b4ac <__ieee754_pow+0x3c>
 800b548:	2900      	cmp	r1, #0
 800b54a:	d14c      	bne.n	800b5e6 <__ieee754_pow+0x176>
 800b54c:	f1c2 0214 	rsb	r2, r2, #20
 800b550:	fa47 f402 	asr.w	r4, r7, r2
 800b554:	fa04 f202 	lsl.w	r2, r4, r2
 800b558:	42ba      	cmp	r2, r7
 800b55a:	f040 847a 	bne.w	800be52 <__ieee754_pow+0x9e2>
 800b55e:	f004 0401 	and.w	r4, r4, #1
 800b562:	f1c4 0402 	rsb	r4, r4, #2
 800b566:	4a63      	ldr	r2, [pc, #396]	@ (800b6f4 <__ieee754_pow+0x284>)
 800b568:	4297      	cmp	r7, r2
 800b56a:	d1e3      	bne.n	800b534 <__ieee754_pow+0xc4>
 800b56c:	f1b8 0f00 	cmp.w	r8, #0
 800b570:	f280 846b 	bge.w	800be4a <__ieee754_pow+0x9da>
 800b574:	4652      	mov	r2, sl
 800b576:	465b      	mov	r3, fp
 800b578:	2000      	movs	r0, #0
 800b57a:	495e      	ldr	r1, [pc, #376]	@ (800b6f4 <__ieee754_pow+0x284>)
 800b57c:	f7f5 f8d6 	bl	800072c <__aeabi_ddiv>
 800b580:	e794      	b.n	800b4ac <__ieee754_pow+0x3c>
 800b582:	2400      	movs	r4, #0
 800b584:	bb81      	cbnz	r1, 800b5e8 <__ieee754_pow+0x178>
 800b586:	4a59      	ldr	r2, [pc, #356]	@ (800b6ec <__ieee754_pow+0x27c>)
 800b588:	4297      	cmp	r7, r2
 800b58a:	d1ec      	bne.n	800b566 <__ieee754_pow+0xf6>
 800b58c:	f105 4340 	add.w	r3, r5, #3221225472	@ 0xc0000000
 800b590:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 800b594:	ea53 0309 	orrs.w	r3, r3, r9
 800b598:	f000 844f 	beq.w	800be3a <__ieee754_pow+0x9ca>
 800b59c:	4b56      	ldr	r3, [pc, #344]	@ (800b6f8 <__ieee754_pow+0x288>)
 800b59e:	429d      	cmp	r5, r3
 800b5a0:	d908      	bls.n	800b5b4 <__ieee754_pow+0x144>
 800b5a2:	f1b8 0f00 	cmp.w	r8, #0
 800b5a6:	f280 844c 	bge.w	800be42 <__ieee754_pow+0x9d2>
 800b5aa:	2000      	movs	r0, #0
 800b5ac:	2100      	movs	r1, #0
 800b5ae:	e77d      	b.n	800b4ac <__ieee754_pow+0x3c>
 800b5b0:	2402      	movs	r4, #2
 800b5b2:	e7e7      	b.n	800b584 <__ieee754_pow+0x114>
 800b5b4:	f1b8 0f00 	cmp.w	r8, #0
 800b5b8:	f04f 0000 	mov.w	r0, #0
 800b5bc:	f04f 0100 	mov.w	r1, #0
 800b5c0:	f6bf af74 	bge.w	800b4ac <__ieee754_pow+0x3c>
 800b5c4:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b5c8:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b5cc:	e76e      	b.n	800b4ac <__ieee754_pow+0x3c>
 800b5ce:	4a4b      	ldr	r2, [pc, #300]	@ (800b6fc <__ieee754_pow+0x28c>)
 800b5d0:	4590      	cmp	r8, r2
 800b5d2:	d109      	bne.n	800b5e8 <__ieee754_pow+0x178>
 800b5d4:	2e00      	cmp	r6, #0
 800b5d6:	db07      	blt.n	800b5e8 <__ieee754_pow+0x178>
 800b5d8:	4650      	mov	r0, sl
 800b5da:	4659      	mov	r1, fp
 800b5dc:	b011      	add	sp, #68	@ 0x44
 800b5de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5e2:	f000 bd0f 	b.w	800c004 <__ieee754_sqrt>
 800b5e6:	2400      	movs	r4, #0
 800b5e8:	4650      	mov	r0, sl
 800b5ea:	4659      	mov	r1, fp
 800b5ec:	9302      	str	r3, [sp, #8]
 800b5ee:	f000 fc69 	bl	800bec4 <fabs>
 800b5f2:	9b02      	ldr	r3, [sp, #8]
 800b5f4:	f1b9 0f00 	cmp.w	r9, #0
 800b5f8:	d127      	bne.n	800b64a <__ieee754_pow+0x1da>
 800b5fa:	4a3e      	ldr	r2, [pc, #248]	@ (800b6f4 <__ieee754_pow+0x284>)
 800b5fc:	f026 4c40 	bic.w	ip, r6, #3221225472	@ 0xc0000000
 800b600:	4594      	cmp	ip, r2
 800b602:	d000      	beq.n	800b606 <__ieee754_pow+0x196>
 800b604:	bb0d      	cbnz	r5, 800b64a <__ieee754_pow+0x1da>
 800b606:	f1b8 0f00 	cmp.w	r8, #0
 800b60a:	da05      	bge.n	800b618 <__ieee754_pow+0x1a8>
 800b60c:	4602      	mov	r2, r0
 800b60e:	460b      	mov	r3, r1
 800b610:	2000      	movs	r0, #0
 800b612:	4938      	ldr	r1, [pc, #224]	@ (800b6f4 <__ieee754_pow+0x284>)
 800b614:	f7f5 f88a 	bl	800072c <__aeabi_ddiv>
 800b618:	2e00      	cmp	r6, #0
 800b61a:	f6bf af47 	bge.w	800b4ac <__ieee754_pow+0x3c>
 800b61e:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800b622:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800b626:	4325      	orrs	r5, r4
 800b628:	d108      	bne.n	800b63c <__ieee754_pow+0x1cc>
 800b62a:	4602      	mov	r2, r0
 800b62c:	460b      	mov	r3, r1
 800b62e:	4610      	mov	r0, r2
 800b630:	4619      	mov	r1, r3
 800b632:	f7f4 fd99 	bl	8000168 <__aeabi_dsub>
 800b636:	4602      	mov	r2, r0
 800b638:	460b      	mov	r3, r1
 800b63a:	e79f      	b.n	800b57c <__ieee754_pow+0x10c>
 800b63c:	2c01      	cmp	r4, #1
 800b63e:	f47f af35 	bne.w	800b4ac <__ieee754_pow+0x3c>
 800b642:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b646:	4619      	mov	r1, r3
 800b648:	e730      	b.n	800b4ac <__ieee754_pow+0x3c>
 800b64a:	0ff2      	lsrs	r2, r6, #31
 800b64c:	3a01      	subs	r2, #1
 800b64e:	ea52 0c04 	orrs.w	ip, r2, r4
 800b652:	d102      	bne.n	800b65a <__ieee754_pow+0x1ea>
 800b654:	4652      	mov	r2, sl
 800b656:	465b      	mov	r3, fp
 800b658:	e7e9      	b.n	800b62e <__ieee754_pow+0x1be>
 800b65a:	f04f 0900 	mov.w	r9, #0
 800b65e:	3c01      	subs	r4, #1
 800b660:	4314      	orrs	r4, r2
 800b662:	bf14      	ite	ne
 800b664:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 800b6f4 <__ieee754_pow+0x284>
 800b668:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 800b700 <__ieee754_pow+0x290>
 800b66c:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 800b670:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 800b674:	f240 8104 	bls.w	800b880 <__ieee754_pow+0x410>
 800b678:	4b22      	ldr	r3, [pc, #136]	@ (800b704 <__ieee754_pow+0x294>)
 800b67a:	429f      	cmp	r7, r3
 800b67c:	4b1e      	ldr	r3, [pc, #120]	@ (800b6f8 <__ieee754_pow+0x288>)
 800b67e:	d913      	bls.n	800b6a8 <__ieee754_pow+0x238>
 800b680:	429d      	cmp	r5, r3
 800b682:	d808      	bhi.n	800b696 <__ieee754_pow+0x226>
 800b684:	f1b8 0f00 	cmp.w	r8, #0
 800b688:	da08      	bge.n	800b69c <__ieee754_pow+0x22c>
 800b68a:	2000      	movs	r0, #0
 800b68c:	b011      	add	sp, #68	@ 0x44
 800b68e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b692:	f000 bcb1 	b.w	800bff8 <__math_oflow>
 800b696:	f1b8 0f00 	cmp.w	r8, #0
 800b69a:	dcf6      	bgt.n	800b68a <__ieee754_pow+0x21a>
 800b69c:	2000      	movs	r0, #0
 800b69e:	b011      	add	sp, #68	@ 0x44
 800b6a0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6a4:	f000 bca3 	b.w	800bfee <__math_uflow>
 800b6a8:	429d      	cmp	r5, r3
 800b6aa:	d20c      	bcs.n	800b6c6 <__ieee754_pow+0x256>
 800b6ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	f7f5 f982 	bl	80009bc <__aeabi_dcmplt>
 800b6b8:	3800      	subs	r0, #0
 800b6ba:	bf18      	it	ne
 800b6bc:	2001      	movne	r0, #1
 800b6be:	f1b8 0f00 	cmp.w	r8, #0
 800b6c2:	daec      	bge.n	800b69e <__ieee754_pow+0x22e>
 800b6c4:	e7e2      	b.n	800b68c <__ieee754_pow+0x21c>
 800b6c6:	4b0b      	ldr	r3, [pc, #44]	@ (800b6f4 <__ieee754_pow+0x284>)
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	429d      	cmp	r5, r3
 800b6cc:	d91c      	bls.n	800b708 <__ieee754_pow+0x298>
 800b6ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	f7f5 f972 	bl	80009bc <__aeabi_dcmplt>
 800b6d8:	3800      	subs	r0, #0
 800b6da:	bf18      	it	ne
 800b6dc:	2001      	movne	r0, #1
 800b6de:	f1b8 0f00 	cmp.w	r8, #0
 800b6e2:	dcd3      	bgt.n	800b68c <__ieee754_pow+0x21c>
 800b6e4:	e7db      	b.n	800b69e <__ieee754_pow+0x22e>
 800b6e6:	bf00      	nop
 800b6e8:	fff00000 	.word	0xfff00000
 800b6ec:	7ff00000 	.word	0x7ff00000
 800b6f0:	433fffff 	.word	0x433fffff
 800b6f4:	3ff00000 	.word	0x3ff00000
 800b6f8:	3fefffff 	.word	0x3fefffff
 800b6fc:	3fe00000 	.word	0x3fe00000
 800b700:	bff00000 	.word	0xbff00000
 800b704:	43f00000 	.word	0x43f00000
 800b708:	4b59      	ldr	r3, [pc, #356]	@ (800b870 <__ieee754_pow+0x400>)
 800b70a:	f7f4 fd2d 	bl	8000168 <__aeabi_dsub>
 800b70e:	a350      	add	r3, pc, #320	@ (adr r3, 800b850 <__ieee754_pow+0x3e0>)
 800b710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b714:	4604      	mov	r4, r0
 800b716:	460d      	mov	r5, r1
 800b718:	f7f4 fede 	bl	80004d8 <__aeabi_dmul>
 800b71c:	a34e      	add	r3, pc, #312	@ (adr r3, 800b858 <__ieee754_pow+0x3e8>)
 800b71e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b722:	4606      	mov	r6, r0
 800b724:	460f      	mov	r7, r1
 800b726:	4620      	mov	r0, r4
 800b728:	4629      	mov	r1, r5
 800b72a:	f7f4 fed5 	bl	80004d8 <__aeabi_dmul>
 800b72e:	2200      	movs	r2, #0
 800b730:	4682      	mov	sl, r0
 800b732:	468b      	mov	fp, r1
 800b734:	4620      	mov	r0, r4
 800b736:	4629      	mov	r1, r5
 800b738:	4b4e      	ldr	r3, [pc, #312]	@ (800b874 <__ieee754_pow+0x404>)
 800b73a:	f7f4 fecd 	bl	80004d8 <__aeabi_dmul>
 800b73e:	4602      	mov	r2, r0
 800b740:	460b      	mov	r3, r1
 800b742:	a147      	add	r1, pc, #284	@ (adr r1, 800b860 <__ieee754_pow+0x3f0>)
 800b744:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b748:	f7f4 fd0e 	bl	8000168 <__aeabi_dsub>
 800b74c:	4622      	mov	r2, r4
 800b74e:	462b      	mov	r3, r5
 800b750:	f7f4 fec2 	bl	80004d8 <__aeabi_dmul>
 800b754:	4602      	mov	r2, r0
 800b756:	460b      	mov	r3, r1
 800b758:	2000      	movs	r0, #0
 800b75a:	4947      	ldr	r1, [pc, #284]	@ (800b878 <__ieee754_pow+0x408>)
 800b75c:	f7f4 fd04 	bl	8000168 <__aeabi_dsub>
 800b760:	4622      	mov	r2, r4
 800b762:	4680      	mov	r8, r0
 800b764:	4689      	mov	r9, r1
 800b766:	462b      	mov	r3, r5
 800b768:	4620      	mov	r0, r4
 800b76a:	4629      	mov	r1, r5
 800b76c:	f7f4 feb4 	bl	80004d8 <__aeabi_dmul>
 800b770:	4602      	mov	r2, r0
 800b772:	460b      	mov	r3, r1
 800b774:	4640      	mov	r0, r8
 800b776:	4649      	mov	r1, r9
 800b778:	f7f4 feae 	bl	80004d8 <__aeabi_dmul>
 800b77c:	a33a      	add	r3, pc, #232	@ (adr r3, 800b868 <__ieee754_pow+0x3f8>)
 800b77e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b782:	f7f4 fea9 	bl	80004d8 <__aeabi_dmul>
 800b786:	4602      	mov	r2, r0
 800b788:	460b      	mov	r3, r1
 800b78a:	4650      	mov	r0, sl
 800b78c:	4659      	mov	r1, fp
 800b78e:	f7f4 fceb 	bl	8000168 <__aeabi_dsub>
 800b792:	2400      	movs	r4, #0
 800b794:	4602      	mov	r2, r0
 800b796:	460b      	mov	r3, r1
 800b798:	4680      	mov	r8, r0
 800b79a:	4689      	mov	r9, r1
 800b79c:	4630      	mov	r0, r6
 800b79e:	4639      	mov	r1, r7
 800b7a0:	f7f4 fce4 	bl	800016c <__adddf3>
 800b7a4:	4632      	mov	r2, r6
 800b7a6:	463b      	mov	r3, r7
 800b7a8:	4620      	mov	r0, r4
 800b7aa:	460d      	mov	r5, r1
 800b7ac:	f7f4 fcdc 	bl	8000168 <__aeabi_dsub>
 800b7b0:	4602      	mov	r2, r0
 800b7b2:	460b      	mov	r3, r1
 800b7b4:	4640      	mov	r0, r8
 800b7b6:	4649      	mov	r1, r9
 800b7b8:	f7f4 fcd6 	bl	8000168 <__aeabi_dsub>
 800b7bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	9304      	str	r3, [sp, #16]
 800b7c8:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800b7cc:	4606      	mov	r6, r0
 800b7ce:	460f      	mov	r7, r1
 800b7d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b7d4:	465b      	mov	r3, fp
 800b7d6:	4652      	mov	r2, sl
 800b7d8:	f7f4 fcc6 	bl	8000168 <__aeabi_dsub>
 800b7dc:	4622      	mov	r2, r4
 800b7de:	462b      	mov	r3, r5
 800b7e0:	f7f4 fe7a 	bl	80004d8 <__aeabi_dmul>
 800b7e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7e8:	4680      	mov	r8, r0
 800b7ea:	4689      	mov	r9, r1
 800b7ec:	4630      	mov	r0, r6
 800b7ee:	4639      	mov	r1, r7
 800b7f0:	f7f4 fe72 	bl	80004d8 <__aeabi_dmul>
 800b7f4:	4602      	mov	r2, r0
 800b7f6:	460b      	mov	r3, r1
 800b7f8:	4640      	mov	r0, r8
 800b7fa:	4649      	mov	r1, r9
 800b7fc:	f7f4 fcb6 	bl	800016c <__adddf3>
 800b800:	465b      	mov	r3, fp
 800b802:	4606      	mov	r6, r0
 800b804:	460f      	mov	r7, r1
 800b806:	4652      	mov	r2, sl
 800b808:	4620      	mov	r0, r4
 800b80a:	4629      	mov	r1, r5
 800b80c:	f7f4 fe64 	bl	80004d8 <__aeabi_dmul>
 800b810:	460b      	mov	r3, r1
 800b812:	4602      	mov	r2, r0
 800b814:	4680      	mov	r8, r0
 800b816:	4689      	mov	r9, r1
 800b818:	4630      	mov	r0, r6
 800b81a:	4639      	mov	r1, r7
 800b81c:	f7f4 fca6 	bl	800016c <__adddf3>
 800b820:	4b16      	ldr	r3, [pc, #88]	@ (800b87c <__ieee754_pow+0x40c>)
 800b822:	4604      	mov	r4, r0
 800b824:	4299      	cmp	r1, r3
 800b826:	460d      	mov	r5, r1
 800b828:	468b      	mov	fp, r1
 800b82a:	f340 81fd 	ble.w	800bc28 <__ieee754_pow+0x7b8>
 800b82e:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800b832:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800b836:	4303      	orrs	r3, r0
 800b838:	f000 81dc 	beq.w	800bbf4 <__ieee754_pow+0x784>
 800b83c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b840:	2200      	movs	r2, #0
 800b842:	2300      	movs	r3, #0
 800b844:	f7f5 f8ba 	bl	80009bc <__aeabi_dcmplt>
 800b848:	3800      	subs	r0, #0
 800b84a:	bf18      	it	ne
 800b84c:	2001      	movne	r0, #1
 800b84e:	e71d      	b.n	800b68c <__ieee754_pow+0x21c>
 800b850:	60000000 	.word	0x60000000
 800b854:	3ff71547 	.word	0x3ff71547
 800b858:	f85ddf44 	.word	0xf85ddf44
 800b85c:	3e54ae0b 	.word	0x3e54ae0b
 800b860:	55555555 	.word	0x55555555
 800b864:	3fd55555 	.word	0x3fd55555
 800b868:	652b82fe 	.word	0x652b82fe
 800b86c:	3ff71547 	.word	0x3ff71547
 800b870:	3ff00000 	.word	0x3ff00000
 800b874:	3fd00000 	.word	0x3fd00000
 800b878:	3fe00000 	.word	0x3fe00000
 800b87c:	408fffff 	.word	0x408fffff
 800b880:	4ad3      	ldr	r2, [pc, #844]	@ (800bbd0 <__ieee754_pow+0x760>)
 800b882:	4032      	ands	r2, r6
 800b884:	2a00      	cmp	r2, #0
 800b886:	f040 817a 	bne.w	800bb7e <__ieee754_pow+0x70e>
 800b88a:	4bd2      	ldr	r3, [pc, #840]	@ (800bbd4 <__ieee754_pow+0x764>)
 800b88c:	2200      	movs	r2, #0
 800b88e:	f7f4 fe23 	bl	80004d8 <__aeabi_dmul>
 800b892:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 800b896:	460b      	mov	r3, r1
 800b898:	151a      	asrs	r2, r3, #20
 800b89a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800b89e:	4422      	add	r2, r4
 800b8a0:	920a      	str	r2, [sp, #40]	@ 0x28
 800b8a2:	4acd      	ldr	r2, [pc, #820]	@ (800bbd8 <__ieee754_pow+0x768>)
 800b8a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b8a8:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800b8ac:	4293      	cmp	r3, r2
 800b8ae:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b8b2:	dd08      	ble.n	800b8c6 <__ieee754_pow+0x456>
 800b8b4:	4ac9      	ldr	r2, [pc, #804]	@ (800bbdc <__ieee754_pow+0x76c>)
 800b8b6:	4293      	cmp	r3, r2
 800b8b8:	f340 8163 	ble.w	800bb82 <__ieee754_pow+0x712>
 800b8bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8be:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800b8c2:	3301      	adds	r3, #1
 800b8c4:	930a      	str	r3, [sp, #40]	@ 0x28
 800b8c6:	2600      	movs	r6, #0
 800b8c8:	00f3      	lsls	r3, r6, #3
 800b8ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b8cc:	4bc4      	ldr	r3, [pc, #784]	@ (800bbe0 <__ieee754_pow+0x770>)
 800b8ce:	4629      	mov	r1, r5
 800b8d0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b8d4:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b8d8:	461a      	mov	r2, r3
 800b8da:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800b8de:	4623      	mov	r3, r4
 800b8e0:	4682      	mov	sl, r0
 800b8e2:	f7f4 fc41 	bl	8000168 <__aeabi_dsub>
 800b8e6:	4652      	mov	r2, sl
 800b8e8:	462b      	mov	r3, r5
 800b8ea:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800b8ee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b8f2:	f7f4 fc3b 	bl	800016c <__adddf3>
 800b8f6:	4602      	mov	r2, r0
 800b8f8:	460b      	mov	r3, r1
 800b8fa:	2000      	movs	r0, #0
 800b8fc:	49b9      	ldr	r1, [pc, #740]	@ (800bbe4 <__ieee754_pow+0x774>)
 800b8fe:	f7f4 ff15 	bl	800072c <__aeabi_ddiv>
 800b902:	4602      	mov	r2, r0
 800b904:	460b      	mov	r3, r1
 800b906:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b90a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b90e:	f7f4 fde3 	bl	80004d8 <__aeabi_dmul>
 800b912:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b916:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800b91a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b91e:	2300      	movs	r3, #0
 800b920:	2200      	movs	r2, #0
 800b922:	46ab      	mov	fp, r5
 800b924:	106d      	asrs	r5, r5, #1
 800b926:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800b92a:	9304      	str	r3, [sp, #16]
 800b92c:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800b930:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800b934:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800b938:	4640      	mov	r0, r8
 800b93a:	4649      	mov	r1, r9
 800b93c:	4614      	mov	r4, r2
 800b93e:	461d      	mov	r5, r3
 800b940:	f7f4 fdca 	bl	80004d8 <__aeabi_dmul>
 800b944:	4602      	mov	r2, r0
 800b946:	460b      	mov	r3, r1
 800b948:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b94c:	f7f4 fc0c 	bl	8000168 <__aeabi_dsub>
 800b950:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b954:	4606      	mov	r6, r0
 800b956:	460f      	mov	r7, r1
 800b958:	4620      	mov	r0, r4
 800b95a:	4629      	mov	r1, r5
 800b95c:	f7f4 fc04 	bl	8000168 <__aeabi_dsub>
 800b960:	4602      	mov	r2, r0
 800b962:	460b      	mov	r3, r1
 800b964:	4650      	mov	r0, sl
 800b966:	4659      	mov	r1, fp
 800b968:	f7f4 fbfe 	bl	8000168 <__aeabi_dsub>
 800b96c:	4642      	mov	r2, r8
 800b96e:	464b      	mov	r3, r9
 800b970:	f7f4 fdb2 	bl	80004d8 <__aeabi_dmul>
 800b974:	4602      	mov	r2, r0
 800b976:	460b      	mov	r3, r1
 800b978:	4630      	mov	r0, r6
 800b97a:	4639      	mov	r1, r7
 800b97c:	f7f4 fbf4 	bl	8000168 <__aeabi_dsub>
 800b980:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b984:	f7f4 fda8 	bl	80004d8 <__aeabi_dmul>
 800b988:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b98c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b990:	4610      	mov	r0, r2
 800b992:	4619      	mov	r1, r3
 800b994:	f7f4 fda0 	bl	80004d8 <__aeabi_dmul>
 800b998:	a37b      	add	r3, pc, #492	@ (adr r3, 800bb88 <__ieee754_pow+0x718>)
 800b99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b99e:	4604      	mov	r4, r0
 800b9a0:	460d      	mov	r5, r1
 800b9a2:	f7f4 fd99 	bl	80004d8 <__aeabi_dmul>
 800b9a6:	a37a      	add	r3, pc, #488	@ (adr r3, 800bb90 <__ieee754_pow+0x720>)
 800b9a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ac:	f7f4 fbde 	bl	800016c <__adddf3>
 800b9b0:	4622      	mov	r2, r4
 800b9b2:	462b      	mov	r3, r5
 800b9b4:	f7f4 fd90 	bl	80004d8 <__aeabi_dmul>
 800b9b8:	a377      	add	r3, pc, #476	@ (adr r3, 800bb98 <__ieee754_pow+0x728>)
 800b9ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9be:	f7f4 fbd5 	bl	800016c <__adddf3>
 800b9c2:	4622      	mov	r2, r4
 800b9c4:	462b      	mov	r3, r5
 800b9c6:	f7f4 fd87 	bl	80004d8 <__aeabi_dmul>
 800b9ca:	a375      	add	r3, pc, #468	@ (adr r3, 800bba0 <__ieee754_pow+0x730>)
 800b9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d0:	f7f4 fbcc 	bl	800016c <__adddf3>
 800b9d4:	4622      	mov	r2, r4
 800b9d6:	462b      	mov	r3, r5
 800b9d8:	f7f4 fd7e 	bl	80004d8 <__aeabi_dmul>
 800b9dc:	a372      	add	r3, pc, #456	@ (adr r3, 800bba8 <__ieee754_pow+0x738>)
 800b9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e2:	f7f4 fbc3 	bl	800016c <__adddf3>
 800b9e6:	4622      	mov	r2, r4
 800b9e8:	462b      	mov	r3, r5
 800b9ea:	f7f4 fd75 	bl	80004d8 <__aeabi_dmul>
 800b9ee:	a370      	add	r3, pc, #448	@ (adr r3, 800bbb0 <__ieee754_pow+0x740>)
 800b9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9f4:	f7f4 fbba 	bl	800016c <__adddf3>
 800b9f8:	4622      	mov	r2, r4
 800b9fa:	4606      	mov	r6, r0
 800b9fc:	460f      	mov	r7, r1
 800b9fe:	462b      	mov	r3, r5
 800ba00:	4620      	mov	r0, r4
 800ba02:	4629      	mov	r1, r5
 800ba04:	f7f4 fd68 	bl	80004d8 <__aeabi_dmul>
 800ba08:	4602      	mov	r2, r0
 800ba0a:	460b      	mov	r3, r1
 800ba0c:	4630      	mov	r0, r6
 800ba0e:	4639      	mov	r1, r7
 800ba10:	f7f4 fd62 	bl	80004d8 <__aeabi_dmul>
 800ba14:	4604      	mov	r4, r0
 800ba16:	460d      	mov	r5, r1
 800ba18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ba1c:	4642      	mov	r2, r8
 800ba1e:	464b      	mov	r3, r9
 800ba20:	f7f4 fba4 	bl	800016c <__adddf3>
 800ba24:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ba28:	f7f4 fd56 	bl	80004d8 <__aeabi_dmul>
 800ba2c:	4622      	mov	r2, r4
 800ba2e:	462b      	mov	r3, r5
 800ba30:	f7f4 fb9c 	bl	800016c <__adddf3>
 800ba34:	4642      	mov	r2, r8
 800ba36:	4682      	mov	sl, r0
 800ba38:	468b      	mov	fp, r1
 800ba3a:	464b      	mov	r3, r9
 800ba3c:	4640      	mov	r0, r8
 800ba3e:	4649      	mov	r1, r9
 800ba40:	f7f4 fd4a 	bl	80004d8 <__aeabi_dmul>
 800ba44:	2200      	movs	r2, #0
 800ba46:	4b68      	ldr	r3, [pc, #416]	@ (800bbe8 <__ieee754_pow+0x778>)
 800ba48:	4606      	mov	r6, r0
 800ba4a:	460f      	mov	r7, r1
 800ba4c:	f7f4 fb8e 	bl	800016c <__adddf3>
 800ba50:	4652      	mov	r2, sl
 800ba52:	465b      	mov	r3, fp
 800ba54:	f7f4 fb8a 	bl	800016c <__adddf3>
 800ba58:	2400      	movs	r4, #0
 800ba5a:	460d      	mov	r5, r1
 800ba5c:	4622      	mov	r2, r4
 800ba5e:	460b      	mov	r3, r1
 800ba60:	4640      	mov	r0, r8
 800ba62:	4649      	mov	r1, r9
 800ba64:	f7f4 fd38 	bl	80004d8 <__aeabi_dmul>
 800ba68:	2200      	movs	r2, #0
 800ba6a:	4680      	mov	r8, r0
 800ba6c:	4689      	mov	r9, r1
 800ba6e:	4620      	mov	r0, r4
 800ba70:	4629      	mov	r1, r5
 800ba72:	4b5d      	ldr	r3, [pc, #372]	@ (800bbe8 <__ieee754_pow+0x778>)
 800ba74:	f7f4 fb78 	bl	8000168 <__aeabi_dsub>
 800ba78:	4632      	mov	r2, r6
 800ba7a:	463b      	mov	r3, r7
 800ba7c:	f7f4 fb74 	bl	8000168 <__aeabi_dsub>
 800ba80:	4602      	mov	r2, r0
 800ba82:	460b      	mov	r3, r1
 800ba84:	4650      	mov	r0, sl
 800ba86:	4659      	mov	r1, fp
 800ba88:	f7f4 fb6e 	bl	8000168 <__aeabi_dsub>
 800ba8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ba90:	f7f4 fd22 	bl	80004d8 <__aeabi_dmul>
 800ba94:	4622      	mov	r2, r4
 800ba96:	4606      	mov	r6, r0
 800ba98:	460f      	mov	r7, r1
 800ba9a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ba9e:	462b      	mov	r3, r5
 800baa0:	f7f4 fd1a 	bl	80004d8 <__aeabi_dmul>
 800baa4:	4602      	mov	r2, r0
 800baa6:	460b      	mov	r3, r1
 800baa8:	4630      	mov	r0, r6
 800baaa:	4639      	mov	r1, r7
 800baac:	f7f4 fb5e 	bl	800016c <__adddf3>
 800bab0:	2400      	movs	r4, #0
 800bab2:	4606      	mov	r6, r0
 800bab4:	460f      	mov	r7, r1
 800bab6:	4602      	mov	r2, r0
 800bab8:	460b      	mov	r3, r1
 800baba:	4640      	mov	r0, r8
 800babc:	4649      	mov	r1, r9
 800babe:	f7f4 fb55 	bl	800016c <__adddf3>
 800bac2:	a33d      	add	r3, pc, #244	@ (adr r3, 800bbb8 <__ieee754_pow+0x748>)
 800bac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac8:	4620      	mov	r0, r4
 800baca:	460d      	mov	r5, r1
 800bacc:	f7f4 fd04 	bl	80004d8 <__aeabi_dmul>
 800bad0:	4642      	mov	r2, r8
 800bad2:	464b      	mov	r3, r9
 800bad4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bad8:	4620      	mov	r0, r4
 800bada:	4629      	mov	r1, r5
 800badc:	f7f4 fb44 	bl	8000168 <__aeabi_dsub>
 800bae0:	4602      	mov	r2, r0
 800bae2:	460b      	mov	r3, r1
 800bae4:	4630      	mov	r0, r6
 800bae6:	4639      	mov	r1, r7
 800bae8:	f7f4 fb3e 	bl	8000168 <__aeabi_dsub>
 800baec:	a334      	add	r3, pc, #208	@ (adr r3, 800bbc0 <__ieee754_pow+0x750>)
 800baee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baf2:	f7f4 fcf1 	bl	80004d8 <__aeabi_dmul>
 800baf6:	a334      	add	r3, pc, #208	@ (adr r3, 800bbc8 <__ieee754_pow+0x758>)
 800baf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bafc:	4606      	mov	r6, r0
 800bafe:	460f      	mov	r7, r1
 800bb00:	4620      	mov	r0, r4
 800bb02:	4629      	mov	r1, r5
 800bb04:	f7f4 fce8 	bl	80004d8 <__aeabi_dmul>
 800bb08:	4602      	mov	r2, r0
 800bb0a:	460b      	mov	r3, r1
 800bb0c:	4630      	mov	r0, r6
 800bb0e:	4639      	mov	r1, r7
 800bb10:	f7f4 fb2c 	bl	800016c <__adddf3>
 800bb14:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bb16:	4b35      	ldr	r3, [pc, #212]	@ (800bbec <__ieee754_pow+0x77c>)
 800bb18:	2400      	movs	r4, #0
 800bb1a:	4413      	add	r3, r2
 800bb1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb20:	f7f4 fb24 	bl	800016c <__adddf3>
 800bb24:	4682      	mov	sl, r0
 800bb26:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bb28:	468b      	mov	fp, r1
 800bb2a:	f7f4 fc6b 	bl	8000404 <__aeabi_i2d>
 800bb2e:	4606      	mov	r6, r0
 800bb30:	460f      	mov	r7, r1
 800bb32:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bb34:	4b2e      	ldr	r3, [pc, #184]	@ (800bbf0 <__ieee754_pow+0x780>)
 800bb36:	4413      	add	r3, r2
 800bb38:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bb3c:	4652      	mov	r2, sl
 800bb3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bb42:	465b      	mov	r3, fp
 800bb44:	f7f4 fb12 	bl	800016c <__adddf3>
 800bb48:	4642      	mov	r2, r8
 800bb4a:	464b      	mov	r3, r9
 800bb4c:	f7f4 fb0e 	bl	800016c <__adddf3>
 800bb50:	4632      	mov	r2, r6
 800bb52:	463b      	mov	r3, r7
 800bb54:	f7f4 fb0a 	bl	800016c <__adddf3>
 800bb58:	4632      	mov	r2, r6
 800bb5a:	463b      	mov	r3, r7
 800bb5c:	4620      	mov	r0, r4
 800bb5e:	460d      	mov	r5, r1
 800bb60:	f7f4 fb02 	bl	8000168 <__aeabi_dsub>
 800bb64:	4642      	mov	r2, r8
 800bb66:	464b      	mov	r3, r9
 800bb68:	f7f4 fafe 	bl	8000168 <__aeabi_dsub>
 800bb6c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bb70:	f7f4 fafa 	bl	8000168 <__aeabi_dsub>
 800bb74:	4602      	mov	r2, r0
 800bb76:	460b      	mov	r3, r1
 800bb78:	4650      	mov	r0, sl
 800bb7a:	4659      	mov	r1, fp
 800bb7c:	e61c      	b.n	800b7b8 <__ieee754_pow+0x348>
 800bb7e:	2400      	movs	r4, #0
 800bb80:	e68a      	b.n	800b898 <__ieee754_pow+0x428>
 800bb82:	2601      	movs	r6, #1
 800bb84:	e6a0      	b.n	800b8c8 <__ieee754_pow+0x458>
 800bb86:	bf00      	nop
 800bb88:	4a454eef 	.word	0x4a454eef
 800bb8c:	3fca7e28 	.word	0x3fca7e28
 800bb90:	93c9db65 	.word	0x93c9db65
 800bb94:	3fcd864a 	.word	0x3fcd864a
 800bb98:	a91d4101 	.word	0xa91d4101
 800bb9c:	3fd17460 	.word	0x3fd17460
 800bba0:	518f264d 	.word	0x518f264d
 800bba4:	3fd55555 	.word	0x3fd55555
 800bba8:	db6fabff 	.word	0xdb6fabff
 800bbac:	3fdb6db6 	.word	0x3fdb6db6
 800bbb0:	33333303 	.word	0x33333303
 800bbb4:	3fe33333 	.word	0x3fe33333
 800bbb8:	e0000000 	.word	0xe0000000
 800bbbc:	3feec709 	.word	0x3feec709
 800bbc0:	dc3a03fd 	.word	0xdc3a03fd
 800bbc4:	3feec709 	.word	0x3feec709
 800bbc8:	145b01f5 	.word	0x145b01f5
 800bbcc:	be3e2fe0 	.word	0xbe3e2fe0
 800bbd0:	7ff00000 	.word	0x7ff00000
 800bbd4:	43400000 	.word	0x43400000
 800bbd8:	0003988e 	.word	0x0003988e
 800bbdc:	000bb679 	.word	0x000bb679
 800bbe0:	0800d910 	.word	0x0800d910
 800bbe4:	3ff00000 	.word	0x3ff00000
 800bbe8:	40080000 	.word	0x40080000
 800bbec:	0800d8f0 	.word	0x0800d8f0
 800bbf0:	0800d900 	.word	0x0800d900
 800bbf4:	a39a      	add	r3, pc, #616	@ (adr r3, 800be60 <__ieee754_pow+0x9f0>)
 800bbf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbfa:	4630      	mov	r0, r6
 800bbfc:	4639      	mov	r1, r7
 800bbfe:	f7f4 fab5 	bl	800016c <__adddf3>
 800bc02:	4642      	mov	r2, r8
 800bc04:	e9cd 0100 	strd	r0, r1, [sp]
 800bc08:	464b      	mov	r3, r9
 800bc0a:	4620      	mov	r0, r4
 800bc0c:	4629      	mov	r1, r5
 800bc0e:	f7f4 faab 	bl	8000168 <__aeabi_dsub>
 800bc12:	4602      	mov	r2, r0
 800bc14:	460b      	mov	r3, r1
 800bc16:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bc1a:	f7f4 feed 	bl	80009f8 <__aeabi_dcmpgt>
 800bc1e:	2800      	cmp	r0, #0
 800bc20:	f47f ae0c 	bne.w	800b83c <__ieee754_pow+0x3cc>
 800bc24:	4ba0      	ldr	r3, [pc, #640]	@ (800bea8 <__ieee754_pow+0xa38>)
 800bc26:	e022      	b.n	800bc6e <__ieee754_pow+0x7fe>
 800bc28:	4ca0      	ldr	r4, [pc, #640]	@ (800beac <__ieee754_pow+0xa3c>)
 800bc2a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bc2e:	42a3      	cmp	r3, r4
 800bc30:	d919      	bls.n	800bc66 <__ieee754_pow+0x7f6>
 800bc32:	4b9f      	ldr	r3, [pc, #636]	@ (800beb0 <__ieee754_pow+0xa40>)
 800bc34:	440b      	add	r3, r1
 800bc36:	4303      	orrs	r3, r0
 800bc38:	d009      	beq.n	800bc4e <__ieee754_pow+0x7de>
 800bc3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc3e:	2200      	movs	r2, #0
 800bc40:	2300      	movs	r3, #0
 800bc42:	f7f4 febb 	bl	80009bc <__aeabi_dcmplt>
 800bc46:	3800      	subs	r0, #0
 800bc48:	bf18      	it	ne
 800bc4a:	2001      	movne	r0, #1
 800bc4c:	e527      	b.n	800b69e <__ieee754_pow+0x22e>
 800bc4e:	4642      	mov	r2, r8
 800bc50:	464b      	mov	r3, r9
 800bc52:	f7f4 fa89 	bl	8000168 <__aeabi_dsub>
 800bc56:	4632      	mov	r2, r6
 800bc58:	463b      	mov	r3, r7
 800bc5a:	f7f4 fec3 	bl	80009e4 <__aeabi_dcmpge>
 800bc5e:	2800      	cmp	r0, #0
 800bc60:	d1eb      	bne.n	800bc3a <__ieee754_pow+0x7ca>
 800bc62:	4b94      	ldr	r3, [pc, #592]	@ (800beb4 <__ieee754_pow+0xa44>)
 800bc64:	e003      	b.n	800bc6e <__ieee754_pow+0x7fe>
 800bc66:	4a94      	ldr	r2, [pc, #592]	@ (800beb8 <__ieee754_pow+0xa48>)
 800bc68:	4293      	cmp	r3, r2
 800bc6a:	f240 80e1 	bls.w	800be30 <__ieee754_pow+0x9c0>
 800bc6e:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800bc72:	151b      	asrs	r3, r3, #20
 800bc74:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800bc78:	fa4a fa03 	asr.w	sl, sl, r3
 800bc7c:	44da      	add	sl, fp
 800bc7e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800bc82:	488e      	ldr	r0, [pc, #568]	@ (800bebc <__ieee754_pow+0xa4c>)
 800bc84:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800bc88:	4108      	asrs	r0, r1
 800bc8a:	ea00 030a 	and.w	r3, r0, sl
 800bc8e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800bc92:	f1c1 0114 	rsb	r1, r1, #20
 800bc96:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800bc9a:	4640      	mov	r0, r8
 800bc9c:	fa4a fa01 	asr.w	sl, sl, r1
 800bca0:	f1bb 0f00 	cmp.w	fp, #0
 800bca4:	4649      	mov	r1, r9
 800bca6:	f04f 0200 	mov.w	r2, #0
 800bcaa:	bfb8      	it	lt
 800bcac:	f1ca 0a00 	rsblt	sl, sl, #0
 800bcb0:	f7f4 fa5a 	bl	8000168 <__aeabi_dsub>
 800bcb4:	4680      	mov	r8, r0
 800bcb6:	4689      	mov	r9, r1
 800bcb8:	2400      	movs	r4, #0
 800bcba:	4632      	mov	r2, r6
 800bcbc:	463b      	mov	r3, r7
 800bcbe:	4640      	mov	r0, r8
 800bcc0:	4649      	mov	r1, r9
 800bcc2:	f7f4 fa53 	bl	800016c <__adddf3>
 800bcc6:	a368      	add	r3, pc, #416	@ (adr r3, 800be68 <__ieee754_pow+0x9f8>)
 800bcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bccc:	4620      	mov	r0, r4
 800bcce:	460d      	mov	r5, r1
 800bcd0:	f7f4 fc02 	bl	80004d8 <__aeabi_dmul>
 800bcd4:	4642      	mov	r2, r8
 800bcd6:	464b      	mov	r3, r9
 800bcd8:	e9cd 0100 	strd	r0, r1, [sp]
 800bcdc:	4620      	mov	r0, r4
 800bcde:	4629      	mov	r1, r5
 800bce0:	f7f4 fa42 	bl	8000168 <__aeabi_dsub>
 800bce4:	4602      	mov	r2, r0
 800bce6:	460b      	mov	r3, r1
 800bce8:	4630      	mov	r0, r6
 800bcea:	4639      	mov	r1, r7
 800bcec:	f7f4 fa3c 	bl	8000168 <__aeabi_dsub>
 800bcf0:	a35f      	add	r3, pc, #380	@ (adr r3, 800be70 <__ieee754_pow+0xa00>)
 800bcf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf6:	f7f4 fbef 	bl	80004d8 <__aeabi_dmul>
 800bcfa:	a35f      	add	r3, pc, #380	@ (adr r3, 800be78 <__ieee754_pow+0xa08>)
 800bcfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd00:	4680      	mov	r8, r0
 800bd02:	4689      	mov	r9, r1
 800bd04:	4620      	mov	r0, r4
 800bd06:	4629      	mov	r1, r5
 800bd08:	f7f4 fbe6 	bl	80004d8 <__aeabi_dmul>
 800bd0c:	4602      	mov	r2, r0
 800bd0e:	460b      	mov	r3, r1
 800bd10:	4640      	mov	r0, r8
 800bd12:	4649      	mov	r1, r9
 800bd14:	f7f4 fa2a 	bl	800016c <__adddf3>
 800bd18:	4604      	mov	r4, r0
 800bd1a:	460d      	mov	r5, r1
 800bd1c:	4602      	mov	r2, r0
 800bd1e:	460b      	mov	r3, r1
 800bd20:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd24:	f7f4 fa22 	bl	800016c <__adddf3>
 800bd28:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd2c:	4680      	mov	r8, r0
 800bd2e:	4689      	mov	r9, r1
 800bd30:	f7f4 fa1a 	bl	8000168 <__aeabi_dsub>
 800bd34:	4602      	mov	r2, r0
 800bd36:	460b      	mov	r3, r1
 800bd38:	4620      	mov	r0, r4
 800bd3a:	4629      	mov	r1, r5
 800bd3c:	f7f4 fa14 	bl	8000168 <__aeabi_dsub>
 800bd40:	4642      	mov	r2, r8
 800bd42:	4606      	mov	r6, r0
 800bd44:	460f      	mov	r7, r1
 800bd46:	464b      	mov	r3, r9
 800bd48:	4640      	mov	r0, r8
 800bd4a:	4649      	mov	r1, r9
 800bd4c:	f7f4 fbc4 	bl	80004d8 <__aeabi_dmul>
 800bd50:	a34b      	add	r3, pc, #300	@ (adr r3, 800be80 <__ieee754_pow+0xa10>)
 800bd52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd56:	4604      	mov	r4, r0
 800bd58:	460d      	mov	r5, r1
 800bd5a:	f7f4 fbbd 	bl	80004d8 <__aeabi_dmul>
 800bd5e:	a34a      	add	r3, pc, #296	@ (adr r3, 800be88 <__ieee754_pow+0xa18>)
 800bd60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd64:	f7f4 fa00 	bl	8000168 <__aeabi_dsub>
 800bd68:	4622      	mov	r2, r4
 800bd6a:	462b      	mov	r3, r5
 800bd6c:	f7f4 fbb4 	bl	80004d8 <__aeabi_dmul>
 800bd70:	a347      	add	r3, pc, #284	@ (adr r3, 800be90 <__ieee754_pow+0xa20>)
 800bd72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd76:	f7f4 f9f9 	bl	800016c <__adddf3>
 800bd7a:	4622      	mov	r2, r4
 800bd7c:	462b      	mov	r3, r5
 800bd7e:	f7f4 fbab 	bl	80004d8 <__aeabi_dmul>
 800bd82:	a345      	add	r3, pc, #276	@ (adr r3, 800be98 <__ieee754_pow+0xa28>)
 800bd84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd88:	f7f4 f9ee 	bl	8000168 <__aeabi_dsub>
 800bd8c:	4622      	mov	r2, r4
 800bd8e:	462b      	mov	r3, r5
 800bd90:	f7f4 fba2 	bl	80004d8 <__aeabi_dmul>
 800bd94:	a342      	add	r3, pc, #264	@ (adr r3, 800bea0 <__ieee754_pow+0xa30>)
 800bd96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd9a:	f7f4 f9e7 	bl	800016c <__adddf3>
 800bd9e:	4622      	mov	r2, r4
 800bda0:	462b      	mov	r3, r5
 800bda2:	f7f4 fb99 	bl	80004d8 <__aeabi_dmul>
 800bda6:	4602      	mov	r2, r0
 800bda8:	460b      	mov	r3, r1
 800bdaa:	4640      	mov	r0, r8
 800bdac:	4649      	mov	r1, r9
 800bdae:	f7f4 f9db 	bl	8000168 <__aeabi_dsub>
 800bdb2:	4604      	mov	r4, r0
 800bdb4:	460d      	mov	r5, r1
 800bdb6:	4602      	mov	r2, r0
 800bdb8:	460b      	mov	r3, r1
 800bdba:	4640      	mov	r0, r8
 800bdbc:	4649      	mov	r1, r9
 800bdbe:	f7f4 fb8b 	bl	80004d8 <__aeabi_dmul>
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	e9cd 0100 	strd	r0, r1, [sp]
 800bdc8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bdcc:	4620      	mov	r0, r4
 800bdce:	4629      	mov	r1, r5
 800bdd0:	f7f4 f9ca 	bl	8000168 <__aeabi_dsub>
 800bdd4:	4602      	mov	r2, r0
 800bdd6:	460b      	mov	r3, r1
 800bdd8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bddc:	f7f4 fca6 	bl	800072c <__aeabi_ddiv>
 800bde0:	4632      	mov	r2, r6
 800bde2:	4604      	mov	r4, r0
 800bde4:	460d      	mov	r5, r1
 800bde6:	463b      	mov	r3, r7
 800bde8:	4640      	mov	r0, r8
 800bdea:	4649      	mov	r1, r9
 800bdec:	f7f4 fb74 	bl	80004d8 <__aeabi_dmul>
 800bdf0:	4632      	mov	r2, r6
 800bdf2:	463b      	mov	r3, r7
 800bdf4:	f7f4 f9ba 	bl	800016c <__adddf3>
 800bdf8:	4602      	mov	r2, r0
 800bdfa:	460b      	mov	r3, r1
 800bdfc:	4620      	mov	r0, r4
 800bdfe:	4629      	mov	r1, r5
 800be00:	f7f4 f9b2 	bl	8000168 <__aeabi_dsub>
 800be04:	4642      	mov	r2, r8
 800be06:	464b      	mov	r3, r9
 800be08:	f7f4 f9ae 	bl	8000168 <__aeabi_dsub>
 800be0c:	4602      	mov	r2, r0
 800be0e:	460b      	mov	r3, r1
 800be10:	2000      	movs	r0, #0
 800be12:	492b      	ldr	r1, [pc, #172]	@ (800bec0 <__ieee754_pow+0xa50>)
 800be14:	f7f4 f9a8 	bl	8000168 <__aeabi_dsub>
 800be18:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800be1c:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 800be20:	da09      	bge.n	800be36 <__ieee754_pow+0x9c6>
 800be22:	4652      	mov	r2, sl
 800be24:	f000 f854 	bl	800bed0 <scalbn>
 800be28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800be2c:	f7ff bb89 	b.w	800b542 <__ieee754_pow+0xd2>
 800be30:	f8dd a010 	ldr.w	sl, [sp, #16]
 800be34:	e740      	b.n	800bcb8 <__ieee754_pow+0x848>
 800be36:	4621      	mov	r1, r4
 800be38:	e7f6      	b.n	800be28 <__ieee754_pow+0x9b8>
 800be3a:	2000      	movs	r0, #0
 800be3c:	4920      	ldr	r1, [pc, #128]	@ (800bec0 <__ieee754_pow+0xa50>)
 800be3e:	f7ff bb35 	b.w	800b4ac <__ieee754_pow+0x3c>
 800be42:	e9dd 0100 	ldrd	r0, r1, [sp]
 800be46:	f7ff bb31 	b.w	800b4ac <__ieee754_pow+0x3c>
 800be4a:	4650      	mov	r0, sl
 800be4c:	4659      	mov	r1, fp
 800be4e:	f7ff bb2d 	b.w	800b4ac <__ieee754_pow+0x3c>
 800be52:	460c      	mov	r4, r1
 800be54:	f7ff bb87 	b.w	800b566 <__ieee754_pow+0xf6>
 800be58:	2400      	movs	r4, #0
 800be5a:	f7ff bb69 	b.w	800b530 <__ieee754_pow+0xc0>
 800be5e:	bf00      	nop
 800be60:	652b82fe 	.word	0x652b82fe
 800be64:	3c971547 	.word	0x3c971547
 800be68:	00000000 	.word	0x00000000
 800be6c:	3fe62e43 	.word	0x3fe62e43
 800be70:	fefa39ef 	.word	0xfefa39ef
 800be74:	3fe62e42 	.word	0x3fe62e42
 800be78:	0ca86c39 	.word	0x0ca86c39
 800be7c:	be205c61 	.word	0xbe205c61
 800be80:	72bea4d0 	.word	0x72bea4d0
 800be84:	3e663769 	.word	0x3e663769
 800be88:	c5d26bf1 	.word	0xc5d26bf1
 800be8c:	3ebbbd41 	.word	0x3ebbbd41
 800be90:	af25de2c 	.word	0xaf25de2c
 800be94:	3f11566a 	.word	0x3f11566a
 800be98:	16bebd93 	.word	0x16bebd93
 800be9c:	3f66c16c 	.word	0x3f66c16c
 800bea0:	5555553e 	.word	0x5555553e
 800bea4:	3fc55555 	.word	0x3fc55555
 800bea8:	40900000 	.word	0x40900000
 800beac:	4090cbff 	.word	0x4090cbff
 800beb0:	3f6f3400 	.word	0x3f6f3400
 800beb4:	4090cc00 	.word	0x4090cc00
 800beb8:	3fe00000 	.word	0x3fe00000
 800bebc:	fff00000 	.word	0xfff00000
 800bec0:	3ff00000 	.word	0x3ff00000

0800bec4 <fabs>:
 800bec4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bec8:	4619      	mov	r1, r3
 800beca:	4770      	bx	lr
 800becc:	0000      	movs	r0, r0
	...

0800bed0 <scalbn>:
 800bed0:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800bed4:	4616      	mov	r6, r2
 800bed6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800beda:	4683      	mov	fp, r0
 800bedc:	468c      	mov	ip, r1
 800bede:	460b      	mov	r3, r1
 800bee0:	b982      	cbnz	r2, 800bf04 <scalbn+0x34>
 800bee2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bee6:	4303      	orrs	r3, r0
 800bee8:	d035      	beq.n	800bf56 <scalbn+0x86>
 800beea:	4b2d      	ldr	r3, [pc, #180]	@ (800bfa0 <scalbn+0xd0>)
 800beec:	2200      	movs	r2, #0
 800beee:	f7f4 faf3 	bl	80004d8 <__aeabi_dmul>
 800bef2:	4b2c      	ldr	r3, [pc, #176]	@ (800bfa4 <scalbn+0xd4>)
 800bef4:	4683      	mov	fp, r0
 800bef6:	429e      	cmp	r6, r3
 800bef8:	468c      	mov	ip, r1
 800befa:	da0d      	bge.n	800bf18 <scalbn+0x48>
 800befc:	a324      	add	r3, pc, #144	@ (adr r3, 800bf90 <scalbn+0xc0>)
 800befe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf02:	e019      	b.n	800bf38 <scalbn+0x68>
 800bf04:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 800bf08:	42ba      	cmp	r2, r7
 800bf0a:	d109      	bne.n	800bf20 <scalbn+0x50>
 800bf0c:	4602      	mov	r2, r0
 800bf0e:	f7f4 f92d 	bl	800016c <__adddf3>
 800bf12:	4683      	mov	fp, r0
 800bf14:	468c      	mov	ip, r1
 800bf16:	e01e      	b.n	800bf56 <scalbn+0x86>
 800bf18:	460b      	mov	r3, r1
 800bf1a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800bf1e:	3a36      	subs	r2, #54	@ 0x36
 800bf20:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800bf24:	428e      	cmp	r6, r1
 800bf26:	dd0a      	ble.n	800bf3e <scalbn+0x6e>
 800bf28:	a31b      	add	r3, pc, #108	@ (adr r3, 800bf98 <scalbn+0xc8>)
 800bf2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf2e:	4665      	mov	r5, ip
 800bf30:	f363 051e 	bfi	r5, r3, #0, #31
 800bf34:	4629      	mov	r1, r5
 800bf36:	481c      	ldr	r0, [pc, #112]	@ (800bfa8 <scalbn+0xd8>)
 800bf38:	f7f4 face 	bl	80004d8 <__aeabi_dmul>
 800bf3c:	e7e9      	b.n	800bf12 <scalbn+0x42>
 800bf3e:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800bf42:	4432      	add	r2, r6
 800bf44:	428a      	cmp	r2, r1
 800bf46:	dcef      	bgt.n	800bf28 <scalbn+0x58>
 800bf48:	2a00      	cmp	r2, #0
 800bf4a:	dd08      	ble.n	800bf5e <scalbn+0x8e>
 800bf4c:	f36f 531e 	bfc	r3, #20, #11
 800bf50:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bf54:	46ac      	mov	ip, r5
 800bf56:	4658      	mov	r0, fp
 800bf58:	4661      	mov	r1, ip
 800bf5a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800bf5e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800bf62:	da09      	bge.n	800bf78 <scalbn+0xa8>
 800bf64:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 800bf68:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 800bf6c:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 800bf70:	480e      	ldr	r0, [pc, #56]	@ (800bfac <scalbn+0xdc>)
 800bf72:	f041 011f 	orr.w	r1, r1, #31
 800bf76:	e7c1      	b.n	800befc <scalbn+0x2c>
 800bf78:	3236      	adds	r2, #54	@ 0x36
 800bf7a:	f36f 531e 	bfc	r3, #20, #11
 800bf7e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bf82:	4658      	mov	r0, fp
 800bf84:	4629      	mov	r1, r5
 800bf86:	2200      	movs	r2, #0
 800bf88:	4b09      	ldr	r3, [pc, #36]	@ (800bfb0 <scalbn+0xe0>)
 800bf8a:	e7d5      	b.n	800bf38 <scalbn+0x68>
 800bf8c:	f3af 8000 	nop.w
 800bf90:	c2f8f359 	.word	0xc2f8f359
 800bf94:	01a56e1f 	.word	0x01a56e1f
 800bf98:	8800759c 	.word	0x8800759c
 800bf9c:	7e37e43c 	.word	0x7e37e43c
 800bfa0:	43500000 	.word	0x43500000
 800bfa4:	ffff3cb0 	.word	0xffff3cb0
 800bfa8:	8800759c 	.word	0x8800759c
 800bfac:	c2f8f359 	.word	0xc2f8f359
 800bfb0:	3c900000 	.word	0x3c900000

0800bfb4 <with_errno>:
 800bfb4:	b570      	push	{r4, r5, r6, lr}
 800bfb6:	4604      	mov	r4, r0
 800bfb8:	460d      	mov	r5, r1
 800bfba:	4616      	mov	r6, r2
 800bfbc:	f7fe fd62 	bl	800aa84 <__errno>
 800bfc0:	4629      	mov	r1, r5
 800bfc2:	6006      	str	r6, [r0, #0]
 800bfc4:	4620      	mov	r0, r4
 800bfc6:	bd70      	pop	{r4, r5, r6, pc}

0800bfc8 <xflow>:
 800bfc8:	b513      	push	{r0, r1, r4, lr}
 800bfca:	4604      	mov	r4, r0
 800bfcc:	4619      	mov	r1, r3
 800bfce:	4610      	mov	r0, r2
 800bfd0:	b10c      	cbz	r4, 800bfd6 <xflow+0xe>
 800bfd2:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800bfd6:	e9cd 2300 	strd	r2, r3, [sp]
 800bfda:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bfde:	f7f4 fa7b 	bl	80004d8 <__aeabi_dmul>
 800bfe2:	2222      	movs	r2, #34	@ 0x22
 800bfe4:	b002      	add	sp, #8
 800bfe6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfea:	f7ff bfe3 	b.w	800bfb4 <with_errno>

0800bfee <__math_uflow>:
 800bfee:	2200      	movs	r2, #0
 800bff0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800bff4:	f7ff bfe8 	b.w	800bfc8 <xflow>

0800bff8 <__math_oflow>:
 800bff8:	2200      	movs	r2, #0
 800bffa:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800bffe:	f7ff bfe3 	b.w	800bfc8 <xflow>
	...

0800c004 <__ieee754_sqrt>:
 800c004:	4a65      	ldr	r2, [pc, #404]	@ (800c19c <__ieee754_sqrt+0x198>)
 800c006:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c00a:	438a      	bics	r2, r1
 800c00c:	4606      	mov	r6, r0
 800c00e:	460f      	mov	r7, r1
 800c010:	460b      	mov	r3, r1
 800c012:	4604      	mov	r4, r0
 800c014:	d10e      	bne.n	800c034 <__ieee754_sqrt+0x30>
 800c016:	4602      	mov	r2, r0
 800c018:	f7f4 fa5e 	bl	80004d8 <__aeabi_dmul>
 800c01c:	4602      	mov	r2, r0
 800c01e:	460b      	mov	r3, r1
 800c020:	4630      	mov	r0, r6
 800c022:	4639      	mov	r1, r7
 800c024:	f7f4 f8a2 	bl	800016c <__adddf3>
 800c028:	4606      	mov	r6, r0
 800c02a:	460f      	mov	r7, r1
 800c02c:	4630      	mov	r0, r6
 800c02e:	4639      	mov	r1, r7
 800c030:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c034:	2900      	cmp	r1, #0
 800c036:	dc0c      	bgt.n	800c052 <__ieee754_sqrt+0x4e>
 800c038:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800c03c:	4302      	orrs	r2, r0
 800c03e:	d0f5      	beq.n	800c02c <__ieee754_sqrt+0x28>
 800c040:	b189      	cbz	r1, 800c066 <__ieee754_sqrt+0x62>
 800c042:	4602      	mov	r2, r0
 800c044:	f7f4 f890 	bl	8000168 <__aeabi_dsub>
 800c048:	4602      	mov	r2, r0
 800c04a:	460b      	mov	r3, r1
 800c04c:	f7f4 fb6e 	bl	800072c <__aeabi_ddiv>
 800c050:	e7ea      	b.n	800c028 <__ieee754_sqrt+0x24>
 800c052:	150a      	asrs	r2, r1, #20
 800c054:	d115      	bne.n	800c082 <__ieee754_sqrt+0x7e>
 800c056:	2100      	movs	r1, #0
 800c058:	e009      	b.n	800c06e <__ieee754_sqrt+0x6a>
 800c05a:	0ae3      	lsrs	r3, r4, #11
 800c05c:	3a15      	subs	r2, #21
 800c05e:	0564      	lsls	r4, r4, #21
 800c060:	2b00      	cmp	r3, #0
 800c062:	d0fa      	beq.n	800c05a <__ieee754_sqrt+0x56>
 800c064:	e7f7      	b.n	800c056 <__ieee754_sqrt+0x52>
 800c066:	460a      	mov	r2, r1
 800c068:	e7fa      	b.n	800c060 <__ieee754_sqrt+0x5c>
 800c06a:	005b      	lsls	r3, r3, #1
 800c06c:	3101      	adds	r1, #1
 800c06e:	02d8      	lsls	r0, r3, #11
 800c070:	d5fb      	bpl.n	800c06a <__ieee754_sqrt+0x66>
 800c072:	1e48      	subs	r0, r1, #1
 800c074:	1a12      	subs	r2, r2, r0
 800c076:	f1c1 0020 	rsb	r0, r1, #32
 800c07a:	fa24 f000 	lsr.w	r0, r4, r0
 800c07e:	4303      	orrs	r3, r0
 800c080:	408c      	lsls	r4, r1
 800c082:	2700      	movs	r7, #0
 800c084:	f2a2 38ff 	subw	r8, r2, #1023	@ 0x3ff
 800c088:	2116      	movs	r1, #22
 800c08a:	07d2      	lsls	r2, r2, #31
 800c08c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800c090:	463a      	mov	r2, r7
 800c092:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c096:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c09a:	bf5c      	itt	pl
 800c09c:	005b      	lslpl	r3, r3, #1
 800c09e:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800c0a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c0a6:	bf58      	it	pl
 800c0a8:	0064      	lslpl	r4, r4, #1
 800c0aa:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800c0ae:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c0b2:	0064      	lsls	r4, r4, #1
 800c0b4:	1815      	adds	r5, r2, r0
 800c0b6:	429d      	cmp	r5, r3
 800c0b8:	bfde      	ittt	le
 800c0ba:	182a      	addle	r2, r5, r0
 800c0bc:	1b5b      	suble	r3, r3, r5
 800c0be:	183f      	addle	r7, r7, r0
 800c0c0:	0fe5      	lsrs	r5, r4, #31
 800c0c2:	3901      	subs	r1, #1
 800c0c4:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800c0c8:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800c0cc:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800c0d0:	d1f0      	bne.n	800c0b4 <__ieee754_sqrt+0xb0>
 800c0d2:	460d      	mov	r5, r1
 800c0d4:	2620      	movs	r6, #32
 800c0d6:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800c0da:	4293      	cmp	r3, r2
 800c0dc:	eb00 0c01 	add.w	ip, r0, r1
 800c0e0:	dc02      	bgt.n	800c0e8 <__ieee754_sqrt+0xe4>
 800c0e2:	d113      	bne.n	800c10c <__ieee754_sqrt+0x108>
 800c0e4:	45a4      	cmp	ip, r4
 800c0e6:	d811      	bhi.n	800c10c <__ieee754_sqrt+0x108>
 800c0e8:	f1bc 0f00 	cmp.w	ip, #0
 800c0ec:	eb0c 0100 	add.w	r1, ip, r0
 800c0f0:	da3e      	bge.n	800c170 <__ieee754_sqrt+0x16c>
 800c0f2:	2900      	cmp	r1, #0
 800c0f4:	db3c      	blt.n	800c170 <__ieee754_sqrt+0x16c>
 800c0f6:	f102 0e01 	add.w	lr, r2, #1
 800c0fa:	1a9b      	subs	r3, r3, r2
 800c0fc:	4672      	mov	r2, lr
 800c0fe:	45a4      	cmp	ip, r4
 800c100:	bf88      	it	hi
 800c102:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c106:	eba4 040c 	sub.w	r4, r4, ip
 800c10a:	4405      	add	r5, r0
 800c10c:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800c110:	3e01      	subs	r6, #1
 800c112:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800c116:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800c11a:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800c11e:	d1dc      	bne.n	800c0da <__ieee754_sqrt+0xd6>
 800c120:	431c      	orrs	r4, r3
 800c122:	d01a      	beq.n	800c15a <__ieee754_sqrt+0x156>
 800c124:	4c1e      	ldr	r4, [pc, #120]	@ (800c1a0 <__ieee754_sqrt+0x19c>)
 800c126:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 800c1a4 <__ieee754_sqrt+0x1a0>
 800c12a:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c12e:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c132:	f7f4 f819 	bl	8000168 <__aeabi_dsub>
 800c136:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800c13a:	4602      	mov	r2, r0
 800c13c:	460b      	mov	r3, r1
 800c13e:	4650      	mov	r0, sl
 800c140:	4659      	mov	r1, fp
 800c142:	f7f4 fc45 	bl	80009d0 <__aeabi_dcmple>
 800c146:	b140      	cbz	r0, 800c15a <__ieee754_sqrt+0x156>
 800c148:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c14c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c150:	f1b5 3fff 	cmp.w	r5, #4294967295
 800c154:	d10e      	bne.n	800c174 <__ieee754_sqrt+0x170>
 800c156:	4635      	mov	r5, r6
 800c158:	3701      	adds	r7, #1
 800c15a:	107b      	asrs	r3, r7, #1
 800c15c:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800c160:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800c164:	eb03 5108 	add.w	r1, r3, r8, lsl #20
 800c168:	086b      	lsrs	r3, r5, #1
 800c16a:	ea43 70c7 	orr.w	r0, r3, r7, lsl #31
 800c16e:	e75b      	b.n	800c028 <__ieee754_sqrt+0x24>
 800c170:	4696      	mov	lr, r2
 800c172:	e7c2      	b.n	800c0fa <__ieee754_sqrt+0xf6>
 800c174:	f7f3 fffa 	bl	800016c <__adddf3>
 800c178:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800c17c:	4602      	mov	r2, r0
 800c17e:	460b      	mov	r3, r1
 800c180:	4650      	mov	r0, sl
 800c182:	4659      	mov	r1, fp
 800c184:	f7f4 fc1a 	bl	80009bc <__aeabi_dcmplt>
 800c188:	b120      	cbz	r0, 800c194 <__ieee754_sqrt+0x190>
 800c18a:	1cab      	adds	r3, r5, #2
 800c18c:	bf08      	it	eq
 800c18e:	3701      	addeq	r7, #1
 800c190:	3502      	adds	r5, #2
 800c192:	e7e2      	b.n	800c15a <__ieee754_sqrt+0x156>
 800c194:	1c6b      	adds	r3, r5, #1
 800c196:	f023 0501 	bic.w	r5, r3, #1
 800c19a:	e7de      	b.n	800c15a <__ieee754_sqrt+0x156>
 800c19c:	7ff00000 	.word	0x7ff00000
 800c1a0:	0800d928 	.word	0x0800d928
 800c1a4:	0800d920 	.word	0x0800d920

0800c1a8 <_init>:
 800c1a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1aa:	bf00      	nop
 800c1ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1ae:	bc08      	pop	{r3}
 800c1b0:	469e      	mov	lr, r3
 800c1b2:	4770      	bx	lr

0800c1b4 <_fini>:
 800c1b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1b6:	bf00      	nop
 800c1b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1ba:	bc08      	pop	{r3}
 800c1bc:	469e      	mov	lr, r3
 800c1be:	4770      	bx	lr
