Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jul 22 21:30:12 2020
| Host         : l2study running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_mem_tester_timing_summary_routed.rpt -pb fpga_serial_mem_tester_timing_summary_routed.pb -rpx fpga_serial_mem_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_mem_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.532        0.000                      0                 4435        0.057        0.000                      0                 4435        3.000        0.000                       0                  1761  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                  ------------           ----------      --------------
sys_clk_pin            {0.000 5.000}          10.000          100.000         
  CLKFBIN              {0.000 25.000}         50.000          20.000          
  s_clk_40mhz          {0.000 12.500}         25.000          40.000          
    genclk5mhz         {0.000 100.000}        200.000         5.000           
    genclk625khz       {0.000 800.000}        1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.816}         135.632         7.373           
wiz_40mhz_virt_in      {0.000 12.500}         25.000          40.000          
wiz_40mhz_virt_out     {0.000 12.500}         25.000          40.000          
wiz_7_373mhz_virt_in   {0.000 67.816}         135.632         7.373           
wiz_7_373mhz_virt_out  {0.000 67.816}         135.632         7.373           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                         48.751        0.000                       0                     2  
  s_clk_40mhz          2.532        0.000                      0                 4325        0.057        0.000                      0                 4325       12.000        0.000                       0                  1719  
  s_clk_7_37mhz      132.256        0.000                      0                   69        0.163        0.000                      0                   69       67.316        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
genclk5mhz            s_clk_40mhz                23.030        0.000                      0                    2        0.298        0.000                      0                    2  
genclk625khz          s_clk_40mhz                22.669        0.000                      0                    2        0.114        0.000                      0                    2  
wiz_40mhz_virt_in     s_clk_40mhz                 9.791        0.000                      0                   12        5.792        0.000                      0                   12  
s_clk_40mhz           wiz_40mhz_virt_in           6.317        0.000                      0                   25        3.025        0.000                      0                   25  
s_clk_7_37mhz         wiz_7_373mhz_virt_in      107.103        0.000                      0                    1        1.235        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_40mhz        s_clk_40mhz             16.745        0.000                      0                    3        1.693        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_40mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack        2.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        22.186ns  (logic 8.490ns (38.267%)  route 13.696ns (61.733%))
  Logic Levels:           28  (CARRY4=13 LUT3=5 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 30.880 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X13Y95         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_sf_tester_fsm/s_err_count_aux_reg[2]/Q
                         net (fo=133, routed)         1.925     8.645    u_sf_testing_to_ascii/i_error_count[2]
    SLICE_X29Y110        LUT3 (Prop_lut3_I1_O)        0.152     8.797 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201/O
                         net (fo=1, routed)           0.483     9.281    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    10.015 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.015    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    10.129    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.243    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.357    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.579 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39/O[0]
                         net (fo=3, routed)           0.842    11.420    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39_n_7
    SLICE_X29Y112        LUT3 (Prop_lut3_I0_O)        0.328    11.748 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_23/O
                         net (fo=1, routed)           0.495    12.243    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_23_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.753    12.996 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.996    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.319 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[1]
                         net (fo=17, routed)          0.859    14.178    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_6
    SLICE_X31Y116        LUT3 (Prop_lut3_I1_O)        0.334    14.512 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207/O
                         net (fo=1, routed)           0.622    15.134    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    15.721 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.721    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.055 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/O[1]
                         net (fo=3, routed)           0.859    16.913    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_6
    SLICE_X35Y116        LUT3 (Prop_lut3_I0_O)        0.331    17.244 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91/O
                         net (fo=1, routed)           0.642    17.886    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    18.644 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.644    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.967 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.799    19.766    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_6
    SLICE_X32Y116        LUT4 (Prop_lut4_I2_O)        0.306    20.072 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60/O
                         net (fo=1, routed)           0.000    20.072    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.622 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.622    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.850 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.697    21.547    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X30Y122        LUT3 (Prop_lut3_I2_O)        0.313    21.860 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=9, routed)           0.664    22.525    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X30Y122        LUT5 (Prop_lut5_I1_O)        0.124    22.649 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59/O
                         net (fo=1, routed)           0.670    23.319    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59_n_0
    SLICE_X30Y122        LUT6 (Prop_lut6_I3_O)        0.124    23.443 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50/O
                         net (fo=3, routed)           0.587    24.029    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I4_O)        0.124    24.153 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38/O
                         net (fo=3, routed)           0.441    24.594    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38_n_0
    SLICE_X32Y120        LUT6 (Prop_lut6_I5_O)        0.124    24.718 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42/O
                         net (fo=1, routed)           0.444    25.162    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42_n_0
    SLICE_X32Y120        LUT6 (Prop_lut6_I5_O)        0.124    25.286 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32/O
                         net (fo=3, routed)           0.825    26.112    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I0_O)        0.124    26.236 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18/O
                         net (fo=3, routed)           0.434    26.670    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18_n_0
    SLICE_X29Y121        LUT6 (Prop_lut6_I5_O)        0.124    26.794 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8/O
                         net (fo=3, routed)           0.747    27.540    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8_n_0
    SLICE_X29Y120        LUT6 (Prop_lut6_I1_O)        0.124    27.664 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3/O
                         net (fo=3, routed)           0.663    28.327    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3_n_0
    SLICE_X28Y120        LUT6 (Prop_lut6_I1_O)        0.124    28.451 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_1/O
                         net (fo=1, routed)           0.000    28.451    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_1_n_0
    SLICE_X28Y120        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.494    30.880    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X28Y120        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/C
                         clock pessimism              0.232    31.112    
                         clock uncertainty           -0.160    30.952    
    SLICE_X28Y120        FDRE (Setup_fdre_C_D)        0.031    30.983    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]
  -------------------------------------------------------------------
                         required time                         30.983    
                         arrival time                         -28.451    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        22.050ns  (logic 8.490ns (38.503%)  route 13.560ns (61.497%))
  Logic Levels:           28  (CARRY4=13 LUT3=5 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 30.880 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X13Y95         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_sf_tester_fsm/s_err_count_aux_reg[2]/Q
                         net (fo=133, routed)         1.925     8.645    u_sf_testing_to_ascii/i_error_count[2]
    SLICE_X29Y110        LUT3 (Prop_lut3_I1_O)        0.152     8.797 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201/O
                         net (fo=1, routed)           0.483     9.281    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    10.015 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.015    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    10.129    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.243    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.357    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.579 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39/O[0]
                         net (fo=3, routed)           0.842    11.420    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39_n_7
    SLICE_X29Y112        LUT3 (Prop_lut3_I0_O)        0.328    11.748 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_23/O
                         net (fo=1, routed)           0.495    12.243    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_23_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.753    12.996 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.996    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.319 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[1]
                         net (fo=17, routed)          0.859    14.178    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_6
    SLICE_X31Y116        LUT3 (Prop_lut3_I1_O)        0.334    14.512 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207/O
                         net (fo=1, routed)           0.622    15.134    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    15.721 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.721    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.055 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/O[1]
                         net (fo=3, routed)           0.859    16.913    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_6
    SLICE_X35Y116        LUT3 (Prop_lut3_I0_O)        0.331    17.244 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91/O
                         net (fo=1, routed)           0.642    17.886    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    18.644 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.644    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.967 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.799    19.766    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_6
    SLICE_X32Y116        LUT4 (Prop_lut4_I2_O)        0.306    20.072 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60/O
                         net (fo=1, routed)           0.000    20.072    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.622 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.622    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.850 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.697    21.547    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X30Y122        LUT3 (Prop_lut3_I2_O)        0.313    21.860 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=9, routed)           0.664    22.525    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X30Y122        LUT5 (Prop_lut5_I1_O)        0.124    22.649 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59/O
                         net (fo=1, routed)           0.670    23.319    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59_n_0
    SLICE_X30Y122        LUT6 (Prop_lut6_I3_O)        0.124    23.443 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50/O
                         net (fo=3, routed)           0.587    24.029    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I4_O)        0.124    24.153 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38/O
                         net (fo=3, routed)           0.441    24.594    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38_n_0
    SLICE_X32Y120        LUT6 (Prop_lut6_I5_O)        0.124    24.718 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42/O
                         net (fo=1, routed)           0.444    25.162    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42_n_0
    SLICE_X32Y120        LUT6 (Prop_lut6_I5_O)        0.124    25.286 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32/O
                         net (fo=3, routed)           0.825    26.112    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I0_O)        0.124    26.236 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18/O
                         net (fo=3, routed)           0.434    26.670    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18_n_0
    SLICE_X29Y121        LUT6 (Prop_lut6_I5_O)        0.124    26.794 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8/O
                         net (fo=3, routed)           0.747    27.540    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8_n_0
    SLICE_X29Y120        LUT6 (Prop_lut6_I1_O)        0.124    27.664 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3/O
                         net (fo=3, routed)           0.527    28.191    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3_n_0
    SLICE_X28Y120        LUT6 (Prop_lut6_I1_O)        0.124    28.315 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[1]_i_1/O
                         net (fo=1, routed)           0.000    28.315    u_sf_testing_to_ascii/s_sf3_err_count_divide3[1]_i_1_n_0
    SLICE_X28Y120        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.494    30.880    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X28Y120        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/C
                         clock pessimism              0.232    31.112    
                         clock uncertainty           -0.160    30.952    
    SLICE_X28Y120        FDRE (Setup_fdre_C_D)        0.029    30.981    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]
  -------------------------------------------------------------------
                         required time                         30.981    
                         arrival time                         -28.315    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        22.043ns  (logic 8.490ns (38.516%)  route 13.553ns (61.484%))
  Logic Levels:           28  (CARRY4=13 LUT3=5 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 30.880 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X13Y95         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_sf_tester_fsm/s_err_count_aux_reg[2]/Q
                         net (fo=133, routed)         1.925     8.645    u_sf_testing_to_ascii/i_error_count[2]
    SLICE_X29Y110        LUT3 (Prop_lut3_I1_O)        0.152     8.797 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201/O
                         net (fo=1, routed)           0.483     9.281    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    10.015 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.015    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    10.129    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.243    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.357    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.579 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39/O[0]
                         net (fo=3, routed)           0.842    11.420    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39_n_7
    SLICE_X29Y112        LUT3 (Prop_lut3_I0_O)        0.328    11.748 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_23/O
                         net (fo=1, routed)           0.495    12.243    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_23_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.753    12.996 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.996    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X30Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.319 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[1]
                         net (fo=17, routed)          0.859    14.178    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_6
    SLICE_X31Y116        LUT3 (Prop_lut3_I1_O)        0.334    14.512 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207/O
                         net (fo=1, routed)           0.622    15.134    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    15.721 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.721    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.055 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/O[1]
                         net (fo=3, routed)           0.859    16.913    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_6
    SLICE_X35Y116        LUT3 (Prop_lut3_I0_O)        0.331    17.244 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91/O
                         net (fo=1, routed)           0.642    17.886    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    18.644 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.644    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.967 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.799    19.766    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_6
    SLICE_X32Y116        LUT4 (Prop_lut4_I2_O)        0.306    20.072 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60/O
                         net (fo=1, routed)           0.000    20.072    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.622 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.622    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.850 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.697    21.547    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X30Y122        LUT3 (Prop_lut3_I2_O)        0.313    21.860 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=9, routed)           0.664    22.525    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X30Y122        LUT5 (Prop_lut5_I1_O)        0.124    22.649 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59/O
                         net (fo=1, routed)           0.670    23.319    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59_n_0
    SLICE_X30Y122        LUT6 (Prop_lut6_I3_O)        0.124    23.443 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50/O
                         net (fo=3, routed)           0.587    24.029    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I4_O)        0.124    24.153 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38/O
                         net (fo=3, routed)           0.441    24.594    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38_n_0
    SLICE_X32Y120        LUT6 (Prop_lut6_I5_O)        0.124    24.718 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42/O
                         net (fo=1, routed)           0.444    25.162    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42_n_0
    SLICE_X32Y120        LUT6 (Prop_lut6_I5_O)        0.124    25.286 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32/O
                         net (fo=3, routed)           0.825    26.112    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I0_O)        0.124    26.236 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18/O
                         net (fo=3, routed)           0.434    26.670    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18_n_0
    SLICE_X29Y121        LUT6 (Prop_lut6_I5_O)        0.124    26.794 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8/O
                         net (fo=3, routed)           0.747    27.540    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8_n_0
    SLICE_X29Y120        LUT6 (Prop_lut6_I1_O)        0.124    27.664 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3/O
                         net (fo=3, routed)           0.519    28.183    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3_n_0
    SLICE_X28Y120        LUT6 (Prop_lut6_I4_O)        0.124    28.307 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[2]_i_1/O
                         net (fo=1, routed)           0.000    28.307    u_sf_testing_to_ascii/s_sf3_err_count_divide3[2]_i_1_n_0
    SLICE_X28Y120        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.494    30.880    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X28Y120        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/C
                         clock pessimism              0.232    31.112    
                         clock uncertainty           -0.160    30.952    
    SLICE_X28Y120        FDRE (Setup_fdre_C_D)        0.031    30.983    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]
  -------------------------------------------------------------------
                         required time                         30.983    
                         arrival time                         -28.307    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.121ns  (logic 7.190ns (34.042%)  route 13.931ns (65.958%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 30.888 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X13Y96         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_sf_tester_fsm/s_err_count_aux_reg[4]/Q
                         net (fo=143, routed)         2.094     8.814    u_sf_testing_to_ascii/i_error_count[4]
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.154     8.968 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94/O
                         net (fo=6, routed)           0.722     9.691    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    10.420 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.420    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_33_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.534    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_30_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    10.648    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_78_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.982 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_96/O[1]
                         net (fo=4, routed)           0.759    11.740    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_96_n_6
    SLICE_X29Y103        LUT3 (Prop_lut3_I2_O)        0.329    12.069 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_94/O
                         net (fo=2, routed)           0.521    12.591    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_94_n_0
    SLICE_X28Y103        LUT5 (Prop_lut5_I3_O)        0.332    12.923 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_124/O
                         net (fo=1, routed)           0.618    13.541    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_124_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.067 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    14.067    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_89_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.401 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_123/O[1]
                         net (fo=5, routed)           0.849    15.249    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_123_n_6
    SLICE_X34Y108        LUT2 (Prop_lut2_I0_O)        0.303    15.552 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_126/O
                         net (fo=1, routed)           0.000    15.552    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_126_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.085 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.085    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_47_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.400 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_15/O[3]
                         net (fo=3, routed)           0.673    17.073    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_15_n_4
    SLICE_X35Y109        LUT4 (Prop_lut4_I1_O)        0.307    17.380 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_63/O
                         net (fo=1, routed)           0.000    17.380    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_63_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.930 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.930    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_19_n_0
    SLICE_X35Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.201 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_4/CO[0]
                         net (fo=23, routed)          0.583    18.784    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_4_n_3
    SLICE_X34Y111        LUT5 (Prop_lut5_I3_O)        0.373    19.157 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_163/O
                         net (fo=3, routed)           0.855    20.012    u_sf_testing_to_ascii/s_sf3_err_count_divide11[21]
    SLICE_X34Y111        LUT6 (Prop_lut6_I1_O)        0.124    20.136 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_161/O
                         net (fo=3, routed)           0.804    20.940    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_161_n_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.064 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_148/O
                         net (fo=3, routed)           0.970    22.034    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_148_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I0_O)        0.124    22.158 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_120/O
                         net (fo=3, routed)           0.971    23.129    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_120_n_0
    SLICE_X39Y111        LUT6 (Prop_lut6_I0_O)        0.124    23.253 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_87/O
                         net (fo=3, routed)           0.740    23.993    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_87_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I0_O)        0.124    24.117 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_45/O
                         net (fo=3, routed)           0.720    24.837    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_45_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I0_O)        0.124    24.961 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_26/O
                         net (fo=3, routed)           0.604    25.565    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_26_n_0
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.124    25.689 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_13/O
                         net (fo=3, routed)           0.780    26.470    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_13_n_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    26.594 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_6/O
                         net (fo=3, routed)           0.668    27.261    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_6_n_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    27.385 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[1]_i_1/O
                         net (fo=1, routed)           0.000    27.385    u_sf_testing_to_ascii/s_sf3_err_count_divide1[1]_i_1_n_0
    SLICE_X32Y109        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.502    30.888    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X32Y109        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[1]/C
                         clock pessimism              0.232    31.120    
                         clock uncertainty           -0.160    30.960    
    SLICE_X32Y109        FDRE (Setup_fdre_C_D)        0.029    30.989    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[1]
  -------------------------------------------------------------------
                         required time                         30.989    
                         arrival time                         -27.385    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.113ns  (logic 7.190ns (34.055%)  route 13.923ns (65.945%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 30.888 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X13Y96         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_sf_tester_fsm/s_err_count_aux_reg[4]/Q
                         net (fo=143, routed)         2.094     8.814    u_sf_testing_to_ascii/i_error_count[4]
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.154     8.968 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94/O
                         net (fo=6, routed)           0.722     9.691    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    10.420 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.420    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_33_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.534    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_30_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    10.648    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_78_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.982 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_96/O[1]
                         net (fo=4, routed)           0.759    11.740    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_96_n_6
    SLICE_X29Y103        LUT3 (Prop_lut3_I2_O)        0.329    12.069 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_94/O
                         net (fo=2, routed)           0.521    12.591    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_94_n_0
    SLICE_X28Y103        LUT5 (Prop_lut5_I3_O)        0.332    12.923 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_124/O
                         net (fo=1, routed)           0.618    13.541    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_124_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.067 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    14.067    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_89_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.401 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_123/O[1]
                         net (fo=5, routed)           0.849    15.249    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_123_n_6
    SLICE_X34Y108        LUT2 (Prop_lut2_I0_O)        0.303    15.552 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_126/O
                         net (fo=1, routed)           0.000    15.552    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_126_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.085 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.085    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_47_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.400 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_15/O[3]
                         net (fo=3, routed)           0.673    17.073    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_15_n_4
    SLICE_X35Y109        LUT4 (Prop_lut4_I1_O)        0.307    17.380 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_63/O
                         net (fo=1, routed)           0.000    17.380    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_63_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.930 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.930    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_19_n_0
    SLICE_X35Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.201 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_4/CO[0]
                         net (fo=23, routed)          0.583    18.784    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_4_n_3
    SLICE_X34Y111        LUT5 (Prop_lut5_I3_O)        0.373    19.157 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_163/O
                         net (fo=3, routed)           0.855    20.012    u_sf_testing_to_ascii/s_sf3_err_count_divide11[21]
    SLICE_X34Y111        LUT6 (Prop_lut6_I1_O)        0.124    20.136 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_161/O
                         net (fo=3, routed)           0.804    20.940    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_161_n_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.064 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_148/O
                         net (fo=3, routed)           0.970    22.034    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_148_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I0_O)        0.124    22.158 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_120/O
                         net (fo=3, routed)           0.971    23.129    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_120_n_0
    SLICE_X39Y111        LUT6 (Prop_lut6_I0_O)        0.124    23.253 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_87/O
                         net (fo=3, routed)           0.740    23.993    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_87_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I0_O)        0.124    24.117 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_45/O
                         net (fo=3, routed)           0.720    24.837    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_45_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I0_O)        0.124    24.961 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_26/O
                         net (fo=3, routed)           0.604    25.565    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_26_n_0
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.124    25.689 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_13/O
                         net (fo=3, routed)           0.780    26.470    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_13_n_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    26.594 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_6/O
                         net (fo=3, routed)           0.660    27.254    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_6_n_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    27.378 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[2]_i_1/O
                         net (fo=1, routed)           0.000    27.378    u_sf_testing_to_ascii/s_sf3_err_count_divide1[2]_i_1_n_0
    SLICE_X32Y109        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.502    30.888    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X32Y109        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[2]/C
                         clock pessimism              0.232    31.120    
                         clock uncertainty           -0.160    30.960    
    SLICE_X32Y109        FDRE (Setup_fdre_C_D)        0.031    30.991    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[2]
  -------------------------------------------------------------------
                         required time                         30.991    
                         arrival time                         -27.378    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.889ns  (logic 7.190ns (34.420%)  route 13.699ns (65.580%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 30.888 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X13Y96         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_sf_tester_fsm/s_err_count_aux_reg[4]/Q
                         net (fo=143, routed)         2.094     8.814    u_sf_testing_to_ascii/i_error_count[4]
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.154     8.968 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94/O
                         net (fo=6, routed)           0.722     9.691    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    10.420 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.420    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_33_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.534    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_30_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    10.648    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_78_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.982 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_96/O[1]
                         net (fo=4, routed)           0.759    11.740    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_96_n_6
    SLICE_X29Y103        LUT3 (Prop_lut3_I2_O)        0.329    12.069 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_94/O
                         net (fo=2, routed)           0.521    12.591    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_94_n_0
    SLICE_X28Y103        LUT5 (Prop_lut5_I3_O)        0.332    12.923 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_124/O
                         net (fo=1, routed)           0.618    13.541    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_124_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.067 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    14.067    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_89_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.401 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_123/O[1]
                         net (fo=5, routed)           0.849    15.249    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_123_n_6
    SLICE_X34Y108        LUT2 (Prop_lut2_I0_O)        0.303    15.552 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_126/O
                         net (fo=1, routed)           0.000    15.552    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_126_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.085 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.085    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_47_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.400 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_15/O[3]
                         net (fo=3, routed)           0.673    17.073    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_15_n_4
    SLICE_X35Y109        LUT4 (Prop_lut4_I1_O)        0.307    17.380 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_63/O
                         net (fo=1, routed)           0.000    17.380    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_63_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.930 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.930    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_19_n_0
    SLICE_X35Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.201 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_4/CO[0]
                         net (fo=23, routed)          0.583    18.784    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_4_n_3
    SLICE_X34Y111        LUT5 (Prop_lut5_I3_O)        0.373    19.157 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_163/O
                         net (fo=3, routed)           0.855    20.012    u_sf_testing_to_ascii/s_sf3_err_count_divide11[21]
    SLICE_X34Y111        LUT6 (Prop_lut6_I1_O)        0.124    20.136 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_161/O
                         net (fo=3, routed)           0.804    20.940    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_161_n_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.064 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_148/O
                         net (fo=3, routed)           0.970    22.034    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_148_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I0_O)        0.124    22.158 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_120/O
                         net (fo=3, routed)           0.971    23.129    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_120_n_0
    SLICE_X39Y111        LUT6 (Prop_lut6_I0_O)        0.124    23.253 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_87/O
                         net (fo=3, routed)           0.740    23.993    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_87_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I0_O)        0.124    24.117 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_45/O
                         net (fo=3, routed)           0.600    24.717    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_45_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I4_O)        0.124    24.841 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_25/O
                         net (fo=3, routed)           0.679    25.520    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_25_n_0
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.124    25.644 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_12/O
                         net (fo=3, routed)           0.665    26.309    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_12_n_0
    SLICE_X32Y108        LUT6 (Prop_lut6_I4_O)        0.124    26.433 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_3/O
                         net (fo=3, routed)           0.597    27.030    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_3_n_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I1_O)        0.124    27.154 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_1/O
                         net (fo=1, routed)           0.000    27.154    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_1_n_0
    SLICE_X32Y109        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.502    30.888    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X32Y109        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]/C
                         clock pessimism              0.232    31.120    
                         clock uncertainty           -0.160    30.960    
    SLICE_X32Y109        FDRE (Setup_fdre_C_D)        0.031    30.991    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]
  -------------------------------------------------------------------
                         required time                         30.991    
                         arrival time                         -27.154    
  -------------------------------------------------------------------
                         slack                                  3.837    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.781ns  (logic 8.390ns (40.373%)  route 12.391ns (59.627%))
  Logic Levels:           30  (CARRY4=15 LUT3=5 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 30.892 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X13Y95         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_sf_tester_fsm/s_err_count_aux_reg[1]/Q
                         net (fo=131, routed)         1.064     7.784    u_sf_testing_to_ascii/i_error_count[1]
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.156     7.940 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_263/O
                         net (fo=1, routed)           0.519     8.459    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_263_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.635     9.094 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000     9.094    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_217_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.211 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.211    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.534 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131/O[1]
                         net (fo=3, routed)           1.074    10.608    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131_n_6
    SLICE_X8Y96          LUT3 (Prop_lut3_I0_O)        0.332    10.940 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_123/O
                         net (fo=1, routed)           0.480    11.420    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_123_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    12.042 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.042    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_56_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.156 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.156    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.270 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.270    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.384 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.384    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.498 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.498    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.811 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25/O[3]
                         net (fo=19, routed)          1.090    13.901    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25_n_4
    SLICE_X7Y106         LUT3 (Prop_lut3_I0_O)        0.332    14.233 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_246/O
                         net (fo=1, routed)           0.827    15.060    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_246_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    15.647 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.647    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.761 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.761    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.983 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108/O[0]
                         net (fo=3, routed)           1.043    17.026    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108_n_7
    SLICE_X7Y108         LUT3 (Prop_lut3_I0_O)        0.327    17.353 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_40/O
                         net (fo=1, routed)           0.712    18.065    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_40_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    18.817 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.817    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.036 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_3/O[0]
                         net (fo=14, routed)          0.698    19.734    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_3_n_7
    SLICE_X11Y110        LUT4 (Prop_lut4_I2_O)        0.295    20.029 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20/O
                         net (fo=1, routed)           0.000    20.029    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.520 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4/CO[1]
                         net (fo=13, routed)          0.676    21.196    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4_n_2
    SLICE_X13Y111        LUT3 (Prop_lut3_I2_O)        0.323    21.519 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9/O
                         net (fo=10, routed)          0.684    22.203    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I1_O)        0.326    22.529 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_45/O
                         net (fo=3, routed)           0.351    22.880    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_45_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.124    23.004 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_42/O
                         net (fo=3, routed)           0.441    23.445    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_42_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I4_O)        0.124    23.569 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_29/O
                         net (fo=3, routed)           0.464    24.033    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_29_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I4_O)        0.124    24.157 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_26/O
                         net (fo=3, routed)           0.326    24.483    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_26_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I4_O)        0.124    24.607 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_14/O
                         net (fo=3, routed)           0.476    25.083    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_14_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I4_O)        0.124    25.207 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11/O
                         net (fo=3, routed)           0.523    25.730    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I4_O)        0.124    25.854 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6/O
                         net (fo=4, routed)           0.517    26.371    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I4_O)        0.124    26.495 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_4/O
                         net (fo=3, routed)           0.427    26.922    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_4_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I3_O)        0.124    27.046 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[2]_i_1/O
                         net (fo=1, routed)           0.000    27.046    u_sf_testing_to_ascii/s_sf3_err_count_divide4[2]_i_1_n_0
    SLICE_X15Y110        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.506    30.892    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X15Y110        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[2]/C
                         clock pessimism              0.232    31.124    
                         clock uncertainty           -0.160    30.964    
    SLICE_X15Y110        FDRE (Setup_fdre_C_D)        0.031    30.995    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[2]
  -------------------------------------------------------------------
                         required time                         30.995    
                         arrival time                         -27.046    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.777ns  (logic 8.390ns (40.381%)  route 12.387ns (59.619%))
  Logic Levels:           30  (CARRY4=15 LUT3=5 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 30.892 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X13Y95         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_sf_tester_fsm/s_err_count_aux_reg[1]/Q
                         net (fo=131, routed)         1.064     7.784    u_sf_testing_to_ascii/i_error_count[1]
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.156     7.940 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_263/O
                         net (fo=1, routed)           0.519     8.459    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_263_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.635     9.094 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000     9.094    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_217_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.211 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.211    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.534 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131/O[1]
                         net (fo=3, routed)           1.074    10.608    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131_n_6
    SLICE_X8Y96          LUT3 (Prop_lut3_I0_O)        0.332    10.940 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_123/O
                         net (fo=1, routed)           0.480    11.420    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_123_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    12.042 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.042    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_56_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.156 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.156    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.270 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.270    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.384 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.384    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.498 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.498    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.811 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25/O[3]
                         net (fo=19, routed)          1.090    13.901    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25_n_4
    SLICE_X7Y106         LUT3 (Prop_lut3_I0_O)        0.332    14.233 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_246/O
                         net (fo=1, routed)           0.827    15.060    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_246_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    15.647 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.647    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.761 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.761    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.983 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108/O[0]
                         net (fo=3, routed)           1.043    17.026    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108_n_7
    SLICE_X7Y108         LUT3 (Prop_lut3_I0_O)        0.327    17.353 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_40/O
                         net (fo=1, routed)           0.712    18.065    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_40_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    18.817 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.817    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.036 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_3/O[0]
                         net (fo=14, routed)          0.698    19.734    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_3_n_7
    SLICE_X11Y110        LUT4 (Prop_lut4_I2_O)        0.295    20.029 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20/O
                         net (fo=1, routed)           0.000    20.029    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.520 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4/CO[1]
                         net (fo=13, routed)          0.676    21.196    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4_n_2
    SLICE_X13Y111        LUT3 (Prop_lut3_I2_O)        0.323    21.519 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9/O
                         net (fo=10, routed)          0.684    22.203    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I1_O)        0.326    22.529 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_45/O
                         net (fo=3, routed)           0.351    22.880    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_45_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.124    23.004 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_42/O
                         net (fo=3, routed)           0.441    23.445    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_42_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I4_O)        0.124    23.569 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_29/O
                         net (fo=3, routed)           0.464    24.033    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_29_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I4_O)        0.124    24.157 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_26/O
                         net (fo=3, routed)           0.326    24.483    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_26_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I4_O)        0.124    24.607 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_14/O
                         net (fo=3, routed)           0.476    25.083    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_14_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I4_O)        0.124    25.207 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11/O
                         net (fo=3, routed)           0.523    25.730    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I4_O)        0.124    25.854 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6/O
                         net (fo=4, routed)           0.517    26.371    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I4_O)        0.124    26.495 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_4/O
                         net (fo=3, routed)           0.423    26.918    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_4_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I0_O)        0.124    27.042 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[1]_i_1/O
                         net (fo=1, routed)           0.000    27.042    u_sf_testing_to_ascii/s_sf3_err_count_divide4[1]_i_1_n_0
    SLICE_X15Y110        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.506    30.892    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X15Y110        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]/C
                         clock pessimism              0.232    31.124    
                         clock uncertainty           -0.160    30.964    
    SLICE_X15Y110        FDRE (Setup_fdre_C_D)        0.029    30.993    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]
  -------------------------------------------------------------------
                         required time                         30.993    
                         arrival time                         -27.042    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.629ns  (logic 8.390ns (40.671%)  route 12.239ns (59.329%))
  Logic Levels:           30  (CARRY4=15 LUT3=5 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 30.892 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X13Y95         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_sf_tester_fsm/s_err_count_aux_reg[1]/Q
                         net (fo=131, routed)         1.064     7.784    u_sf_testing_to_ascii/i_error_count[1]
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.156     7.940 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_263/O
                         net (fo=1, routed)           0.519     8.459    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_263_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.635     9.094 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000     9.094    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_217_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.211 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.211    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.534 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131/O[1]
                         net (fo=3, routed)           1.074    10.608    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131_n_6
    SLICE_X8Y96          LUT3 (Prop_lut3_I0_O)        0.332    10.940 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_123/O
                         net (fo=1, routed)           0.480    11.420    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_123_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    12.042 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.042    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_56_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.156 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.156    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.270 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.270    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.384 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.384    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.498 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.498    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.811 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25/O[3]
                         net (fo=19, routed)          1.090    13.901    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25_n_4
    SLICE_X7Y106         LUT3 (Prop_lut3_I0_O)        0.332    14.233 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_246/O
                         net (fo=1, routed)           0.827    15.060    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_246_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    15.647 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.647    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.761 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.761    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.983 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108/O[0]
                         net (fo=3, routed)           1.043    17.026    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108_n_7
    SLICE_X7Y108         LUT3 (Prop_lut3_I0_O)        0.327    17.353 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_40/O
                         net (fo=1, routed)           0.712    18.065    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_40_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    18.817 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.817    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.036 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_3/O[0]
                         net (fo=14, routed)          0.698    19.734    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_3_n_7
    SLICE_X11Y110        LUT4 (Prop_lut4_I2_O)        0.295    20.029 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20/O
                         net (fo=1, routed)           0.000    20.029    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.520 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4/CO[1]
                         net (fo=13, routed)          0.676    21.196    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4_n_2
    SLICE_X13Y111        LUT3 (Prop_lut3_I2_O)        0.323    21.519 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9/O
                         net (fo=10, routed)          0.684    22.203    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9_n_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I1_O)        0.326    22.529 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_45/O
                         net (fo=3, routed)           0.351    22.880    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_45_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.124    23.004 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_42/O
                         net (fo=3, routed)           0.441    23.445    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_42_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I4_O)        0.124    23.569 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_29/O
                         net (fo=3, routed)           0.464    24.033    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_29_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I4_O)        0.124    24.157 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_26/O
                         net (fo=3, routed)           0.326    24.483    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_26_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I4_O)        0.124    24.607 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_14/O
                         net (fo=3, routed)           0.476    25.083    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_14_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I4_O)        0.124    25.207 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11/O
                         net (fo=3, routed)           0.523    25.730    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I4_O)        0.124    25.854 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6/O
                         net (fo=4, routed)           0.517    26.371    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I4_O)        0.124    26.495 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_4/O
                         net (fo=3, routed)           0.275    26.770    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_4_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I2_O)        0.124    26.894 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_1/O
                         net (fo=1, routed)           0.000    26.894    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_1_n_0
    SLICE_X15Y110        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.506    30.892    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X15Y110        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]/C
                         clock pessimism              0.232    31.124    
                         clock uncertainty           -0.160    30.964    
    SLICE_X15Y110        FDRE (Setup_fdre_C_D)        0.031    30.995    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]
  -------------------------------------------------------------------
                         required time                         30.995    
                         arrival time                         -26.894    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.507ns  (logic 6.579ns (32.082%)  route 13.928ns (67.918%))
  Logic Levels:           25  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 30.877 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X13Y96         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_sf_tester_fsm/s_err_count_aux_reg[4]/Q
                         net (fo=143, routed)         2.094     8.814    u_sf_testing_to_ascii/i_error_count[4]
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.154     8.968 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94/O
                         net (fo=6, routed)           0.846     9.814    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    10.415 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    10.415    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_166_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.529    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_82_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.863 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_40/O[1]
                         net (fo=3, routed)           0.938    11.801    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_40_n_6
    SLICE_X48Y106        LUT3 (Prop_lut3_I2_O)        0.329    12.130 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_81/O
                         net (fo=3, routed)           0.457    12.587    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_81_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I3_O)        0.326    12.913 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_28/O
                         net (fo=1, routed)           0.473    13.385    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_28_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.770 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.770    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.884 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.884    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.998 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.998    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.112    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.446 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138/O[1]
                         net (fo=12, routed)          1.302    15.748    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138_n_6
    SLICE_X41Y112        LUT3 (Prop_lut3_I1_O)        0.331    16.079 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_130/O
                         net (fo=1, routed)           0.575    16.654    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_130_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    17.241 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.241    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.575 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.618    18.193    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15_n_6
    SLICE_X42Y113        LUT4 (Prop_lut4_I1_O)        0.303    18.496 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_24/O
                         net (fo=1, routed)           0.000    18.496    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_24_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.029 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4/CO[3]
                         net (fo=21, routed)          1.121    20.150    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4_n_0
    SLICE_X38Y116        LUT5 (Prop_lut5_I3_O)        0.124    20.274 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118/O
                         net (fo=7, routed)           0.854    21.128    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I0_O)        0.124    21.252 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119/O
                         net (fo=3, routed)           0.591    21.843    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I1_O)        0.124    21.967 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111/O
                         net (fo=3, routed)           0.814    22.781    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111_n_0
    SLICE_X42Y116        LUT6 (Prop_lut6_I3_O)        0.124    22.905 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86/O
                         net (fo=5, routed)           0.620    23.525    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86_n_0
    SLICE_X44Y115        LUT6 (Prop_lut6_I0_O)        0.124    23.649 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53/O
                         net (fo=5, routed)           0.598    24.247    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53_n_0
    SLICE_X43Y115        LUT6 (Prop_lut6_I0_O)        0.124    24.371 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_27/O
                         net (fo=5, routed)           0.562    24.933    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_27_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I0_O)        0.124    25.057 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11/O
                         net (fo=3, routed)           0.714    25.771    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I0_O)        0.124    25.895 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4/O
                         net (fo=3, routed)           0.753    26.648    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4_n_0
    SLICE_X42Y117        LUT6 (Prop_lut6_I0_O)        0.124    26.772 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[1]_i_1/O
                         net (fo=1, routed)           0.000    26.772    u_sf_testing_to_ascii/s_sf3_err_count_divide2[1]_i_1_n_0
    SLICE_X42Y117        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.491    30.877    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X42Y117        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/C
                         clock pessimism              0.232    31.109    
                         clock uncertainty           -0.160    30.949    
    SLICE_X42Y117        FDRE (Setup_fdre_C_D)        0.077    31.026    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]
  -------------------------------------------------------------------
                         required time                         31.026    
                         arrival time                         -26.772    
  -------------------------------------------------------------------
                         slack                                  4.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_reset_sync_20mhz/s_rst_shift_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.094%)  route 0.256ns (60.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.563     1.827    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X42Y102        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.991 r  u_reset_sync_20mhz/s_rst_shift_reg[7]/Q
                         net (fo=1, routed)           0.256     2.247    u_reset_sync_20mhz/p_0_in[8]
    SLICE_X42Y99         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.839     2.382    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X42Y99         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[8]/C
                         clock pessimism             -0.278     2.103    
    SLICE_X42Y99         FDPE (Hold_fdpe_C_D)         0.087     2.190    u_reset_sync_20mhz/s_rst_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[275]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.249ns (38.992%)  route 0.390ns (61.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.598     1.862    u_uart_tx_feed/i_clk_40mhz
    SLICE_X6Y101         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[275]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.148     2.010 r  u_uart_tx_feed/s_uart_line_aux_reg[275]/Q
                         net (fo=1, routed)           0.090     2.101    u_uart_tx_feed/s_uart_line_aux[275]
    SLICE_X6Y101         LUT3 (Prop_lut3_I1_O)        0.101     2.202 r  u_uart_tx_feed/o_tx_data[3]_INST_0/O
                         net (fo=1, routed)           0.299     2.501    u_uart_tx_only/u_fifo_uart_tx_0/DI[3]
    RAMB18_X0Y38         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.888     2.431    u_uart_tx_only/u_fifo_uart_tx_0/WRCLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.278     2.153    
    RAMB18_X0Y38         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[3])
                                                      0.230     2.383    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X76Y99         FDSE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDSE (Prop_fdse_C_Q)         0.164     2.026 f  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/Q
                         net (fo=4, routed)           0.149     2.176    u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]
    SLICE_X76Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.221 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_3/O
                         net (fo=1, routed)           0.000     2.221    u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_3_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.330 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.330    u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[0]_i_2_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.383 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.383    u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]_i_1_n_7
    SLICE_X76Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.865     2.408    u_led_pwm_driver/i_clk
    SLICE_X76Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]/C
                         clock pessimism             -0.278     2.129    
    SLICE_X76Y100        FDSE (Hold_fdse_C_D)         0.134     2.263    u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.566     1.830    u_led_pwm_driver/i_clk
    SLICE_X56Y99         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.994 f  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[23]/Q
                         net (fo=3, routed)           0.149     2.144    u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[23]
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.189 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[20]_i_2/O
                         net (fo=1, routed)           0.000     2.189    u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[20]_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.298 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.298    u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[20]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.351 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.351    u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[24]_i_1_n_7
    SLICE_X56Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.830     2.373    u_led_pwm_driver/i_clk
    SLICE_X56Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[24]/C
                         clock pessimism             -0.278     2.094    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     2.228    u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.557     1.821    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X9Y126         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[0]/Q
                         net (fo=6, routed)           0.078     2.041    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt[0]
    SLICE_X8Y126         LUT6 (Prop_lut6_I3_O)        0.045     2.086 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     2.086    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_ce_i_1_n_0
    SLICE_X8Y126         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.825     2.368    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X8Y126         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.533     1.834    
    SLICE_X8Y126         FDRE (Hold_fdre_C_D)         0.120     1.954    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.597%)  route 0.162ns (30.403%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X74Y99         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDRE (Prop_fdre_C_Q)         0.164     2.026 f  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[27]/Q
                         net (fo=3, routed)           0.161     2.188    u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[27]
    SLICE_X74Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.233 r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count[24]_i_2/O
                         net (fo=1, routed)           0.000     2.233    u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count[24]_i_2_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.342 r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.342    u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[24]_i_1_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.395 r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.395    u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[28]_i_1_n_7
    SLICE_X74Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.865     2.408    u_led_pwm_driver/i_clk
    SLICE_X74Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[28]/C
                         clock pessimism             -0.278     2.129    
    SLICE_X74Y100        FDRE (Hold_fdre_C_D)         0.134     2.263    u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X76Y99         FDSE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDSE (Prop_fdse_C_Q)         0.164     2.026 f  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/Q
                         net (fo=4, routed)           0.149     2.176    u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]
    SLICE_X76Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.221 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_3/O
                         net (fo=1, routed)           0.000     2.221    u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_3_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.330 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.330    u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[0]_i_2_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.396 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.396    u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]_i_1_n_5
    SLICE_X76Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.865     2.408    u_led_pwm_driver/i_clk
    SLICE_X76Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[6]/C
                         clock pessimism             -0.278     2.129    
    SLICE_X76Y100        FDSE (Hold_fdse_C_D)         0.134     2.263    u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.589%)  route 0.162ns (30.411%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.567     1.831    u_led_pwm_driver/i_clk
    SLICE_X60Y99         FDSE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDSE (Prop_fdse_C_Q)         0.164     1.995 f  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/Q
                         net (fo=4, routed)           0.161     2.157    u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]
    SLICE_X60Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.202 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_3/O
                         net (fo=1, routed)           0.000     2.202    u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_3_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.311 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.311    u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[0]_i_2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.364 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.364    u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]_i_1_n_7
    SLICE_X60Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.832     2.375    u_led_pwm_driver/i_clk
    SLICE_X60Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]/C
                         clock pessimism             -0.278     2.096    
    SLICE_X60Y100        FDSE (Hold_fdse_C_D)         0.134     2.230    u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.566     1.830    u_led_pwm_driver/i_clk
    SLICE_X56Y99         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.994 f  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[23]/Q
                         net (fo=3, routed)           0.149     2.144    u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[23]
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.189 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[20]_i_2/O
                         net (fo=1, routed)           0.000     2.189    u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[20]_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.298 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.298    u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[20]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.364 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.364    u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[24]_i_1_n_5
    SLICE_X56Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.830     2.373    u_led_pwm_driver/i_clk
    SLICE_X56Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[26]/C
                         clock pessimism             -0.278     2.094    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     2.228    u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_t_delayed1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_t_delayed2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.682%)  route 0.058ns (29.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.598     1.862    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/i_ext_spi_clk_x
    SLICE_X5Y83          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_t_delayed1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_t_delayed1_reg[6]/Q
                         net (fo=1, routed)           0.058     2.062    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_t_delayed1[6]
    SLICE_X4Y83          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_t_delayed2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.867     2.410    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/i_ext_spi_clk_x
    SLICE_X4Y83          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_t_delayed2_reg[6]/C
                         clock pessimism             -0.534     1.875    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.046     1.921    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_t_delayed2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_40mhz
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y46     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y46     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y32     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y32     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y34     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y34     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y38     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   s_clk_40mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X0Y20      u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X1Y44      u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y106    u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y106    u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y106    u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y106    u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y106    u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y106    u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y50      u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y50      u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y50      u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y50      u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y78     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y78     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y78     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y96     u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y98     u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y98     u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y98     u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y98     u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y98     u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y98     u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      132.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.256ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 1.123ns (36.268%)  route 1.973ns (63.732%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.622 - 135.632 ) 
    Source Clock Delay      (SCD):    6.308ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.690     6.308    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.875     7.183 f  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/EMPTY
                         net (fo=2, routed)           0.998     8.181    u_uart_tx_only/EMPTY
    SLICE_X7Y96          LUT6 (Prop_lut6_I5_O)        0.124     8.305 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2/O
                         net (fo=1, routed)           0.653     8.958    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I2_O)        0.124     9.082 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.323     9.405    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1_n_0
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.622    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism              0.311   141.933    
                         clock uncertainty           -0.206   141.727    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)       -0.067   141.660    u_uart_tx_only/s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        141.660    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                132.256    

Slack (MET) :             132.791ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.608ns (32.000%)  route 1.292ns (68.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 141.580 - 135.632 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.725     6.344    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y97          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     6.800 f  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.857     7.656    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.152     7.808 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.435     8.244    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y38         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.562   141.580    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311   141.891    
                         clock uncertainty           -0.206   141.686    
    RAMB18_X0Y38         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.651   141.035    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        141.035    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                132.791    

Slack (MET) :             132.911ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_i_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.897ns (34.927%)  route 1.671ns (65.073%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 141.623 - 135.632 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.478     6.821 r  u_uart_tx_only/s_i_aux_reg[1]/Q
                         net (fo=6, routed)           0.848     7.669    u_uart_tx_only/s_i_aux_reg_n_0_[1]
    SLICE_X6Y95          LUT6 (Prop_lut6_I2_O)        0.295     7.964 r  u_uart_tx_only/eo_uart_tx_i_3/O
                         net (fo=1, routed)           0.823     8.787    u_uart_tx_only/eo_uart_tx_i_3_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I2_O)        0.124     8.911 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     8.911    u_uart_tx_only/so_uart_tx
    SLICE_X6Y97          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.604   141.623    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y97          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism              0.328   141.951    
                         clock uncertainty           -0.206   141.745    
    SLICE_X6Y97          FDRE (Setup_fdre_C_D)        0.077   141.822    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                        141.822    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                132.911    

Slack (MET) :             133.060ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.609ns (31.567%)  route 1.320ns (68.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.622 - 135.632 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.749     7.547    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.153     7.700 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.572     8.272    u_uart_tx_only/s_i_aux
    SLICE_X7Y96          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.622    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y96          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism              0.328   141.950    
                         clock uncertainty           -0.206   141.744    
    SLICE_X7Y96          FDRE (Setup_fdre_C_CE)      -0.412   141.332    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.332    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                133.060    

Slack (MET) :             133.060ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.609ns (31.567%)  route 1.320ns (68.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.622 - 135.632 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.749     7.547    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.153     7.700 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.572     8.272    u_uart_tx_only/s_i_aux
    SLICE_X7Y96          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.622    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y96          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism              0.328   141.950    
                         clock uncertainty           -0.206   141.744    
    SLICE_X7Y96          FDRE (Setup_fdre_C_CE)      -0.412   141.332    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                        141.332    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                133.060    

Slack (MET) :             133.158ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.743ns (36.658%)  route 1.284ns (63.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.622 - 135.632 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.419     6.762 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.712     7.474    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X5Y96          LUT3 (Prop_lut3_I2_O)        0.324     7.798 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[2]_i_1/O
                         net (fo=1, routed)           0.572     8.370    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[2]
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.622    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                         clock pessimism              0.353   141.975    
                         clock uncertainty           -0.206   141.769    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)       -0.242   141.527    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        141.527    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                133.158    

Slack (MET) :             133.250ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.839ns (38.419%)  route 1.345ns (61.581%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.622 - 135.632 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.419     6.762 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.712     7.474    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.296     7.770 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2/O
                         net (fo=1, routed)           0.633     8.403    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2_n_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.124     8.527 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     8.527    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.622    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism              0.331   141.953    
                         clock uncertainty           -0.206   141.747    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)        0.029   141.776    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                        141.776    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                133.250    

Slack (MET) :             133.286ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.609ns (35.001%)  route 1.131ns (64.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.622 - 135.632 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.749     7.547    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.153     7.700 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.382     8.083    u_uart_tx_only/s_i_aux
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.622    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
                         clock pessimism              0.328   141.950    
                         clock uncertainty           -0.206   141.744    
    SLICE_X6Y96          FDRE (Setup_fdre_C_CE)      -0.376   141.368    u_uart_tx_only/s_i_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.368    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                133.286    

Slack (MET) :             133.286ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.609ns (35.001%)  route 1.131ns (64.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.622 - 135.632 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.749     7.547    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.153     7.700 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.382     8.083    u_uart_tx_only/s_i_aux
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.622    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism              0.328   141.950    
                         clock uncertainty           -0.206   141.744    
    SLICE_X6Y96          FDRE (Setup_fdre_C_CE)      -0.376   141.368    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.368    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                133.286    

Slack (MET) :             133.347ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_i_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.039%)  route 1.314ns (62.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.622 - 135.632 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.478     6.821 r  u_uart_tx_only/s_i_aux_reg[1]/Q
                         net (fo=6, routed)           1.314     8.135    u_uart_tx_only/s_i_aux_reg_n_0_[1]
    SLICE_X7Y96          LUT4 (Prop_lut4_I2_O)        0.295     8.430 r  u_uart_tx_only/s_i_aux[2]_i_1/O
                         net (fo=1, routed)           0.000     8.430    u_uart_tx_only/s_i_val[2]
    SLICE_X7Y96          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.622    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y96          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism              0.331   141.953    
                         clock uncertainty           -0.206   141.747    
    SLICE_X7Y96          FDRE (Setup_fdre_C_D)        0.029   141.776    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.776    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                133.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/Q
                         net (fo=4, routed)           0.081     2.089    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[3]
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.045     2.134 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     2.134    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.536     1.880    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.091     1.971    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.128ns (60.036%)  route 0.085ns (39.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.604     1.868    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y97          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDPE (Prop_fdpe_C_Q)         0.128     1.996 r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.085     2.082    u_reset_sync_7_37mhz/p_0_in[10]
    SLICE_X7Y97          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.875     2.418    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y97          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.549     1.868    
    SLICE_X7Y97          FDPE (Hold_fdpe_C_D)         0.004     1.872    u_reset_sync_7_37mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y95          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDPE (Prop_fdpe_C_Q)         0.141     2.008 r  u_reset_sync_7_37mhz/s_rst_shift_reg[6]/Q
                         net (fo=1, routed)           0.164     2.172    u_reset_sync_7_37mhz/p_0_in[7]
    SLICE_X7Y97          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.875     2.418    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y97          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
                         clock pessimism             -0.533     1.884    
    SLICE_X7Y97          FDPE (Hold_fdpe_C_D)         0.075     1.959    u_reset_sync_7_37mhz/s_rst_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.226ns (72.684%)  route 0.085ns (27.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.128     1.995 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/Q
                         net (fo=5, routed)           0.085     2.080    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[2]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.098     2.178 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.178    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                         clock pessimism             -0.549     1.867    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.092     1.959    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y94          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDPE (Prop_fdpe_C_Q)         0.164     2.031 r  u_reset_sync_7_37mhz/s_rst_shift_reg[1]/Q
                         net (fo=1, routed)           0.143     2.175    u_reset_sync_7_37mhz/p_0_in[2]
    SLICE_X6Y94          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y94          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
                         clock pessimism             -0.549     1.867    
    SLICE_X6Y94          FDPE (Hold_fdpe_C_D)         0.083     1.950    u_reset_sync_7_37mhz/s_rst_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.604     1.868    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y97          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDPE (Prop_fdpe_C_Q)         0.128     1.996 r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/Q
                         net (fo=1, routed)           0.120     2.116    u_reset_sync_7_37mhz/p_0_in[9]
    SLICE_X7Y97          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.875     2.418    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y97          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
                         clock pessimism             -0.549     1.868    
    SLICE_X7Y97          FDPE (Hold_fdpe_C_D)         0.023     1.891    u_reset_sync_7_37mhz/s_rst_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.307%)  route 0.150ns (44.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.150     2.159    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X5Y97          LUT3 (Prop_lut3_I0_O)        0.045     2.204 r  u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.204    u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.875     2.418    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y97          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism             -0.533     1.884    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.091     1.975    u_uart_tx_only/s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.604     1.868    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y97          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDPE (Prop_fdpe_C_Q)         0.128     1.996 r  u_reset_sync_7_37mhz/s_rst_shift_reg[7]/Q
                         net (fo=1, routed)           0.119     2.116    u_reset_sync_7_37mhz/p_0_in[8]
    SLICE_X7Y97          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.875     2.418    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y97          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
                         clock pessimism             -0.549     1.868    
    SLICE_X7Y97          FDPE (Hold_fdpe_C_D)         0.017     1.885    u_reset_sync_7_37mhz/s_rst_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.604     1.868    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y97          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDPE (Prop_fdpe_C_Q)         0.141     2.009 r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/Q
                         net (fo=1, routed)           0.158     2.167    u_reset_sync_7_37mhz/p_0_in[11]
    SLICE_X7Y97          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.875     2.418    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y97          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
                         clock pessimism             -0.549     1.868    
    SLICE_X7Y97          FDPE (Hold_fdpe_C_D)         0.061     1.929    u_reset_sync_7_37mhz/s_rst_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y95          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDPE (Prop_fdpe_C_Q)         0.141     2.008 r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/Q
                         net (fo=1, routed)           0.158     2.166    u_reset_sync_7_37mhz/p_0_in[5]
    SLICE_X7Y95          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y95          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
                         clock pessimism             -0.549     1.867    
    SLICE_X7Y95          FDPE (Hold_fdpe_C_D)         0.061     1.928    u_reset_sync_7_37mhz/s_rst_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.816 }
Period(ns):         135.632
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.632     133.056    RAMB18_X0Y38     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.632     133.477    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.632     134.383    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X6Y94      u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X7Y97      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X7Y97      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X7Y97      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X7Y97      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X6Y94      u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X6Y94      u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.632     77.728     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y94      u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X7Y97      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X7Y97      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X7Y97      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X7Y97      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y94      u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y94      u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y94      u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X7Y95      u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X7Y95      u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y94      u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X7Y97      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X7Y97      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X7Y97      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X7Y97      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y94      u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y94      u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y94      u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X7Y95      u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X7Y95      u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       23.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.030ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.124ns (9.801%)  route 1.141ns (90.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 30.980 - 25.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.711     6.330    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     6.786 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.141     7.927    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     8.051 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.051    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.593    30.980    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y78          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    31.212    
                         clock uncertainty           -0.160    31.051    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.029    31.080    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         31.080    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                 23.030    

Slack (MET) :             23.061ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/eio_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.150ns (11.720%)  route 1.130ns (88.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 30.980 - 25.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.711     6.330    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     6.786 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.130     7.916    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_spi_clk_1x
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.150     8.066 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/eio_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     8.066    u_pmod_sf3_custom_driver/sio_sck_fsm_o
    SLICE_X1Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.593    30.980    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X1Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                         clock pessimism              0.232    31.212    
                         clock uncertainty           -0.160    31.051    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)        0.075    31.126    u_pmod_sf3_custom_driver/eio_sck_o_reg
  -------------------------------------------------------------------
                         required time                         31.126    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                 23.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/eio_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.535ns  (logic 0.042ns (7.853%)  route 0.493ns (92.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 102.408 - 100.000 ) 
    Source Clock Delay      (SCD):    1.999ns = ( 101.999 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.594   101.858    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141   101.999 f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.493   102.492    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_spi_clk_1x
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.042   102.534 f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/eio_sck_o_INST_0/O
                         net (fo=1, routed)           0.000   102.534    u_pmod_sf3_custom_driver/sio_sck_fsm_o
    SLICE_X1Y78          FDRE                                         f  u_pmod_sf3_custom_driver/eio_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.865   102.408    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X1Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                         clock pessimism             -0.278   102.129    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.107   102.236    u_pmod_sf3_custom_driver/eio_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -102.236    
                         arrival time                         102.534    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.045ns (8.180%)  route 0.505ns (91.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.594     1.858    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.505     2.504    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.045     2.549 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.549    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.865     2.408    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y78          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.129    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.091     2.220    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.329    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       22.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.669ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.150ns (11.112%)  route 1.200ns (88.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 30.959 - 25.000 ) 
    Source Clock Delay      (SCD):    6.765ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.691     6.309    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.456     6.765 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.584     7.350    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X7Y122         LUT4 (Prop_lut4_I0_O)        0.150     7.500 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.616     8.115    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X6Y122         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.573    30.959    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X6Y122         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    31.191    
                         clock uncertainty           -0.160    31.031    
    SLICE_X6Y122         FDRE (Setup_fdre_C_D)       -0.247    30.784    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         30.784    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                 22.669    

Slack (MET) :             23.351ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.124ns (13.105%)  route 0.822ns (86.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 30.959 - 25.000 ) 
    Source Clock Delay      (SCD):    6.765ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.691     6.309    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.456     6.765 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.822     7.588    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X7Y122         LUT2 (Prop_lut2_I1_O)        0.124     7.712 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.712    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X7Y122         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.573    30.959    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X7Y122         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    31.191    
                         clock uncertainty           -0.160    31.031    
    SLICE_X7Y122         FDRE (Setup_fdre_C_D)        0.032    31.063    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         31.063    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                 23.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.045ns (13.505%)  route 0.288ns (86.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.587     1.851    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.141     1.992 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.288     2.281    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X7Y122         LUT2 (Prop_lut2_I1_O)        0.045     2.326 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.326    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X7Y122         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.854     2.398    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X7Y122         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.119    
    SLICE_X7Y122         FDRE (Hold_fdre_C_D)         0.092     2.211    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@800.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        0.448ns  (logic 0.046ns (10.272%)  route 0.402ns (89.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 802.398 - 800.000 ) 
    Source Clock Delay      (SCD):    1.992ns = ( 801.992 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   800.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   800.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   800.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   801.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   801.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.587   801.851    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.141   801.992 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.200   802.193    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X7Y122         LUT4 (Prop_lut4_I0_O)        0.046   802.239 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.202   802.440    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X6Y122         FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                    800.000   800.000 r  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   800.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   800.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   800.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   801.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   801.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.854   802.398    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X6Y122         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   802.119    
    SLICE_X6Y122         FDRE (Hold_fdre_C_D)        -0.010   802.109    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -802.109    
                         arrival time                         802.440    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_40mhz_virt_in
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack        9.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.792ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.791ns  (required time - arrival time)
  Source:                 ei_bt3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.490ns (30.732%)  route 1.105ns (69.268%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    B8                                                0.000    15.000 r  ei_bt3 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    15.490 r  ei_bt3_IBUF_inst/O
                         net (fo=1, routed)           1.105    16.596    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.599    26.863    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)       -0.014    26.387    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         26.387    
                         arrival time                         -16.596    
  -------------------------------------------------------------------
                         slack                                  9.791    

Slack (MET) :             9.998ns  (required time - arrival time)
  Source:                 eio_pmod_sf3_cipo_dq1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.480ns (34.767%)  route 0.900ns (65.233%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 26.859 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    V10                                               0.000    15.000 r  eio_pmod_sf3_cipo_dq1 (INOUT)
                         net (fo=1, unset)            0.000    15.000    eio_pmod_sf3_cipo_dq1_IOBUF_inst/IO
    V10                  IBUF (Prop_ibuf_I_O)         0.480    15.480 r  eio_pmod_sf3_cipo_dq1_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.900    16.380    u_pmod_sf3_custom_driver/eio_cipo_dq1_i
    SLICE_X5Y80          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.595    26.859    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X5Y80          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/C
                         clock pessimism              0.000    26.859    
                         clock uncertainty           -0.463    26.397    
    SLICE_X5Y80          FDRE (Setup_fdre_C_D)       -0.019    26.378    u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg
  -------------------------------------------------------------------
                         required time                         26.378    
                         arrival time                         -16.380    
  -------------------------------------------------------------------
                         slack                                  9.998    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.497ns (36.031%)  route 0.883ns (63.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    A8                                                0.000    15.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    15.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.883    16.380    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.599    26.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.014    26.387    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         26.387    
                         arrival time                         -16.380    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.033ns  (required time - arrival time)
  Source:                 ei_bt2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.472ns (34.998%)  route 0.877ns (65.002%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    B9                                                0.000    15.000 r  ei_bt2 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    15.472 r  ei_bt2_IBUF_inst/O
                         net (fo=1, routed)           0.877    16.349    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.599    26.863    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)       -0.019    26.382    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         26.382    
                         arrival time                         -16.349    
  -------------------------------------------------------------------
                         slack                                 10.033    

Slack (MET) :             10.037ns  (required time - arrival time)
  Source:                 ei_bt1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.474ns (35.126%)  route 0.875ns (64.874%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C9                                                0.000    15.000 r  ei_bt1 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    15.474 r  ei_bt1_IBUF_inst/O
                         net (fo=1, routed)           0.875    16.349    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.599    26.863    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)       -0.014    26.387    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         26.387    
                         arrival time                         -16.349    
  -------------------------------------------------------------------
                         slack                                 10.037    

Slack (MET) :             10.051ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.465ns (34.933%)  route 0.866ns (65.066%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C11                                               0.000    15.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    15.465 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.866    16.331    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.599    26.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.019    26.382    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         26.382    
                         arrival time                         -16.331    
  -------------------------------------------------------------------
                         slack                                 10.051    

Slack (MET) :             10.054ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.468ns (35.093%)  route 0.865ns (64.907%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C10                                               0.000    15.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    15.468 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.865    16.332    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.599    26.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.014    26.387    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         26.387    
                         arrival time                         -16.332    
  -------------------------------------------------------------------
                         slack                                 10.054    

Slack (MET) :             10.089ns  (required time - arrival time)
  Source:                 eio_pmod_sf3_wrpn_dq2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq2_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.458ns (35.445%)  route 0.834ns (64.555%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 26.857 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    T13                                               0.000    15.000 r  eio_pmod_sf3_wrpn_dq2 (INOUT)
                         net (fo=1, unset)            0.000    15.000    eio_pmod_sf3_wrpn_dq2_IOBUF_inst/IO
    T13                  IBUF (Prop_ibuf_I_O)         0.458    15.458 r  eio_pmod_sf3_wrpn_dq2_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.834    16.291    u_pmod_sf3_custom_driver/eio_wrpn_dq2_i
    SLICE_X5Y78          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq2_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.593    26.857    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X5Y78          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq2_meta_i_reg/C
                         clock pessimism              0.000    26.857    
                         clock uncertainty           -0.463    26.395    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)       -0.014    26.381    u_pmod_sf3_custom_driver/sio_dq2_meta_i_reg
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                         -16.291    
  -------------------------------------------------------------------
                         slack                                 10.089    

Slack (MET) :             10.122ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.487ns (38.393%)  route 0.781ns (61.607%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    A10                                               0.000    15.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    15.487 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.781    16.268    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.599    26.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.011    26.390    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         26.390    
                         arrival time                         -16.268    
  -------------------------------------------------------------------
                         slack                                 10.122    

Slack (MET) :             10.123ns  (required time - arrival time)
  Source:                 eio_pmod_sf3_copi_dq0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.471ns (37.377%)  route 0.790ns (62.623%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 26.860 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    V12                                               0.000    15.000 r  eio_pmod_sf3_copi_dq0 (INOUT)
                         net (fo=1, unset)            0.000    15.000    eio_pmod_sf3_copi_dq0_IOBUF_inst/IO
    V12                  IBUF (Prop_ibuf_I_O)         0.471    15.471 r  eio_pmod_sf3_copi_dq0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.790    16.261    u_pmod_sf3_custom_driver/eio_copi_dq0_i
    SLICE_X5Y81          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.596    26.860    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X5Y81          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/C
                         clock pessimism              0.000    26.860    
                         clock uncertainty           -0.463    26.398    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)       -0.014    26.384    u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg
  -------------------------------------------------------------------
                         required time                         26.384    
                         arrival time                         -16.261    
  -------------------------------------------------------------------
                         slack                                 10.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.792ns  (arrival time - required time)
  Source:                 ei_bt0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 1.417ns (47.905%)  route 1.541ns (52.095%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    D9                                                0.000    10.000 r  ei_bt0 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt0
    D9                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  ei_bt0_IBUF_inst/O
                         net (fo=1, routed)           1.541    12.957    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y157         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.892     6.511    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y157         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.511    
                         clock uncertainty            0.463     6.973    
    SLICE_X0Y157         FDRE (Hold_fdre_C_D)         0.192     7.165    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.165    
                         arrival time                          12.957    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.822ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_copi_dq0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 1.445ns (51.444%)  route 1.364ns (48.556%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    V12                                               0.000    10.000 r  eio_pmod_sf3_copi_dq0 (INOUT)
                         net (fo=1, unset)            0.000    10.000    eio_pmod_sf3_copi_dq0_IOBUF_inst/IO
    V12                  IBUF (Prop_ibuf_I_O)         1.445    11.445 r  eio_pmod_sf3_copi_dq0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.364    12.808    u_pmod_sf3_custom_driver/eio_copi_dq0_i
    SLICE_X5Y81          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.713     6.332    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X5Y81          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/C
                         clock pessimism              0.000     6.332    
                         clock uncertainty            0.463     6.794    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.192     6.986    u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -6.986    
                         arrival time                          12.808    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.877ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_hldn_dq3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 1.428ns (49.791%)  route 1.440ns (50.209%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    U13                                               0.000    10.000 r  eio_pmod_sf3_hldn_dq3 (INOUT)
                         net (fo=1, unset)            0.000    10.000    eio_pmod_sf3_hldn_dq3_IOBUF_inst/IO
    U13                  IBUF (Prop_ibuf_I_O)         1.428    11.428 r  eio_pmod_sf3_hldn_dq3_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.440    12.868    u_pmod_sf3_custom_driver/eio_hldn_dq3_i
    SLICE_X5Y81          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.713     6.332    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X5Y81          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg/C
                         clock pessimism              0.000     6.332    
                         clock uncertainty            0.463     6.794    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.196     6.990    u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -6.990    
                         arrival time                          12.868    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.909ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_wrpn_dq2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq2_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 1.431ns (49.492%)  route 1.461ns (50.509%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    T13                                               0.000    10.000 r  eio_pmod_sf3_wrpn_dq2 (INOUT)
                         net (fo=1, unset)            0.000    10.000    eio_pmod_sf3_wrpn_dq2_IOBUF_inst/IO
    T13                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  eio_pmod_sf3_wrpn_dq2_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.461    12.892    u_pmod_sf3_custom_driver/eio_wrpn_dq2_i
    SLICE_X5Y78          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq2_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.710     6.329    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X5Y78          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq2_meta_i_reg/C
                         clock pessimism              0.000     6.329    
                         clock uncertainty            0.463     6.791    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.192     6.983    u_pmod_sf3_custom_driver/sio_dq2_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -6.983    
                         arrival time                          12.892    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.914ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 1.460ns (50.275%)  route 1.444ns (49.725%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    A10                                               0.000    10.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460    11.460 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.444    12.904    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.199     6.990    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.990    
                         arrival time                          12.904    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.991ns  (arrival time - required time)
  Source:                 ei_bt1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 1.447ns (48.670%)  route 1.526ns (51.330%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C9                                                0.000    10.000 r  ei_bt1 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt1
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  ei_bt1_IBUF_inst/O
                         net (fo=1, routed)           1.526    12.974    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.710     6.328    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.192     6.983    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.983    
                         arrival time                          12.974    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.005ns  (arrival time - required time)
  Source:                 ei_bt2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 1.446ns (48.582%)  route 1.530ns (51.418%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    B9                                                0.000    10.000 r  ei_bt2 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt2
    B9                   IBUF (Prop_ibuf_I_O)         1.446    11.446 r  ei_bt2_IBUF_inst/O
                         net (fo=1, routed)           1.530    12.975    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.710     6.328    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.180     6.971    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.971    
                         arrival time                          12.975    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.023ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 1.470ns (48.912%)  route 1.536ns (51.088%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    A8                                                0.000    10.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470    11.470 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.536    13.006    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.192     6.983    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.983    
                         arrival time                          13.006    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.035ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 1.441ns (47.687%)  route 1.581ns (52.313%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C10                                               0.000    10.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441    11.441 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.581    13.022    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.196     6.987    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.987    
                         arrival time                          13.022    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.051ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 1.438ns (47.606%)  route 1.583ns (52.394%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C11                                               0.000    10.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.438    11.438 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.583    13.022    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.180     6.971    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.971    
                         arrival time                          13.022    
  -------------------------------------------------------------------
                         slack                                  6.051    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_40mhz
  To Clock:  wiz_40mhz_virt_in

Setup :            0  Failing Endpoints,  Worst Slack        6.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 3.967ns (46.817%)  route 4.506ns (53.183%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.629     6.248    u_led_pwm_driver/i_clk
    SLICE_X11Y76         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     6.704 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           4.506    11.210    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    14.720 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000    14.720    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -14.720    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 4.048ns (47.976%)  route 4.389ns (52.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.635     6.254    u_led_pwm_driver/i_clk
    SLICE_X14Y81         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.518     6.772 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           4.389    11.161    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    14.691 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    14.691    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -14.691    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.664ns  (logic 4.033ns (52.623%)  route 3.631ns (47.377%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.640     6.259    u_led_pwm_driver/i_clk
    SLICE_X34Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     6.777 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           3.631    10.408    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.515    13.923 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.923    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.923    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.653ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 3.974ns (55.652%)  route 3.166ns (44.349%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.626     6.245    u_led_pwm_driver/i_clk
    SLICE_X55Y99         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.456     6.701 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           3.166     9.867    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.385 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.385    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  7.653    

Slack (MET) :             7.824ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 4.000ns (57.217%)  route 2.991ns (42.783%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.604     6.222    u_led_pwm_driver/i_clk
    SLICE_X52Y114        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_fdre_C_Q)         0.456     6.678 r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           2.991     9.669    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    13.213 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.213    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  7.824    

Slack (MET) :             7.859ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 3.971ns (57.129%)  route 2.980ns (42.871%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.226ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.608     6.226    u_led_pwm_driver/i_clk
    SLICE_X55Y108        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y108        FDRE (Prop_fdre_C_Q)         0.456     6.682 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           2.980     9.663    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.178 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.178    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.178    
  -------------------------------------------------------------------
                         slack                                  7.859    

Slack (MET) :             7.866ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 3.964ns (57.134%)  route 2.974ns (42.866%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.614     6.232    u_led_pwm_driver/i_clk
    SLICE_X59Y103        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.456     6.688 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           2.974     9.663    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.508    13.171 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.171    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  7.866    

Slack (MET) :             7.887ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_hldn_dq3
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 4.025ns (59.004%)  route 2.796ns (40.996%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.711     6.330    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X1Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     6.786 f  u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/Q
                         net (fo=3, routed)           2.796     9.582    eio_pmod_sf3_hldn_dq3_IOBUF_inst/T
    U13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.569    13.151 r  eio_pmod_sf3_hldn_dq3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.151    eio_pmod_sf3_hldn_dq3
    U13                                                               r  eio_pmod_sf3_hldn_dq3 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                  7.887    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_sf3_sck
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 4.163ns (62.326%)  route 2.516ns (37.674%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.711     6.330    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X1Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.419     6.749 r  u_pmod_sf3_custom_driver/eio_sck_o_reg/Q
                         net (fo=1, routed)           2.516     9.265    eo_pmod_sf3_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.744    13.009 r  eo_pmod_sf3_sck_OBUF_inst/O
                         net (fo=0)                   0.000    13.009    eo_pmod_sf3_sck
    V11                                                               r  eo_pmod_sf3_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/eio_wrpn_dq2_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_wrpn_dq2
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 4.013ns (60.071%)  route 2.667ns (39.929%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.329ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.710     6.329    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X5Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_wrpn_dq2_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     6.785 r  u_pmod_sf3_custom_driver/eio_wrpn_dq2_o_reg/Q
                         net (fo=1, routed)           2.667     9.452    eio_pmod_sf3_wrpn_dq2_IOBUF_inst/I
    T13                  OBUFT (Prop_obuft_I_O)       3.557    13.009 r  eio_pmod_sf3_wrpn_dq2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.009    eio_pmod_sf3_wrpn_dq2
    T13                                                               r  eio_pmod_sf3_wrpn_dq2 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.025ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 1.404ns (76.468%)  route 0.432ns (23.532%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.587     1.851    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X6Y122         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164     2.015 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.432     2.447    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.687 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.687    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.026ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_csn
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 1.399ns (76.153%)  route 0.438ns (23.847%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.587     1.851    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X6Y122         FDRE                                         r  u_pmod_cls_custom_driver/eo_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164     2.015 r  u_pmod_cls_custom_driver/eo_csn_o_reg/Q
                         net (fo=1, routed)           0.438     2.454    eo_pmod_cls_csn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.689 r  eo_pmod_cls_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.689    eo_pmod_cls_csn
    E15                                                               r  eo_pmod_cls_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.047ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_cipo_dq1_t_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_cipo_dq1
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.965ns (52.134%)  route 0.886ns (47.866%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.594     1.858    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X1Y77          FDRE                                         r  u_pmod_sf3_custom_driver/eio_cipo_dq1_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_pmod_sf3_custom_driver/eio_cipo_dq1_t_reg/Q
                         net (fo=1, routed)           0.886     2.885    eio_pmod_sf3_cipo_dq1_IOBUF_inst/T
    V10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.709 r  eio_pmod_sf3_cipo_dq1_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.709    eio_pmod_sf3_cipo_dq1
    V10                                                               r  eio_pmod_sf3_cipo_dq1 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.709    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.059ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_copi_dq0
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.965ns (51.784%)  route 0.899ns (48.216%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.594     1.858    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X1Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/Q
                         net (fo=3, routed)           0.899     2.898    eio_pmod_sf3_copi_dq0_IOBUF_inst/T
    V12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.722 r  eio_pmod_sf3_copi_dq0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.722    eio_pmod_sf3_copi_dq0
    V12                                                               r  eio_pmod_sf3_copi_dq0 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.069ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 1.416ns (74.834%)  route 0.476ns (25.166%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.575     1.839    u_led_pwm_driver/i_clk
    SLICE_X9Y53          FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           0.476     2.456    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.731 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000     3.731    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.105ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_copi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 1.388ns (72.612%)  route 0.523ns (27.388%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.592     1.856    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X7Y116         FDRE                                         r  u_pmod_cls_custom_driver/eo_copi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.141     1.997 r  u_pmod_cls_custom_driver/eo_copi_o_reg/Q
                         net (fo=1, routed)           0.523     2.521    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.768 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000     3.768    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.768    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.140ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 1.384ns (70.966%)  route 0.566ns (29.034%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.588     1.852    u_led_pwm_driver/i_clk
    SLICE_X77Y112        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           0.566     2.560    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.243     3.803 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.803    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.803    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.177ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 1.386ns (70.188%)  route 0.589ns (29.812%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.600     1.864    u_led_pwm_driver/i_clk
    SLICE_X78Y94         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y94         FDRE (Prop_fdre_C_Q)         0.164     2.028 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           0.589     2.617    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         1.222     3.840 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.840    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.840    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.199ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 1.377ns (68.596%)  route 0.630ns (31.404%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.590     1.854    u_led_pwm_driver/i_clk
    SLICE_X75Y107        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y107        FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           0.630     2.626    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         1.236     3.861 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.861    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.209ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 1.371ns (67.734%)  route 0.653ns (32.266%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.583     1.847    u_led_pwm_driver/i_clk
    SLICE_X73Y117        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y117        FDRE (Prop_fdre_C_Q)         0.141     1.988 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           0.653     2.642    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     3.872 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.872    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.872    
  -------------------------------------------------------------------
                         slack                                  3.209    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_in

Setup :            0  Failing Endpoints,  Worst Slack      107.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             107.103ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_in  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             wiz_7_373mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            135.632ns  (wiz_7_373mhz_virt_in rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 4.041ns (56.297%)  route 3.137ns (43.703%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           14.500ns
  Clock Path Skew:        -6.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.632 - 135.632 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.725     6.344    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y97          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.518     6.862 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.137     9.998    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    13.521 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.521    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_in rise edge)
                                                    135.632   135.632 r  
                         ideal clock network latency
                                                      0.000   135.632    
                         clock pessimism              0.000   135.632    
                         clock uncertainty           -0.508   135.124    
                         output delay               -14.500   120.624    
  -------------------------------------------------------------------
                         required time                        120.624    
                         arrival time                         -13.521    
  -------------------------------------------------------------------
                         slack                                107.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.235ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_in  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             wiz_7_373mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_in rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 1.387ns (60.985%)  route 0.888ns (39.015%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.400ns
  Clock Path Skew:        -1.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.604     1.868    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y97          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.164     2.032 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           0.888     2.920    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.143 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.143    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.508     0.508    
                         output delay                 2.400     2.908    
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           4.143    
  -------------------------------------------------------------------
                         slack                                  1.235    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_40mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       16.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.745ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 0.518ns (9.198%)  route 5.114ns (90.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.926ns = ( 30.926 - 25.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.635     6.254    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X42Y95         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDPE (Prop_fdpe_C_Q)         0.518     6.772 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=957, routed)         5.114    11.886    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y46         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.540    30.926    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y46         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.232    31.158    
                         clock uncertainty           -0.160    30.998    
    RAMB18_X0Y46         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    28.630    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.630    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                 16.745    

Slack (MET) :             19.426ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.518ns (16.976%)  route 2.533ns (83.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 30.948 - 25.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.635     6.254    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X42Y95         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDPE (Prop_fdpe_C_Q)         0.518     6.772 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=957, routed)         2.533     9.305    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y34         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.562    30.948    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y34         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    31.259    
                         clock uncertainty           -0.160    31.099    
    RAMB18_X0Y34         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    28.731    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.731    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                 19.426    

Slack (MET) :             19.821ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.518ns (19.536%)  route 2.133ns (80.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 30.943 - 25.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.635     6.254    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X42Y95         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDPE (Prop_fdpe_C_Q)         0.518     6.772 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=957, routed)         2.133     8.905    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        1.557    30.943    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    31.254    
                         clock uncertainty           -0.160    31.094    
    RAMB18_X0Y32         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    28.726    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.726    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                 19.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.693ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.164ns (13.858%)  route 1.019ns (86.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.568     1.832    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X42Y95         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDPE (Prop_fdpe_C_Q)         0.164     1.996 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=957, routed)         1.019     3.016    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.881     2.424    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.912    
    RAMB18_X0Y32         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.323    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.164ns (12.392%)  route 1.159ns (87.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.568     1.832    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X42Y95         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDPE (Prop_fdpe_C_Q)         0.164     1.996 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=957, routed)         1.159     3.156    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y34         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.886     2.429    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y34         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.917    
    RAMB18_X0Y34         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.328    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             2.886ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.164ns (6.296%)  route 2.441ns (93.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.568     1.832    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X42Y95         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDPE (Prop_fdpe_C_Q)         0.164     1.996 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=957, routed)         2.441     4.437    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y46         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1717, routed)        0.875     2.418    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y46         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.278     2.140    
    RAMB18_X0Y46         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.551    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           4.437    
  -------------------------------------------------------------------
                         slack                                  2.886    





