Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/app/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4594955d09824719987ef8510722b99c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot op_test_tb_behav xil_defaultlib.op_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 132 differs from formal bit length 136 for port 'in' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/op_test_tb.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/OP_TSET_sca.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/OP_TSET_sca.v:32]
WARNING: [VRFC 10-3091] actual bit length 136 differs from formal bit length 16 for port 'seed' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/OP_TSET_sca.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 9 for port 'zeta_new_1' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/OP_TSET_sca.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/mod_unit.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(WIDTH=132,LENGTH=6...
Compiling module xil_defaultlib.PRNG
Compiling module xil_defaultlib.cofe_regs(WIDTH=9)
Compiling module xil_defaultlib.delay(N_CYCLES=2,BIT_WIDTH=9)
Compiling module xil_defaultlib.delay(N_CYCLES=13,BIT_WIDTH=9)
Compiling module xil_defaultlib.address_unit
Compiling module xil_defaultlib.dual_port_rom(WIDTH=32'b011000,L...
Compiling module xil_defaultlib.cofe_regs(WIDTH=32)
Compiling module xil_defaultlib.x_4(WIDTH=32'b010111)
Compiling module xil_defaultlib.twiddle_regs(WIDTH=32'b010111)
Compiling module xil_defaultlib.mult_stage
Compiling module xil_defaultlib.DecoupledStage
Compiling module xil_defaultlib.DecoupledStage_1
Compiling module xil_defaultlib.DecoupledStage_2
Compiling module xil_defaultlib.Barrett
Compiling module xil_defaultlib.mod_mult(WIDTH=32'b010111)
Compiling module xil_defaultlib.mod_add(WIDTH=32'b010111)
Compiling module xil_defaultlib.mod_sub(WIDTH=32'b010111)
Compiling module xil_defaultlib.butterfly2x2_csa(WIDTH=32'b01011...
Compiling module xil_defaultlib.operation_module(WIDTH=32'b01011...
Compiling module xil_defaultlib.OP_TEST_sca
Compiling module xil_defaultlib.op_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot op_test_tb_behav
