<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-ushort-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-ushort-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:02.228761</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0x22fd470: i16 = rotl 0x22eee18, 0x22ef020
  0x22eee18: i16,ch = load&lt;(load 2 from %ir.arrayidx, !tbaa !15, addrspace 1)&gt; 0x205cc78, 0x22fd2d0, undef:i64
    0x22fd2d0: i64 = add 0x22ef360, 0x22fd268
      0x22ef360: i64 = bitcast 0x22ef158
        0x22ef158: v2i32 = BUILD_VECTOR 0x22eef50, 0x22ef0f0
          0x22eef50: i32 = extract_vector_elt 0x22fd5a8, Constant:i32&lt;2&gt;
            0x22fd5a8: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x205cc78, 0x22ef2f8, undef:i64
              0x22ef2f8: i64 = AssertAlign 0x22ef6a0
                0x22ef6a0: i64,ch = CopyFromReg 0x205cc78, Register:i64 %3
                  0x22fcd88: i64 = Register %3
              0x22eed48: i64 = undef
            0x22ef568: i32 = Constant&lt;2&gt;
          0x22ef0f0: i32 = extract_vector_elt 0x22fd5a8, Constant:i32&lt;3&gt;
            0x22fd5a8: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x205cc78, 0x22ef2f8, undef:i64
              0x22ef2f8: i64 = AssertAlign 0x22ef6a0
                0x22ef6a0: i64,ch = CopyFromReg 0x205cc78, Register:i64 %3
                  0x22fcd88: i64 = Register %3
              0x22eed48: i64 = undef
            0x22ef088: i32 = Constant&lt;3&gt;
      0x22fd268: i64 = shl 0x22eece0, Constant:i32&lt;1&gt;
        0x22eece0: i64,i1 = MAD_U64_U32 0x22ef9e0, 0x22ef1c0, 0x22fd130
          0x22ef9e0: i32 = and 0x22ef910, Constant:i32&lt;65535&gt;
            0x22ef910: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x205cc78, 0x22ef8a8, undef:i64
              0x22ef8a8: i64 = add nuw 0x22ef7d8, Constant:i64&lt;4&gt;
                0x22ef7d8: i64 = AssertAlign 0x22fd748
                  0x22fd748: i64,ch = CopyFromReg 0x205cc78, Register:i64 %2

                0x22ef840: i64 = Constant&lt;4&gt;
              0x22eed48: i64 = undef
            0x22ef978: i32 = Constant&lt;65535&gt;
          0x22ef1c0: i32,ch = CopyFromReg 0x205cc78, Register:i32 %4
            0x22fcec0: i32 = Register %4
          0x22fd130: i64 = add nuw nsw 0x22eeee8, 0x22fd0c8
            0x22eeee8: i64 = zero_extend 0x22fd408
              0x22fd408: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x205cc78, 0x22efb18, undef:i64
                0x22efb18: i64 = add 0x22fcc50, Constant:i64&lt;28&gt;
                  0x22fcc50: i64 = AssertAlign 0x22ef6a0

                  0x22fd6e0: i64 = Constant&lt;28&gt;
                0x22eed48: i64 = undef
            0x22fd0c8: i64 = zero_extend 0x22fce58
              0x22fce58: i32 = AssertZext 0x22ef638, ValueType:ch:i10
                0x22ef638: i32,ch = CopyFromReg 0x205cc78, Register:i32 %0
                  0x22fcf90: i32 = Register %0
        0x22ef498: i32 = Constant&lt;1&gt;
    0x22eed48: i64 = undef
  0x22ef020: i16,ch = load&lt;(load 2 from %ir.arrayidx2, !tbaa !15, addrspace 1)&gt; 0x205cc78, 0x22fd3a0, undef:i64
    0x22fd3a0: i64 = add 0x22eee80, 0x22fd268
      0x22eee80: i64 = bitcast 0x22ef5d0
        0x22ef5d0: v2i32 = BUILD_VECTOR 0x22fccb8, 0x22ef500
          0x22fccb8: i32 = extract_vector_elt 0x22eedb0, Constant:i32&lt;0&gt;
            0x22eedb0: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x205cc78, 0x22eec78, undef:i64
              0x22eec78: i64 = add nuw 0x22ef2f8, Constant:i64&lt;16&gt;
                0x22ef2f8: i64 = AssertAlign 0x22ef6a0
                  0x22ef6a0: i64,ch = CopyFromReg 0x205cc78, Register:i64 %3

                0x22eec10: i64 = Constant&lt;16&gt;
              0x22eed48: i64 = undef
            0x22ef3c8: i32 = Constant&lt;0&gt;
          0x22ef500: i32 = extract_vector_elt 0x22eedb0, Constant:i32&lt;1&gt;
            0x22eedb0: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x205cc78, 0x22eec78, undef:i64
              0x22eec78: i64 = add nuw 0x22ef2f8, Constant:i64&lt;16&gt;
                0x22ef2f8: i64 = AssertAlign 0x22ef6a0
                  0x22ef6a0: i64,ch = CopyFromReg 0x205cc78, Register:i64 %3

                0x22eec10: i64 = Constant&lt;16&gt;
              0x22eed48: i64 = undef
            0x22ef498: i32 = Constant&lt;1&gt;
      0x22fd268: i64 = shl 0x22eece0, Constant:i32&lt;1&gt;
        0x22eece0: i64,i1 = MAD_U64_U32 0x22ef9e0, 0x22ef1c0, 0x22fd130
          0x22ef9e0: i32 = and 0x22ef910, Constant:i32&lt;65535&gt;
            0x22ef910: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x205cc78, 0x22ef8a8, undef:i64
              0x22ef8a8: i64 = add nuw 0x22ef7d8, Constant:i64&lt;4&gt;
                0x22ef7d8: i64 = AssertAlign 0x22fd748
                  0x22fd748: i64,ch = CopyFromReg 0x205cc78, Register:i64 %2

                0x22ef840: i64 = Constant&lt;4&gt;
              0x22eed48: i64 = undef
            0x22ef978: i32 = Constant&lt;65535&gt;
          0x22ef1c0: i32,ch = CopyFromReg 0x205cc78, Register:i32 %4
            0x22fcec0: i32 = Register %4
          0x22fd130: i64 = add nuw nsw 0x22eeee8, 0x22fd0c8
            0x22eeee8: i64 = zero_extend 0x22fd408
              0x22fd408: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x205cc78, 0x22efb18, undef:i64
                0x22efb18: i64 = add 0x22fcc50, Constant:i64&lt;28&gt;
                  0x22fcc50: i64 = AssertAlign 0x22ef6a0

                  0x22fd6e0: i64 = Constant&lt;28&gt;
                0x22eed48: i64 = undef
            0x22fd0c8: i64 = zero_extend 0x22fce58
              0x22fce58: i32 = AssertZext 0x22ef638, ValueType:ch:i10
                0x22ef638: i32,ch = CopyFromReg 0x205cc78, Register:i32 %0
                  0x22fcf90: i32 = Register %0
        0x22ef498: i32 = Constant&lt;1&gt;
    0x22eed48: i64 = undef
In function: test_1_rotate_ushort
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-ushort-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
