# do tb_Mux4to1.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# Name of test bench entity
# set TestBench "tb_Mux4to1"
# tb_Mux4to1
# 
# Add 
# vcom -93 -work work {Mux4to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:08:38 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work Mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux4to1
# -- Compiling architecture arch_Mux4to1 of Mux4to1
# End time: 07:08:38 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {tb_Mux4to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:08:38 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work tb_Mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Mux4to1
# -- Compiling architecture Mux4to1_arch of tb_Mux4to1
# End time: 07:08:38 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  $TestBench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_Mux4to1 
# Start time: 07:08:38 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_mux4to1(mux4to1_arch)
# Loading work.mux4to1(arch_mux4to1)
# 
#add wave *
# add wave -label "A" A
# add wave -label "B" B
# add wave -label "C" C
# add wave -label "D" D
# 
# add wave -label "S1" S1
# add wave -label "S0" S0
# 
# add wave -label "Y" Y
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# 
# wave zoom full
# 0 ps
# 420 ns
# End time: 07:11:37 on Nov 05,2020, Elapsed time: 0:02:59
# Errors: 0, Warnings: 0
