Aug 27, 2018 2:12:23 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Mon Aug 27 14:12:23 CEST 2018


Aug 27, 2018 2:12:23 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([ccu4,_,cc4,_],'ccu4_slice_config$01759879592$0'),
uri([ccu4,0,cc4,1],'ccu4_slice_config$01759879592$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
reserved([ccu8,_,cc8,_],'pwm$572424432$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
reserved([ccu8,_,cc8,_],'pwm$01465631857$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
reserved([ccu8,_,cc8,_],'pwm$791279150$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
reserved([ccu4,_,cc4,_],'pwm$01903953723$3'),
uri([ccu4,0,cc4,0],'pwm$01903953723$3'),
reserved([p,_,pad,_],'pwm$01955938871$3'),
reserved([devicepackage,0,_],'pwm$0173237357$3'),
reserved([ccu4,_,cc4,_],'pwm$352957284$4'),
uri([ccu4,0,cc4,3],'pwm$352957284$4'),
reserved([p,_,pad,_],'pwm$02022945624$4'),
reserved([devicepackage,0,_],'pwm$0161921230$4'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),

reserved([devicepackage,0,_],'uart$01011659048$0'),
reserved([ccu4,_,cc4,_],'ccu4_slice_config$497031415$1'),
uri([ccu4,0,cc4,2],'ccu4_slice_config$497031415$1'),
reserved([usic,_,channel,_],'i2c_master$01490562677$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873880$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873818$0'),
reserved([p,_,pad,_],'i2c_master$01962465252$0'),
reserved([p,_,pad,_],'i2c_master$01962465272$0'),
reserved([devicepackage,0,_],'i2c_master$01183604782$0'),
reserved([devicepackage,0,_],'i2c_master$01183604802$0'),
reserved([ccu8,GLOBAL_CCU80sv0,global],'global_ccu8$0473506526$0'),
reserved([scu,_,gcu,ccu8_global_enable,GLOBAL_CCU80sv0],'global_ccu8$1536212608$0'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('clock_xmc1$02010375550$0',dco2_clk,'clock_xmc1$02010375550$0$dco2_clk'),
signal('clock_xmc1$02010375550$0',osc_lp_clk,'clock_xmc1$02010375550$0$osc_lp_clk'),
signal('clock_xmc1$02010375550$0',osc_hp_xtal1,'clock_xmc1$02010375550$0$osc_hp_xtal1'),
signal('clock_xmc1$02010375550$0',osc_hp_xtal2,'clock_xmc1$02010375550$0$osc_hp_xtal2'),
signal('clock_xmc1$02010375550$0',osc_lp_xtal1,'clock_xmc1$02010375550$0$osc_lp_xtal1'),
signal('clock_xmc1$02010375550$0',osc_lp_xtal2,'clock_xmc1$02010375550$0$osc_lp_xtal2'),
signal('ccu4_slice_config$01759879592$0',global_signal,'ccu4_slice_config$01759879592$0$global_signal'),
signal('ccu4_slice_config$01759879592$0',st,'ccu4_slice_config$01759879592$0$st'),
signal('ccu4_slice_config$01759879592$0',out,'ccu4_slice_config$01759879592$0$out'),
signal('ccu4_slice_config$01759879592$0',ps,'ccu4_slice_config$01759879592$0$ps'),
signal('ccu4_slice_config$01759879592$0',gp0_unsync,'ccu4_slice_config$01759879592$0$gp0_unsync'),
signal('ccu4_slice_config$01759879592$0',gp1_unsync,'ccu4_slice_config$01759879592$0$gp1_unsync'),
signal('ccu4_slice_config$01759879592$0',gp2_unsync,'ccu4_slice_config$01759879592$0$gp2_unsync'),
signal('ccu4_slice_config$01759879592$0',gp0,'ccu4_slice_config$01759879592$0$gp0'),
signal('ccu4_slice_config$01759879592$0',gp1,'ccu4_slice_config$01759879592$0$gp1'),
signal('ccu4_slice_config$01759879592$0',gp2,'ccu4_slice_config$01759879592$0$gp2'),
signal('ccu4_slice_config$01759879592$0',concat_bus_out,'ccu4_slice_config$01759879592$0$concat_bus_out'),
signal('ccu4_slice_config$01759879592$0',concat_bus_in,'ccu4_slice_config$01759879592$0$concat_bus_in'),
signal('ccu4_slice_config$01759879592$0',mci,'ccu4_slice_config$01759879592$0$mci'),
signal('ccu4_slice_config$01759879592$0',mcss,'ccu4_slice_config$01759879592$0$mcss'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
signal('pwm$572424432$0',global_signal,'pwm$572424432$0$global_signal'),
signal('pwm$572424432$0',cmd1s_cmu1s,'pwm$572424432$0$cmd1s_cmu1s'),
signal('pwm$572424432$0',pmus_omds,'pwm$572424432$0$pmus_omds'),
signal('pwm$572424432$0',st,'pwm$572424432$0$st'),
signal('pwm$572424432$0',out0,'pwm$572424432$0$out0'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$01465631857$1',global_signal,'pwm$01465631857$1$global_signal'),
signal('pwm$01465631857$1',cmd1s_cmu1s,'pwm$01465631857$1$cmd1s_cmu1s'),
signal('pwm$01465631857$1',pmus_omds,'pwm$01465631857$1$pmus_omds'),
signal('pwm$01465631857$1',st,'pwm$01465631857$1$st'),
signal('pwm$01465631857$1',out0,'pwm$01465631857$1$out0'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$791279150$2',global_signal,'pwm$791279150$2$global_signal'),
signal('pwm$791279150$2',cmd1s_cmu1s,'pwm$791279150$2$cmd1s_cmu1s'),
signal('pwm$791279150$2',pmus_omds,'pwm$791279150$2$pmus_omds'),
signal('pwm$791279150$2',st,'pwm$791279150$2$st'),
signal('pwm$791279150$2',out0,'pwm$791279150$2$out0'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
signal('pwm$01903953723$3',global_signal,'pwm$01903953723$3$global_signal'),
signal('pwm$01903953723$3',cmds_cmus,'pwm$01903953723$3$cmds_cmus'),
signal('pwm$01903953723$3',pmus_omds,'pwm$01903953723$3$pmus_omds'),
signal('pwm$01903953723$3',st,'pwm$01903953723$3$st'),
signal('pwm$01903953723$3',out,'pwm$01903953723$3$out'),
signal('pwm$01955938871$3',pad,'pwm$01955938871$3$pad'),
signal('pwm$0173237357$3',pin,'pwm$0173237357$3$pin'),
signal('pwm$352957284$4',global_signal,'pwm$352957284$4$global_signal'),
signal('pwm$352957284$4',cmds_cmus,'pwm$352957284$4$cmds_cmus'),
signal('pwm$352957284$4',pmus_omds,'pwm$352957284$4$pmus_omds'),
signal('pwm$352957284$4',st,'pwm$352957284$4$st'),
signal('pwm$352957284$4',out,'pwm$352957284$4$out'),
signal('pwm$02022945624$4',pad,'pwm$02022945624$4$pad'),
signal('pwm$0161921230$4',pin,'pwm$0161921230$4$pin'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('ccu4_slice_config$497031415$1',global_signal,'ccu4_slice_config$497031415$1$global_signal'),
signal('ccu4_slice_config$497031415$1',st,'ccu4_slice_config$497031415$1$st'),
signal('ccu4_slice_config$497031415$1',out,'ccu4_slice_config$497031415$1$out'),
signal('ccu4_slice_config$497031415$1',ps,'ccu4_slice_config$497031415$1$ps'),
signal('ccu4_slice_config$497031415$1',gp0_unsync,'ccu4_slice_config$497031415$1$gp0_unsync'),
signal('ccu4_slice_config$497031415$1',gp1_unsync,'ccu4_slice_config$497031415$1$gp1_unsync'),
signal('ccu4_slice_config$497031415$1',gp2_unsync,'ccu4_slice_config$497031415$1$gp2_unsync'),
signal('ccu4_slice_config$497031415$1',gp0,'ccu4_slice_config$497031415$1$gp0'),
signal('ccu4_slice_config$497031415$1',gp1,'ccu4_slice_config$497031415$1$gp1'),
signal('ccu4_slice_config$497031415$1',gp2,'ccu4_slice_config$497031415$1$gp2'),
signal('ccu4_slice_config$497031415$1',concat_bus_out,'ccu4_slice_config$497031415$1$concat_bus_out'),
signal('ccu4_slice_config$497031415$1',concat_bus_in,'ccu4_slice_config$497031415$1$concat_bus_in'),
signal('ccu4_slice_config$497031415$1',mci,'ccu4_slice_config$497031415$1$mci'),
signal('ccu4_slice_config$497031415$1',mcss,'ccu4_slice_config$497031415$1$mcss'),
signal('i2c_master$01962465252$0',pad,'i2c_master$01962465252$0$pad'),
signal('i2c_master$01962465272$0',pad,'i2c_master$01962465272$0$pad'),
signal('i2c_master$01490562677$0',dout0,'i2c_master$01490562677$0$dout0'),
signal('i2c_master$01490562677$0',dx0ins,'i2c_master$01490562677$0$dx0ins'),
signal('i2c_master$01490562677$0',dx1ins,'i2c_master$01490562677$0$dx1ins'),
signal('i2c_master$01490562677$0',sclkout,'i2c_master$01490562677$0$sclkout'),
signal('i2c_master$01490562677$0',standard_transmit_buffer_int,'i2c_master$01490562677$0$standard_transmit_buffer_int'),
signal('i2c_master$01490562677$0',standard_receive_buffer_int,'i2c_master$01490562677$0$standard_receive_buffer_int'),
signal('i2c_master$01490562677$0',alternate_receive_buffer_int,'i2c_master$01490562677$0$alternate_receive_buffer_int'),
signal('i2c_master$01490562677$0',protocol_specific_int,'i2c_master$01490562677$0$protocol_specific_int'),
signal('i2c_master$991873880$0',signal_in,'i2c_master$991873880$0$signal_in'),
signal('i2c_master$991873818$0',signal_in,'i2c_master$991873818$0$signal_in'),
signal('i2c_master$01183604782$0',pin,'i2c_master$01183604782$0$pin'),
signal('i2c_master$01183604802$0',pin,'i2c_master$01183604802$0$pin'),
signal('global_ccu8$0473506526$0',global_signal,'global_ccu8$0473506526$0$global_signal'),
signal('global_ccu8$0473506526$0',clk,'global_ccu8$0473506526$0$clk'),
signal('global_ccu8$1536212608$0',gsc_enable,'global_ccu8$1536212608$0$gsc_enable'),
connected('clock_xmc1$02010375550$0$dco2_clk','clock_xmc1$02010375550$0$frtc',1),
connected('global_ccu4$595667498$0$global_signal','ccu4_slice_config$01759879592$0$global_signal',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','ccu4_slice_config$497031415$1$gp0_unsync',1),
connected('digital_io$01310748862$0$pad','ccu4_slice_config$497031415$1$gp1_unsync',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','ccu4_slice_config$01759879592$0$gp0_unsync',1),
connected('digital_io$01821283039$1$pad','ccu4_slice_config$01759879592$0$gp1_unsync',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$572424432$0$out0','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$572424432$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$01465631857$1$out0','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$01465631857$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$791279150$2$out0','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$791279150$2$global_signal',1),
connected('pwm$0173237357$3$pin','pwm$01955938871$3$pad',1),
connected('pwm$01903953723$3$out','pwm$01955938871$3$pad',1),
connected('pwm$01955938871$3$pad','pwm$0173237357$3$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$01903953723$3$global_signal',1),
connected('pwm$0161921230$4$pin','pwm$02022945624$4$pad',1),
connected('pwm$352957284$4$out','pwm$02022945624$4$pad',1),
connected('pwm$02022945624$4$pad','pwm$0161921230$4$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$352957284$4$global_signal',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','ccu4_slice_config$497031415$1$global_signal',1),
connected('i2c_master$01183604802$0$pin','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01183604782$0$pin','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$sclkout','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01490562677$0$dout0','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$alternate_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_transmit_buffer_int','i2c_master$991873880$0$signal_in',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01183604802$0$pin',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01490562677$0$dx1ins',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01183604782$0$pin',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01490562677$0$dx0ins',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4),
register_value('i2c_master$01490562677$0',tbctr_size,4),
register_value('i2c_master$01490562677$0',rbctr_size,4)],'uart$01011659048$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Aug 27, 2018 2:12:24 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 146


Aug 27, 2018 2:12:24 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/7, /devicepackage/0/19, /devicepackage/0/14, /devicepackage/0/13, /devicepackage/0/11, /devicepackage/0/18, /devicepackage/0/17, /devicepackage/0/16, /devicepackage/0/15, /devicepackage/0/8, /devicepackage/0/20, /devicepackage/0/23, /devicepackage/0/24, /devicepackage/0/36, /devicepackage/0/35]


Aug 27, 2018 2:12:40 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Mon Aug 27 14:12:40 CEST 2018


Aug 27, 2018 2:12:40 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([ccu4,_,cc4,_],'ccu4_slice_config$01759879592$0'),
uri([ccu4,0,cc4,1],'ccu4_slice_config$01759879592$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
reserved([ccu8,_,cc8,_],'pwm$572424432$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
reserved([ccu8,_,cc8,_],'pwm$01465631857$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
reserved([ccu8,_,cc8,_],'pwm$791279150$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
reserved([ccu4,_,cc4,_],'pwm$01903953723$3'),
uri([ccu4,0,cc4,0],'pwm$01903953723$3'),
reserved([p,_,pad,_],'pwm$01955938871$3'),
reserved([devicepackage,0,_],'pwm$0173237357$3'),
reserved([ccu4,_,cc4,_],'pwm$352957284$4'),
uri([ccu4,0,cc4,3],'pwm$352957284$4'),
reserved([p,_,pad,_],'pwm$02022945624$4'),
reserved([devicepackage,0,_],'pwm$0161921230$4'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),

reserved([devicepackage,0,_],'uart$01011659048$0'),

reserved([ccu4,_,cc4,_],'ccu4_slice_config$497031415$1'),
uri([ccu4,0,cc4,2],'ccu4_slice_config$497031415$1'),
reserved([usic,_,channel,_],'i2c_master$01490562677$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873880$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873818$0'),
reserved([p,_,pad,_],'i2c_master$01962465252$0'),
reserved([p,_,pad,_],'i2c_master$01962465272$0'),
reserved([devicepackage,0,_],'i2c_master$01183604782$0'),
reserved([devicepackage,0,_],'i2c_master$01183604802$0'),
reserved([ccu8,GLOBAL_CCU80sv0,global],'global_ccu8$0473506526$0'),
reserved([scu,_,gcu,ccu8_global_enable,GLOBAL_CCU80sv0],'global_ccu8$1536212608$0'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('clock_xmc1$02010375550$0',dco2_clk,'clock_xmc1$02010375550$0$dco2_clk'),
signal('clock_xmc1$02010375550$0',osc_lp_clk,'clock_xmc1$02010375550$0$osc_lp_clk'),
signal('clock_xmc1$02010375550$0',osc_hp_xtal1,'clock_xmc1$02010375550$0$osc_hp_xtal1'),
signal('clock_xmc1$02010375550$0',osc_hp_xtal2,'clock_xmc1$02010375550$0$osc_hp_xtal2'),
signal('clock_xmc1$02010375550$0',osc_lp_xtal1,'clock_xmc1$02010375550$0$osc_lp_xtal1'),
signal('clock_xmc1$02010375550$0',osc_lp_xtal2,'clock_xmc1$02010375550$0$osc_lp_xtal2'),
signal('ccu4_slice_config$01759879592$0',global_signal,'ccu4_slice_config$01759879592$0$global_signal'),
signal('ccu4_slice_config$01759879592$0',st,'ccu4_slice_config$01759879592$0$st'),
signal('ccu4_slice_config$01759879592$0',out,'ccu4_slice_config$01759879592$0$out'),
signal('ccu4_slice_config$01759879592$0',ps,'ccu4_slice_config$01759879592$0$ps'),
signal('ccu4_slice_config$01759879592$0',gp0_unsync,'ccu4_slice_config$01759879592$0$gp0_unsync'),
signal('ccu4_slice_config$01759879592$0',gp1_unsync,'ccu4_slice_config$01759879592$0$gp1_unsync'),
signal('ccu4_slice_config$01759879592$0',gp2_unsync,'ccu4_slice_config$01759879592$0$gp2_unsync'),
signal('ccu4_slice_config$01759879592$0',gp0,'ccu4_slice_config$01759879592$0$gp0'),
signal('ccu4_slice_config$01759879592$0',gp1,'ccu4_slice_config$01759879592$0$gp1'),
signal('ccu4_slice_config$01759879592$0',gp2,'ccu4_slice_config$01759879592$0$gp2'),
signal('ccu4_slice_config$01759879592$0',concat_bus_out,'ccu4_slice_config$01759879592$0$concat_bus_out'),
signal('ccu4_slice_config$01759879592$0',concat_bus_in,'ccu4_slice_config$01759879592$0$concat_bus_in'),
signal('ccu4_slice_config$01759879592$0',mci,'ccu4_slice_config$01759879592$0$mci'),
signal('ccu4_slice_config$01759879592$0',mcss,'ccu4_slice_config$01759879592$0$mcss'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
signal('pwm$572424432$0',global_signal,'pwm$572424432$0$global_signal'),
signal('pwm$572424432$0',cmd1s_cmu1s,'pwm$572424432$0$cmd1s_cmu1s'),
signal('pwm$572424432$0',pmus_omds,'pwm$572424432$0$pmus_omds'),
signal('pwm$572424432$0',st,'pwm$572424432$0$st'),
signal('pwm$572424432$0',out0,'pwm$572424432$0$out0'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$01465631857$1',global_signal,'pwm$01465631857$1$global_signal'),
signal('pwm$01465631857$1',cmd1s_cmu1s,'pwm$01465631857$1$cmd1s_cmu1s'),
signal('pwm$01465631857$1',pmus_omds,'pwm$01465631857$1$pmus_omds'),
signal('pwm$01465631857$1',st,'pwm$01465631857$1$st'),
signal('pwm$01465631857$1',out0,'pwm$01465631857$1$out0'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$791279150$2',global_signal,'pwm$791279150$2$global_signal'),
signal('pwm$791279150$2',cmd1s_cmu1s,'pwm$791279150$2$cmd1s_cmu1s'),
signal('pwm$791279150$2',pmus_omds,'pwm$791279150$2$pmus_omds'),
signal('pwm$791279150$2',st,'pwm$791279150$2$st'),
signal('pwm$791279150$2',out0,'pwm$791279150$2$out0'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
signal('pwm$01903953723$3',global_signal,'pwm$01903953723$3$global_signal'),
signal('pwm$01903953723$3',cmds_cmus,'pwm$01903953723$3$cmds_cmus'),
signal('pwm$01903953723$3',pmus_omds,'pwm$01903953723$3$pmus_omds'),
signal('pwm$01903953723$3',st,'pwm$01903953723$3$st'),
signal('pwm$01903953723$3',out,'pwm$01903953723$3$out'),
signal('pwm$01955938871$3',pad,'pwm$01955938871$3$pad'),
signal('pwm$0173237357$3',pin,'pwm$0173237357$3$pin'),
signal('pwm$352957284$4',global_signal,'pwm$352957284$4$global_signal'),
signal('pwm$352957284$4',cmds_cmus,'pwm$352957284$4$cmds_cmus'),
signal('pwm$352957284$4',pmus_omds,'pwm$352957284$4$pmus_omds'),
signal('pwm$352957284$4',st,'pwm$352957284$4$st'),
signal('pwm$352957284$4',out,'pwm$352957284$4$out'),
signal('pwm$02022945624$4',pad,'pwm$02022945624$4$pad'),
signal('pwm$0161921230$4',pin,'pwm$0161921230$4$pin'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('ccu4_slice_config$497031415$1',global_signal,'ccu4_slice_config$497031415$1$global_signal'),
signal('ccu4_slice_config$497031415$1',st,'ccu4_slice_config$497031415$1$st'),
signal('ccu4_slice_config$497031415$1',out,'ccu4_slice_config$497031415$1$out'),
signal('ccu4_slice_config$497031415$1',ps,'ccu4_slice_config$497031415$1$ps'),
signal('ccu4_slice_config$497031415$1',gp0_unsync,'ccu4_slice_config$497031415$1$gp0_unsync'),
signal('ccu4_slice_config$497031415$1',gp1_unsync,'ccu4_slice_config$497031415$1$gp1_unsync'),
signal('ccu4_slice_config$497031415$1',gp2_unsync,'ccu4_slice_config$497031415$1$gp2_unsync'),
signal('ccu4_slice_config$497031415$1',gp0,'ccu4_slice_config$497031415$1$gp0'),
signal('ccu4_slice_config$497031415$1',gp1,'ccu4_slice_config$497031415$1$gp1'),
signal('ccu4_slice_config$497031415$1',gp2,'ccu4_slice_config$497031415$1$gp2'),
signal('ccu4_slice_config$497031415$1',concat_bus_out,'ccu4_slice_config$497031415$1$concat_bus_out'),
signal('ccu4_slice_config$497031415$1',concat_bus_in,'ccu4_slice_config$497031415$1$concat_bus_in'),
signal('ccu4_slice_config$497031415$1',mci,'ccu4_slice_config$497031415$1$mci'),
signal('ccu4_slice_config$497031415$1',mcss,'ccu4_slice_config$497031415$1$mcss'),
signal('i2c_master$01962465252$0',pad,'i2c_master$01962465252$0$pad'),
signal('i2c_master$01962465272$0',pad,'i2c_master$01962465272$0$pad'),
signal('i2c_master$01490562677$0',dout0,'i2c_master$01490562677$0$dout0'),
signal('i2c_master$01490562677$0',dx0ins,'i2c_master$01490562677$0$dx0ins'),
signal('i2c_master$01490562677$0',dx1ins,'i2c_master$01490562677$0$dx1ins'),
signal('i2c_master$01490562677$0',sclkout,'i2c_master$01490562677$0$sclkout'),
signal('i2c_master$01490562677$0',standard_transmit_buffer_int,'i2c_master$01490562677$0$standard_transmit_buffer_int'),
signal('i2c_master$01490562677$0',standard_receive_buffer_int,'i2c_master$01490562677$0$standard_receive_buffer_int'),
signal('i2c_master$01490562677$0',alternate_receive_buffer_int,'i2c_master$01490562677$0$alternate_receive_buffer_int'),
signal('i2c_master$01490562677$0',protocol_specific_int,'i2c_master$01490562677$0$protocol_specific_int'),
signal('i2c_master$991873880$0',signal_in,'i2c_master$991873880$0$signal_in'),
signal('i2c_master$991873818$0',signal_in,'i2c_master$991873818$0$signal_in'),
signal('i2c_master$01183604782$0',pin,'i2c_master$01183604782$0$pin'),
signal('i2c_master$01183604802$0',pin,'i2c_master$01183604802$0$pin'),
signal('global_ccu8$0473506526$0',global_signal,'global_ccu8$0473506526$0$global_signal'),
signal('global_ccu8$0473506526$0',clk,'global_ccu8$0473506526$0$clk'),
signal('global_ccu8$1536212608$0',gsc_enable,'global_ccu8$1536212608$0$gsc_enable'),
connected('clock_xmc1$02010375550$0$dco2_clk','clock_xmc1$02010375550$0$frtc',1),
connected('global_ccu4$595667498$0$global_signal','ccu4_slice_config$01759879592$0$global_signal',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','ccu4_slice_config$497031415$1$gp0_unsync',1),
connected('digital_io$01310748862$0$pad','ccu4_slice_config$497031415$1$gp1_unsync',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','ccu4_slice_config$01759879592$0$gp0_unsync',1),
connected('digital_io$01821283039$1$pad','ccu4_slice_config$01759879592$0$gp1_unsync',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$572424432$0$out0','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$572424432$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$01465631857$1$out0','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$01465631857$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$791279150$2$out0','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$791279150$2$global_signal',1),
connected('pwm$0173237357$3$pin','pwm$01955938871$3$pad',1),
connected('pwm$01903953723$3$out','pwm$01955938871$3$pad',1),
connected('pwm$01955938871$3$pad','pwm$0173237357$3$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$01903953723$3$global_signal',1),
connected('pwm$0161921230$4$pin','pwm$02022945624$4$pad',1),
connected('pwm$352957284$4$out','pwm$02022945624$4$pad',1),
connected('pwm$02022945624$4$pad','pwm$0161921230$4$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$352957284$4$global_signal',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','ccu4_slice_config$497031415$1$global_signal',1),
connected('i2c_master$01183604802$0$pin','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01183604782$0$pin','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$sclkout','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01490562677$0$dout0','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$alternate_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_transmit_buffer_int','i2c_master$991873880$0$signal_in',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01183604802$0$pin',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01490562677$0$dx1ins',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01183604782$0$pin',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01490562677$0$dx0ins',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4),
register_value('i2c_master$01490562677$0',tbctr_size,4),
register_value('i2c_master$01490562677$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Aug 27, 2018 2:12:40 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 381


Aug 27, 2018 2:12:42 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Mon Aug 27 14:12:42 CEST 2018


Aug 27, 2018 2:12:42 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([ccu4,_,cc4,_],'ccu4_slice_config$01759879592$0'),
uri([ccu4,0,cc4,1],'ccu4_slice_config$01759879592$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
reserved([ccu8,_,cc8,_],'pwm$572424432$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
reserved([ccu8,_,cc8,_],'pwm$01465631857$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
reserved([ccu8,_,cc8,_],'pwm$791279150$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
reserved([ccu4,_,cc4,_],'pwm$01903953723$3'),
uri([ccu4,0,cc4,0],'pwm$01903953723$3'),
reserved([p,_,pad,_],'pwm$01955938871$3'),
reserved([devicepackage,0,_],'pwm$0173237357$3'),
reserved([ccu4,_,cc4,_],'pwm$352957284$4'),
uri([ccu4,0,cc4,3],'pwm$352957284$4'),
reserved([p,_,pad,_],'pwm$02022945624$4'),
reserved([devicepackage,0,_],'pwm$0161921230$4'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),

reserved([ccu4,_,cc4,_],'ccu4_slice_config$497031415$1'),
uri([ccu4,0,cc4,2],'ccu4_slice_config$497031415$1'),
reserved([usic,_,channel,_],'i2c_master$01490562677$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873880$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873818$0'),
reserved([p,_,pad,_],'i2c_master$01962465252$0'),
reserved([p,_,pad,_],'i2c_master$01962465272$0'),
reserved([devicepackage,0,_],'i2c_master$01183604782$0'),
reserved([devicepackage,0,_],'i2c_master$01183604802$0'),
reserved([ccu8,GLOBAL_CCU80sv0,global],'global_ccu8$0473506526$0'),
reserved([scu,_,gcu,ccu8_global_enable,GLOBAL_CCU80sv0],'global_ccu8$1536212608$0'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('clock_xmc1$02010375550$0',dco2_clk,'clock_xmc1$02010375550$0$dco2_clk'),
signal('clock_xmc1$02010375550$0',osc_lp_clk,'clock_xmc1$02010375550$0$osc_lp_clk'),
signal('clock_xmc1$02010375550$0',osc_hp_xtal1,'clock_xmc1$02010375550$0$osc_hp_xtal1'),
signal('clock_xmc1$02010375550$0',osc_hp_xtal2,'clock_xmc1$02010375550$0$osc_hp_xtal2'),
signal('clock_xmc1$02010375550$0',osc_lp_xtal1,'clock_xmc1$02010375550$0$osc_lp_xtal1'),
signal('clock_xmc1$02010375550$0',osc_lp_xtal2,'clock_xmc1$02010375550$0$osc_lp_xtal2'),
signal('ccu4_slice_config$01759879592$0',global_signal,'ccu4_slice_config$01759879592$0$global_signal'),
signal('ccu4_slice_config$01759879592$0',st,'ccu4_slice_config$01759879592$0$st'),
signal('ccu4_slice_config$01759879592$0',out,'ccu4_slice_config$01759879592$0$out'),
signal('ccu4_slice_config$01759879592$0',ps,'ccu4_slice_config$01759879592$0$ps'),
signal('ccu4_slice_config$01759879592$0',gp0_unsync,'ccu4_slice_config$01759879592$0$gp0_unsync'),
signal('ccu4_slice_config$01759879592$0',gp1_unsync,'ccu4_slice_config$01759879592$0$gp1_unsync'),
signal('ccu4_slice_config$01759879592$0',gp2_unsync,'ccu4_slice_config$01759879592$0$gp2_unsync'),
signal('ccu4_slice_config$01759879592$0',gp0,'ccu4_slice_config$01759879592$0$gp0'),
signal('ccu4_slice_config$01759879592$0',gp1,'ccu4_slice_config$01759879592$0$gp1'),
signal('ccu4_slice_config$01759879592$0',gp2,'ccu4_slice_config$01759879592$0$gp2'),
signal('ccu4_slice_config$01759879592$0',concat_bus_out,'ccu4_slice_config$01759879592$0$concat_bus_out'),
signal('ccu4_slice_config$01759879592$0',concat_bus_in,'ccu4_slice_config$01759879592$0$concat_bus_in'),
signal('ccu4_slice_config$01759879592$0',mci,'ccu4_slice_config$01759879592$0$mci'),
signal('ccu4_slice_config$01759879592$0',mcss,'ccu4_slice_config$01759879592$0$mcss'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
signal('pwm$572424432$0',global_signal,'pwm$572424432$0$global_signal'),
signal('pwm$572424432$0',cmd1s_cmu1s,'pwm$572424432$0$cmd1s_cmu1s'),
signal('pwm$572424432$0',pmus_omds,'pwm$572424432$0$pmus_omds'),
signal('pwm$572424432$0',st,'pwm$572424432$0$st'),
signal('pwm$572424432$0',out0,'pwm$572424432$0$out0'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$01465631857$1',global_signal,'pwm$01465631857$1$global_signal'),
signal('pwm$01465631857$1',cmd1s_cmu1s,'pwm$01465631857$1$cmd1s_cmu1s'),
signal('pwm$01465631857$1',pmus_omds,'pwm$01465631857$1$pmus_omds'),
signal('pwm$01465631857$1',st,'pwm$01465631857$1$st'),
signal('pwm$01465631857$1',out0,'pwm$01465631857$1$out0'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$791279150$2',global_signal,'pwm$791279150$2$global_signal'),
signal('pwm$791279150$2',cmd1s_cmu1s,'pwm$791279150$2$cmd1s_cmu1s'),
signal('pwm$791279150$2',pmus_omds,'pwm$791279150$2$pmus_omds'),
signal('pwm$791279150$2',st,'pwm$791279150$2$st'),
signal('pwm$791279150$2',out0,'pwm$791279150$2$out0'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
signal('pwm$01903953723$3',global_signal,'pwm$01903953723$3$global_signal'),
signal('pwm$01903953723$3',cmds_cmus,'pwm$01903953723$3$cmds_cmus'),
signal('pwm$01903953723$3',pmus_omds,'pwm$01903953723$3$pmus_omds'),
signal('pwm$01903953723$3',st,'pwm$01903953723$3$st'),
signal('pwm$01903953723$3',out,'pwm$01903953723$3$out'),
signal('pwm$01955938871$3',pad,'pwm$01955938871$3$pad'),
signal('pwm$0173237357$3',pin,'pwm$0173237357$3$pin'),
signal('pwm$352957284$4',global_signal,'pwm$352957284$4$global_signal'),
signal('pwm$352957284$4',cmds_cmus,'pwm$352957284$4$cmds_cmus'),
signal('pwm$352957284$4',pmus_omds,'pwm$352957284$4$pmus_omds'),
signal('pwm$352957284$4',st,'pwm$352957284$4$st'),
signal('pwm$352957284$4',out,'pwm$352957284$4$out'),
signal('pwm$02022945624$4',pad,'pwm$02022945624$4$pad'),
signal('pwm$0161921230$4',pin,'pwm$0161921230$4$pin'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('ccu4_slice_config$497031415$1',global_signal,'ccu4_slice_config$497031415$1$global_signal'),
signal('ccu4_slice_config$497031415$1',st,'ccu4_slice_config$497031415$1$st'),
signal('ccu4_slice_config$497031415$1',out,'ccu4_slice_config$497031415$1$out'),
signal('ccu4_slice_config$497031415$1',ps,'ccu4_slice_config$497031415$1$ps'),
signal('ccu4_slice_config$497031415$1',gp0_unsync,'ccu4_slice_config$497031415$1$gp0_unsync'),
signal('ccu4_slice_config$497031415$1',gp1_unsync,'ccu4_slice_config$497031415$1$gp1_unsync'),
signal('ccu4_slice_config$497031415$1',gp2_unsync,'ccu4_slice_config$497031415$1$gp2_unsync'),
signal('ccu4_slice_config$497031415$1',gp0,'ccu4_slice_config$497031415$1$gp0'),
signal('ccu4_slice_config$497031415$1',gp1,'ccu4_slice_config$497031415$1$gp1'),
signal('ccu4_slice_config$497031415$1',gp2,'ccu4_slice_config$497031415$1$gp2'),
signal('ccu4_slice_config$497031415$1',concat_bus_out,'ccu4_slice_config$497031415$1$concat_bus_out'),
signal('ccu4_slice_config$497031415$1',concat_bus_in,'ccu4_slice_config$497031415$1$concat_bus_in'),
signal('ccu4_slice_config$497031415$1',mci,'ccu4_slice_config$497031415$1$mci'),
signal('ccu4_slice_config$497031415$1',mcss,'ccu4_slice_config$497031415$1$mcss'),
signal('i2c_master$01962465252$0',pad,'i2c_master$01962465252$0$pad'),
signal('i2c_master$01962465272$0',pad,'i2c_master$01962465272$0$pad'),
signal('i2c_master$01490562677$0',dout0,'i2c_master$01490562677$0$dout0'),
signal('i2c_master$01490562677$0',dx0ins,'i2c_master$01490562677$0$dx0ins'),
signal('i2c_master$01490562677$0',dx1ins,'i2c_master$01490562677$0$dx1ins'),
signal('i2c_master$01490562677$0',sclkout,'i2c_master$01490562677$0$sclkout'),
signal('i2c_master$01490562677$0',standard_transmit_buffer_int,'i2c_master$01490562677$0$standard_transmit_buffer_int'),
signal('i2c_master$01490562677$0',standard_receive_buffer_int,'i2c_master$01490562677$0$standard_receive_buffer_int'),
signal('i2c_master$01490562677$0',alternate_receive_buffer_int,'i2c_master$01490562677$0$alternate_receive_buffer_int'),
signal('i2c_master$01490562677$0',protocol_specific_int,'i2c_master$01490562677$0$protocol_specific_int'),
signal('i2c_master$991873880$0',signal_in,'i2c_master$991873880$0$signal_in'),
signal('i2c_master$991873818$0',signal_in,'i2c_master$991873818$0$signal_in'),
signal('i2c_master$01183604782$0',pin,'i2c_master$01183604782$0$pin'),
signal('i2c_master$01183604802$0',pin,'i2c_master$01183604802$0$pin'),
signal('global_ccu8$0473506526$0',global_signal,'global_ccu8$0473506526$0$global_signal'),
signal('global_ccu8$0473506526$0',clk,'global_ccu8$0473506526$0$clk'),
signal('global_ccu8$1536212608$0',gsc_enable,'global_ccu8$1536212608$0$gsc_enable'),
connected('clock_xmc1$02010375550$0$dco2_clk','clock_xmc1$02010375550$0$frtc',1),
connected('global_ccu4$595667498$0$global_signal','ccu4_slice_config$01759879592$0$global_signal',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','ccu4_slice_config$497031415$1$gp0_unsync',1),
connected('digital_io$01310748862$0$pad','ccu4_slice_config$497031415$1$gp1_unsync',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','ccu4_slice_config$01759879592$0$gp0_unsync',1),
connected('digital_io$01821283039$1$pad','ccu4_slice_config$01759879592$0$gp1_unsync',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$572424432$0$out0','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$572424432$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$01465631857$1$out0','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$01465631857$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$791279150$2$out0','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$791279150$2$global_signal',1),
connected('pwm$0173237357$3$pin','pwm$01955938871$3$pad',1),
connected('pwm$01903953723$3$out','pwm$01955938871$3$pad',1),
connected('pwm$01955938871$3$pad','pwm$0173237357$3$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$01903953723$3$global_signal',1),
connected('pwm$0161921230$4$pin','pwm$02022945624$4$pad',1),
connected('pwm$352957284$4$out','pwm$02022945624$4$pad',1),
connected('pwm$02022945624$4$pad','pwm$0161921230$4$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$352957284$4$global_signal',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','ccu4_slice_config$497031415$1$global_signal',1),
connected('i2c_master$01183604802$0$pin','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01183604782$0$pin','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$sclkout','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01490562677$0$dout0','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$alternate_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_transmit_buffer_int','i2c_master$991873880$0$signal_in',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01183604802$0$pin',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01490562677$0$dx1ins',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01183604782$0$pin',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01490562677$0$dx0ins',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4),
register_value('i2c_master$01490562677$0',tbctr_size,4),
register_value('i2c_master$01490562677$0',rbctr_size,4)],'uart$01011659110$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Aug 27, 2018 2:12:42 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 162


Aug 27, 2018 2:12:42 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/6, /devicepackage/0/7, /devicepackage/0/19, /devicepackage/0/4, /devicepackage/0/5, /devicepackage/0/2, /devicepackage/0/3, /devicepackage/0/1, /devicepackage/0/14, /devicepackage/0/13, /devicepackage/0/12, /devicepackage/0/11, /devicepackage/0/18, /devicepackage/0/17, /devicepackage/0/16, /devicepackage/0/15, /devicepackage/0/8, /devicepackage/0/20, /devicepackage/0/23, /devicepackage/0/24, /devicepackage/0/38, /devicepackage/0/37, /devicepackage/0/36, /devicepackage/0/35]


Aug 27, 2018 2:12:44 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Mon Aug 27 14:12:44 CEST 2018


Aug 27, 2018 2:12:44 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([ccu4,_,cc4,_],'ccu4_slice_config$01759879592$0'),
uri([ccu4,0,cc4,1],'ccu4_slice_config$01759879592$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
reserved([ccu8,_,cc8,_],'pwm$572424432$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
reserved([ccu8,_,cc8,_],'pwm$01465631857$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
reserved([ccu8,_,cc8,_],'pwm$791279150$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
reserved([ccu4,_,cc4,_],'pwm$01903953723$3'),
uri([ccu4,0,cc4,0],'pwm$01903953723$3'),
reserved([p,_,pad,_],'pwm$01955938871$3'),
reserved([devicepackage,0,_],'pwm$0173237357$3'),
reserved([ccu4,_,cc4,_],'pwm$352957284$4'),
uri([ccu4,0,cc4,3],'pwm$352957284$4'),
reserved([p,_,pad,_],'pwm$02022945624$4'),
reserved([devicepackage,0,_],'pwm$0161921230$4'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,13],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),

reserved([ccu4,_,cc4,_],'ccu4_slice_config$497031415$1'),
uri([ccu4,0,cc4,2],'ccu4_slice_config$497031415$1'),
reserved([usic,_,channel,_],'i2c_master$01490562677$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873880$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873818$0'),
reserved([p,_,pad,_],'i2c_master$01962465252$0'),
reserved([p,_,pad,_],'i2c_master$01962465272$0'),
reserved([devicepackage,0,_],'i2c_master$01183604782$0'),
reserved([devicepackage,0,_],'i2c_master$01183604802$0'),
reserved([ccu8,GLOBAL_CCU80sv0,global],'global_ccu8$0473506526$0'),
reserved([scu,_,gcu,ccu8_global_enable,GLOBAL_CCU80sv0],'global_ccu8$1536212608$0'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('clock_xmc1$02010375550$0',dco2_clk,'clock_xmc1$02010375550$0$dco2_clk'),
signal('clock_xmc1$02010375550$0',osc_lp_clk,'clock_xmc1$02010375550$0$osc_lp_clk'),
signal('clock_xmc1$02010375550$0',osc_hp_xtal1,'clock_xmc1$02010375550$0$osc_hp_xtal1'),
signal('clock_xmc1$02010375550$0',osc_hp_xtal2,'clock_xmc1$02010375550$0$osc_hp_xtal2'),
signal('clock_xmc1$02010375550$0',osc_lp_xtal1,'clock_xmc1$02010375550$0$osc_lp_xtal1'),
signal('clock_xmc1$02010375550$0',osc_lp_xtal2,'clock_xmc1$02010375550$0$osc_lp_xtal2'),
signal('ccu4_slice_config$01759879592$0',global_signal,'ccu4_slice_config$01759879592$0$global_signal'),
signal('ccu4_slice_config$01759879592$0',st,'ccu4_slice_config$01759879592$0$st'),
signal('ccu4_slice_config$01759879592$0',out,'ccu4_slice_config$01759879592$0$out'),
signal('ccu4_slice_config$01759879592$0',ps,'ccu4_slice_config$01759879592$0$ps'),
signal('ccu4_slice_config$01759879592$0',gp0_unsync,'ccu4_slice_config$01759879592$0$gp0_unsync'),
signal('ccu4_slice_config$01759879592$0',gp1_unsync,'ccu4_slice_config$01759879592$0$gp1_unsync'),
signal('ccu4_slice_config$01759879592$0',gp2_unsync,'ccu4_slice_config$01759879592$0$gp2_unsync'),
signal('ccu4_slice_config$01759879592$0',gp0,'ccu4_slice_config$01759879592$0$gp0'),
signal('ccu4_slice_config$01759879592$0',gp1,'ccu4_slice_config$01759879592$0$gp1'),
signal('ccu4_slice_config$01759879592$0',gp2,'ccu4_slice_config$01759879592$0$gp2'),
signal('ccu4_slice_config$01759879592$0',concat_bus_out,'ccu4_slice_config$01759879592$0$concat_bus_out'),
signal('ccu4_slice_config$01759879592$0',concat_bus_in,'ccu4_slice_config$01759879592$0$concat_bus_in'),
signal('ccu4_slice_config$01759879592$0',mci,'ccu4_slice_config$01759879592$0$mci'),
signal('ccu4_slice_config$01759879592$0',mcss,'ccu4_slice_config$01759879592$0$mcss'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
signal('pwm$572424432$0',global_signal,'pwm$572424432$0$global_signal'),
signal('pwm$572424432$0',cmd1s_cmu1s,'pwm$572424432$0$cmd1s_cmu1s'),
signal('pwm$572424432$0',pmus_omds,'pwm$572424432$0$pmus_omds'),
signal('pwm$572424432$0',st,'pwm$572424432$0$st'),
signal('pwm$572424432$0',out0,'pwm$572424432$0$out0'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$01465631857$1',global_signal,'pwm$01465631857$1$global_signal'),
signal('pwm$01465631857$1',cmd1s_cmu1s,'pwm$01465631857$1$cmd1s_cmu1s'),
signal('pwm$01465631857$1',pmus_omds,'pwm$01465631857$1$pmus_omds'),
signal('pwm$01465631857$1',st,'pwm$01465631857$1$st'),
signal('pwm$01465631857$1',out0,'pwm$01465631857$1$out0'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$791279150$2',global_signal,'pwm$791279150$2$global_signal'),
signal('pwm$791279150$2',cmd1s_cmu1s,'pwm$791279150$2$cmd1s_cmu1s'),
signal('pwm$791279150$2',pmus_omds,'pwm$791279150$2$pmus_omds'),
signal('pwm$791279150$2',st,'pwm$791279150$2$st'),
signal('pwm$791279150$2',out0,'pwm$791279150$2$out0'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
signal('pwm$01903953723$3',global_signal,'pwm$01903953723$3$global_signal'),
signal('pwm$01903953723$3',cmds_cmus,'pwm$01903953723$3$cmds_cmus'),
signal('pwm$01903953723$3',pmus_omds,'pwm$01903953723$3$pmus_omds'),
signal('pwm$01903953723$3',st,'pwm$01903953723$3$st'),
signal('pwm$01903953723$3',out,'pwm$01903953723$3$out'),
signal('pwm$01955938871$3',pad,'pwm$01955938871$3$pad'),
signal('pwm$0173237357$3',pin,'pwm$0173237357$3$pin'),
signal('pwm$352957284$4',global_signal,'pwm$352957284$4$global_signal'),
signal('pwm$352957284$4',cmds_cmus,'pwm$352957284$4$cmds_cmus'),
signal('pwm$352957284$4',pmus_omds,'pwm$352957284$4$pmus_omds'),
signal('pwm$352957284$4',st,'pwm$352957284$4$st'),
signal('pwm$352957284$4',out,'pwm$352957284$4$out'),
signal('pwm$02022945624$4',pad,'pwm$02022945624$4$pad'),
signal('pwm$0161921230$4',pin,'pwm$0161921230$4$pin'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('ccu4_slice_config$497031415$1',global_signal,'ccu4_slice_config$497031415$1$global_signal'),
signal('ccu4_slice_config$497031415$1',st,'ccu4_slice_config$497031415$1$st'),
signal('ccu4_slice_config$497031415$1',out,'ccu4_slice_config$497031415$1$out'),
signal('ccu4_slice_config$497031415$1',ps,'ccu4_slice_config$497031415$1$ps'),
signal('ccu4_slice_config$497031415$1',gp0_unsync,'ccu4_slice_config$497031415$1$gp0_unsync'),
signal('ccu4_slice_config$497031415$1',gp1_unsync,'ccu4_slice_config$497031415$1$gp1_unsync'),
signal('ccu4_slice_config$497031415$1',gp2_unsync,'ccu4_slice_config$497031415$1$gp2_unsync'),
signal('ccu4_slice_config$497031415$1',gp0,'ccu4_slice_config$497031415$1$gp0'),
signal('ccu4_slice_config$497031415$1',gp1,'ccu4_slice_config$497031415$1$gp1'),
signal('ccu4_slice_config$497031415$1',gp2,'ccu4_slice_config$497031415$1$gp2'),
signal('ccu4_slice_config$497031415$1',concat_bus_out,'ccu4_slice_config$497031415$1$concat_bus_out'),
signal('ccu4_slice_config$497031415$1',concat_bus_in,'ccu4_slice_config$497031415$1$concat_bus_in'),
signal('ccu4_slice_config$497031415$1',mci,'ccu4_slice_config$497031415$1$mci'),
signal('ccu4_slice_config$497031415$1',mcss,'ccu4_slice_config$497031415$1$mcss'),
signal('i2c_master$01962465252$0',pad,'i2c_master$01962465252$0$pad'),
signal('i2c_master$01962465272$0',pad,'i2c_master$01962465272$0$pad'),
signal('i2c_master$01490562677$0',dout0,'i2c_master$01490562677$0$dout0'),
signal('i2c_master$01490562677$0',dx0ins,'i2c_master$01490562677$0$dx0ins'),
signal('i2c_master$01490562677$0',dx1ins,'i2c_master$01490562677$0$dx1ins'),
signal('i2c_master$01490562677$0',sclkout,'i2c_master$01490562677$0$sclkout'),
signal('i2c_master$01490562677$0',standard_transmit_buffer_int,'i2c_master$01490562677$0$standard_transmit_buffer_int'),
signal('i2c_master$01490562677$0',standard_receive_buffer_int,'i2c_master$01490562677$0$standard_receive_buffer_int'),
signal('i2c_master$01490562677$0',alternate_receive_buffer_int,'i2c_master$01490562677$0$alternate_receive_buffer_int'),
signal('i2c_master$01490562677$0',protocol_specific_int,'i2c_master$01490562677$0$protocol_specific_int'),
signal('i2c_master$991873880$0',signal_in,'i2c_master$991873880$0$signal_in'),
signal('i2c_master$991873818$0',signal_in,'i2c_master$991873818$0$signal_in'),
signal('i2c_master$01183604782$0',pin,'i2c_master$01183604782$0$pin'),
signal('i2c_master$01183604802$0',pin,'i2c_master$01183604802$0$pin'),
signal('global_ccu8$0473506526$0',global_signal,'global_ccu8$0473506526$0$global_signal'),
signal('global_ccu8$0473506526$0',clk,'global_ccu8$0473506526$0$clk'),
signal('global_ccu8$1536212608$0',gsc_enable,'global_ccu8$1536212608$0$gsc_enable'),
connected('clock_xmc1$02010375550$0$dco2_clk','clock_xmc1$02010375550$0$frtc',1),
connected('global_ccu4$595667498$0$global_signal','ccu4_slice_config$01759879592$0$global_signal',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','ccu4_slice_config$497031415$1$gp0_unsync',1),
connected('digital_io$01310748862$0$pad','ccu4_slice_config$497031415$1$gp1_unsync',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','ccu4_slice_config$01759879592$0$gp0_unsync',1),
connected('digital_io$01821283039$1$pad','ccu4_slice_config$01759879592$0$gp1_unsync',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$572424432$0$out0','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$572424432$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$01465631857$1$out0','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$01465631857$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$791279150$2$out0','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$791279150$2$global_signal',1),
connected('pwm$0173237357$3$pin','pwm$01955938871$3$pad',1),
connected('pwm$01903953723$3$out','pwm$01955938871$3$pad',1),
connected('pwm$01955938871$3$pad','pwm$0173237357$3$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$01903953723$3$global_signal',1),
connected('pwm$0161921230$4$pin','pwm$02022945624$4$pad',1),
connected('pwm$352957284$4$out','pwm$02022945624$4$pad',1),
connected('pwm$02022945624$4$pad','pwm$0161921230$4$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$352957284$4$global_signal',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','ccu4_slice_config$497031415$1$global_signal',1),
connected('i2c_master$01183604802$0$pin','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01183604782$0$pin','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$sclkout','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01490562677$0$dout0','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$alternate_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_transmit_buffer_int','i2c_master$991873880$0$signal_in',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01183604802$0$pin',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01490562677$0$dx1ins',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01183604782$0$pin',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01490562677$0$dx0ins',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4),
register_value('i2c_master$01490562677$0',tbctr_size,4),
register_value('i2c_master$01490562677$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Aug 27, 2018 2:12:45 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 304


Aug 27, 2018 2:12:46 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Mon Aug 27 14:12:46 CEST 2018


Aug 27, 2018 2:12:46 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([ccu4,_,cc4,_],'ccu4_slice_config$01759879592$0'),
uri([ccu4,0,cc4,1],'ccu4_slice_config$01759879592$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
reserved([ccu8,_,cc8,_],'pwm$572424432$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
reserved([ccu8,_,cc8,_],'pwm$01465631857$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
reserved([ccu8,_,cc8,_],'pwm$791279150$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
reserved([ccu4,_,cc4,_],'pwm$01903953723$3'),
uri([ccu4,0,cc4,0],'pwm$01903953723$3'),
reserved([p,_,pad,_],'pwm$01955938871$3'),
reserved([devicepackage,0,_],'pwm$0173237357$3'),
reserved([ccu4,_,cc4,_],'pwm$352957284$4'),
uri([ccu4,0,cc4,3],'pwm$352957284$4'),
reserved([p,_,pad,_],'pwm$02022945624$4'),
reserved([devicepackage,0,_],'pwm$0161921230$4'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,13],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
reserved([ccu4,_,cc4,_],'ccu4_slice_config$497031415$1'),
uri([ccu4,0,cc4,2],'ccu4_slice_config$497031415$1'),
reserved([usic,_,channel,_],'i2c_master$01490562677$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873880$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873818$0'),
reserved([p,_,pad,_],'i2c_master$01962465252$0'),
reserved([p,_,pad,_],'i2c_master$01962465272$0'),
reserved([devicepackage,0,_],'i2c_master$01183604782$0'),
reserved([devicepackage,0,_],'i2c_master$01183604802$0'),
reserved([ccu8,GLOBAL_CCU80sv0,global],'global_ccu8$0473506526$0'),
reserved([scu,_,gcu,ccu8_global_enable,GLOBAL_CCU80sv0],'global_ccu8$1536212608$0'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('clock_xmc1$02010375550$0',dco2_clk,'clock_xmc1$02010375550$0$dco2_clk'),
signal('clock_xmc1$02010375550$0',osc_lp_clk,'clock_xmc1$02010375550$0$osc_lp_clk'),
signal('clock_xmc1$02010375550$0',osc_hp_xtal1,'clock_xmc1$02010375550$0$osc_hp_xtal1'),
signal('clock_xmc1$02010375550$0',osc_hp_xtal2,'clock_xmc1$02010375550$0$osc_hp_xtal2'),
signal('clock_xmc1$02010375550$0',osc_lp_xtal1,'clock_xmc1$02010375550$0$osc_lp_xtal1'),
signal('clock_xmc1$02010375550$0',osc_lp_xtal2,'clock_xmc1$02010375550$0$osc_lp_xtal2'),
signal('ccu4_slice_config$01759879592$0',global_signal,'ccu4_slice_config$01759879592$0$global_signal'),
signal('ccu4_slice_config$01759879592$0',st,'ccu4_slice_config$01759879592$0$st'),
signal('ccu4_slice_config$01759879592$0',out,'ccu4_slice_config$01759879592$0$out'),
signal('ccu4_slice_config$01759879592$0',ps,'ccu4_slice_config$01759879592$0$ps'),
signal('ccu4_slice_config$01759879592$0',gp0_unsync,'ccu4_slice_config$01759879592$0$gp0_unsync'),
signal('ccu4_slice_config$01759879592$0',gp1_unsync,'ccu4_slice_config$01759879592$0$gp1_unsync'),
signal('ccu4_slice_config$01759879592$0',gp2_unsync,'ccu4_slice_config$01759879592$0$gp2_unsync'),
signal('ccu4_slice_config$01759879592$0',gp0,'ccu4_slice_config$01759879592$0$gp0'),
signal('ccu4_slice_config$01759879592$0',gp1,'ccu4_slice_config$01759879592$0$gp1'),
signal('ccu4_slice_config$01759879592$0',gp2,'ccu4_slice_config$01759879592$0$gp2'),
signal('ccu4_slice_config$01759879592$0',concat_bus_out,'ccu4_slice_config$01759879592$0$concat_bus_out'),
signal('ccu4_slice_config$01759879592$0',concat_bus_in,'ccu4_slice_config$01759879592$0$concat_bus_in'),
signal('ccu4_slice_config$01759879592$0',mci,'ccu4_slice_config$01759879592$0$mci'),
signal('ccu4_slice_config$01759879592$0',mcss,'ccu4_slice_config$01759879592$0$mcss'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
signal('pwm$572424432$0',global_signal,'pwm$572424432$0$global_signal'),
signal('pwm$572424432$0',cmd1s_cmu1s,'pwm$572424432$0$cmd1s_cmu1s'),
signal('pwm$572424432$0',pmus_omds,'pwm$572424432$0$pmus_omds'),
signal('pwm$572424432$0',st,'pwm$572424432$0$st'),
signal('pwm$572424432$0',out0,'pwm$572424432$0$out0'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$01465631857$1',global_signal,'pwm$01465631857$1$global_signal'),
signal('pwm$01465631857$1',cmd1s_cmu1s,'pwm$01465631857$1$cmd1s_cmu1s'),
signal('pwm$01465631857$1',pmus_omds,'pwm$01465631857$1$pmus_omds'),
signal('pwm$01465631857$1',st,'pwm$01465631857$1$st'),
signal('pwm$01465631857$1',out0,'pwm$01465631857$1$out0'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$791279150$2',global_signal,'pwm$791279150$2$global_signal'),
signal('pwm$791279150$2',cmd1s_cmu1s,'pwm$791279150$2$cmd1s_cmu1s'),
signal('pwm$791279150$2',pmus_omds,'pwm$791279150$2$pmus_omds'),
signal('pwm$791279150$2',st,'pwm$791279150$2$st'),
signal('pwm$791279150$2',out0,'pwm$791279150$2$out0'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
signal('pwm$01903953723$3',global_signal,'pwm$01903953723$3$global_signal'),
signal('pwm$01903953723$3',cmds_cmus,'pwm$01903953723$3$cmds_cmus'),
signal('pwm$01903953723$3',pmus_omds,'pwm$01903953723$3$pmus_omds'),
signal('pwm$01903953723$3',st,'pwm$01903953723$3$st'),
signal('pwm$01903953723$3',out,'pwm$01903953723$3$out'),
signal('pwm$01955938871$3',pad,'pwm$01955938871$3$pad'),
signal('pwm$0173237357$3',pin,'pwm$0173237357$3$pin'),
signal('pwm$352957284$4',global_signal,'pwm$352957284$4$global_signal'),
signal('pwm$352957284$4',cmds_cmus,'pwm$352957284$4$cmds_cmus'),
signal('pwm$352957284$4',pmus_omds,'pwm$352957284$4$pmus_omds'),
signal('pwm$352957284$4',st,'pwm$352957284$4$st'),
signal('pwm$352957284$4',out,'pwm$352957284$4$out'),
signal('pwm$02022945624$4',pad,'pwm$02022945624$4$pad'),
signal('pwm$0161921230$4',pin,'pwm$0161921230$4$pin'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('ccu4_slice_config$497031415$1',global_signal,'ccu4_slice_config$497031415$1$global_signal'),
signal('ccu4_slice_config$497031415$1',st,'ccu4_slice_config$497031415$1$st'),
signal('ccu4_slice_config$497031415$1',out,'ccu4_slice_config$497031415$1$out'),
signal('ccu4_slice_config$497031415$1',ps,'ccu4_slice_config$497031415$1$ps'),
signal('ccu4_slice_config$497031415$1',gp0_unsync,'ccu4_slice_config$497031415$1$gp0_unsync'),
signal('ccu4_slice_config$497031415$1',gp1_unsync,'ccu4_slice_config$497031415$1$gp1_unsync'),
signal('ccu4_slice_config$497031415$1',gp2_unsync,'ccu4_slice_config$497031415$1$gp2_unsync'),
signal('ccu4_slice_config$497031415$1',gp0,'ccu4_slice_config$497031415$1$gp0'),
signal('ccu4_slice_config$497031415$1',gp1,'ccu4_slice_config$497031415$1$gp1'),
signal('ccu4_slice_config$497031415$1',gp2,'ccu4_slice_config$497031415$1$gp2'),
signal('ccu4_slice_config$497031415$1',concat_bus_out,'ccu4_slice_config$497031415$1$concat_bus_out'),
signal('ccu4_slice_config$497031415$1',concat_bus_in,'ccu4_slice_config$497031415$1$concat_bus_in'),
signal('ccu4_slice_config$497031415$1',mci,'ccu4_slice_config$497031415$1$mci'),
signal('ccu4_slice_config$497031415$1',mcss,'ccu4_slice_config$497031415$1$mcss'),
signal('i2c_master$01962465252$0',pad,'i2c_master$01962465252$0$pad'),
signal('i2c_master$01962465272$0',pad,'i2c_master$01962465272$0$pad'),
signal('i2c_master$01490562677$0',dout0,'i2c_master$01490562677$0$dout0'),
signal('i2c_master$01490562677$0',dx0ins,'i2c_master$01490562677$0$dx0ins'),
signal('i2c_master$01490562677$0',dx1ins,'i2c_master$01490562677$0$dx1ins'),
signal('i2c_master$01490562677$0',sclkout,'i2c_master$01490562677$0$sclkout'),
signal('i2c_master$01490562677$0',standard_transmit_buffer_int,'i2c_master$01490562677$0$standard_transmit_buffer_int'),
signal('i2c_master$01490562677$0',standard_receive_buffer_int,'i2c_master$01490562677$0$standard_receive_buffer_int'),
signal('i2c_master$01490562677$0',alternate_receive_buffer_int,'i2c_master$01490562677$0$alternate_receive_buffer_int'),
signal('i2c_master$01490562677$0',protocol_specific_int,'i2c_master$01490562677$0$protocol_specific_int'),
signal('i2c_master$991873880$0',signal_in,'i2c_master$991873880$0$signal_in'),
signal('i2c_master$991873818$0',signal_in,'i2c_master$991873818$0$signal_in'),
signal('i2c_master$01183604782$0',pin,'i2c_master$01183604782$0$pin'),
signal('i2c_master$01183604802$0',pin,'i2c_master$01183604802$0$pin'),
signal('global_ccu8$0473506526$0',global_signal,'global_ccu8$0473506526$0$global_signal'),
signal('global_ccu8$0473506526$0',clk,'global_ccu8$0473506526$0$clk'),
signal('global_ccu8$1536212608$0',gsc_enable,'global_ccu8$1536212608$0$gsc_enable'),
connected('clock_xmc1$02010375550$0$dco2_clk','clock_xmc1$02010375550$0$frtc',1),
connected('global_ccu4$595667498$0$global_signal','ccu4_slice_config$01759879592$0$global_signal',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','ccu4_slice_config$497031415$1$gp0_unsync',1),
connected('digital_io$01310748862$0$pad','ccu4_slice_config$497031415$1$gp1_unsync',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','ccu4_slice_config$01759879592$0$gp0_unsync',1),
connected('digital_io$01821283039$1$pad','ccu4_slice_config$01759879592$0$gp1_unsync',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$572424432$0$out0','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$572424432$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$01465631857$1$out0','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$01465631857$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$791279150$2$out0','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$791279150$2$global_signal',1),
connected('pwm$0173237357$3$pin','pwm$01955938871$3$pad',1),
connected('pwm$01903953723$3$out','pwm$01955938871$3$pad',1),
connected('pwm$01955938871$3$pad','pwm$0173237357$3$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$01903953723$3$global_signal',1),
connected('pwm$0161921230$4$pin','pwm$02022945624$4$pad',1),
connected('pwm$352957284$4$out','pwm$02022945624$4$pad',1),
connected('pwm$02022945624$4$pad','pwm$0161921230$4$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$352957284$4$global_signal',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','ccu4_slice_config$497031415$1$global_signal',1),
connected('i2c_master$01183604802$0$pin','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01183604782$0$pin','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$sclkout','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01490562677$0$dout0','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$alternate_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_transmit_buffer_int','i2c_master$991873880$0$signal_in',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01183604802$0$pin',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01490562677$0$dx1ins',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01183604782$0$pin',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01490562677$0$dx0ins',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4),
register_value('i2c_master$01490562677$0',tbctr_size,4),
register_value('i2c_master$01490562677$0',rbctr_size,4)],'uart$01011659048$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Aug 27, 2018 2:12:46 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 130


Aug 27, 2018 2:12:46 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/7, /devicepackage/0/14, /devicepackage/0/8, /devicepackage/0/23, /devicepackage/0/24]


Sep 03, 2018 11:58:31 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Mon Sep 03 11:58:31 CEST 2018


Sep 03, 2018 11:58:31 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([ccu4,_,cc4,_],'ccu4_slice_config$01759879592$0'),
uri([ccu4,0,cc4,1],'ccu4_slice_config$01759879592$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
reserved([ccu8,_,cc8,_],'pwm$572424432$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
reserved([ccu8,_,cc8,_],'pwm$01465631857$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
reserved([ccu8,_,cc8,_],'pwm$791279150$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
reserved([ccu4,_,cc4,_],'pwm$01903953723$3'),
uri([ccu4,0,cc4,0],'pwm$01903953723$3'),
reserved([p,_,pad,_],'pwm$01955938871$3'),
reserved([devicepackage,0,_],'pwm$0173237357$3'),
reserved([ccu4,_,cc4,_],'pwm$352957284$4'),
uri([ccu4,0,cc4,3],'pwm$352957284$4'),
reserved([p,_,pad,_],'pwm$02022945624$4'),
reserved([devicepackage,0,_],'pwm$0161921230$4'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,12],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,13],'uart$01011659048$0'),
reserved([ccu4,_,cc4,_],'ccu4_slice_config$497031415$1'),
uri([ccu4,0,cc4,2],'ccu4_slice_config$497031415$1'),
reserved([usic,_,channel,_],'i2c_master$01490562677$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873880$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873818$0'),
reserved([p,_,pad,_],'i2c_master$01962465252$0'),
reserved([p,_,pad,_],'i2c_master$01962465272$0'),
reserved([devicepackage,0,_],'i2c_master$01183604782$0'),
reserved([devicepackage,0,_],'i2c_master$01183604802$0'),
reserved([ccu8,GLOBAL_CCU80sv0,global],'global_ccu8$0473506526$0'),
reserved([scu,_,gcu,ccu8_global_enable,GLOBAL_CCU80sv0],'global_ccu8$1536212608$0'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('clock_xmc1$02010375550$0',dco2_clk,'clock_xmc1$02010375550$0$dco2_clk'),
signal('clock_xmc1$02010375550$0',osc_lp_clk,'clock_xmc1$02010375550$0$osc_lp_clk'),
signal('clock_xmc1$02010375550$0',osc_hp_xtal1,'clock_xmc1$02010375550$0$osc_hp_xtal1'),
signal('clock_xmc1$02010375550$0',osc_hp_xtal2,'clock_xmc1$02010375550$0$osc_hp_xtal2'),
signal('clock_xmc1$02010375550$0',osc_lp_xtal1,'clock_xmc1$02010375550$0$osc_lp_xtal1'),
signal('clock_xmc1$02010375550$0',osc_lp_xtal2,'clock_xmc1$02010375550$0$osc_lp_xtal2'),
signal('ccu4_slice_config$01759879592$0',global_signal,'ccu4_slice_config$01759879592$0$global_signal'),
signal('ccu4_slice_config$01759879592$0',st,'ccu4_slice_config$01759879592$0$st'),
signal('ccu4_slice_config$01759879592$0',out,'ccu4_slice_config$01759879592$0$out'),
signal('ccu4_slice_config$01759879592$0',ps,'ccu4_slice_config$01759879592$0$ps'),
signal('ccu4_slice_config$01759879592$0',gp0_unsync,'ccu4_slice_config$01759879592$0$gp0_unsync'),
signal('ccu4_slice_config$01759879592$0',gp1_unsync,'ccu4_slice_config$01759879592$0$gp1_unsync'),
signal('ccu4_slice_config$01759879592$0',gp2_unsync,'ccu4_slice_config$01759879592$0$gp2_unsync'),
signal('ccu4_slice_config$01759879592$0',gp0,'ccu4_slice_config$01759879592$0$gp0'),
signal('ccu4_slice_config$01759879592$0',gp1,'ccu4_slice_config$01759879592$0$gp1'),
signal('ccu4_slice_config$01759879592$0',gp2,'ccu4_slice_config$01759879592$0$gp2'),
signal('ccu4_slice_config$01759879592$0',concat_bus_out,'ccu4_slice_config$01759879592$0$concat_bus_out'),
signal('ccu4_slice_config$01759879592$0',concat_bus_in,'ccu4_slice_config$01759879592$0$concat_bus_in'),
signal('ccu4_slice_config$01759879592$0',mci,'ccu4_slice_config$01759879592$0$mci'),
signal('ccu4_slice_config$01759879592$0',mcss,'ccu4_slice_config$01759879592$0$mcss'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
signal('pwm$572424432$0',global_signal,'pwm$572424432$0$global_signal'),
signal('pwm$572424432$0',cmd1s_cmu1s,'pwm$572424432$0$cmd1s_cmu1s'),
signal('pwm$572424432$0',pmus_omds,'pwm$572424432$0$pmus_omds'),
signal('pwm$572424432$0',st,'pwm$572424432$0$st'),
signal('pwm$572424432$0',out0,'pwm$572424432$0$out0'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$01465631857$1',global_signal,'pwm$01465631857$1$global_signal'),
signal('pwm$01465631857$1',cmd1s_cmu1s,'pwm$01465631857$1$cmd1s_cmu1s'),
signal('pwm$01465631857$1',pmus_omds,'pwm$01465631857$1$pmus_omds'),
signal('pwm$01465631857$1',st,'pwm$01465631857$1$st'),
signal('pwm$01465631857$1',out0,'pwm$01465631857$1$out0'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$791279150$2',global_signal,'pwm$791279150$2$global_signal'),
signal('pwm$791279150$2',cmd1s_cmu1s,'pwm$791279150$2$cmd1s_cmu1s'),
signal('pwm$791279150$2',pmus_omds,'pwm$791279150$2$pmus_omds'),
signal('pwm$791279150$2',st,'pwm$791279150$2$st'),
signal('pwm$791279150$2',out0,'pwm$791279150$2$out0'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
signal('pwm$01903953723$3',global_signal,'pwm$01903953723$3$global_signal'),
signal('pwm$01903953723$3',cmds_cmus,'pwm$01903953723$3$cmds_cmus'),
signal('pwm$01903953723$3',pmus_omds,'pwm$01903953723$3$pmus_omds'),
signal('pwm$01903953723$3',st,'pwm$01903953723$3$st'),
signal('pwm$01903953723$3',out,'pwm$01903953723$3$out'),
signal('pwm$01955938871$3',pad,'pwm$01955938871$3$pad'),
signal('pwm$0173237357$3',pin,'pwm$0173237357$3$pin'),
signal('pwm$352957284$4',global_signal,'pwm$352957284$4$global_signal'),
signal('pwm$352957284$4',cmds_cmus,'pwm$352957284$4$cmds_cmus'),
signal('pwm$352957284$4',pmus_omds,'pwm$352957284$4$pmus_omds'),
signal('pwm$352957284$4',st,'pwm$352957284$4$st'),
signal('pwm$352957284$4',out,'pwm$352957284$4$out'),
signal('pwm$02022945624$4',pad,'pwm$02022945624$4$pad'),
signal('pwm$0161921230$4',pin,'pwm$0161921230$4$pin'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',transmit_buffer_int,'uart$2052263369$0$transmit_buffer_int'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('ccu4_slice_config$497031415$1',global_signal,'ccu4_slice_config$497031415$1$global_signal'),
signal('ccu4_slice_config$497031415$1',st,'ccu4_slice_config$497031415$1$st'),
signal('ccu4_slice_config$497031415$1',out,'ccu4_slice_config$497031415$1$out'),
signal('ccu4_slice_config$497031415$1',ps,'ccu4_slice_config$497031415$1$ps'),
signal('ccu4_slice_config$497031415$1',gp0_unsync,'ccu4_slice_config$497031415$1$gp0_unsync'),
signal('ccu4_slice_config$497031415$1',gp1_unsync,'ccu4_slice_config$497031415$1$gp1_unsync'),
signal('ccu4_slice_config$497031415$1',gp2_unsync,'ccu4_slice_config$497031415$1$gp2_unsync'),
signal('ccu4_slice_config$497031415$1',gp0,'ccu4_slice_config$497031415$1$gp0'),
signal('ccu4_slice_config$497031415$1',gp1,'ccu4_slice_config$497031415$1$gp1'),
signal('ccu4_slice_config$497031415$1',gp2,'ccu4_slice_config$497031415$1$gp2'),
signal('ccu4_slice_config$497031415$1',concat_bus_out,'ccu4_slice_config$497031415$1$concat_bus_out'),
signal('ccu4_slice_config$497031415$1',concat_bus_in,'ccu4_slice_config$497031415$1$concat_bus_in'),
signal('ccu4_slice_config$497031415$1',mci,'ccu4_slice_config$497031415$1$mci'),
signal('ccu4_slice_config$497031415$1',mcss,'ccu4_slice_config$497031415$1$mcss'),
signal('i2c_master$01962465252$0',pad,'i2c_master$01962465252$0$pad'),
signal('i2c_master$01962465272$0',pad,'i2c_master$01962465272$0$pad'),
signal('i2c_master$01490562677$0',dout0,'i2c_master$01490562677$0$dout0'),
signal('i2c_master$01490562677$0',dx0ins,'i2c_master$01490562677$0$dx0ins'),
signal('i2c_master$01490562677$0',dx1ins,'i2c_master$01490562677$0$dx1ins'),
signal('i2c_master$01490562677$0',sclkout,'i2c_master$01490562677$0$sclkout'),
signal('i2c_master$01490562677$0',standard_transmit_buffer_int,'i2c_master$01490562677$0$standard_transmit_buffer_int'),
signal('i2c_master$01490562677$0',standard_receive_buffer_int,'i2c_master$01490562677$0$standard_receive_buffer_int'),
signal('i2c_master$01490562677$0',alternate_receive_buffer_int,'i2c_master$01490562677$0$alternate_receive_buffer_int'),
signal('i2c_master$01490562677$0',protocol_specific_int,'i2c_master$01490562677$0$protocol_specific_int'),
signal('i2c_master$991873880$0',signal_in,'i2c_master$991873880$0$signal_in'),
signal('i2c_master$991873818$0',signal_in,'i2c_master$991873818$0$signal_in'),
signal('i2c_master$01183604782$0',pin,'i2c_master$01183604782$0$pin'),
signal('i2c_master$01183604802$0',pin,'i2c_master$01183604802$0$pin'),
signal('global_ccu8$0473506526$0',global_signal,'global_ccu8$0473506526$0$global_signal'),
signal('global_ccu8$0473506526$0',clk,'global_ccu8$0473506526$0$clk'),
signal('global_ccu8$1536212608$0',gsc_enable,'global_ccu8$1536212608$0$gsc_enable'),
connected('clock_xmc1$02010375550$0$dco2_clk','clock_xmc1$02010375550$0$frtc',1),
connected('global_ccu4$595667498$0$global_signal','ccu4_slice_config$01759879592$0$global_signal',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','ccu4_slice_config$497031415$1$gp0_unsync',1),
connected('digital_io$01310748862$0$pad','ccu4_slice_config$497031415$1$gp1_unsync',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','ccu4_slice_config$01759879592$0$gp0_unsync',1),
connected('digital_io$01821283039$1$pad','ccu4_slice_config$01759879592$0$gp1_unsync',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$572424432$0$out0','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$572424432$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$01465631857$1$out0','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$01465631857$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$791279150$2$out0','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$791279150$2$global_signal',1),
connected('pwm$0173237357$3$pin','pwm$01955938871$3$pad',1),
connected('pwm$01903953723$3$out','pwm$01955938871$3$pad',1),
connected('pwm$01955938871$3$pad','pwm$0173237357$3$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$01903953723$3$global_signal',1),
connected('pwm$0161921230$4$pin','pwm$02022945624$4$pad',1),
connected('pwm$352957284$4$out','pwm$02022945624$4$pad',1),
connected('pwm$02022945624$4$pad','pwm$0161921230$4$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$352957284$4$global_signal',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$2052263369$0$transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','ccu4_slice_config$497031415$1$global_signal',1),
connected('i2c_master$01183604802$0$pin','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01183604782$0$pin','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$sclkout','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01490562677$0$dout0','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$alternate_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_transmit_buffer_int','i2c_master$991873880$0$signal_in',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01183604802$0$pin',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01490562677$0$dx1ins',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01183604782$0$pin',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01490562677$0$dx0ins',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,0),
register_value('uart$2052263369$0',rbctr_size,4),
register_value('i2c_master$01490562677$0',tbctr_size,4),
register_value('i2c_master$01490562677$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 03, 2018 11:58:31 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 478


Sep 03, 2018 11:58:31 AM java.util.logging.LogManager$RootLogger log
INFO: [/ccu4/0/cc4/1, /ccu4_slice_config$01759879592$0, /ccu4/0/cc4/2, /ccu4_slice_config$497031415$1, /scu/0/ccu/config, /clock_xmc1$02010375550$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/0/pad/12, /digital_io$01310748862$0, /devicepackage/0/24, /digital_io$0155888661$1, /p/0/pad/7, /digital_io$01821283039$1, /devicepackage/0/31, /digital_io$1882167628$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /ccu8/0/global, /global_ccu8$0473506526$0, /scu/0/gcu/ccu8_global_enable/0, /global_ccu8$1536212608$0, /devicepackage/0/15, /i2c_master$01183604782$0, /devicepackage/0/27, /i2c_master$01183604802$0, /usic/0/channel/0, /i2c_master$01490562677$0, /p/1/pad/1, /i2c_master$01962465252$0, /p/0/pad/8, /i2c_master$01962465272$0, /cpu/0/nvic/interrupt/10, /i2c_master$991873818$0, /cpu/0/nvic/interrupt/12, /i2c_master$991873880$0, /ccu8/0/cc8/3, /pwm$01465631857$1, /devicepackage/0/28, /pwm$0161921230$4, /devicepackage/0/23, /pwm$0173237357$3, /p/1/pad/0, /pwm$01754918612$0, /p/2/pad/10, /pwm$01821925365$1, /devicepackage/0/14, /pwm$0184553484$2, /p/1/pad/2, /pwm$01888932118$2, /ccu4/0/cc4/0, /pwm$01903953723$3, /p/0/pad/6, /pwm$01955938871$3, /devicepackage/0/7, /pwm$0195869611$1, /p/0/pad/9, /pwm$02022945624$4, /devicepackage/0/16, /pwm$0207185738$0, /ccu4/0/cc4/3, /pwm$352957284$4, /ccu8/0/cc8/0, /pwm$572424432$0, /ccu8/0/cc8/1, /pwm$791279150$2, /devicepackage/0/13, /uart$01011659048$0, /devicepackage/0/12, /uart$01011659110$0, /cpu/0/nvic/interrupt/9, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/1, /uart$2052263369$0, /p/1/pad/4, /uart$634370192$0, /p/1/pad/3, /uart$634370254$0]


Sep 03, 2018 11:58:31 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /0, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /0, /p/1/pad/5/iocr_oe, /0, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /5, /p/1/pad/2/iocr_oe, /1, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /7, /p/1/pad/3/iocr_oe, /1, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/0/iocr_pcr, /5, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /6, /p/1/pad/1/iocr_oe, /1, /p/1/pad/1/hwsel_hw, /0, /cpu/0/nvic/interrupt/0/intcr_insel, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/intcr_insel, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/2/intcr_insel, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/3/intcr_insel, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/4/intcr_insel, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/intcr_insel, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/intcr_insel, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/intcr_insel, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/8/intcr_insel, /0, /cpu/0/nvic/interrupt/8/iser_setena, /0, /cpu/0/nvic/interrupt/9/intcr_insel, /0, /cpu/0/nvic/interrupt/9/iser_setena, /1, /cpu/0/nvic/interrupt/10/intcr_insel, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/intcr_insel, /0, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/intcr_insel, /0, /cpu/0/nvic/interrupt/12/iser_setena, /1, /cpu/0/nvic/interrupt/13/intcr_insel, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/intcr_insel, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/intcr_insel, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/intcr_insel, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/intcr_insel, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/intcr_insel, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/intcr_insel, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/20/intcr_insel, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/intcr_insel, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/intcr_insel, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/intcr_insel, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/intcr_insel, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/intcr_insel, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/intcr_insel, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/intcr_insel, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/intcr_insel, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/intcr_insel, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/30/intcr_insel, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/intcr_insel, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen3, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/1/ogu/3/exocon_ipen0, /0, /eru/1/ogu/3/exocon_ipen3, /0, /eru/1/ogu/3/exocon_ipen1, /0, /eru/1/ogu/3/exocon_ipen2, /0, /eru/1/ogu/3/exocon_iss, /0, /eru/1/ers_etl/3/exicon_pe, /0, /eru/1/ers_etl/3/exicon_ocs, /0, /eru/1/ers_etl/3/exisel_exsxb, /0, /eru/1/ers_etl/3/exisel_exsxa, /0, /eru/1/ogu/2/exocon_ipen0, /0, /eru/1/ogu/2/exocon_ipen3, /0, /eru/1/ogu/2/exocon_ipen1, /0, /eru/1/ogu/2/exocon_ipen2, /0, /eru/1/ogu/2/exocon_iss, /0, /eru/1/ogu/0/exocon_ipen0, /0, /eru/1/ogu/0/exocon_ipen3, /0, /eru/1/ogu/0/exocon_ipen1, /0, /eru/1/ogu/0/exocon_ipen2, /0, /eru/1/ogu/0/exocon_iss, /0, /eru/1/ogu/1/exocon_ipen0, /0, /eru/1/ogu/1/exocon_ipen3, /0, /eru/1/ogu/1/exocon_ipen1, /0, /eru/1/ogu/1/exocon_ipen2, /0, /eru/1/ogu/1/exocon_iss, /0, /eru/1/ers_etl/0/exicon_pe, /0, /eru/1/ers_etl/0/exicon_ocs, /0, /eru/1/ers_etl/0/exisel_exsxb, /0, /eru/1/ers_etl/0/exisel_exsxa, /0, /eru/1/ers_etl/1/exicon_pe, /0, /eru/1/ers_etl/1/exicon_ocs, /0, /eru/1/ers_etl/1/exisel_exsxb, /0, /eru/1/ers_etl/1/exisel_exsxa, /0, /eru/1/ers_etl/2/exicon_pe, /0, /eru/1/ers_etl/2/exicon_ocs, /0, /eru/1/ers_etl/2/exisel_exsxb, /0, /eru/1/ers_etl/2/exisel_exsxa, /0, /posif/0/posif/hsc_qd/pconf_insel1, /0, /posif/0/posif/hsc_qd/pconf_insel0, /0, /posif/0/posif/hsc_qd/pconf_insel2, /0, /posif/0/posif/hsc_qd/pconf_ewis, /0, /posif/0/posif/hsc_qd/pflge_dire, /0, /posif/0/posif/hsc_qd/pflge_dirsel, /0, /posif/0/posif/hsc_qd/pconf_dsel, /0, /posif/0/posif/hsc_qd/pflge_ewhe, /0, /posif/0/posif/hsc_qd/pflge_whesel, /0, /posif/0/posif/hsc_qd/pflge_cnte, /0, /posif/0/posif/hsc_qd/pflge_cntsel, /0, /posif/0/posif/hsc_qd/pflge_eche, /0, /posif/0/posif/hsc_qd/pflge_chesel, /0, /posif/0/posif/hsc_qd/pflge_pclke, /0, /posif/0/posif/hsc_qd/pflge_pclsel, /0, /posif/0/posif/hsc_qd/pflge_erre, /0, /posif/0/posif/hsc_qd/pflge_errsel, /0, /posif/0/posif/hsc_qd/pflge_ehie, /0, /posif/0/posif/hsc_qd/pflge_hiesel, /0, /posif/0/posif/hsc_qd/pflge_indxe, /0, /posif/0/posif/hsc_qd/pflge_indsel, /0, /posif/0/posif/mcm/pconf_msets, /0, /posif/0/posif/mcm/pconf_msyns, /0, /posif/0/posif/mcm/pflge_emst, /0, /posif/0/posif/mcm/pflge_mstsel, /0, /p/0/pad/10/iocr_pcr, /0, /p/0/pad/10/iocr_oe, /0, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /0, /p/0/pad/11/iocr_oe, /0, /p/0/pad/11/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /4, /p/0/pad/9/iocr_oe, /1, /p/0/pad/9/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /4, /p/0/pad/6/iocr_oe, /1, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /6, /p/0/pad/8/iocr_oe, /1, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /0, /p/0/pad/2/iocr_oe, /0, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /5, /p/2/pad/10/iocr_oe, /1, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/4/pdisc_pdis, /1, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/hwsel_hw, /0, /p/2/pad/3/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/hwsel_hw, /0, /p/2/pad/5/pdisc_pdis, /1, /bccu/0/channel/3/chconfig_dsel, /0, /bccu/0/channel/4/chconfig_dsel, /0, /bccu/0/channel/5/chconfig_dsel, /0, /bccu/0/channel/6/chconfig_dsel, /0, /bccu/0/channel/0/chconfig_dsel, /0, /bccu/0/channel/1/chconfig_dsel, /0, /bccu/0/channel/2/chconfig_dsel, /0, /bccu/0/trigger/evier_t1ien, /0, /bccu/0/trigger/evier_t0ien, /0, /bccu/0/channel/7/chconfig_dsel, /0, /bccu/0/channel/8/chconfig_dsel, /0, /bccu/0/packer_fifo_event/evier_fien, /0, /bccu/0/packer_fifo_event/evier_eien, /0, /bccu/0/trap/globcon_trapis, /0, /bccu/0/trap/evier_tpien, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /ccu4/0/cc4/1/ins_ev1is, /1, /ccu4/0/cc4/1/ins_ev0is, /1, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/1/cc4/1/ins_ev1is, /0, /ccu4/1/cc4/1/ins_ev0is, /0, /ccu4/1/cc4/1/ins_ev2is, /0, /ccu4/1/cc4/1/srs_e1sr, /0, /ccu4/1/cc4/1/srs_posr, /0, /ccu4/1/cc4/1/srs_cmsr, /0, /ccu4/1/cc4/1/srs_e0sr, /0, /ccu4/1/cc4/1/srs_e2sr, /0, /ccu4/1/cc4/1/cmc_tce, /0, /ccu4/1/cc4/0/ins_ev1is, /0, /ccu4/1/cc4/0/ins_ev0is, /0, /ccu4/1/cc4/0/ins_ev2is, /0, /ccu4/1/cc4/0/srs_e1sr, /0, /ccu4/1/cc4/0/srs_posr, /0, /ccu4/1/cc4/0/srs_cmsr, /0, /ccu4/1/cc4/0/srs_e0sr, /0, /ccu4/1/cc4/0/srs_e2sr, /0, /ccu4/1/global/gctrl_pcis, /0, /ccu4/1/cc4/2/ins_ev1is, /0, /ccu4/1/cc4/2/ins_ev0is, /0, /ccu4/1/cc4/2/ins_ev2is, /0, /ccu4/1/cc4/2/srs_e1sr, /0, /ccu4/1/cc4/2/srs_posr, /0, /ccu4/1/cc4/2/srs_cmsr, /0, /ccu4/1/cc4/2/srs_e0sr, /0, /ccu4/1/cc4/2/srs_e2sr, /0, /ccu4/1/cc4/2/cmc_tce, /0, /ccu4/1/cc4/3/ins_ev1is, /0, /ccu4/1/cc4/3/ins_ev0is, /0, /ccu4/1/cc4/3/ins_ev2is, /0, /ccu4/1/cc4/3/srs_e1sr, /0, /ccu4/1/cc4/3/srs_posr, /0, /ccu4/1/cc4/3/srs_cmsr, /0, /ccu4/1/cc4/3/srs_e0sr, /0, /ccu4/1/cc4/3/srs_e2sr, /0, /ccu4/1/cc4/3/cmc_tce, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/global/gctrl_pcis, /0, /ccu8/1/cc8/1/ins_ev1is, /0, /ccu8/1/cc8/1/ins_ev0is, /0, /ccu8/1/cc8/1/ins_ev2is, /0, /ccu8/1/cc8/1/srs_e1sr, /0, /ccu8/1/cc8/1/srs_posr, /0, /ccu8/1/cc8/1/srs_e0sr, /0, /ccu8/1/cc8/1/srs_e2sr, /0, /ccu8/1/cc8/1/srs_cm1sr, /0, /ccu8/1/cc8/1/srs_cm2sr, /0, /ccu8/1/cc8/1/cmc_tce, /0, /ccu8/1/cc8/0/ins_ev1is, /0, /ccu8/1/cc8/0/ins_ev0is, /0, /ccu8/1/cc8/0/ins_ev2is, /0, /ccu8/1/cc8/0/srs_e1sr, /0, /ccu8/1/cc8/0/srs_posr, /0, /ccu8/1/cc8/0/srs_e0sr, /0, /ccu8/1/cc8/0/srs_e2sr, /0, /ccu8/1/cc8/0/srs_cm1sr, /0, /ccu8/1/cc8/0/srs_cm2sr, /0, /ccu8/1/cc8/3/ins_ev1is, /0, /ccu8/1/cc8/3/ins_ev0is, /0, /ccu8/1/cc8/3/ins_ev2is, /0, /ccu8/1/cc8/3/srs_e1sr, /0, /ccu8/1/cc8/3/srs_posr, /0, /ccu8/1/cc8/3/srs_e0sr, /0, /ccu8/1/cc8/3/srs_e2sr, /0, /ccu8/1/cc8/3/srs_cm1sr, /0, /ccu8/1/cc8/3/srs_cm2sr, /0, /ccu8/1/cc8/3/cmc_tce, /0, /ccu8/1/cc8/2/ins_ev1is, /0, /ccu8/1/cc8/2/ins_ev0is, /0, /ccu8/1/cc8/2/ins_ev2is, /0, /ccu8/1/cc8/2/srs_e1sr, /0, /ccu8/1/cc8/2/srs_posr, /0, /ccu8/1/cc8/2/srs_e0sr, /0, /ccu8/1/cc8/2/srs_e2sr, /0, /ccu8/1/cc8/2/srs_cm1sr, /0, /ccu8/1/cc8/2/srs_cm2sr, /0, /ccu8/1/cc8/2/cmc_tce, /0, /ccu8/1/global/gctrl_pcis, /0, /usic/0/channel/1/dx5cr_dsel, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /5, /usic/0/channel/1/dx0cr_dsel, /6, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /2, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/inpr_pinp, /4, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/rbctr_srbien, /1, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/rbctr_arbien, /1, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /1, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /32, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /4, /usic/0/channel/1/tbctr_size, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /3, /usic/0/channel/0/dx1cr_dsel, /1, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /3, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/inpr_pinp, /4, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_size, /4, /usic/1/channel/1/dx5cr_dsel, /0, /usic/1/channel/1/ccr_hpcen, /0, /usic/1/channel/1/dx2cr_dsel, /0, /usic/1/channel/1/dx3cr_dsel, /0, /usic/1/channel/1/dx0cr_dsel, /0, /usic/1/channel/1/dx1cr_dsel, /0, /usic/1/channel/1/dx4cr_dsel, /0, /usic/1/channel/1/ccr_rsien, /0, /usic/1/channel/1/inpr_tbinp, /0, /usic/1/channel/1/tbctr_stbien, /0, /usic/1/channel/1/tbctr_stbinp, /0, /usic/1/channel/1/ccr_dlien, /0, /usic/1/channel/1/inpr_pinp, /0, /usic/1/channel/1/ccr_brgien, /0, /usic/1/channel/1/rbctr_rberien, /0, /usic/1/channel/1/rbctr_arbinp, /0, /usic/1/channel/1/ccr_aien, /0, /usic/1/channel/1/inpr_ainp, /0, /usic/1/channel/1/ccr_rien, /0, /usic/1/channel/1/inpr_rinp, /0, /usic/1/channel/1/rbctr_srbien, /0, /usic/1/channel/1/rbctr_srbinp, /0, /usic/1/channel/1/rbctr_arbien, /0, /usic/1/channel/1/tbctr_tberien, /0, /usic/1/channel/1/tbctr_atbinp, /0, /usic/1/channel/1/ccr_tbien, /0, /usic/1/channel/1/ccr_tsien, /0, /usic/1/channel/1/inpr_tsinp, /0, /usic/1/channel/1/rbctr_dptr, /0, /usic/1/channel/1/tbctr_dptr, /0, /usic/1/channel/1/rbctr_size, /0, /usic/1/channel/1/tbctr_size, /0, /usic/1/channel/0/dx5cr_dsel, /0, /usic/1/channel/0/ccr_hpcen, /0, /usic/1/channel/0/dx2cr_dsel, /0, /usic/1/channel/0/dx3cr_dsel, /0, /usic/1/channel/0/dx0cr_dsel, /0, /usic/1/channel/0/dx1cr_dsel, /0, /usic/1/channel/0/dx4cr_dsel, /0, /usic/1/channel/0/ccr_rsien, /0, /usic/1/channel/0/inpr_tbinp, /0, /usic/1/channel/0/tbctr_stbien, /0, /usic/1/channel/0/tbctr_stbinp, /0, /usic/1/channel/0/ccr_dlien, /0, /usic/1/channel/0/inpr_pinp, /0, /usic/1/channel/0/ccr_brgien, /0, /usic/1/channel/0/rbctr_rberien, /0, /usic/1/channel/0/rbctr_arbinp, /0, /usic/1/channel/0/ccr_aien, /0, /usic/1/channel/0/inpr_ainp, /0, /usic/1/channel/0/ccr_rien, /0, /usic/1/channel/0/inpr_rinp, /0, /usic/1/channel/0/rbctr_srbien, /0, /usic/1/channel/0/rbctr_srbinp, /0, /usic/1/channel/0/rbctr_arbien, /0, /usic/1/channel/0/tbctr_tberien, /0, /usic/1/channel/0/tbctr_atbinp, /0, /usic/1/channel/0/ccr_tbien, /0, /usic/1/channel/0/ccr_tsien, /0, /usic/1/channel/0/inpr_tsinp, /0, /usic/1/channel/0/rbctr_dptr, /0, /usic/1/channel/0/tbctr_dptr, /0, /usic/1/channel/0/rbctr_size, /0, /usic/1/channel/0/tbctr_size, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/ch/5/gchctr_resreg, /0, /vadc/0/group/1/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/ch/4/gchctr_resreg, /0, /vadc/0/group/1/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/4/gchctr_iclsel, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/2/gchctr_resreg, /0, /vadc/0/group/1/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/2/gchctr_iclsel, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/1/ch/7/gchctr_resreg, /0, /vadc/0/group/1/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/7/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/ch/1/galias_alias1, /0, /vadc/0/group/0/ch/1/gchctr_resreg, /0, /vadc/0/group/0/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/ch/2/gchctr_resreg, /0, /vadc/0/group/0/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/2/gchctr_iclsel, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /p/2/pad/12/pdisc_pdis, /1, /p/2/pad/13/pdisc_pdis, /1]


Sep 03, 2018 11:58:34 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Mon Sep 03 11:58:34 CEST 2018


Sep 03, 2018 11:58:34 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([scu,0,ccu,config],'clock_xmc1$02010375550$0'),
reserved([ccu4,_,cc4,_],'ccu4_slice_config$01759879592$0'),
uri([ccu4,0,cc4,1],'ccu4_slice_config$01759879592$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
reserved([ccu8,_,cc8,_],'pwm$572424432$0'),
reserved([p,_,pad,_],'pwm$01754918612$0'),
reserved([devicepackage,0,_],'pwm$0207185738$0'),
reserved([ccu8,_,cc8,_],'pwm$01465631857$1'),
reserved([p,_,pad,_],'pwm$01821925365$1'),
reserved([devicepackage,0,_],'pwm$0195869611$1'),
reserved([ccu8,_,cc8,_],'pwm$791279150$2'),
reserved([p,_,pad,_],'pwm$01888932118$2'),
reserved([devicepackage,0,_],'pwm$0184553484$2'),
reserved([ccu4,_,cc4,_],'pwm$01903953723$3'),
uri([ccu4,0,cc4,0],'pwm$01903953723$3'),
reserved([p,_,pad,_],'pwm$01955938871$3'),
reserved([devicepackage,0,_],'pwm$0173237357$3'),
reserved([ccu4,_,cc4,_],'pwm$352957284$4'),
uri([ccu4,0,cc4,3],'pwm$352957284$4'),
reserved([p,_,pad,_],'pwm$02022945624$4'),
reserved([devicepackage,0,_],'pwm$0161921230$4'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
uri([devicepackage,0,12],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
uri([devicepackage,0,13],'uart$01011659048$0'),
reserved([ccu4,_,cc4,_],'ccu4_slice_config$497031415$1'),
uri([ccu4,0,cc4,2],'ccu4_slice_config$497031415$1'),
reserved([usic,_,channel,_],'i2c_master$01490562677$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873880$0'),
reserved([cpu,0,nvic,interrupt,_],'i2c_master$991873818$0'),
reserved([p,_,pad,_],'i2c_master$01962465252$0'),
reserved([p,_,pad,_],'i2c_master$01962465272$0'),
reserved([devicepackage,0,_],'i2c_master$01183604782$0'),
reserved([devicepackage,0,_],'i2c_master$01183604802$0'),
reserved([ccu8,GLOBAL_CCU80sv0,global],'global_ccu8$0473506526$0'),
reserved([scu,_,gcu,ccu8_global_enable,GLOBAL_CCU80sv0],'global_ccu8$1536212608$0'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('clock_xmc1$02010375550$0',frtc,'clock_xmc1$02010375550$0$frtc'),
signal('clock_xmc1$02010375550$0',dco2_clk,'clock_xmc1$02010375550$0$dco2_clk'),
signal('clock_xmc1$02010375550$0',osc_lp_clk,'clock_xmc1$02010375550$0$osc_lp_clk'),
signal('clock_xmc1$02010375550$0',osc_hp_xtal1,'clock_xmc1$02010375550$0$osc_hp_xtal1'),
signal('clock_xmc1$02010375550$0',osc_hp_xtal2,'clock_xmc1$02010375550$0$osc_hp_xtal2'),
signal('clock_xmc1$02010375550$0',osc_lp_xtal1,'clock_xmc1$02010375550$0$osc_lp_xtal1'),
signal('clock_xmc1$02010375550$0',osc_lp_xtal2,'clock_xmc1$02010375550$0$osc_lp_xtal2'),
signal('ccu4_slice_config$01759879592$0',global_signal,'ccu4_slice_config$01759879592$0$global_signal'),
signal('ccu4_slice_config$01759879592$0',st,'ccu4_slice_config$01759879592$0$st'),
signal('ccu4_slice_config$01759879592$0',out,'ccu4_slice_config$01759879592$0$out'),
signal('ccu4_slice_config$01759879592$0',ps,'ccu4_slice_config$01759879592$0$ps'),
signal('ccu4_slice_config$01759879592$0',gp0_unsync,'ccu4_slice_config$01759879592$0$gp0_unsync'),
signal('ccu4_slice_config$01759879592$0',gp1_unsync,'ccu4_slice_config$01759879592$0$gp1_unsync'),
signal('ccu4_slice_config$01759879592$0',gp2_unsync,'ccu4_slice_config$01759879592$0$gp2_unsync'),
signal('ccu4_slice_config$01759879592$0',gp0,'ccu4_slice_config$01759879592$0$gp0'),
signal('ccu4_slice_config$01759879592$0',gp1,'ccu4_slice_config$01759879592$0$gp1'),
signal('ccu4_slice_config$01759879592$0',gp2,'ccu4_slice_config$01759879592$0$gp2'),
signal('ccu4_slice_config$01759879592$0',concat_bus_out,'ccu4_slice_config$01759879592$0$concat_bus_out'),
signal('ccu4_slice_config$01759879592$0',concat_bus_in,'ccu4_slice_config$01759879592$0$concat_bus_in'),
signal('ccu4_slice_config$01759879592$0',mci,'ccu4_slice_config$01759879592$0$mci'),
signal('ccu4_slice_config$01759879592$0',mcss,'ccu4_slice_config$01759879592$0$mcss'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
signal('pwm$572424432$0',global_signal,'pwm$572424432$0$global_signal'),
signal('pwm$572424432$0',cmd1s_cmu1s,'pwm$572424432$0$cmd1s_cmu1s'),
signal('pwm$572424432$0',pmus_omds,'pwm$572424432$0$pmus_omds'),
signal('pwm$572424432$0',st,'pwm$572424432$0$st'),
signal('pwm$572424432$0',out0,'pwm$572424432$0$out0'),
signal('pwm$01754918612$0',pad,'pwm$01754918612$0$pad'),
signal('pwm$0207185738$0',pin,'pwm$0207185738$0$pin'),
signal('pwm$01465631857$1',global_signal,'pwm$01465631857$1$global_signal'),
signal('pwm$01465631857$1',cmd1s_cmu1s,'pwm$01465631857$1$cmd1s_cmu1s'),
signal('pwm$01465631857$1',pmus_omds,'pwm$01465631857$1$pmus_omds'),
signal('pwm$01465631857$1',st,'pwm$01465631857$1$st'),
signal('pwm$01465631857$1',out0,'pwm$01465631857$1$out0'),
signal('pwm$01821925365$1',pad,'pwm$01821925365$1$pad'),
signal('pwm$0195869611$1',pin,'pwm$0195869611$1$pin'),
signal('pwm$791279150$2',global_signal,'pwm$791279150$2$global_signal'),
signal('pwm$791279150$2',cmd1s_cmu1s,'pwm$791279150$2$cmd1s_cmu1s'),
signal('pwm$791279150$2',pmus_omds,'pwm$791279150$2$pmus_omds'),
signal('pwm$791279150$2',st,'pwm$791279150$2$st'),
signal('pwm$791279150$2',out0,'pwm$791279150$2$out0'),
signal('pwm$01888932118$2',pad,'pwm$01888932118$2$pad'),
signal('pwm$0184553484$2',pin,'pwm$0184553484$2$pin'),
signal('pwm$01903953723$3',global_signal,'pwm$01903953723$3$global_signal'),
signal('pwm$01903953723$3',cmds_cmus,'pwm$01903953723$3$cmds_cmus'),
signal('pwm$01903953723$3',pmus_omds,'pwm$01903953723$3$pmus_omds'),
signal('pwm$01903953723$3',st,'pwm$01903953723$3$st'),
signal('pwm$01903953723$3',out,'pwm$01903953723$3$out'),
signal('pwm$01955938871$3',pad,'pwm$01955938871$3$pad'),
signal('pwm$0173237357$3',pin,'pwm$0173237357$3$pin'),
signal('pwm$352957284$4',global_signal,'pwm$352957284$4$global_signal'),
signal('pwm$352957284$4',cmds_cmus,'pwm$352957284$4$cmds_cmus'),
signal('pwm$352957284$4',pmus_omds,'pwm$352957284$4$pmus_omds'),
signal('pwm$352957284$4',st,'pwm$352957284$4$st'),
signal('pwm$352957284$4',out,'pwm$352957284$4$out'),
signal('pwm$02022945624$4',pad,'pwm$02022945624$4$pad'),
signal('pwm$0161921230$4',pin,'pwm$0161921230$4$pin'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',transmit_buffer_int,'uart$2052263369$0$transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_int,'uart$2052263369$0$standard_receive_int'),
signal('uart$2052263369$0',alternate_receive_int,'uart$2052263369$0$alternate_receive_int'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
signal('ccu4_slice_config$497031415$1',global_signal,'ccu4_slice_config$497031415$1$global_signal'),
signal('ccu4_slice_config$497031415$1',st,'ccu4_slice_config$497031415$1$st'),
signal('ccu4_slice_config$497031415$1',out,'ccu4_slice_config$497031415$1$out'),
signal('ccu4_slice_config$497031415$1',ps,'ccu4_slice_config$497031415$1$ps'),
signal('ccu4_slice_config$497031415$1',gp0_unsync,'ccu4_slice_config$497031415$1$gp0_unsync'),
signal('ccu4_slice_config$497031415$1',gp1_unsync,'ccu4_slice_config$497031415$1$gp1_unsync'),
signal('ccu4_slice_config$497031415$1',gp2_unsync,'ccu4_slice_config$497031415$1$gp2_unsync'),
signal('ccu4_slice_config$497031415$1',gp0,'ccu4_slice_config$497031415$1$gp0'),
signal('ccu4_slice_config$497031415$1',gp1,'ccu4_slice_config$497031415$1$gp1'),
signal('ccu4_slice_config$497031415$1',gp2,'ccu4_slice_config$497031415$1$gp2'),
signal('ccu4_slice_config$497031415$1',concat_bus_out,'ccu4_slice_config$497031415$1$concat_bus_out'),
signal('ccu4_slice_config$497031415$1',concat_bus_in,'ccu4_slice_config$497031415$1$concat_bus_in'),
signal('ccu4_slice_config$497031415$1',mci,'ccu4_slice_config$497031415$1$mci'),
signal('ccu4_slice_config$497031415$1',mcss,'ccu4_slice_config$497031415$1$mcss'),
signal('i2c_master$01962465252$0',pad,'i2c_master$01962465252$0$pad'),
signal('i2c_master$01962465272$0',pad,'i2c_master$01962465272$0$pad'),
signal('i2c_master$01490562677$0',dout0,'i2c_master$01490562677$0$dout0'),
signal('i2c_master$01490562677$0',dx0ins,'i2c_master$01490562677$0$dx0ins'),
signal('i2c_master$01490562677$0',dx1ins,'i2c_master$01490562677$0$dx1ins'),
signal('i2c_master$01490562677$0',sclkout,'i2c_master$01490562677$0$sclkout'),
signal('i2c_master$01490562677$0',standard_transmit_buffer_int,'i2c_master$01490562677$0$standard_transmit_buffer_int'),
signal('i2c_master$01490562677$0',standard_receive_buffer_int,'i2c_master$01490562677$0$standard_receive_buffer_int'),
signal('i2c_master$01490562677$0',alternate_receive_buffer_int,'i2c_master$01490562677$0$alternate_receive_buffer_int'),
signal('i2c_master$01490562677$0',protocol_specific_int,'i2c_master$01490562677$0$protocol_specific_int'),
signal('i2c_master$991873880$0',signal_in,'i2c_master$991873880$0$signal_in'),
signal('i2c_master$991873818$0',signal_in,'i2c_master$991873818$0$signal_in'),
signal('i2c_master$01183604782$0',pin,'i2c_master$01183604782$0$pin'),
signal('i2c_master$01183604802$0',pin,'i2c_master$01183604802$0$pin'),
signal('global_ccu8$0473506526$0',global_signal,'global_ccu8$0473506526$0$global_signal'),
signal('global_ccu8$0473506526$0',clk,'global_ccu8$0473506526$0$clk'),
signal('global_ccu8$1536212608$0',gsc_enable,'global_ccu8$1536212608$0$gsc_enable'),
connected('clock_xmc1$02010375550$0$dco2_clk','clock_xmc1$02010375550$0$frtc',1),
connected('global_ccu4$595667498$0$global_signal','ccu4_slice_config$01759879592$0$global_signal',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','ccu4_slice_config$497031415$1$gp0_unsync',1),
connected('digital_io$01310748862$0$pad','ccu4_slice_config$497031415$1$gp1_unsync',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','ccu4_slice_config$01759879592$0$gp0_unsync',1),
connected('digital_io$01821283039$1$pad','ccu4_slice_config$01759879592$0$gp1_unsync',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
connected('pwm$0207185738$0$pin','pwm$01754918612$0$pad',1),
connected('pwm$572424432$0$out0','pwm$01754918612$0$pad',1),
connected('pwm$01754918612$0$pad','pwm$0207185738$0$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$572424432$0$global_signal',1),
connected('pwm$0195869611$1$pin','pwm$01821925365$1$pad',1),
connected('pwm$01465631857$1$out0','pwm$01821925365$1$pad',1),
connected('pwm$01821925365$1$pad','pwm$0195869611$1$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$01465631857$1$global_signal',1),
connected('pwm$0184553484$2$pin','pwm$01888932118$2$pad',1),
connected('pwm$791279150$2$out0','pwm$01888932118$2$pad',1),
connected('pwm$01888932118$2$pad','pwm$0184553484$2$pin',1),
connected('global_ccu8$0473506526$0$global_signal','pwm$791279150$2$global_signal',1),
connected('pwm$0173237357$3$pin','pwm$01955938871$3$pad',1),
connected('pwm$01903953723$3$out','pwm$01955938871$3$pad',1),
connected('pwm$01955938871$3$pad','pwm$0173237357$3$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$01903953723$3$global_signal',1),
connected('pwm$0161921230$4$pin','pwm$02022945624$4$pad',1),
connected('pwm$352957284$4$out','pwm$02022945624$4$pad',1),
connected('pwm$02022945624$4$pad','pwm$0161921230$4$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm$352957284$4$global_signal',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$2052263369$0$standard_receive_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','ccu4_slice_config$497031415$1$global_signal',1),
connected('i2c_master$01183604802$0$pin','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01183604782$0$pin','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$sclkout','i2c_master$01962465272$0$pad',1),
connected('i2c_master$01490562677$0$dout0','i2c_master$01962465252$0$pad',1),
connected('i2c_master$01490562677$0$alternate_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_receive_buffer_int','i2c_master$991873818$0$signal_in',1),
connected('i2c_master$01490562677$0$standard_transmit_buffer_int','i2c_master$991873880$0$signal_in',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01183604802$0$pin',1),
connected('i2c_master$01962465272$0$pad','i2c_master$01490562677$0$dx1ins',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01183604782$0$pin',1),
connected('i2c_master$01962465252$0$pad','i2c_master$01490562677$0$dx0ins',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,0),
register_value('uart$2052263369$0',rbctr_size,0),
register_value('i2c_master$01490562677$0',tbctr_size,4),
register_value('i2c_master$01490562677$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Sep 03, 2018 11:58:34 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 377


Sep 03, 2018 11:58:34 AM java.util.logging.LogManager$RootLogger log
INFO: [/ccu4/0/cc4/1, /ccu4_slice_config$01759879592$0, /ccu4/0/cc4/2, /ccu4_slice_config$497031415$1, /scu/0/ccu/config, /clock_xmc1$02010375550$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/0/pad/12, /digital_io$01310748862$0, /devicepackage/0/24, /digital_io$0155888661$1, /p/0/pad/7, /digital_io$01821283039$1, /devicepackage/0/31, /digital_io$1882167628$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /ccu8/0/global, /global_ccu8$0473506526$0, /scu/0/gcu/ccu8_global_enable/0, /global_ccu8$1536212608$0, /devicepackage/0/15, /i2c_master$01183604782$0, /devicepackage/0/27, /i2c_master$01183604802$0, /usic/0/channel/0, /i2c_master$01490562677$0, /p/1/pad/1, /i2c_master$01962465252$0, /p/0/pad/8, /i2c_master$01962465272$0, /cpu/0/nvic/interrupt/10, /i2c_master$991873818$0, /cpu/0/nvic/interrupt/12, /i2c_master$991873880$0, /ccu8/0/cc8/3, /pwm$01465631857$1, /devicepackage/0/28, /pwm$0161921230$4, /devicepackage/0/23, /pwm$0173237357$3, /p/1/pad/0, /pwm$01754918612$0, /p/2/pad/10, /pwm$01821925365$1, /devicepackage/0/14, /pwm$0184553484$2, /p/1/pad/2, /pwm$01888932118$2, /ccu4/0/cc4/0, /pwm$01903953723$3, /p/0/pad/6, /pwm$01955938871$3, /devicepackage/0/7, /pwm$0195869611$1, /p/0/pad/9, /pwm$02022945624$4, /devicepackage/0/16, /pwm$0207185738$0, /ccu4/0/cc4/3, /pwm$352957284$4, /ccu8/0/cc8/0, /pwm$572424432$0, /ccu8/0/cc8/1, /pwm$791279150$2, /devicepackage/0/13, /uart$01011659048$0, /devicepackage/0/12, /uart$01011659110$0, /cpu/0/nvic/interrupt/9, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/1, /uart$2052263369$0, /p/1/pad/4, /uart$634370192$0, /p/1/pad/3, /uart$634370254$0]


Sep 03, 2018 11:58:34 AM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /0, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /0, /p/1/pad/5/iocr_oe, /0, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /5, /p/1/pad/2/iocr_oe, /1, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /7, /p/1/pad/3/iocr_oe, /1, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/0/iocr_pcr, /5, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /6, /p/1/pad/1/iocr_oe, /1, /p/1/pad/1/hwsel_hw, /0, /cpu/0/nvic/interrupt/0/intcr_insel, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/intcr_insel, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/2/intcr_insel, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/3/intcr_insel, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/4/intcr_insel, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/intcr_insel, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/intcr_insel, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/intcr_insel, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/8/intcr_insel, /0, /cpu/0/nvic/interrupt/8/iser_setena, /0, /cpu/0/nvic/interrupt/9/intcr_insel, /0, /cpu/0/nvic/interrupt/9/iser_setena, /1, /cpu/0/nvic/interrupt/10/intcr_insel, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/intcr_insel, /0, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/intcr_insel, /0, /cpu/0/nvic/interrupt/12/iser_setena, /1, /cpu/0/nvic/interrupt/13/intcr_insel, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/intcr_insel, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/intcr_insel, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/intcr_insel, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/intcr_insel, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/intcr_insel, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/intcr_insel, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/20/intcr_insel, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/intcr_insel, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/intcr_insel, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/intcr_insel, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/intcr_insel, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/intcr_insel, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/intcr_insel, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/intcr_insel, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/intcr_insel, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/intcr_insel, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/30/intcr_insel, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/intcr_insel, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen3, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/1/ogu/3/exocon_ipen0, /0, /eru/1/ogu/3/exocon_ipen3, /0, /eru/1/ogu/3/exocon_ipen1, /0, /eru/1/ogu/3/exocon_ipen2, /0, /eru/1/ogu/3/exocon_iss, /0, /eru/1/ers_etl/3/exicon_pe, /0, /eru/1/ers_etl/3/exicon_ocs, /0, /eru/1/ers_etl/3/exisel_exsxb, /0, /eru/1/ers_etl/3/exisel_exsxa, /0, /eru/1/ogu/2/exocon_ipen0, /0, /eru/1/ogu/2/exocon_ipen3, /0, /eru/1/ogu/2/exocon_ipen1, /0, /eru/1/ogu/2/exocon_ipen2, /0, /eru/1/ogu/2/exocon_iss, /0, /eru/1/ogu/0/exocon_ipen0, /0, /eru/1/ogu/0/exocon_ipen3, /0, /eru/1/ogu/0/exocon_ipen1, /0, /eru/1/ogu/0/exocon_ipen2, /0, /eru/1/ogu/0/exocon_iss, /0, /eru/1/ogu/1/exocon_ipen0, /0, /eru/1/ogu/1/exocon_ipen3, /0, /eru/1/ogu/1/exocon_ipen1, /0, /eru/1/ogu/1/exocon_ipen2, /0, /eru/1/ogu/1/exocon_iss, /0, /eru/1/ers_etl/0/exicon_pe, /0, /eru/1/ers_etl/0/exicon_ocs, /0, /eru/1/ers_etl/0/exisel_exsxb, /0, /eru/1/ers_etl/0/exisel_exsxa, /0, /eru/1/ers_etl/1/exicon_pe, /0, /eru/1/ers_etl/1/exicon_ocs, /0, /eru/1/ers_etl/1/exisel_exsxb, /0, /eru/1/ers_etl/1/exisel_exsxa, /0, /eru/1/ers_etl/2/exicon_pe, /0, /eru/1/ers_etl/2/exicon_ocs, /0, /eru/1/ers_etl/2/exisel_exsxb, /0, /eru/1/ers_etl/2/exisel_exsxa, /0, /posif/0/posif/hsc_qd/pconf_insel1, /0, /posif/0/posif/hsc_qd/pconf_insel0, /0, /posif/0/posif/hsc_qd/pconf_insel2, /0, /posif/0/posif/hsc_qd/pconf_ewis, /0, /posif/0/posif/hsc_qd/pflge_dire, /0, /posif/0/posif/hsc_qd/pflge_dirsel, /0, /posif/0/posif/hsc_qd/pconf_dsel, /0, /posif/0/posif/hsc_qd/pflge_ewhe, /0, /posif/0/posif/hsc_qd/pflge_whesel, /0, /posif/0/posif/hsc_qd/pflge_cnte, /0, /posif/0/posif/hsc_qd/pflge_cntsel, /0, /posif/0/posif/hsc_qd/pflge_eche, /0, /posif/0/posif/hsc_qd/pflge_chesel, /0, /posif/0/posif/hsc_qd/pflge_pclke, /0, /posif/0/posif/hsc_qd/pflge_pclsel, /0, /posif/0/posif/hsc_qd/pflge_erre, /0, /posif/0/posif/hsc_qd/pflge_errsel, /0, /posif/0/posif/hsc_qd/pflge_ehie, /0, /posif/0/posif/hsc_qd/pflge_hiesel, /0, /posif/0/posif/hsc_qd/pflge_indxe, /0, /posif/0/posif/hsc_qd/pflge_indsel, /0, /posif/0/posif/mcm/pconf_msets, /0, /posif/0/posif/mcm/pconf_msyns, /0, /posif/0/posif/mcm/pflge_emst, /0, /posif/0/posif/mcm/pflge_mstsel, /0, /p/0/pad/10/iocr_pcr, /0, /p/0/pad/10/iocr_oe, /0, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /0, /p/0/pad/11/iocr_oe, /0, /p/0/pad/11/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /4, /p/0/pad/9/iocr_oe, /1, /p/0/pad/9/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /4, /p/0/pad/6/iocr_oe, /1, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /6, /p/0/pad/8/iocr_oe, /1, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /0, /p/0/pad/2/iocr_oe, /0, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /5, /p/2/pad/10/iocr_oe, /1, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/4/pdisc_pdis, /1, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/hwsel_hw, /0, /p/2/pad/3/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/hwsel_hw, /0, /p/2/pad/5/pdisc_pdis, /1, /bccu/0/channel/3/chconfig_dsel, /0, /bccu/0/channel/4/chconfig_dsel, /0, /bccu/0/channel/5/chconfig_dsel, /0, /bccu/0/channel/6/chconfig_dsel, /0, /bccu/0/channel/0/chconfig_dsel, /0, /bccu/0/channel/1/chconfig_dsel, /0, /bccu/0/channel/2/chconfig_dsel, /0, /bccu/0/trigger/evier_t1ien, /0, /bccu/0/trigger/evier_t0ien, /0, /bccu/0/channel/7/chconfig_dsel, /0, /bccu/0/channel/8/chconfig_dsel, /0, /bccu/0/packer_fifo_event/evier_fien, /0, /bccu/0/packer_fifo_event/evier_eien, /0, /bccu/0/trap/globcon_trapis, /0, /bccu/0/trap/evier_tpien, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /ccu4/0/cc4/1/ins_ev1is, /1, /ccu4/0/cc4/1/ins_ev0is, /1, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/1/cc4/1/ins_ev1is, /0, /ccu4/1/cc4/1/ins_ev0is, /0, /ccu4/1/cc4/1/ins_ev2is, /0, /ccu4/1/cc4/1/srs_e1sr, /0, /ccu4/1/cc4/1/srs_posr, /0, /ccu4/1/cc4/1/srs_cmsr, /0, /ccu4/1/cc4/1/srs_e0sr, /0, /ccu4/1/cc4/1/srs_e2sr, /0, /ccu4/1/cc4/1/cmc_tce, /0, /ccu4/1/cc4/0/ins_ev1is, /0, /ccu4/1/cc4/0/ins_ev0is, /0, /ccu4/1/cc4/0/ins_ev2is, /0, /ccu4/1/cc4/0/srs_e1sr, /0, /ccu4/1/cc4/0/srs_posr, /0, /ccu4/1/cc4/0/srs_cmsr, /0, /ccu4/1/cc4/0/srs_e0sr, /0, /ccu4/1/cc4/0/srs_e2sr, /0, /ccu4/1/global/gctrl_pcis, /0, /ccu4/1/cc4/2/ins_ev1is, /0, /ccu4/1/cc4/2/ins_ev0is, /0, /ccu4/1/cc4/2/ins_ev2is, /0, /ccu4/1/cc4/2/srs_e1sr, /0, /ccu4/1/cc4/2/srs_posr, /0, /ccu4/1/cc4/2/srs_cmsr, /0, /ccu4/1/cc4/2/srs_e0sr, /0, /ccu4/1/cc4/2/srs_e2sr, /0, /ccu4/1/cc4/2/cmc_tce, /0, /ccu4/1/cc4/3/ins_ev1is, /0, /ccu4/1/cc4/3/ins_ev0is, /0, /ccu4/1/cc4/3/ins_ev2is, /0, /ccu4/1/cc4/3/srs_e1sr, /0, /ccu4/1/cc4/3/srs_posr, /0, /ccu4/1/cc4/3/srs_cmsr, /0, /ccu4/1/cc4/3/srs_e0sr, /0, /ccu4/1/cc4/3/srs_e2sr, /0, /ccu4/1/cc4/3/cmc_tce, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/global/gctrl_pcis, /0, /ccu8/1/cc8/1/ins_ev1is, /0, /ccu8/1/cc8/1/ins_ev0is, /0, /ccu8/1/cc8/1/ins_ev2is, /0, /ccu8/1/cc8/1/srs_e1sr, /0, /ccu8/1/cc8/1/srs_posr, /0, /ccu8/1/cc8/1/srs_e0sr, /0, /ccu8/1/cc8/1/srs_e2sr, /0, /ccu8/1/cc8/1/srs_cm1sr, /0, /ccu8/1/cc8/1/srs_cm2sr, /0, /ccu8/1/cc8/1/cmc_tce, /0, /ccu8/1/cc8/0/ins_ev1is, /0, /ccu8/1/cc8/0/ins_ev0is, /0, /ccu8/1/cc8/0/ins_ev2is, /0, /ccu8/1/cc8/0/srs_e1sr, /0, /ccu8/1/cc8/0/srs_posr, /0, /ccu8/1/cc8/0/srs_e0sr, /0, /ccu8/1/cc8/0/srs_e2sr, /0, /ccu8/1/cc8/0/srs_cm1sr, /0, /ccu8/1/cc8/0/srs_cm2sr, /0, /ccu8/1/cc8/3/ins_ev1is, /0, /ccu8/1/cc8/3/ins_ev0is, /0, /ccu8/1/cc8/3/ins_ev2is, /0, /ccu8/1/cc8/3/srs_e1sr, /0, /ccu8/1/cc8/3/srs_posr, /0, /ccu8/1/cc8/3/srs_e0sr, /0, /ccu8/1/cc8/3/srs_e2sr, /0, /ccu8/1/cc8/3/srs_cm1sr, /0, /ccu8/1/cc8/3/srs_cm2sr, /0, /ccu8/1/cc8/3/cmc_tce, /0, /ccu8/1/cc8/2/ins_ev1is, /0, /ccu8/1/cc8/2/ins_ev0is, /0, /ccu8/1/cc8/2/ins_ev2is, /0, /ccu8/1/cc8/2/srs_e1sr, /0, /ccu8/1/cc8/2/srs_posr, /0, /ccu8/1/cc8/2/srs_e0sr, /0, /ccu8/1/cc8/2/srs_e2sr, /0, /ccu8/1/cc8/2/srs_cm1sr, /0, /ccu8/1/cc8/2/srs_cm2sr, /0, /ccu8/1/cc8/2/cmc_tce, /0, /ccu8/1/global/gctrl_pcis, /0, /usic/0/channel/1/dx5cr_dsel, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /5, /usic/0/channel/1/dx0cr_dsel, /6, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /2, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/inpr_pinp, /4, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /1, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_rien, /1, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /1, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_size, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /3, /usic/0/channel/0/dx1cr_dsel, /1, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /3, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/inpr_pinp, /4, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_size, /4, /usic/1/channel/1/dx5cr_dsel, /0, /usic/1/channel/1/ccr_hpcen, /0, /usic/1/channel/1/dx2cr_dsel, /0, /usic/1/channel/1/dx3cr_dsel, /0, /usic/1/channel/1/dx0cr_dsel, /0, /usic/1/channel/1/dx1cr_dsel, /0, /usic/1/channel/1/dx4cr_dsel, /0, /usic/1/channel/1/ccr_rsien, /0, /usic/1/channel/1/inpr_tbinp, /0, /usic/1/channel/1/tbctr_stbien, /0, /usic/1/channel/1/tbctr_stbinp, /0, /usic/1/channel/1/ccr_dlien, /0, /usic/1/channel/1/inpr_pinp, /0, /usic/1/channel/1/ccr_brgien, /0, /usic/1/channel/1/rbctr_rberien, /0, /usic/1/channel/1/rbctr_arbinp, /0, /usic/1/channel/1/ccr_aien, /0, /usic/1/channel/1/inpr_ainp, /0, /usic/1/channel/1/ccr_rien, /0, /usic/1/channel/1/inpr_rinp, /0, /usic/1/channel/1/rbctr_srbien, /0, /usic/1/channel/1/rbctr_srbinp, /0, /usic/1/channel/1/rbctr_arbien, /0, /usic/1/channel/1/tbctr_tberien, /0, /usic/1/channel/1/tbctr_atbinp, /0, /usic/1/channel/1/ccr_tbien, /0, /usic/1/channel/1/ccr_tsien, /0, /usic/1/channel/1/inpr_tsinp, /0, /usic/1/channel/1/rbctr_dptr, /0, /usic/1/channel/1/tbctr_dptr, /0, /usic/1/channel/1/rbctr_size, /0, /usic/1/channel/1/tbctr_size, /0, /usic/1/channel/0/dx5cr_dsel, /0, /usic/1/channel/0/ccr_hpcen, /0, /usic/1/channel/0/dx2cr_dsel, /0, /usic/1/channel/0/dx3cr_dsel, /0, /usic/1/channel/0/dx0cr_dsel, /0, /usic/1/channel/0/dx1cr_dsel, /0, /usic/1/channel/0/dx4cr_dsel, /0, /usic/1/channel/0/ccr_rsien, /0, /usic/1/channel/0/inpr_tbinp, /0, /usic/1/channel/0/tbctr_stbien, /0, /usic/1/channel/0/tbctr_stbinp, /0, /usic/1/channel/0/ccr_dlien, /0, /usic/1/channel/0/inpr_pinp, /0, /usic/1/channel/0/ccr_brgien, /0, /usic/1/channel/0/rbctr_rberien, /0, /usic/1/channel/0/rbctr_arbinp, /0, /usic/1/channel/0/ccr_aien, /0, /usic/1/channel/0/inpr_ainp, /0, /usic/1/channel/0/ccr_rien, /0, /usic/1/channel/0/inpr_rinp, /0, /usic/1/channel/0/rbctr_srbien, /0, /usic/1/channel/0/rbctr_srbinp, /0, /usic/1/channel/0/rbctr_arbien, /0, /usic/1/channel/0/tbctr_tberien, /0, /usic/1/channel/0/tbctr_atbinp, /0, /usic/1/channel/0/ccr_tbien, /0, /usic/1/channel/0/ccr_tsien, /0, /usic/1/channel/0/inpr_tsinp, /0, /usic/1/channel/0/rbctr_dptr, /0, /usic/1/channel/0/tbctr_dptr, /0, /usic/1/channel/0/rbctr_size, /0, /usic/1/channel/0/tbctr_size, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/ch/5/gchctr_resreg, /0, /vadc/0/group/1/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/ch/4/gchctr_resreg, /0, /vadc/0/group/1/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/4/gchctr_iclsel, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/2/gchctr_resreg, /0, /vadc/0/group/1/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/2/gchctr_iclsel, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/1/ch/7/gchctr_resreg, /0, /vadc/0/group/1/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/7/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/ch/1/galias_alias1, /0, /vadc/0/group/0/ch/1/gchctr_resreg, /0, /vadc/0/group/0/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/ch/2/gchctr_resreg, /0, /vadc/0/group/0/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/2/gchctr_iclsel, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /p/2/pad/12/pdisc_pdis, /1, /p/2/pad/13/pdisc_pdis, /1]


