#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Sep 11 04:56:44 2024
# Process ID: 34188
# Current directory: E:/Course/5th sem/coa lab/verilog/Final/K_ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31580 E:\Course\5th sem\coa lab\verilog\Final\K_ALU\K_ALU.xpr
# Log file: E:/Course/5th sem/coa lab/verilog/Final/K_ALU/vivado.log
# Journal file: E:/Course/5th sem/coa lab/verilog/Final/K_ALU\vivado.jou
# Running On        :LAPTOP-2AQ1H5GI
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 7 5800H with Radeon Graphics         
# CPU Frequency     :3194 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :14877 MB
# Swap memory       :14115 MB
# Total Virtual     :28992 MB
# Available Virtual :5676 MB
#-----------------------------------------------------------
start_gui
open_project {E:/Course/5th sem/coa lab/verilog/Final/K_ALU/K_ALU.xpr}
add_files -norecurse {{E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/mul_div.v} {E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/MUX.v} {E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/_OPS.v} {E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/_DEMUX_1to16_16b.v} {E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/adders.v} {E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/_SHIFT_LEFT_AbyB.v} {E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/_SHIFT_RIGHTL_AbyB.v} {E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/_FULL_ADDER_3b.v} {E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/_DEMUX_1to2_1b.v} {E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/_DEMUX_1to4_16b.v} {E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/_FULL_ADDER_2b.v} {E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/_DEMUX_1to2_16b.v} {E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/_DEMUX_1to8_16b.v} {E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/_SHIFT_RIGHTA_AbyB.v} {E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/K_ALU.v} {E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/_FULL_ADDER.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {{E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/cons.xdc}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{E:/Course/5th sem/coa lab/verilog/Final/K_ALU/assets/tb_K_ALU.v}}
update_compile_order -fileset sim_1
