// Seed: 515995323
module module_0 #(
    parameter id_16 = 32'd66,
    parameter id_9  = 32'd34
);
  parameter id_1 = -1'b0;
  logic id_2[(  1  ) : -1 'b0] = $realtime;
  assign id_2 = id_1 == -1;
  always_latch @(posedge id_1 or posedge -1)
    if (-1)
      if (1) begin : LABEL_0
        id_2 = "";
      end else id_2 = id_2;
    else begin : LABEL_1
      #1 id_2 <= id_2;
    end
  logic [7:0]
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      _id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      _id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37;
  always @(posedge id_3 or posedge 1) begin : LABEL_2
    id_12[1] = -1;
  end
  wire id_38;
  ;
  wire id_39;
  logic id_40 = id_25, id_41;
  logic [1 'b0 ==  id_16 : id_9] id_42;
  ;
endmodule
module module_1 (
    output wor  id_0,
    output tri0 id_1
);
  wire id_3;
  module_0 modCall_1 ();
  assign id_1 = id_3;
  assign id_0 = 1;
  wire id_4;
  assign id_1 = 1;
endmodule
