precision: Setting MGC_HOME to /cad/mentor/precision/2022.2/Mgc_home ...
precision: Executing on platform: CentOS Linux release 7.9.2009 (Core)  -- 3.10.0-1160.80.1.el7.x86_64 -- x86_64 
//  Precision RTL Synthesis 64-bit 2022.2.0.9 (Production Release) Fri Nov 25 19:04:53 PST 2022
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2022, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux anm3@cad11.nordicsemi.no #1 SMP Tue Nov 8 15:48:59 UTC 2022 3.10.0-1160.80.1.el7.x86_64 x86_64
//  
//  Start time Fri Jun 23 19:58:22 2023
# -------------------------------------------------
# Info: [9569]: Logging session transcript to file /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/precision.log
# Info: /hizz/pro/sig_research/dddTools/work/anm3/asvi
# Warning: [9550]: Removed existing project /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/precision_runs.psp in folder /hizz/pro/sig_research/dddTools/work/anm3/asvi/out.
# Info: [9577]: Input directory: /hizz/pro/sig_research/dddTools/work/anm3/asvi/out
# Info: [9558]: Created project /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/precision_runs.psp in folder /hizz/pro/sig_research/dddTools/work/anm3/asvi/out.
# Warning: [9527]: Removed existing implementation folder: /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run.
# Info: [9531]: Created directory: /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run.
# Info: [9557]: Created implementation prn_run in project /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/precision_runs.psp.
# Info: [9578]: The Results Directory has been set to: /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run/
# Info: [9569]: Logging project transcript to file /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run/precision.log
# Info: [9569]: Logging suppressed messages transcript to file /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run/precision.log.suppressed
# Info: [9552]: Activated implementation prn_run in project /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/precision_runs.psp.
# Info: [20026]: MultiProc: Precision will use a maximum of 16 logical processors.
# Info: [15302]: Setting up the design to use synthesis library "xck7.syn"
# Info: [585]: The global max fanout is currently set to 10000 for Xilinx - KINTEX-7.
# Info: [15328]: Setting Part to: "7K70TFBG676".
# Info: [15329]: Setting Process to: "1".
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [7512]: The place and route tool for current technology is Vivado.
# Info: [585]: The global max fanout is currently set to 1000 for Xilinx - KINTEX-7.
# Info: [3052]: Decompressing file : /cad/mentor/precision/2022.2/Mgc_home/pkgs/psr/techlibs/xck7.syn in /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run/synlib.
# Info: [3022]: Reading file: /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run/synlib/xck7.syn.
# Info: [645]: Loading library initialization file /cad/mentor/precision/2022.2/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2022b.4
# Info: [42003]: Starting analysis of files in library "work"
# Info: [41002]: Analyzing input file "/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_misc_portconnection_noDirection__multipleModuleInstantiations.sv" ...
# Info: [670]: Top module of the design is set to: top.
# Info: [668]: Current working directory: /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2022b.4
# Info: [40000]: Last compiled on Oct 11 2022 03:57:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2022b.4
# Info: [40000]: Last compiled on Oct 11 2022 04:31:14
# Info: [44512]: Initializing...
# Info: [44506]: Module M1{port =>I.P}: Pre-processing...
# Error: [47127]: "/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_misc_portconnection_noDirection__multipleModuleInstantiations.sv", line 35: Cannot drive net p.z in procedural block
# Warning: [45383]: Module M1{port =>I.P}: This module cannot be compiled because it contains non-RTL constructs.
# Info: [44506]: Module M2{port =>I.P}: Pre-processing...
# Error: [47127]: "/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_misc_portconnection_noDirection__multipleModuleInstantiations.sv", line 55: Cannot drive net p.z in procedural block
# Warning: [45383]: Module M2{port =>I.P}: This module cannot be compiled because it contains non-RTL constructs.
# Info: [44506]: Module M3{port =>I.P}: Pre-processing...
# Error: [47127]: "/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_misc_portconnection_noDirection__multipleModuleInstantiations.sv", line 85: Cannot drive net p.z in procedural block
# Warning: [45383]: Module M3{port =>I.P}: This module cannot be compiled because it contains non-RTL constructs.
Obtained 13 stack frames.
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z11print_tracev+0x18) [0x882e48]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z17rtlcSignalHandleri+0x20) [0x8983e0]
/lib64/libc.so.6(+0x36400) [0x7f436674f400]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z21HasWriteOnDoIndexInDHP10CsynDONodei+0x25) [0xba8425]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z38vesynDetectAndSetInitialValueAttributeP12nomScalarNetPiP10CsynDHNode+0x86) [0xba85a6]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z38vesynDetectAndSetInitialValueAttributeP12nomScalarNetPiP10CsynDHNode+0x137) [0xba8657]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z49vesynDetectMultiInitDriverForInterfaceInstSignalsP10CsynDHNode+0xeb) [0xba941b]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z31vesynProcessInitDriversAcrossDHP11nomBaseList+0x80) [0xba97b0]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z15vesynCreateCDFGPv+0x129b) [0xb7ae6b]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_ZN11MainSynFlow8mainFlowEiPPcS1_+0x278e) [0x86851e]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(main+0x1e) [0x8500ee]
/lib64/libc.so.6(__libc_start_main+0xf5) [0x7f436673b555]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle() [0x8611af]
Internal error at LINE 85 in FILE /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_misc_portconnection_noDirection__multipleModuleInstantiations.sv: while processing 
statement: p.z <= 1'b0;
# Error: [47003]: Segmentation violation.
# Info: [44859]: Compilation failed...
# Info: [44856]: Total lines of RTL compiled: 65.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44859]: Compilation failed...
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Error: [46259]: Design compilation failed, unsupported or non-rtl constructs detected in the following modules :
# Info: [40000]: M1
# Info: [40000]: M2
# Info: [40000]: M3
# Info: [40000]: Please check the log for details pertaining to unsupported or non-rtl construct(s)
# Error: [685]: Unable to elaborate design work.top in verilog.
# Error: [592]: near file tcl/precision_batch_run.tcl, line 7: 
FAILURE
