Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Wed Apr  9 17:26:33 2025
| Host             : P2-02 running 64-bit major release  (build 9200)
| Command          : report_power -file Wrapper_power_routed.rpt -pb Wrapper_power_summary_routed.pb -rpx Wrapper_power_routed.rpx
| Design           : Wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 7.449        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 7.300        |
| Device Static (W)        | 0.149        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 51.0         |
| Junction Temperature (C) | 59.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     2.665 |      985 |       --- |             --- |
|   LUT as Logic |     2.550 |      340 |     63400 |            0.54 |
|   Register     |     0.109 |      324 |    126800 |            0.26 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      216 |       --- |             --- |
| Signals        |     2.809 |      675 |       --- |             --- |
| Block RAM      |     0.568 |      4.5 |       135 |            3.33 |
| I/O            |     1.259 |       18 |       210 |            8.57 |
| Static Power   |     0.149 |          |           |                 |
| Total          |     7.449 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     6.057 |       6.000 |      0.057 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.069 |       0.046 |      0.023 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.359 |       0.355 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.046 |       0.045 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| Wrapper              |     7.300 |
|   CPU                |     4.923 |
|     A_DX_LATCH       |     0.057 |
|       reg_inst       |     0.057 |
|     B_DX_LATCH       |     0.046 |
|       reg_inst       |     0.046 |
|     B_XM_LATCH       |     0.142 |
|       reg_inst       |     0.142 |
|     CONTROL_DX_LATCH |     0.832 |
|       reg_inst       |     0.832 |
|     CONTROL_MW_LATCH |     0.787 |
|       reg_inst       |     0.787 |
|     CONTROL_XM_LATCH |     0.097 |
|       reg_inst       |     0.097 |
|     IR_DX_LATCH      |     0.961 |
|       reg_inst       |     0.961 |
|     IR_FD_LATCH      |     0.275 |
|       reg_inst       |     0.275 |
|     JR_MUX           |     0.054 |
|       mux3           |     0.054 |
|     O_MW_LATCH       |     0.667 |
|       reg_inst       |     0.667 |
|     O_XM_LATCH       |     0.260 |
|       reg_inst       |     0.260 |
|     PC_DX_LATCH      |     0.255 |
|       reg_inst       |     0.255 |
|     PC_FD_LATCH      |     0.052 |
|       reg_inst       |     0.052 |
|     PROGRAMCOUNTER   |     0.437 |
|       reg_inst       |     0.437 |
|   InstMem            |     0.075 |
|   ProcMem            |     0.757 |
|   RegisterFile       |     0.252 |
|     reg_write[1].r   |     0.012 |
|       REG[0].dff     |     0.002 |
|       REG[1].dff     |     0.001 |
|     reg_write[30].r  |     0.005 |
|     reg_write[31].r  |     0.234 |
|       REG[0].dff     |     0.012 |
|       REG[10].dff    |     0.008 |
|       REG[11].dff    |     0.009 |
|       REG[12].dff    |     0.008 |
|       REG[13].dff    |     0.007 |
|       REG[14].dff    |     0.007 |
|       REG[15].dff    |     0.005 |
|       REG[16].dff    |     0.005 |
|       REG[17].dff    |     0.007 |
|       REG[18].dff    |     0.010 |
|       REG[19].dff    |     0.008 |
|       REG[1].dff     |     0.011 |
|       REG[20].dff    |     0.007 |
|       REG[21].dff    |     0.007 |
|       REG[22].dff    |     0.005 |
|       REG[23].dff    |     0.009 |
|       REG[24].dff    |     0.007 |
|       REG[25].dff    |     0.006 |
|       REG[26].dff    |     0.008 |
|       REG[27].dff    |     0.006 |
|       REG[28].dff    |     0.006 |
|       REG[29].dff    |     0.008 |
|       REG[2].dff     |     0.007 |
|       REG[30].dff    |     0.006 |
|       REG[31].dff    |     0.007 |
|       REG[3].dff     |     0.007 |
|       REG[4].dff     |     0.005 |
|       REG[5].dff     |     0.009 |
|       REG[6].dff     |     0.008 |
|       REG[7].dff     |     0.007 |
|       REG[8].dff     |     0.009 |
|       REG[9].dff     |     0.005 |
+----------------------+-----------+


