Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jan 18 18:43:25 2025
| Host         : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_arty_s7_timing.rpt
| Design       : digilent_arty_s7
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.489        0.000                      0                13408        0.022        0.000                      0                13408        0.264        0.000                       0                  5325  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 5.000}        10.000          100.000         
  soc_crg_clkout2             {0.000 1.250}        2.500           400.000         
  soc_crg_clkout3             {0.625 1.875}        2.500           400.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.516        0.000                      0                    7        0.268        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.489        0.000                      0                13387        0.022        0.000                      0                13387        3.750        0.000                       0                  5222  
  soc_crg_clkout2                                                                                                                                                               0.345        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               0.345        0.000                       0                     4  
  soc_crg_clkout4                   1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.516ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.456ns (33.336%)  route 0.912ns (66.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.079ns = ( 16.079 - 10.000 ) 
    Source Clock Delay      (SCD):    6.696ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           1.368     6.696    soc_crg_clkin
    SLICE_X43Y18         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     7.152 r  FDCE_1/Q
                         net (fo=1, routed)           0.912     8.064    soc_builder_basesoc_reset1
    SLICE_X43Y18         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           1.174    16.079    soc_crg_clkin
    SLICE_X43Y18         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.617    16.696    
                         clock uncertainty           -0.035    16.660    
    SLICE_X43Y18         FDCE (Setup_fdce_C_D)       -0.081    16.579    FDCE_2
  -------------------------------------------------------------------
                         required time                         16.579    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  8.516    

Slack (MET) :             8.528ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.456ns (33.082%)  route 0.922ns (66.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.079ns = ( 16.079 - 10.000 ) 
    Source Clock Delay      (SCD):    6.696ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           1.368     6.696    soc_crg_clkin
    SLICE_X43Y18         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     7.152 r  FDCE_3/Q
                         net (fo=1, routed)           0.922     8.074    soc_builder_basesoc_reset3
    SLICE_X43Y18         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           1.174    16.079    soc_crg_clkin
    SLICE_X43Y18         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.617    16.696    
                         clock uncertainty           -0.035    16.660    
    SLICE_X43Y18         FDCE (Setup_fdce_C_D)       -0.058    16.602    FDCE_4
  -------------------------------------------------------------------
                         required time                         16.602    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                  8.528    

Slack (MET) :             8.555ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.456ns (33.238%)  route 0.916ns (66.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.079ns = ( 16.079 - 10.000 ) 
    Source Clock Delay      (SCD):    6.696ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           1.368     6.696    soc_crg_clkin
    SLICE_X43Y18         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     7.152 r  FDCE_4/Q
                         net (fo=1, routed)           0.916     8.068    soc_builder_basesoc_reset4
    SLICE_X42Y18         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           1.174    16.079    soc_crg_clkin
    SLICE_X42Y18         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.595    16.674    
                         clock uncertainty           -0.035    16.638    
    SLICE_X42Y18         FDCE (Setup_fdce_C_D)       -0.016    16.622    FDCE_5
  -------------------------------------------------------------------
                         required time                         16.622    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  8.555    

Slack (MET) :             8.570ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.456ns (34.195%)  route 0.878ns (65.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.079ns = ( 16.079 - 10.000 ) 
    Source Clock Delay      (SCD):    6.696ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           1.368     6.696    soc_crg_clkin
    SLICE_X43Y18         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     7.152 r  FDCE_2/Q
                         net (fo=1, routed)           0.878     8.029    soc_builder_basesoc_reset2
    SLICE_X43Y18         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           1.174    16.079    soc_crg_clkin
    SLICE_X43Y18         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.617    16.696    
                         clock uncertainty           -0.035    16.660    
    SLICE_X43Y18         FDCE (Setup_fdce_C_D)       -0.061    16.599    FDCE_3
  -------------------------------------------------------------------
                         required time                         16.599    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  8.570    

Slack (MET) :             8.740ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.518ns (45.598%)  route 0.618ns (54.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.079ns = ( 16.079 - 10.000 ) 
    Source Clock Delay      (SCD):    6.696ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           1.368     6.696    soc_crg_clkin
    SLICE_X42Y18         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDCE (Prop_fdce_C_Q)         0.518     7.214 r  FDCE/Q
                         net (fo=1, routed)           0.618     7.832    soc_builder_basesoc_reset0
    SLICE_X43Y18         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           1.174    16.079    soc_crg_clkin
    SLICE_X43Y18         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.595    16.674    
                         clock uncertainty           -0.035    16.638    
    SLICE_X43Y18         FDCE (Setup_fdce_C_D)       -0.067    16.571    FDCE_1
  -------------------------------------------------------------------
                         required time                         16.571    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  8.740    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.079ns = ( 16.079 - 10.000 ) 
    Source Clock Delay      (SCD):    6.696ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           1.368     6.696    soc_crg_clkin
    SLICE_X42Y18         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDCE (Prop_fdce_C_Q)         0.478     7.174 r  FDCE_5/Q
                         net (fo=1, routed)           0.382     7.556    soc_builder_basesoc_reset5
    SLICE_X42Y18         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           1.174    16.079    soc_crg_clkin
    SLICE_X42Y18         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.617    16.696    
                         clock uncertainty           -0.035    16.660    
    SLICE_X42Y18         FDCE (Setup_fdce_C_D)       -0.216    16.444    FDCE_6
  -------------------------------------------------------------------
                         required time                         16.444    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.079ns = ( 16.079 - 10.000 ) 
    Source Clock Delay      (SCD):    6.696ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           1.368     6.696    soc_crg_clkin
    SLICE_X42Y18         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDCE (Prop_fdce_C_Q)         0.518     7.214 r  FDCE_6/Q
                         net (fo=1, routed)           0.519     7.733    soc_builder_basesoc_reset6
    SLICE_X42Y18         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           1.174    16.079    soc_crg_clkin
    SLICE_X42Y18         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.617    16.696    
                         clock uncertainty           -0.035    16.660    
    SLICE_X42Y18         FDCE (Setup_fdce_C_D)       -0.028    16.632    FDCE_7
  -------------------------------------------------------------------
                         required time                         16.632    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  8.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.448    soc_crg_clkin
    SLICE_X42Y18         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDCE (Prop_fdce_C_Q)         0.148     2.596 r  FDCE_5/Q
                         net (fo=1, routed)           0.119     2.715    soc_builder_basesoc_reset5
    SLICE_X42Y18         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.703     2.955    soc_crg_clkin
    SLICE_X42Y18         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.507     2.448    
    SLICE_X42Y18         FDCE (Hold_fdce_C_D)        -0.001     2.447    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.448    soc_crg_clkin
    SLICE_X42Y18         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDCE (Prop_fdce_C_Q)         0.164     2.612 r  FDCE_6/Q
                         net (fo=1, routed)           0.170     2.782    soc_builder_basesoc_reset6
    SLICE_X42Y18         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.703     2.955    soc_crg_clkin
    SLICE_X42Y18         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.507     2.448    
    SLICE_X42Y18         FDCE (Hold_fdce_C_D)         0.063     2.511    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.835%)  route 0.228ns (58.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.448    soc_crg_clkin
    SLICE_X42Y18         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDCE (Prop_fdce_C_Q)         0.164     2.612 r  FDCE/Q
                         net (fo=1, routed)           0.228     2.840    soc_builder_basesoc_reset0
    SLICE_X43Y18         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.703     2.955    soc_crg_clkin
    SLICE_X43Y18         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.494     2.461    
    SLICE_X43Y18         FDCE (Hold_fdce_C_D)         0.070     2.531    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.508%)  route 0.307ns (68.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.448    soc_crg_clkin
    SLICE_X43Y18         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     2.589 r  FDCE_2/Q
                         net (fo=1, routed)           0.307     2.895    soc_builder_basesoc_reset2
    SLICE_X43Y18         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.703     2.955    soc_crg_clkin
    SLICE_X43Y18         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.507     2.448    
    SLICE_X43Y18         FDCE (Hold_fdce_C_D)         0.070     2.518    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.962%)  route 0.314ns (69.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.448    soc_crg_clkin
    SLICE_X43Y18         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     2.589 r  FDCE_3/Q
                         net (fo=1, routed)           0.314     2.903    soc_builder_basesoc_reset3
    SLICE_X43Y18         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.703     2.955    soc_crg_clkin
    SLICE_X43Y18         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.507     2.448    
    SLICE_X43Y18         FDCE (Hold_fdce_C_D)         0.072     2.520    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.527%)  route 0.321ns (69.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.448    soc_crg_clkin
    SLICE_X43Y18         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     2.589 r  FDCE_1/Q
                         net (fo=1, routed)           0.321     2.909    soc_builder_basesoc_reset1
    SLICE_X43Y18         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.703     2.955    soc_crg_clkin
    SLICE_X43Y18         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.507     2.448    
    SLICE_X43Y18         FDCE (Hold_fdce_C_D)         0.066     2.514    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.196%)  route 0.342ns (70.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.614     2.448    soc_crg_clkin
    SLICE_X43Y18         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     2.589 r  FDCE_4/Q
                         net (fo=1, routed)           0.342     2.931    soc_builder_basesoc_reset4
    SLICE_X42Y18         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.703     2.955    soc_crg_clkin
    SLICE_X42Y18         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.494     2.461    
    SLICE_X42Y18         FDCE (Hold_fdce_C_D)         0.060     2.521    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.410    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X42Y18    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X43Y18    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X43Y18    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X43Y18    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X43Y18    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X42Y18    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X42Y18    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X42Y18    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y18    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X43Y18    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X43Y18    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X43Y18    FDCE_3/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X43Y18    FDCE_4/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y18    FDCE_5/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y18    FDCE_6/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y18    FDCE_7/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y18    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X43Y18    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X43Y18    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X43Y18    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X43Y18    FDCE_4/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y18    FDCE_5/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y18    FDCE_6/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y18    FDCE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine5_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 2.733ns (30.636%)  route 6.188ns (69.364%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.734ns = ( 18.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.445ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG/O
                         net (fo=5220, routed)        1.564     9.445    sys_clk
    SLICE_X32Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.456     9.901 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=4, routed)           1.171    11.072    p_0_in10_in[0]
    SLICE_X32Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.196 r  soc_builder_basesoc_bankmachine1_state[3]_i_18/O
                         net (fo=1, routed)           0.000    11.196    soc_builder_basesoc_bankmachine1_state[3]_i_18_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.728 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.728    soc_builder_basesoc_bankmachine1_state_reg[3]_i_12_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.999 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_6/CO[0]
                         net (fo=5, routed)           0.666    12.665    soc_basesoc_sdram_bankmachine1_row_hit
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.373    13.038 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=2, routed)           0.314    13.352    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I2_O)        0.124    13.476 r  soc_basesoc_sdram_trrdcon_count_i_19/O
                         net (fo=1, routed)           0.670    14.146    soc_basesoc_sdram_trrdcon_count_i_19_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.270 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.567    14.837    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I0_O)        0.124    14.961 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          1.054    16.015    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124    16.139 r  soc_builder_basesoc_bankmachine5_state[3]_i_8/O
                         net (fo=3, routed)           0.519    16.658    soc_builder_basesoc_bankmachine5_state[3]_i_8_n_0
    SLICE_X47Y4          LUT2 (Prop_lut2_I1_O)        0.149    16.807 r  soc_basesoc_sdram_bankmachine5_twtpcon_ready_i_3/O
                         net (fo=8, routed)           0.737    17.545    soc_basesoc_sdram_bankmachine5_twtpcon_ready_i_3_n_0
    SLICE_X49Y4          LUT2 (Prop_lut2_I1_O)        0.332    17.877 r  soc_basesoc_sdram_bankmachine5_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.489    18.366    soc_basesoc_sdram_bankmachine5_twtpcon_ready_i_1_n_0
    SLICE_X49Y2          FDRE                                         r  soc_basesoc_sdram_bankmachine5_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    15.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.614 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.190    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.281 r  BUFG/O
                         net (fo=5220, routed)        1.452    18.734    sys_clk
    SLICE_X49Y2          FDRE                                         r  soc_basesoc_sdram_bankmachine5_twtpcon_ready_reg/C
                         clock pessimism              0.607    19.341    
                         clock uncertainty           -0.057    19.284    
    SLICE_X49Y2          FDRE (Setup_fdre_C_R)       -0.429    18.855    soc_basesoc_sdram_bankmachine5_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.855    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_twtrcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 2.733ns (31.059%)  route 6.066ns (68.941%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.733ns = ( 18.733 - 10.000 ) 
    Source Clock Delay      (SCD):    9.445ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG/O
                         net (fo=5220, routed)        1.564     9.445    sys_clk
    SLICE_X32Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.456     9.901 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=4, routed)           1.171    11.072    p_0_in10_in[0]
    SLICE_X32Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.196 r  soc_builder_basesoc_bankmachine1_state[3]_i_18/O
                         net (fo=1, routed)           0.000    11.196    soc_builder_basesoc_bankmachine1_state[3]_i_18_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.728 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.728    soc_builder_basesoc_bankmachine1_state_reg[3]_i_12_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.999 r  soc_builder_basesoc_bankmachine1_state_reg[3]_i_6/CO[0]
                         net (fo=5, routed)           0.666    12.665    soc_basesoc_sdram_bankmachine1_row_hit
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.373    13.038 f  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=2, routed)           0.314    13.352    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I2_O)        0.124    13.476 r  soc_basesoc_sdram_trrdcon_count_i_19/O
                         net (fo=1, routed)           0.670    14.146    soc_basesoc_sdram_trrdcon_count_i_19_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.270 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.567    14.837    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I0_O)        0.124    14.961 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          1.054    16.015    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124    16.139 r  soc_builder_basesoc_bankmachine5_state[3]_i_8/O
                         net (fo=3, routed)           0.519    16.658    soc_builder_basesoc_bankmachine5_state[3]_i_8_n_0
    SLICE_X47Y4          LUT2 (Prop_lut2_I1_O)        0.149    16.807 r  soc_basesoc_sdram_bankmachine5_twtpcon_ready_i_3/O
                         net (fo=8, routed)           0.489    17.296    soc_basesoc_sdram_bankmachine5_twtpcon_ready_i_3_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I2_O)        0.332    17.628 r  soc_basesoc_sdram_twtrcon_ready_i_1/O
                         net (fo=1, routed)           0.616    18.244    soc_basesoc_sdram_twtrcon_ready_i_1_n_0
    SLICE_X48Y3          FDRE                                         r  soc_basesoc_sdram_twtrcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    15.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.614 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.190    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.281 r  BUFG/O
                         net (fo=5220, routed)        1.451    18.733    sys_clk
    SLICE_X48Y3          FDRE                                         r  soc_basesoc_sdram_twtrcon_ready_reg/C
                         clock pessimism              0.607    19.340    
                         clock uncertainty           -0.057    19.283    
    SLICE_X48Y3          FDRE (Setup_fdre_C_R)       -0.429    18.854    soc_basesoc_sdram_twtrcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.854    
                         arrival time                         -18.244    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine7_trascon_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 2.618ns (30.671%)  route 5.918ns (69.329%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.728ns = ( 18.728 - 10.000 ) 
    Source Clock Delay      (SCD):    9.447ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG/O
                         net (fo=5220, routed)        1.566     9.447    sys_clk
    SLICE_X47Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.419     9.866 r  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           1.220    11.085    p_0_in2_in[0]
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.296    11.381 r  soc_builder_basesoc_bankmachine5_state[3]_i_26/O
                         net (fo=1, routed)           0.000    11.381    soc_builder_basesoc_bankmachine5_state[3]_i_26_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.894 r  soc_builder_basesoc_bankmachine5_state_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.894    soc_builder_basesoc_bankmachine5_state_reg[3]_i_16_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.148 f  soc_builder_basesoc_bankmachine5_state_reg[3]_i_6/CO[0]
                         net (fo=4, routed)           0.629    12.777    soc_basesoc_sdram_bankmachine5_row_hit
    SLICE_X46Y5          LUT6 (Prop_lut6_I1_O)        0.367    13.144 r  soc_basesoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=2, routed)           0.449    13.594    soc_basesoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.718 f  soc_basesoc_sdram_choose_req_grant[2]_i_11/O
                         net (fo=9, routed)           0.608    14.326    soc_basesoc_sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I4_O)        0.124    14.450 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.438    14.888    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X41Y4          LUT4 (Prop_lut4_I2_O)        0.124    15.012 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=35, routed)          0.889    15.901    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I3_O)        0.124    16.025 f  soc_builder_basesoc_bankmachine7_state[3]_i_6/O
                         net (fo=3, routed)           0.519    16.544    soc_builder_basesoc_bankmachine7_state[3]_i_6_n_0
    SLICE_X36Y0          LUT6 (Prop_lut6_I5_O)        0.124    16.668 r  soc_basesoc_sdram_bankmachine7_trccon_ready_i_3/O
                         net (fo=5, routed)           0.807    17.475    soc_basesoc_sdram_bankmachine7_trccon_valid
    SLICE_X30Y0          LUT2 (Prop_lut2_I1_O)        0.149    17.624 r  soc_basesoc_sdram_bankmachine7_trccon_ready_i_1/O
                         net (fo=4, routed)           0.359    17.983    soc_basesoc_sdram_bankmachine7_trccon_ready_i_1_n_0
    SLICE_X31Y0          FDRE                                         r  soc_basesoc_sdram_bankmachine7_trascon_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    15.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.614 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.190    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.281 r  BUFG/O
                         net (fo=5220, routed)        1.446    18.728    sys_clk
    SLICE_X31Y0          FDRE                                         r  soc_basesoc_sdram_bankmachine7_trascon_count_reg[0]/C
                         clock pessimism              0.607    19.335    
                         clock uncertainty           -0.057    19.278    
    SLICE_X31Y0          FDRE (Setup_fdre_C_R)       -0.660    18.618    soc_basesoc_sdram_bankmachine7_trascon_count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -17.983    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine7_trascon_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 2.618ns (30.671%)  route 5.918ns (69.329%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.728ns = ( 18.728 - 10.000 ) 
    Source Clock Delay      (SCD):    9.447ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG/O
                         net (fo=5220, routed)        1.566     9.447    sys_clk
    SLICE_X47Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.419     9.866 r  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           1.220    11.085    p_0_in2_in[0]
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.296    11.381 r  soc_builder_basesoc_bankmachine5_state[3]_i_26/O
                         net (fo=1, routed)           0.000    11.381    soc_builder_basesoc_bankmachine5_state[3]_i_26_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.894 r  soc_builder_basesoc_bankmachine5_state_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.894    soc_builder_basesoc_bankmachine5_state_reg[3]_i_16_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.148 f  soc_builder_basesoc_bankmachine5_state_reg[3]_i_6/CO[0]
                         net (fo=4, routed)           0.629    12.777    soc_basesoc_sdram_bankmachine5_row_hit
    SLICE_X46Y5          LUT6 (Prop_lut6_I1_O)        0.367    13.144 r  soc_basesoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=2, routed)           0.449    13.594    soc_basesoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.718 f  soc_basesoc_sdram_choose_req_grant[2]_i_11/O
                         net (fo=9, routed)           0.608    14.326    soc_basesoc_sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I4_O)        0.124    14.450 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.438    14.888    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X41Y4          LUT4 (Prop_lut4_I2_O)        0.124    15.012 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=35, routed)          0.889    15.901    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I3_O)        0.124    16.025 f  soc_builder_basesoc_bankmachine7_state[3]_i_6/O
                         net (fo=3, routed)           0.519    16.544    soc_builder_basesoc_bankmachine7_state[3]_i_6_n_0
    SLICE_X36Y0          LUT6 (Prop_lut6_I5_O)        0.124    16.668 r  soc_basesoc_sdram_bankmachine7_trccon_ready_i_3/O
                         net (fo=5, routed)           0.807    17.475    soc_basesoc_sdram_bankmachine7_trccon_valid
    SLICE_X30Y0          LUT2 (Prop_lut2_I1_O)        0.149    17.624 r  soc_basesoc_sdram_bankmachine7_trccon_ready_i_1/O
                         net (fo=4, routed)           0.359    17.983    soc_basesoc_sdram_bankmachine7_trccon_ready_i_1_n_0
    SLICE_X31Y0          FDRE                                         r  soc_basesoc_sdram_bankmachine7_trascon_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    15.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.614 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.190    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.281 r  BUFG/O
                         net (fo=5220, routed)        1.446    18.728    sys_clk
    SLICE_X31Y0          FDRE                                         r  soc_basesoc_sdram_bankmachine7_trascon_count_reg[1]/C
                         clock pessimism              0.607    19.335    
                         clock uncertainty           -0.057    19.278    
    SLICE_X31Y0          FDRE (Setup_fdre_C_R)       -0.660    18.618    soc_basesoc_sdram_bankmachine7_trascon_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -17.983    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine7_trascon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 2.618ns (30.671%)  route 5.918ns (69.329%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.728ns = ( 18.728 - 10.000 ) 
    Source Clock Delay      (SCD):    9.447ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG/O
                         net (fo=5220, routed)        1.566     9.447    sys_clk
    SLICE_X47Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.419     9.866 r  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           1.220    11.085    p_0_in2_in[0]
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.296    11.381 r  soc_builder_basesoc_bankmachine5_state[3]_i_26/O
                         net (fo=1, routed)           0.000    11.381    soc_builder_basesoc_bankmachine5_state[3]_i_26_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.894 r  soc_builder_basesoc_bankmachine5_state_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.894    soc_builder_basesoc_bankmachine5_state_reg[3]_i_16_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.148 f  soc_builder_basesoc_bankmachine5_state_reg[3]_i_6/CO[0]
                         net (fo=4, routed)           0.629    12.777    soc_basesoc_sdram_bankmachine5_row_hit
    SLICE_X46Y5          LUT6 (Prop_lut6_I1_O)        0.367    13.144 r  soc_basesoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=2, routed)           0.449    13.594    soc_basesoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.718 f  soc_basesoc_sdram_choose_req_grant[2]_i_11/O
                         net (fo=9, routed)           0.608    14.326    soc_basesoc_sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I4_O)        0.124    14.450 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.438    14.888    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X41Y4          LUT4 (Prop_lut4_I2_O)        0.124    15.012 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=35, routed)          0.889    15.901    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I3_O)        0.124    16.025 f  soc_builder_basesoc_bankmachine7_state[3]_i_6/O
                         net (fo=3, routed)           0.519    16.544    soc_builder_basesoc_bankmachine7_state[3]_i_6_n_0
    SLICE_X36Y0          LUT6 (Prop_lut6_I5_O)        0.124    16.668 r  soc_basesoc_sdram_bankmachine7_trccon_ready_i_3/O
                         net (fo=5, routed)           0.807    17.475    soc_basesoc_sdram_bankmachine7_trccon_valid
    SLICE_X30Y0          LUT2 (Prop_lut2_I1_O)        0.149    17.624 r  soc_basesoc_sdram_bankmachine7_trccon_ready_i_1/O
                         net (fo=4, routed)           0.359    17.983    soc_basesoc_sdram_bankmachine7_trccon_ready_i_1_n_0
    SLICE_X31Y0          FDRE                                         r  soc_basesoc_sdram_bankmachine7_trascon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    15.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.614 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.190    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.281 r  BUFG/O
                         net (fo=5220, routed)        1.446    18.728    sys_clk
    SLICE_X31Y0          FDRE                                         r  soc_basesoc_sdram_bankmachine7_trascon_ready_reg/C
                         clock pessimism              0.607    19.335    
                         clock uncertainty           -0.057    19.278    
    SLICE_X31Y0          FDRE (Setup_fdre_C_R)       -0.660    18.618    soc_basesoc_sdram_bankmachine7_trascon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -17.983    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine7_trccon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 2.618ns (30.688%)  route 5.913ns (69.312%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.728ns = ( 18.728 - 10.000 ) 
    Source Clock Delay      (SCD):    9.447ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG/O
                         net (fo=5220, routed)        1.566     9.447    sys_clk
    SLICE_X47Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.419     9.866 r  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           1.220    11.085    p_0_in2_in[0]
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.296    11.381 r  soc_builder_basesoc_bankmachine5_state[3]_i_26/O
                         net (fo=1, routed)           0.000    11.381    soc_builder_basesoc_bankmachine5_state[3]_i_26_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.894 r  soc_builder_basesoc_bankmachine5_state_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.894    soc_builder_basesoc_bankmachine5_state_reg[3]_i_16_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.148 f  soc_builder_basesoc_bankmachine5_state_reg[3]_i_6/CO[0]
                         net (fo=4, routed)           0.629    12.777    soc_basesoc_sdram_bankmachine5_row_hit
    SLICE_X46Y5          LUT6 (Prop_lut6_I1_O)        0.367    13.144 r  soc_basesoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=2, routed)           0.449    13.594    soc_basesoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.718 f  soc_basesoc_sdram_choose_req_grant[2]_i_11/O
                         net (fo=9, routed)           0.608    14.326    soc_basesoc_sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I4_O)        0.124    14.450 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.438    14.888    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X41Y4          LUT4 (Prop_lut4_I2_O)        0.124    15.012 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=35, routed)          0.889    15.901    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I3_O)        0.124    16.025 f  soc_builder_basesoc_bankmachine7_state[3]_i_6/O
                         net (fo=3, routed)           0.519    16.544    soc_builder_basesoc_bankmachine7_state[3]_i_6_n_0
    SLICE_X36Y0          LUT6 (Prop_lut6_I5_O)        0.124    16.668 r  soc_basesoc_sdram_bankmachine7_trccon_ready_i_3/O
                         net (fo=5, routed)           0.807    17.475    soc_basesoc_sdram_bankmachine7_trccon_valid
    SLICE_X30Y0          LUT2 (Prop_lut2_I1_O)        0.149    17.624 r  soc_basesoc_sdram_bankmachine7_trccon_ready_i_1/O
                         net (fo=4, routed)           0.354    17.978    soc_basesoc_sdram_bankmachine7_trccon_ready_i_1_n_0
    SLICE_X32Y0          FDRE                                         r  soc_basesoc_sdram_bankmachine7_trccon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    15.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.614 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.190    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.281 r  BUFG/O
                         net (fo=5220, routed)        1.446    18.728    sys_clk
    SLICE_X32Y0          FDRE                                         r  soc_basesoc_sdram_bankmachine7_trccon_ready_reg/C
                         clock pessimism              0.607    19.335    
                         clock uncertainty           -0.057    19.278    
    SLICE_X32Y0          FDRE (Setup_fdre_C_R)       -0.660    18.618    soc_basesoc_sdram_bankmachine7_trccon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -17.978    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_trascon_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 2.748ns (31.746%)  route 5.908ns (68.254%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.729ns = ( 18.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.442ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG/O
                         net (fo=5220, routed)        1.561     9.442    sys_clk
    SLICE_X29Y13         FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     9.898 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[12]/Q
                         net (fo=4, routed)           1.004    10.902    p_0_in8_in[5]
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124    11.026 r  soc_builder_basesoc_bankmachine2_state[3]_i_18/O
                         net (fo=1, routed)           0.000    11.026    soc_builder_basesoc_bankmachine2_state[3]_i_18_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.576 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.576    soc_builder_basesoc_bankmachine2_state_reg[3]_i_12_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.847 f  soc_builder_basesoc_bankmachine2_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.696    12.543    soc_basesoc_sdram_bankmachine2_row_hit
    SLICE_X31Y6          LUT6 (Prop_lut6_I1_O)        0.373    12.916 r  soc_basesoc_sdram_choose_req_grant[0]_i_14/O
                         net (fo=2, routed)           0.616    13.532    soc_basesoc_sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.656 f  soc_basesoc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.599    14.256    soc_basesoc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I4_O)        0.124    14.380 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_3/O
                         net (fo=3, routed)           0.441    14.821    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X41Y4          LUT4 (Prop_lut4_I0_O)        0.124    14.945 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=35, routed)          0.724    15.669    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.150    15.819 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]_i_3/O
                         net (fo=6, routed)           0.635    16.454    soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]_i_3_n_0
    SLICE_X42Y2          LUT4 (Prop_lut4_I0_O)        0.328    16.782 f  soc_basesoc_sdram_bankmachine4_trccon_ready_i_3/O
                         net (fo=7, routed)           0.651    17.433    soc_basesoc_sdram_bankmachine4_trccon_ready_i_3_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I1_O)        0.124    17.557 r  soc_basesoc_sdram_bankmachine4_trccon_ready_i_1/O
                         net (fo=4, routed)           0.541    18.098    soc_basesoc_sdram_bankmachine4_trccon_ready_i_1_n_0
    SLICE_X42Y3          FDRE                                         r  soc_basesoc_sdram_bankmachine4_trascon_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    15.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.614 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.190    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.281 r  BUFG/O
                         net (fo=5220, routed)        1.447    18.729    sys_clk
    SLICE_X42Y3          FDRE                                         r  soc_basesoc_sdram_bankmachine4_trascon_count_reg[0]/C
                         clock pessimism              0.607    19.336    
                         clock uncertainty           -0.057    19.279    
    SLICE_X42Y3          FDRE (Setup_fdre_C_R)       -0.524    18.755    soc_basesoc_sdram_bankmachine4_trascon_count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.755    
                         arrival time                         -18.098    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_trccon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 2.748ns (31.746%)  route 5.908ns (68.254%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.729ns = ( 18.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.442ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG/O
                         net (fo=5220, routed)        1.561     9.442    sys_clk
    SLICE_X29Y13         FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     9.898 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[12]/Q
                         net (fo=4, routed)           1.004    10.902    p_0_in8_in[5]
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124    11.026 r  soc_builder_basesoc_bankmachine2_state[3]_i_18/O
                         net (fo=1, routed)           0.000    11.026    soc_builder_basesoc_bankmachine2_state[3]_i_18_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.576 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.576    soc_builder_basesoc_bankmachine2_state_reg[3]_i_12_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.847 f  soc_builder_basesoc_bankmachine2_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.696    12.543    soc_basesoc_sdram_bankmachine2_row_hit
    SLICE_X31Y6          LUT6 (Prop_lut6_I1_O)        0.373    12.916 r  soc_basesoc_sdram_choose_req_grant[0]_i_14/O
                         net (fo=2, routed)           0.616    13.532    soc_basesoc_sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.656 f  soc_basesoc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.599    14.256    soc_basesoc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I4_O)        0.124    14.380 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_3/O
                         net (fo=3, routed)           0.441    14.821    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X41Y4          LUT4 (Prop_lut4_I0_O)        0.124    14.945 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=35, routed)          0.724    15.669    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.150    15.819 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]_i_3/O
                         net (fo=6, routed)           0.635    16.454    soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]_i_3_n_0
    SLICE_X42Y2          LUT4 (Prop_lut4_I0_O)        0.328    16.782 f  soc_basesoc_sdram_bankmachine4_trccon_ready_i_3/O
                         net (fo=7, routed)           0.651    17.433    soc_basesoc_sdram_bankmachine4_trccon_ready_i_3_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I1_O)        0.124    17.557 r  soc_basesoc_sdram_bankmachine4_trccon_ready_i_1/O
                         net (fo=4, routed)           0.541    18.098    soc_basesoc_sdram_bankmachine4_trccon_ready_i_1_n_0
    SLICE_X42Y3          FDRE                                         r  soc_basesoc_sdram_bankmachine4_trccon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    15.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.614 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.190    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.281 r  BUFG/O
                         net (fo=5220, routed)        1.447    18.729    sys_clk
    SLICE_X42Y3          FDRE                                         r  soc_basesoc_sdram_bankmachine4_trccon_ready_reg/C
                         clock pessimism              0.607    19.336    
                         clock uncertainty           -0.057    19.279    
    SLICE_X42Y3          FDRE (Setup_fdre_C_R)       -0.524    18.755    soc_basesoc_sdram_bankmachine4_trccon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.755    
                         arrival time                         -18.098    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 1.854ns (21.517%)  route 6.762ns (78.483%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.763ns = ( 18.763 - 10.000 ) 
    Source Clock Delay      (SCD):    9.425ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG/O
                         net (fo=5220, routed)        1.544     9.425    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X35Y24         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     9.881 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=35, routed)          1.144    11.025    VexRiscv/dataCache_1/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X35Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.149 r  VexRiscv/dataCache_1/stageB_flusher_start_i_2/O
                         net (fo=4, routed)           0.606    11.755    VexRiscv/dataCache_1/stageB_flusher_start_i_2_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.879 r  VexRiscv/dataCache_1/CsrPlugin_minstret[63]_i_4/O
                         net (fo=8, routed)           0.609    12.488    VexRiscv/dataCache_1/CsrPlugin_minstret[63]_i_4_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.119    12.607 r  VexRiscv/dataCache_1/banks_0_reg_i_28/O
                         net (fo=8, routed)           0.665    13.272    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2]
    SLICE_X40Y24         LUT4 (Prop_lut4_I1_O)        0.327    13.599 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_30/O
                         net (fo=31, routed)          0.780    14.379    VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg_reg[12]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.332    14.711 f  VexRiscv/dataCache_1/banks_0_reg_i_44/O
                         net (fo=30, routed)          0.801    15.512    VexRiscv/dataCache_1/banks_0_reg_i_44_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124    15.636 r  VexRiscv/dataCache_1/banks_0_reg_i_34/O
                         net (fo=1, routed)           0.445    16.081    VexRiscv/dataCache_1/banks_0_reg_i_34_n_0
    SLICE_X48Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.205 r  VexRiscv/dataCache_1/banks_0_reg_i_19/O
                         net (fo=1, routed)           0.738    16.943    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_6
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.067 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_5/O
                         net (fo=3, routed)           0.974    18.041    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[6]
    RAMB36_X1Y4          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    15.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.614 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.190    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.281 r  BUFG/O
                         net (fo=5220, routed)        1.482    18.763    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    RAMB36_X1Y4          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.607    19.370    
                         clock uncertainty           -0.057    19.314    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    18.748    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         18.748    
                         arrival time                         -18.041    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 2.513ns (29.912%)  route 5.888ns (70.088%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.734ns = ( 18.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.442ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG/O
                         net (fo=5220, routed)        1.561     9.442    sys_clk
    SLICE_X29Y13         FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     9.898 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[12]/Q
                         net (fo=4, routed)           1.004    10.902    p_0_in8_in[5]
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124    11.026 r  soc_builder_basesoc_bankmachine2_state[3]_i_18/O
                         net (fo=1, routed)           0.000    11.026    soc_builder_basesoc_bankmachine2_state[3]_i_18_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.576 r  soc_builder_basesoc_bankmachine2_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.576    soc_builder_basesoc_bankmachine2_state_reg[3]_i_12_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.847 f  soc_builder_basesoc_bankmachine2_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.696    12.543    soc_basesoc_sdram_bankmachine2_row_hit
    SLICE_X31Y6          LUT6 (Prop_lut6_I1_O)        0.373    12.916 r  soc_basesoc_sdram_choose_req_grant[0]_i_14/O
                         net (fo=2, routed)           0.616    13.532    soc_basesoc_sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.656 f  soc_basesoc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.599    14.256    soc_basesoc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I4_O)        0.124    14.380 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_3/O
                         net (fo=3, routed)           0.441    14.821    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X41Y4          LUT4 (Prop_lut4_I0_O)        0.124    14.945 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=35, routed)          0.709    15.654    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I5_O)        0.124    15.778 f  soc_builder_basesoc_bankmachine4_state[3]_i_7/O
                         net (fo=4, routed)           0.428    16.207    soc_builder_basesoc_bankmachine4_state[3]_i_7_n_0
    SLICE_X47Y4          LUT2 (Prop_lut2_I1_O)        0.124    16.331 r  soc_basesoc_sdram_bankmachine4_twtpcon_ready_i_3/O
                         net (fo=9, routed)           0.695    17.026    soc_basesoc_sdram_bankmachine4_twtpcon_ready_i_3_n_0
    SLICE_X49Y4          LUT2 (Prop_lut2_I1_O)        0.119    17.145 r  soc_basesoc_sdram_bankmachine4_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.699    17.843    soc_basesoc_sdram_bankmachine4_twtpcon_ready_i_1_n_0
    SLICE_X50Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine4_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038    14.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100    14.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    15.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.614 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.190    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.281 r  BUFG/O
                         net (fo=5220, routed)        1.452    18.734    sys_clk
    SLICE_X50Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine4_twtpcon_ready_reg/C
                         clock pessimism              0.607    19.341    
                         clock uncertainty           -0.057    19.284    
    SLICE_X50Y4          FDRE (Setup_fdre_C_R)       -0.732    18.552    soc_basesoc_sdram_bankmachine4_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.552    
                         arrival time                         -17.843    
  -------------------------------------------------------------------
                         slack                                  0.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG/O
                         net (fo=5220, routed)        0.559     3.305    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X35Y37         FDRE                                         r  VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     3.446 r  VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/Q
                         net (fo=98, routed)          0.134     3.581    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/ADDRD3
    SLICE_X34Y37         RAMD32                                       r  VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG/O
                         net (fo=5220, routed)        0.827     4.081    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/WCLK
    SLICE_X34Y37         RAMD32                                       r  VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMA/CLK
                         clock pessimism             -0.763     3.318    
    SLICE_X34Y37         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     3.558    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG/O
                         net (fo=5220, routed)        0.559     3.305    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X35Y37         FDRE                                         r  VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     3.446 r  VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/Q
                         net (fo=98, routed)          0.134     3.581    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/ADDRD3
    SLICE_X34Y37         RAMD32                                       r  VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG/O
                         net (fo=5220, routed)        0.827     4.081    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/WCLK
    SLICE_X34Y37         RAMD32                                       r  VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMA_D1/CLK
                         clock pessimism             -0.763     3.318    
    SLICE_X34Y37         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     3.558    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG/O
                         net (fo=5220, routed)        0.559     3.305    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X35Y37         FDRE                                         r  VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     3.446 r  VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/Q
                         net (fo=98, routed)          0.134     3.581    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/ADDRD3
    SLICE_X34Y37         RAMD32                                       r  VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG/O
                         net (fo=5220, routed)        0.827     4.081    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/WCLK
    SLICE_X34Y37         RAMD32                                       r  VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMB/CLK
                         clock pessimism             -0.763     3.318    
    SLICE_X34Y37         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     3.558    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG/O
                         net (fo=5220, routed)        0.559     3.305    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X35Y37         FDRE                                         r  VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     3.446 r  VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/Q
                         net (fo=98, routed)          0.134     3.581    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/ADDRD3
    SLICE_X34Y37         RAMD32                                       r  VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG/O
                         net (fo=5220, routed)        0.827     4.081    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/WCLK
    SLICE_X34Y37         RAMD32                                       r  VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMB_D1/CLK
                         clock pessimism             -0.763     3.318    
    SLICE_X34Y37         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     3.558    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG/O
                         net (fo=5220, routed)        0.559     3.305    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X35Y37         FDRE                                         r  VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     3.446 r  VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/Q
                         net (fo=98, routed)          0.134     3.581    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/ADDRD3
    SLICE_X34Y37         RAMD32                                       r  VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG/O
                         net (fo=5220, routed)        0.827     4.081    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/WCLK
    SLICE_X34Y37         RAMD32                                       r  VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMC/CLK
                         clock pessimism             -0.763     3.318    
    SLICE_X34Y37         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     3.558    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG/O
                         net (fo=5220, routed)        0.559     3.305    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X35Y37         FDRE                                         r  VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     3.446 r  VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/Q
                         net (fo=98, routed)          0.134     3.581    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/ADDRD3
    SLICE_X34Y37         RAMD32                                       r  VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG/O
                         net (fo=5220, routed)        0.827     4.081    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/WCLK
    SLICE_X34Y37         RAMD32                                       r  VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMC_D1/CLK
                         clock pessimism             -0.763     3.318    
    SLICE_X34Y37         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     3.558    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG/O
                         net (fo=5220, routed)        0.559     3.305    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X35Y37         FDRE                                         r  VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     3.446 r  VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/Q
                         net (fo=98, routed)          0.134     3.581    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/ADDRD3
    SLICE_X34Y37         RAMS32                                       r  VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG/O
                         net (fo=5220, routed)        0.827     4.081    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/WCLK
    SLICE_X34Y37         RAMS32                                       r  VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMD/CLK
                         clock pessimism             -0.763     3.318    
    SLICE_X34Y37         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     3.558    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG/O
                         net (fo=5220, routed)        0.559     3.305    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X35Y37         FDRE                                         r  VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     3.446 r  VexRiscv/execute_PmpPlugin_pmpNcfg__reg[3]/Q
                         net (fo=98, routed)          0.134     3.581    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/ADDRD3
    SLICE_X34Y37         RAMS32                                       r  VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG/O
                         net (fo=5220, routed)        0.827     4.081    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/WCLK
    SLICE_X34Y37         RAMS32                                       r  VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMD_D1/CLK
                         clock pessimism             -0.763     3.318    
    SLICE_X34Y37         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     3.558    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    0.764ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG/O
                         net (fo=5220, routed)        0.560     3.306    sys_clk
    SLICE_X47Y13         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.141     3.447 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.666    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y13         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG/O
                         net (fo=5220, routed)        0.829     4.083    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y13         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.764     3.319    
    SLICE_X46Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.629    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.629    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    0.764ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG/O
                         net (fo=5220, routed)        0.560     3.306    sys_clk
    SLICE_X47Y13         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.141     3.447 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.666    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y13         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG/O
                         net (fo=5220, routed)        0.829     4.083    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y13         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.764     3.319    
    SLICE_X46Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.629    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.629    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y11    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y11    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4     VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8     VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6     VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9     VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y7     VexRiscv/dataCache_1/ways_0_data_symbol3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11    VexRiscv/dataCache_1/ways_0_tags_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y37    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y37    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y37    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y37    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y37    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y37    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y37    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y37    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38    VexRiscv/PmpPlugin_pmpaddr_reg_r1_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y38    VexRiscv/PmpPlugin_pmpaddr_reg_r2_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y38    VexRiscv/PmpPlugin_pmpaddr_reg_r2_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y38    VexRiscv/PmpPlugin_pmpaddr_reg_r2_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y38    VexRiscv/PmpPlugin_pmpaddr_reg_r2_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y38    VexRiscv/PmpPlugin_pmpaddr_reg_r2_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y38    VexRiscv/PmpPlugin_pmpaddr_reg_r2_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y38    VexRiscv/PmpPlugin_pmpaddr_reg_r2_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y38    VexRiscv/PmpPlugin_pmpaddr_reg_r2_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    VexRiscv/PmpPlugin_pmpaddr_reg_r2_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40    VexRiscv/PmpPlugin_pmpaddr_reg_r2_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.789ns
    Source Clock Delay      (SCD):    9.505ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.505    idelay_clk
    SLICE_X65Y28         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDPE (Prop_fdpe_C_Q)         0.456     9.961 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    10.151    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X65Y28         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     2.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038     6.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100     6.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626     7.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.614 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.190    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.281 r  BUFG_4/O
                         net (fo=8, routed)           1.507    10.789    idelay_clk
    SLICE_X65Y28         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.716    11.505    
                         clock uncertainty           -0.053    11.452    
    SLICE_X65Y28         FDPE (Setup_fdpe_C_D)       -0.047    11.405    FDPE_9
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.519%)  route 1.116ns (63.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.784ns = ( 13.784 - 5.000 ) 
    Source Clock Delay      (SCD):    9.499ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.499    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518    10.017 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926    10.943    soc_crg_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.067 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.257    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038     9.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100     9.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    10.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.614 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.190    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.281 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.784    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.715    14.499    
                         clock uncertainty           -0.053    14.446    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    14.277    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.519%)  route 1.116ns (63.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.784ns = ( 13.784 - 5.000 ) 
    Source Clock Delay      (SCD):    9.499ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.499    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518    10.017 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926    10.943    soc_crg_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.067 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.257    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038     9.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100     9.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    10.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.614 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.190    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.281 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.784    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.715    14.499    
                         clock uncertainty           -0.053    14.446    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    14.277    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.519%)  route 1.116ns (63.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.784ns = ( 13.784 - 5.000 ) 
    Source Clock Delay      (SCD):    9.499ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.499    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518    10.017 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926    10.943    soc_crg_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.067 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.257    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038     9.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100     9.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    10.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.614 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.190    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.281 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.784    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.715    14.499    
                         clock uncertainty           -0.053    14.446    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    14.277    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.519%)  route 1.116ns (63.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.784ns = ( 13.784 - 5.000 ) 
    Source Clock Delay      (SCD):    9.499ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.499    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518    10.017 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926    10.943    soc_crg_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.067 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.257    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038     9.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100     9.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    10.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.614 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.190    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.281 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.784    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.715    14.499    
                         clock uncertainty           -0.053    14.446    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    14.277    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.419ns (37.702%)  route 0.692ns (62.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.784ns = ( 13.784 - 5.000 ) 
    Source Clock Delay      (SCD):    9.505ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.505    idelay_clk
    SLICE_X65Y28         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDPE (Prop_fdpe_C_Q)         0.419     9.924 r  FDPE_9/Q
                         net (fo=5, routed)           0.692    10.616    idelay_rst
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038     9.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100     9.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    10.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.614 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.190    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.281 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.784    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.693    14.477    
                         clock uncertainty           -0.053    14.424    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.699    13.725    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.419ns (37.702%)  route 0.692ns (62.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.784ns = ( 13.784 - 5.000 ) 
    Source Clock Delay      (SCD):    9.505ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.505    idelay_clk
    SLICE_X65Y28         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDPE (Prop_fdpe_C_Q)         0.419     9.924 r  FDPE_9/Q
                         net (fo=5, routed)           0.692    10.616    idelay_rst
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038     9.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100     9.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    10.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.614 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.190    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.281 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.784    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.693    14.477    
                         clock uncertainty           -0.053    14.424    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.699    13.725    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.419ns (37.702%)  route 0.692ns (62.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.784ns = ( 13.784 - 5.000 ) 
    Source Clock Delay      (SCD):    9.505ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.505    idelay_clk
    SLICE_X65Y28         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDPE (Prop_fdpe_C_Q)         0.419     9.924 r  FDPE_9/Q
                         net (fo=5, routed)           0.692    10.616    idelay_rst
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038     9.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100     9.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    10.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.614 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.190    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.281 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.784    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.693    14.477    
                         clock uncertainty           -0.053    14.424    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.699    13.725    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.419ns (37.702%)  route 0.692ns (62.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.784ns = ( 13.784 - 5.000 ) 
    Source Clock Delay      (SCD):    9.505ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.505    idelay_clk
    SLICE_X65Y28         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDPE (Prop_fdpe_C_Q)         0.419     9.924 r  FDPE_9/Q
                         net (fo=5, routed)           0.692    10.616    idelay_rst
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038     9.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100     9.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    10.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.614 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.190    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.281 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.784    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.693    14.477    
                         clock uncertainty           -0.053    14.424    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.699    13.725    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.784ns = ( 13.784 - 5.000 ) 
    Source Clock Delay      (SCD):    9.499ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.287     5.204    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.328 r  clk100_inst/O
                         net (fo=9, routed)           0.713     6.041    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.129 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.784    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.880 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.499    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.478     9.977 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072    11.049    soc_crg_reset_counter[1]
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.295    11.344 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.344    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.038     9.805    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.100     9.905 r  clk100_inst/O
                         net (fo=9, routed)           0.626    10.531    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.614 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.190    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.281 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.784    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.715    14.499    
                         clock uncertainty           -0.053    14.446    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.081    14.527    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -11.344    
  -------------------------------------------------------------------
                         slack                                  3.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.108ns
    Source Clock Delay      (SCD):    3.331ns
    Clock Pessimism Removal (CPR):    0.777ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.331    idelay_clk
    SLICE_X65Y28         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDPE (Prop_fdpe_C_Q)         0.141     3.472 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.528    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X65Y28         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.108    idelay_clk
    SLICE_X65Y28         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.777     3.331    
    SLICE_X65Y28         FDPE (Hold_fdpe_C_D)         0.075     3.406    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.406    
                         arrival time                           3.528    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.328    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     3.492 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     3.609    soc_crg_reset_counter[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     3.654 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.654    soc_crg_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.104    idelay_clk
    SLICE_X65Y25         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.763     3.341    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.091     3.432    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.432    
                         arrival time                           3.654    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.328    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     3.492 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.690    soc_crg_reset_counter[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.043     3.733 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.733    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.104    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.776     3.328    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     3.459    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.459    
                         arrival time                           3.733    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.328    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     3.492 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.690    soc_crg_reset_counter[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.043     3.733 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.733    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.104    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.776     3.328    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     3.459    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.459    
                         arrival time                           3.733    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.328    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     3.492 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.690    soc_crg_reset_counter[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.045     3.735 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.735    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.104    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.776     3.328    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.121     3.449    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.328    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     3.492 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.690    soc_crg_reset_counter[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     3.735 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.735    soc_crg_reset_counter0[0]
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.104    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.776     3.328    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.120     3.448    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.328    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     3.476 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     3.599    soc_crg_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     3.698 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.753    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.104    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.776     3.328    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     3.312    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.312    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.328    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     3.476 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     3.599    soc_crg_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     3.698 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.753    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.104    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.776     3.328    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     3.312    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.312    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.328    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     3.476 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     3.599    soc_crg_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     3.698 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.753    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.104    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.776     3.328    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     3.312    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.312    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.789    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk100_inst/O
                         net (fo=9, routed)           0.336     2.170    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.220 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.721    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.747 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.328    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     3.476 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     3.599    soc_crg_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     3.698 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.753    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.132     2.196    clk100_IBUF_BUFG
    SLICE_X59Y36         LUT1 (Prop_lut1_I0_O)        0.056     2.252 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.627    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.680 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.226    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.255 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.104    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.776     3.328    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     3.312    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.312    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y28     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y28     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[1]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk100    | cpu_reset    | FDCE           | -        |    -0.097 (r) | FAST    |     2.267 (r) | SLOW    |                 |
clk100    | serial_rx    | FDRE           | -        |    -1.627 (r) | FAST    |     6.256 (r) | SLOW    | soc_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.686 (r) | FAST    |     8.146 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.614 (f) | FAST    |     8.146 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.683 (r) | FAST    |     8.144 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.611 (f) | FAST    |     8.144 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.696 (r) | FAST    |     8.156 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.624 (f) | FAST    |     8.156 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.696 (r) | FAST    |     8.156 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.624 (f) | FAST    |     8.156 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.684 (r) | FAST    |     8.145 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.612 (f) | FAST    |     8.145 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.713 (r) | FAST    |     8.172 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.641 (f) | FAST    |     8.172 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.713 (r) | FAST    |     8.173 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.641 (f) | FAST    |     8.173 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.686 (r) | FAST    |     8.146 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.614 (f) | FAST    |     8.146 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.691 (r) | FAST    |     8.145 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.619 (f) | FAST    |     8.145 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.687 (r) | FAST    |     8.140 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.615 (f) | FAST    |     8.140 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.688 (r) | FAST    |     8.146 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.616 (f) | FAST    |     8.146 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.688 (r) | FAST    |     8.142 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.616 (f) | FAST    |     8.142 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.674 (r) | FAST    |     8.133 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.602 (f) | FAST    |     8.133 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.673 (r) | FAST    |     8.127 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.601 (f) | FAST    |     8.127 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.690 (r) | FAST    |     8.147 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.618 (f) | FAST    |     8.147 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.679 (r) | FAST    |     8.133 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.607 (f) | FAST    |     8.133 (f) | SLOW    | soc_crg_clkout2 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     17.096 (r) | SLOW    |      5.491 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     17.397 (r) | SLOW    |      5.619 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     17.248 (r) | SLOW    |      5.551 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     16.341 (r) | SLOW    |      5.145 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     16.803 (r) | SLOW    |      5.366 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     16.500 (r) | SLOW    |      5.203 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     16.650 (r) | SLOW    |      5.268 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     16.643 (r) | SLOW    |      5.290 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     15.579 (r) | SLOW    |      4.801 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     15.136 (r) | SLOW    |      4.613 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     15.885 (r) | SLOW    |      4.946 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     15.592 (r) | SLOW    |      4.818 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     16.047 (r) | SLOW    |      5.040 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     15.437 (r) | SLOW    |      4.758 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     16.196 (r) | SLOW    |      5.080 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     15.439 (r) | SLOW    |      4.757 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     15.801 (r) | SLOW    |      4.914 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     15.419 (r) | SLOW    |      4.774 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     15.802 (r) | SLOW    |      4.916 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     15.420 (r) | SLOW    |      4.776 (r) | FAST    | soc_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     16.648 (r) | SLOW    |      5.540 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     19.315 (r) | SLOW    |      6.549 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     18.957 (r) | SLOW    |      6.334 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     18.856 (r) | SLOW    |      6.372 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     18.739 (r) | SLOW    |      6.187 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     11.681 (r) | SLOW    |      3.898 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     11.692 (r) | SLOW    |      3.903 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     11.693 (r) | SLOW    |      3.906 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     11.698 (r) | SLOW    |      3.910 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     11.687 (r) | SLOW    |      3.899 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     11.686 (r) | SLOW    |      3.895 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     11.700 (r) | SLOW    |      3.910 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     11.669 (r) | SLOW    |      3.879 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     11.683 (r) | SLOW    |      3.893 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     11.705 (r) | SLOW    |      3.915 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     11.677 (r) | SLOW    |      3.888 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     11.669 (r) | SLOW    |      3.879 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     11.684 (r) | SLOW    |      3.894 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[13]    | OSERDESE2 (IO) | -     |     11.685 (r) | SLOW    |      3.895 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     11.702 (r) | SLOW    |      3.914 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     11.681 (r) | SLOW    |      3.898 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     11.686 (r) | SLOW    |      3.902 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     11.692 (r) | SLOW    |      3.906 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     11.669 (r) | SLOW    |      3.887 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     11.750 (r) | SLOW    |      3.881 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     11.756 (r) | SLOW    |      3.886 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     11.670 (r) | SLOW    |      3.887 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     11.691 (r) | SLOW    |      3.901 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     11.701 (r) | SLOW    |      3.913 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     12.597 (r) | SLOW    |      3.592 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     12.597 (r) | SLOW    |      3.595 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     12.598 (r) | SLOW    |      3.584 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     12.595 (r) | SLOW    |      3.580 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     12.596 (r) | SLOW    |      3.592 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     12.595 (r) | SLOW    |      3.563 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     12.595 (r) | SLOW    |      3.563 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     12.596 (r) | SLOW    |      3.590 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     12.584 (r) | SLOW    |      3.575 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     12.581 (r) | SLOW    |      3.575 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     12.591 (r) | SLOW    |      3.584 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     12.584 (r) | SLOW    |      3.578 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     12.592 (r) | SLOW    |      3.598 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     12.583 (r) | SLOW    |      3.591 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     12.591 (r) | SLOW    |      3.582 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     12.583 (r) | SLOW    |      3.585 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     11.674 (r) | SLOW    |      3.884 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     11.679 (r) | SLOW    |      3.895 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_reset_n  | OSERDESE2 (IO) | -     |     11.671 (r) | SLOW    |      3.881 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     11.663 (r) | SLOW    |      3.873 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     13.220 (r) | SLOW    |      4.206 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     13.213 (r) | SLOW    |      4.210 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     13.221 (r) | SLOW    |      4.208 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     13.214 (r) | SLOW    |      4.212 (r) | FAST    | soc_crg_clkout3 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.511 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.571 ns
Ideal Clock Offset to Actual Clock: 5.387 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.686 (r) | FAST    |   8.146 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.614 (f) | FAST    |   8.146 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.683 (r) | FAST    |   8.144 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.611 (f) | FAST    |   8.144 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.696 (r) | FAST    |   8.156 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.624 (f) | FAST    |   8.156 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.696 (r) | FAST    |   8.156 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.624 (f) | FAST    |   8.156 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.684 (r) | FAST    |   8.145 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.612 (f) | FAST    |   8.145 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.713 (r) | FAST    |   8.172 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.641 (f) | FAST    |   8.172 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.713 (r) | FAST    |   8.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.641 (f) | FAST    |   8.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.686 (r) | FAST    |   8.146 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.614 (f) | FAST    |   8.146 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.691 (r) | FAST    |   8.145 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.619 (f) | FAST    |   8.145 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.687 (r) | FAST    |   8.140 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.615 (f) | FAST    |   8.140 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.688 (r) | FAST    |   8.146 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.616 (f) | FAST    |   8.146 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.688 (r) | FAST    |   8.142 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.616 (f) | FAST    |   8.142 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.674 (r) | FAST    |   8.133 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.602 (f) | FAST    |   8.133 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.673 (r) | FAST    |   8.127 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.601 (f) | FAST    |   8.127 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.690 (r) | FAST    |   8.147 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.618 (f) | FAST    |   8.147 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.679 (r) | FAST    |   8.133 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.607 (f) | FAST    |   8.133 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.601 (f) | FAST    |   8.173 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.037 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   11.681 (r) | SLOW    |   3.898 (r) | FAST    |    0.019 |
ddram_a[1]         |   11.692 (r) | SLOW    |   3.903 (r) | FAST    |    0.025 |
ddram_a[2]         |   11.693 (r) | SLOW    |   3.906 (r) | FAST    |    0.028 |
ddram_a[3]         |   11.698 (r) | SLOW    |   3.910 (r) | FAST    |    0.032 |
ddram_a[4]         |   11.687 (r) | SLOW    |   3.899 (r) | FAST    |    0.020 |
ddram_a[5]         |   11.686 (r) | SLOW    |   3.895 (r) | FAST    |    0.017 |
ddram_a[6]         |   11.700 (r) | SLOW    |   3.910 (r) | FAST    |    0.032 |
ddram_a[7]         |   11.669 (r) | SLOW    |   3.879 (r) | FAST    |    0.000 |
ddram_a[8]         |   11.683 (r) | SLOW    |   3.893 (r) | FAST    |    0.014 |
ddram_a[9]         |   11.705 (r) | SLOW    |   3.915 (r) | FAST    |    0.037 |
ddram_a[10]        |   11.677 (r) | SLOW    |   3.888 (r) | FAST    |    0.010 |
ddram_a[11]        |   11.669 (r) | SLOW    |   3.879 (r) | FAST    |    0.000 |
ddram_a[12]        |   11.684 (r) | SLOW    |   3.894 (r) | FAST    |    0.015 |
ddram_a[13]        |   11.685 (r) | SLOW    |   3.895 (r) | FAST    |    0.017 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.705 (r) | SLOW    |   3.879 (r) | FAST    |    0.037 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.020 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   11.702 (r) | SLOW    |   3.914 (r) | FAST    |    0.020 |
ddram_ba[1]        |   11.681 (r) | SLOW    |   3.898 (r) | FAST    |    0.000 |
ddram_ba[2]        |   11.686 (r) | SLOW    |   3.902 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.702 (r) | SLOW    |   3.898 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   11.691 (r) | SLOW    |   3.901 (r) | FAST    |    0.000 |
ddram_dm[1]        |   11.701 (r) | SLOW    |   3.913 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.701 (r) | SLOW    |   3.901 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.261 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   17.096 (r) | SLOW    |   3.592 (r) | FAST    |    1.960 |
ddram_dq[1]        |   17.397 (r) | SLOW    |   3.595 (r) | FAST    |    2.261 |
ddram_dq[2]        |   17.248 (r) | SLOW    |   3.584 (r) | FAST    |    2.112 |
ddram_dq[3]        |   16.341 (r) | SLOW    |   3.580 (r) | FAST    |    1.204 |
ddram_dq[4]        |   16.803 (r) | SLOW    |   3.592 (r) | FAST    |    1.666 |
ddram_dq[5]        |   16.500 (r) | SLOW    |   3.563 (r) | FAST    |    1.364 |
ddram_dq[6]        |   16.650 (r) | SLOW    |   3.563 (r) | FAST    |    1.514 |
ddram_dq[7]        |   16.643 (r) | SLOW    |   3.590 (r) | FAST    |    1.506 |
ddram_dq[8]        |   15.579 (r) | SLOW    |   3.575 (r) | FAST    |    0.443 |
ddram_dq[9]        |   15.136 (r) | SLOW    |   3.575 (r) | FAST    |    0.012 |
ddram_dq[10]       |   15.885 (r) | SLOW    |   3.584 (r) | FAST    |    0.749 |
ddram_dq[11]       |   15.592 (r) | SLOW    |   3.578 (r) | FAST    |    0.455 |
ddram_dq[12]       |   16.047 (r) | SLOW    |   3.598 (r) | FAST    |    0.911 |
ddram_dq[13]       |   15.437 (r) | SLOW    |   3.591 (r) | FAST    |    0.301 |
ddram_dq[14]       |   16.196 (r) | SLOW    |   3.582 (r) | FAST    |    1.060 |
ddram_dq[15]       |   15.439 (r) | SLOW    |   3.585 (r) | FAST    |    0.303 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   17.397 (r) | SLOW    |   3.563 (r) | FAST    |    2.261 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.383 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   15.801 (r) | SLOW    |   4.206 (r) | FAST    |    0.382 |
ddram_dqs_n[1]     |   15.419 (r) | SLOW    |   4.210 (r) | FAST    |    0.004 |
ddram_dqs_p[0]     |   15.802 (r) | SLOW    |   4.208 (r) | FAST    |    0.383 |
ddram_dqs_p[1]     |   15.420 (r) | SLOW    |   4.212 (r) | FAST    |    0.006 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.802 (r) | SLOW    |   4.206 (r) | FAST    |    0.383 |
-------------------+--------------+---------+-------------+---------+----------+




