
*** Running vivado
    with args -log sseg4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sseg4.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source sseg4.tcl -notrace
Command: synth_design -top sseg4 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8220
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sseg4' [C:/Users/spencer_stinson1/Documents/GitHub/Lab08/Lab_08/Lab_08.srcs/sources_1/new/sseg4.sv:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/spencer_stinson1/Documents/GitHub/Lab08/Lab_08/Lab_08.srcs/sources_1/new/sseg4.sv:40]
INFO: [Synth 8-6157] synthesizing module 'dd11b' [C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/dd11b.sv:23]
INFO: [Synth 8-6157] synthesizing module 'add3' [C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/add3.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'add3' (1#1) [C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/add3.sv:23]
WARNING: [Synth 8-689] width (35) of port connection 'num' does not match port width (4) of module 'add3' [C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/dd11b.sv:84]
INFO: [Synth 8-6155] done synthesizing module 'dd11b' (2#1) [C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/dd11b.sv:23]
ERROR: [Synth 8-448] named port connection 'in' does not exist for instance 'bcd11' of module 'dd11b' [C:/Users/spencer_stinson1/Documents/GitHub/Lab08/Lab_08/Lab_08.srcs/sources_1/new/sseg4.sv:41]
ERROR: [Synth 8-448] named port connection 'out' does not exist for instance 'bcd11' of module 'dd11b' [C:/Users/spencer_stinson1/Documents/GitHub/Lab08/Lab_08/Lab_08.srcs/sources_1/new/sseg4.sv:42]
WARNING: [Synth 8-7071] port 'B' of module 'dd11b' is unconnected for instance 'bcd11' [C:/Users/spencer_stinson1/Documents/GitHub/Lab08/Lab_08/Lab_08.srcs/sources_1/new/sseg4.sv:40]
WARNING: [Synth 8-7071] port 'ones' of module 'dd11b' is unconnected for instance 'bcd11' [C:/Users/spencer_stinson1/Documents/GitHub/Lab08/Lab_08/Lab_08.srcs/sources_1/new/sseg4.sv:40]
WARNING: [Synth 8-7071] port 'tens' of module 'dd11b' is unconnected for instance 'bcd11' [C:/Users/spencer_stinson1/Documents/GitHub/Lab08/Lab_08/Lab_08.srcs/sources_1/new/sseg4.sv:40]
WARNING: [Synth 8-7071] port 'hundreds' of module 'dd11b' is unconnected for instance 'bcd11' [C:/Users/spencer_stinson1/Documents/GitHub/Lab08/Lab_08/Lab_08.srcs/sources_1/new/sseg4.sv:40]
WARNING: [Synth 8-7071] port 'thousands' of module 'dd11b' is unconnected for instance 'bcd11' [C:/Users/spencer_stinson1/Documents/GitHub/Lab08/Lab_08/Lab_08.srcs/sources_1/new/sseg4.sv:40]
WARNING: [Synth 8-7023] instance 'bcd11' of module 'dd11b' has 5 connections declared, but only 0 given [C:/Users/spencer_stinson1/Documents/GitHub/Lab08/Lab_08/Lab_08.srcs/sources_1/new/sseg4.sv:40]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/spencer_stinson1/Documents/GitHub/Lab08/Lab_08/Lab_08.srcs/sources_1/new/mux2.sv:23]
	Parameter BITS bound to: 16 - type: integer 
ERROR: [Synth 8-6156] failed synthesizing module 'mux2' [C:/Users/spencer_stinson1/Documents/GitHub/Lab08/Lab_08/Lab_08.srcs/sources_1/new/mux2.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'sseg4' [C:/Users/spencer_stinson1/Documents/GitHub/Lab08/Lab_08/Lab_08.srcs/sources_1/new/sseg4.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.863 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 8 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Oct 19 21:13:05 2020...
