<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: inheritance1207db77ed Pages: 1 -->
<svg width="576pt" height="30pt"
 viewBox="0.00 0.00 576.00 30.35" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(2.73 2.73) rotate(0) translate(4 79)">
<title>inheritance1207db77ed</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-79 1571,-79 1571,4 -4,4"/>
<!-- pyGHDL.dom.Concurrent.ConfigurationInstantiation -->
<g id="node1" class="node">
<title>pyGHDL.dom.Concurrent.ConfigurationInstantiation</title>
<g id="a_node1"><a xlink:href="../pyGHDL/pyGHDL.dom.Concurrent.html#pyGHDL.dom.Concurrent.ConfigurationInstantiation" xlink:title="pyGHDL.dom.Concurrent.ConfigurationInstantiation" target="_top">
<polygon fill="none" stroke="black" stroke-width="0.5" points="1567,-37 1300,-37 1300,-18 1567,-18 1567,-37"/>
<text text-anchor="middle" x="1433.5" y="-25" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyGHDL.dom.Concurrent.ConfigurationInstantiation</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.ConfigurationInstantiation -->
<g id="node2" class="node">
<title>pyVHDLModel.SyntaxModel.ConfigurationInstantiation</title>
<polygon fill="none" stroke="black" stroke-width="0.5" points="1264,-56 982,-56 982,-37 1264,-37 1264,-56"/>
<text text-anchor="middle" x="1123" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.ConfigurationInstantiation</text>
</g>
<!-- pyVHDLModel.SyntaxModel.ConfigurationInstantiation&#45;&gt;pyGHDL.dom.Concurrent.ConfigurationInstantiation -->
<g id="edge1" class="edge">
<title>pyVHDLModel.SyntaxModel.ConfigurationInstantiation&#45;&gt;pyGHDL.dom.Concurrent.ConfigurationInstantiation</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M1264.26,-37.86C1274.29,-37.24 1284.4,-36.62 1294.42,-36"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="1294.76,-37.74 1299.65,-35.68 1294.55,-34.24 1294.76,-37.74"/>
</g>
<!-- pyGHDL.dom.DOMMixin -->
<g id="node3" class="node">
<title>pyGHDL.dom.DOMMixin</title>
<g id="a_node3"><a xlink:href="../pyGHDL.dom.html#pyGHDL.dom.DOMMixin" xlink:title="pyGHDL.dom.DOMMixin" target="_top">
<polygon fill="none" stroke="black" stroke-width="0.5" points="1190.5,-19 1055.5,-19 1055.5,0 1190.5,0 1190.5,-19"/>
<text text-anchor="middle" x="1123" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyGHDL.dom.DOMMixin</text>
</a>
</g>
</g>
<!-- pyGHDL.dom.DOMMixin&#45;&gt;pyGHDL.dom.Concurrent.ConfigurationInstantiation -->
<g id="edge2" class="edge">
<title>pyGHDL.dom.DOMMixin&#45;&gt;pyGHDL.dom.Concurrent.ConfigurationInstantiation</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M1190.56,-13.38C1221.03,-15.16 1258.34,-17.34 1294.46,-19.45"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="1294.68,-21.21 1299.78,-19.76 1294.89,-17.72 1294.68,-21.21"/>
</g>
<!-- pyVHDLModel.LabeledEntity -->
<g id="node4" class="node">
<title>pyVHDLModel.LabeledEntity</title>
<g id="a_node4"><a xlink:title="A ``LabeledEntity`` is a mixin class for all VHDL entities that can have">
<polygon fill="none" stroke="black" stroke-width="0.5" points="155,-75 0,-75 0,-56 155,-56 155,-75"/>
<text text-anchor="middle" x="77.5" y="-63" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.LabeledEntity</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.Statement -->
<g id="node7" class="node">
<title>pyVHDLModel.SyntaxModel.Statement</title>
<polygon fill="none" stroke="black" stroke-width="0.5" points="397,-56 191,-56 191,-37 397,-37 397,-56"/>
<text text-anchor="middle" x="294" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.Statement</text>
</g>
<!-- pyVHDLModel.LabeledEntity&#45;&gt;pyVHDLModel.SyntaxModel.Statement -->
<g id="edge7" class="edge">
<title>pyVHDLModel.LabeledEntity&#45;&gt;pyVHDLModel.SyntaxModel.Statement</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M155.03,-58.72C164.96,-57.84 175.27,-56.93 185.58,-56.02"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="185.81,-57.75 190.64,-55.57 185.5,-54.27 185.81,-57.75"/>
</g>
<!-- pyVHDLModel.ModelEntity -->
<g id="node5" class="node">
<title>pyVHDLModel.ModelEntity</title>
<g id="a_node5"><a xlink:title="``ModelEntity`` is the base class for all classes in the VHDL language model,">
<polygon fill="none" stroke="black" stroke-width="0.5" points="151,-38 4,-38 4,-19 151,-19 151,-38"/>
<text text-anchor="middle" x="77.5" y="-26" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.ModelEntity</text>
</a>
</g>
</g>
<!-- pyVHDLModel.ModelEntity&#45;&gt;pyVHDLModel.SyntaxModel.Statement -->
<g id="edge6" class="edge">
<title>pyVHDLModel.ModelEntity&#45;&gt;pyVHDLModel.SyntaxModel.Statement</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M151.12,-34.59C162.29,-35.53 174.01,-36.52 185.74,-37.5"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="185.64,-39.25 190.77,-37.92 185.93,-35.76 185.64,-39.25"/>
</g>
<!-- pyVHDLModel.SyntaxModel.ConcurrentStatement -->
<g id="node6" class="node">
<title>pyVHDLModel.SyntaxModel.ConcurrentStatement</title>
<g id="a_node6"><a xlink:title="A ``ConcurrentStatement`` is a base&#45;class for all concurrent statements.">
<polygon fill="none" stroke="black" stroke-width="0.5" points="693,-56 433,-56 433,-37 693,-37 693,-56"/>
<text text-anchor="middle" x="563" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.ConcurrentStatement</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.Instantiation -->
<g id="node8" class="node">
<title>pyVHDLModel.SyntaxModel.Instantiation</title>
<polygon fill="none" stroke="black" stroke-width="0.5" points="946,-56 729,-56 729,-37 946,-37 946,-56"/>
<text text-anchor="middle" x="837.5" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.Instantiation</text>
</g>
<!-- pyVHDLModel.SyntaxModel.ConcurrentStatement&#45;&gt;pyVHDLModel.SyntaxModel.Instantiation -->
<g id="edge5" class="edge">
<title>pyVHDLModel.SyntaxModel.ConcurrentStatement&#45;&gt;pyVHDLModel.SyntaxModel.Instantiation</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M693.07,-46.5C703.26,-46.5 713.5,-46.5 723.57,-46.5"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="723.82,-48.25 728.82,-46.5 723.82,-44.75 723.82,-48.25"/>
</g>
<!-- pyVHDLModel.SyntaxModel.Statement&#45;&gt;pyVHDLModel.SyntaxModel.ConcurrentStatement -->
<g id="edge3" class="edge">
<title>pyVHDLModel.SyntaxModel.Statement&#45;&gt;pyVHDLModel.SyntaxModel.ConcurrentStatement</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M397.08,-46.5C407.08,-46.5 417.32,-46.5 427.57,-46.5"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="427.61,-48.25 432.61,-46.5 427.61,-44.75 427.61,-48.25"/>
</g>
<!-- pyVHDLModel.SyntaxModel.Instantiation&#45;&gt;pyVHDLModel.SyntaxModel.ConfigurationInstantiation -->
<g id="edge4" class="edge">
<title>pyVHDLModel.SyntaxModel.Instantiation&#45;&gt;pyVHDLModel.SyntaxModel.ConfigurationInstantiation</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M946.08,-46.5C956.18,-46.5 966.52,-46.5 976.89,-46.5"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="976.98,-48.25 981.98,-46.5 976.98,-44.75 976.98,-48.25"/>
</g>
</g>
</svg>
