# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 1
attribute \dynports 1
attribute \src "dut.sv:2.1-145.10"
attribute \cells_not_processed 1
module \many_functions
  parameter \WIDTH 8
  parameter \DEPTH 4
  wire width 8 $func_func_arith_input_x_0
  wire width 8 $func_func_arith_input_y_0
  wire width 8 $func_func_arith_input_z_0
  wire width 8 $func_func_arith_result_0
  wire width 2 $func_func_bool_input_mode_1
  wire width 8 $func_func_bool_input_x_1
  wire width 8 $func_func_bool_input_y_1
  wire width 8 $func_func_bool_result_1
  wire width 2 $func_func_case_input_sel_2
  wire width 8 $func_func_case_input_x_2
  wire width 8 $func_func_case_result_2
  wire width 8 $func_func_loop_input_x_4
  wire width 8 $func_func_loop_result_4
  wire width 2 $func_func_mixed_input_mode_5
  wire width 8 $func_func_mixed_input_x_5
  wire width 8 $func_func_mixed_input_y_5
  wire width 8 $func_func_mixed_result_5
  wire width 8 $func_func_nested_input_x_3
  wire width 8 $func_func_nested_input_y_3
  wire width 8 $func_func_nested_input_z_3
  wire width 8 $func_func_nested_result_3
  attribute \src "dut.sv:6.30-6.31"
  wire width 8 input 1 \a
  attribute \src "dut.sv:7.30-7.31"
  wire width 8 input 2 \b
  attribute \src "dut.sv:8.30-8.31"
  wire width 8 input 3 \c
  attribute \src "dut.sv:10.30-10.39"
  wire width 8 output 5 \out_arith
  attribute \src "dut.sv:11.30-11.38"
  wire width 8 output 6 \out_bool
  attribute \src "dut.sv:12.30-12.38"
  wire width 8 output 7 \out_case
  attribute \src "dut.sv:14.30-14.38"
  wire width 8 output 9 \out_loop
  attribute \src "dut.sv:15.30-15.39"
  wire width 8 output 10 \out_mixed
  attribute \src "dut.sv:13.30-13.40"
  wire width 8 output 8 \out_nested
  attribute \src "dut.sv:9.24-9.27"
  wire width 2 input 4 \sel
  connect $func_func_arith_input_x_0 \a
  connect $func_func_arith_input_y_0 \b
  connect $func_func_arith_input_z_0 \c
  connect \out_arith $func_func_arith_result_0
  connect $func_func_bool_input_mode_1 \sel
  connect $func_func_bool_input_x_1 \a
  connect $func_func_bool_input_y_1 \b
  connect \out_bool $func_func_bool_result_1
  connect $func_func_case_input_sel_2 \sel
  connect $func_func_case_input_x_2 \a
  connect \out_case $func_func_case_result_2
  connect $func_func_nested_input_x_3 \a
  connect $func_func_nested_input_y_3 \b
  connect $func_func_nested_input_z_3 \c
  connect \out_nested $func_func_nested_result_3
  connect $func_func_loop_input_x_4 \a
  connect \out_loop $func_func_loop_result_4
  connect $func_func_mixed_input_mode_5 \sel
  connect $func_func_mixed_input_x_5 \a
  connect $func_func_mixed_input_y_5 \b
  connect \out_mixed $func_func_mixed_result_5
end
