
-- Declaring necessary tools and libraries
library ieee;
use ieee.std_logic_1164.all;
library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

-- Declaring main entity 
entity Check_Prime is
	port (A, B, C, D: in std_logic; Y: out std_logic);
end entity Check_Prime;

-- Declaring architecture by specifying main component and necessary intermediate signals
architecture Struct of Check_Prime is
	
	component AND_2 is
		port (A, B: in std_logic; Y: out std_logic);
	end component AND_2;
	
	component INVERTER is
   port (A: in std_logic; Y: out std_logic);
  end component INVERTER;

  component OR_2 is
   port (A, B: in std_logic; Y: out std_logic);
  end component OR_2;
	
	-- Signal names are self sufficient to understand when paired with component port maps
	signal I1, I2: std_logic;

begin
	-- component instances
	and1: AND_2
		port map(A=>A, B=>B, Y=>I1);
	and2: AND_2
		port map(A=>C, B=>D, Y=>I2);	
	
	and_final: AND_2
		port map(A=>I1, B=>I2, Y=>Y);
end Struct;
