#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55bf1eef8f70 .scope module, "ram_test" "ram_test" 2 2;
 .timescale 0 0;
v0x55bf1ef19920_0 .var "address", 8 0;
v0x55bf1ef19a00_0 .var "data_in", 31 0;
v0x55bf1ef19ad0_0 .var "data_length", 1 0;
v0x55bf1ef19bd0_0 .net "data_out", 31 0, v0x55bf1ef19330_0;  1 drivers
v0x55bf1ef19ca0_0 .var "enable", 0 0;
v0x55bf1ef19d40_0 .net "mfc", 0 0, v0x55bf1ef195e0_0;  1 drivers
v0x55bf1ef19e10_0 .var "read_write", 0 0;
S_0x55bf1eef90f0 .scope module, "ram" "ram" 2 15, 3 1 0, S_0x55bf1eef8f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data_out"
    .port_info 1 /OUTPUT 1 "mfc"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 1 "read_write"
    .port_info 4 /INPUT 2 "data_length"
    .port_info 5 /INPUT 9 "address"
    .port_info 6 /INPUT 32 "data_in"
P_0x55bf1eeef630 .param/l "BYTE" 0 3 9, C4<00>;
P_0x55bf1eeef670 .param/l "DOUBLEWORD" 0 3 12, C4<11>;
P_0x55bf1eeef6b0 .param/l "HALFWORD" 0 3 10, C4<01>;
P_0x55bf1eeef6f0 .param/l "WORD" 0 3 11, C4<10>;
v0x55bf1eef6dc0_0 .net "address", 8 0, v0x55bf1ef19920_0;  1 drivers
v0x55bf1eef6e60_0 .net "data_in", 31 0, v0x55bf1ef19a00_0;  1 drivers
v0x55bf1ef19270_0 .net "data_length", 1 0, v0x55bf1ef19ad0_0;  1 drivers
v0x55bf1ef19330_0 .var "data_out", 31 0;
v0x55bf1ef19410_0 .net "enable", 0 0, v0x55bf1ef19ca0_0;  1 drivers
v0x55bf1ef19520 .array "memory", 511 0, 7 0;
v0x55bf1ef195e0_0 .var "mfc", 0 0;
v0x55bf1ef196a0_0 .net "read_write", 0 0, v0x55bf1ef19e10_0;  1 drivers
v0x55bf1ef19760_0 .var/i "temp", 31 0;
E_0x55bf1eedda00 .event edge, v0x55bf1ef196a0_0, v0x55bf1ef19410_0;
    .scope S_0x55bf1eef90f0;
T_0 ;
    %wait E_0x55bf1eedda00;
    %load/vec4 v0x55bf1ef19410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bf1ef195e0_0, 0;
    %load/vec4 v0x55bf1ef19270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %delay 5, 0;
    %load/vec4 v0x55bf1ef196a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bf1ef19330_0, 0, 32;
    %load/vec4 v0x55bf1eef6dc0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55bf1ef19520, 4;
    %pad/u 32;
    %store/vec4 v0x55bf1ef19330_0, 0, 32;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x55bf1eef6e60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55bf1eef6dc0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x55bf1ef19520, 4, 0;
T_0.8 ;
    %jmp T_0.6;
T_0.3 ;
    %delay 5, 0;
    %load/vec4 v0x55bf1ef196a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bf1ef19330_0, 0, 32;
    %load/vec4 v0x55bf1eef6dc0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55bf1ef19520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1ef19330_0, 4, 8;
    %load/vec4 v0x55bf1eef6dc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55bf1ef19520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1ef19330_0, 4, 8;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x55bf1eef6e60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55bf1eef6dc0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x55bf1ef19520, 4, 0;
    %load/vec4 v0x55bf1eef6e60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55bf1eef6dc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x55bf1ef19520, 4, 0;
T_0.10 ;
    %jmp T_0.6;
T_0.4 ;
    %delay 5, 0;
    %load/vec4 v0x55bf1ef196a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v0x55bf1eef6dc0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55bf1ef19520, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1ef19330_0, 4, 8;
    %load/vec4 v0x55bf1eef6dc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55bf1ef19520, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1ef19330_0, 4, 8;
    %load/vec4 v0x55bf1eef6dc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55bf1ef19520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1ef19330_0, 4, 8;
    %load/vec4 v0x55bf1eef6dc0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55bf1ef19520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1ef19330_0, 4, 8;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x55bf1eef6e60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55bf1eef6dc0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x55bf1ef19520, 4, 0;
    %load/vec4 v0x55bf1eef6e60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55bf1eef6dc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x55bf1ef19520, 4, 0;
    %load/vec4 v0x55bf1eef6e60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55bf1eef6dc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x55bf1ef19520, 4, 0;
    %load/vec4 v0x55bf1eef6e60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55bf1eef6dc0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x55bf1ef19520, 4, 0;
T_0.12 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x55bf1ef196a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v0x55bf1eef6dc0_0;
    %pad/u 32;
    %store/vec4 v0x55bf1ef19760_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_0.15 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.16, 5;
    %jmp/1 T_0.16, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %ix/getv/s 4, v0x55bf1ef19760_0;
    %load/vec4a v0x55bf1ef19520, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1ef19330_0, 4, 8;
    %load/vec4 v0x55bf1ef19760_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x55bf1ef19520, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1ef19330_0, 4, 8;
    %load/vec4 v0x55bf1ef19760_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x55bf1ef19520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1ef19330_0, 4, 8;
    %load/vec4 v0x55bf1ef19760_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x55bf1ef19520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bf1ef19330_0, 4, 8;
    %load/vec4 v0x55bf1ef19760_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55bf1ef19760_0, 0, 32;
    %jmp T_0.15;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x55bf1eef6dc0_0;
    %pad/u 32;
    %store/vec4 v0x55bf1ef19760_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_0.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.18, 5;
    %jmp/1 T_0.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x55bf1eef6e60_0;
    %parti/s 8, 24, 6;
    %ix/getv/s 4, v0x55bf1ef19760_0;
    %store/vec4a v0x55bf1ef19520, 4, 0;
    %load/vec4 v0x55bf1eef6e60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55bf1ef19760_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x55bf1ef19520, 4, 0;
    %load/vec4 v0x55bf1eef6e60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55bf1ef19760_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x55bf1ef19520, 4, 0;
    %load/vec4 v0x55bf1eef6e60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55bf1ef19760_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x55bf1ef19520, 4, 0;
    %load/vec4 v0x55bf1ef19760_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55bf1ef19760_0, 0, 32;
    %jmp T_0.17;
T_0.18 ;
    %pop/vec4 1;
T_0.14 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bf1ef195e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bf1ef195e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55bf1eef8f70;
T_1 ;
    %delay 500, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55bf1eef8f70;
T_2 ;
    %fork t_1, S_0x55bf1eef8f70;
    %fork t_2, S_0x55bf1eef8f70;
    %fork t_3, S_0x55bf1eef8f70;
    %fork t_4, S_0x55bf1eef8f70;
    %fork t_5, S_0x55bf1eef8f70;
    %fork t_6, S_0x55bf1eef8f70;
    %fork t_7, S_0x55bf1eef8f70;
    %fork t_8, S_0x55bf1eef8f70;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bf1ef19a00_0, 0, 32;
    %end;
t_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1ef19e10_0, 0, 1;
    %end;
t_3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55bf1ef19ad0_0, 0, 2;
    %end;
t_4 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55bf1ef19920_0, 0, 9;
    %end;
t_5 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1ef19ca0_0, 0, 1;
    %end;
t_6 ;
    %delay 11, 0;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x55bf1ef19a00_0, 0, 32;
    %end;
t_7 ;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf1ef19e10_0, 0, 1;
    %end;
t_8 ;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf1ef19ca0_0, 0, 1;
    %end;
    .scope S_0x55bf1eef8f70;
t_0 ;
    %end;
    .thread T_2;
    .scope S_0x55bf1eef8f70;
T_3 ;
    %vpi_call 2 33 "$dumpfile", "bin/dumpfiles/ram_test.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55bf1eef8f70 {0 0 0};
    %vpi_call 2 36 "$display", "\012*** RAM TEST ***" {0 0 0};
    %vpi_call 2 37 "$display", "\012\011data_out data_in enable  read_write data_length address mfc \011\011   time" {0 0 0};
    %vpi_call 2 38 "$monitor", "%d %d \011   %d \011  %d \011\011 %d \011%d\011 %d %d", v0x55bf1ef19bd0_0, v0x55bf1ef19a00_0, v0x55bf1ef19ca0_0, v0x55bf1ef19e10_0, v0x55bf1ef19ad0_0, v0x55bf1ef19920_0, v0x55bf1ef19d40_0, $time {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "src/tests/ram_test.v";
    "./src/modules/ram.v";
