
*** Running vivado
    with args -log pmodNIC100.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pmodNIC100.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source pmodNIC100.tcl -notrace
Command: synth_design -top pmodNIC100 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1731.707 ; gain = 149.715 ; free physical = 309 ; free virtual = 3290
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pmodNIC100' [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/sources_1/new/pmodNIC100.vhd:64]
INFO: [Synth 8-638] synthesizing module 'SPITranceiver' [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/sources_1/new/SPITranceiver.vhd:56]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPITranceiver' (1#1) [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/sources_1/new/SPITranceiver.vhd:56]
INFO: [Synth 8-638] synthesizing module 'PmodCLK' [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/sources_1/new/PmodCLK.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'PmodCLK' (2#1) [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/sources_1/new/PmodCLK.vhd:41]
INFO: [Synth 8-638] synthesizing module 'ETHController' [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/sources_1/new/ETHController.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element wr_valid_reg was removed.  [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/sources_1/new/ETHController.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element status_error_reg was removed.  [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/sources_1/new/ETHController.vhd:241]
WARNING: [Synth 8-6014] Unused sequential element debug_start_reg was removed.  [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/sources_1/new/ETHController.vhd:176]
WARNING: [Synth 8-6014] Unused sequential element debug_tmp_reg was removed.  [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/sources_1/new/ETHController.vhd:609]
INFO: [Synth 8-256] done synthesizing module 'ETHController' (3#1) [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/sources_1/new/ETHController.vhd:48]
WARNING: [Synth 8-3848] Net wr_valid in module/entity pmodNIC100 does not have driver. [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/sources_1/new/pmodNIC100.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'pmodNIC100' (4#1) [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/sources_1/new/pmodNIC100.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1786.457 ; gain = 204.465 ; free physical = 329 ; free virtual = 3311
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1789.426 ; gain = 207.434 ; free physical = 328 ; free virtual = 3310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1789.426 ; gain = 207.434 ; free physical = 328 ; free virtual = 3310
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/constrs_1/imports/Downloads/Pynq_constraint_file.xdc]
Finished Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/constrs_1/imports/Downloads/Pynq_constraint_file.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/constrs_1/imports/Downloads/Pynq_constraint_file.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pmodNIC100_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pmodNIC100_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.020 ; gain = 0.000 ; free physical = 209 ; free virtual = 3205
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.020 ; gain = 0.000 ; free physical = 209 ; free virtual = 3205
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1954.020 ; gain = 372.027 ; free physical = 289 ; free virtual = 3286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1954.020 ; gain = 372.027 ; free physical = 289 ; free virtual = 3286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1954.020 ; gain = 372.027 ; free physical = 289 ; free virtual = 3286
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'spi_state_reg' in module 'SPITranceiver'
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'ETHController'
INFO: [Synth 8-5546] ROM "status_stage_o" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 writing |                               01 |                               10
                 reading |                               10 |                               01
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spi_state_reg' using encoding 'sequential' in module 'SPITranceiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   init0 |                          0000000 |                          0011111
                  init0a |                          0000001 |                          0100111
                   init1 |                          0000010 |                          0000000
                   init2 |                          0000011 |                          0000001
                   init3 |                          0000100 |                          0000010
                  init3a |                          0000101 |                          0100000
                   init4 |                          0000110 |                          0000011
                  init4b |                          0000111 |                          0100010
                  init4a |                          0001000 |                          0100001
                   init5 |                          0001001 |                          0000100
                   init6 |                          0001010 |                          0000101
                   init7 |                          0001011 |                          0000110
                   init8 |                          0001100 |                          0000111
                  init8b |                          0001101 |                          0100100
                  init8a |                          0001110 |                          0100011
                   init9 |                          0001111 |                          0001000
                  init10 |                          0010000 |                          0001001
                  init11 |                          0010001 |                          0001010
                  init12 |                          0010010 |                          0001011
                  init13 |                          0010011 |                          0001100
                  init14 |                          0010100 |                          0001101
                 init14a |                          0010101 |                          0101000
                  init15 |                          0010110 |                          0001110
                  init16 |                          0010111 |                          0001111
                 init16b |                          0011000 |                          0100110
                 init16a |                          0011001 |                          0100101
                  init17 |                          0011010 |                          0010000
                  init18 |                          0011011 |                          0010001
                  init19 |                          0011100 |                          0010010
                  init20 |                          0011101 |                          0010011
                  init21 |                          0011110 |                          0010100
                  init22 |                          0011111 |                          0010101
                  init23 |                          0100000 |                          0010110
                  init24 |                          0100001 |                          0010111
                  init25 |                          0100010 |                          0011000
                  init26 |                          0100011 |                          0011001
                  init27 |                          0100100 |                          0011010
                  init28 |                          0100101 |                          0011011
                  init29 |                          0100110 |                          0011100
                  init30 |                          0100111 |                          0011101
                  init31 |                          0101000 |                          0011110
                  debug0 |                          0101001 |                          1001111
                  iSTATE |                          0101010 |                          1010000
*
                  build0 |                          0101011 |                          0101001
                  build1 |                          0101100 |                          0101010
                  build2 |                          0101101 |                          0101011
                  build3 |                          0101110 |                          0101100
                  build4 |                          0101111 |                          0101101
                  build5 |                          0110000 |                          0101110
                  build6 |                          0110001 |                          0101111
                 build6a |                          0110010 |                          0111011
                  build7 |                          0110011 |                          0110000
                 build7a |                          0110100 |                          0111110
                  build8 |                          0110101 |                          0110001
                  build9 |                          0110110 |                          0110010
                 build10 |                          0110111 |                          0110011
                build10a |                          0111000 |                          0111100
                 build11 |                          0111001 |                          0110100
                 build12 |                          0111010 |                          0110101
                 build13 |                          0111011 |                          0110110
                 build14 |                          0111100 |                          0110111
                 build23 |                          0111101 |                          0111111
                 build24 |                          0111110 |                          0111001
                 build25 |                          0111111 |                          0111010
                 verify0 |                          1000000 |                          1000011
                verify0a |                          1000001 |                          1000100
                 verify1 |                          1000010 |                          1000101
                 verify2 |                          1000011 |                          1000110
                 verify3 |                          1000100 |                          1000111
                 verify4 |                          1000101 |                          1001000
                 verify5 |                          1000110 |                          1001001
                 verify6 |                          1000111 |                          1001010
                 verify7 |                          1001000 |                          1001011
                 verify8 |                          1001001 |                          1001100
                 verify9 |                          1001010 |                          1001101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'sequential' in module 'ETHController'
WARNING: [Synth 8-327] inferring latch for variable 'status_error_o_reg' [/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.srcs/sources_1/new/ETHController.vhd:170]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1954.020 ; gain = 372.027 ; free physical = 279 ; free virtual = 3276
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  75 Input     32 Bit        Muxes := 4     
	  75 Input     16 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	  90 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  75 Input      8 Bit        Muxes := 1     
	  75 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 13    
	  75 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SPITranceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 13    
Module PmodCLK 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ETHController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  75 Input     32 Bit        Muxes := 4     
	  75 Input     16 Bit        Muxes := 4     
	  90 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  75 Input      8 Bit        Muxes := 1     
	  75 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	  75 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[0]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[1]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[2]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[5]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[6]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[7]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[8]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[9]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[10]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[11]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[12]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[13]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[14]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[15]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[16]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[17]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[18]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[19]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[20]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[21]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[22]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[23]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[24]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[25]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[26]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[27]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[28]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[29]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'EthernetController/debug_len_reg[30]' (FDCE) to 'EthernetController/debug_len_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EthernetController/debug_len_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI/wr_have_byte_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EthernetController/status_error_o_reg )
WARNING: [Synth 8-3332] Sequential element (EthernetController/status_error_o_reg) is unused and will be removed from module pmodNIC100.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1954.020 ; gain = 372.027 ; free physical = 258 ; free virtual = 3260
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1954.020 ; gain = 372.027 ; free physical = 160 ; free virtual = 3115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1954.020 ; gain = 372.027 ; free physical = 151 ; free virtual = 3106
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1954.020 ; gain = 372.027 ; free physical = 150 ; free virtual = 3106
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1954.020 ; gain = 372.027 ; free physical = 151 ; free virtual = 3106
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1954.020 ; gain = 372.027 ; free physical = 151 ; free virtual = 3106
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1954.020 ; gain = 372.027 ; free physical = 151 ; free virtual = 3106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1954.020 ; gain = 372.027 ; free physical = 151 ; free virtual = 3106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1954.020 ; gain = 372.027 ; free physical = 151 ; free virtual = 3106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1954.020 ; gain = 372.027 ; free physical = 151 ; free virtual = 3106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    27|
|3     |LUT1   |    65|
|4     |LUT2   |    24|
|5     |LUT3   |    94|
|6     |LUT4   |    30|
|7     |LUT5   |    82|
|8     |LUT6   |    62|
|9     |FDCE   |   152|
|10    |FDPE   |    18|
|11    |IBUF   |     3|
|12    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+--------------+------+
|      |Instance             |Module        |Cells |
+------+---------------------+--------------+------+
|1     |top                  |              |   568|
|2     |  EthernetController |ETHController |   491|
|3     |  SPI                |SPITranceiver |    61|
|4     |  clock              |PmodCLK       |     2|
+------+---------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1954.020 ; gain = 372.027 ; free physical = 151 ; free virtual = 3106
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1954.020 ; gain = 207.434 ; free physical = 206 ; free virtual = 3162
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1954.020 ; gain = 372.027 ; free physical = 206 ; free virtual = 3162
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1973.934 ; gain = 0.000 ; free physical = 154 ; free virtual = 3110
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1973.934 ; gain = 531.578 ; free physical = 253 ; free virtual = 3209
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1973.934 ; gain = 0.000 ; free physical = 253 ; free virtual = 3209
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/IpRepository/PmodNIC100/PmodNIC100.runs/synth_1/pmodNIC100.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pmodNIC100_utilization_synth.rpt -pb pmodNIC100_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 18 09:27:20 2020...
