--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Register_File.twx Register_File.ncd -o Register_File.twr
Register_File.pcf

Design file:              Register_File.ncd
Physical constraint file: Register_File.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RW<0>       |    3.130(R)|   -0.797(R)|clk_BUFGP         |   0.000|
wr          |   -0.123(R)|    1.111(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Rs<0> to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
Rout1<0>    |    7.958(R)|Rout1_0_not0001    |   0.000|
Rout1<1>    |    8.522(F)|Rout1_1_cmp_eq0000 |   0.000|
Rout1<2>    |    7.671(F)|Rout1_2_cmp_eq0000 |   0.000|
Rout1<3>    |    7.978(F)|Rout1_3_cmp_eq0000 |   0.000|
Rout1<4>    |    8.427(F)|Rout1_4_cmp_eq0000 |   0.000|
Rout1<5>    |    7.207(F)|Rout1_5_cmp_eq0000 |   0.000|
Rout1<6>    |    7.603(F)|Rout1_6_cmp_eq0000 |   0.000|
Rout1<7>    |    7.402(F)|Rout1_7_cmp_eq0000 |   0.000|
Rout1<8>    |    7.327(F)|Rout1_8_cmp_eq0000 |   0.000|
Rout1<9>    |    8.033(F)|Rout1_9_cmp_eq0000 |   0.000|
Rout1<10>   |    7.112(F)|Rout1_10_cmp_eq0000|   0.000|
Rout1<11>   |    7.834(F)|Rout1_11_cmp_eq0000|   0.000|
Rout1<12>   |    7.944(F)|Rout1_12_cmp_eq0000|   0.000|
Rout1<13>   |    7.747(F)|Rout1_13_cmp_eq0000|   0.000|
Rout1<14>   |    8.163(F)|Rout1_14_cmp_eq0000|   0.000|
Rout1<15>   |    7.599(F)|Rout1_15_cmp_eq0000|   0.000|
------------+------------+-------------------+--------+

Clock Rs<1> to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
Rout1<0>    |    7.927(R)|Rout1_0_not0001    |   0.000|
Rout1<1>    |    8.816(F)|Rout1_1_cmp_eq0000 |   0.000|
Rout1<2>    |    8.623(F)|Rout1_2_cmp_eq0000 |   0.000|
Rout1<3>    |    7.561(F)|Rout1_3_cmp_eq0000 |   0.000|
Rout1<4>    |    7.799(F)|Rout1_4_cmp_eq0000 |   0.000|
Rout1<5>    |    7.034(F)|Rout1_5_cmp_eq0000 |   0.000|
Rout1<6>    |    8.516(F)|Rout1_6_cmp_eq0000 |   0.000|
Rout1<7>    |    8.331(F)|Rout1_7_cmp_eq0000 |   0.000|
Rout1<8>    |    7.323(F)|Rout1_8_cmp_eq0000 |   0.000|
Rout1<9>    |    7.392(F)|Rout1_9_cmp_eq0000 |   0.000|
Rout1<10>   |    8.048(F)|Rout1_10_cmp_eq0000|   0.000|
Rout1<11>   |    7.807(F)|Rout1_11_cmp_eq0000|   0.000|
Rout1<12>   |    8.896(F)|Rout1_12_cmp_eq0000|   0.000|
Rout1<13>   |    7.922(F)|Rout1_13_cmp_eq0000|   0.000|
Rout1<14>   |    7.574(F)|Rout1_14_cmp_eq0000|   0.000|
Rout1<15>   |    7.403(F)|Rout1_15_cmp_eq0000|   0.000|
------------+------------+-------------------+--------+

Clock Rs<2> to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
Rout1<0>    |    7.645(R)|Rout1_0_not0001    |   0.000|
Rout1<1>    |    7.777(F)|Rout1_1_cmp_eq0000 |   0.000|
Rout1<2>    |    8.022(F)|Rout1_2_cmp_eq0000 |   0.000|
Rout1<3>    |    7.278(F)|Rout1_3_cmp_eq0000 |   0.000|
Rout1<4>    |    7.470(F)|Rout1_4_cmp_eq0000 |   0.000|
Rout1<5>    |    7.365(F)|Rout1_5_cmp_eq0000 |   0.000|
Rout1<6>    |    7.857(F)|Rout1_6_cmp_eq0000 |   0.000|
Rout1<7>    |    7.786(F)|Rout1_7_cmp_eq0000 |   0.000|
Rout1<8>    |    7.122(F)|Rout1_8_cmp_eq0000 |   0.000|
Rout1<9>    |    7.040(F)|Rout1_9_cmp_eq0000 |   0.000|
Rout1<10>   |    7.333(F)|Rout1_10_cmp_eq0000|   0.000|
Rout1<11>   |    7.573(F)|Rout1_11_cmp_eq0000|   0.000|
Rout1<12>   |    8.295(F)|Rout1_12_cmp_eq0000|   0.000|
Rout1<13>   |    7.434(F)|Rout1_13_cmp_eq0000|   0.000|
Rout1<14>   |    7.230(F)|Rout1_14_cmp_eq0000|   0.000|
Rout1<15>   |    7.701(F)|Rout1_15_cmp_eq0000|   0.000|
------------+------------+-------------------+--------+

Clock Rs<3> to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
Rout1<0>    |    7.288(R)|Rout1_0_not0001    |   0.000|
Rout1<1>    |    7.558(F)|Rout1_1_cmp_eq0000 |   0.000|
Rout1<2>    |    7.315(F)|Rout1_2_cmp_eq0000 |   0.000|
Rout1<3>    |    7.035(F)|Rout1_3_cmp_eq0000 |   0.000|
Rout1<4>    |    7.704(F)|Rout1_4_cmp_eq0000 |   0.000|
Rout1<5>    |    6.808(F)|Rout1_5_cmp_eq0000 |   0.000|
Rout1<6>    |    7.278(F)|Rout1_6_cmp_eq0000 |   0.000|
Rout1<7>    |    7.073(F)|Rout1_7_cmp_eq0000 |   0.000|
Rout1<8>    |    6.547(F)|Rout1_8_cmp_eq0000 |   0.000|
Rout1<9>    |    7.330(F)|Rout1_9_cmp_eq0000 |   0.000|
Rout1<10>   |    6.760(F)|Rout1_10_cmp_eq0000|   0.000|
Rout1<11>   |    7.004(F)|Rout1_11_cmp_eq0000|   0.000|
Rout1<12>   |    7.588(F)|Rout1_12_cmp_eq0000|   0.000|
Rout1<13>   |    7.078(F)|Rout1_13_cmp_eq0000|   0.000|
Rout1<14>   |    6.986(F)|Rout1_14_cmp_eq0000|   0.000|
Rout1<15>   |    7.150(F)|Rout1_15_cmp_eq0000|   0.000|
------------+------------+-------------------+--------+

Clock Rt<0> to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
Rout2<0>    |    8.786(R)|Rout2_0_not0001    |   0.000|
Rout2<1>    |    7.865(F)|Rout2_1_cmp_eq0000 |   0.000|
Rout2<2>    |    8.187(F)|Rout2_2_cmp_eq0000 |   0.000|
Rout2<3>    |    8.381(F)|Rout2_3_cmp_eq0000 |   0.000|
Rout2<4>    |    8.416(F)|Rout2_4_cmp_eq0000 |   0.000|
Rout2<5>    |    8.138(F)|Rout2_5_cmp_eq0000 |   0.000|
Rout2<6>    |    8.261(F)|Rout2_6_cmp_eq0000 |   0.000|
Rout2<7>    |    8.286(F)|Rout2_7_cmp_eq0000 |   0.000|
Rout2<8>    |    6.915(F)|Rout2_8_cmp_eq0000 |   0.000|
Rout2<9>    |    8.128(F)|Rout2_9_cmp_eq0000 |   0.000|
Rout2<10>   |    7.676(F)|Rout2_10_cmp_eq0000|   0.000|
Rout2<11>   |    8.101(F)|Rout2_11_cmp_eq0000|   0.000|
Rout2<12>   |    8.291(F)|Rout2_12_cmp_eq0000|   0.000|
Rout2<13>   |    7.590(F)|Rout2_13_cmp_eq0000|   0.000|
Rout2<14>   |    8.135(F)|Rout2_14_cmp_eq0000|   0.000|
Rout2<15>   |    7.768(F)|Rout2_15_cmp_eq0000|   0.000|
------------+------------+-------------------+--------+

Clock Rt<1> to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
Rout2<0>    |    8.396(R)|Rout2_0_not0001    |   0.000|
Rout2<1>    |    7.816(F)|Rout2_1_cmp_eq0000 |   0.000|
Rout2<2>    |    8.179(F)|Rout2_2_cmp_eq0000 |   0.000|
Rout2<3>    |    7.852(F)|Rout2_3_cmp_eq0000 |   0.000|
Rout2<4>    |    8.552(F)|Rout2_4_cmp_eq0000 |   0.000|
Rout2<5>    |    7.545(F)|Rout2_5_cmp_eq0000 |   0.000|
Rout2<6>    |    8.165(F)|Rout2_6_cmp_eq0000 |   0.000|
Rout2<7>    |    7.710(F)|Rout2_7_cmp_eq0000 |   0.000|
Rout2<8>    |    6.521(F)|Rout2_8_cmp_eq0000 |   0.000|
Rout2<9>    |    7.489(F)|Rout2_9_cmp_eq0000 |   0.000|
Rout2<10>   |    7.690(F)|Rout2_10_cmp_eq0000|   0.000|
Rout2<11>   |    8.271(F)|Rout2_11_cmp_eq0000|   0.000|
Rout2<12>   |    8.161(F)|Rout2_12_cmp_eq0000|   0.000|
Rout2<13>   |    7.201(F)|Rout2_13_cmp_eq0000|   0.000|
Rout2<14>   |    8.052(F)|Rout2_14_cmp_eq0000|   0.000|
Rout2<15>   |    7.412(F)|Rout2_15_cmp_eq0000|   0.000|
------------+------------+-------------------+--------+

Clock Rt<2> to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
Rout2<0>    |    8.418(R)|Rout2_0_not0001    |   0.000|
Rout2<1>    |    7.109(F)|Rout2_1_cmp_eq0000 |   0.000|
Rout2<2>    |    8.508(F)|Rout2_2_cmp_eq0000 |   0.000|
Rout2<3>    |    8.292(F)|Rout2_3_cmp_eq0000 |   0.000|
Rout2<4>    |    8.424(F)|Rout2_4_cmp_eq0000 |   0.000|
Rout2<5>    |    7.979(F)|Rout2_5_cmp_eq0000 |   0.000|
Rout2<6>    |    7.946(F)|Rout2_6_cmp_eq0000 |   0.000|
Rout2<7>    |    8.196(F)|Rout2_7_cmp_eq0000 |   0.000|
Rout2<8>    |    6.929(F)|Rout2_8_cmp_eq0000 |   0.000|
Rout2<9>    |    7.969(F)|Rout2_9_cmp_eq0000 |   0.000|
Rout2<10>   |    8.048(F)|Rout2_10_cmp_eq0000|   0.000|
Rout2<11>   |    8.087(F)|Rout2_11_cmp_eq0000|   0.000|
Rout2<12>   |    7.920(F)|Rout2_12_cmp_eq0000|   0.000|
Rout2<13>   |    7.575(F)|Rout2_13_cmp_eq0000|   0.000|
Rout2<14>   |    7.401(F)|Rout2_14_cmp_eq0000|   0.000|
Rout2<15>   |    7.456(F)|Rout2_15_cmp_eq0000|   0.000|
------------+------------+-------------------+--------+

Clock Rt<3> to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
Rout2<0>    |    7.737(R)|Rout2_0_not0001    |   0.000|
Rout2<1>    |    7.438(F)|Rout2_1_cmp_eq0000 |   0.000|
Rout2<2>    |    7.656(F)|Rout2_2_cmp_eq0000 |   0.000|
Rout2<3>    |    7.377(F)|Rout2_3_cmp_eq0000 |   0.000|
Rout2<4>    |    7.955(F)|Rout2_4_cmp_eq0000 |   0.000|
Rout2<5>    |    7.097(F)|Rout2_5_cmp_eq0000 |   0.000|
Rout2<6>    |    7.476(F)|Rout2_6_cmp_eq0000 |   0.000|
Rout2<7>    |    7.282(F)|Rout2_7_cmp_eq0000 |   0.000|
Rout2<8>    |    7.423(F)|Rout2_8_cmp_eq0000 |   0.000|
Rout2<9>    |    7.088(F)|Rout2_9_cmp_eq0000 |   0.000|
Rout2<10>   |    7.201(F)|Rout2_10_cmp_eq0000|   0.000|
Rout2<11>   |    7.669(F)|Rout2_11_cmp_eq0000|   0.000|
Rout2<12>   |    7.501(F)|Rout2_12_cmp_eq0000|   0.000|
Rout2<13>   |    8.047(F)|Rout2_13_cmp_eq0000|   0.000|
Rout2<14>   |    7.679(F)|Rout2_14_cmp_eq0000|   0.000|
Rout2<15>   |    6.724(F)|Rout2_15_cmp_eq0000|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock Rs<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.136|         |    4.378|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Rs<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.136|         |    4.378|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Rs<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.136|         |    4.378|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Rs<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.136|         |    4.378|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Rt<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.172|         |    3.973|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Rt<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.172|         |    3.973|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Rt<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.172|         |    3.973|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Rt<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.172|         |    3.973|         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 10 14:56:46 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 132 MB



