Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov 27 16:47:17 2021
| Host         : DESKTOP-S63B3CB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file memory_top_control_sets_placed.rpt
| Design       : memory_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            1 |
|      8 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------+---------------------------------+------------------+----------------+
|       Clock Signal       |           Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------------------+---------------------------------+------------------+----------------+
|  u_clk_div/inst/clk_out1 | u_memory_w_r/led_0[4]             | u_memory_w_r/cnt1               |                1 |              1 |
|  u_clk_div/inst/clk_out1 | button_IBUF                       | rst_IBUF                        |                1 |              1 |
|  u_clk_div/inst/clk_out1 | u_memory_w_r/start                | u_memory_w_r/pre_cnt[3]_i_1_n_0 |                1 |              4 |
|  u_clk_div/inst/clk_out1 | u_memory_w_r/cnt_write[7]_i_2_n_0 | u_memory_w_r/cnt1               |                2 |              8 |
+--------------------------+-----------------------------------+---------------------------------+------------------+----------------+


