/***********************************************************************************************************************
 * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
 * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
 **********************************************************************************************************************/

#include "dcd.h"

/* Component ID definition, used by tools. */
#ifndef FSL_COMPONENT_ID
#define FSL_COMPONENT_ID "platform.drivers.xip_board"
#endif

#if defined(XIP_BOOT_HEADER_ENABLE) && (XIP_BOOT_HEADER_ENABLE == 1)
#if defined(XIP_BOOT_HEADER_DCD_ENABLE) && (XIP_BOOT_HEADER_DCD_ENABLE == 1)
#if defined(__CC_ARM) || defined(__ARMCC_VERSION) || defined(__GNUC__)
__attribute__((section(".boot_hdr.dcd_data"), used))
#elif defined(__ICCARM__)
#pragma location = ".boot_hdr.dcd_data"
#endif

/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
!!GlobalInfo
product: DCDx v3.0
processor: MIMXRT1176xxxxx
package_id: MIMXRT1176DVMAA
mcu_data: ksdk2_0
processor_version: 10.0.0
board: MIMXRT1170-EVK
output_format: c_array
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
/* COMMENTS BELOW ARE USED AS SETTINGS FOR DCD DATA */
const uint8_t dcd_data[] = {
	/* HEADER */
	/* Tag */
	0xD2,
	/* Image Length */
	0x02, 0xC8,
	/* Version */
	0x41,

	/* COMMANDS */

	/* group: 'IOMUXC set pins' */
	/* #1.1-12, command header bytes for merged 'Write - value' command */
	0xCC, 0x00, 0x64, 0x04,
	/* #1.1, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_00, value: 0x11, size: 4 */
	0x40, 0x0E, 0x81, 0xB4, 0x00, 0x00, 0x00, 0x11,
	/* #1.2, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_01, value: 0x11, size: 4 */
	0x40, 0x0E, 0x81, 0xB8, 0x00, 0x00, 0x00, 0x11,
	/* #1.3, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_02, value: 0x11, size: 4 */
	0x40, 0x0E, 0x81, 0xBC, 0x00, 0x00, 0x00, 0x11,
	/* #1.4, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_03, value: 0x11, size: 4 */
	0x40, 0x0E, 0x81, 0xC0, 0x00, 0x00, 0x00, 0x11,
	/* #1.5, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_04, value: 0x11, size: 4 */
	0x40, 0x0E, 0x81, 0xC4, 0x00, 0x00, 0x00, 0x11,
	/* #1.6, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_05, value: 0x11, size: 4 */
	0x40, 0x0E, 0x81, 0xC8, 0x00, 0x00, 0x00, 0x11,
	/* #1.7, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_06, value: 0x11, size: 4 */
	0x40, 0x0E, 0x81, 0xCC, 0x00, 0x00, 0x00, 0x11,
	/* #1.8, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_07, value: 0x11, size: 4 */
	0x40, 0x0E, 0x81, 0xD0, 0x00, 0x00, 0x00, 0x11,
	/* #1.9, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_08, value: 0x11, size: 4 */
	0x40, 0x0E, 0x81, 0xD4, 0x00, 0x00, 0x00, 0x11,
	/* #1.10, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_09, value: 0x11, size: 4 */
	0x40, 0x0E, 0x81, 0xD8, 0x00, 0x00, 0x00, 0x11,
	/* #1.11, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_10, value: 0x11, size: 4 */
	0x40, 0x0E, 0x81, 0xDC, 0x00, 0x00, 0x00, 0x11,
	/* #1.12, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_11, value: 0x11, size: 4 */
	0x40, 0x0E, 0x81, 0xE0, 0x00, 0x00, 0x00, 0x11,

	/* group: 'IOMUXC config pins' */
	/* #1.1-12, command header bytes for merged 'Write - value' command */
	0xCC, 0x00, 0x64, 0x04,
	/* #1.1, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B2_00, value: 0xA, size: 4 */
	0x40, 0x0E, 0x83, 0xF8, 0x00, 0x00, 0x00, 0x0A,
	/* #1.2, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B2_01, value: 0xA, size: 4 */
	0x40, 0x0E, 0x83, 0xFC, 0x00, 0x00, 0x00, 0x0A,
	/* #1.3, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B2_02, value: 0xA, size: 4 */
	0x40, 0x0E, 0x84, 0x00, 0x00, 0x00, 0x00, 0x0A,
	/* #1.4, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B2_03, value: 0xA, size: 4 */
	0x40, 0x0E, 0x84, 0x04, 0x00, 0x00, 0x00, 0x0A,
	/* #1.5, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B2_04, value: 0xA, size: 4 */
	0x40, 0x0E, 0x84, 0x08, 0x00, 0x00, 0x00, 0x0A,
	/* #1.6, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B2_05, value: 0xA, size: 4 */
	0x40, 0x0E, 0x84, 0x0C, 0x00, 0x00, 0x00, 0x0A,
	/* #1.7, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B2_06, value: 0xA, size: 4 */
	0x40, 0x0E, 0x84, 0x10, 0x00, 0x00, 0x00, 0x0A,
	/* #1.8, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B2_07, value: 0xA, size: 4 */
	0x40, 0x0E, 0x84, 0x14, 0x00, 0x00, 0x00, 0x0A,
	/* #1.9, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B2_08, value: 0xA, size: 4 */
	0x40, 0x0E, 0x84, 0x18, 0x00, 0x00, 0x00, 0x0A,
	/* #1.10, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B2_09, value: 0xA, size: 4 */
	0x40, 0x0E, 0x84, 0x1C, 0x00, 0x00, 0x00, 0x0A,
	/* #1.11, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B2_10, value: 0xA, size: 4 */
	0x40, 0x0E, 0x84, 0x20, 0x00, 0x00, 0x00, 0x0A,
	/* #1.12, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B2_11, value: 0xA, size: 4 */
	0x40, 0x0E, 0x84, 0x24, 0x00, 0x00, 0x00, 0x0A,

	/* group: 'IOMUX FlexSPI daisy' */
	/* #1.1-11, command header bytes for merged 'Write - value' command */
	0xCC, 0x00, 0x5C, 0x04,
	/* #1.1, command: write_value, address: IOMUXC_FLEXSPI1_I_DQS_FA_SELECT_INPUT, value: 0x2, size: 4 */
	0x40, 0x0E, 0x85, 0x50, 0x00, 0x00, 0x00, 0x02,
	/* #1.2, command: write_value, address: IOMUXC_FLEXSPI1_I_IO_FA_SELECT_INPUT_0, value: 0x1, size: 4 */
	0x40, 0x0E, 0x85, 0x54, 0x00, 0x00, 0x00, 0x01,
	/* #1.3, command: write_value, address: IOMUXC_FLEXSPI1_I_IO_FA_SELECT_INPUT_1, value: 0x1, size: 4 */
	0x40, 0x0E, 0x85, 0x58, 0x00, 0x00, 0x00, 0x01,
	/* #1.4, command: write_value, address: IOMUXC_FLEXSPI1_I_IO_FA_SELECT_INPUT_2, value: 0x1, size: 4 */
	0x40, 0x0E, 0x85, 0x5C, 0x00, 0x00, 0x00, 0x01,
	/* #1.5, command: write_value, address: IOMUXC_FLEXSPI1_I_IO_FA_SELECT_INPUT_3, value: 0x1, size: 4 */
	0x40, 0x0E, 0x85, 0x60, 0x00, 0x00, 0x00, 0x01,
	/* #1.6, command: write_value, address: IOMUXC_FLEXSPI1_I_IO_FB_SELECT_INPUT_0, value: 0x1, size: 4 */
	0x40, 0x0E, 0x85, 0x64, 0x00, 0x00, 0x00, 0x01,
	/* #1.7, command: write_value, address: IOMUXC_FLEXSPI1_I_IO_FB_SELECT_INPUT_1, value: 0x1, size: 4 */
	0x40, 0x0E, 0x85, 0x68, 0x00, 0x00, 0x00, 0x01,
	/* #1.8, command: write_value, address: IOMUXC_FLEXSPI1_I_IO_FB_SELECT_INPUT_2, value: 0x1, size: 4 */
	0x40, 0x0E, 0x85, 0x6C, 0x00, 0x00, 0x00, 0x01,
	/* #1.9, command: write_value, address: IOMUXC_FLEXSPI1_I_IO_FB_SELECT_INPUT_3, value: 0x1, size: 4 */
	0x40, 0x0E, 0x85, 0x70, 0x00, 0x00, 0x00, 0x01,
	/* #1.10, command: write_value, address: IOMUXC_FLEXSPI1_I_SCK_FA_SELECT_INPUT, value: 0x1, size: 4 */
	0x40, 0x0E, 0x85, 0x74, 0x00, 0x00, 0x00, 0x01,
	/* #1.11, command: write_value, address: IOMUXC_FLEXSPI1_I_SCK_FB_SELECT_INPUT, value: 0x1, size: 4 */
	0x40, 0x0E, 0x85, 0x78, 0x00, 0x00, 0x00, 0x01,

	/* group: 'CCM FlexSPI1 clock config' */
	/* #1, command: write_value, address: CCM_CLOCK_ROOT20_CONTROL, value: 0x703, size: 4, comment: '480MHz / 4 = 120MHz' */
	0xCC, 0x00, 0x0C, 0x04, 0x40, 0xCC, 0x0A, 0x00, 0x00, 0x00, 0x07, 0x03,

	/* group: 'FlexSPI1 Initialization' */
	/* #1, command: write_clear_bits, address: FLEXSPI1_MCR0, value: 0x2, size: 4, comment: 'module enable' */
	0xCC, 0x00, 0x0C, 0x0C, 0x40, 0x0C, 0xC0, 0x00, 0x00, 0x00, 0x00, 0x02,
	/* #2, command: write_set_bits, address: FLEXSPI1_MCR0, value: 0x1, size: 4, comment: 'SW reset' */
	0xCC, 0x00, 0x0C, 0x1C, 0x40, 0x0C, 0xC0, 0x00, 0x00, 0x00, 0x00, 0x01,
	/* #3, command: check_any_bit_clear, address: FLEXSPI1_MCR0, value: 0x1, size: 4, comment: 'wait sw reset done' */
	0xCF, 0x00, 0x0C, 0x0C, 0x40, 0x0C, 0xC0, 0x00, 0x00, 0x00, 0x00, 0x01,
	/* #4.1-20, command header bytes for merged 'Write - value' command */
	0xCC, 0x00, 0xA4, 0x04,
	/* #4.1, command: write_value, address: FLEXSPI1_MCR0, value: 0xFFFFB032, size: 4 */
	0x40, 0x0C, 0xC0, 0x00, 0xFF, 0xFF, 0xB0, 0x32,
	/* #4.2, command: write_value, address: FLEXSPI1_MCR1, value: 0xFFFFFFFF, size: 4 */
	0x40, 0x0C, 0xC0, 0x04, 0xFF, 0xFF, 0xFF, 0xFF,
	/* #4.3, command: write_value, address: FLEXSPI1_MCR2, value: 0x200001F7, size: 4 */
	0x40, 0x0C, 0xC0, 0x08, 0x20, 0x00, 0x01, 0xF7,
	/* #4.4, command: write_value, address: FLEXSPI1_AHBCR, value: 0x00000078, size: 4 */
	0x40, 0x0C, 0xC0, 0x0C, 0x00, 0x00, 0x00, 0x78,
	/* #4.5, command: write_value, address: FLEXSPI1_AHBRXBUF0CR0, value: 0x87000080, size: 4 */
	0x40, 0x0C, 0xC0, 0x20, 0x87, 0x00, 0x00, 0x80,
	/* #4.6, command: write_value, address: FLEXSPI1_AHBRXBUF1CR0, value: 0x800F0000, size: 4 */
	0x40, 0x0C, 0xC0, 0x24, 0x80, 0x0F, 0x00, 0x00,
	/* #4.7, command: write_value, address: FLEXSPI1_AHBRXBUF2CR0, value: 0x800F0000, size: 4 */
	0x40, 0x0C, 0xC0, 0x28, 0x80, 0x0F, 0x00, 0x00,
	/* #4.8, command: write_value, address: FLEXSPI1_AHBRXBUF3CR0, value: 0x800F0000, size: 4 */
	0x40, 0x0C, 0xC0, 0x2C, 0x80, 0x0F, 0x00, 0x00,
	/* #4.9, command: write_value, address: FLEXSPI1_AHBRXBUF4CR0, value: 0x800F0000, size: 4 */
	0x40, 0x0C, 0xC0, 0x30, 0x80, 0x0F, 0x00, 0x00,
	/* #4.10, command: write_value, address: FLEXSPI1_AHBRXBUF5CR0, value: 0x800F0000, size: 4 */
	0x40, 0x0C, 0xC0, 0x34, 0x80, 0x0F, 0x00, 0x00,
	/* #4.11, command: write_value, address: FLEXSPI1_AHBRXBUF6CR0, value: 0x800F0000, size: 4 */
	0x40, 0x0C, 0xC0, 0x38, 0x80, 0x0F, 0x00, 0x00,
	/* #4.12, command: write_value, address: FLEXSPI1_AHBRXBUF7CR0, value: 0x86000000, size: 4 */
	0x40, 0x0C, 0xC0, 0x3C, 0x86, 0x00, 0x00, 0x00,
	/* #4.13, command: write_value, address: FLEXSPI1_FLSHA1CR0, value: 0x10000, size: 4, comment: 'OctalFLASH FlexSPI1 SS0' */
	0x40, 0x0C, 0xC0, 0x60, 0x00, 0x01, 0x00, 0x00,
	/* #4.14, command: write_value, address: FLEXSPI1_FLSHA2CR0, value: 0x8000, size: 4, comment: 'OctalRAM FlexSPI1 SS1' */
	0x40, 0x0C, 0xC0, 0x64, 0x00, 0x00, 0x80, 0x00,
	/* #4.15, command: write_value, address: FLEXSPI1_FLSHB1CR0, value: 0x0, size: 4 */
	0x40, 0x0C, 0xC0, 0x68, 0x00, 0x00, 0x00, 0x00,
	/* #4.16, command: write_value, address: FLEXSPI1_FLSHB2CR0, value: 0x0, size: 4 */
	0x40, 0x0C, 0xC0, 0x6C, 0x00, 0x00, 0x00, 0x00,
	/* #4.17, command: write_value, address: FLEXSPI1_FLSHA1CR1, value: 0x22043, size: 4 */
	0x40, 0x0C, 0xC0, 0x70, 0x00, 0x02, 0x20, 0x43,
	/* #4.18, command: write_value, address: FLEXSPI1_FLSHA2CR1, value: 0x22043, size: 4 */
	0x40, 0x0C, 0xC0, 0x74, 0x00, 0x02, 0x20, 0x43,
	/* #4.19, command: write_value, address: FLEXSPI1_FLSHA1CR2, value: 0x140100, size: 4 */
	0x40, 0x0C, 0xC0, 0x80, 0x00, 0x14, 0x01, 0x00,
	/* #4.20, command: write_value, address: FLEXSPI1_FLSHA2CR2, value: 0x140100, size: 4 */
	0x40, 0x0C, 0xC0, 0x84, 0x00, 0x14, 0x01, 0x00,
	/* #5, command: check_all_bits_set, address: FLEXSPI1_STS0, value: 0x3, size: 4, comment: 'wait for idle' */
	0xCF, 0x00, 0x0C, 0x14, 0x40, 0x0C, 0xC0, 0xE0, 0x00, 0x00, 0x00, 0x03,
	/* #6, command: write_value, address: FLEXSPI1_DLLACR, value: 0x79, size: 4, comment: 'Only A considered' */
	0xCC, 0x00, 0x0C, 0x04, 0x40, 0x0C, 0xC0, 0xC0, 0x00, 0x00, 0x00, 0x79,
	/* #7, command: write_clear_bits, address: FLEXSPI1_MCR0, value: 0x2, size: 4, comment: 'enable module' */
	0xCC, 0x00, 0x0C, 0x0C, 0x40, 0x0C, 0xC0, 0x00, 0x00, 0x00, 0x00, 0x02,
	/* #8, command: check_all_bits_set, address: FLEXSPI1_STS2, value: 0x3, size: 4, comment: 'wait until lock' */
	0xCF, 0x00, 0x0C, 0x14, 0x40, 0x0C, 0xC0, 0xE8, 0x00, 0x00, 0x00, 0x03,
	/* #9, command: write_set_bits, address: FLEXSPI1_MCR0, value: 0x2, size: 4, comment: 'disable module' */
	0xCC, 0x00, 0x0C, 0x1C, 0x40, 0x0C, 0xC0, 0x00, 0x00, 0x00, 0x00, 0x02,
	/* #10, command: write_value, address: FLEXSPI1_FLSHCR4, value: 0x4, size: 4, comment: 'write mask enabled' */
	0xCC, 0x00, 0x0C, 0x04, 0x40, 0x0C, 0xC0, 0x94, 0x00, 0x00, 0x00, 0x04,
	/* #11, command: write_clear_bits, address: FLEXSPI1_MCR0, value: 0x2, size: 4, comment: 'enable module again' */
	0xCC, 0x00, 0x0C, 0x0C, 0x40, 0x0C, 0xC0, 0x00, 0x00, 0x00, 0x00, 0x02,
	/* #12, command: check_all_bits_set, address: FLEXSPI1_STS0, value: 0x3, size: 4, comment: 'wait for idle' */
	0xCF, 0x00, 0x0C, 0x14, 0x40, 0x0C, 0xC0, 0xE0, 0x00, 0x00, 0x00, 0x03,
	/* #13.1-10, command header bytes for merged 'Write - value' command */
	0xCC, 0x00, 0x54, 0x04,
	/* #13.1, command: write_value, address: FLEXSPI1_LUT0, value: 0x870087a0, size: 4, comment: 'write LUT key to unlock' */
	0x40, 0x0C, 0xC2, 0x00, 0x87, 0x00, 0x87, 0xA0,
	/* #13.2, command: write_value, address: FLEXSPI1_LUT1, value: 0x8f088b16, size: 4, comment: 'write LUT key to unlock' */
	0x40, 0x0C, 0xC2, 0x04, 0x8F, 0x08, 0x8B, 0x16,
	/* #13.3, command: write_value, address: FLEXSPI1_LUT2, value: 0xa704b708, size: 4, comment: 'write LUT key to unlock' */
	0x40, 0x0C, 0xC2, 0x08, 0xA7, 0x04, 0xB7, 0x08,
	/* #13.4, command: write_value, address: FLEXSPI1_LUT3, value: 0x0, size: 4, comment: 'write LUT key to unlock' */
	0x40, 0x0C, 0xC2, 0x0C, 0x00, 0x00, 0x00, 0x00,
	/* #13.5, command: write_value, address: FLEXSPI1_LUT4, value: 0x87008720, size: 4, comment: 'write LUT key to unlock' */
	0x40, 0x0C, 0xC2, 0x10, 0x87, 0x00, 0x87, 0x20,
	/* #13.6, command: write_value, address: FLEXSPI1_LUT5, value: 0x8f088b16, size: 4, comment: 'write LUT key to unlock' */
	0x40, 0x0C, 0xC2, 0x14, 0x8F, 0x08, 0x8B, 0x16,
	/* #13.7, command: write_value, address: FLEXSPI1_LUT6, value: 0xa304b708, size: 4, comment: 'write LUT key to unlock' */
	0x40, 0x0C, 0xC2, 0x18, 0xA3, 0x04, 0xB7, 0x08,
	/* #13.8, command: write_value, address: FLEXSPI1_LUT7, value: 0x0, size: 4, comment: 'write LUT key to unlock' */
	0x40, 0x0C, 0xC2, 0x1C, 0x00, 0x00, 0x00, 0x00,
	/* #13.9, command: write_value, address: FLEXSPI1_LUTKEY, value: 0x5AF05AF0, size: 4, comment: 'LUT key to lock' */
	0x40, 0x0C, 0xC0, 0x18, 0x5A, 0xF0, 0x5A, 0xF0,
	/* #13.10, command: write_value, address: FLEXSPI1_LUTCR, value: 0x1, size: 4, comment: 'lock' */
	0x40, 0x0C, 0xC0, 0x1C, 0x00, 0x00, 0x00, 0x01,
	/* #14, command: write_set_bits, address: FLEXSPI1_MCR0, value: 0x1, size: 4, comment: 'SW reset' */
	0xCC, 0x00, 0x0C, 0x1C, 0x40, 0x0C, 0xC0, 0x00, 0x00, 0x00, 0x00, 0x01,
	/* #15, command: check_any_bit_clear, address: FLEXSPI1_MCR0, value: 0x1, size: 4, comment: 'wait sw reset done' */
	0xCF, 0x00, 0x0C, 0x0C, 0x40, 0x0C, 0xC0, 0x00, 0x00, 0x00, 0x00, 0x01
	};
/* BE CAREFUL MODIFYING THIS SETTINGS - IT IS YAML SETTINGS FOR TOOLS */

#else
const uint8_t dcd_data[] = {0x00};
#endif /* XIP_BOOT_HEADER_DCD_ENABLE */
#endif /* XIP_BOOT_HEADER_ENABLE */
