{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607088038981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607088038982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 10:20:38 2020 " "Processing started: Fri Dec 04 10:20:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607088038982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088038982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ssr-verilog -c ssr-verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off ssr-verilog -c ssr-verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088038982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607088040017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607088040017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_decadico.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_decadico.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_decadico " "Found entity 1: contador_decadico" {  } { { "contador_decadico.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088065881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088065881 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ff_jk.v(8) " "Verilog HDL information at ff_jk.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "ff_jk.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/ff_jk.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607088065910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_jk.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff_jk " "Found entity 1: ff_jk" {  } { { "ff_jk.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/ff_jk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088065911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088065911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_4bits " "Found entity 1: comparador_4bits" {  } { { "comparador_4bits.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/comparador_4bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088065913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088065913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_modulo2.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_modulo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_modulo2 " "Found entity 1: contador_modulo2" {  } { { "contador_modulo2.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_modulo2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088065983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088065983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file display_7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_7segmentos " "Found entity 1: display_7segmentos" {  } { { "display_7segmentos.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/display_7segmentos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088065988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088065988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador_3min.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador_3min.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador_3min " "Found entity 1: temporizador_3min" {  } { { "temporizador_3min.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/temporizador_3min.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088066002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088066002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_modulo5.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_modulo5.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_modulo5 " "Found entity 1: contador_modulo5" {  } { { "contador_modulo5.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_modulo5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088066007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088066007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_modulo3.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_modulo3.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_modulo3 " "Found entity 1: contador_modulo3" {  } { { "contador_modulo3.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_modulo3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088066011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088066011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada_senha.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada_senha.v" { { "Info" "ISGN_ENTITY_NAME" "1 entrada_senha " "Found entity 1: entrada_senha" {  } { { "entrada_senha.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/entrada_senha.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088066033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088066033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "entrada_senha " "Elaborating entity \"entrada_senha\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607088066723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_decadico contador_decadico:dig1_usuario " "Elaborating entity \"contador_decadico\" for hierarchy \"contador_decadico:dig1_usuario\"" {  } { { "entrada_senha.v" "dig1_usuario" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/entrada_senha.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088066951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_jk contador_decadico:dig1_usuario\|ff_jk:ff1 " "Elaborating entity \"ff_jk\" for hierarchy \"contador_decadico:dig1_usuario\|ff_jk:ff1\"" {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088066995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7segmentos display_7segmentos:dig1_display " "Elaborating entity \"display_7segmentos\" for hierarchy \"display_7segmentos:dig1_display\"" {  } { { "entrada_senha.v" "dig1_display" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/entrada_senha.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088067041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_4bits comparador_4bits:digito1 " "Elaborating entity \"comparador_4bits\" for hierarchy \"comparador_4bits:digito1\"" {  } { { "entrada_senha.v" "digito1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/entrada_senha.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088067091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_modulo2 contador_modulo2:estado_saida " "Elaborating entity \"contador_modulo2\" for hierarchy \"contador_modulo2:estado_saida\"" {  } { { "entrada_senha.v" "estado_saida" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/entrada_senha.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088067128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador_3min temporizador_3min:espera_habilitador " "Elaborating entity \"temporizador_3min\" for hierarchy \"temporizador_3min:espera_habilitador\"" {  } { { "entrada_senha.v" "espera_habilitador" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/entrada_senha.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088067180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_modulo5 temporizador_3min:espera_habilitador\|contador_modulo5:mod5 " "Elaborating entity \"contador_modulo5\" for hierarchy \"temporizador_3min:espera_habilitador\|contador_modulo5:mod5\"" {  } { { "temporizador_3min.v" "mod5" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/temporizador_3min.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088067209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_modulo3 temporizador_3min:espera_habilitador\|contador_modulo3:mod3 " "Elaborating entity \"contador_modulo3\" for hierarchy \"temporizador_3min:espera_habilitador\|contador_modulo3:mod3\"" {  } { { "temporizador_3min.v" "mod3" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/temporizador_3min.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088067238 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 ff1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_modulo2.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_modulo2.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068208 "|entrada_senha|contador_modulo2:estado_saida|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 ff1 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_modulo2.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_modulo2.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068208 "|entrada_senha|contador_modulo2:estado_saida|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 ff1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068213 "|entrada_senha|contador_decadico:dig1_usuario|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 ff1 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068214 "|entrada_senha|contador_decadico:dig1_usuario|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 ff1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068215 "|entrada_senha|contador_decadico:dig1_usuario|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 ff1 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068215 "|entrada_senha|contador_decadico:dig1_usuario|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 ff1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068215 "|entrada_senha|contador_decadico:dig1_usuario|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 ff1 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068215 "|entrada_senha|contador_decadico:dig1_usuario|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 ff1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068216 "|entrada_senha|contador_decadico:dig1_usuario|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 ff1 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068216 "|entrada_senha|contador_decadico:dig1_usuario|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 ff1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068216 "|entrada_senha|contador_decadico:dig1_usuario|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 ff1 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068216 "|entrada_senha|contador_decadico:dig1_usuario|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 ff1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068217 "|entrada_senha|contador_decadico:dig1_usuario|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 ff1 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068217 "|entrada_senha|contador_decadico:dig1_usuario|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 ff1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068218 "|entrada_senha|contador_decadico:dig1_usuario|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 ff1 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068218 "|entrada_senha|contador_decadico:dig1_usuario|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 ff1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068219 "|entrada_senha|contador_decadico:dig1_usuario|ff_jk:ff1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 ff1 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"ff1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_decadico.v" "ff1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1607088068219 "|entrada_senha|contador_decadico:dig1_usuario|ff_jk:ff1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607088072361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607088073229 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/output_files/ssr-verilog.map.smsg " "Generated suppressed messages file C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/output_files/ssr-verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088075160 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607088077361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088077361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607088079619 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607088079619 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607088079619 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607088079619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607088079921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 10:21:19 2020 " "Processing ended: Fri Dec 04 10:21:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607088079921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607088079921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607088079921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088079921 ""}
