{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553506471100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553506471111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 10:34:30 2019 " "Processing started: Mon Mar 25 10:34:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553506471111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553506471111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_A_B_8_bits_board -c adder_A_B_8_bits_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_A_B_8_bits_board -c adder_A_B_8_bits_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553506471111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553506473506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553506473506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_a_b_8_bits_board.v 4 4 " "Found 4 design units, including 4 entities, in source file adder_a_b_8_bits_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_A_B_8_bits_board " "Found entity 1: adder_A_B_8_bits_board" {  } { { "adder_A_B_8_bits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps4/adder_A_B_8_bits_board/adder_A_B_8_bits_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553506498599 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "adder_A_B_8_bits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps4/adder_A_B_8_bits_board/adder_A_B_8_bits_board.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553506498599 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder_reply " "Found entity 3: decoder_reply" {  } { { "adder_A_B_8_bits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps4/adder_A_B_8_bits_board/adder_A_B_8_bits_board.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553506498599 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder_hex_16 " "Found entity 4: decoder_hex_16" {  } { { "adder_A_B_8_bits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps4/adder_A_B_8_bits_board/adder_A_B_8_bits_board.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553506498599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553506498599 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sw adder_A_B_8_bits_board.v(12) " "Verilog HDL error at adder_A_B_8_bits_board.v(12): object \"sw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder_A_B_8_bits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps4/adder_A_B_8_bits_board/adder_A_B_8_bits_board.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1553506498630 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sw adder_A_B_8_bits_board.v(13) " "Verilog HDL error at adder_A_B_8_bits_board.v(13): object \"sw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder_A_B_8_bits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps4/adder_A_B_8_bits_board/adder_A_B_8_bits_board.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1553506498630 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553506498786 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 25 10:34:58 2019 " "Processing ended: Mon Mar 25 10:34:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553506498786 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553506498786 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553506498786 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553506498786 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553506499536 ""}
