==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part virtex7 
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
INFO: [HLS 200-1510] Running: create_clock -period 75MHz 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 751.707 MB.
INFO: [HLS 200-10] Analyzing design file 'mm3_taffo.c' ... 
WARNING: [HLS 207-5292] unused parameter 'argc' (mm3_taffo.c:102:14)
WARNING: [HLS 207-5292] unused parameter 'argv' (mm3_taffo.c:102:27)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.71 seconds. CPU system time: 0.58 seconds. Elapsed time: 1.28 seconds; current allocated memory: 753.078 MB.
INFO: [HLS 200-1022] Running custom LLVM hook 'HLS_HOOKS::opt'
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 207-586] overriding the module target triple with fpga64-xilinx-none
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.69 seconds. CPU system time: 0.71 seconds. Elapsed time: 5.43 seconds; current allocated memory: 753.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 753.621 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 754.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 754.516 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_2' in function 'mm3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_5' in function 'mm3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_8' in function 'mm3' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_65_2' in function 'mm3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_77_5' in function 'mm3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_90_8' in function 'mm3' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_68_3' in function 'mm3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_6' in function 'mm3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_93_9' in function 'mm3' completely with a factor of 16.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 779.793 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' in function 'mm3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_4' in function 'mm3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_7' in function 'mm3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 802.461 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mm3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 45, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 46, Depth = 47, loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 808.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 808.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp') on port 'gmem' and bus request operation ('gmem_load_32_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp') on port 'gmem' and bus request operation ('gmem_load_32_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp') on port 'gmem' and bus request operation ('gmem_load_32_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp') on port 'gmem' and bus request operation ('gmem_load_32_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp') on port 'gmem' and bus request operation ('gmem_load_32_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp') on port 'gmem' and bus request operation ('gmem_load_32_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 45, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp') on port 'gmem' and bus request operation ('gmem_load_32_req') on port 'gmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 46, Depth = 47, loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 811.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 811.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp') on port 'gmem' and bus request operation ('gmem_load_64_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp') on port 'gmem' and bus request operation ('gmem_load_64_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp') on port 'gmem' and bus request operation ('gmem_load_64_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp') on port 'gmem' and bus request operation ('gmem_load_64_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp') on port 'gmem' and bus request operation ('gmem_load_64_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp') on port 'gmem' and bus request operation ('gmem_load_64_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 45, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp') on port 'gmem' and bus request operation ('gmem_load_64_req') on port 'gmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 46, Depth = 47, loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 814.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 814.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 814.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 814.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_48_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 816.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' pipeline 'VITIS_LOOP_75_4_VITIS_LOOP_77_5' pipeline type 'loop pipeline'
