[p LITE_MODE AUTOSTATIC PIC14 PIC14E ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F1518 ]
[s S19 Product 32 `[32]uc 1 Data 32 0 ]
"297 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[s S24 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"371
[s S77 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Touch 1 0 :1:1 
`uc 1 Debounce 1 0 :1:2 
`uc 1 Hold1 1 0 :1:3 
`uc 1 Hold2 1 0 :1:4 
`uc 1 Hold3 1 0 :1:5 
`uc 1 Status 1 0 :1:6 
`uc 1 Flag 1 0 :1:7 
`uc 1 Adj 1 1 :1:0 
`uc 1 DebounceTime 1 2 `ui 1 Hold1Time 2 3 `ui 1 Hold2Time 2 5 `ui 1 Hold3Time 2 7 ]
"35 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[s S106 Buzzer 12 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus1 1 0 :1:3 
`uc 1 BufferStatus2 1 0 :1:4 
`uc 1 Switch 1 0 :1:5 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer1 1 4 `uc 1 CountBuffer2 1 5 `ui 1 TimeValue 2 6 `ui 1 TimeValueBuffer1 2 8 `ui 1 TimeValueBuffer2 2 10 ]
"43 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[s S135 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[s S156 OverTemp 14 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 ADtoGO 1 0 :1:2 
`uc 1 LoadADGO 1 0 :1:3 
`uc 1 Safe 1 0 :1:4 
`ui 1 Time 2 1 `uc 1 Count 1 3 `ui 1 AD 2 4 `[2]ui 1 ADH 4 6 `ui 1 ADRES 2 10 `uc 1 AD1 1 12 `uc 1 AD2 1 13 ]
"292 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[s S203 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 Key 1 0 :1:7 
`uc 1 DebounceTime 1 1 ]
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[s S224 RFSW 1 `uc 1 Status 1 0 :1:0 
]
"90
[s S229 OverLoad 71 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 LightsON 1 0 :1:2 
`uc 1 Safe 1 0 :1:3 
`uc 1 ADtoGO 1 0 :1:4 
`uc 1 ERROR 1 0 :1:5 
`ui 1 Time 2 1 `ui 1 ErrorTime 2 3 `uc 1 ErrorStatus 1 5 `ui 1 TotalLoad 2 6 `[9]ui 1 AH 18 8 `[9]ui 1 AL 18 26 `ui 1 AD 2 44 `ui 1 ADH 2 46 `ui 1 ADL 2 48 `ui 1 ADRES 2 50 `ui 1 LightsJudgeValue 2 52 `ui 1 JudgeValue 2 54 `ui 1 Judge 2 56 `uc 1 Count 1 58 `uc 1 OffCount 1 59 `uc 1 ErrorCount 1 60 `uc 1 UpdateCount 1 61 `uc 1 LightsCount 1 62 `uc 1 NumberCount 1 63 `uc 1 CloseCount 1 64 `uc 1 ADCount 1 65 `uc 1 SafeCount 1 66 `uc 1 Lights1Status 1 67 `uc 1 Lights2Status 1 68 `uc 1 Lights3Status 1 69 `uc 1 StatusOn 1 70 :1:0 
`uc 1 StatusOff 1 70 :1:1 
]
"64 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[s S298 DimmerLights 13 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 OverLoad 1 0 :1:7 
`uc 1 DimmingTime 1 1 `uc 1 DimmingTimeValue 1 2 `uc 1 Count 1 3 `uc 1 DimmingValue 1 4 `uc 1 MaxmumValue 1 5 `uc 1 MinimumValue 1 6 `uc 1 Flag 1 7 :1:0 
`uc 1 TriacTime 1 8 `uc 1 Switch 1 9 :1:0 
`uc 1 Trigger 1 9 :1:1 
`uc 1 AdjGo 1 9 :1:2 
`uc 1 TriggerAdj 1 9 :1:3 
`uc 1 Triac 1 9 :1:4 
`uc 1 MosfetOpen 1 9 :1:5 
`uc 1 MosfetClose 1 9 :1:6 
`uc 1 DetectOpen 1 9 :1:7 
`uc 1 DetectClose 1 10 :1:0 
`uc 1 DetectCount 1 11 `uc 1 Clear 1 12 :1:0 
]
"81 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[s S357 Dimmer 3 `uc 1 Detect 1 0 :1:0 
`uc 1 Load 1 1 `uc 1 Correction 1 2 ]
"148
[s S366 DelayOff 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[s S379 PF 8 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 Safe 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`ui 1 AD 2 1 `ui 1 ADRES 2 3 `uc 1 Count 1 5 `ui 1 Time 2 6 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[s S407 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S415 . 1 `S407 1 . 1 0 ]
"196
[s S438 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S440 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S446 . 1 `S438 1 . 1 0 `S440 1 . 1 0 ]
"217
[s S460 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S462 . 1 `S460 1 . 1 0 ]
"239
[s S478 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S487 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S492 . 1 `S478 1 . 1 0 `S487 1 . 1 0 ]
"271
[s S519 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S528 . 1 `S519 1 . 1 0 ]
"297
[s S549 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S558 . 1 `S549 1 . 1 0 ]
"323
[s S579 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S588 . 1 `S579 1 . 1 0 ]
"342
[s S602 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S607 . 1 `S602 1 . 1 0 ]
"372
[s S624 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S633 . 1 `S624 1 . 1 0 ]
"393
[s S649 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S658 . 1 `S649 1 . 1 0 ]
"434
[s S682 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S689 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S695 . 1 `S682 1 . 1 0 `S689 1 . 1 0 ]
"465
[s S721 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S729 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S732 . 1 `S721 1 . 1 0 `S729 1 . 1 0 ]
"501
[s S757 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S761 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S769 . 1 `S757 1 . 1 0 `S761 1 . 1 0 ]
"537
[s S794 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S803 . 1 `S794 1 . 1 0 ]
"564
[s S824 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S833 . 1 `S824 1 . 1 0 ]
"591
[s S854 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S863 . 1 `S854 1 . 1 0 ]
"608
[s S876 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
]
[u S881 . 1 `S876 1 . 1 0 ]
"640
[s S898 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S907 . 1 `S898 1 . 1 0 ]
"665
[s S923 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S932 . 1 `S923 1 . 1 0 ]
"699
[s S955 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S962 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S969 . 1 `S955 1 . 1 0 `S962 1 . 1 0 ]
"737
[s S995 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S1004 . 1 `S995 1 . 1 0 ]
"763
[s S1023 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S1026 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S1033 . 1 `S1023 1 . 1 0 `S1026 1 . 1 0 ]
"790
[s S1054 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S1059 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S1067 . 1 `S1054 1 . 1 0 `S1059 1 . 1 0 ]
"824
[s S1091 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S1100 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S1103 . 1 `S1091 1 . 1 0 `S1100 1 . 1 0 ]
"874
[s S1132 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S1137 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S1145 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S1148 . 1 `S1132 1 . 1 0 `S1137 1 . 1 0 `S1145 1 . 1 0 ]
"909
[s S1176 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S1182 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S1189 . 1 `S1176 1 . 1 0 `S1182 1 . 1 0 ]
"945
[s S1215 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S1224 . 1 `S1215 1 . 1 0 ]
"971
[s S1245 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S1254 . 1 `S1245 1 . 1 0 ]
"997
[s S1275 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S1284 . 1 `S1275 1 . 1 0 ]
"1021
[s S1300 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S1305 . 1 `S1300 1 . 1 0 ]
"1048
[s S1320 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S1327 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S1330 . 1 `S1320 1 . 1 0 `S1327 1 . 1 0 ]
"1073
[s S1347 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S1355 . 1 `S1347 1 . 1 0 ]
"1100
[s S1372 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S1381 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S1383 . 1 `S1372 1 . 1 0 `S1381 1 . 1 0 ]
"1127
[s S1405 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S1413 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S1415 . 1 `S1405 1 . 1 0 `S1413 1 . 1 0 ]
"1155
[s S1438 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S1447 . 1 `S1438 1 . 1 0 ]
"1177
[s S1461 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S1463 . 1 `S1461 1 . 1 0 ]
"1196
[s S1471 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S1473 . 1 `S1471 1 . 1 0 ]
"1225
[s S1487 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S1496 . 1 `S1487 1 . 1 0 ]
"1249
[s S1512 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S1515 . 1 `S1512 1 . 1 0 ]
"1295
[s S1535 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S1544 . 1 `S1535 1 . 1 0 ]
"1330
[s S1565 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S1574 . 1 `S1565 1 . 1 0 ]
"1361
[s S1593 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S1602 . 1 `S1593 1 . 1 0 ]
"1392
[s S1623 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S1632 . 1 `S1623 1 . 1 0 ]
"1411
[s S1646 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S1649 . 1 `S1646 1 . 1 0 ]
"1447
[s S1671 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S1680 . 1 `S1671 1 . 1 0 ]
"1475
[s S1703 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S1709 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S1714 . 1 `S1703 1 . 1 0 `S1709 1 . 1 0 ]
"1505
[s S1739 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S1748 . 1 `S1739 1 . 1 0 ]
"1532
[s S1770 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S1779 . 1 `S1770 1 . 1 0 ]
"1569
[s S1800 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S1804 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S1813 . 1 `S1800 1 . 1 0 `S1804 1 . 1 0 ]
"1606
[s S1839 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S1843 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S1852 . 1 `S1839 1 . 1 0 `S1843 1 . 1 0 ]
"1643
[s S1878 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S1887 . 1 `S1878 1 . 1 0 ]
"1670
[s S1908 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S1917 . 1 `S1908 1 . 1 0 ]
"1697
[s S1938 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S1947 . 1 `S1938 1 . 1 0 ]
"1723
[s S1963 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S1967 . 1 `S1963 1 . 1 0 ]
"1739
[s S1976 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S1978 . 1 `S1976 1 . 1 0 ]
"1750
[s S1984 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S1986 . 1 `S1984 1 . 1 0 ]
"1778
[s S1996 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S1998 . 1 `S1996 1 . 1 0 ]
"1795
[s S2005 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S2007 . 1 `S2005 1 . 1 0 ]
"1802
[s S2012 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 Count1 2 3 `ui 1 DimmerCount 2 5 ]
"188 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[s S2023 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`uc 1 LoopSave 1 34 :1:2 
`ui 1 Time 2 35 ]
"101 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Buzzer_B1.c
[s S2060 Product 32 `[32]uc 1 Data 32 0 ]
"297 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[s S2064 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"371
[s S2092 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Touch 1 0 :1:1 
`uc 1 Debounce 1 0 :1:2 
`uc 1 Hold1 1 0 :1:3 
`uc 1 Hold2 1 0 :1:4 
`uc 1 Hold3 1 0 :1:5 
`uc 1 Status 1 0 :1:6 
`uc 1 Flag 1 0 :1:7 
`uc 1 Adj 1 1 :1:0 
`uc 1 DebounceTime 1 2 `ui 1 Hold1Time 2 3 `ui 1 Hold2Time 2 5 `ui 1 Hold3Time 2 7 ]
"35 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[s S2108 Buzzer 12 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus1 1 0 :1:3 
`uc 1 BufferStatus2 1 0 :1:4 
`uc 1 Switch 1 0 :1:5 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer1 1 4 `uc 1 CountBuffer2 1 5 `ui 1 TimeValue 2 6 `ui 1 TimeValueBuffer1 2 8 `ui 1 TimeValueBuffer2 2 10 ]
"43 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[s S2124 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[s S2133 OverTemp 14 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 ADtoGO 1 0 :1:2 
`uc 1 LoadADGO 1 0 :1:3 
`uc 1 Safe 1 0 :1:4 
`ui 1 Time 2 1 `uc 1 Count 1 3 `ui 1 AD 2 4 `[2]ui 1 ADH 4 6 `ui 1 ADRES 2 10 `uc 1 AD1 1 12 `uc 1 AD2 1 13 ]
"292 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[s S2168 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 Key 1 0 :1:7 
`uc 1 DebounceTime 1 1 ]
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[s S2180 RFSW 1 `uc 1 Status 1 0 :1:0 
]
"90
[s S2184 OverLoad 71 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 LightsON 1 0 :1:2 
`uc 1 Safe 1 0 :1:3 
`uc 1 ADtoGO 1 0 :1:4 
`uc 1 ERROR 1 0 :1:5 
`ui 1 Time 2 1 `ui 1 ErrorTime 2 3 `uc 1 ErrorStatus 1 5 `ui 1 TotalLoad 2 6 `[9]ui 1 AH 18 8 `[9]ui 1 AL 18 26 `ui 1 AD 2 44 `ui 1 ADH 2 46 `ui 1 ADL 2 48 `ui 1 ADRES 2 50 `ui 1 LightsJudgeValue 2 52 `ui 1 JudgeValue 2 54 `ui 1 Judge 2 56 `uc 1 Count 1 58 `uc 1 OffCount 1 59 `uc 1 ErrorCount 1 60 `uc 1 UpdateCount 1 61 `uc 1 LightsCount 1 62 `uc 1 NumberCount 1 63 `uc 1 CloseCount 1 64 `uc 1 ADCount 1 65 `uc 1 SafeCount 1 66 `uc 1 Lights1Status 1 67 `uc 1 Lights2Status 1 68 `uc 1 Lights3Status 1 69 `uc 1 StatusOn 1 70 :1:0 
`uc 1 StatusOff 1 70 :1:1 
]
"64 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[s S2220 DimmerLights 13 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 OverLoad 1 0 :1:7 
`uc 1 DimmingTime 1 1 `uc 1 DimmingTimeValue 1 2 `uc 1 Count 1 3 `uc 1 DimmingValue 1 4 `uc 1 MaxmumValue 1 5 `uc 1 MinimumValue 1 6 `uc 1 Flag 1 7 :1:0 
`uc 1 TriacTime 1 8 `uc 1 Switch 1 9 :1:0 
`uc 1 Trigger 1 9 :1:1 
`uc 1 AdjGo 1 9 :1:2 
`uc 1 TriggerAdj 1 9 :1:3 
`uc 1 Triac 1 9 :1:4 
`uc 1 MosfetOpen 1 9 :1:5 
`uc 1 MosfetClose 1 9 :1:6 
`uc 1 DetectOpen 1 9 :1:7 
`uc 1 DetectClose 1 10 :1:0 
`uc 1 DetectCount 1 11 `uc 1 Clear 1 12 :1:0 
]
"81 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[s S2252 Dimmer 3 `uc 1 Detect 1 0 :1:0 
`uc 1 Load 1 1 `uc 1 Correction 1 2 ]
"148
[s S2258 DelayOff 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[s S2266 PF 8 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 Safe 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`ui 1 AD 2 1 `ui 1 ADRES 2 3 `uc 1 Count 1 5 `ui 1 Time 2 6 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[s S2286 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S2294 . 1 `S407 1 . 1 0 ]
"196
[s S2309 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S2311 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S2317 . 1 `S438 1 . 1 0 `S440 1 . 1 0 ]
"217
[s S2323 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S2325 . 1 `S460 1 . 1 0 ]
"239
[s S2339 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S2348 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S2353 . 1 `S478 1 . 1 0 `S487 1 . 1 0 ]
"271
[s S2366 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S2375 . 1 `S519 1 . 1 0 ]
"297
[s S2387 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S2396 . 1 `S549 1 . 1 0 ]
"323
[s S2408 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S2417 . 1 `S579 1 . 1 0 ]
"342
[s S2422 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S2427 . 1 `S602 1 . 1 0 ]
"372
[s S2439 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S2448 . 1 `S624 1 . 1 0 ]
"393
[s S2455 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S2464 . 1 `S649 1 . 1 0 ]
"434
[s S2479 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S2486 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S2492 . 1 `S682 1 . 1 0 `S689 1 . 1 0 ]
"465
[s S2505 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S2513 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S2516 . 1 `S721 1 . 1 0 `S729 1 . 1 0 ]
"501
[s S2530 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S2534 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S2542 . 1 `S757 1 . 1 0 `S761 1 . 1 0 ]
"537
[s S2555 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S2564 . 1 `S794 1 . 1 0 ]
"564
[s S2576 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S2585 . 1 `S824 1 . 1 0 ]
"591
[s S2597 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S2606 . 1 `S854 1 . 1 0 ]
"608
[s S2610 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
]
[u S2615 . 1 `S876 1 . 1 0 ]
"640
[s S2627 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S2636 . 1 `S898 1 . 1 0 ]
"665
[s S2643 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S2652 . 1 `S923 1 . 1 0 ]
"699
[s S2666 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S2673 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S2680 . 1 `S955 1 . 1 0 `S962 1 . 1 0 ]
"737
[s S2692 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S2701 . 1 `S995 1 . 1 0 ]
"763
[s S2711 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S2714 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S2721 . 1 `S1023 1 . 1 0 `S1026 1 . 1 0 ]
"790
[s S2732 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2737 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S2745 . 1 `S1054 1 . 1 0 `S1059 1 . 1 0 ]
"824
[s S2756 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S2765 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S2768 . 1 `S1091 1 . 1 0 `S1100 1 . 1 0 ]
"874
[s S2785 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S2790 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S2798 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S2801 . 1 `S1132 1 . 1 0 `S1137 1 . 1 0 `S1145 1 . 1 0 ]
"909
[s S2813 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S2819 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S2826 . 1 `S1176 1 . 1 0 `S1182 1 . 1 0 ]
"945
[s S2839 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S2848 . 1 `S1215 1 . 1 0 ]
"971
[s S2860 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S2869 . 1 `S1245 1 . 1 0 ]
"997
[s S2881 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S2890 . 1 `S1275 1 . 1 0 ]
"1021
[s S2897 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S2902 . 1 `S1300 1 . 1 0 ]
"1048
[s S2912 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S2919 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S2922 . 1 `S1320 1 . 1 0 `S1327 1 . 1 0 ]
"1073
[s S2929 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S2937 . 1 `S1347 1 . 1 0 ]
"1100
[s S2946 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S2955 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S2957 . 1 `S1372 1 . 1 0 `S1381 1 . 1 0 ]
"1127
[s S2968 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S2976 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S2978 . 1 `S1405 1 . 1 0 `S1413 1 . 1 0 ]
"1155
[s S2991 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S3000 . 1 `S1438 1 . 1 0 ]
"1177
[s S3005 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S3007 . 1 `S1461 1 . 1 0 ]
"1196
[s S3013 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S3015 . 1 `S1471 1 . 1 0 ]
"1225
[s S3027 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3036 . 1 `S1487 1 . 1 0 ]
"1249
[s S3043 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S3046 . 1 `S1512 1 . 1 0 ]
"1295
[s S3063 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S3072 . 1 `S1535 1 . 1 0 ]
"1330
[s S3084 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S3093 . 1 `S1565 1 . 1 0 ]
"1361
[s S3103 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S3112 . 1 `S1593 1 . 1 0 ]
"1392
[s S3124 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S3133 . 1 `S1623 1 . 1 0 ]
"1411
[s S3138 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S3141 . 1 `S1646 1 . 1 0 ]
"1447
[s S3160 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S3169 . 1 `S1671 1 . 1 0 ]
"1475
[s S3183 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S3189 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S3194 . 1 `S1703 1 . 1 0 `S1709 1 . 1 0 ]
"1505
[s S3208 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S3217 . 1 `S1739 1 . 1 0 ]
"1532
[s S3230 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S3239 . 1 `S1770 1 . 1 0 ]
"1569
[s S3251 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S3255 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3264 . 1 `S1800 1 . 1 0 `S1804 1 . 1 0 ]
"1606
[s S3277 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S3281 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3290 . 1 `S1839 1 . 1 0 `S1843 1 . 1 0 ]
"1643
[s S3303 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S3312 . 1 `S1878 1 . 1 0 ]
"1670
[s S3324 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S3333 . 1 `S1908 1 . 1 0 ]
"1697
[s S3345 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S3354 . 1 `S1938 1 . 1 0 ]
"1723
[s S3361 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S3365 . 1 `S1963 1 . 1 0 ]
"1739
[s S3370 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S3372 . 1 `S1976 1 . 1 0 ]
"1750
[s S3376 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S3378 . 1 `S1984 1 . 1 0 ]
"1778
[s S3386 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S3388 . 1 `S1996 1 . 1 0 ]
"1795
[s S3393 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S3395 . 1 `S2005 1 . 1 0 ]
"1802
[s S3398 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 Count1 2 3 `ui 1 DimmerCount 2 5 ]
"188 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[s S3405 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`uc 1 LoopSave 1 34 :1:2 
`ui 1 Time 2 35 ]
"288 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\CC2500_B1.c
[s S3512 Product 32 `[32]uc 1 Data 32 0 ]
"297 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[s S3516 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"371
[s S3544 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Touch 1 0 :1:1 
`uc 1 Debounce 1 0 :1:2 
`uc 1 Hold1 1 0 :1:3 
`uc 1 Hold2 1 0 :1:4 
`uc 1 Hold3 1 0 :1:5 
`uc 1 Status 1 0 :1:6 
`uc 1 Flag 1 0 :1:7 
`uc 1 Adj 1 1 :1:0 
`uc 1 DebounceTime 1 2 `ui 1 Hold1Time 2 3 `ui 1 Hold2Time 2 5 `ui 1 Hold3Time 2 7 ]
"35 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[s S3560 Buzzer 12 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus1 1 0 :1:3 
`uc 1 BufferStatus2 1 0 :1:4 
`uc 1 Switch 1 0 :1:5 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer1 1 4 `uc 1 CountBuffer2 1 5 `ui 1 TimeValue 2 6 `ui 1 TimeValueBuffer1 2 8 `ui 1 TimeValueBuffer2 2 10 ]
"43 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[s S3576 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[s S3585 OverTemp 14 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 ADtoGO 1 0 :1:2 
`uc 1 LoadADGO 1 0 :1:3 
`uc 1 Safe 1 0 :1:4 
`ui 1 Time 2 1 `uc 1 Count 1 3 `ui 1 AD 2 4 `[2]ui 1 ADH 4 6 `ui 1 ADRES 2 10 `uc 1 AD1 1 12 `uc 1 AD2 1 13 ]
"292 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[s S3620 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 Key 1 0 :1:7 
`uc 1 DebounceTime 1 1 ]
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[s S3632 RFSW 1 `uc 1 Status 1 0 :1:0 
]
"90
[s S3636 OverLoad 71 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 LightsON 1 0 :1:2 
`uc 1 Safe 1 0 :1:3 
`uc 1 ADtoGO 1 0 :1:4 
`uc 1 ERROR 1 0 :1:5 
`ui 1 Time 2 1 `ui 1 ErrorTime 2 3 `uc 1 ErrorStatus 1 5 `ui 1 TotalLoad 2 6 `[9]ui 1 AH 18 8 `[9]ui 1 AL 18 26 `ui 1 AD 2 44 `ui 1 ADH 2 46 `ui 1 ADL 2 48 `ui 1 ADRES 2 50 `ui 1 LightsJudgeValue 2 52 `ui 1 JudgeValue 2 54 `ui 1 Judge 2 56 `uc 1 Count 1 58 `uc 1 OffCount 1 59 `uc 1 ErrorCount 1 60 `uc 1 UpdateCount 1 61 `uc 1 LightsCount 1 62 `uc 1 NumberCount 1 63 `uc 1 CloseCount 1 64 `uc 1 ADCount 1 65 `uc 1 SafeCount 1 66 `uc 1 Lights1Status 1 67 `uc 1 Lights2Status 1 68 `uc 1 Lights3Status 1 69 `uc 1 StatusOn 1 70 :1:0 
`uc 1 StatusOff 1 70 :1:1 
]
"64 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[s S3672 DimmerLights 13 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 OverLoad 1 0 :1:7 
`uc 1 DimmingTime 1 1 `uc 1 DimmingTimeValue 1 2 `uc 1 Count 1 3 `uc 1 DimmingValue 1 4 `uc 1 MaxmumValue 1 5 `uc 1 MinimumValue 1 6 `uc 1 Flag 1 7 :1:0 
`uc 1 TriacTime 1 8 `uc 1 Switch 1 9 :1:0 
`uc 1 Trigger 1 9 :1:1 
`uc 1 AdjGo 1 9 :1:2 
`uc 1 TriggerAdj 1 9 :1:3 
`uc 1 Triac 1 9 :1:4 
`uc 1 MosfetOpen 1 9 :1:5 
`uc 1 MosfetClose 1 9 :1:6 
`uc 1 DetectOpen 1 9 :1:7 
`uc 1 DetectClose 1 10 :1:0 
`uc 1 DetectCount 1 11 `uc 1 Clear 1 12 :1:0 
]
"81 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[s S3704 Dimmer 3 `uc 1 Detect 1 0 :1:0 
`uc 1 Load 1 1 `uc 1 Correction 1 2 ]
"148
[s S3710 DelayOff 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[s S3718 PF 8 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 Safe 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`ui 1 AD 2 1 `ui 1 ADRES 2 3 `uc 1 Count 1 5 `ui 1 Time 2 6 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[s S3738 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S3746 . 1 `S407 1 . 1 0 ]
"196
[s S3761 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S3763 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S3769 . 1 `S438 1 . 1 0 `S440 1 . 1 0 ]
"217
[s S3775 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S3777 . 1 `S460 1 . 1 0 ]
"239
[s S3791 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S3800 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S3805 . 1 `S478 1 . 1 0 `S487 1 . 1 0 ]
"271
[s S3818 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S3827 . 1 `S519 1 . 1 0 ]
"297
[s S3839 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S3848 . 1 `S549 1 . 1 0 ]
"323
[s S3860 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S3869 . 1 `S579 1 . 1 0 ]
"342
[s S3874 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S3879 . 1 `S602 1 . 1 0 ]
"372
[s S3891 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S3900 . 1 `S624 1 . 1 0 ]
"393
[s S3907 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S3916 . 1 `S649 1 . 1 0 ]
"434
[s S3931 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S3938 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S3944 . 1 `S682 1 . 1 0 `S689 1 . 1 0 ]
"465
[s S3957 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S3965 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S3968 . 1 `S721 1 . 1 0 `S729 1 . 1 0 ]
"501
[s S3982 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S3986 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S3994 . 1 `S757 1 . 1 0 `S761 1 . 1 0 ]
"537
[s S4007 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S4016 . 1 `S794 1 . 1 0 ]
"564
[s S4028 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S4037 . 1 `S824 1 . 1 0 ]
"591
[s S4049 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S4058 . 1 `S854 1 . 1 0 ]
"608
[s S4062 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
]
[u S4067 . 1 `S876 1 . 1 0 ]
"640
[s S4079 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S4088 . 1 `S898 1 . 1 0 ]
"665
[s S4095 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S4104 . 1 `S923 1 . 1 0 ]
"699
[s S4118 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S4125 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S4132 . 1 `S955 1 . 1 0 `S962 1 . 1 0 ]
"737
[s S4144 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S4153 . 1 `S995 1 . 1 0 ]
"763
[s S4163 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S4166 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S4173 . 1 `S1023 1 . 1 0 `S1026 1 . 1 0 ]
"790
[s S4184 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S4189 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S4197 . 1 `S1054 1 . 1 0 `S1059 1 . 1 0 ]
"824
[s S4208 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S4217 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S4220 . 1 `S1091 1 . 1 0 `S1100 1 . 1 0 ]
"874
[s S4237 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S4242 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S4250 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S4253 . 1 `S1132 1 . 1 0 `S1137 1 . 1 0 `S1145 1 . 1 0 ]
"909
[s S4265 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S4271 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S4278 . 1 `S1176 1 . 1 0 `S1182 1 . 1 0 ]
"945
[s S4291 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S4300 . 1 `S1215 1 . 1 0 ]
"971
[s S4312 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S4321 . 1 `S1245 1 . 1 0 ]
"997
[s S4333 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S4342 . 1 `S1275 1 . 1 0 ]
"1021
[s S4349 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S4354 . 1 `S1300 1 . 1 0 ]
"1048
[s S4364 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S4371 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S4374 . 1 `S1320 1 . 1 0 `S1327 1 . 1 0 ]
"1073
[s S4381 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S4389 . 1 `S1347 1 . 1 0 ]
"1100
[s S4398 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S4407 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S4409 . 1 `S1372 1 . 1 0 `S1381 1 . 1 0 ]
"1127
[s S4420 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S4428 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S4430 . 1 `S1405 1 . 1 0 `S1413 1 . 1 0 ]
"1155
[s S4443 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S4452 . 1 `S1438 1 . 1 0 ]
"1177
[s S4457 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S4459 . 1 `S1461 1 . 1 0 ]
"1196
[s S4465 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S4467 . 1 `S1471 1 . 1 0 ]
"1225
[s S4479 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S4488 . 1 `S1487 1 . 1 0 ]
"1249
[s S4495 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S4498 . 1 `S1512 1 . 1 0 ]
"1295
[s S4515 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S4524 . 1 `S1535 1 . 1 0 ]
"1330
[s S4536 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S4545 . 1 `S1565 1 . 1 0 ]
"1361
[s S4555 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S4564 . 1 `S1593 1 . 1 0 ]
"1392
[s S4576 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S4585 . 1 `S1623 1 . 1 0 ]
"1411
[s S4590 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S4593 . 1 `S1646 1 . 1 0 ]
"1447
[s S4612 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S4621 . 1 `S1671 1 . 1 0 ]
"1475
[s S4635 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S4641 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S4646 . 1 `S1703 1 . 1 0 `S1709 1 . 1 0 ]
"1505
[s S4660 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S4669 . 1 `S1739 1 . 1 0 ]
"1532
[s S4682 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S4691 . 1 `S1770 1 . 1 0 ]
"1569
[s S4703 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S4707 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S4716 . 1 `S1800 1 . 1 0 `S1804 1 . 1 0 ]
"1606
[s S4729 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S4733 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S4742 . 1 `S1839 1 . 1 0 `S1843 1 . 1 0 ]
"1643
[s S4755 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S4764 . 1 `S1878 1 . 1 0 ]
"1670
[s S4776 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S4785 . 1 `S1908 1 . 1 0 ]
"1697
[s S4797 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S4806 . 1 `S1938 1 . 1 0 ]
"1723
[s S4813 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S4817 . 1 `S1963 1 . 1 0 ]
"1739
[s S4822 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S4824 . 1 `S1976 1 . 1 0 ]
"1750
[s S4828 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S4830 . 1 `S1984 1 . 1 0 ]
"1778
[s S4838 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S4840 . 1 `S1996 1 . 1 0 ]
"1795
[s S4845 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S4847 . 1 `S2005 1 . 1 0 ]
"1802
[s S4850 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 Count1 2 3 `ui 1 DimmerCount 2 5 ]
"188 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[s S4857 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`uc 1 LoopSave 1 34 :1:2 
`ui 1 Time 2 35 ]
"440
[s S4867 Product 32 `[32]uc 1 Data 32 0 ]
"297 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[s S4871 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"371
[s S4899 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Touch 1 0 :1:1 
`uc 1 Debounce 1 0 :1:2 
`uc 1 Hold1 1 0 :1:3 
`uc 1 Hold2 1 0 :1:4 
`uc 1 Hold3 1 0 :1:5 
`uc 1 Status 1 0 :1:6 
`uc 1 Flag 1 0 :1:7 
`uc 1 Adj 1 1 :1:0 
`uc 1 DebounceTime 1 2 `ui 1 Hold1Time 2 3 `ui 1 Hold2Time 2 5 `ui 1 Hold3Time 2 7 ]
"35 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[s S4915 Buzzer 12 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus1 1 0 :1:3 
`uc 1 BufferStatus2 1 0 :1:4 
`uc 1 Switch 1 0 :1:5 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer1 1 4 `uc 1 CountBuffer2 1 5 `ui 1 TimeValue 2 6 `ui 1 TimeValueBuffer1 2 8 `ui 1 TimeValueBuffer2 2 10 ]
"43 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[s S4931 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[s S4940 OverTemp 14 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 ADtoGO 1 0 :1:2 
`uc 1 LoadADGO 1 0 :1:3 
`uc 1 Safe 1 0 :1:4 
`ui 1 Time 2 1 `uc 1 Count 1 3 `ui 1 AD 2 4 `[2]ui 1 ADH 4 6 `ui 1 ADRES 2 10 `uc 1 AD1 1 12 `uc 1 AD2 1 13 ]
"292 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[s S4975 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 Key 1 0 :1:7 
`uc 1 DebounceTime 1 1 ]
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[s S4987 RFSW 1 `uc 1 Status 1 0 :1:0 
]
"90
[s S4991 OverLoad 71 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 LightsON 1 0 :1:2 
`uc 1 Safe 1 0 :1:3 
`uc 1 ADtoGO 1 0 :1:4 
`uc 1 ERROR 1 0 :1:5 
`ui 1 Time 2 1 `ui 1 ErrorTime 2 3 `uc 1 ErrorStatus 1 5 `ui 1 TotalLoad 2 6 `[9]ui 1 AH 18 8 `[9]ui 1 AL 18 26 `ui 1 AD 2 44 `ui 1 ADH 2 46 `ui 1 ADL 2 48 `ui 1 ADRES 2 50 `ui 1 LightsJudgeValue 2 52 `ui 1 JudgeValue 2 54 `ui 1 Judge 2 56 `uc 1 Count 1 58 `uc 1 OffCount 1 59 `uc 1 ErrorCount 1 60 `uc 1 UpdateCount 1 61 `uc 1 LightsCount 1 62 `uc 1 NumberCount 1 63 `uc 1 CloseCount 1 64 `uc 1 ADCount 1 65 `uc 1 SafeCount 1 66 `uc 1 Lights1Status 1 67 `uc 1 Lights2Status 1 68 `uc 1 Lights3Status 1 69 `uc 1 StatusOn 1 70 :1:0 
`uc 1 StatusOff 1 70 :1:1 
]
"64 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[s S5027 DimmerLights 13 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 OverLoad 1 0 :1:7 
`uc 1 DimmingTime 1 1 `uc 1 DimmingTimeValue 1 2 `uc 1 Count 1 3 `uc 1 DimmingValue 1 4 `uc 1 MaxmumValue 1 5 `uc 1 MinimumValue 1 6 `uc 1 Flag 1 7 :1:0 
`uc 1 TriacTime 1 8 `uc 1 Switch 1 9 :1:0 
`uc 1 Trigger 1 9 :1:1 
`uc 1 AdjGo 1 9 :1:2 
`uc 1 TriggerAdj 1 9 :1:3 
`uc 1 Triac 1 9 :1:4 
`uc 1 MosfetOpen 1 9 :1:5 
`uc 1 MosfetClose 1 9 :1:6 
`uc 1 DetectOpen 1 9 :1:7 
`uc 1 DetectClose 1 10 :1:0 
`uc 1 DetectCount 1 11 `uc 1 Clear 1 12 :1:0 
]
"81 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[s S5059 Dimmer 3 `uc 1 Detect 1 0 :1:0 
`uc 1 Load 1 1 `uc 1 Correction 1 2 ]
"148
[s S5065 DelayOff 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[s S5073 PF 8 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 Safe 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`ui 1 AD 2 1 `ui 1 ADRES 2 3 `uc 1 Count 1 5 `ui 1 Time 2 6 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[s S5093 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S5101 . 1 `S407 1 . 1 0 ]
"196
[s S5116 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S5118 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S5124 . 1 `S438 1 . 1 0 `S440 1 . 1 0 ]
"217
[s S5130 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S5132 . 1 `S460 1 . 1 0 ]
"239
[s S5146 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S5155 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S5160 . 1 `S478 1 . 1 0 `S487 1 . 1 0 ]
"271
[s S5173 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S5182 . 1 `S519 1 . 1 0 ]
"297
[s S5194 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S5203 . 1 `S549 1 . 1 0 ]
"323
[s S5215 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S5224 . 1 `S579 1 . 1 0 ]
"342
[s S5229 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S5234 . 1 `S602 1 . 1 0 ]
"372
[s S5246 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S5255 . 1 `S624 1 . 1 0 ]
"393
[s S5262 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S5271 . 1 `S649 1 . 1 0 ]
"434
[s S5286 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S5293 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S5299 . 1 `S682 1 . 1 0 `S689 1 . 1 0 ]
"465
[s S5312 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S5320 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S5323 . 1 `S721 1 . 1 0 `S729 1 . 1 0 ]
"501
[s S5337 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S5341 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S5349 . 1 `S757 1 . 1 0 `S761 1 . 1 0 ]
"537
[s S5362 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S5371 . 1 `S794 1 . 1 0 ]
"564
[s S5383 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S5392 . 1 `S824 1 . 1 0 ]
"591
[s S5404 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S5413 . 1 `S854 1 . 1 0 ]
"608
[s S5417 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
]
[u S5422 . 1 `S876 1 . 1 0 ]
"640
[s S5434 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S5443 . 1 `S898 1 . 1 0 ]
"665
[s S5450 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S5459 . 1 `S923 1 . 1 0 ]
"699
[s S5473 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S5480 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S5487 . 1 `S955 1 . 1 0 `S962 1 . 1 0 ]
"737
[s S5499 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S5508 . 1 `S995 1 . 1 0 ]
"763
[s S5518 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S5521 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S5528 . 1 `S1023 1 . 1 0 `S1026 1 . 1 0 ]
"790
[s S5539 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S5544 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S5552 . 1 `S1054 1 . 1 0 `S1059 1 . 1 0 ]
"824
[s S5563 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S5572 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S5575 . 1 `S1091 1 . 1 0 `S1100 1 . 1 0 ]
"874
[s S5592 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S5597 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S5605 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S5608 . 1 `S1132 1 . 1 0 `S1137 1 . 1 0 `S1145 1 . 1 0 ]
"909
[s S5620 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S5626 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S5633 . 1 `S1176 1 . 1 0 `S1182 1 . 1 0 ]
"945
[s S5646 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S5655 . 1 `S1215 1 . 1 0 ]
"971
[s S5667 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S5676 . 1 `S1245 1 . 1 0 ]
"997
[s S5688 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S5697 . 1 `S1275 1 . 1 0 ]
"1021
[s S5704 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S5709 . 1 `S1300 1 . 1 0 ]
"1048
[s S5719 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S5726 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S5729 . 1 `S1320 1 . 1 0 `S1327 1 . 1 0 ]
"1073
[s S5736 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S5744 . 1 `S1347 1 . 1 0 ]
"1100
[s S5753 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S5762 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S5764 . 1 `S1372 1 . 1 0 `S1381 1 . 1 0 ]
"1127
[s S5775 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S5783 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S5785 . 1 `S1405 1 . 1 0 `S1413 1 . 1 0 ]
"1155
[s S5798 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S5807 . 1 `S1438 1 . 1 0 ]
"1177
[s S5812 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S5814 . 1 `S1461 1 . 1 0 ]
"1196
[s S5820 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S5822 . 1 `S1471 1 . 1 0 ]
"1225
[s S5834 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5843 . 1 `S1487 1 . 1 0 ]
"1249
[s S5850 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S5853 . 1 `S1512 1 . 1 0 ]
"1295
[s S5870 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S5879 . 1 `S1535 1 . 1 0 ]
"1330
[s S5891 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S5900 . 1 `S1565 1 . 1 0 ]
"1361
[s S5910 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S5919 . 1 `S1593 1 . 1 0 ]
"1392
[s S5931 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S5940 . 1 `S1623 1 . 1 0 ]
"1411
[s S5945 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S5948 . 1 `S1646 1 . 1 0 ]
"1447
[s S5967 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S5976 . 1 `S1671 1 . 1 0 ]
"1475
[s S5990 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S5996 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S6001 . 1 `S1703 1 . 1 0 `S1709 1 . 1 0 ]
"1505
[s S6015 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S6024 . 1 `S1739 1 . 1 0 ]
"1532
[s S6037 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S6046 . 1 `S1770 1 . 1 0 ]
"1569
[s S6058 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S6062 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S6071 . 1 `S1800 1 . 1 0 `S1804 1 . 1 0 ]
"1606
[s S6084 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S6088 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S6097 . 1 `S1839 1 . 1 0 `S1843 1 . 1 0 ]
"1643
[s S6110 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S6119 . 1 `S1878 1 . 1 0 ]
"1670
[s S6131 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S6140 . 1 `S1908 1 . 1 0 ]
"1697
[s S6152 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S6161 . 1 `S1938 1 . 1 0 ]
"1723
[s S6168 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S6172 . 1 `S1963 1 . 1 0 ]
"1739
[s S6177 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S6179 . 1 `S1976 1 . 1 0 ]
"1750
[s S6183 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S6185 . 1 `S1984 1 . 1 0 ]
"1778
[s S6193 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S6195 . 1 `S1996 1 . 1 0 ]
"1795
[s S6200 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S6202 . 1 `S2005 1 . 1 0 ]
"1802
[s S6205 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 Count1 2 3 `ui 1 DimmerCount 2 5 ]
"188 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[s S6212 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`uc 1 LoopSave 1 34 :1:2 
`ui 1 Time 2 35 ]
"147 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\DelayOff_B1.c
[s S6294 Product 32 `[32]uc 1 Data 32 0 ]
"297 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[s S6298 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"371
[s S6326 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Touch 1 0 :1:1 
`uc 1 Debounce 1 0 :1:2 
`uc 1 Hold1 1 0 :1:3 
`uc 1 Hold2 1 0 :1:4 
`uc 1 Hold3 1 0 :1:5 
`uc 1 Status 1 0 :1:6 
`uc 1 Flag 1 0 :1:7 
`uc 1 Adj 1 1 :1:0 
`uc 1 DebounceTime 1 2 `ui 1 Hold1Time 2 3 `ui 1 Hold2Time 2 5 `ui 1 Hold3Time 2 7 ]
"35 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[s S6342 Buzzer 12 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus1 1 0 :1:3 
`uc 1 BufferStatus2 1 0 :1:4 
`uc 1 Switch 1 0 :1:5 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer1 1 4 `uc 1 CountBuffer2 1 5 `ui 1 TimeValue 2 6 `ui 1 TimeValueBuffer1 2 8 `ui 1 TimeValueBuffer2 2 10 ]
"43 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[s S6358 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[s S6367 OverTemp 14 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 ADtoGO 1 0 :1:2 
`uc 1 LoadADGO 1 0 :1:3 
`uc 1 Safe 1 0 :1:4 
`ui 1 Time 2 1 `uc 1 Count 1 3 `ui 1 AD 2 4 `[2]ui 1 ADH 4 6 `ui 1 ADRES 2 10 `uc 1 AD1 1 12 `uc 1 AD2 1 13 ]
"292 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[s S6402 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 Key 1 0 :1:7 
`uc 1 DebounceTime 1 1 ]
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[s S6414 RFSW 1 `uc 1 Status 1 0 :1:0 
]
"90
[s S6418 OverLoad 71 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 LightsON 1 0 :1:2 
`uc 1 Safe 1 0 :1:3 
`uc 1 ADtoGO 1 0 :1:4 
`uc 1 ERROR 1 0 :1:5 
`ui 1 Time 2 1 `ui 1 ErrorTime 2 3 `uc 1 ErrorStatus 1 5 `ui 1 TotalLoad 2 6 `[9]ui 1 AH 18 8 `[9]ui 1 AL 18 26 `ui 1 AD 2 44 `ui 1 ADH 2 46 `ui 1 ADL 2 48 `ui 1 ADRES 2 50 `ui 1 LightsJudgeValue 2 52 `ui 1 JudgeValue 2 54 `ui 1 Judge 2 56 `uc 1 Count 1 58 `uc 1 OffCount 1 59 `uc 1 ErrorCount 1 60 `uc 1 UpdateCount 1 61 `uc 1 LightsCount 1 62 `uc 1 NumberCount 1 63 `uc 1 CloseCount 1 64 `uc 1 ADCount 1 65 `uc 1 SafeCount 1 66 `uc 1 Lights1Status 1 67 `uc 1 Lights2Status 1 68 `uc 1 Lights3Status 1 69 `uc 1 StatusOn 1 70 :1:0 
`uc 1 StatusOff 1 70 :1:1 
]
"64 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[s S6454 DimmerLights 13 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 OverLoad 1 0 :1:7 
`uc 1 DimmingTime 1 1 `uc 1 DimmingTimeValue 1 2 `uc 1 Count 1 3 `uc 1 DimmingValue 1 4 `uc 1 MaxmumValue 1 5 `uc 1 MinimumValue 1 6 `uc 1 Flag 1 7 :1:0 
`uc 1 TriacTime 1 8 `uc 1 Switch 1 9 :1:0 
`uc 1 Trigger 1 9 :1:1 
`uc 1 AdjGo 1 9 :1:2 
`uc 1 TriggerAdj 1 9 :1:3 
`uc 1 Triac 1 9 :1:4 
`uc 1 MosfetOpen 1 9 :1:5 
`uc 1 MosfetClose 1 9 :1:6 
`uc 1 DetectOpen 1 9 :1:7 
`uc 1 DetectClose 1 10 :1:0 
`uc 1 DetectCount 1 11 `uc 1 Clear 1 12 :1:0 
]
"81 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[s S6486 Dimmer 3 `uc 1 Detect 1 0 :1:0 
`uc 1 Load 1 1 `uc 1 Correction 1 2 ]
"148
[s S6492 DelayOff 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[s S6500 PF 8 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 Safe 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`ui 1 AD 2 1 `ui 1 ADRES 2 3 `uc 1 Count 1 5 `ui 1 Time 2 6 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[s S6520 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S6528 . 1 `S407 1 . 1 0 ]
"196
[s S6543 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S6545 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S6551 . 1 `S438 1 . 1 0 `S440 1 . 1 0 ]
"217
[s S6557 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S6559 . 1 `S460 1 . 1 0 ]
"239
[s S6573 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S6582 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S6587 . 1 `S478 1 . 1 0 `S487 1 . 1 0 ]
"271
[s S6600 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S6609 . 1 `S519 1 . 1 0 ]
"297
[s S6621 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S6630 . 1 `S549 1 . 1 0 ]
"323
[s S6642 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S6651 . 1 `S579 1 . 1 0 ]
"342
[s S6656 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S6661 . 1 `S602 1 . 1 0 ]
"372
[s S6673 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S6682 . 1 `S624 1 . 1 0 ]
"393
[s S6689 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S6698 . 1 `S649 1 . 1 0 ]
"434
[s S6713 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S6720 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S6726 . 1 `S682 1 . 1 0 `S689 1 . 1 0 ]
"465
[s S6739 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S6747 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S6750 . 1 `S721 1 . 1 0 `S729 1 . 1 0 ]
"501
[s S6764 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S6768 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S6776 . 1 `S757 1 . 1 0 `S761 1 . 1 0 ]
"537
[s S6789 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S6798 . 1 `S794 1 . 1 0 ]
"564
[s S6810 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S6819 . 1 `S824 1 . 1 0 ]
"591
[s S6831 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S6840 . 1 `S854 1 . 1 0 ]
"608
[s S6844 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
]
[u S6849 . 1 `S876 1 . 1 0 ]
"640
[s S6861 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S6870 . 1 `S898 1 . 1 0 ]
"665
[s S6877 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S6886 . 1 `S923 1 . 1 0 ]
"699
[s S6900 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S6907 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S6914 . 1 `S955 1 . 1 0 `S962 1 . 1 0 ]
"737
[s S6926 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S6935 . 1 `S995 1 . 1 0 ]
"763
[s S6945 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S6948 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S6955 . 1 `S1023 1 . 1 0 `S1026 1 . 1 0 ]
"790
[s S6966 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S6971 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S6979 . 1 `S1054 1 . 1 0 `S1059 1 . 1 0 ]
"824
[s S6990 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S6999 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S7002 . 1 `S1091 1 . 1 0 `S1100 1 . 1 0 ]
"874
[s S7019 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S7024 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S7032 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S7035 . 1 `S1132 1 . 1 0 `S1137 1 . 1 0 `S1145 1 . 1 0 ]
"909
[s S7047 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S7053 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S7060 . 1 `S1176 1 . 1 0 `S1182 1 . 1 0 ]
"945
[s S7073 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S7082 . 1 `S1215 1 . 1 0 ]
"971
[s S7094 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S7103 . 1 `S1245 1 . 1 0 ]
"997
[s S7115 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S7124 . 1 `S1275 1 . 1 0 ]
"1021
[s S7131 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S7136 . 1 `S1300 1 . 1 0 ]
"1048
[s S7146 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S7153 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S7156 . 1 `S1320 1 . 1 0 `S1327 1 . 1 0 ]
"1073
[s S7163 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S7171 . 1 `S1347 1 . 1 0 ]
"1100
[s S7180 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S7189 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S7191 . 1 `S1372 1 . 1 0 `S1381 1 . 1 0 ]
"1127
[s S7202 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S7210 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S7212 . 1 `S1405 1 . 1 0 `S1413 1 . 1 0 ]
"1155
[s S7225 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S7234 . 1 `S1438 1 . 1 0 ]
"1177
[s S7239 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S7241 . 1 `S1461 1 . 1 0 ]
"1196
[s S7247 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S7249 . 1 `S1471 1 . 1 0 ]
"1225
[s S7261 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7270 . 1 `S1487 1 . 1 0 ]
"1249
[s S7277 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S7280 . 1 `S1512 1 . 1 0 ]
"1295
[s S7297 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S7306 . 1 `S1535 1 . 1 0 ]
"1330
[s S7318 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S7327 . 1 `S1565 1 . 1 0 ]
"1361
[s S7337 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S7346 . 1 `S1593 1 . 1 0 ]
"1392
[s S7358 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S7367 . 1 `S1623 1 . 1 0 ]
"1411
[s S7372 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S7375 . 1 `S1646 1 . 1 0 ]
"1447
[s S7394 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S7403 . 1 `S1671 1 . 1 0 ]
"1475
[s S7417 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S7423 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S7428 . 1 `S1703 1 . 1 0 `S1709 1 . 1 0 ]
"1505
[s S7442 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S7451 . 1 `S1739 1 . 1 0 ]
"1532
[s S7464 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S7473 . 1 `S1770 1 . 1 0 ]
"1569
[s S7485 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S7489 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7498 . 1 `S1800 1 . 1 0 `S1804 1 . 1 0 ]
"1606
[s S7511 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S7515 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7524 . 1 `S1839 1 . 1 0 `S1843 1 . 1 0 ]
"1643
[s S7537 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S7546 . 1 `S1878 1 . 1 0 ]
"1670
[s S7558 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S7567 . 1 `S1908 1 . 1 0 ]
"1697
[s S7579 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S7588 . 1 `S1938 1 . 1 0 ]
"1723
[s S7595 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S7599 . 1 `S1963 1 . 1 0 ]
"1739
[s S7604 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S7606 . 1 `S1976 1 . 1 0 ]
"1750
[s S7610 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S7612 . 1 `S1984 1 . 1 0 ]
"1778
[s S7620 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S7622 . 1 `S1996 1 . 1 0 ]
"1795
[s S7627 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S7629 . 1 `S2005 1 . 1 0 ]
"1802
[s S7632 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 Count1 2 3 `ui 1 DimmerCount 2 5 ]
"188 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[s S7639 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`uc 1 LoopSave 1 34 :1:2 
`ui 1 Time 2 35 ]
"512 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Dimmer_B1.c
[s S7874 Product 32 `[32]uc 1 Data 32 0 ]
"297 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[s S7878 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"371
[s S7906 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Touch 1 0 :1:1 
`uc 1 Debounce 1 0 :1:2 
`uc 1 Hold1 1 0 :1:3 
`uc 1 Hold2 1 0 :1:4 
`uc 1 Hold3 1 0 :1:5 
`uc 1 Status 1 0 :1:6 
`uc 1 Flag 1 0 :1:7 
`uc 1 Adj 1 1 :1:0 
`uc 1 DebounceTime 1 2 `ui 1 Hold1Time 2 3 `ui 1 Hold2Time 2 5 `ui 1 Hold3Time 2 7 ]
"35 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[s S7922 Buzzer 12 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus1 1 0 :1:3 
`uc 1 BufferStatus2 1 0 :1:4 
`uc 1 Switch 1 0 :1:5 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer1 1 4 `uc 1 CountBuffer2 1 5 `ui 1 TimeValue 2 6 `ui 1 TimeValueBuffer1 2 8 `ui 1 TimeValueBuffer2 2 10 ]
"43 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[s S7938 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[s S7947 OverTemp 14 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 ADtoGO 1 0 :1:2 
`uc 1 LoadADGO 1 0 :1:3 
`uc 1 Safe 1 0 :1:4 
`ui 1 Time 2 1 `uc 1 Count 1 3 `ui 1 AD 2 4 `[2]ui 1 ADH 4 6 `ui 1 ADRES 2 10 `uc 1 AD1 1 12 `uc 1 AD2 1 13 ]
"292 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[s S7982 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 Key 1 0 :1:7 
`uc 1 DebounceTime 1 1 ]
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[s S7994 RFSW 1 `uc 1 Status 1 0 :1:0 
]
"90
[s S7998 OverLoad 71 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 LightsON 1 0 :1:2 
`uc 1 Safe 1 0 :1:3 
`uc 1 ADtoGO 1 0 :1:4 
`uc 1 ERROR 1 0 :1:5 
`ui 1 Time 2 1 `ui 1 ErrorTime 2 3 `uc 1 ErrorStatus 1 5 `ui 1 TotalLoad 2 6 `[9]ui 1 AH 18 8 `[9]ui 1 AL 18 26 `ui 1 AD 2 44 `ui 1 ADH 2 46 `ui 1 ADL 2 48 `ui 1 ADRES 2 50 `ui 1 LightsJudgeValue 2 52 `ui 1 JudgeValue 2 54 `ui 1 Judge 2 56 `uc 1 Count 1 58 `uc 1 OffCount 1 59 `uc 1 ErrorCount 1 60 `uc 1 UpdateCount 1 61 `uc 1 LightsCount 1 62 `uc 1 NumberCount 1 63 `uc 1 CloseCount 1 64 `uc 1 ADCount 1 65 `uc 1 SafeCount 1 66 `uc 1 Lights1Status 1 67 `uc 1 Lights2Status 1 68 `uc 1 Lights3Status 1 69 `uc 1 StatusOn 1 70 :1:0 
`uc 1 StatusOff 1 70 :1:1 
]
"64 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[s S8034 DimmerLights 13 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 OverLoad 1 0 :1:7 
`uc 1 DimmingTime 1 1 `uc 1 DimmingTimeValue 1 2 `uc 1 Count 1 3 `uc 1 DimmingValue 1 4 `uc 1 MaxmumValue 1 5 `uc 1 MinimumValue 1 6 `uc 1 Flag 1 7 :1:0 
`uc 1 TriacTime 1 8 `uc 1 Switch 1 9 :1:0 
`uc 1 Trigger 1 9 :1:1 
`uc 1 AdjGo 1 9 :1:2 
`uc 1 TriggerAdj 1 9 :1:3 
`uc 1 Triac 1 9 :1:4 
`uc 1 MosfetOpen 1 9 :1:5 
`uc 1 MosfetClose 1 9 :1:6 
`uc 1 DetectOpen 1 9 :1:7 
`uc 1 DetectClose 1 10 :1:0 
`uc 1 DetectCount 1 11 `uc 1 Clear 1 12 :1:0 
]
"81 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[s S8066 Dimmer 3 `uc 1 Detect 1 0 :1:0 
`uc 1 Load 1 1 `uc 1 Correction 1 2 ]
"148
[s S8072 DelayOff 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[s S8080 PF 8 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 Safe 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`ui 1 AD 2 1 `ui 1 ADRES 2 3 `uc 1 Count 1 5 `ui 1 Time 2 6 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[s S8100 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S8108 . 1 `S407 1 . 1 0 ]
"196
[s S8123 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S8125 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S8131 . 1 `S438 1 . 1 0 `S440 1 . 1 0 ]
"217
[s S8137 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S8139 . 1 `S460 1 . 1 0 ]
"239
[s S8153 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S8162 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S8167 . 1 `S478 1 . 1 0 `S487 1 . 1 0 ]
"271
[s S8180 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S8189 . 1 `S519 1 . 1 0 ]
"297
[s S8201 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S8210 . 1 `S549 1 . 1 0 ]
"323
[s S8222 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S8231 . 1 `S579 1 . 1 0 ]
"342
[s S8236 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S8241 . 1 `S602 1 . 1 0 ]
"372
[s S8253 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S8262 . 1 `S624 1 . 1 0 ]
"393
[s S8269 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S8278 . 1 `S649 1 . 1 0 ]
"434
[s S8293 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S8300 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S8306 . 1 `S682 1 . 1 0 `S689 1 . 1 0 ]
"465
[s S8319 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S8327 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S8330 . 1 `S721 1 . 1 0 `S729 1 . 1 0 ]
"501
[s S8344 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S8348 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S8356 . 1 `S757 1 . 1 0 `S761 1 . 1 0 ]
"537
[s S8369 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S8378 . 1 `S794 1 . 1 0 ]
"564
[s S8390 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S8399 . 1 `S824 1 . 1 0 ]
"591
[s S8411 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S8420 . 1 `S854 1 . 1 0 ]
"608
[s S8424 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
]
[u S8429 . 1 `S876 1 . 1 0 ]
"640
[s S8441 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S8450 . 1 `S898 1 . 1 0 ]
"665
[s S8457 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S8466 . 1 `S923 1 . 1 0 ]
"699
[s S8480 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S8487 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S8494 . 1 `S955 1 . 1 0 `S962 1 . 1 0 ]
"737
[s S8506 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S8515 . 1 `S995 1 . 1 0 ]
"763
[s S8525 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S8528 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S8535 . 1 `S1023 1 . 1 0 `S1026 1 . 1 0 ]
"790
[s S8546 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S8551 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S8559 . 1 `S1054 1 . 1 0 `S1059 1 . 1 0 ]
"824
[s S8570 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S8579 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S8582 . 1 `S1091 1 . 1 0 `S1100 1 . 1 0 ]
"874
[s S8599 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S8604 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S8612 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S8615 . 1 `S1132 1 . 1 0 `S1137 1 . 1 0 `S1145 1 . 1 0 ]
"909
[s S8627 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S8633 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S8640 . 1 `S1176 1 . 1 0 `S1182 1 . 1 0 ]
"945
[s S8653 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S8662 . 1 `S1215 1 . 1 0 ]
"971
[s S8674 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S8683 . 1 `S1245 1 . 1 0 ]
"997
[s S8695 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S8704 . 1 `S1275 1 . 1 0 ]
"1021
[s S8711 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S8716 . 1 `S1300 1 . 1 0 ]
"1048
[s S8726 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S8733 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S8736 . 1 `S1320 1 . 1 0 `S1327 1 . 1 0 ]
"1073
[s S8743 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S8751 . 1 `S1347 1 . 1 0 ]
"1100
[s S8760 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S8769 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S8771 . 1 `S1372 1 . 1 0 `S1381 1 . 1 0 ]
"1127
[s S8782 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S8790 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S8792 . 1 `S1405 1 . 1 0 `S1413 1 . 1 0 ]
"1155
[s S8805 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S8814 . 1 `S1438 1 . 1 0 ]
"1177
[s S8819 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S8821 . 1 `S1461 1 . 1 0 ]
"1196
[s S8827 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S8829 . 1 `S1471 1 . 1 0 ]
"1225
[s S8841 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S8850 . 1 `S1487 1 . 1 0 ]
"1249
[s S8857 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S8860 . 1 `S1512 1 . 1 0 ]
"1295
[s S8877 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S8886 . 1 `S1535 1 . 1 0 ]
"1330
[s S8898 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S8907 . 1 `S1565 1 . 1 0 ]
"1361
[s S8917 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S8926 . 1 `S1593 1 . 1 0 ]
"1392
[s S8938 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S8947 . 1 `S1623 1 . 1 0 ]
"1411
[s S8952 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S8955 . 1 `S1646 1 . 1 0 ]
"1447
[s S8974 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S8983 . 1 `S1671 1 . 1 0 ]
"1475
[s S8997 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S9003 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S9008 . 1 `S1703 1 . 1 0 `S1709 1 . 1 0 ]
"1505
[s S9022 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S9031 . 1 `S1739 1 . 1 0 ]
"1532
[s S9044 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S9053 . 1 `S1770 1 . 1 0 ]
"1569
[s S9065 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S9069 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S9078 . 1 `S1800 1 . 1 0 `S1804 1 . 1 0 ]
"1606
[s S9091 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S9095 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S9104 . 1 `S1839 1 . 1 0 `S1843 1 . 1 0 ]
"1643
[s S9117 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S9126 . 1 `S1878 1 . 1 0 ]
"1670
[s S9138 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S9147 . 1 `S1908 1 . 1 0 ]
"1697
[s S9159 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S9168 . 1 `S1938 1 . 1 0 ]
"1723
[s S9175 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S9179 . 1 `S1963 1 . 1 0 ]
"1739
[s S9184 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S9186 . 1 `S1976 1 . 1 0 ]
"1750
[s S9190 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S9192 . 1 `S1984 1 . 1 0 ]
"1778
[s S9200 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S9202 . 1 `S1996 1 . 1 0 ]
"1795
[s S9207 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S9209 . 1 `S2005 1 . 1 0 ]
"1802
[s S9212 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 Count1 2 3 `ui 1 DimmerCount 2 5 ]
"188 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[s S9219 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`uc 1 LoopSave 1 34 :1:2 
`ui 1 Time 2 35 ]
"249 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\LED_B1.c
[s S9255 Product 32 `[32]uc 1 Data 32 0 ]
"297 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[s S9259 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"371
[s S9287 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Touch 1 0 :1:1 
`uc 1 Debounce 1 0 :1:2 
`uc 1 Hold1 1 0 :1:3 
`uc 1 Hold2 1 0 :1:4 
`uc 1 Hold3 1 0 :1:5 
`uc 1 Status 1 0 :1:6 
`uc 1 Flag 1 0 :1:7 
`uc 1 Adj 1 1 :1:0 
`uc 1 DebounceTime 1 2 `ui 1 Hold1Time 2 3 `ui 1 Hold2Time 2 5 `ui 1 Hold3Time 2 7 ]
"35 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[s S9303 Buzzer 12 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus1 1 0 :1:3 
`uc 1 BufferStatus2 1 0 :1:4 
`uc 1 Switch 1 0 :1:5 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer1 1 4 `uc 1 CountBuffer2 1 5 `ui 1 TimeValue 2 6 `ui 1 TimeValueBuffer1 2 8 `ui 1 TimeValueBuffer2 2 10 ]
"43 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[s S9319 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[s S9328 OverTemp 14 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 ADtoGO 1 0 :1:2 
`uc 1 LoadADGO 1 0 :1:3 
`uc 1 Safe 1 0 :1:4 
`ui 1 Time 2 1 `uc 1 Count 1 3 `ui 1 AD 2 4 `[2]ui 1 ADH 4 6 `ui 1 ADRES 2 10 `uc 1 AD1 1 12 `uc 1 AD2 1 13 ]
"292 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[s S9363 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 Key 1 0 :1:7 
`uc 1 DebounceTime 1 1 ]
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[s S9375 RFSW 1 `uc 1 Status 1 0 :1:0 
]
"90
[s S9379 OverLoad 71 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 LightsON 1 0 :1:2 
`uc 1 Safe 1 0 :1:3 
`uc 1 ADtoGO 1 0 :1:4 
`uc 1 ERROR 1 0 :1:5 
`ui 1 Time 2 1 `ui 1 ErrorTime 2 3 `uc 1 ErrorStatus 1 5 `ui 1 TotalLoad 2 6 `[9]ui 1 AH 18 8 `[9]ui 1 AL 18 26 `ui 1 AD 2 44 `ui 1 ADH 2 46 `ui 1 ADL 2 48 `ui 1 ADRES 2 50 `ui 1 LightsJudgeValue 2 52 `ui 1 JudgeValue 2 54 `ui 1 Judge 2 56 `uc 1 Count 1 58 `uc 1 OffCount 1 59 `uc 1 ErrorCount 1 60 `uc 1 UpdateCount 1 61 `uc 1 LightsCount 1 62 `uc 1 NumberCount 1 63 `uc 1 CloseCount 1 64 `uc 1 ADCount 1 65 `uc 1 SafeCount 1 66 `uc 1 Lights1Status 1 67 `uc 1 Lights2Status 1 68 `uc 1 Lights3Status 1 69 `uc 1 StatusOn 1 70 :1:0 
`uc 1 StatusOff 1 70 :1:1 
]
"64 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[s S9415 DimmerLights 13 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 OverLoad 1 0 :1:7 
`uc 1 DimmingTime 1 1 `uc 1 DimmingTimeValue 1 2 `uc 1 Count 1 3 `uc 1 DimmingValue 1 4 `uc 1 MaxmumValue 1 5 `uc 1 MinimumValue 1 6 `uc 1 Flag 1 7 :1:0 
`uc 1 TriacTime 1 8 `uc 1 Switch 1 9 :1:0 
`uc 1 Trigger 1 9 :1:1 
`uc 1 AdjGo 1 9 :1:2 
`uc 1 TriggerAdj 1 9 :1:3 
`uc 1 Triac 1 9 :1:4 
`uc 1 MosfetOpen 1 9 :1:5 
`uc 1 MosfetClose 1 9 :1:6 
`uc 1 DetectOpen 1 9 :1:7 
`uc 1 DetectClose 1 10 :1:0 
`uc 1 DetectCount 1 11 `uc 1 Clear 1 12 :1:0 
]
"81 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[s S9447 Dimmer 3 `uc 1 Detect 1 0 :1:0 
`uc 1 Load 1 1 `uc 1 Correction 1 2 ]
"148
[s S9453 DelayOff 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[s S9461 PF 8 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 Safe 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`ui 1 AD 2 1 `ui 1 ADRES 2 3 `uc 1 Count 1 5 `ui 1 Time 2 6 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[s S9481 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S9489 . 1 `S407 1 . 1 0 ]
"196
[s S9504 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S9506 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S9512 . 1 `S438 1 . 1 0 `S440 1 . 1 0 ]
"217
[s S9518 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S9520 . 1 `S460 1 . 1 0 ]
"239
[s S9534 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S9543 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S9548 . 1 `S478 1 . 1 0 `S487 1 . 1 0 ]
"271
[s S9561 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S9570 . 1 `S519 1 . 1 0 ]
"297
[s S9582 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S9591 . 1 `S549 1 . 1 0 ]
"323
[s S9603 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S9612 . 1 `S579 1 . 1 0 ]
"342
[s S9617 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S9622 . 1 `S602 1 . 1 0 ]
"372
[s S9634 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S9643 . 1 `S624 1 . 1 0 ]
"393
[s S9650 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S9659 . 1 `S649 1 . 1 0 ]
"434
[s S9674 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S9681 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S9687 . 1 `S682 1 . 1 0 `S689 1 . 1 0 ]
"465
[s S9700 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S9708 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S9711 . 1 `S721 1 . 1 0 `S729 1 . 1 0 ]
"501
[s S9725 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S9729 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S9737 . 1 `S757 1 . 1 0 `S761 1 . 1 0 ]
"537
[s S9750 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S9759 . 1 `S794 1 . 1 0 ]
"564
[s S9771 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S9780 . 1 `S824 1 . 1 0 ]
"591
[s S9792 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S9801 . 1 `S854 1 . 1 0 ]
"608
[s S9805 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
]
[u S9810 . 1 `S876 1 . 1 0 ]
"640
[s S9822 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S9831 . 1 `S898 1 . 1 0 ]
"665
[s S9838 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S9847 . 1 `S923 1 . 1 0 ]
"699
[s S9861 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S9868 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S9875 . 1 `S955 1 . 1 0 `S962 1 . 1 0 ]
"737
[s S9887 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S9896 . 1 `S995 1 . 1 0 ]
"763
[s S9906 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S9909 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S9916 . 1 `S1023 1 . 1 0 `S1026 1 . 1 0 ]
"790
[s S9927 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S9932 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S9940 . 1 `S1054 1 . 1 0 `S1059 1 . 1 0 ]
"824
[s S9951 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S9960 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S9963 . 1 `S1091 1 . 1 0 `S1100 1 . 1 0 ]
"874
[s S9980 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S9985 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S9993 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S9996 . 1 `S1132 1 . 1 0 `S1137 1 . 1 0 `S1145 1 . 1 0 ]
"909
[s S10008 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S10014 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S10021 . 1 `S1176 1 . 1 0 `S1182 1 . 1 0 ]
"945
[s S10034 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S10043 . 1 `S1215 1 . 1 0 ]
"971
[s S10055 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S10064 . 1 `S1245 1 . 1 0 ]
"997
[s S10076 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S10085 . 1 `S1275 1 . 1 0 ]
"1021
[s S10092 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S10097 . 1 `S1300 1 . 1 0 ]
"1048
[s S10107 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S10114 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S10117 . 1 `S1320 1 . 1 0 `S1327 1 . 1 0 ]
"1073
[s S10124 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S10132 . 1 `S1347 1 . 1 0 ]
"1100
[s S10141 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S10150 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S10152 . 1 `S1372 1 . 1 0 `S1381 1 . 1 0 ]
"1127
[s S10163 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S10171 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S10173 . 1 `S1405 1 . 1 0 `S1413 1 . 1 0 ]
"1155
[s S10186 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S10195 . 1 `S1438 1 . 1 0 ]
"1177
[s S10200 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S10202 . 1 `S1461 1 . 1 0 ]
"1196
[s S10208 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S10210 . 1 `S1471 1 . 1 0 ]
"1225
[s S10222 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S10231 . 1 `S1487 1 . 1 0 ]
"1249
[s S10238 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S10241 . 1 `S1512 1 . 1 0 ]
"1295
[s S10258 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S10267 . 1 `S1535 1 . 1 0 ]
"1330
[s S10279 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S10288 . 1 `S1565 1 . 1 0 ]
"1361
[s S10298 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S10307 . 1 `S1593 1 . 1 0 ]
"1392
[s S10319 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S10328 . 1 `S1623 1 . 1 0 ]
"1411
[s S10333 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S10336 . 1 `S1646 1 . 1 0 ]
"1447
[s S10355 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S10364 . 1 `S1671 1 . 1 0 ]
"1475
[s S10378 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S10384 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S10389 . 1 `S1703 1 . 1 0 `S1709 1 . 1 0 ]
"1505
[s S10403 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S10412 . 1 `S1739 1 . 1 0 ]
"1532
[s S10425 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S10434 . 1 `S1770 1 . 1 0 ]
"1569
[s S10446 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S10450 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S10459 . 1 `S1800 1 . 1 0 `S1804 1 . 1 0 ]
"1606
[s S10472 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S10476 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S10485 . 1 `S1839 1 . 1 0 `S1843 1 . 1 0 ]
"1643
[s S10498 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S10507 . 1 `S1878 1 . 1 0 ]
"1670
[s S10519 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S10528 . 1 `S1908 1 . 1 0 ]
"1697
[s S10540 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S10549 . 1 `S1938 1 . 1 0 ]
"1723
[s S10556 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S10560 . 1 `S1963 1 . 1 0 ]
"1739
[s S10565 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S10567 . 1 `S1976 1 . 1 0 ]
"1750
[s S10571 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S10573 . 1 `S1984 1 . 1 0 ]
"1778
[s S10581 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S10583 . 1 `S1996 1 . 1 0 ]
"1795
[s S10588 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S10590 . 1 `S2005 1 . 1 0 ]
"1802
[s S10593 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 Count1 2 3 `ui 1 DimmerCount 2 5 ]
"188 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[s S10600 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`uc 1 LoopSave 1 34 :1:2 
`ui 1 Time 2 35 ]
"184 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\main.c
[s S10719 Product 32 `[32]uc 1 Data 32 0 ]
"297 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[s S10723 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"371
[s S10751 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Touch 1 0 :1:1 
`uc 1 Debounce 1 0 :1:2 
`uc 1 Hold1 1 0 :1:3 
`uc 1 Hold2 1 0 :1:4 
`uc 1 Hold3 1 0 :1:5 
`uc 1 Status 1 0 :1:6 
`uc 1 Flag 1 0 :1:7 
`uc 1 Adj 1 1 :1:0 
`uc 1 DebounceTime 1 2 `ui 1 Hold1Time 2 3 `ui 1 Hold2Time 2 5 `ui 1 Hold3Time 2 7 ]
"35 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[s S10767 Buzzer 12 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus1 1 0 :1:3 
`uc 1 BufferStatus2 1 0 :1:4 
`uc 1 Switch 1 0 :1:5 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer1 1 4 `uc 1 CountBuffer2 1 5 `ui 1 TimeValue 2 6 `ui 1 TimeValueBuffer1 2 8 `ui 1 TimeValueBuffer2 2 10 ]
"43 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[s S10783 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[s S10792 OverTemp 14 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 ADtoGO 1 0 :1:2 
`uc 1 LoadADGO 1 0 :1:3 
`uc 1 Safe 1 0 :1:4 
`ui 1 Time 2 1 `uc 1 Count 1 3 `ui 1 AD 2 4 `[2]ui 1 ADH 4 6 `ui 1 ADRES 2 10 `uc 1 AD1 1 12 `uc 1 AD2 1 13 ]
"292 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[s S10827 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 Key 1 0 :1:7 
`uc 1 DebounceTime 1 1 ]
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[s S10839 RFSW 1 `uc 1 Status 1 0 :1:0 
]
"90
[s S10843 OverLoad 71 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 LightsON 1 0 :1:2 
`uc 1 Safe 1 0 :1:3 
`uc 1 ADtoGO 1 0 :1:4 
`uc 1 ERROR 1 0 :1:5 
`ui 1 Time 2 1 `ui 1 ErrorTime 2 3 `uc 1 ErrorStatus 1 5 `ui 1 TotalLoad 2 6 `[9]ui 1 AH 18 8 `[9]ui 1 AL 18 26 `ui 1 AD 2 44 `ui 1 ADH 2 46 `ui 1 ADL 2 48 `ui 1 ADRES 2 50 `ui 1 LightsJudgeValue 2 52 `ui 1 JudgeValue 2 54 `ui 1 Judge 2 56 `uc 1 Count 1 58 `uc 1 OffCount 1 59 `uc 1 ErrorCount 1 60 `uc 1 UpdateCount 1 61 `uc 1 LightsCount 1 62 `uc 1 NumberCount 1 63 `uc 1 CloseCount 1 64 `uc 1 ADCount 1 65 `uc 1 SafeCount 1 66 `uc 1 Lights1Status 1 67 `uc 1 Lights2Status 1 68 `uc 1 Lights3Status 1 69 `uc 1 StatusOn 1 70 :1:0 
`uc 1 StatusOff 1 70 :1:1 
]
"64 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[s S10879 DimmerLights 13 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 OverLoad 1 0 :1:7 
`uc 1 DimmingTime 1 1 `uc 1 DimmingTimeValue 1 2 `uc 1 Count 1 3 `uc 1 DimmingValue 1 4 `uc 1 MaxmumValue 1 5 `uc 1 MinimumValue 1 6 `uc 1 Flag 1 7 :1:0 
`uc 1 TriacTime 1 8 `uc 1 Switch 1 9 :1:0 
`uc 1 Trigger 1 9 :1:1 
`uc 1 AdjGo 1 9 :1:2 
`uc 1 TriggerAdj 1 9 :1:3 
`uc 1 Triac 1 9 :1:4 
`uc 1 MosfetOpen 1 9 :1:5 
`uc 1 MosfetClose 1 9 :1:6 
`uc 1 DetectOpen 1 9 :1:7 
`uc 1 DetectClose 1 10 :1:0 
`uc 1 DetectCount 1 11 `uc 1 Clear 1 12 :1:0 
]
"81 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[s S10911 Dimmer 3 `uc 1 Detect 1 0 :1:0 
`uc 1 Load 1 1 `uc 1 Correction 1 2 ]
"148
[s S10917 DelayOff 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[s S10925 PF 8 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 Safe 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`ui 1 AD 2 1 `ui 1 ADRES 2 3 `uc 1 Count 1 5 `ui 1 Time 2 6 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[s S10945 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S10953 . 1 `S407 1 . 1 0 ]
"196
[s S10968 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S10970 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S10976 . 1 `S438 1 . 1 0 `S440 1 . 1 0 ]
"217
[s S10982 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S10984 . 1 `S460 1 . 1 0 ]
"239
[s S10998 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S11007 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S11012 . 1 `S478 1 . 1 0 `S487 1 . 1 0 ]
"271
[s S11025 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S11034 . 1 `S519 1 . 1 0 ]
"297
[s S11046 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S11055 . 1 `S549 1 . 1 0 ]
"323
[s S11067 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S11076 . 1 `S579 1 . 1 0 ]
"342
[s S11081 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S11086 . 1 `S602 1 . 1 0 ]
"372
[s S11098 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S11107 . 1 `S624 1 . 1 0 ]
"393
[s S11114 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S11123 . 1 `S649 1 . 1 0 ]
"434
[s S11138 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S11145 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S11151 . 1 `S682 1 . 1 0 `S689 1 . 1 0 ]
"465
[s S11164 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S11172 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S11175 . 1 `S721 1 . 1 0 `S729 1 . 1 0 ]
"501
[s S11189 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S11193 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S11201 . 1 `S757 1 . 1 0 `S761 1 . 1 0 ]
"537
[s S11214 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S11223 . 1 `S794 1 . 1 0 ]
"564
[s S11235 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S11244 . 1 `S824 1 . 1 0 ]
"591
[s S11256 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S11265 . 1 `S854 1 . 1 0 ]
"608
[s S11269 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
]
[u S11274 . 1 `S876 1 . 1 0 ]
"640
[s S11286 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S11295 . 1 `S898 1 . 1 0 ]
"665
[s S11302 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S11311 . 1 `S923 1 . 1 0 ]
"699
[s S11325 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S11332 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S11339 . 1 `S955 1 . 1 0 `S962 1 . 1 0 ]
"737
[s S11351 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S11360 . 1 `S995 1 . 1 0 ]
"763
[s S11370 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S11373 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S11380 . 1 `S1023 1 . 1 0 `S1026 1 . 1 0 ]
"790
[s S11391 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S11396 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S11404 . 1 `S1054 1 . 1 0 `S1059 1 . 1 0 ]
"824
[s S11415 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S11424 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S11427 . 1 `S1091 1 . 1 0 `S1100 1 . 1 0 ]
"874
[s S11444 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S11449 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S11457 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S11460 . 1 `S1132 1 . 1 0 `S1137 1 . 1 0 `S1145 1 . 1 0 ]
"909
[s S11472 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S11478 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S11485 . 1 `S1176 1 . 1 0 `S1182 1 . 1 0 ]
"945
[s S11498 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S11507 . 1 `S1215 1 . 1 0 ]
"971
[s S11519 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S11528 . 1 `S1245 1 . 1 0 ]
"997
[s S11540 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S11549 . 1 `S1275 1 . 1 0 ]
"1021
[s S11556 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S11561 . 1 `S1300 1 . 1 0 ]
"1048
[s S11571 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S11578 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S11581 . 1 `S1320 1 . 1 0 `S1327 1 . 1 0 ]
"1073
[s S11588 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S11596 . 1 `S1347 1 . 1 0 ]
"1100
[s S11605 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S11614 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S11616 . 1 `S1372 1 . 1 0 `S1381 1 . 1 0 ]
"1127
[s S11627 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S11635 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S11637 . 1 `S1405 1 . 1 0 `S1413 1 . 1 0 ]
"1155
[s S11650 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S11659 . 1 `S1438 1 . 1 0 ]
"1177
[s S11664 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S11666 . 1 `S1461 1 . 1 0 ]
"1196
[s S11672 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S11674 . 1 `S1471 1 . 1 0 ]
"1225
[s S11686 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S11695 . 1 `S1487 1 . 1 0 ]
"1249
[s S11702 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S11705 . 1 `S1512 1 . 1 0 ]
"1295
[s S11722 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S11731 . 1 `S1535 1 . 1 0 ]
"1330
[s S11743 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S11752 . 1 `S1565 1 . 1 0 ]
"1361
[s S11762 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S11771 . 1 `S1593 1 . 1 0 ]
"1392
[s S11783 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S11792 . 1 `S1623 1 . 1 0 ]
"1411
[s S11797 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S11800 . 1 `S1646 1 . 1 0 ]
"1447
[s S11819 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S11828 . 1 `S1671 1 . 1 0 ]
"1475
[s S11842 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S11848 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S11853 . 1 `S1703 1 . 1 0 `S1709 1 . 1 0 ]
"1505
[s S11867 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S11876 . 1 `S1739 1 . 1 0 ]
"1532
[s S11889 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S11898 . 1 `S1770 1 . 1 0 ]
"1569
[s S11910 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S11914 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S11923 . 1 `S1800 1 . 1 0 `S1804 1 . 1 0 ]
"1606
[s S11936 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S11940 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S11949 . 1 `S1839 1 . 1 0 `S1843 1 . 1 0 ]
"1643
[s S11962 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S11971 . 1 `S1878 1 . 1 0 ]
"1670
[s S11983 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S11992 . 1 `S1908 1 . 1 0 ]
"1697
[s S12004 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S12013 . 1 `S1938 1 . 1 0 ]
"1723
[s S12020 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S12024 . 1 `S1963 1 . 1 0 ]
"1739
[s S12029 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S12031 . 1 `S1976 1 . 1 0 ]
"1750
[s S12035 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S12037 . 1 `S1984 1 . 1 0 ]
"1778
[s S12045 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S12047 . 1 `S1996 1 . 1 0 ]
"1795
[s S12052 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S12054 . 1 `S2005 1 . 1 0 ]
"1802
[s S12057 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 Count1 2 3 `ui 1 DimmerCount 2 5 ]
"188 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[s S12064 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`uc 1 LoopSave 1 34 :1:2 
`ui 1 Time 2 35 ]
"57 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\MCU_16f1518_B1.c
[v F2012 `(v  1 t 0 ]
"575
[s S12165 Product 32 `[32]uc 1 Data 32 0 ]
"297 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[s S12169 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"371
[s S12197 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Touch 1 0 :1:1 
`uc 1 Debounce 1 0 :1:2 
`uc 1 Hold1 1 0 :1:3 
`uc 1 Hold2 1 0 :1:4 
`uc 1 Hold3 1 0 :1:5 
`uc 1 Status 1 0 :1:6 
`uc 1 Flag 1 0 :1:7 
`uc 1 Adj 1 1 :1:0 
`uc 1 DebounceTime 1 2 `ui 1 Hold1Time 2 3 `ui 1 Hold2Time 2 5 `ui 1 Hold3Time 2 7 ]
"35 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[s S12213 Buzzer 12 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus1 1 0 :1:3 
`uc 1 BufferStatus2 1 0 :1:4 
`uc 1 Switch 1 0 :1:5 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer1 1 4 `uc 1 CountBuffer2 1 5 `ui 1 TimeValue 2 6 `ui 1 TimeValueBuffer1 2 8 `ui 1 TimeValueBuffer2 2 10 ]
"43 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[s S12229 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[s S12238 OverTemp 14 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 ADtoGO 1 0 :1:2 
`uc 1 LoadADGO 1 0 :1:3 
`uc 1 Safe 1 0 :1:4 
`ui 1 Time 2 1 `uc 1 Count 1 3 `ui 1 AD 2 4 `[2]ui 1 ADH 4 6 `ui 1 ADRES 2 10 `uc 1 AD1 1 12 `uc 1 AD2 1 13 ]
"292 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[s S12273 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 Key 1 0 :1:7 
`uc 1 DebounceTime 1 1 ]
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[s S12285 RFSW 1 `uc 1 Status 1 0 :1:0 
]
"90
[s S12289 OverLoad 71 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 LightsON 1 0 :1:2 
`uc 1 Safe 1 0 :1:3 
`uc 1 ADtoGO 1 0 :1:4 
`uc 1 ERROR 1 0 :1:5 
`ui 1 Time 2 1 `ui 1 ErrorTime 2 3 `uc 1 ErrorStatus 1 5 `ui 1 TotalLoad 2 6 `[9]ui 1 AH 18 8 `[9]ui 1 AL 18 26 `ui 1 AD 2 44 `ui 1 ADH 2 46 `ui 1 ADL 2 48 `ui 1 ADRES 2 50 `ui 1 LightsJudgeValue 2 52 `ui 1 JudgeValue 2 54 `ui 1 Judge 2 56 `uc 1 Count 1 58 `uc 1 OffCount 1 59 `uc 1 ErrorCount 1 60 `uc 1 UpdateCount 1 61 `uc 1 LightsCount 1 62 `uc 1 NumberCount 1 63 `uc 1 CloseCount 1 64 `uc 1 ADCount 1 65 `uc 1 SafeCount 1 66 `uc 1 Lights1Status 1 67 `uc 1 Lights2Status 1 68 `uc 1 Lights3Status 1 69 `uc 1 StatusOn 1 70 :1:0 
`uc 1 StatusOff 1 70 :1:1 
]
"64 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[s S12325 DimmerLights 13 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 OverLoad 1 0 :1:7 
`uc 1 DimmingTime 1 1 `uc 1 DimmingTimeValue 1 2 `uc 1 Count 1 3 `uc 1 DimmingValue 1 4 `uc 1 MaxmumValue 1 5 `uc 1 MinimumValue 1 6 `uc 1 Flag 1 7 :1:0 
`uc 1 TriacTime 1 8 `uc 1 Switch 1 9 :1:0 
`uc 1 Trigger 1 9 :1:1 
`uc 1 AdjGo 1 9 :1:2 
`uc 1 TriggerAdj 1 9 :1:3 
`uc 1 Triac 1 9 :1:4 
`uc 1 MosfetOpen 1 9 :1:5 
`uc 1 MosfetClose 1 9 :1:6 
`uc 1 DetectOpen 1 9 :1:7 
`uc 1 DetectClose 1 10 :1:0 
`uc 1 DetectCount 1 11 `uc 1 Clear 1 12 :1:0 
]
"81 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[s S12357 Dimmer 3 `uc 1 Detect 1 0 :1:0 
`uc 1 Load 1 1 `uc 1 Correction 1 2 ]
"148
[s S12363 DelayOff 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[s S12371 PF 8 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 Safe 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`ui 1 AD 2 1 `ui 1 ADRES 2 3 `uc 1 Count 1 5 `ui 1 Time 2 6 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[s S12391 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S12399 . 1 `S407 1 . 1 0 ]
"196
[s S12414 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S12416 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S12422 . 1 `S438 1 . 1 0 `S440 1 . 1 0 ]
"217
[s S12428 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S12430 . 1 `S460 1 . 1 0 ]
"239
[s S12444 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S12453 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S12458 . 1 `S478 1 . 1 0 `S487 1 . 1 0 ]
"271
[s S12471 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S12480 . 1 `S519 1 . 1 0 ]
"297
[s S12492 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S12501 . 1 `S549 1 . 1 0 ]
"323
[s S12513 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S12522 . 1 `S579 1 . 1 0 ]
"342
[s S12527 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S12532 . 1 `S602 1 . 1 0 ]
"372
[s S12544 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S12553 . 1 `S624 1 . 1 0 ]
"393
[s S12560 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S12569 . 1 `S649 1 . 1 0 ]
"434
[s S12584 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S12591 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S12597 . 1 `S682 1 . 1 0 `S689 1 . 1 0 ]
"465
[s S12610 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S12618 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S12621 . 1 `S721 1 . 1 0 `S729 1 . 1 0 ]
"501
[s S12635 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S12639 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S12647 . 1 `S757 1 . 1 0 `S761 1 . 1 0 ]
"537
[s S12660 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S12669 . 1 `S794 1 . 1 0 ]
"564
[s S12681 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S12690 . 1 `S824 1 . 1 0 ]
"591
[s S12702 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S12711 . 1 `S854 1 . 1 0 ]
"608
[s S12715 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
]
[u S12720 . 1 `S876 1 . 1 0 ]
"640
[s S12732 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S12741 . 1 `S898 1 . 1 0 ]
"665
[s S12748 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S12757 . 1 `S923 1 . 1 0 ]
"699
[s S12771 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S12778 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S12785 . 1 `S955 1 . 1 0 `S962 1 . 1 0 ]
"737
[s S12797 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S12806 . 1 `S995 1 . 1 0 ]
"763
[s S12816 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S12819 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S12826 . 1 `S1023 1 . 1 0 `S1026 1 . 1 0 ]
"790
[s S12837 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S12842 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S12850 . 1 `S1054 1 . 1 0 `S1059 1 . 1 0 ]
"824
[s S12861 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S12870 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S12873 . 1 `S1091 1 . 1 0 `S1100 1 . 1 0 ]
"874
[s S12890 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S12895 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S12903 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S12906 . 1 `S1132 1 . 1 0 `S1137 1 . 1 0 `S1145 1 . 1 0 ]
"909
[s S12918 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S12924 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S12931 . 1 `S1176 1 . 1 0 `S1182 1 . 1 0 ]
"945
[s S12944 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S12953 . 1 `S1215 1 . 1 0 ]
"971
[s S12965 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S12974 . 1 `S1245 1 . 1 0 ]
"997
[s S12986 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S12995 . 1 `S1275 1 . 1 0 ]
"1021
[s S13002 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S13007 . 1 `S1300 1 . 1 0 ]
"1048
[s S13017 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S13024 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S13027 . 1 `S1320 1 . 1 0 `S1327 1 . 1 0 ]
"1073
[s S13034 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S13042 . 1 `S1347 1 . 1 0 ]
"1100
[s S13051 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S13060 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S13062 . 1 `S1372 1 . 1 0 `S1381 1 . 1 0 ]
"1127
[s S13073 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S13081 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S13083 . 1 `S1405 1 . 1 0 `S1413 1 . 1 0 ]
"1155
[s S13096 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S13105 . 1 `S1438 1 . 1 0 ]
"1177
[s S13110 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S13112 . 1 `S1461 1 . 1 0 ]
"1196
[s S13118 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S13120 . 1 `S1471 1 . 1 0 ]
"1225
[s S13132 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S13141 . 1 `S1487 1 . 1 0 ]
"1249
[s S13148 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S13151 . 1 `S1512 1 . 1 0 ]
"1295
[s S13168 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S13177 . 1 `S1535 1 . 1 0 ]
"1330
[s S13189 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S13198 . 1 `S1565 1 . 1 0 ]
"1361
[s S13208 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S13217 . 1 `S1593 1 . 1 0 ]
"1392
[s S13229 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S13238 . 1 `S1623 1 . 1 0 ]
"1411
[s S13243 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S13246 . 1 `S1646 1 . 1 0 ]
"1447
[s S13265 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S13274 . 1 `S1671 1 . 1 0 ]
"1475
[s S13288 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S13294 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S13299 . 1 `S1703 1 . 1 0 `S1709 1 . 1 0 ]
"1505
[s S13313 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S13322 . 1 `S1739 1 . 1 0 ]
"1532
[s S13335 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S13344 . 1 `S1770 1 . 1 0 ]
"1569
[s S13356 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S13360 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S13369 . 1 `S1800 1 . 1 0 `S1804 1 . 1 0 ]
"1606
[s S13382 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S13386 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S13395 . 1 `S1839 1 . 1 0 `S1843 1 . 1 0 ]
"1643
[s S13408 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S13417 . 1 `S1878 1 . 1 0 ]
"1670
[s S13429 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S13438 . 1 `S1908 1 . 1 0 ]
"1697
[s S13450 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S13459 . 1 `S1938 1 . 1 0 ]
"1723
[s S13466 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S13470 . 1 `S1963 1 . 1 0 ]
"1739
[s S13475 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S13477 . 1 `S1976 1 . 1 0 ]
"1750
[s S13481 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S13483 . 1 `S1984 1 . 1 0 ]
"1778
[s S13491 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S13493 . 1 `S1996 1 . 1 0 ]
"1795
[s S13498 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S13500 . 1 `S2005 1 . 1 0 ]
"1802
[s S13503 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 Count1 2 3 `ui 1 DimmerCount 2 5 ]
"188 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[s S13510 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`uc 1 LoopSave 1 34 :1:2 
`ui 1 Time 2 35 ]
"318 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverLoad_B1.c
[s S13601 Product 32 `[32]uc 1 Data 32 0 ]
"297 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[s S13605 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"371
[s S13633 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Touch 1 0 :1:1 
`uc 1 Debounce 1 0 :1:2 
`uc 1 Hold1 1 0 :1:3 
`uc 1 Hold2 1 0 :1:4 
`uc 1 Hold3 1 0 :1:5 
`uc 1 Status 1 0 :1:6 
`uc 1 Flag 1 0 :1:7 
`uc 1 Adj 1 1 :1:0 
`uc 1 DebounceTime 1 2 `ui 1 Hold1Time 2 3 `ui 1 Hold2Time 2 5 `ui 1 Hold3Time 2 7 ]
"35 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[s S13649 Buzzer 12 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus1 1 0 :1:3 
`uc 1 BufferStatus2 1 0 :1:4 
`uc 1 Switch 1 0 :1:5 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer1 1 4 `uc 1 CountBuffer2 1 5 `ui 1 TimeValue 2 6 `ui 1 TimeValueBuffer1 2 8 `ui 1 TimeValueBuffer2 2 10 ]
"43 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[s S13665 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[s S13674 OverTemp 14 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 ADtoGO 1 0 :1:2 
`uc 1 LoadADGO 1 0 :1:3 
`uc 1 Safe 1 0 :1:4 
`ui 1 Time 2 1 `uc 1 Count 1 3 `ui 1 AD 2 4 `[2]ui 1 ADH 4 6 `ui 1 ADRES 2 10 `uc 1 AD1 1 12 `uc 1 AD2 1 13 ]
"292 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[s S13709 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 Key 1 0 :1:7 
`uc 1 DebounceTime 1 1 ]
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[s S13721 RFSW 1 `uc 1 Status 1 0 :1:0 
]
"90
[s S13725 OverLoad 71 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 LightsON 1 0 :1:2 
`uc 1 Safe 1 0 :1:3 
`uc 1 ADtoGO 1 0 :1:4 
`uc 1 ERROR 1 0 :1:5 
`ui 1 Time 2 1 `ui 1 ErrorTime 2 3 `uc 1 ErrorStatus 1 5 `ui 1 TotalLoad 2 6 `[9]ui 1 AH 18 8 `[9]ui 1 AL 18 26 `ui 1 AD 2 44 `ui 1 ADH 2 46 `ui 1 ADL 2 48 `ui 1 ADRES 2 50 `ui 1 LightsJudgeValue 2 52 `ui 1 JudgeValue 2 54 `ui 1 Judge 2 56 `uc 1 Count 1 58 `uc 1 OffCount 1 59 `uc 1 ErrorCount 1 60 `uc 1 UpdateCount 1 61 `uc 1 LightsCount 1 62 `uc 1 NumberCount 1 63 `uc 1 CloseCount 1 64 `uc 1 ADCount 1 65 `uc 1 SafeCount 1 66 `uc 1 Lights1Status 1 67 `uc 1 Lights2Status 1 68 `uc 1 Lights3Status 1 69 `uc 1 StatusOn 1 70 :1:0 
`uc 1 StatusOff 1 70 :1:1 
]
"64 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[s S13761 DimmerLights 13 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 OverLoad 1 0 :1:7 
`uc 1 DimmingTime 1 1 `uc 1 DimmingTimeValue 1 2 `uc 1 Count 1 3 `uc 1 DimmingValue 1 4 `uc 1 MaxmumValue 1 5 `uc 1 MinimumValue 1 6 `uc 1 Flag 1 7 :1:0 
`uc 1 TriacTime 1 8 `uc 1 Switch 1 9 :1:0 
`uc 1 Trigger 1 9 :1:1 
`uc 1 AdjGo 1 9 :1:2 
`uc 1 TriggerAdj 1 9 :1:3 
`uc 1 Triac 1 9 :1:4 
`uc 1 MosfetOpen 1 9 :1:5 
`uc 1 MosfetClose 1 9 :1:6 
`uc 1 DetectOpen 1 9 :1:7 
`uc 1 DetectClose 1 10 :1:0 
`uc 1 DetectCount 1 11 `uc 1 Clear 1 12 :1:0 
]
"81 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[s S13793 Dimmer 3 `uc 1 Detect 1 0 :1:0 
`uc 1 Load 1 1 `uc 1 Correction 1 2 ]
"148
[s S13799 DelayOff 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[s S13807 PF 8 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 Safe 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`ui 1 AD 2 1 `ui 1 ADRES 2 3 `uc 1 Count 1 5 `ui 1 Time 2 6 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[s S13827 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S13835 . 1 `S407 1 . 1 0 ]
"196
[s S13850 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S13852 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S13858 . 1 `S438 1 . 1 0 `S440 1 . 1 0 ]
"217
[s S13864 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S13866 . 1 `S460 1 . 1 0 ]
"239
[s S13880 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S13889 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S13894 . 1 `S478 1 . 1 0 `S487 1 . 1 0 ]
"271
[s S13907 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S13916 . 1 `S519 1 . 1 0 ]
"297
[s S13928 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S13937 . 1 `S549 1 . 1 0 ]
"323
[s S13949 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S13958 . 1 `S579 1 . 1 0 ]
"342
[s S13963 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S13968 . 1 `S602 1 . 1 0 ]
"372
[s S13980 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S13989 . 1 `S624 1 . 1 0 ]
"393
[s S13996 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S14005 . 1 `S649 1 . 1 0 ]
"434
[s S14020 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S14027 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S14033 . 1 `S682 1 . 1 0 `S689 1 . 1 0 ]
"465
[s S14046 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S14054 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S14057 . 1 `S721 1 . 1 0 `S729 1 . 1 0 ]
"501
[s S14071 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S14075 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S14083 . 1 `S757 1 . 1 0 `S761 1 . 1 0 ]
"537
[s S14096 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S14105 . 1 `S794 1 . 1 0 ]
"564
[s S14117 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S14126 . 1 `S824 1 . 1 0 ]
"591
[s S14138 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S14147 . 1 `S854 1 . 1 0 ]
"608
[s S14151 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
]
[u S14156 . 1 `S876 1 . 1 0 ]
"640
[s S14168 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S14177 . 1 `S898 1 . 1 0 ]
"665
[s S14184 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S14193 . 1 `S923 1 . 1 0 ]
"699
[s S14207 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S14214 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S14221 . 1 `S955 1 . 1 0 `S962 1 . 1 0 ]
"737
[s S14233 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S14242 . 1 `S995 1 . 1 0 ]
"763
[s S14252 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S14255 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S14262 . 1 `S1023 1 . 1 0 `S1026 1 . 1 0 ]
"790
[s S14273 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S14278 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S14286 . 1 `S1054 1 . 1 0 `S1059 1 . 1 0 ]
"824
[s S14297 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S14306 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S14309 . 1 `S1091 1 . 1 0 `S1100 1 . 1 0 ]
"874
[s S14326 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S14331 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S14339 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S14342 . 1 `S1132 1 . 1 0 `S1137 1 . 1 0 `S1145 1 . 1 0 ]
"909
[s S14354 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S14360 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S14367 . 1 `S1176 1 . 1 0 `S1182 1 . 1 0 ]
"945
[s S14380 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S14389 . 1 `S1215 1 . 1 0 ]
"971
[s S14401 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S14410 . 1 `S1245 1 . 1 0 ]
"997
[s S14422 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S14431 . 1 `S1275 1 . 1 0 ]
"1021
[s S14438 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S14443 . 1 `S1300 1 . 1 0 ]
"1048
[s S14453 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S14460 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S14463 . 1 `S1320 1 . 1 0 `S1327 1 . 1 0 ]
"1073
[s S14470 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S14478 . 1 `S1347 1 . 1 0 ]
"1100
[s S14487 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S14496 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S14498 . 1 `S1372 1 . 1 0 `S1381 1 . 1 0 ]
"1127
[s S14509 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S14517 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S14519 . 1 `S1405 1 . 1 0 `S1413 1 . 1 0 ]
"1155
[s S14532 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S14541 . 1 `S1438 1 . 1 0 ]
"1177
[s S14546 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S14548 . 1 `S1461 1 . 1 0 ]
"1196
[s S14554 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S14556 . 1 `S1471 1 . 1 0 ]
"1225
[s S14568 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S14577 . 1 `S1487 1 . 1 0 ]
"1249
[s S14584 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S14587 . 1 `S1512 1 . 1 0 ]
"1295
[s S14604 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S14613 . 1 `S1535 1 . 1 0 ]
"1330
[s S14625 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S14634 . 1 `S1565 1 . 1 0 ]
"1361
[s S14644 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S14653 . 1 `S1593 1 . 1 0 ]
"1392
[s S14665 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S14674 . 1 `S1623 1 . 1 0 ]
"1411
[s S14679 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S14682 . 1 `S1646 1 . 1 0 ]
"1447
[s S14701 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S14710 . 1 `S1671 1 . 1 0 ]
"1475
[s S14724 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S14730 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S14735 . 1 `S1703 1 . 1 0 `S1709 1 . 1 0 ]
"1505
[s S14749 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S14758 . 1 `S1739 1 . 1 0 ]
"1532
[s S14771 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S14780 . 1 `S1770 1 . 1 0 ]
"1569
[s S14792 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S14796 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S14805 . 1 `S1800 1 . 1 0 `S1804 1 . 1 0 ]
"1606
[s S14818 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S14822 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S14831 . 1 `S1839 1 . 1 0 `S1843 1 . 1 0 ]
"1643
[s S14844 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S14853 . 1 `S1878 1 . 1 0 ]
"1670
[s S14865 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S14874 . 1 `S1908 1 . 1 0 ]
"1697
[s S14886 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S14895 . 1 `S1938 1 . 1 0 ]
"1723
[s S14902 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S14906 . 1 `S1963 1 . 1 0 ]
"1739
[s S14911 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S14913 . 1 `S1976 1 . 1 0 ]
"1750
[s S14917 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S14919 . 1 `S1984 1 . 1 0 ]
"1778
[s S14927 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S14929 . 1 `S1996 1 . 1 0 ]
"1795
[s S14934 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S14936 . 1 `S2005 1 . 1 0 ]
"1802
[s S14939 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 Count1 2 3 `ui 1 DimmerCount 2 5 ]
"188 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[s S14946 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`uc 1 LoopSave 1 34 :1:2 
`ui 1 Time 2 35 ]
"165 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverTemperature_B1.c
[s S15001 Product 32 `[32]uc 1 Data 32 0 ]
"297 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[s S15005 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"371
[s S15033 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Touch 1 0 :1:1 
`uc 1 Debounce 1 0 :1:2 
`uc 1 Hold1 1 0 :1:3 
`uc 1 Hold2 1 0 :1:4 
`uc 1 Hold3 1 0 :1:5 
`uc 1 Status 1 0 :1:6 
`uc 1 Flag 1 0 :1:7 
`uc 1 Adj 1 1 :1:0 
`uc 1 DebounceTime 1 2 `ui 1 Hold1Time 2 3 `ui 1 Hold2Time 2 5 `ui 1 Hold3Time 2 7 ]
"35 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[s S15049 Buzzer 12 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus1 1 0 :1:3 
`uc 1 BufferStatus2 1 0 :1:4 
`uc 1 Switch 1 0 :1:5 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer1 1 4 `uc 1 CountBuffer2 1 5 `ui 1 TimeValue 2 6 `ui 1 TimeValueBuffer1 2 8 `ui 1 TimeValueBuffer2 2 10 ]
"43 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[s S15065 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[s S15074 OverTemp 14 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 ADtoGO 1 0 :1:2 
`uc 1 LoadADGO 1 0 :1:3 
`uc 1 Safe 1 0 :1:4 
`ui 1 Time 2 1 `uc 1 Count 1 3 `ui 1 AD 2 4 `[2]ui 1 ADH 4 6 `ui 1 ADRES 2 10 `uc 1 AD1 1 12 `uc 1 AD2 1 13 ]
"292 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[s S15109 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 Key 1 0 :1:7 
`uc 1 DebounceTime 1 1 ]
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[s S15121 RFSW 1 `uc 1 Status 1 0 :1:0 
]
"90
[s S15125 OverLoad 71 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 LightsON 1 0 :1:2 
`uc 1 Safe 1 0 :1:3 
`uc 1 ADtoGO 1 0 :1:4 
`uc 1 ERROR 1 0 :1:5 
`ui 1 Time 2 1 `ui 1 ErrorTime 2 3 `uc 1 ErrorStatus 1 5 `ui 1 TotalLoad 2 6 `[9]ui 1 AH 18 8 `[9]ui 1 AL 18 26 `ui 1 AD 2 44 `ui 1 ADH 2 46 `ui 1 ADL 2 48 `ui 1 ADRES 2 50 `ui 1 LightsJudgeValue 2 52 `ui 1 JudgeValue 2 54 `ui 1 Judge 2 56 `uc 1 Count 1 58 `uc 1 OffCount 1 59 `uc 1 ErrorCount 1 60 `uc 1 UpdateCount 1 61 `uc 1 LightsCount 1 62 `uc 1 NumberCount 1 63 `uc 1 CloseCount 1 64 `uc 1 ADCount 1 65 `uc 1 SafeCount 1 66 `uc 1 Lights1Status 1 67 `uc 1 Lights2Status 1 68 `uc 1 Lights3Status 1 69 `uc 1 StatusOn 1 70 :1:0 
`uc 1 StatusOff 1 70 :1:1 
]
"64 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[s S15161 DimmerLights 13 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 OverLoad 1 0 :1:7 
`uc 1 DimmingTime 1 1 `uc 1 DimmingTimeValue 1 2 `uc 1 Count 1 3 `uc 1 DimmingValue 1 4 `uc 1 MaxmumValue 1 5 `uc 1 MinimumValue 1 6 `uc 1 Flag 1 7 :1:0 
`uc 1 TriacTime 1 8 `uc 1 Switch 1 9 :1:0 
`uc 1 Trigger 1 9 :1:1 
`uc 1 AdjGo 1 9 :1:2 
`uc 1 TriggerAdj 1 9 :1:3 
`uc 1 Triac 1 9 :1:4 
`uc 1 MosfetOpen 1 9 :1:5 
`uc 1 MosfetClose 1 9 :1:6 
`uc 1 DetectOpen 1 9 :1:7 
`uc 1 DetectClose 1 10 :1:0 
`uc 1 DetectCount 1 11 `uc 1 Clear 1 12 :1:0 
]
"81 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[s S15193 Dimmer 3 `uc 1 Detect 1 0 :1:0 
`uc 1 Load 1 1 `uc 1 Correction 1 2 ]
"148
[s S15199 DelayOff 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[s S15207 PF 8 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 Safe 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`ui 1 AD 2 1 `ui 1 ADRES 2 3 `uc 1 Count 1 5 `ui 1 Time 2 6 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[s S15227 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S15235 . 1 `S407 1 . 1 0 ]
"196
[s S15250 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S15252 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S15258 . 1 `S438 1 . 1 0 `S440 1 . 1 0 ]
"217
[s S15264 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S15266 . 1 `S460 1 . 1 0 ]
"239
[s S15280 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S15289 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S15294 . 1 `S478 1 . 1 0 `S487 1 . 1 0 ]
"271
[s S15307 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S15316 . 1 `S519 1 . 1 0 ]
"297
[s S15328 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S15337 . 1 `S549 1 . 1 0 ]
"323
[s S15349 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S15358 . 1 `S579 1 . 1 0 ]
"342
[s S15363 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S15368 . 1 `S602 1 . 1 0 ]
"372
[s S15380 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S15389 . 1 `S624 1 . 1 0 ]
"393
[s S15396 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S15405 . 1 `S649 1 . 1 0 ]
"434
[s S15420 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S15427 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S15433 . 1 `S682 1 . 1 0 `S689 1 . 1 0 ]
"465
[s S15446 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S15454 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S15457 . 1 `S721 1 . 1 0 `S729 1 . 1 0 ]
"501
[s S15471 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S15475 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S15483 . 1 `S757 1 . 1 0 `S761 1 . 1 0 ]
"537
[s S15496 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S15505 . 1 `S794 1 . 1 0 ]
"564
[s S15517 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S15526 . 1 `S824 1 . 1 0 ]
"591
[s S15538 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S15547 . 1 `S854 1 . 1 0 ]
"608
[s S15551 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
]
[u S15556 . 1 `S876 1 . 1 0 ]
"640
[s S15568 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S15577 . 1 `S898 1 . 1 0 ]
"665
[s S15584 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S15593 . 1 `S923 1 . 1 0 ]
"699
[s S15607 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S15614 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S15621 . 1 `S955 1 . 1 0 `S962 1 . 1 0 ]
"737
[s S15633 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S15642 . 1 `S995 1 . 1 0 ]
"763
[s S15652 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S15655 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S15662 . 1 `S1023 1 . 1 0 `S1026 1 . 1 0 ]
"790
[s S15673 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S15678 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S15686 . 1 `S1054 1 . 1 0 `S1059 1 . 1 0 ]
"824
[s S15697 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S15706 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S15709 . 1 `S1091 1 . 1 0 `S1100 1 . 1 0 ]
"874
[s S15726 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S15731 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S15739 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S15742 . 1 `S1132 1 . 1 0 `S1137 1 . 1 0 `S1145 1 . 1 0 ]
"909
[s S15754 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S15760 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S15767 . 1 `S1176 1 . 1 0 `S1182 1 . 1 0 ]
"945
[s S15780 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S15789 . 1 `S1215 1 . 1 0 ]
"971
[s S15801 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S15810 . 1 `S1245 1 . 1 0 ]
"997
[s S15822 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S15831 . 1 `S1275 1 . 1 0 ]
"1021
[s S15838 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S15843 . 1 `S1300 1 . 1 0 ]
"1048
[s S15853 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S15860 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S15863 . 1 `S1320 1 . 1 0 `S1327 1 . 1 0 ]
"1073
[s S15870 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S15878 . 1 `S1347 1 . 1 0 ]
"1100
[s S15887 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S15896 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S15898 . 1 `S1372 1 . 1 0 `S1381 1 . 1 0 ]
"1127
[s S15909 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S15917 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S15919 . 1 `S1405 1 . 1 0 `S1413 1 . 1 0 ]
"1155
[s S15932 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S15941 . 1 `S1438 1 . 1 0 ]
"1177
[s S15946 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S15948 . 1 `S1461 1 . 1 0 ]
"1196
[s S15954 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S15956 . 1 `S1471 1 . 1 0 ]
"1225
[s S15968 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S15977 . 1 `S1487 1 . 1 0 ]
"1249
[s S15984 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S15987 . 1 `S1512 1 . 1 0 ]
"1295
[s S16004 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S16013 . 1 `S1535 1 . 1 0 ]
"1330
[s S16025 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S16034 . 1 `S1565 1 . 1 0 ]
"1361
[s S16044 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S16053 . 1 `S1593 1 . 1 0 ]
"1392
[s S16065 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S16074 . 1 `S1623 1 . 1 0 ]
"1411
[s S16079 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S16082 . 1 `S1646 1 . 1 0 ]
"1447
[s S16101 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S16110 . 1 `S1671 1 . 1 0 ]
"1475
[s S16124 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S16130 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S16135 . 1 `S1703 1 . 1 0 `S1709 1 . 1 0 ]
"1505
[s S16149 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S16158 . 1 `S1739 1 . 1 0 ]
"1532
[s S16171 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S16180 . 1 `S1770 1 . 1 0 ]
"1569
[s S16192 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S16196 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S16205 . 1 `S1800 1 . 1 0 `S1804 1 . 1 0 ]
"1606
[s S16218 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S16222 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S16231 . 1 `S1839 1 . 1 0 `S1843 1 . 1 0 ]
"1643
[s S16244 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S16253 . 1 `S1878 1 . 1 0 ]
"1670
[s S16265 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S16274 . 1 `S1908 1 . 1 0 ]
"1697
[s S16286 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S16295 . 1 `S1938 1 . 1 0 ]
"1723
[s S16302 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S16306 . 1 `S1963 1 . 1 0 ]
"1739
[s S16311 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S16313 . 1 `S1976 1 . 1 0 ]
"1750
[s S16317 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S16319 . 1 `S1984 1 . 1 0 ]
"1778
[s S16327 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S16329 . 1 `S1996 1 . 1 0 ]
"1795
[s S16334 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S16336 . 1 `S2005 1 . 1 0 ]
"1802
[s S16339 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 Count1 2 3 `ui 1 DimmerCount 2 5 ]
"188 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[s S16346 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`uc 1 LoopSave 1 34 :1:2 
`ui 1 Time 2 35 ]
"440
[s S16356 Product 32 `[32]uc 1 Data 32 0 ]
"297 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[s S16360 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"371
[s S16388 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Touch 1 0 :1:1 
`uc 1 Debounce 1 0 :1:2 
`uc 1 Hold1 1 0 :1:3 
`uc 1 Hold2 1 0 :1:4 
`uc 1 Hold3 1 0 :1:5 
`uc 1 Status 1 0 :1:6 
`uc 1 Flag 1 0 :1:7 
`uc 1 Adj 1 1 :1:0 
`uc 1 DebounceTime 1 2 `ui 1 Hold1Time 2 3 `ui 1 Hold2Time 2 5 `ui 1 Hold3Time 2 7 ]
"35 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[s S16404 Buzzer 12 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus1 1 0 :1:3 
`uc 1 BufferStatus2 1 0 :1:4 
`uc 1 Switch 1 0 :1:5 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer1 1 4 `uc 1 CountBuffer2 1 5 `ui 1 TimeValue 2 6 `ui 1 TimeValueBuffer1 2 8 `ui 1 TimeValueBuffer2 2 10 ]
"43 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[s S16420 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[s S16429 OverTemp 14 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 ADtoGO 1 0 :1:2 
`uc 1 LoadADGO 1 0 :1:3 
`uc 1 Safe 1 0 :1:4 
`ui 1 Time 2 1 `uc 1 Count 1 3 `ui 1 AD 2 4 `[2]ui 1 ADH 4 6 `ui 1 ADRES 2 10 `uc 1 AD1 1 12 `uc 1 AD2 1 13 ]
"292 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[s S16464 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 Key 1 0 :1:7 
`uc 1 DebounceTime 1 1 ]
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[s S16476 RFSW 1 `uc 1 Status 1 0 :1:0 
]
"90
[s S16480 OverLoad 71 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 LightsON 1 0 :1:2 
`uc 1 Safe 1 0 :1:3 
`uc 1 ADtoGO 1 0 :1:4 
`uc 1 ERROR 1 0 :1:5 
`ui 1 Time 2 1 `ui 1 ErrorTime 2 3 `uc 1 ErrorStatus 1 5 `ui 1 TotalLoad 2 6 `[9]ui 1 AH 18 8 `[9]ui 1 AL 18 26 `ui 1 AD 2 44 `ui 1 ADH 2 46 `ui 1 ADL 2 48 `ui 1 ADRES 2 50 `ui 1 LightsJudgeValue 2 52 `ui 1 JudgeValue 2 54 `ui 1 Judge 2 56 `uc 1 Count 1 58 `uc 1 OffCount 1 59 `uc 1 ErrorCount 1 60 `uc 1 UpdateCount 1 61 `uc 1 LightsCount 1 62 `uc 1 NumberCount 1 63 `uc 1 CloseCount 1 64 `uc 1 ADCount 1 65 `uc 1 SafeCount 1 66 `uc 1 Lights1Status 1 67 `uc 1 Lights2Status 1 68 `uc 1 Lights3Status 1 69 `uc 1 StatusOn 1 70 :1:0 
`uc 1 StatusOff 1 70 :1:1 
]
"64 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[s S16516 DimmerLights 13 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 OverLoad 1 0 :1:7 
`uc 1 DimmingTime 1 1 `uc 1 DimmingTimeValue 1 2 `uc 1 Count 1 3 `uc 1 DimmingValue 1 4 `uc 1 MaxmumValue 1 5 `uc 1 MinimumValue 1 6 `uc 1 Flag 1 7 :1:0 
`uc 1 TriacTime 1 8 `uc 1 Switch 1 9 :1:0 
`uc 1 Trigger 1 9 :1:1 
`uc 1 AdjGo 1 9 :1:2 
`uc 1 TriggerAdj 1 9 :1:3 
`uc 1 Triac 1 9 :1:4 
`uc 1 MosfetOpen 1 9 :1:5 
`uc 1 MosfetClose 1 9 :1:6 
`uc 1 DetectOpen 1 9 :1:7 
`uc 1 DetectClose 1 10 :1:0 
`uc 1 DetectCount 1 11 `uc 1 Clear 1 12 :1:0 
]
"81 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[s S16548 Dimmer 3 `uc 1 Detect 1 0 :1:0 
`uc 1 Load 1 1 `uc 1 Correction 1 2 ]
"148
[s S16554 DelayOff 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[s S16562 PF 8 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 Safe 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`ui 1 AD 2 1 `ui 1 ADRES 2 3 `uc 1 Count 1 5 `ui 1 Time 2 6 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[s S16582 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S16590 . 1 `S407 1 . 1 0 ]
"196
[s S16605 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S16607 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S16613 . 1 `S438 1 . 1 0 `S440 1 . 1 0 ]
"217
[s S16619 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S16621 . 1 `S460 1 . 1 0 ]
"239
[s S16635 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S16644 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S16649 . 1 `S478 1 . 1 0 `S487 1 . 1 0 ]
"271
[s S16662 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S16671 . 1 `S519 1 . 1 0 ]
"297
[s S16683 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S16692 . 1 `S549 1 . 1 0 ]
"323
[s S16704 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S16713 . 1 `S579 1 . 1 0 ]
"342
[s S16718 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S16723 . 1 `S602 1 . 1 0 ]
"372
[s S16735 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S16744 . 1 `S624 1 . 1 0 ]
"393
[s S16751 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S16760 . 1 `S649 1 . 1 0 ]
"434
[s S16775 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S16782 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S16788 . 1 `S682 1 . 1 0 `S689 1 . 1 0 ]
"465
[s S16801 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S16809 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S16812 . 1 `S721 1 . 1 0 `S729 1 . 1 0 ]
"501
[s S16826 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S16830 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S16838 . 1 `S757 1 . 1 0 `S761 1 . 1 0 ]
"537
[s S16851 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S16860 . 1 `S794 1 . 1 0 ]
"564
[s S16872 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S16881 . 1 `S824 1 . 1 0 ]
"591
[s S16893 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S16902 . 1 `S854 1 . 1 0 ]
"608
[s S16906 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
]
[u S16911 . 1 `S876 1 . 1 0 ]
"640
[s S16923 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S16932 . 1 `S898 1 . 1 0 ]
"665
[s S16939 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S16948 . 1 `S923 1 . 1 0 ]
"699
[s S16962 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S16969 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S16976 . 1 `S955 1 . 1 0 `S962 1 . 1 0 ]
"737
[s S16988 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S16997 . 1 `S995 1 . 1 0 ]
"763
[s S17007 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S17010 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S17017 . 1 `S1023 1 . 1 0 `S1026 1 . 1 0 ]
"790
[s S17028 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S17033 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S17041 . 1 `S1054 1 . 1 0 `S1059 1 . 1 0 ]
"824
[s S17052 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S17061 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S17064 . 1 `S1091 1 . 1 0 `S1100 1 . 1 0 ]
"874
[s S17081 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S17086 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S17094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S17097 . 1 `S1132 1 . 1 0 `S1137 1 . 1 0 `S1145 1 . 1 0 ]
"909
[s S17109 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S17115 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S17122 . 1 `S1176 1 . 1 0 `S1182 1 . 1 0 ]
"945
[s S17135 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S17144 . 1 `S1215 1 . 1 0 ]
"971
[s S17156 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S17165 . 1 `S1245 1 . 1 0 ]
"997
[s S17177 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S17186 . 1 `S1275 1 . 1 0 ]
"1021
[s S17193 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S17198 . 1 `S1300 1 . 1 0 ]
"1048
[s S17208 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S17215 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S17218 . 1 `S1320 1 . 1 0 `S1327 1 . 1 0 ]
"1073
[s S17225 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S17233 . 1 `S1347 1 . 1 0 ]
"1100
[s S17242 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S17251 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S17253 . 1 `S1372 1 . 1 0 `S1381 1 . 1 0 ]
"1127
[s S17264 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S17272 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S17274 . 1 `S1405 1 . 1 0 `S1413 1 . 1 0 ]
"1155
[s S17287 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S17296 . 1 `S1438 1 . 1 0 ]
"1177
[s S17301 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S17303 . 1 `S1461 1 . 1 0 ]
"1196
[s S17309 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S17311 . 1 `S1471 1 . 1 0 ]
"1225
[s S17323 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S17332 . 1 `S1487 1 . 1 0 ]
"1249
[s S17339 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S17342 . 1 `S1512 1 . 1 0 ]
"1295
[s S17359 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S17368 . 1 `S1535 1 . 1 0 ]
"1330
[s S17380 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S17389 . 1 `S1565 1 . 1 0 ]
"1361
[s S17399 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S17408 . 1 `S1593 1 . 1 0 ]
"1392
[s S17420 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S17429 . 1 `S1623 1 . 1 0 ]
"1411
[s S17434 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S17437 . 1 `S1646 1 . 1 0 ]
"1447
[s S17456 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S17465 . 1 `S1671 1 . 1 0 ]
"1475
[s S17479 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S17485 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S17490 . 1 `S1703 1 . 1 0 `S1709 1 . 1 0 ]
"1505
[s S17504 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S17513 . 1 `S1739 1 . 1 0 ]
"1532
[s S17526 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S17535 . 1 `S1770 1 . 1 0 ]
"1569
[s S17547 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S17551 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S17560 . 1 `S1800 1 . 1 0 `S1804 1 . 1 0 ]
"1606
[s S17573 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S17577 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S17586 . 1 `S1839 1 . 1 0 `S1843 1 . 1 0 ]
"1643
[s S17599 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S17608 . 1 `S1878 1 . 1 0 ]
"1670
[s S17620 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S17629 . 1 `S1908 1 . 1 0 ]
"1697
[s S17641 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S17650 . 1 `S1938 1 . 1 0 ]
"1723
[s S17657 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S17661 . 1 `S1963 1 . 1 0 ]
"1739
[s S17666 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S17668 . 1 `S1976 1 . 1 0 ]
"1750
[s S17672 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S17674 . 1 `S1984 1 . 1 0 ]
"1778
[s S17682 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S17684 . 1 `S1996 1 . 1 0 ]
"1795
[s S17689 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S17691 . 1 `S2005 1 . 1 0 ]
"1802
[s S17694 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 Count1 2 3 `ui 1 DimmerCount 2 5 ]
"188 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[s S17701 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`uc 1 LoopSave 1 34 :1:2 
`ui 1 Time 2 35 ]
"151 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\PowerFault_B1.c
[s S17751 Product 32 `[32]uc 1 Data 32 0 ]
"297 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[s S17755 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"371
[s S17783 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Touch 1 0 :1:1 
`uc 1 Debounce 1 0 :1:2 
`uc 1 Hold1 1 0 :1:3 
`uc 1 Hold2 1 0 :1:4 
`uc 1 Hold3 1 0 :1:5 
`uc 1 Status 1 0 :1:6 
`uc 1 Flag 1 0 :1:7 
`uc 1 Adj 1 1 :1:0 
`uc 1 DebounceTime 1 2 `ui 1 Hold1Time 2 3 `ui 1 Hold2Time 2 5 `ui 1 Hold3Time 2 7 ]
"35 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[s S17799 Buzzer 12 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus1 1 0 :1:3 
`uc 1 BufferStatus2 1 0 :1:4 
`uc 1 Switch 1 0 :1:5 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer1 1 4 `uc 1 CountBuffer2 1 5 `ui 1 TimeValue 2 6 `ui 1 TimeValueBuffer1 2 8 `ui 1 TimeValueBuffer2 2 10 ]
"43 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[s S17815 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[s S17824 OverTemp 14 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 ADtoGO 1 0 :1:2 
`uc 1 LoadADGO 1 0 :1:3 
`uc 1 Safe 1 0 :1:4 
`ui 1 Time 2 1 `uc 1 Count 1 3 `ui 1 AD 2 4 `[2]ui 1 ADH 4 6 `ui 1 ADRES 2 10 `uc 1 AD1 1 12 `uc 1 AD2 1 13 ]
"292 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[s S17859 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 Key 1 0 :1:7 
`uc 1 DebounceTime 1 1 ]
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[s S17871 RFSW 1 `uc 1 Status 1 0 :1:0 
]
"90
[s S17875 OverLoad 71 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 LightsON 1 0 :1:2 
`uc 1 Safe 1 0 :1:3 
`uc 1 ADtoGO 1 0 :1:4 
`uc 1 ERROR 1 0 :1:5 
`ui 1 Time 2 1 `ui 1 ErrorTime 2 3 `uc 1 ErrorStatus 1 5 `ui 1 TotalLoad 2 6 `[9]ui 1 AH 18 8 `[9]ui 1 AL 18 26 `ui 1 AD 2 44 `ui 1 ADH 2 46 `ui 1 ADL 2 48 `ui 1 ADRES 2 50 `ui 1 LightsJudgeValue 2 52 `ui 1 JudgeValue 2 54 `ui 1 Judge 2 56 `uc 1 Count 1 58 `uc 1 OffCount 1 59 `uc 1 ErrorCount 1 60 `uc 1 UpdateCount 1 61 `uc 1 LightsCount 1 62 `uc 1 NumberCount 1 63 `uc 1 CloseCount 1 64 `uc 1 ADCount 1 65 `uc 1 SafeCount 1 66 `uc 1 Lights1Status 1 67 `uc 1 Lights2Status 1 68 `uc 1 Lights3Status 1 69 `uc 1 StatusOn 1 70 :1:0 
`uc 1 StatusOff 1 70 :1:1 
]
"64 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[s S17911 DimmerLights 13 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 OverLoad 1 0 :1:7 
`uc 1 DimmingTime 1 1 `uc 1 DimmingTimeValue 1 2 `uc 1 Count 1 3 `uc 1 DimmingValue 1 4 `uc 1 MaxmumValue 1 5 `uc 1 MinimumValue 1 6 `uc 1 Flag 1 7 :1:0 
`uc 1 TriacTime 1 8 `uc 1 Switch 1 9 :1:0 
`uc 1 Trigger 1 9 :1:1 
`uc 1 AdjGo 1 9 :1:2 
`uc 1 TriggerAdj 1 9 :1:3 
`uc 1 Triac 1 9 :1:4 
`uc 1 MosfetOpen 1 9 :1:5 
`uc 1 MosfetClose 1 9 :1:6 
`uc 1 DetectOpen 1 9 :1:7 
`uc 1 DetectClose 1 10 :1:0 
`uc 1 DetectCount 1 11 `uc 1 Clear 1 12 :1:0 
]
"81 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[s S17943 Dimmer 3 `uc 1 Detect 1 0 :1:0 
`uc 1 Load 1 1 `uc 1 Correction 1 2 ]
"148
[s S17949 DelayOff 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[s S17957 PF 8 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 Safe 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`ui 1 AD 2 1 `ui 1 ADRES 2 3 `uc 1 Count 1 5 `ui 1 Time 2 6 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[s S17977 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S17985 . 1 `S407 1 . 1 0 ]
"196
[s S18000 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S18002 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S18008 . 1 `S438 1 . 1 0 `S440 1 . 1 0 ]
"217
[s S18014 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S18016 . 1 `S460 1 . 1 0 ]
"239
[s S18030 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S18039 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S18044 . 1 `S478 1 . 1 0 `S487 1 . 1 0 ]
"271
[s S18057 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S18066 . 1 `S519 1 . 1 0 ]
"297
[s S18078 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S18087 . 1 `S549 1 . 1 0 ]
"323
[s S18099 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S18108 . 1 `S579 1 . 1 0 ]
"342
[s S18113 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S18118 . 1 `S602 1 . 1 0 ]
"372
[s S18130 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S18139 . 1 `S624 1 . 1 0 ]
"393
[s S18146 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S18155 . 1 `S649 1 . 1 0 ]
"434
[s S18170 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S18177 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S18183 . 1 `S682 1 . 1 0 `S689 1 . 1 0 ]
"465
[s S18196 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S18204 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S18207 . 1 `S721 1 . 1 0 `S729 1 . 1 0 ]
"501
[s S18221 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S18225 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S18233 . 1 `S757 1 . 1 0 `S761 1 . 1 0 ]
"537
[s S18246 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S18255 . 1 `S794 1 . 1 0 ]
"564
[s S18267 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S18276 . 1 `S824 1 . 1 0 ]
"591
[s S18288 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S18297 . 1 `S854 1 . 1 0 ]
"608
[s S18301 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
]
[u S18306 . 1 `S876 1 . 1 0 ]
"640
[s S18318 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S18327 . 1 `S898 1 . 1 0 ]
"665
[s S18334 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S18343 . 1 `S923 1 . 1 0 ]
"699
[s S18357 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S18364 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S18371 . 1 `S955 1 . 1 0 `S962 1 . 1 0 ]
"737
[s S18383 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S18392 . 1 `S995 1 . 1 0 ]
"763
[s S18402 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S18405 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S18412 . 1 `S1023 1 . 1 0 `S1026 1 . 1 0 ]
"790
[s S18423 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S18428 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S18436 . 1 `S1054 1 . 1 0 `S1059 1 . 1 0 ]
"824
[s S18447 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S18456 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S18459 . 1 `S1091 1 . 1 0 `S1100 1 . 1 0 ]
"874
[s S18476 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S18481 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S18489 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S18492 . 1 `S1132 1 . 1 0 `S1137 1 . 1 0 `S1145 1 . 1 0 ]
"909
[s S18504 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S18510 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S18517 . 1 `S1176 1 . 1 0 `S1182 1 . 1 0 ]
"945
[s S18530 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S18539 . 1 `S1215 1 . 1 0 ]
"971
[s S18551 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S18560 . 1 `S1245 1 . 1 0 ]
"997
[s S18572 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S18581 . 1 `S1275 1 . 1 0 ]
"1021
[s S18588 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S18593 . 1 `S1300 1 . 1 0 ]
"1048
[s S18603 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S18610 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S18613 . 1 `S1320 1 . 1 0 `S1327 1 . 1 0 ]
"1073
[s S18620 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S18628 . 1 `S1347 1 . 1 0 ]
"1100
[s S18637 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S18646 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S18648 . 1 `S1372 1 . 1 0 `S1381 1 . 1 0 ]
"1127
[s S18659 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S18667 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S18669 . 1 `S1405 1 . 1 0 `S1413 1 . 1 0 ]
"1155
[s S18682 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S18691 . 1 `S1438 1 . 1 0 ]
"1177
[s S18696 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S18698 . 1 `S1461 1 . 1 0 ]
"1196
[s S18704 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S18706 . 1 `S1471 1 . 1 0 ]
"1225
[s S18718 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S18727 . 1 `S1487 1 . 1 0 ]
"1249
[s S18734 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S18737 . 1 `S1512 1 . 1 0 ]
"1295
[s S18754 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S18763 . 1 `S1535 1 . 1 0 ]
"1330
[s S18775 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S18784 . 1 `S1565 1 . 1 0 ]
"1361
[s S18794 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S18803 . 1 `S1593 1 . 1 0 ]
"1392
[s S18815 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S18824 . 1 `S1623 1 . 1 0 ]
"1411
[s S18829 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S18832 . 1 `S1646 1 . 1 0 ]
"1447
[s S18851 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S18860 . 1 `S1671 1 . 1 0 ]
"1475
[s S18874 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S18880 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S18885 . 1 `S1703 1 . 1 0 `S1709 1 . 1 0 ]
"1505
[s S18899 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S18908 . 1 `S1739 1 . 1 0 ]
"1532
[s S18921 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S18930 . 1 `S1770 1 . 1 0 ]
"1569
[s S18942 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S18946 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S18955 . 1 `S1800 1 . 1 0 `S1804 1 . 1 0 ]
"1606
[s S18968 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S18972 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S18981 . 1 `S1839 1 . 1 0 `S1843 1 . 1 0 ]
"1643
[s S18994 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S19003 . 1 `S1878 1 . 1 0 ]
"1670
[s S19015 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S19024 . 1 `S1908 1 . 1 0 ]
"1697
[s S19036 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S19045 . 1 `S1938 1 . 1 0 ]
"1723
[s S19052 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S19056 . 1 `S1963 1 . 1 0 ]
"1739
[s S19061 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S19063 . 1 `S1976 1 . 1 0 ]
"1750
[s S19067 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S19069 . 1 `S1984 1 . 1 0 ]
"1778
[s S19077 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S19079 . 1 `S1996 1 . 1 0 ]
"1795
[s S19084 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S19086 . 1 `S2005 1 . 1 0 ]
"1802
[s S19089 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 Count1 2 3 `ui 1 DimmerCount 2 5 ]
"188 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[s S19096 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`uc 1 LoopSave 1 34 :1:2 
`ui 1 Time 2 35 ]
"453 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\RF_Control_B1.c
[s S19223 Product 32 `[32]uc 1 Data 32 0 ]
"297 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[s S19227 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"371
[s S19255 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Touch 1 0 :1:1 
`uc 1 Debounce 1 0 :1:2 
`uc 1 Hold1 1 0 :1:3 
`uc 1 Hold2 1 0 :1:4 
`uc 1 Hold3 1 0 :1:5 
`uc 1 Status 1 0 :1:6 
`uc 1 Flag 1 0 :1:7 
`uc 1 Adj 1 1 :1:0 
`uc 1 DebounceTime 1 2 `ui 1 Hold1Time 2 3 `ui 1 Hold2Time 2 5 `ui 1 Hold3Time 2 7 ]
"35 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[s S19271 Buzzer 12 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus1 1 0 :1:3 
`uc 1 BufferStatus2 1 0 :1:4 
`uc 1 Switch 1 0 :1:5 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer1 1 4 `uc 1 CountBuffer2 1 5 `ui 1 TimeValue 2 6 `ui 1 TimeValueBuffer1 2 8 `ui 1 TimeValueBuffer2 2 10 ]
"43 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[s S19287 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[s S19296 OverTemp 14 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 ADtoGO 1 0 :1:2 
`uc 1 LoadADGO 1 0 :1:3 
`uc 1 Safe 1 0 :1:4 
`ui 1 Time 2 1 `uc 1 Count 1 3 `ui 1 AD 2 4 `[2]ui 1 ADH 4 6 `ui 1 ADRES 2 10 `uc 1 AD1 1 12 `uc 1 AD2 1 13 ]
"292 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[s S19331 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 Key 1 0 :1:7 
`uc 1 DebounceTime 1 1 ]
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[s S19343 RFSW 1 `uc 1 Status 1 0 :1:0 
]
"90
[s S19347 OverLoad 71 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 LightsON 1 0 :1:2 
`uc 1 Safe 1 0 :1:3 
`uc 1 ADtoGO 1 0 :1:4 
`uc 1 ERROR 1 0 :1:5 
`ui 1 Time 2 1 `ui 1 ErrorTime 2 3 `uc 1 ErrorStatus 1 5 `ui 1 TotalLoad 2 6 `[9]ui 1 AH 18 8 `[9]ui 1 AL 18 26 `ui 1 AD 2 44 `ui 1 ADH 2 46 `ui 1 ADL 2 48 `ui 1 ADRES 2 50 `ui 1 LightsJudgeValue 2 52 `ui 1 JudgeValue 2 54 `ui 1 Judge 2 56 `uc 1 Count 1 58 `uc 1 OffCount 1 59 `uc 1 ErrorCount 1 60 `uc 1 UpdateCount 1 61 `uc 1 LightsCount 1 62 `uc 1 NumberCount 1 63 `uc 1 CloseCount 1 64 `uc 1 ADCount 1 65 `uc 1 SafeCount 1 66 `uc 1 Lights1Status 1 67 `uc 1 Lights2Status 1 68 `uc 1 Lights3Status 1 69 `uc 1 StatusOn 1 70 :1:0 
`uc 1 StatusOff 1 70 :1:1 
]
"64 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[s S19383 DimmerLights 13 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 OverLoad 1 0 :1:7 
`uc 1 DimmingTime 1 1 `uc 1 DimmingTimeValue 1 2 `uc 1 Count 1 3 `uc 1 DimmingValue 1 4 `uc 1 MaxmumValue 1 5 `uc 1 MinimumValue 1 6 `uc 1 Flag 1 7 :1:0 
`uc 1 TriacTime 1 8 `uc 1 Switch 1 9 :1:0 
`uc 1 Trigger 1 9 :1:1 
`uc 1 AdjGo 1 9 :1:2 
`uc 1 TriggerAdj 1 9 :1:3 
`uc 1 Triac 1 9 :1:4 
`uc 1 MosfetOpen 1 9 :1:5 
`uc 1 MosfetClose 1 9 :1:6 
`uc 1 DetectOpen 1 9 :1:7 
`uc 1 DetectClose 1 10 :1:0 
`uc 1 DetectCount 1 11 `uc 1 Clear 1 12 :1:0 
]
"81 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[s S19415 Dimmer 3 `uc 1 Detect 1 0 :1:0 
`uc 1 Load 1 1 `uc 1 Correction 1 2 ]
"148
[s S19421 DelayOff 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[s S19429 PF 8 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 Safe 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`ui 1 AD 2 1 `ui 1 ADRES 2 3 `uc 1 Count 1 5 `ui 1 Time 2 6 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[s S19449 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S19457 . 1 `S407 1 . 1 0 ]
"196
[s S19472 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S19474 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S19480 . 1 `S438 1 . 1 0 `S440 1 . 1 0 ]
"217
[s S19486 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S19488 . 1 `S460 1 . 1 0 ]
"239
[s S19502 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S19511 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S19516 . 1 `S478 1 . 1 0 `S487 1 . 1 0 ]
"271
[s S19529 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S19538 . 1 `S519 1 . 1 0 ]
"297
[s S19550 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S19559 . 1 `S549 1 . 1 0 ]
"323
[s S19571 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S19580 . 1 `S579 1 . 1 0 ]
"342
[s S19585 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S19590 . 1 `S602 1 . 1 0 ]
"372
[s S19602 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S19611 . 1 `S624 1 . 1 0 ]
"393
[s S19618 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S19627 . 1 `S649 1 . 1 0 ]
"434
[s S19642 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S19649 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S19655 . 1 `S682 1 . 1 0 `S689 1 . 1 0 ]
"465
[s S19668 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S19676 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S19679 . 1 `S721 1 . 1 0 `S729 1 . 1 0 ]
"501
[s S19693 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S19697 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S19705 . 1 `S757 1 . 1 0 `S761 1 . 1 0 ]
"537
[s S19718 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S19727 . 1 `S794 1 . 1 0 ]
"564
[s S19739 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S19748 . 1 `S824 1 . 1 0 ]
"591
[s S19760 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S19769 . 1 `S854 1 . 1 0 ]
"608
[s S19773 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
]
[u S19778 . 1 `S876 1 . 1 0 ]
"640
[s S19790 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S19799 . 1 `S898 1 . 1 0 ]
"665
[s S19806 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S19815 . 1 `S923 1 . 1 0 ]
"699
[s S19829 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S19836 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S19843 . 1 `S955 1 . 1 0 `S962 1 . 1 0 ]
"737
[s S19855 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S19864 . 1 `S995 1 . 1 0 ]
"763
[s S19874 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S19877 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S19884 . 1 `S1023 1 . 1 0 `S1026 1 . 1 0 ]
"790
[s S19895 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S19900 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S19908 . 1 `S1054 1 . 1 0 `S1059 1 . 1 0 ]
"824
[s S19919 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S19928 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S19931 . 1 `S1091 1 . 1 0 `S1100 1 . 1 0 ]
"874
[s S19948 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S19953 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S19961 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S19964 . 1 `S1132 1 . 1 0 `S1137 1 . 1 0 `S1145 1 . 1 0 ]
"909
[s S19976 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S19982 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S19989 . 1 `S1176 1 . 1 0 `S1182 1 . 1 0 ]
"945
[s S20002 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S20011 . 1 `S1215 1 . 1 0 ]
"971
[s S20023 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S20032 . 1 `S1245 1 . 1 0 ]
"997
[s S20044 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S20053 . 1 `S1275 1 . 1 0 ]
"1021
[s S20060 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S20065 . 1 `S1300 1 . 1 0 ]
"1048
[s S20075 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S20082 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S20085 . 1 `S1320 1 . 1 0 `S1327 1 . 1 0 ]
"1073
[s S20092 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S20100 . 1 `S1347 1 . 1 0 ]
"1100
[s S20109 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S20118 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S20120 . 1 `S1372 1 . 1 0 `S1381 1 . 1 0 ]
"1127
[s S20131 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S20139 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S20141 . 1 `S1405 1 . 1 0 `S1413 1 . 1 0 ]
"1155
[s S20154 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S20163 . 1 `S1438 1 . 1 0 ]
"1177
[s S20168 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S20170 . 1 `S1461 1 . 1 0 ]
"1196
[s S20176 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S20178 . 1 `S1471 1 . 1 0 ]
"1225
[s S20190 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S20199 . 1 `S1487 1 . 1 0 ]
"1249
[s S20206 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S20209 . 1 `S1512 1 . 1 0 ]
"1295
[s S20226 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S20235 . 1 `S1535 1 . 1 0 ]
"1330
[s S20247 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S20256 . 1 `S1565 1 . 1 0 ]
"1361
[s S20266 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S20275 . 1 `S1593 1 . 1 0 ]
"1392
[s S20287 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S20296 . 1 `S1623 1 . 1 0 ]
"1411
[s S20301 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S20304 . 1 `S1646 1 . 1 0 ]
"1447
[s S20323 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S20332 . 1 `S1671 1 . 1 0 ]
"1475
[s S20346 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S20352 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S20357 . 1 `S1703 1 . 1 0 `S1709 1 . 1 0 ]
"1505
[s S20371 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S20380 . 1 `S1739 1 . 1 0 ]
"1532
[s S20393 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S20402 . 1 `S1770 1 . 1 0 ]
"1569
[s S20414 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S20418 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S20427 . 1 `S1800 1 . 1 0 `S1804 1 . 1 0 ]
"1606
[s S20440 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S20444 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S20453 . 1 `S1839 1 . 1 0 `S1843 1 . 1 0 ]
"1643
[s S20466 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S20475 . 1 `S1878 1 . 1 0 ]
"1670
[s S20487 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S20496 . 1 `S1908 1 . 1 0 ]
"1697
[s S20508 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S20517 . 1 `S1938 1 . 1 0 ]
"1723
[s S20524 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S20528 . 1 `S1963 1 . 1 0 ]
"1739
[s S20533 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S20535 . 1 `S1976 1 . 1 0 ]
"1750
[s S20539 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S20541 . 1 `S1984 1 . 1 0 ]
"1778
[s S20549 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S20551 . 1 `S1996 1 . 1 0 ]
"1795
[s S20556 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S20558 . 1 `S2005 1 . 1 0 ]
"1802
[s S20561 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 Count1 2 3 `ui 1 DimmerCount 2 5 ]
"188 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[s S20568 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`uc 1 LoopSave 1 34 :1:2 
`ui 1 Time 2 35 ]
"377 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Switch_B1.c
[s S20653 Product 32 `[32]uc 1 Data 32 0 ]
"297 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[s S20657 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"371
[s S20685 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Touch 1 0 :1:1 
`uc 1 Debounce 1 0 :1:2 
`uc 1 Hold1 1 0 :1:3 
`uc 1 Hold2 1 0 :1:4 
`uc 1 Hold3 1 0 :1:5 
`uc 1 Status 1 0 :1:6 
`uc 1 Flag 1 0 :1:7 
`uc 1 Adj 1 1 :1:0 
`uc 1 DebounceTime 1 2 `ui 1 Hold1Time 2 3 `ui 1 Hold2Time 2 5 `ui 1 Hold3Time 2 7 ]
"35 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[s S20701 Buzzer 12 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus1 1 0 :1:3 
`uc 1 BufferStatus2 1 0 :1:4 
`uc 1 Switch 1 0 :1:5 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer1 1 4 `uc 1 CountBuffer2 1 5 `ui 1 TimeValue 2 6 `ui 1 TimeValueBuffer1 2 8 `ui 1 TimeValueBuffer2 2 10 ]
"43 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[s S20717 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[s S20726 OverTemp 14 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 ADtoGO 1 0 :1:2 
`uc 1 LoadADGO 1 0 :1:3 
`uc 1 Safe 1 0 :1:4 
`ui 1 Time 2 1 `uc 1 Count 1 3 `ui 1 AD 2 4 `[2]ui 1 ADH 4 6 `ui 1 ADRES 2 10 `uc 1 AD1 1 12 `uc 1 AD2 1 13 ]
"292 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[s S20761 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 Key 1 0 :1:7 
`uc 1 DebounceTime 1 1 ]
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[s S20773 RFSW 1 `uc 1 Status 1 0 :1:0 
]
"90
[s S20777 OverLoad 71 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 LightsON 1 0 :1:2 
`uc 1 Safe 1 0 :1:3 
`uc 1 ADtoGO 1 0 :1:4 
`uc 1 ERROR 1 0 :1:5 
`ui 1 Time 2 1 `ui 1 ErrorTime 2 3 `uc 1 ErrorStatus 1 5 `ui 1 TotalLoad 2 6 `[9]ui 1 AH 18 8 `[9]ui 1 AL 18 26 `ui 1 AD 2 44 `ui 1 ADH 2 46 `ui 1 ADL 2 48 `ui 1 ADRES 2 50 `ui 1 LightsJudgeValue 2 52 `ui 1 JudgeValue 2 54 `ui 1 Judge 2 56 `uc 1 Count 1 58 `uc 1 OffCount 1 59 `uc 1 ErrorCount 1 60 `uc 1 UpdateCount 1 61 `uc 1 LightsCount 1 62 `uc 1 NumberCount 1 63 `uc 1 CloseCount 1 64 `uc 1 ADCount 1 65 `uc 1 SafeCount 1 66 `uc 1 Lights1Status 1 67 `uc 1 Lights2Status 1 68 `uc 1 Lights3Status 1 69 `uc 1 StatusOn 1 70 :1:0 
`uc 1 StatusOff 1 70 :1:1 
]
"64 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[s S20813 DimmerLights 13 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 OverLoad 1 0 :1:7 
`uc 1 DimmingTime 1 1 `uc 1 DimmingTimeValue 1 2 `uc 1 Count 1 3 `uc 1 DimmingValue 1 4 `uc 1 MaxmumValue 1 5 `uc 1 MinimumValue 1 6 `uc 1 Flag 1 7 :1:0 
`uc 1 TriacTime 1 8 `uc 1 Switch 1 9 :1:0 
`uc 1 Trigger 1 9 :1:1 
`uc 1 AdjGo 1 9 :1:2 
`uc 1 TriggerAdj 1 9 :1:3 
`uc 1 Triac 1 9 :1:4 
`uc 1 MosfetOpen 1 9 :1:5 
`uc 1 MosfetClose 1 9 :1:6 
`uc 1 DetectOpen 1 9 :1:7 
`uc 1 DetectClose 1 10 :1:0 
`uc 1 DetectCount 1 11 `uc 1 Clear 1 12 :1:0 
]
"81 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[s S20845 Dimmer 3 `uc 1 Detect 1 0 :1:0 
`uc 1 Load 1 1 `uc 1 Correction 1 2 ]
"148
[s S20851 DelayOff 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[s S20859 PF 8 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 Safe 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`ui 1 AD 2 1 `ui 1 ADRES 2 3 `uc 1 Count 1 5 `ui 1 Time 2 6 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[s S20879 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S20887 . 1 `S407 1 . 1 0 ]
"196
[s S20902 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S20904 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S20910 . 1 `S438 1 . 1 0 `S440 1 . 1 0 ]
"217
[s S20916 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S20918 . 1 `S460 1 . 1 0 ]
"239
[s S20932 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S20941 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S20946 . 1 `S478 1 . 1 0 `S487 1 . 1 0 ]
"271
[s S20959 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S20968 . 1 `S519 1 . 1 0 ]
"297
[s S20980 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S20989 . 1 `S549 1 . 1 0 ]
"323
[s S21001 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S21010 . 1 `S579 1 . 1 0 ]
"342
[s S21015 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S21020 . 1 `S602 1 . 1 0 ]
"372
[s S21032 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S21041 . 1 `S624 1 . 1 0 ]
"393
[s S21048 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S21057 . 1 `S649 1 . 1 0 ]
"434
[s S21072 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S21079 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S21085 . 1 `S682 1 . 1 0 `S689 1 . 1 0 ]
"465
[s S21098 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S21106 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S21109 . 1 `S721 1 . 1 0 `S729 1 . 1 0 ]
"501
[s S21123 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S21127 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S21135 . 1 `S757 1 . 1 0 `S761 1 . 1 0 ]
"537
[s S21148 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S21157 . 1 `S794 1 . 1 0 ]
"564
[s S21169 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S21178 . 1 `S824 1 . 1 0 ]
"591
[s S21190 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S21199 . 1 `S854 1 . 1 0 ]
"608
[s S21203 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
]
[u S21208 . 1 `S876 1 . 1 0 ]
"640
[s S21220 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S21229 . 1 `S898 1 . 1 0 ]
"665
[s S21236 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S21245 . 1 `S923 1 . 1 0 ]
"699
[s S21259 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S21266 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S21273 . 1 `S955 1 . 1 0 `S962 1 . 1 0 ]
"737
[s S21285 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S21294 . 1 `S995 1 . 1 0 ]
"763
[s S21304 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S21307 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S21314 . 1 `S1023 1 . 1 0 `S1026 1 . 1 0 ]
"790
[s S21325 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S21330 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S21338 . 1 `S1054 1 . 1 0 `S1059 1 . 1 0 ]
"824
[s S21349 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S21358 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S21361 . 1 `S1091 1 . 1 0 `S1100 1 . 1 0 ]
"874
[s S21378 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S21383 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S21391 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S21394 . 1 `S1132 1 . 1 0 `S1137 1 . 1 0 `S1145 1 . 1 0 ]
"909
[s S21406 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S21412 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S21419 . 1 `S1176 1 . 1 0 `S1182 1 . 1 0 ]
"945
[s S21432 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S21441 . 1 `S1215 1 . 1 0 ]
"971
[s S21453 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S21462 . 1 `S1245 1 . 1 0 ]
"997
[s S21474 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S21483 . 1 `S1275 1 . 1 0 ]
"1021
[s S21490 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S21495 . 1 `S1300 1 . 1 0 ]
"1048
[s S21505 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S21512 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S21515 . 1 `S1320 1 . 1 0 `S1327 1 . 1 0 ]
"1073
[s S21522 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S21530 . 1 `S1347 1 . 1 0 ]
"1100
[s S21539 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S21548 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S21550 . 1 `S1372 1 . 1 0 `S1381 1 . 1 0 ]
"1127
[s S21561 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S21569 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S21571 . 1 `S1405 1 . 1 0 `S1413 1 . 1 0 ]
"1155
[s S21584 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S21593 . 1 `S1438 1 . 1 0 ]
"1177
[s S21598 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S21600 . 1 `S1461 1 . 1 0 ]
"1196
[s S21606 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S21608 . 1 `S1471 1 . 1 0 ]
"1225
[s S21620 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S21629 . 1 `S1487 1 . 1 0 ]
"1249
[s S21636 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S21639 . 1 `S1512 1 . 1 0 ]
"1295
[s S21656 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S21665 . 1 `S1535 1 . 1 0 ]
"1330
[s S21677 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S21686 . 1 `S1565 1 . 1 0 ]
"1361
[s S21696 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S21705 . 1 `S1593 1 . 1 0 ]
"1392
[s S21717 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S21726 . 1 `S1623 1 . 1 0 ]
"1411
[s S21731 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S21734 . 1 `S1646 1 . 1 0 ]
"1447
[s S21753 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S21762 . 1 `S1671 1 . 1 0 ]
"1475
[s S21776 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S21782 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S21787 . 1 `S1703 1 . 1 0 `S1709 1 . 1 0 ]
"1505
[s S21801 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S21810 . 1 `S1739 1 . 1 0 ]
"1532
[s S21823 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S21832 . 1 `S1770 1 . 1 0 ]
"1569
[s S21844 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S21848 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S21857 . 1 `S1800 1 . 1 0 `S1804 1 . 1 0 ]
"1606
[s S21870 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S21874 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S21883 . 1 `S1839 1 . 1 0 `S1843 1 . 1 0 ]
"1643
[s S21896 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S21905 . 1 `S1878 1 . 1 0 ]
"1670
[s S21917 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S21926 . 1 `S1908 1 . 1 0 ]
"1697
[s S21938 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S21947 . 1 `S1938 1 . 1 0 ]
"1723
[s S21954 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S21958 . 1 `S1963 1 . 1 0 ]
"1739
[s S21963 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S21965 . 1 `S1976 1 . 1 0 ]
"1750
[s S21969 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S21971 . 1 `S1984 1 . 1 0 ]
"1778
[s S21979 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S21981 . 1 `S1996 1 . 1 0 ]
"1795
[s S21986 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S21988 . 1 `S2005 1 . 1 0 ]
"1802
[s S21991 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 Count1 2 3 `ui 1 DimmerCount 2 5 ]
"188 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[s S21998 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`uc 1 LoopSave 1 34 :1:2 
`ui 1 Time 2 35 ]
"440
[s S22008 Product 32 `[32]uc 1 Data 32 0 ]
"297 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[s S22012 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"371
[s S22040 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Touch 1 0 :1:1 
`uc 1 Debounce 1 0 :1:2 
`uc 1 Hold1 1 0 :1:3 
`uc 1 Hold2 1 0 :1:4 
`uc 1 Hold3 1 0 :1:5 
`uc 1 Status 1 0 :1:6 
`uc 1 Flag 1 0 :1:7 
`uc 1 Adj 1 1 :1:0 
`uc 1 DebounceTime 1 2 `ui 1 Hold1Time 2 3 `ui 1 Hold2Time 2 5 `ui 1 Hold3Time 2 7 ]
"35 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[s S22056 Buzzer 12 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus1 1 0 :1:3 
`uc 1 BufferStatus2 1 0 :1:4 
`uc 1 Switch 1 0 :1:5 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer1 1 4 `uc 1 CountBuffer2 1 5 `ui 1 TimeValue 2 6 `ui 1 TimeValueBuffer1 2 8 `ui 1 TimeValueBuffer2 2 10 ]
"43 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[s S22072 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[s S22081 OverTemp 14 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 ADtoGO 1 0 :1:2 
`uc 1 LoadADGO 1 0 :1:3 
`uc 1 Safe 1 0 :1:4 
`ui 1 Time 2 1 `uc 1 Count 1 3 `ui 1 AD 2 4 `[2]ui 1 ADH 4 6 `ui 1 ADRES 2 10 `uc 1 AD1 1 12 `uc 1 AD2 1 13 ]
"292 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[s S22116 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 Key 1 0 :1:7 
`uc 1 DebounceTime 1 1 ]
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[s S22128 RFSW 1 `uc 1 Status 1 0 :1:0 
]
"90
[s S22132 OverLoad 71 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 LightsON 1 0 :1:2 
`uc 1 Safe 1 0 :1:3 
`uc 1 ADtoGO 1 0 :1:4 
`uc 1 ERROR 1 0 :1:5 
`ui 1 Time 2 1 `ui 1 ErrorTime 2 3 `uc 1 ErrorStatus 1 5 `ui 1 TotalLoad 2 6 `[9]ui 1 AH 18 8 `[9]ui 1 AL 18 26 `ui 1 AD 2 44 `ui 1 ADH 2 46 `ui 1 ADL 2 48 `ui 1 ADRES 2 50 `ui 1 LightsJudgeValue 2 52 `ui 1 JudgeValue 2 54 `ui 1 Judge 2 56 `uc 1 Count 1 58 `uc 1 OffCount 1 59 `uc 1 ErrorCount 1 60 `uc 1 UpdateCount 1 61 `uc 1 LightsCount 1 62 `uc 1 NumberCount 1 63 `uc 1 CloseCount 1 64 `uc 1 ADCount 1 65 `uc 1 SafeCount 1 66 `uc 1 Lights1Status 1 67 `uc 1 Lights2Status 1 68 `uc 1 Lights3Status 1 69 `uc 1 StatusOn 1 70 :1:0 
`uc 1 StatusOff 1 70 :1:1 
]
"64 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[s S22168 DimmerLights 13 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 OverLoad 1 0 :1:7 
`uc 1 DimmingTime 1 1 `uc 1 DimmingTimeValue 1 2 `uc 1 Count 1 3 `uc 1 DimmingValue 1 4 `uc 1 MaxmumValue 1 5 `uc 1 MinimumValue 1 6 `uc 1 Flag 1 7 :1:0 
`uc 1 TriacTime 1 8 `uc 1 Switch 1 9 :1:0 
`uc 1 Trigger 1 9 :1:1 
`uc 1 AdjGo 1 9 :1:2 
`uc 1 TriggerAdj 1 9 :1:3 
`uc 1 Triac 1 9 :1:4 
`uc 1 MosfetOpen 1 9 :1:5 
`uc 1 MosfetClose 1 9 :1:6 
`uc 1 DetectOpen 1 9 :1:7 
`uc 1 DetectClose 1 10 :1:0 
`uc 1 DetectCount 1 11 `uc 1 Clear 1 12 :1:0 
]
"81 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[s S22200 Dimmer 3 `uc 1 Detect 1 0 :1:0 
`uc 1 Load 1 1 `uc 1 Correction 1 2 ]
"148
[s S22206 DelayOff 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[s S22214 PF 8 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 Safe 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`ui 1 AD 2 1 `ui 1 ADRES 2 3 `uc 1 Count 1 5 `ui 1 Time 2 6 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[s S22234 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S22242 . 1 `S407 1 . 1 0 ]
"196
[s S22257 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S22259 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S22265 . 1 `S438 1 . 1 0 `S440 1 . 1 0 ]
"217
[s S22271 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S22273 . 1 `S460 1 . 1 0 ]
"239
[s S22287 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S22296 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S22301 . 1 `S478 1 . 1 0 `S487 1 . 1 0 ]
"271
[s S22314 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S22323 . 1 `S519 1 . 1 0 ]
"297
[s S22335 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S22344 . 1 `S549 1 . 1 0 ]
"323
[s S22356 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S22365 . 1 `S579 1 . 1 0 ]
"342
[s S22370 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S22375 . 1 `S602 1 . 1 0 ]
"372
[s S22387 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S22396 . 1 `S624 1 . 1 0 ]
"393
[s S22403 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S22412 . 1 `S649 1 . 1 0 ]
"434
[s S22427 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S22434 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S22440 . 1 `S682 1 . 1 0 `S689 1 . 1 0 ]
"465
[s S22453 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S22461 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S22464 . 1 `S721 1 . 1 0 `S729 1 . 1 0 ]
"501
[s S22478 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S22482 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S22490 . 1 `S757 1 . 1 0 `S761 1 . 1 0 ]
"537
[s S22503 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S22512 . 1 `S794 1 . 1 0 ]
"564
[s S22524 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S22533 . 1 `S824 1 . 1 0 ]
"591
[s S22545 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S22554 . 1 `S854 1 . 1 0 ]
"608
[s S22558 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
]
[u S22563 . 1 `S876 1 . 1 0 ]
"640
[s S22575 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S22584 . 1 `S898 1 . 1 0 ]
"665
[s S22591 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S22600 . 1 `S923 1 . 1 0 ]
"699
[s S22614 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S22621 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S22628 . 1 `S955 1 . 1 0 `S962 1 . 1 0 ]
"737
[s S22640 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S22649 . 1 `S995 1 . 1 0 ]
"763
[s S22659 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S22662 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S22669 . 1 `S1023 1 . 1 0 `S1026 1 . 1 0 ]
"790
[s S22680 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S22685 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S22693 . 1 `S1054 1 . 1 0 `S1059 1 . 1 0 ]
"824
[s S22704 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S22713 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S22716 . 1 `S1091 1 . 1 0 `S1100 1 . 1 0 ]
"874
[s S22733 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S22738 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S22746 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S22749 . 1 `S1132 1 . 1 0 `S1137 1 . 1 0 `S1145 1 . 1 0 ]
"909
[s S22761 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S22767 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S22774 . 1 `S1176 1 . 1 0 `S1182 1 . 1 0 ]
"945
[s S22787 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S22796 . 1 `S1215 1 . 1 0 ]
"971
[s S22808 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S22817 . 1 `S1245 1 . 1 0 ]
"997
[s S22829 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S22838 . 1 `S1275 1 . 1 0 ]
"1021
[s S22845 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S22850 . 1 `S1300 1 . 1 0 ]
"1048
[s S22860 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S22867 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S22870 . 1 `S1320 1 . 1 0 `S1327 1 . 1 0 ]
"1073
[s S22877 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S22885 . 1 `S1347 1 . 1 0 ]
"1100
[s S22894 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S22903 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S22905 . 1 `S1372 1 . 1 0 `S1381 1 . 1 0 ]
"1127
[s S22916 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S22924 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S22926 . 1 `S1405 1 . 1 0 `S1413 1 . 1 0 ]
"1155
[s S22939 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S22948 . 1 `S1438 1 . 1 0 ]
"1177
[s S22953 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S22955 . 1 `S1461 1 . 1 0 ]
"1196
[s S22961 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S22963 . 1 `S1471 1 . 1 0 ]
"1225
[s S22975 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S22984 . 1 `S1487 1 . 1 0 ]
"1249
[s S22991 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S22994 . 1 `S1512 1 . 1 0 ]
"1295
[s S23011 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S23020 . 1 `S1535 1 . 1 0 ]
"1330
[s S23032 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S23041 . 1 `S1565 1 . 1 0 ]
"1361
[s S23051 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S23060 . 1 `S1593 1 . 1 0 ]
"1392
[s S23072 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S23081 . 1 `S1623 1 . 1 0 ]
"1411
[s S23086 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S23089 . 1 `S1646 1 . 1 0 ]
"1447
[s S23108 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S23117 . 1 `S1671 1 . 1 0 ]
"1475
[s S23131 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S23137 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S23142 . 1 `S1703 1 . 1 0 `S1709 1 . 1 0 ]
"1505
[s S23156 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S23165 . 1 `S1739 1 . 1 0 ]
"1532
[s S23178 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S23187 . 1 `S1770 1 . 1 0 ]
"1569
[s S23199 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S23203 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S23212 . 1 `S1800 1 . 1 0 `S1804 1 . 1 0 ]
"1606
[s S23225 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S23229 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S23238 . 1 `S1839 1 . 1 0 `S1843 1 . 1 0 ]
"1643
[s S23251 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S23260 . 1 `S1878 1 . 1 0 ]
"1670
[s S23272 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S23281 . 1 `S1908 1 . 1 0 ]
"1697
[s S23293 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S23302 . 1 `S1938 1 . 1 0 ]
"1723
[s S23309 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S23313 . 1 `S1963 1 . 1 0 ]
"1739
[s S23318 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S23320 . 1 `S1976 1 . 1 0 ]
"1750
[s S23324 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S23326 . 1 `S1984 1 . 1 0 ]
"1778
[s S23334 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S23336 . 1 `S1996 1 . 1 0 ]
"1795
[s S23341 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S23343 . 1 `S2005 1 . 1 0 ]
"1802
[s S23346 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 Count1 2 3 `ui 1 DimmerCount 2 5 ]
"188 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[s S23353 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`uc 1 LoopSave 1 34 :1:2 
`ui 1 Time 2 35 ]
"3 bmul.c
[v ___bmul `(uc  1 e 1 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\abdiv.c
[v ___abdiv `(c  1 e 1 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\abmod.c
[v ___abmod `(c  1 e 1 0 ]
"34 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\abtoft.c
[v ___abtoft `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\aldiv.c
[v ___aldiv `(l  1 e 4 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\almod.c
[v ___almod `(l  1 e 4 0 ]
"43 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\altoft.c
[v ___altoft `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\atdiv.c
[v ___atdiv `(m  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\atmod.c
[v ___atmod `(m  1 e 3 0 ]
"38 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\attoft.c
[v ___attoft `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\awdiv.c
[v ___awdiv `(i  1 e 2 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\awmod.c
[v ___awmod `(i  1 e 2 0 ]
"33 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\awtoft.c
[v ___awtoft `(f  1 e 3 0 ]
"63 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\float.c
[v ___ftpack `(f  1 e 3 0 ]
"87 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftadd.c
[v ___ftadd `(f  1 e 3 0 ]
"50 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftdiv.c
[v ___ftdiv `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftge.c
[v ___ftge `(b  1 e 0 0 ]
"52 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftmul.c
[v ___ftmul `(f  1 e 3 0 ]
"16 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftneg.c
[v ___ftneg `(f  1 e 3 0 ]
"17 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftsub.c
[v ___ftsub `(f  1 e 3 0 ]
"45 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\fttol.c
[v ___fttol `(l  1 e 4 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lbdiv.c
[v ___lbdiv `(uc  1 e 1 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lbmod.c
[v ___lbmod `(uc  1 e 1 0 ]
"28 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lbtoft.c
[v ___lbtoft `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lldiv.c
[v ___lldiv `(ul  1 e 4 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\llmod.c
[v ___llmod `(ul  1 e 4 0 ]
"36 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lltoft.c
[v ___lltoft `(f  1 e 3 0 ]
"3 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lmul.c
[v ___lmul `(ul  1 e 4 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ltdiv.c
[v ___ltdiv `(um  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ltmod.c
[v ___ltmod `(um  1 e 3 0 ]
"31 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lttoft.c
[v ___lttoft `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lwdiv.c
[v ___lwdiv `(ui  1 e 2 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lwmod.c
[v ___lwmod `(ui  1 e 2 0 ]
"29 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lwtoft.c
[v ___lwtoft `(f  1 e 3 0 ]
"3 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\tmul.c
[v ___tmul `(um  1 e 3 0 ]
"3 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\wmul.c
[v ___wmul `(ui  1 e 2 0 ]
"11 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Buzzer_B1.c
[v _Buzzer_Initialization `(v  1 e 0 0 ]
"18
[v _setBuz_Enable `(v  1 e 0 0 ]
"23
[v _setBuz `(v  1 e 0 0 ]
"54
[v _Buzzer_Main `(v  1 e 0 0 ]
"31 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\CC2500_B1.c
[v _CC2500_TxData `(v  1 e 0 0 ]
"57
[v _CC2500_RxData `(v  1 e 0 0 ]
"98
[v _CC2500_PowerOnInitial `(v  1 e 0 0 ]
"111
[v _CC2500_PowerRST `(v  1 e 0 0 ]
"132
[v _CC2500_InitSetREG `(v  1 e 0 0 ]
"148
[v _CC2500_InitPATable `(v  1 e 0 0 ]
"162
[v _CC2500_ClearTXFIFO `(v  1 e 0 0 ]
"169
[v _CC2500_ClearRXFIFO `(v  1 e 0 0 ]
"176
[v _CC2500_FrequencyCabr `(v  1 e 0 0 ]
"184
[v _CC2500_SIDLEMode `(v  1 e 0 0 ]
"194
[v _CC2500_WriteByte `(v  1 e 0 0 ]
"211
[v _CC2500_ReadByte `(v  1 e 0 0 ]
"228
[v _CC2500_WriteREG `(v  1 e 0 0 ]
"241
[v _CC2500_ReadREG `(v  1 e 0 0 ]
"254
[v _CC2500_WriteCommand `(v  1 e 0 0 ]
"268
[v _CC2500_ReadStatus `(v  1 e 0 0 ]
"284
[v _DelayTime_1us `(v  1 e 0 0 ]
"9 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\DelayOff_B1.c
[v _DelayOffPointSelect `(v  1 e 0 0 ]
"31
[v _DelayOff_Initialization `(v  1 e 0 0 ]
"46
[v _DelayOff_Main `(v  1 e 0 0 ]
"61
[v _DlyOff_Initialization `(v  1 e 0 0 ]
"67
[v _DlyOff_Main `(v  1 e 0 0 ]
"93
[v _setDelayOff_GO `(v  1 e 0 0 ]
"120
[v _DelayTimejudge `(uc  1 e 1 0 ]
"8 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Dimmer_B1.c
[v _DimmerLightsPointSelect `(v  1 e 0 0 ]
"33
[v _DimmerLights_Initialization `(v  1 e 0 0 ]
"55
[v _setDimmerLights_Initialization `(v  1 e 0 0 ]
"93
[v _DimmerLights_Close `(v  1 e 0 0 ]
"106
[v _DimmerLights_Main `(v  1 e 0 0 ]
"123
[v _setDimmerLights_Main `(v  1 e 0 0 ]
"200
[v _getDimmerLights_StatusFlag `(uc  1 e 1 0 ]
"219
[v _getDimmerLights_Trigger `(uc  1 e 1 0 ]
"238
[v _DimmerLights_Exceptions `(v  1 e 0 0 ]
"294
[v _setDimmerLights_ERROR `(v  1 e 0 0 ]
"312
[v _setDimmerLights_TriggerERROR `(v  1 e 0 0 ]
"322
[v _setDimmerLights `(v  1 e 0 0 ]
"380
[v _setDimmerLights_Adj `(v  1 e 0 0 ]
"407
[v _setDimmerLights_GO `(v  1 e 0 0 ]
"413
[v _setDimmerLights_AdjRF `(v  1 e 0 0 ]
"420
[v _setDimmerLights_MaxmumValue `(v  1 e 0 0 ]
"425
[v _setDimmerLights_Switch `(v  1 e 0 0 ]
"430
[v _setDimmerLights_AdjGo `(v  1 e 0 0 ]
"435
[v _setDimmerLights_Trigger `(v  1 e 0 0 ]
"440
[v _setDimmerLights_TriggerAdj `(v  1 e 0 0 ]
"446
[v _setDimmerLights_Clear `(v  1 e 0 0 ]
"480
[v _getPercentValue `(uc  1 e 1 0 ]
"495
[v _setPercentValue `(uc  1 e 1 0 ]
"510
[v _Dimmer_Initialization `(v  1 e 0 0 ]
"8 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\LED_B1.c
[v _LedPointSelect `(v  1 e 0 0 ]
"36
[v _LED_Initialization `(v  1 e 0 0 ]
"52
[v _LED_Main `(v  1 e 0 0 ]
"68
[v _setLED_Initialization `(v  1 e 0 0 ]
"75
[v _setLED `(v  1 e 0 0 ]
"215
[v _setLED_Main `(v  1 e 0 0 ]
"8 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\main.c
[v _main `(v  1 e 0 0 ]
"93
[v _MainT_Initialization `(v  1 e 0 0 ]
"104
[v _MainT `(v  1 e 0 0 ]
"12 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\MCU_16f1518_B1.c
[v _Mcu_Initialization `(v  1 e 0 0 ]
"38
[v _IO_Set `(v  1 e 0 0 ]
"57
[v _ISR `I(v  1 e 0 @3 ]
"74
[v _TMR0_Set `(v  1 e 0 0 ]
"83
[v _TMR0_ISR `(v  1 e 0 0 ]
"130
[v _setDimmerReClock `(v  1 e 0 0 ]
"218
[v _INT_Set `(v  1 e 0 0 ]
"226
[v _INT_ISR `(v  1 e 0 0 ]
"236
[v _setINT_GO `(v  1 e 0 0 ]
"247
[v _IOC_Set `(v  1 e 0 0 ]
"268
[v _IOC_ISR `(v  1 e 0 0 ]
"304
[v _ADC_Set `(v  1 e 0 0 ]
"310
[v _getAD `(i  1 e 2 0 ]
"430
[v _Flash_Memory_Initialization `(v  1 e 0 0 ]
"475
[v _Flash_Memory_Main `(v  1 e 0 0 ]
"498
[v _Flash_Memory_Unlock `(v  1 e 0 0 ]
"507
[v _Flash_Memory_Read `(uc  1 e 1 0 ]
"519
[v _Flash_Memory_Write `(v  1 e 0 0 ]
"539
[v _Flash_Memory_Erasing `(v  1 e 0 0 ]
"550
[v _Flash_Memory_Modify `(v  1 e 0 0 ]
"9 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverLoad_B1.c
[v _Load_Initialization `(v  1 e 0 0 ]
"16
[v _getLoad_AD `(v  1 e 0 0 ]
"46
[v _Load_Main `(v  1 e 0 0 ]
"230
[v _setLoad_Exceptions `(v  1 e 0 0 ]
"252
[v _setLoad_Count `(v  1 e 0 0 ]
"258
[v _setLoad_Enable `(v  1 e 0 0 ]
"263
[v _setLoad_GO `(v  1 e 0 0 ]
"267
[v _setLoad_StatusOn `(v  1 e 0 0 ]
"285
[v _setLoad_StatusOff `(v  1 e 0 0 ]
[v i1_setLoad_StatusOff `(v  1 e 0 0 ]
[v i1_setLoad_StatusOff `(v  1 e 0 0 ]
"302
[v _getLoad_Safe `(uc  1 e 1 0 ]
"306
[v _getLoad_ERROR `(uc  1 e 1 0 ]
"311
[v _setLoad_AH_AL_Restore `(v  1 e 0 0 ]
"16 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverTemperature_B1.c
[v _Temp_Initialization `(v  1 e 0 0 ]
"23
[v _setTemp_Enable `(v  1 e 0 0 ]
"27
[v _getTemp_Safe `(uc  1 e 1 0 ]
"31
[v _getTemp_ERROR `(uc  1 e 1 0 ]
"36
[v _getTemp_AD `(v  1 e 0 0 ]
"52
[v _setTemp_Initialization `(v  1 e 0 0 ]
"58
[v _Temp_Main `(v  1 e 0 0 ]
"65
[v _setTemp_Main `(v  1 e 0 0 ]
"141
[v _setOverTemp_Exceptions `(v  1 e 0 0 ]
"16 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\PowerFault_B1.c
[v _PowerFault_Initialization `(v  1 e 0 0 ]
"23
[v _PowerFault_Main `(v  1 e 0 0 ]
"30
[v _setPowerFault_Initialization `(v  1 e 0 0 ]
"37
[v _setPF_Enable `(v  1 e 0 0 ]
"41
[v _getPF_Safe `(uc  1 e 1 0 ]
"45
[v _getPF_ERROR `(uc  1 e 1 0 ]
"50
[v _getPowerFault_AD `(v  1 e 0 0 ]
"62
[v _setPowerFault_Main `(v  1 e 0 0 ]
"134
[v _setPowerFault_Exceptions `(v  1 e 0 0 ]
"8 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\RF_Control_B1.c
[v _RfPointSelect `(v  1 e 0 0 ]
[v i1_RfPointSelect `(v  1 e 0 0 ]
[v i1_RfPointSelect `(v  1 e 0 0 ]
"18
[v _RF_Initialization `(v  1 e 0 0 ]
"25
[v _RF_Main `(v  1 e 0 0 ]
"32
[v _setRF_Learn `(v  1 e 0 0 ]
"38
[v _setRF_ReceiveGO `(v  1 e 0 0 ]
"44
[v _setRF_RxStatus `(v  1 e 0 0 ]
"51
[v _setRF_Initialization `(v  1 e 0 0 ]
"59
[v _setRF_Main `(v  1 e 0 0 ]
"134
[v _setTxData `(v  1 e 0 0 ]
"179
[v _setRF_Enable `(v  1 e 0 0 ]
"192
[v _RF_RxDisable `(v  1 e 0 0 ]
"208
[v _getRxData `(v  1 e 0 0 ]
"250
[v _setLog_Code `(v  1 e 0 0 ]
"265
[v _setControl_Lights_Table `(v  1 e 0 0 ]
"340
[v _RfSWPointSelect `(v  1 e 0 0 ]
"362
[v _setRFSW_Control `(v  1 e 0 0 ]
"402
[v _setRFSW_AdjControl `(v  1 e 0 0 ]
"418
[v _setRFSW_Status `(v  1 e 0 0 ]
"426
[v _setRF_DimmerValue `(v  1 e 0 0 ]
"438
[v _setRF_DimmerLights `(v  1 e 0 0 ]
"10 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Switch_B1.c
[v _TouchPower `(v  1 e 0 0 ]
"17
[v _SwPointSelect `(v  1 e 0 0 ]
"39
[v _Switch_Initialization `(v  1 e 0 0 ]
"63
[v _Switch_Main `(v  1 e 0 0 ]
"79
[v _setSw_Initialization `(v  1 e 0 0 ]
"87
[v _setSw_Enable `(v  1 e 0 0 ]
"107
[v _setSw_Status `(v  1 e 0 0 ]
"113
[v _setSw_Main `(v  1 e 0 0 ]
"252
[v _Sw_DimmerOnFunc `(v  1 e 0 0 ]
"304
[v _Sw_DimmerOffFunc `(v  1 e 0 0 ]
"335
[v _Sw_DimmerAdjFunc `(v  1 e 0 0 ]
"349
[v _Sw_Detect `(v  1 e 0 0 ]
"132 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1518.h
[v _INDF0 `VEuc  1 e 1 @0 ]
"136
[v _INDF1 `VEuc  1 e 1 @1 ]
"140
[v _PCL `VEuc  1 e 1 @2 ]
"144
[v _STATUS `VEuc  1 e 1 @3 ]
"146
[v _CARRY `VEb  1 e 0 @24 ]
"147
[v _DC `VEb  1 e 0 @25 ]
"148
[v _ZERO `VEb  1 e 0 @26 ]
"149
[v _nPD `VEb  1 e 0 @27 ]
"150
[v _nTO `VEb  1 e 0 @28 ]
"162
[v _STATUSbits `VES415  1 e 1 @3 ]
"167
[v _FSR0L `VEuc  1 e 1 @4 ]
"171
[v _FSR0H `VEuc  1 e 1 @5 ]
"175
[v _FSR0 `VEui  1 e 2 @4 ]
"179
[v _FSR1L `VEuc  1 e 1 @6 ]
"183
[v _FSR1H `VEuc  1 e 1 @7 ]
"187
[v _FSR1 `VEui  1 e 2 @6 ]
"190
[v _BSR `VEuc  1 e 1 @8 ]
"192
[v _BSR0 `VEb  1 e 0 @64 ]
"193
[v _BSR1 `VEb  1 e 0 @65 ]
"194
[v _BSR2 `VEb  1 e 0 @66 ]
"195
[v _BSR3 `VEb  1 e 0 @67 ]
"196
[v _BSR4 `VEb  1 e 0 @68 ]
"209
[v _BSRbits `VES446  1 e 1 @8 ]
"213
[v _WREG `VEuc  1 e 1 @9 ]
"217
[v _PCLATH `VEuc  1 e 1 @10 ]
"224
[v _PCLATHbits `VES462  1 e 1 @10 ]
"228
[v _INTCON `VEuc  1 e 1 @11 ]
"230
[v _IOCIF `VEb  1 e 0 @88 ]
"231
[v _INTF `VEb  1 e 0 @89 ]
"232
[v _TMR0IF `VEb  1 e 0 @90 ]
"233
[v _IOCIE `VEb  1 e 0 @91 ]
"234
[v _INTE `VEb  1 e 0 @92 ]
"235
[v _TMR0IE `VEb  1 e 0 @93 ]
"236
[v _PEIE `VEb  1 e 0 @94 ]
"237
[v _GIE `VEb  1 e 0 @95 ]
"238
[v _T0IF `VEb  1 e 0 @90 ]
"239
[v _T0IE `VEb  1 e 0 @93 ]
"258
[v _INTCONbits `VES492  1 e 1 @11 ]
"262
[v _PORTA `VEuc  1 e 1 @12 ]
"264
[v _RA0 `VEb  1 e 0 @96 ]
"265
[v _RA1 `VEb  1 e 0 @97 ]
"266
[v _RA2 `VEb  1 e 0 @98 ]
"267
[v _RA3 `VEb  1 e 0 @99 ]
"268
[v _RA4 `VEb  1 e 0 @100 ]
"269
[v _RA5 `VEb  1 e 0 @101 ]
"270
[v _RA6 `VEb  1 e 0 @102 ]
"271
[v _RA7 `VEb  1 e 0 @103 ]
"284
[v _PORTAbits `VES528  1 e 1 @12 ]
"288
[v _PORTB `VEuc  1 e 1 @13 ]
"290
[v _RB0 `VEb  1 e 0 @104 ]
"291
[v _RB1 `VEb  1 e 0 @105 ]
"292
[v _RB2 `VEb  1 e 0 @106 ]
"293
[v _RB3 `VEb  1 e 0 @107 ]
"294
[v _RB4 `VEb  1 e 0 @108 ]
"295
[v _RB5 `VEb  1 e 0 @109 ]
"296
[v _RB6 `VEb  1 e 0 @110 ]
"297
[v _RB7 `VEb  1 e 0 @111 ]
"310
[v _PORTBbits `VES528  1 e 1 @13 ]
"314
[v _PORTC `VEuc  1 e 1 @14 ]
"316
[v _RC0 `VEb  1 e 0 @112 ]
"317
[v _RC1 `VEb  1 e 0 @113 ]
"318
[v _RC2 `VEb  1 e 0 @114 ]
"319
[v _RC3 `VEb  1 e 0 @115 ]
"320
[v _RC4 `VEb  1 e 0 @116 ]
"321
[v _RC5 `VEb  1 e 0 @117 ]
"322
[v _RC6 `VEb  1 e 0 @118 ]
"323
[v _RC7 `VEb  1 e 0 @119 ]
"336
[v _PORTCbits `VES528  1 e 1 @14 ]
"340
[v _PORTE `VEuc  1 e 1 @16 ]
"342
[v _RE3 `VEb  1 e 0 @131 ]
"351
[v _PORTEbits `VES607  1 e 1 @16 ]
"355
[v _PIR1 `VEuc  1 e 1 @17 ]
"358
[v _TMR1IF `VEb  1 e 0 @136 ]
"360
[v _TMR2IF `VEb  1 e 0 @137 ]
"362
[v _CCP1IF `VEb  1 e 0 @138 ]
"364
[v _SSPIF `VEb  1 e 0 @139 ]
"366
[v _TXIF `VEb  1 e 0 @140 ]
"368
[v _RCIF `VEb  1 e 0 @141 ]
"370
[v _ADIF `VEb  1 e 0 @142 ]
"372
[v _TMR1GIF `VEb  1 e 0 @143 ]
"385
[v _PIR1bits `VES528  1 e 1 @17 ]
"389
[v _PIR2 `VEuc  1 e 1 @18 ]
"391
[v _CCP2IF `VEb  1 e 0 @144 ]
"392
[v _BCLIF `VEb  1 e 0 @147 ]
"393
[v _OSFIF `VEb  1 e 0 @151 ]
"406
[v _PIR2bits `VES528  1 e 1 @18 ]
"410
[v _TMR0 `VEuc  1 e 1 @21 ]
"415
[v _TMR1L `VEuc  1 e 1 @22 ]
"419
[v _TMR1H `VEuc  1 e 1 @23 ]
"423
[v _TMR1 `VEui  1 e 2 @22 ]
"426
[v _T1CON `VEuc  1 e 1 @24 ]
"428
[v _TMR1ON `VEb  1 e 0 @192 ]
"429
[v _nT1SYNC `VEb  1 e 0 @194 ]
"430
[v _T1OSCEN `VEb  1 e 0 @195 ]
"431
[v _T1CKPS0 `VEb  1 e 0 @196 ]
"432
[v _T1CKPS1 `VEb  1 e 0 @197 ]
"433
[v _TMR1CS0 `VEb  1 e 0 @198 ]
"434
[v _TMR1CS1 `VEb  1 e 0 @199 ]
"452
[v _T1CONbits `VES695  1 e 1 @24 ]
"456
[v _T1GCON `VEuc  1 e 1 @25 ]
"458
[v _T1GVAL `VEb  1 e 0 @202 ]
"459
[v _T1GGO_nDONE `VEb  1 e 0 @203 ]
"460
[v _T1GSPM `VEb  1 e 0 @204 ]
"461
[v _T1GTM `VEb  1 e 0 @205 ]
"462
[v _T1GPOL `VEb  1 e 0 @206 ]
"463
[v _TMR1GE `VEb  1 e 0 @207 ]
"464
[v _T1GSS0 `VEb  1 e 0 @200 ]
"465
[v _T1GSS1 `VEb  1 e 0 @201 ]
"481
[v _T1GCONbits `VES732  1 e 1 @25 ]
"485
[v _TMR2 `VEuc  1 e 1 @26 ]
"489
[v _PR2 `VEuc  1 e 1 @27 ]
"493
[v _T2CON `VEuc  1 e 1 @28 ]
"495
[v _TMR2ON `VEb  1 e 0 @226 ]
"496
[v _T2CKPS0 `VEb  1 e 0 @224 ]
"497
[v _T2CKPS1 `VEb  1 e 0 @225 ]
"498
[v _T2OUTPS0 `VEb  1 e 0 @227 ]
"499
[v _T2OUTPS1 `VEb  1 e 0 @228 ]
"500
[v _T2OUTPS2 `VEb  1 e 0 @229 ]
"501
[v _T2OUTPS3 `VEb  1 e 0 @230 ]
"518
[v _T2CONbits `VES769  1 e 1 @28 ]
"528
[v _TRISA `VEuc  1 e 1 @140 ]
"530
[v _TRISA0 `VEb  1 e 0 @1120 ]
"531
[v _TRISA1 `VEb  1 e 0 @1121 ]
"532
[v _TRISA2 `VEb  1 e 0 @1122 ]
"533
[v _TRISA3 `VEb  1 e 0 @1123 ]
"534
[v _TRISA4 `VEb  1 e 0 @1124 ]
"535
[v _TRISA5 `VEb  1 e 0 @1125 ]
"536
[v _TRISA6 `VEb  1 e 0 @1126 ]
"537
[v _TRISA7 `VEb  1 e 0 @1127 ]
"550
[v _TRISAbits `VES528  1 e 1 @140 ]
"555
[v _TRISB `VEuc  1 e 1 @141 ]
"557
[v _TRISB0 `VEb  1 e 0 @1128 ]
"558
[v _TRISB1 `VEb  1 e 0 @1129 ]
"559
[v _TRISB2 `VEb  1 e 0 @1130 ]
"560
[v _TRISB3 `VEb  1 e 0 @1131 ]
"561
[v _TRISB4 `VEb  1 e 0 @1132 ]
"562
[v _TRISB5 `VEb  1 e 0 @1133 ]
"563
[v _TRISB6 `VEb  1 e 0 @1134 ]
"564
[v _TRISB7 `VEb  1 e 0 @1135 ]
"577
[v _TRISBbits `VES528  1 e 1 @141 ]
"582
[v _TRISC `VEuc  1 e 1 @142 ]
"584
[v _TRISC0 `VEb  1 e 0 @1136 ]
"585
[v _TRISC1 `VEb  1 e 0 @1137 ]
"586
[v _TRISC2 `VEb  1 e 0 @1138 ]
"587
[v _TRISC3 `VEb  1 e 0 @1139 ]
"588
[v _TRISC4 `VEb  1 e 0 @1140 ]
"589
[v _TRISC5 `VEb  1 e 0 @1141 ]
"590
[v _TRISC6 `VEb  1 e 0 @1142 ]
"591
[v _TRISC7 `VEb  1 e 0 @1143 ]
"604
[v _TRISCbits `VES528  1 e 1 @142 ]
"608
[v _TRISE `VEuc  1 e 1 @144 ]
"618
[v _TRISEbits `VES607  1 e 1 @144 ]
"623
[v _PIE1 `VEuc  1 e 1 @145 ]
"626
[v _TMR1IE `VEb  1 e 0 @1160 ]
"628
[v _TMR2IE `VEb  1 e 0 @1161 ]
"630
[v _CCP1IE `VEb  1 e 0 @1162 ]
"632
[v _SSPIE `VEb  1 e 0 @1163 ]
"634
[v _TXIE `VEb  1 e 0 @1164 ]
"636
[v _RCIE `VEb  1 e 0 @1165 ]
"638
[v _ADIE `VEb  1 e 0 @1166 ]
"640
[v _TMR1GIE `VEb  1 e 0 @1167 ]
"653
[v _PIE1bits `VES528  1 e 1 @145 ]
"658
[v _PIE2 `VEuc  1 e 1 @146 ]
"661
[v _CCP2IE `VEb  1 e 0 @1168 ]
"663
[v _BCLIE `VEb  1 e 0 @1171 ]
"665
[v _OSFIE `VEb  1 e 0 @1175 ]
"678
[v _PIE2bits `VES528  1 e 1 @146 ]
"683
[v _OPTION_REG `VEuc  1 e 1 @149 ]
"686
[v _PSA `VEb  1 e 0 @1195 ]
"688
[v _TMR0SE `VEb  1 e 0 @1196 ]
"690
[v _TMR0CS `VEb  1 e 0 @1197 ]
"692
[v _INTEDG `VEb  1 e 0 @1198 ]
"694
[v _nWPUEN `VEb  1 e 0 @1199 ]
"695
[v _PS0 `VEb  1 e 0 @1192 ]
"696
[v _PS1 `VEb  1 e 0 @1193 ]
"697
[v _PS2 `VEb  1 e 0 @1194 ]
"698
[v _T0SE `VEb  1 e 0 @1196 ]
"699
[v _T0CS `VEb  1 e 0 @1197 ]
"718
[v _OPTION_REGbits `VES969  1 e 1 @149 ]
"723
[v _PCON `VEuc  1 e 1 @150 ]
"726
[v _nBOR `VEb  1 e 0 @1200 ]
"728
[v _nPOR `VEb  1 e 0 @1201 ]
"730
[v _nRI `VEb  1 e 0 @1202 ]
"732
[v _nRMCLR `VEb  1 e 0 @1203 ]
"733
[v _nRWDT `VEb  1 e 0 @1204 ]
"735
[v _STKUNF `VEb  1 e 0 @1206 ]
"737
[v _STKOVF `VEb  1 e 0 @1207 ]
"750
[v _PCONbits `VES528  1 e 1 @150 ]
"755
[v _WDTCON `VEuc  1 e 1 @151 ]
"758
[v _SWDTEN `VEb  1 e 0 @1208 ]
"759
[v _WDTPS0 `VEb  1 e 0 @1209 ]
"760
[v _WDTPS1 `VEb  1 e 0 @1210 ]
"761
[v _WDTPS2 `VEb  1 e 0 @1211 ]
"762
[v _WDTPS3 `VEb  1 e 0 @1212 ]
"763
[v _WDTPS4 `VEb  1 e 0 @1213 ]
"778
[v _WDTCONbits `VES1033  1 e 1 @151 ]
"783
[v _OSCCON `VEuc  1 e 1 @153 ]
"785
[v _SCS0 `VEb  1 e 0 @1224 ]
"786
[v _SCS1 `VEb  1 e 0 @1225 ]
"787
[v _IRCF0 `VEb  1 e 0 @1227 ]
"788
[v _IRCF1 `VEb  1 e 0 @1228 ]
"789
[v _IRCF2 `VEb  1 e 0 @1229 ]
"790
[v _IRCF3 `VEb  1 e 0 @1230 ]
"808
[v _OSCCONbits `VES1067  1 e 1 @153 ]
"813
[v _OSCSTAT `VEuc  1 e 1 @154 ]
"816
[v _HFIOFS `VEb  1 e 0 @1232 ]
"818
[v _LFIOFR `VEb  1 e 0 @1233 ]
"819
[v _HFIOFR `VEb  1 e 0 @1236 ]
"821
[v _OSTS `VEb  1 e 0 @1237 ]
"823
[v _SOSCR `VEb  1 e 0 @1239 ]
"824
[v _T1OSCR `VEb  1 e 0 @1239 ]
"841
[v _OSCSTATbits `VES1103  1 e 1 @154 ]
"847
[v _ADRESL `VEuc  1 e 1 @155 ]
"852
[v _ADRESH `VEuc  1 e 1 @156 ]
"856
[v _ADRES `VEui  1 e 2 @155 ]
"860
[v _ADCON0 `VEuc  1 e 1 @157 ]
"863
[v _ADON `VEb  1 e 0 @1256 ]
"865
[v _GO_nDONE `VEb  1 e 0 @1257 ]
"867
[v _ADGO `VEb  1 e 0 @1257 ]
"868
[v _CHS0 `VEb  1 e 0 @1258 ]
"869
[v _CHS1 `VEb  1 e 0 @1259 ]
"870
[v _CHS2 `VEb  1 e 0 @1260 ]
"871
[v _CHS3 `VEb  1 e 0 @1261 ]
"872
[v _CHS4 `VEb  1 e 0 @1262 ]
"874
[v _GO `VEb  1 e 0 @1257 ]
"896
[v _ADCON0bits `VES1148  1 e 1 @157 ]
"901
[v _ADCON1 `VEuc  1 e 1 @158 ]
"904
[v _ADFM `VEb  1 e 0 @1271 ]
"905
[v _ADPREF0 `VEb  1 e 0 @1264 ]
"906
[v _ADPREF1 `VEb  1 e 0 @1265 ]
"907
[v _ADCS0 `VEb  1 e 0 @1268 ]
"908
[v _ADCS1 `VEb  1 e 0 @1269 ]
"909
[v _ADCS2 `VEb  1 e 0 @1270 ]
"927
[v _ADCON1bits `VES1189  1 e 1 @158 ]
"936
[v _LATA `VEuc  1 e 1 @268 ]
"938
[v _LATA0 `VEb  1 e 0 @2144 ]
"939
[v _LATA1 `VEb  1 e 0 @2145 ]
"940
[v _LATA2 `VEb  1 e 0 @2146 ]
"941
[v _LATA3 `VEb  1 e 0 @2147 ]
"942
[v _LATA4 `VEb  1 e 0 @2148 ]
"943
[v _LATA5 `VEb  1 e 0 @2149 ]
"944
[v _LATA6 `VEb  1 e 0 @2150 ]
"945
[v _LATA7 `VEb  1 e 0 @2151 ]
"958
[v _LATAbits `VES528  1 e 1 @268 ]
"962
[v _LATB `VEuc  1 e 1 @269 ]
"964
[v _LATB0 `VEb  1 e 0 @2152 ]
"965
[v _LATB1 `VEb  1 e 0 @2153 ]
"966
[v _LATB2 `VEb  1 e 0 @2154 ]
"967
[v _LATB3 `VEb  1 e 0 @2155 ]
"968
[v _LATB4 `VEb  1 e 0 @2156 ]
"969
[v _LATB5 `VEb  1 e 0 @2157 ]
"970
[v _LATB6 `VEb  1 e 0 @2158 ]
"971
[v _LATB7 `VEb  1 e 0 @2159 ]
"984
[v _LATBbits `VES528  1 e 1 @269 ]
"988
[v _LATC `VEuc  1 e 1 @270 ]
"990
[v _LATC0 `VEb  1 e 0 @2160 ]
"991
[v _LATC1 `VEb  1 e 0 @2161 ]
"992
[v _LATC2 `VEb  1 e 0 @2162 ]
"993
[v _LATC3 `VEb  1 e 0 @2163 ]
"994
[v _LATC4 `VEb  1 e 0 @2164 ]
"995
[v _LATC5 `VEb  1 e 0 @2165 ]
"996
[v _LATC6 `VEb  1 e 0 @2166 ]
"997
[v _LATC7 `VEb  1 e 0 @2167 ]
"1010
[v _LATCbits `VES528  1 e 1 @270 ]
"1015
[v _BORCON `VEuc  1 e 1 @278 ]
"1018
[v _BORRDY `VEb  1 e 0 @2224 ]
"1019
[v _BORFS `VEb  1 e 0 @2230 ]
"1021
[v _SBOREN `VEb  1 e 0 @2231 ]
"1030
[v _BORCONbits `VES1305  1 e 1 @278 ]
"1035
[v _FVRCON `VEuc  1 e 1 @279 ]
"1038
[v _TSRNG `VEb  1 e 0 @2236 ]
"1040
[v _TSEN `VEb  1 e 0 @2237 ]
"1042
[v _FVRRDY `VEb  1 e 0 @2238 ]
"1044
[v _FVREN `VEb  1 e 0 @2239 ]
"1046
[v _ADFVR0 `VEb  1 e 0 @2232 ]
"1048
[v _ADFVR1 `VEb  1 e 0 @2233 ]
"1063
[v _FVRCONbits `VES1330  1 e 1 @279 ]
"1068
[v _APFCON `VEuc  1 e 1 @285 ]
"1071
[v _CCP2SEL `VEb  1 e 0 @2280 ]
"1073
[v _SSSEL `VEb  1 e 0 @2281 ]
"1085
[v _APFCONbits `VES1355  1 e 1 @285 ]
"1094
[v _ANSELA `VEuc  1 e 1 @396 ]
"1096
[v _ANSA0 `VEb  1 e 0 @3168 ]
"1097
[v _ANSA1 `VEb  1 e 0 @3169 ]
"1098
[v _ANSA2 `VEb  1 e 0 @3170 ]
"1099
[v _ANSA3 `VEb  1 e 0 @3171 ]
"1100
[v _ANSA5 `VEb  1 e 0 @3173 ]
"1116
[v _ANSELAbits `VES1383  1 e 1 @396 ]
"1120
[v _ANSELB `VEuc  1 e 1 @397 ]
"1122
[v _ANSB0 `VEb  1 e 0 @3176 ]
"1123
[v _ANSB1 `VEb  1 e 0 @3177 ]
"1124
[v _ANSB2 `VEb  1 e 0 @3178 ]
"1125
[v _ANSB3 `VEb  1 e 0 @3179 ]
"1126
[v _ANSB4 `VEb  1 e 0 @3180 ]
"1127
[v _ANSB5 `VEb  1 e 0 @3181 ]
"1142
[v _ANSELBbits `VES1415  1 e 1 @397 ]
"1146
[v _ANSELC `VEuc  1 e 1 @398 ]
"1148
[v _ANSC0 `VEb  1 e 0 @3184 ]
"1149
[v _ANSC1 `VEb  1 e 0 @3185 ]
"1150
[v _ANSC2 `VEb  1 e 0 @3186 ]
"1151
[v _ANSC3 `VEb  1 e 0 @3187 ]
"1152
[v _ANSC4 `VEb  1 e 0 @3188 ]
"1153
[v _ANSC5 `VEb  1 e 0 @3189 ]
"1154
[v _ANSC6 `VEb  1 e 0 @3190 ]
"1155
[v _ANSC7 `VEb  1 e 0 @3191 ]
"1168
[v _ANSELCbits `VES528  1 e 1 @398 ]
"1173
[v _PMADRL `VEuc  1 e 1 @401 ]
"1177
[v _PMADRH `VEuc  1 e 1 @402 ]
"1184
[v _PMADRHbits `VES462  1 e 1 @402 ]
"1188
[v _PMADR `VEui  1 e 2 @401 ]
"1192
[v _PMDATL `VEuc  1 e 1 @403 ]
"1196
[v _PMDATH `VEuc  1 e 1 @404 ]
"1203
[v _PMDATHbits `VES1473  1 e 1 @404 ]
"1207
[v _PMDAT `VEui  1 e 2 @403 ]
"1210
[v _PMCON1 `VEuc  1 e 1 @405 ]
"1213
[v _RD `VEb  1 e 0 @3240 ]
"1215
[v _WR `VEb  1 e 0 @3241 ]
"1217
[v _WREN `VEb  1 e 0 @3242 ]
"1219
[v _WRERR `VEb  1 e 0 @3243 ]
"1221
[v _FREE `VEb  1 e 0 @3244 ]
"1223
[v _LWLO `VEb  1 e 0 @3245 ]
"1225
[v _CFGS `VEb  1 e 0 @3246 ]
"1238
[v _PMCON1bits `VES528  1 e 1 @405 ]
"1242
[v _PMCON2 `VEuc  1 e 1 @406 ]
"1246
[v _VREGCON `VEuc  1 e 1 @407 ]
"1248
[v _reserved `VEb  1 e 0 @3256 ]
"1249
[v _VREGPM `VEb  1 e 0 @3257 ]
"1256
[v _VREGCONbits `VES1515  1 e 1 @407 ]
"1260
[v _RCREG `VEuc  1 e 1 @409 ]
"1264
[v _TXREG `VEuc  1 e 1 @410 ]
"1268
[v _SPBRGL `VEuc  1 e 1 @411 ]
"1269
[v _SPBRG `VEuc  1 e 1 @411 ]
"1273
[v _SPBRGH `VEuc  1 e 1 @412 ]
"1278
[v _RCSTA `VEuc  1 e 1 @413 ]
"1281
[v _RX9D `VEb  1 e 0 @3304 ]
"1283
[v _OERR `VEb  1 e 0 @3305 ]
"1285
[v _FERR `VEb  1 e 0 @3306 ]
"1287
[v _ADDEN `VEb  1 e 0 @3307 ]
"1289
[v _CREN `VEb  1 e 0 @3308 ]
"1291
[v _SREN `VEb  1 e 0 @3309 ]
"1293
[v _RX9 `VEb  1 e 0 @3310 ]
"1295
[v _SPEN `VEb  1 e 0 @3311 ]
"1308
[v _RCSTAbits `VES528  1 e 1 @413 ]
"1313
[v _TXSTA `VEuc  1 e 1 @414 ]
"1316
[v _TX9D `VEb  1 e 0 @3312 ]
"1318
[v _TRMT `VEb  1 e 0 @3313 ]
"1320
[v _BRGH `VEb  1 e 0 @3314 ]
"1322
[v _SENDB `VEb  1 e 0 @3315 ]
"1324
[v _SYNC `VEb  1 e 0 @3316 ]
"1326
[v _TXEN `VEb  1 e 0 @3317 ]
"1328
[v _TX9 `VEb  1 e 0 @3318 ]
"1330
[v _CSRC `VEb  1 e 0 @3319 ]
"1343
[v _TXSTAbits `VES528  1 e 1 @414 ]
"1348
[v _BAUDCON `VEuc  1 e 1 @415 ]
"1351
[v _ABDEN `VEb  1 e 0 @3320 ]
"1353
[v _WUE `VEb  1 e 0 @3321 ]
"1355
[v _BRG16 `VEb  1 e 0 @3323 ]
"1357
[v _SCKP `VEb  1 e 0 @3324 ]
"1359
[v _RCIDL `VEb  1 e 0 @3326 ]
"1361
[v _ABDOVF `VEb  1 e 0 @3327 ]
"1374
[v _BAUDCONbits `VES528  1 e 1 @415 ]
"1383
[v _WPUB `VEuc  1 e 1 @525 ]
"1385
[v _WPUB0 `VEb  1 e 0 @4200 ]
"1386
[v _WPUB1 `VEb  1 e 0 @4201 ]
"1387
[v _WPUB2 `VEb  1 e 0 @4202 ]
"1388
[v _WPUB3 `VEb  1 e 0 @4203 ]
"1389
[v _WPUB4 `VEb  1 e 0 @4204 ]
"1390
[v _WPUB5 `VEb  1 e 0 @4205 ]
"1391
[v _WPUB6 `VEb  1 e 0 @4206 ]
"1392
[v _WPUB7 `VEb  1 e 0 @4207 ]
"1405
[v _WPUBbits `VES528  1 e 1 @525 ]
"1409
[v _WPUE `VEuc  1 e 1 @528 ]
"1411
[v _WPUE3 `VEb  1 e 0 @4227 ]
"1418
[v _WPUEbits `VES1649  1 e 1 @528 ]
"1422
[v _SSPBUF `VEuc  1 e 1 @529 ]
"1423
[v _SSP1BUF `VEuc  1 e 1 @529 ]
"1427
[v _SSPADD `VEuc  1 e 1 @530 ]
"1428
[v _SSP1ADD `VEuc  1 e 1 @530 ]
"1432
[v _SSPMSK `VEuc  1 e 1 @531 ]
"1433
[v _SSP1MSK `VEuc  1 e 1 @531 ]
"1437
[v _SSPSTAT `VEuc  1 e 1 @532 ]
"1438
[v _SSP1STAT `VEuc  1 e 1 @532 ]
"1440
[v _BF `VEb  1 e 0 @4256 ]
"1441
[v _UA `VEb  1 e 0 @4257 ]
"1442
[v _R_nW `VEb  1 e 0 @4258 ]
"1443
[v _S `VEb  1 e 0 @4259 ]
"1444
[v _P `VEb  1 e 0 @4260 ]
"1445
[v _D_nA `VEb  1 e 0 @4261 ]
"1446
[v _CKE `VEb  1 e 0 @4262 ]
"1447
[v _SMP `VEb  1 e 0 @4263 ]
"1460
[v _SSPSTATbits `VES528  1 e 1 @532 ]
"1464
[v _SSPCON1 `VEuc  1 e 1 @533 ]
"1465
[v _SSPCON `VEuc  1 e 1 @533 ]
"1466
[v _SSP1CON1 `VEuc  1 e 1 @533 ]
"1468
[v _CKP `VEb  1 e 0 @4268 ]
"1469
[v _SSPEN `VEb  1 e 0 @4269 ]
"1470
[v _SSPOV `VEb  1 e 0 @4270 ]
"1471
[v _WCOL `VEb  1 e 0 @4271 ]
"1472
[v _SSPM0 `VEb  1 e 0 @4264 ]
"1473
[v _SSPM1 `VEb  1 e 0 @4265 ]
"1474
[v _SSPM2 `VEb  1 e 0 @4266 ]
"1475
[v _SSPM3 `VEb  1 e 0 @4267 ]
"1491
[v _SSPCON1bits `VES1714  1 e 1 @533 ]
"1495
[v _SSPCON2 `VEuc  1 e 1 @534 ]
"1496
[v _SSP1CON2 `VEuc  1 e 1 @534 ]
"1498
[v _SEN `VEb  1 e 0 @4272 ]
"1499
[v _RSEN `VEb  1 e 0 @4273 ]
"1500
[v _PEN `VEb  1 e 0 @4274 ]
"1501
[v _RCEN `VEb  1 e 0 @4275 ]
"1502
[v _ACKEN `VEb  1 e 0 @4276 ]
"1503
[v _ACKDT `VEb  1 e 0 @4277 ]
"1504
[v _ACKSTAT `VEb  1 e 0 @4278 ]
"1505
[v _GCEN `VEb  1 e 0 @4279 ]
"1518
[v _SSPCON2bits `VES528  1 e 1 @534 ]
"1522
[v _SSPCON3 `VEuc  1 e 1 @535 ]
"1523
[v _SSP1CON3 `VEuc  1 e 1 @535 ]
"1525
[v _DHEN `VEb  1 e 0 @4280 ]
"1526
[v _AHEN `VEb  1 e 0 @4281 ]
"1527
[v _SBCDE `VEb  1 e 0 @4282 ]
"1528
[v _SDAHT `VEb  1 e 0 @4283 ]
"1529
[v _BOEN `VEb  1 e 0 @4284 ]
"1530
[v _SCIE `VEb  1 e 0 @4285 ]
"1531
[v _PCIE `VEb  1 e 0 @4286 ]
"1532
[v _ACKTIM `VEb  1 e 0 @4287 ]
"1545
[v _SSPCON3bits `VES528  1 e 1 @535 ]
"1554
[v _CCPR1L `VEuc  1 e 1 @657 ]
"1558
[v _CCPR1H `VEuc  1 e 1 @658 ]
"1562
[v _CCP1CON `VEuc  1 e 1 @659 ]
"1564
[v _CCP1M0 `VEb  1 e 0 @5272 ]
"1565
[v _CCP1M1 `VEb  1 e 0 @5273 ]
"1566
[v _CCP1M2 `VEb  1 e 0 @5274 ]
"1567
[v _CCP1M3 `VEb  1 e 0 @5275 ]
"1568
[v _DC1B0 `VEb  1 e 0 @5276 ]
"1569
[v _DC1B1 `VEb  1 e 0 @5277 ]
"1587
[v _CCP1CONbits `VES1813  1 e 1 @659 ]
"1591
[v _CCPR2L `VEuc  1 e 1 @664 ]
"1595
[v _CCPR2H `VEuc  1 e 1 @665 ]
"1599
[v _CCP2CON `VEuc  1 e 1 @666 ]
"1601
[v _CCP2M0 `VEb  1 e 0 @5328 ]
"1602
[v _CCP2M1 `VEb  1 e 0 @5329 ]
"1603
[v _CCP2M2 `VEb  1 e 0 @5330 ]
"1604
[v _CCP2M3 `VEb  1 e 0 @5331 ]
"1605
[v _DC2B0 `VEb  1 e 0 @5332 ]
"1606
[v _DC2B1 `VEb  1 e 0 @5333 ]
"1624
[v _CCP2CONbits `VES1813  1 e 1 @666 ]
"1634
[v _IOCBP `VEuc  1 e 1 @916 ]
"1636
[v _IOCBP0 `VEb  1 e 0 @7328 ]
"1637
[v _IOCBP1 `VEb  1 e 0 @7329 ]
"1638
[v _IOCBP2 `VEb  1 e 0 @7330 ]
"1639
[v _IOCBP3 `VEb  1 e 0 @7331 ]
"1640
[v _IOCBP4 `VEb  1 e 0 @7332 ]
"1641
[v _IOCBP5 `VEb  1 e 0 @7333 ]
"1642
[v _IOCBP6 `VEb  1 e 0 @7334 ]
"1643
[v _IOCBP7 `VEb  1 e 0 @7335 ]
"1656
[v _IOCBPbits `VES528  1 e 1 @916 ]
"1661
[v _IOCBN `VEuc  1 e 1 @917 ]
"1663
[v _IOCBN0 `VEb  1 e 0 @7336 ]
"1664
[v _IOCBN1 `VEb  1 e 0 @7337 ]
"1665
[v _IOCBN2 `VEb  1 e 0 @7338 ]
"1666
[v _IOCBN3 `VEb  1 e 0 @7339 ]
"1667
[v _IOCBN4 `VEb  1 e 0 @7340 ]
"1668
[v _IOCBN5 `VEb  1 e 0 @7341 ]
"1669
[v _IOCBN6 `VEb  1 e 0 @7342 ]
"1670
[v _IOCBN7 `VEb  1 e 0 @7343 ]
"1683
[v _IOCBNbits `VES528  1 e 1 @917 ]
"1688
[v _IOCBF `VEuc  1 e 1 @918 ]
"1690
[v _IOCBF0 `VEb  1 e 0 @7344 ]
"1691
[v _IOCBF1 `VEb  1 e 0 @7345 ]
"1692
[v _IOCBF2 `VEb  1 e 0 @7346 ]
"1693
[v _IOCBF3 `VEb  1 e 0 @7347 ]
"1694
[v _IOCBF4 `VEb  1 e 0 @7348 ]
"1695
[v _IOCBF5 `VEb  1 e 0 @7349 ]
"1696
[v _IOCBF6 `VEb  1 e 0 @7350 ]
"1697
[v _IOCBF7 `VEb  1 e 0 @7351 ]
"1710
[v _IOCBFbits `VES528  1 e 1 @918 ]
"1719
[v _STATUS_SHAD `VEuc  1 e 1 @4068 ]
"1721
[v _C_SHAD `VEb  1 e 0 @32544 ]
"1722
[v _DC_SHAD `VEb  1 e 0 @32545 ]
"1723
[v _Z_SHAD `VEb  1 e 0 @32546 ]
"1731
[v _STATUS_SHADbits `VES1967  1 e 1 @4068 ]
"1735
[v _WREG_SHAD `VEuc  1 e 1 @4069 ]
"1739
[v _BSR_SHAD `VEuc  1 e 1 @4070 ]
"1746
[v _BSR_SHADbits `VES1978  1 e 1 @4070 ]
"1750
[v _PCLATH_SHAD `VEuc  1 e 1 @4071 ]
"1757
[v _PCLATH_SHADbits `VES462  1 e 1 @4071 ]
"1761
[v _FSR0L_SHAD `VEuc  1 e 1 @4072 ]
"1765
[v _FSR0H_SHAD `VEuc  1 e 1 @4073 ]
"1769
[v _FSR1L_SHAD `VEuc  1 e 1 @4074 ]
"1773
[v _FSR1H_SHAD `VEuc  1 e 1 @4075 ]
"1778
[v _STKPTR `VEuc  1 e 1 @4077 ]
"1785
[v _STKPTRbits `VES1978  1 e 1 @4077 ]
"1790
[v _TOSL `VEuc  1 e 1 @4078 ]
"1795
[v _TOSH `VEuc  1 e 1 @4079 ]
"1802
[v _TOSHbits `VES462  1 e 1 @4079 ]
"296 C:\Users\taianluo\Documents\GitHub\myPicCode\10.Switch_1Key_Dimmer\Switch_1Key_Dimmer_V1.1.2\Release\Switch_1key_Dimmer_V1.2.1.1.1.h
[v _Product `*.2S19  1 e 1 0 ]
"297
[v _VarProduct `S19  1 e 32 0 ]
"370
[v _VarTMain `S24  1 e 16 0 ]
"371
[v _TMain `*.2S24  1 e 1 0 ]
"40 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Buzzer_B1.h
[v _Buz `*.2S106  1 e 1 0 ]
"43
[v _Buz1 `S106  1 e 12 0 ]
"161 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\CC2500_B1.h
[v _CC2500_rfSettings `DC[47]uc  1 e 47 0 ]
"218
[v _CC2500_registers_address `DC[47]uc  1 e 47 0 ]
"274
[v _CC2500_Enable `b  1 e 0 0 ]
"275
[v _Receive_OK `b  1 e 0 0 ]
[v _Transceive_OK `b  1 e 0 0 ]
"276
[v _Transceive_GO `b  1 e 0 0 ]
[v _Receive_GO `b  1 e 0 0 ]
"277
[v _TxStatus `b  1 e 0 0 ]
[v _RxStatus `b  1 e 0 0 ]
"278
[v _RF_Count `ui  1 e 2 0 ]
"279
[v _SPI0Buffer `uc  1 e 1 0 ]
"280
[v _r_data `uc  1 e 1 0 ]
"281
[v _s_data `uc  1 e 1 0 ]
"282
[v _r_address `uc  1 e 1 0 ]
"283
[v _RF_Data `[21]uc  1 e 21 0 ]
"284
[v _RSSI `uc  1 e 1 0 ]
"285
[v _CRC `uc  1 e 1 0 ]
"286
[v _Rx_Length `uc  1 e 1 0 ]
"287
[v _Tx_Length `uc  1 e 1 0 ]
"292
[v _CC2500_patable_vaule `DC[8]uc  1 e 8 0 ]
"27 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\DelayOff_B1.h
[v _DelayOff `*.0S366  1 e 1 0 ]
"30
[v _DlySw1 `S366  1 e 5 0 ]
"65 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Dimmer_B1.h
[v _DimmerLights `*.2S298  1 e 1 0 ]
"66
[v _DimmerLightsIntr `*S298  1 e 1 0 ]
"80
[v _DimmerLights11 `*.2S298  1 e 1 0 ]
"81
[v _DimmerLights1 `S298  1 e 13 0 ]
"145
[v _Dimmer `*.0S357  1 e 1 0 ]
"148
[v _Dimmer1 `S357  1 e 3 0 ]
"28 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\LED_B1.h
[v _LED `*.0S135  1 e 1 0 ]
"32
[v _VarErrLED `S135  1 e 4 0 ]
"37
[v _VarLED1 `S135  1 e 4 0 ]
"42
[v _VarLED2 `S135  1 e 4 0 ]
"187 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\MCU_16F1518_B1.h
[v _VarTimer0 `S2012  1 e 7 0 ]
"188
[v _Timer0 `*.0S2012  1 e 1 0 ]
"434
[v _Memory `*.2S2023  1 e 1 0 ]
"435
[v _VarMemory `S2023  1 e 37 0 ]
"61 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverLoad_B1.h
[v _Load `*S229  1 e 1 0 ]
"64
[v _Load1 `S229  1 e 71 0 ]
"24 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\OverTemperature_B1.h
[v _Temp `*.2S156  1 e 1 0 ]
"38
[v _Temp1 `S156  1 e 14 0 ]
"18 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\PowerFault_B1.h
[v _PF `*.0S379  1 e 1 0 ]
"21
[v _PF1 `S379  1 e 8 0 ]
"49 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\RF_Control_B1.h
[v _RF `*.0S203  1 e 1 0 ]
"52
[v _RF1 `S203  1 e 2 0 ]
"80
[v _RFSW `*.0S224  1 e 1 0 ]
"90
[v _RFSW1 `S224  1 e 1 0 ]
"31 C:\Users\taianluo\Documents\GitHub\myPicCode\Header_File\Switch_B1.h
[v _Sw `*.2S77  1 e 1 0 ]
"35
[v _Sw1 `S77  1 e 9 0 ]
"8 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\main.c
[v _main `(v  1 e 0 0 ]
{
"89
} 0
"25 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\RF_Control_B1.c
[v _RF_Main `(v  1 e 0 0 ]
{
"29
} 0
"59
[v _setRF_Main `(v  1 e 0 0 ]
{
[v setRF_Main@rf `uc  1 a 1 wreg ]
[v setRF_Main@rf `uc  1 a 1 wreg ]
"131
} 0
"208
[v _getRxData `(v  1 e 0 0 ]
{
[v getRxData@rf `uc  1 a 1 wreg ]
[v getRxData@rf `uc  1 a 1 wreg ]
"247
} 0
"265
[v _setControl_Lights_Table `(v  1 e 0 0 ]
{
[v setControl_Lights_Table@rf `uc  1 a 1 wreg ]
[v setControl_Lights_Table@rf `uc  1 a 1 wreg ]
"337
} 0
"23 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\PowerFault_B1.c
[v _PowerFault_Main `(v  1 e 0 0 ]
{
"27
} 0
"58 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverTemperature_B1.c
[v _Temp_Main `(v  1 e 0 0 ]
{
"62
} 0
"402 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\RF_Control_B1.c
[v _setRFSW_AdjControl `(v  1 e 0 0 ]
{
[v setRFSW_AdjControl@sw `uc  1 a 1 wreg ]
[v setRFSW_AdjControl@sw `uc  1 a 1 wreg ]
"415
} 0
"62 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\PowerFault_B1.c
[v _setPowerFault_Main `(v  1 e 0 0 ]
{
"131
} 0
"65 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverTemperature_B1.c
[v _setTemp_Main `(v  1 e 0 0 ]
{
"138
} 0
"46 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverLoad_B1.c
[v _Load_Main `(v  1 e 0 0 ]
{
"47
[v Load_Main@i `uc  1 a 1 17 ]
"227
} 0
"426 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\RF_Control_B1.c
[v _setRF_DimmerValue `(v  1 e 0 0 ]
{
[v setRF_DimmerValue@lights `uc  1 a 1 wreg ]
[v setRF_DimmerValue@lights `uc  1 a 1 wreg ]
"435
} 0
"134 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\PowerFault_B1.c
[v _setPowerFault_Exceptions `(v  1 e 0 0 ]
{
[v setPowerFault_Exceptions@command `uc  1 a 1 wreg ]
[v setPowerFault_Exceptions@command `uc  1 a 1 wreg ]
"151
} 0
"141 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverTemperature_B1.c
[v _setOverTemp_Exceptions `(v  1 e 0 0 ]
{
[v setOverTemp_Exceptions@command `uc  1 a 1 wreg ]
[v setOverTemp_Exceptions@command `uc  1 a 1 wreg ]
"165
} 0
"230 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverLoad_B1.c
[v _setLoad_Exceptions `(v  1 e 0 0 ]
{
[v setLoad_Exceptions@command `uc  1 a 1 wreg ]
[v setLoad_Exceptions@command `uc  1 a 1 wreg ]
"249
} 0
"63 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Switch_B1.c
[v _Switch_Main `(v  1 e 0 0 ]
{
"76
} 0
"475 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\MCU_16f1518_B1.c
[v _Flash_Memory_Main `(v  1 e 0 0 ]
{
"495
} 0
"106 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Dimmer_B1.c
[v _DimmerLights_Main `(v  1 e 0 0 ]
{
"120
} 0
"113 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Switch_B1.c
[v _setSw_Main `(v  1 e 0 0 ]
{
[v setSw_Main@sw `uc  1 a 1 wreg ]
[v setSw_Main@sw `uc  1 a 1 wreg ]
"249
} 0
"550 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\MCU_16f1518_B1.c
[v _Flash_Memory_Modify `(v  1 e 0 0 ]
{
"551
[v Flash_Memory_Modify@i `uc  1 a 1 6 ]
"575
} 0
"39 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Switch_B1.c
[v _Switch_Initialization `(v  1 e 0 0 ]
{
"60
} 0
"430 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\MCU_16f1518_B1.c
[v _Flash_Memory_Initialization `(v  1 e 0 0 ]
{
"431
[v Flash_Memory_Initialization@i `uc  1 a 1 49 ]
"472
} 0
"36 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\LED_B1.c
[v _LED_Initialization `(v  1 e 0 0 ]
{
"49
} 0
"413 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Dimmer_B1.c
[v _setDimmerLights_AdjRF `(v  1 e 0 0 ]
{
[v setDimmerLights_AdjRF@lights `uc  1 a 1 wreg ]
[v setDimmerLights_AdjRF@lights `uc  1 a 1 wreg ]
"418
} 0
"238
[v _DimmerLights_Exceptions `(v  1 e 0 0 ]
{
[v DimmerLights_Exceptions@status `uc  1 a 1 wreg ]
[v DimmerLights_Exceptions@status `uc  1 a 1 wreg ]
"291
} 0
"123
[v _setDimmerLights_Main `(v  1 e 0 0 ]
{
[v setDimmerLights_Main@lights `uc  1 a 1 wreg ]
"124
[v setDimmerLights_Main@clear `uc  1 a 1 10 ]
"123
[v setDimmerLights_Main@lights `uc  1 a 1 wreg ]
"197
} 0
"46 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\DelayOff_B1.c
[v _DelayOff_Main `(v  1 e 0 0 ]
{
"58
} 0
"98 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\CC2500_B1.c
[v _CC2500_PowerOnInitial `(v  1 e 0 0 ]
{
"106
} 0
"304 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Switch_B1.c
[v _Sw_DimmerOffFunc `(v  1 e 0 0 ]
{
[v Sw_DimmerOffFunc@sw `uc  1 a 1 wreg ]
[v Sw_DimmerOffFunc@sw `uc  1 a 1 wreg ]
"332
} 0
"335
[v _Sw_DimmerAdjFunc `(v  1 e 0 0 ]
{
[v Sw_DimmerAdjFunc@sw `uc  1 a 1 wreg ]
[v Sw_DimmerAdjFunc@sw `uc  1 a 1 wreg ]
"346
} 0
"252
[v _Sw_DimmerOnFunc `(v  1 e 0 0 ]
{
[v Sw_DimmerOnFunc@sw `uc  1 a 1 wreg ]
"253
[v Sw_DimmerOnFunc@Idle `uc  1 a 1 10 ]
"252
[v Sw_DimmerOnFunc@sw `uc  1 a 1 wreg ]
"301
} 0
"79
[v _setSw_Initialization `(v  1 e 0 0 ]
{
[v setSw_Initialization@sw `uc  1 a 1 wreg ]
[v setSw_Initialization@sw `uc  1 a 1 wreg ]
"84
} 0
"362 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\RF_Control_B1.c
[v _setRFSW_Control `(v  1 e 0 0 ]
{
[v setRFSW_Control@sw `uc  1 a 1 wreg ]
[v setRFSW_Control@sw `uc  1 a 1 wreg ]
"399
} 0
"250
[v _setLog_Code `(v  1 e 0 0 ]
{
[v setLog_Code@rf `uc  1 a 1 wreg ]
[v setLog_Code@rf `uc  1 a 1 wreg ]
"262
} 0
"192
[v _RF_RxDisable `(v  1 e 0 0 ]
{
[v RF_RxDisable@rf `uc  1 a 1 wreg ]
[v RF_RxDisable@rf `uc  1 a 1 wreg ]
"205
} 0
"539 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\MCU_16f1518_B1.c
[v _Flash_Memory_Erasing `(v  1 e 0 0 ]
{
"547
} 0
"519
[v _Flash_Memory_Write `(v  1 e 0 0 ]
{
"520
[v Flash_Memory_Write@i `uc  1 a 1 1 ]
"536
} 0
"104 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\main.c
[v _MainT `(v  1 e 0 0 ]
{
"184
} 0
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\LED_B1.c
[v _LED_Main `(v  1 e 0 0 ]
{
"65
} 0
"68
[v _setLED_Initialization `(v  1 e 0 0 ]
{
[v setLED_Initialization@led `uc  1 a 1 wreg ]
[v setLED_Initialization@led `uc  1 a 1 wreg ]
"72
} 0
"495 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Dimmer_B1.c
[v _setPercentValue `(uc  1 e 1 0 ]
{
[v setPercentValue@value `uc  1 a 1 wreg ]
"497
[v setPercentValue@i `f  1 a 3 45 ]
"495
[v setPercentValue@value `uc  1 a 1 wreg ]
"507
} 0
"480
[v _getPercentValue `(uc  1 e 1 0 ]
{
[v getPercentValue@value `uc  1 a 1 wreg ]
"482
[v getPercentValue@i `f  1 a 3 60 ]
"480
[v getPercentValue@value `uc  1 a 1 wreg ]
"492
} 0
"294
[v _setDimmerLights_ERROR `(v  1 e 0 0 ]
{
[v setDimmerLights_ERROR@lights `uc  1 a 1 wreg ]
[v setDimmerLights_ERROR@lights `uc  1 a 1 wreg ]
"310
} 0
"380
[v _setDimmerLights_Adj `(v  1 e 0 0 ]
{
[v setDimmerLights_Adj@lights `uc  1 a 1 wreg ]
[v setDimmerLights_Adj@lights `uc  1 a 1 wreg ]
[v setDimmerLights_Adj@status `uc  1 p 1 5 ]
"404
} 0
"322
[v _setDimmerLights `(v  1 e 0 0 ]
{
[v setDimmerLights@lights `uc  1 a 1 wreg ]
[v setDimmerLights@lights `uc  1 a 1 wreg ]
[v setDimmerLights@status `uc  1 p 1 4 ]
"377
} 0
"33
[v _DimmerLights_Initialization `(v  1 e 0 0 ]
{
"53
} 0
"67 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\DelayOff_B1.c
[v _DlyOff_Main `(v  1 e 0 0 ]
{
[v DlyOff_Main@sw `uc  1 a 1 wreg ]
[v DlyOff_Main@sw `uc  1 a 1 wreg ]
"90
} 0
"31
[v _DelayOff_Initialization `(v  1 e 0 0 ]
{
"43
} 0
"184 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\CC2500_B1.c
[v _CC2500_SIDLEMode `(v  1 e 0 0 ]
{
"186
} 0
"176
[v _CC2500_FrequencyCabr `(v  1 e 0 0 ]
{
"179
} 0
"169
[v _CC2500_ClearRXFIFO `(v  1 e 0 0 ]
{
"171
} 0
"162
[v _CC2500_ClearTXFIFO `(v  1 e 0 0 ]
{
"164
} 0
"148
[v _CC2500_InitPATable `(v  1 e 0 0 ]
{
"149
[v CC2500_InitPATable@loop_d `uc  1 a 1 7 ]
"150
[v CC2500_InitPATable@temp `uc  1 a 1 6 ]
"157
} 0
"132
[v _CC2500_InitSetREG `(v  1 e 0 0 ]
{
"133
[v CC2500_InitSetREG@loop_c `uc  1 a 1 8 ]
"134
[v CC2500_InitSetREG@temp2 `uc  1 a 1 7 ]
[v CC2500_InitSetREG@temp1 `uc  1 a 1 6 ]
"143
} 0
"57
[v _CC2500_RxData `(v  1 e 0 0 ]
{
"58
[v CC2500_RxData@loop_f `uc  1 a 1 5 ]
"93
} 0
"31
[v _CC2500_TxData `(v  1 e 0 0 ]
{
"32
[v CC2500_TxData@loop_e `uc  1 a 1 5 ]
"52
} 0
"33 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\awtoft.c
[v ___awtoft `(f  1 e 3 0 ]
{
"34
[v ___awtoft@sign `uc  1 a 1 27 ]
"33
[v ___awtoft@c `i  1 p 2 22 ]
"42
} 0
"52 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftmul.c
[v ___ftmul `(f  1 e 3 0 ]
{
"54
[v ___ftmul@f3_as_product `um  1 a 3 39 ]
"53
[v ___ftmul@sign `uc  1 a 1 43 ]
[v ___ftmul@cntr `uc  1 a 1 42 ]
[v ___ftmul@exp `uc  1 a 1 38 ]
"52
[v ___ftmul@f1 `f  1 p 3 28 ]
[v ___ftmul@f2 `f  1 p 3 31 ]
"84
} 0
"50 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftdiv.c
[v ___ftdiv `(f  1 e 3 0 ]
{
"52
[v ___ftdiv@f3 `f  1 a 3 39 ]
"51
[v ___ftdiv@sign `uc  1 a 1 43 ]
[v ___ftdiv@exp `uc  1 a 1 42 ]
[v ___ftdiv@cntr `uc  1 a 1 38 ]
"50
[v ___ftdiv@f2 `f  1 p 3 28 ]
[v ___ftdiv@f1 `f  1 p 3 31 ]
"78
} 0
"87 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftadd.c
[v ___ftadd `(f  1 e 3 0 ]
{
"88
[v ___ftadd@exp1 `uc  1 a 1 56 ]
[v ___ftadd@exp2 `uc  1 a 1 55 ]
[v ___ftadd@sign `uc  1 a 1 54 ]
"87
[v ___ftadd@f1 `f  1 p 3 44 ]
[v ___ftadd@f2 `f  1 p 3 47 ]
"148
} 0
"32 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\RF_Control_B1.c
[v _setRF_Learn `(v  1 e 0 0 ]
{
[v setRF_Learn@rf `uc  1 a 1 wreg ]
[v setRF_Learn@rf `uc  1 a 1 wreg ]
[v setRF_Learn@command `uc  1 p 1 2 ]
"35
} 0
"498 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\MCU_16f1518_B1.c
[v _Flash_Memory_Unlock `(v  1 e 0 0 ]
{
"504
} 0
"179 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\RF_Control_B1.c
[v _setRF_Enable `(v  1 e 0 0 ]
{
[v setRF_Enable@rf `uc  1 a 1 wreg ]
[v setRF_Enable@rf `uc  1 a 1 wreg ]
[v setRF_Enable@command `uc  1 p 1 2 ]
"189
} 0
"87 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Switch_B1.c
[v _setSw_Enable `(v  1 e 0 0 ]
{
[v setSw_Enable@command `uc  1 a 1 wreg ]
[v setSw_Enable@command `uc  1 a 1 wreg ]
"104
} 0
"50 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\PowerFault_B1.c
[v _getPowerFault_AD `(v  1 e 0 0 ]
{
[v getPowerFault_AD@channel `uc  1 a 1 wreg ]
[v getPowerFault_AD@channel `uc  1 a 1 wreg ]
"59
} 0
"36 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverTemperature_B1.c
[v _getTemp_AD `(v  1 e 0 0 ]
{
[v getTemp_AD@channel `uc  1 a 1 wreg ]
[v getTemp_AD@channel `uc  1 a 1 wreg ]
"49
} 0
"16 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverLoad_B1.c
[v _getLoad_AD `(v  1 e 0 0 ]
{
[v getLoad_AD@channel `uc  1 a 1 wreg ]
"17
[v getLoad_AD@i `uc  1 a 1 14 ]
[v getLoad_AD@j `uc  1 a 1 13 ]
"16
[v getLoad_AD@channel `uc  1 a 1 wreg ]
"43
} 0
"18 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\RF_Control_B1.c
[v _RF_Initialization `(v  1 e 0 0 ]
{
"22
} 0
"16 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\PowerFault_B1.c
[v _PowerFault_Initialization `(v  1 e 0 0 ]
{
"20
} 0
"9 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverLoad_B1.c
[v _Load_Initialization `(v  1 e 0 0 ]
{
"13
} 0
"16 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverTemperature_B1.c
[v _Temp_Initialization `(v  1 e 0 0 ]
{
"20
} 0
"12 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\MCU_16f1518_B1.c
[v _Mcu_Initialization `(v  1 e 0 0 ]
{
"35
} 0
"215 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\LED_B1.c
[v _setLED_Main `(v  1 e 0 0 ]
{
[v setLED_Main@led `uc  1 a 1 wreg ]
[v setLED_Main@led `uc  1 a 1 wreg ]
"249
} 0
"446 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Dimmer_B1.c
[v _setDimmerLights_Clear `(v  1 e 0 0 ]
{
[v setDimmerLights_Clear@lights `uc  1 a 1 wreg ]
[v setDimmerLights_Clear@lights `uc  1 a 1 wreg ]
[v setDimmerLights_Clear@command `uc  1 p 1 2 ]
"449
} 0
"440
[v _setDimmerLights_TriggerAdj `(v  1 e 0 0 ]
{
[v setDimmerLights_TriggerAdj@lights `uc  1 a 1 wreg ]
[v setDimmerLights_TriggerAdj@lights `uc  1 a 1 wreg ]
[v setDimmerLights_TriggerAdj@command `uc  1 p 1 2 ]
"443
} 0
"430
[v _setDimmerLights_AdjGo `(v  1 e 0 0 ]
{
[v setDimmerLights_AdjGo@lights `uc  1 a 1 wreg ]
[v setDimmerLights_AdjGo@lights `uc  1 a 1 wreg ]
[v setDimmerLights_AdjGo@command `uc  1 p 1 2 ]
"433
} 0
"75 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\LED_B1.c
[v _setLED `(v  1 e 0 0 ]
{
[v setLED@led `uc  1 a 1 wreg ]
[v setLED@led `uc  1 a 1 wreg ]
[v setLED@command `uc  1 p 1 2 ]
"212
} 0
"312 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Dimmer_B1.c
[v _setDimmerLights_TriggerERROR `(v  1 e 0 0 ]
{
[v setDimmerLights_TriggerERROR@lights `uc  1 a 1 wreg ]
[v setDimmerLights_TriggerERROR@lights `uc  1 a 1 wreg ]
[v setDimmerLights_TriggerERROR@command `uc  1 p 1 2 ]
"318
} 0
"93
[v _DimmerLights_Close `(v  1 e 0 0 ]
{
"103
} 0
"55
[v _setDimmerLights_Initialization `(v  1 e 0 0 ]
{
[v setDimmerLights_Initialization@lights `uc  1 a 1 wreg ]
[v setDimmerLights_Initialization@lights `uc  1 a 1 wreg ]
"90
} 0
"93 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\DelayOff_B1.c
[v _setDelayOff_GO `(v  1 e 0 0 ]
{
[v setDelayOff_GO@sw `uc  1 a 1 wreg ]
[v setDelayOff_GO@sw `uc  1 a 1 wreg ]
[v setDelayOff_GO@command `uc  1 p 1 3 ]
[v setDelayOff_GO@value `uc  1 p 1 4 ]
"117
} 0
"134 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\RF_Control_B1.c
[v _setTxData `(v  1 e 0 0 ]
{
[v setTxData@rf `uc  1 a 1 wreg ]
[v setTxData@rf `uc  1 a 1 wreg ]
"176
} 0
"425 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Dimmer_B1.c
[v _setDimmerLights_Switch `(v  1 e 0 0 ]
{
[v setDimmerLights_Switch@lights `uc  1 a 1 wreg ]
[v setDimmerLights_Switch@lights `uc  1 a 1 wreg ]
[v setDimmerLights_Switch@command `uc  1 p 1 2 ]
"428
} 0
"435
[v _setDimmerLights_Trigger `(v  1 e 0 0 ]
{
[v setDimmerLights_Trigger@lights `uc  1 a 1 wreg ]
[v setDimmerLights_Trigger@lights `uc  1 a 1 wreg ]
[v setDimmerLights_Trigger@command `uc  1 p 1 2 ]
"438
} 0
"418 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\RF_Control_B1.c
[v _setRFSW_Status `(v  1 e 0 0 ]
{
[v setRFSW_Status@sw `uc  1 a 1 wreg ]
[v setRFSW_Status@sw `uc  1 a 1 wreg ]
[v setRFSW_Status@command `uc  1 p 1 2 ]
"421
} 0
"107 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Switch_B1.c
[v _setSw_Status `(v  1 e 0 0 ]
{
[v setSw_Status@sw `uc  1 a 1 wreg ]
[v setSw_Status@sw `uc  1 a 1 wreg ]
[v setSw_Status@command `uc  1 p 1 2 ]
"110
} 0
"61 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\DelayOff_B1.c
[v _DlyOff_Initialization `(v  1 e 0 0 ]
{
[v DlyOff_Initialization@sw `uc  1 a 1 wreg ]
[v DlyOff_Initialization@sw `uc  1 a 1 wreg ]
"64
} 0
"228 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\CC2500_B1.c
[v _CC2500_WriteREG `(v  1 e 0 0 ]
{
[v CC2500_WriteREG@w_addr `uc  1 a 1 wreg ]
[v CC2500_WriteREG@w_addr `uc  1 a 1 wreg ]
[v CC2500_WriteREG@value `uc  1 p 1 2 ]
"236
} 0
"111
[v _CC2500_PowerRST `(v  1 e 0 0 ]
{
"127
} 0
"44 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\RF_Control_B1.c
[v _setRF_RxStatus `(v  1 e 0 0 ]
{
[v setRF_RxStatus@rf `uc  1 a 1 wreg ]
[v setRF_RxStatus@rf `uc  1 a 1 wreg ]
[v setRF_RxStatus@command `uc  1 p 1 2 ]
"47
} 0
"268 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\CC2500_B1.c
[v _CC2500_ReadStatus `(v  1 e 0 0 ]
{
[v CC2500_ReadStatus@status_addr `uc  1 a 1 wreg ]
[v CC2500_ReadStatus@status_addr `uc  1 a 1 wreg ]
"279
} 0
"254
[v _CC2500_WriteCommand `(v  1 e 0 0 ]
{
[v CC2500_WriteCommand@command `uc  1 a 1 wreg ]
[v CC2500_WriteCommand@command `uc  1 a 1 wreg ]
"263
} 0
"23 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Buzzer_B1.c
[v _setBuz `(v  1 e 0 0 ]
{
[v setBuz@count `uc  1 a 1 wreg ]
[v setBuz@count `uc  1 a 1 wreg ]
[v setBuz@time `i  1 p 2 6 ]
"51
} 0
"45 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\fttol.c
[v ___fttol `(l  1 e 4 0 ]
{
"47
[v ___fttol@lval `ul  1 a 4 17 ]
"46
[v ___fttol@exp1 `uc  1 a 1 21 ]
[v ___fttol@sign1 `uc  1 a 1 16 ]
"45
[v ___fttol@f1 `f  1 p 3 8 ]
"73
} 0
"63 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\float.c
[v ___ftpack `(f  1 e 3 0 ]
{
[v ___ftpack@arg `um  1 p 3 0 ]
[v ___ftpack@exp `uc  1 p 1 3 ]
[v ___ftpack@sign `uc  1 p 1 4 ]
"86
} 0
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lwdiv.c
[v ___lwdiv `(ui  1 e 2 0 ]
{
"6
[v ___lwdiv@quotient `ui  1 a 2 5 ]
"7
[v ___lwdiv@counter `uc  1 a 1 7 ]
"5
[v ___lwdiv@divisor `ui  1 p 2 0 ]
[v ___lwdiv@dividend `ui  1 p 2 2 ]
"26
} 0
"3 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\wmul.c
[v ___wmul `(ui  1 e 2 0 ]
{
"4
[v ___wmul@product `ui  1 a 2 4 ]
"3
[v ___wmul@multiplier `ui  1 p 2 0 ]
[v ___wmul@multiplicand `ui  1 p 2 2 ]
"13
} 0
"17 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Switch_B1.c
[v _SwPointSelect `(v  1 e 0 0 ]
{
[v SwPointSelect@sw `uc  1 a 1 wreg ]
[v SwPointSelect@sw `uc  1 a 1 wreg ]
"36
} 0
"10
[v _TouchPower `(v  1 e 0 0 ]
{
"13
} 0
"340 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\RF_Control_B1.c
[v _RfSWPointSelect `(v  1 e 0 0 ]
{
[v RfSWPointSelect@sw `uc  1 a 1 wreg ]
[v RfSWPointSelect@sw `uc  1 a 1 wreg ]
"359
} 0
"51
[v _setRF_Initialization `(v  1 e 0 0 ]
{
[v setRF_Initialization@rf `uc  1 a 1 wreg ]
[v setRF_Initialization@rf `uc  1 a 1 wreg ]
"56
} 0
"8
[v _RfPointSelect `(v  1 e 0 0 ]
{
[v RfPointSelect@rf `uc  1 a 1 wreg ]
[v RfPointSelect@rf `uc  1 a 1 wreg ]
"15
} 0
"30 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\PowerFault_B1.c
[v _setPowerFault_Initialization `(v  1 e 0 0 ]
{
"34
} 0
"52 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverTemperature_B1.c
[v _setTemp_Initialization `(v  1 e 0 0 ]
{
"55
} 0
"302 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverLoad_B1.c
[v _getLoad_Safe `(uc  1 e 1 0 ]
{
"304
} 0
"41 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\PowerFault_B1.c
[v _getPF_Safe `(uc  1 e 1 0 ]
{
"43
} 0
"27 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverTemperature_B1.c
[v _getTemp_Safe `(uc  1 e 1 0 ]
{
"29
} 0
"311 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverLoad_B1.c
[v _setLoad_AH_AL_Restore `(v  1 e 0 0 ]
{
"312
[v setLoad_AH_AL_Restore@i `uc  1 a 1 1 ]
"318
} 0
"507 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\MCU_16f1518_B1.c
[v _Flash_Memory_Read `(uc  1 e 1 0 ]
{
[v Flash_Memory_Read@address `uc  1 a 1 wreg ]
"508
[v Flash_Memory_Read@ret `uc  1 a 1 3 ]
[v Flash_Memory_Read@i `uc  1 a 1 1 ]
"507
[v Flash_Memory_Read@address `uc  1 a 1 wreg ]
"516
} 0
"310
[v _getAD `(i  1 e 2 0 ]
{
[v getAD@adcon0 `uc  1 a 1 wreg ]
[v getAD@adcon0 `uc  1 a 1 wreg ]
[v getAD@adcon1 `uc  1 p 1 0 ]
"316
} 0
"236
[v _setINT_GO `(v  1 e 0 0 ]
{
[v setINT_GO@command `uc  1 a 1 wreg ]
[v setINT_GO@command `uc  1 a 1 wreg ]
"239
} 0
"247
[v _IOC_Set `(v  1 e 0 0 ]
{
"265
} 0
"218
[v _INT_Set `(v  1 e 0 0 ]
{
"223
} 0
"304
[v _ADC_Set `(v  1 e 0 0 ]
{
"307
} 0
"74
[v _TMR0_Set `(v  1 e 0 0 ]
{
"80
} 0
"38
[v _IO_Set `(v  1 e 0 0 ]
{
"51
} 0
"258 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverLoad_B1.c
[v _setLoad_Enable `(v  1 e 0 0 ]
{
[v setLoad_Enable@command `uc  1 a 1 wreg ]
[v setLoad_Enable@command `uc  1 a 1 wreg ]
"261
} 0
"23 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverTemperature_B1.c
[v _setTemp_Enable `(v  1 e 0 0 ]
{
[v setTemp_Enable@command `uc  1 a 1 wreg ]
[v setTemp_Enable@command `uc  1 a 1 wreg ]
"25
} 0
"93 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\main.c
[v _MainT_Initialization `(v  1 e 0 0 ]
{
"101
} 0
"8 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\LED_B1.c
[v _LedPointSelect `(v  1 e 0 0 ]
{
[v LedPointSelect@led `uc  1 a 1 wreg ]
[v LedPointSelect@led `uc  1 a 1 wreg ]
"33
} 0
"267 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverLoad_B1.c
[v _setLoad_StatusOn `(v  1 e 0 0 ]
{
[v setLoad_StatusOn@lights `uc  1 a 1 wreg ]
[v setLoad_StatusOn@lights `uc  1 a 1 wreg ]
[v setLoad_StatusOn@command `uc  1 p 1 0 ]
"283
} 0
"252
[v _setLoad_Count `(v  1 e 0 0 ]
{
[v setLoad_Count@command `uc  1 a 1 wreg ]
[v setLoad_Count@command `uc  1 a 1 wreg ]
"255
} 0
"285
[v _setLoad_StatusOff `(v  1 e 0 0 ]
{
[v setLoad_StatusOff@lights `uc  1 a 1 wreg ]
[v setLoad_StatusOff@lights `uc  1 a 1 wreg ]
[v setLoad_StatusOff@command `uc  1 p 1 0 ]
"300
} 0
"263
[v _setLoad_GO `(v  1 e 0 0 ]
{
[v setLoad_GO@command `uc  1 a 1 wreg ]
[v setLoad_GO@command `uc  1 a 1 wreg ]
"265
} 0
"200 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Dimmer_B1.c
[v _getDimmerLights_StatusFlag `(uc  1 e 1 0 ]
{
"201
[v getDimmerLights_StatusFlag@Status `uc  1 a 1 1 ]
"216
} 0
"510
[v _Dimmer_Initialization `(v  1 e 0 0 ]
{
"512
} 0
"8
[v _DimmerLightsPointSelect `(v  1 e 0 0 ]
{
[v DimmerLightsPointSelect@lights `uc  1 a 1 wreg ]
[v DimmerLightsPointSelect@lights `uc  1 a 1 wreg ]
"29
} 0
"120 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\DelayOff_B1.c
[v _DelayTimejudge `(uc  1 e 1 0 ]
{
[v DelayTimejudge@value `uc  1 a 1 wreg ]
"121
[v DelayTimejudge@i `uc  1 a 1 1 ]
"120
[v DelayTimejudge@value `uc  1 a 1 wreg ]
"147
} 0
"438 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\RF_Control_B1.c
[v _setRF_DimmerLights `(v  1 e 0 0 ]
{
[v setRF_DimmerLights@lights `uc  1 a 1 wreg ]
"439
[v setRF_DimmerLights@status `uc  1 a 1 3 ]
"438
[v setRF_DimmerLights@lights `uc  1 a 1 wreg ]
[v setRF_DimmerLights@on `uc  1 p 1 0 ]
"453
} 0
"9 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\DelayOff_B1.c
[v _DelayOffPointSelect `(v  1 e 0 0 ]
{
[v DelayOffPointSelect@sw `uc  1 a 1 wreg ]
[v DelayOffPointSelect@sw `uc  1 a 1 wreg ]
"28
} 0
"284 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\CC2500_B1.c
[v _DelayTime_1us `(v  1 e 0 0 ]
{
"285
[v DelayTime_1us@j `ui  1 a 2 4 ]
[v DelayTime_1us@i `ui  1 a 2 2 ]
"284
[v DelayTime_1us@count `i  1 p 2 0 ]
"288
} 0
"211
[v _CC2500_ReadByte `(v  1 e 0 0 ]
{
"212
[v CC2500_ReadByte@loop_b `uc  1 a 1 1 ]
"223
} 0
"194
[v _CC2500_WriteByte `(v  1 e 0 0 ]
{
"195
[v CC2500_WriteByte@loop_a `uc  1 a 1 1 ]
"206
} 0
"54 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\Buzzer_B1.c
[v _Buzzer_Main `(v  1 e 0 0 ]
{
"101
} 0
"11
[v _Buzzer_Initialization `(v  1 e 0 0 ]
{
"14
} 0
"57 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\MCU_16f1518_B1.c
[v _ISR `I(v  1 e 0 @3 ]
{
"69
} 0
"226
[v _INT_ISR `(v  1 e 0 0 ]
{
"233
} 0
"38 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\RF_Control_B1.c
[v _setRF_ReceiveGO `(v  1 e 0 0 ]
{
[v setRF_ReceiveGO@rf `uc  1 a 1 wreg ]
[v setRF_ReceiveGO@rf `uc  1 a 1 wreg ]
[v setRF_ReceiveGO@command `uc  1 p 1 2 ]
"41
} 0
"83 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\MCU_16f1518_B1.c
[v _TMR0_ISR `(v  1 e 0 0 ]
{
"127
} 0
"268
[v _IOC_ISR `(v  1 e 0 0 ]
{
"295
} 0
"8 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\RF_Control_B1.c
[v i1_RfPointSelect `(v  1 e 0 0 ]
{
[v i1RfPointSelect@rf `uc  1 a 1 wreg ]
[v i1RfPointSelect@rf `uc  1 a 1 wreg ]
"15
} 0
"285 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\OverLoad_B1.c
[v i1_setLoad_StatusOff `(v  1 e 0 0 ]
{
[v i1setLoad_StatusOff@lights `uc  1 a 1 wreg ]
[v i1setLoad_StatusOff@lights `uc  1 a 1 wreg ]
[v i1setLoad_StatusOff@command `uc  1 p 1 0 ]
"300
} 0
"130 C:\Users\taianluo\Documents\GitHub\myPicCode\Source_File\MCU_16f1518_B1.c
[v _setDimmerReClock `(v  1 e 0 0 ]
{
"174
} 0
