{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721162473008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721162473009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 17:41:12 2024 " "Processing started: Tue Jul 16 17:41:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721162473009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721162473009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calc -c calc " "Command: quartus_map --read_settings_files=on --write_settings_files=off calc -c calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721162473010 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1721162473182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calc-behav " "Found design unit 1: calc-behav" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721162473551 ""} { "Info" "ISGN_ENTITY_NAME" "1 calc " "Found entity 1: calc" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721162473551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721162473551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg6-behav " "Found design unit 1: reg6-behav" {  } { { "reg6.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/reg6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721162473552 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg6 " "Found entity 1: reg6" {  } { { "reg6.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/reg6.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721162473552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721162473552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_6b-behavioral " "Found design unit 1: mux2x1_6b-behavioral" {  } { { "mux2x1_6b.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/mux2x1_6b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721162473553 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_6b " "Found entity 1: mux2x1_6b" {  } { { "mux2x1_6b.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/mux2x1_6b.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721162473553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721162473553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-behavioral " "Found design unit 1: somador-behavioral" {  } { { "somador.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721162473553 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/somador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721162473553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721162473553 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i1 calc.vhd(76) " "VHDL error at calc.vhd(76): formal port or parameter \"i1\" must have actual or default value" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 76 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1721162473554 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "i1 calc.vhd(39) " "HDL error at calc.vhd(39): see declaration for object \"i1\"" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 39 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721162473554 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i2 calc.vhd(76) " "VHDL error at calc.vhd(76): formal port or parameter \"i2\" must have actual or default value" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 76 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1721162473554 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "i2 calc.vhd(39) " "HDL error at calc.vhd(39): see declaration for object \"i2\"" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 39 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721162473554 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i3 calc.vhd(76) " "VHDL error at calc.vhd(76): formal port or parameter \"i3\" must have actual or default value" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 76 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1721162473554 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "i3 calc.vhd(39) " "HDL error at calc.vhd(39): see declaration for object \"i3\"" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 39 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721162473554 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i4 calc.vhd(76) " "VHDL error at calc.vhd(76): formal port or parameter \"i4\" must have actual or default value" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 76 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1721162473554 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "i4 calc.vhd(39) " "HDL error at calc.vhd(39): see declaration for object \"i4\"" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 39 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721162473554 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i5 calc.vhd(76) " "VHDL error at calc.vhd(76): formal port or parameter \"i5\" must have actual or default value" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 76 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1721162473554 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "i5 calc.vhd(39) " "HDL error at calc.vhd(39): see declaration for object \"i5\"" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 39 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721162473554 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721162473635 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 16 17:41:13 2024 " "Processing ended: Tue Jul 16 17:41:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721162473635 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721162473635 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721162473635 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721162473635 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus II Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721162473694 ""}
