{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540251909749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540251909751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 22 19:44:59 2018 " "Processing started: Mon Oct 22 19:44:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540251909751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540251909751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Coder_Interleaver -c Coder_Interleaver " "Command: quartus_map --read_settings_files=on --write_settings_files=off Coder_Interleaver -c Coder_Interleaver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540251909751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540251910188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540251910188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vinith/coder_interleaver_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vinith/coder_interleaver_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 coder_interleaver_tb " "Found entity 1: coder_interleaver_tb" {  } { { "Vinith/coder_interleaver_tb.v" "" { Text "C:/Users/Vinith Sharma/Google_Drive/Duke University/7th Semester/ECE_559/Project/ECE559_Coder_Interleaver/Vinith/coder_interleaver_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540251917850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540251917850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turbo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file turbo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 turbo_tb " "Found entity 1: turbo_tb" {  } { { "turbo_tb.v" "" { Text "C:/Users/Vinith Sharma/Google_Drive/Duke University/7th Semester/ECE_559/Project/ECE559_Coder_Interleaver/turbo_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540251917854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540251917854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coder_interleaver.v 1 1 " "Found 1 design units, including 1 entities, in source file coder_interleaver.v" { { "Info" "ISGN_ENTITY_NAME" "1 coder_interleaver " "Found entity 1: coder_interleaver" {  } { { "coder_interleaver.v" "" { Text "C:/Users/Vinith Sharma/Google_Drive/Duke University/7th Semester/ECE_559/Project/ECE559_Coder_Interleaver/coder_interleaver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540251917868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540251917868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dummy_top.v 1 1 " "Found 1 design units, including 1 entities, in source file dummy_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dummy_top " "Found entity 1: dummy_top" {  } { { "dummy_top.v" "" { Text "C:/Users/Vinith Sharma/Google_Drive/Duke University/7th Semester/ECE_559/Project/ECE559_Coder_Interleaver/dummy_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540251917872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540251917872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coder_interleaver_tb " "Elaborating entity \"coder_interleaver_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540251917915 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\ttime,\\tinputval,\\tsize_6144,\\tout_val coder_interleaver_tb.v(33) " "Verilog HDL Display System Task info at coder_interleaver_tb.v(33): \\ttime,\\tinputval,\\tsize_6144,\\tout_val" {  } { { "Vinith/coder_interleaver_tb.v" "" { Text "C:/Users/Vinith Sharma/Google_Drive/Duke University/7th Semester/ECE_559/Project/ECE559_Coder_Interleaver/Vinith/coder_interleaver_tb.v" 33 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540251917939 "|coder_interleaver_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "coder_interleaver_tb.v(34) " "Verilog HDL warning at coder_interleaver_tb.v(34): ignoring unsupported system task" {  } { { "Vinith/coder_interleaver_tb.v" "" { Text "C:/Users/Vinith Sharma/Google_Drive/Duke University/7th Semester/ECE_559/Project/ECE559_Coder_Interleaver/Vinith/coder_interleaver_tb.v" 34 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1540251917939 "|coder_interleaver_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coder_interleaver coder_interleaver:interleaver_inst " "Elaborating entity \"coder_interleaver\" for hierarchy \"coder_interleaver:interleaver_inst\"" {  } { { "Vinith/coder_interleaver_tb.v" "interleaver_inst" { Text "C:/Users/Vinith Sharma/Google_Drive/Duke University/7th Semester/ECE_559/Project/ECE559_Coder_Interleaver/Vinith/coder_interleaver_tb.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540251918610 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1540251919561 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540251919671 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 22 19:45:19 2018 " "Processing ended: Mon Oct 22 19:45:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540251919671 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540251919671 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540251919671 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540251919671 ""}
