{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2009 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 23 20:53:39 2016 " "Info: Processing started: Sat Jan 23 20:53:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map fir --source=fir_logic.edf --family=CycloneII " "Info: Command: quartus_map fir --source=fir_logic.edf --family=CycloneII" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_logic.edf 4 4 " "Info: Found 4 design units, including 4 entities, in source file fir_logic.edf" { { "Info" "ISGN_ENTITY_NAME" "1 add_15_0 " "Info: Found entity 1: add_15_0" {  } { { "fir_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_logic.edf" 773 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 add_16_0 " "Info: Found entity 2: add_16_0" {  } { { "fir_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_logic.edf" 62 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 add_16_1 " "Info: Found entity 3: add_16_1" {  } { { "fir_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_logic.edf" 416 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 fir " "Info: Found entity 4: fir" {  } { { "fir_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_logic.edf" 1111 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fir " "Info: Elaborating entity \"fir\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_1 add_16_1:o_data_add16_1 " "Info: Elaborating entity \"add_16_1\" for hierarchy \"add_16_1:o_data_add16_1\"" {  } { { "fir_logic.edf" "o_data_add16_1" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_logic.edf" 1125 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_15_0 add_15_0:sum2_add15_2 " "Info: Elaborating entity \"add_15_0\" for hierarchy \"add_15_0:sum2_add15_2\"" {  } { { "fir_logic.edf" "sum2_add15_2" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_logic.edf" 1126 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16_0 add_16_0:sum3_add16_0 " "Info: Elaborating entity \"add_16_0\" for hierarchy \"add_16_0:sum3_add16_0\"" {  } { { "fir_logic.edf" "sum3_add16_0" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_logic.edf" 1124 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[0\] " "Warning (15610): No output dependent on input pin \"i_data\[0\]\"" {  } { { "fir_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_logic.edf" 1120 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[1\] " "Warning (15610): No output dependent on input pin \"i_data\[1\]\"" {  } { { "fir_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_logic.edf" 1120 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Info: Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Info: Implemented 89 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 23 20:53:40 2016 " "Info: Processing ended: Sat Jan 23 20:53:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
