{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 10:40:13 2013 " "Info: Processing started: Thu Dec 05 10:40:13 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5iramhbm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5iramhbm.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5iramHBM " "Info: Found entity 1: lab5iramHBM" {  } { { "lab5iramHBM.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5iramHBM.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5dramhbm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5dramhbm.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5dramHBM " "Info: Found entity 1: lab5dramHBM" {  } { { "lab5dramHBM.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5dramHBM.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file branch_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_mux " "Info: Found entity 1: branch_mux" {  } { { "branch_mux.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/branch_mux.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shifter_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/shifter_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_test " "Info: Found entity 1: shifter_test" {  } { { "alu/shifter_test.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/shifter_test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shifter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Info: Found entity 1: shifter" {  } { { "alu/shifter.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/shifter.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/one_bit_adder_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/one_bit_adder_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_adder_test " "Info: Found entity 1: one_bit_adder_test" {  } { { "alu/one_bit_adder_test.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/one_bit_adder_test.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/one_bit_adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/one_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_adder " "Info: Found entity 1: one_bit_adder" {  } { { "alu/one_bit_adder.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/one_bit_adder.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/muxco.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/muxco.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxCO " "Info: Found entity 1: muxCO" {  } { { "alu/muxCO.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/muxCO.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/muxci.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/muxci.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxCI " "Info: Found entity 1: muxCI" {  } { { "alu/muxCI.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/muxCI.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/muxbneg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/muxbneg.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxBneg " "Info: Found entity 1: muxBneg" {  } { { "alu/muxBneg.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/muxBneg.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_out.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/mux_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_out " "Info: Found entity 1: mux_out" {  } { { "alu/mux_out.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/mux_out.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y logical.v(10) " "Info (10281): Verilog HDL Declaration information at logical.v(10): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "alu/logical.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/logical.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/logical.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/logical.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical " "Info: Found entity 1: logical" {  } { { "alu/logical.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/logical.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/control_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/control_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_test " "Info: Found entity 1: control_test" {  } { { "alu/control_test.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/control_test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "alu/control.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/control.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/bcd_7seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/bcd_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_7seg " "Info: Found entity 1: bcd_7seg" {  } { { "alu/bcd_7seg.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/bcd_7seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/alu_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_test " "Info: Found entity 1: alu_test" {  } { { "alu/alu_test.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/alu_test.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu/alu.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/alu.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a adder_test.v(6) " "Info (10281): Verilog HDL Declaration information at adder_test.v(6): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "alu/adder_test.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/adder_test.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b adder_test.v(6) " "Info (10281): Verilog HDL Declaration information at adder_test.v(6): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "alu/adder_test.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/adder_test.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/adder_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/adder_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_test " "Info: Found entity 1: adder_test" {  } { { "alu/adder_test.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/adder_test.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Cin cin adder.v(8) " "Info (10281): Verilog HDL Declaration information at adder.v(8): object \"Cin\" differs only in case from object \"cin\" in the same scope" {  } { { "alu/adder.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/adder.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a adder.v(6) " "Info (10281): Verilog HDL Declaration information at adder.v(6): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "alu/adder.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/adder.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b adder.v(7) " "Info (10281): Verilog HDL Declaration information at adder.v(7): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "alu/adder.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/adder.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "alu/adder.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/adder.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Info: Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/sign_extend.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Info: Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/register_file.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/register.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/pc.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_mux " "Info: Found entity 1: mem_mux" {  } { { "mem_mux.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/mem_mux.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5iram1b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5iram1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5iram1B " "Info: Found entity 1: lab5iram1B" {  } { { "lab5iram1B.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5iram1B.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5iram1a.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5iram1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5iram1A " "Info: Found entity 1: lab5iram1A" {  } { { "lab5iram1A.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5iram1A.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5iram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5iram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5iram " "Info: Found entity 1: lab5iram" {  } { { "lab5iram.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5iram.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5dram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5dram " "Info: Found entity 1: lab5dram" {  } { { "lab5dram.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5dram.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_test " "Info: Found entity 1: lab5_test" {  } { { "lab5_test.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5_test.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_clk.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file lab5_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_clk " "Info: Found entity 1: lab5_clk" {  } { { "lab5_clk.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5_clk.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 pclock " "Info: Found entity 2: pclock" {  } { { "lab5_clk.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5_clk.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Info: Found entity 1: lab5" {  } { { "lab5.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imm_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_mux " "Info: Found entity 1: imm_mux" {  } { { "imm_mux.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/imm_mux.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hex_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Info: Found entity 1: hex_7seg" {  } { { "hex_7seg.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/hex_7seg.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/decoder.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/cpu.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file constants.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file halt.v" { { "Info" "ISGN_ENTITY_NAME" "1 halt " "Info: Found entity 1: halt" {  } { { "halt.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/halt.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_mux " "Info: Found entity 1: pc_mux" {  } { { "pc_mux.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/pc_mux.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5iram_custom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5iram_custom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5iram_custom " "Info: Found entity 1: lab5iram_custom" {  } { { "lab5iram_custom.v" "" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5iram_custom.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Info: Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_clk lab5_clk:b2v_inst " "Info: Elaborating entity \"lab5_clk\" for hierarchy \"lab5_clk:b2v_inst\"" {  } { { "lab5.v" "b2v_inst" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pclock lab5_clk:b2v_inst\|pclock:counter_10MHz " "Info: Elaborating entity \"pclock\" for hierarchy \"lab5_clk:b2v_inst\|pclock:counter_10MHz\"" {  } { { "lab5_clk.v" "counter_10MHz" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5_clk.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pclock lab5_clk:b2v_inst\|pclock:counter_1MHz " "Info: Elaborating entity \"pclock\" for hierarchy \"lab5_clk:b2v_inst\|pclock:counter_1MHz\"" {  } { { "lab5_clk.v" "counter_1MHz" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5_clk.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu0 " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:cpu0\"" {  } { { "lab5.v" "cpu0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halt cpu:cpu0\|halt:halt0 " "Info: Elaborating entity \"halt\" for hierarchy \"cpu:cpu0\|halt:halt0\"" {  } { { "cpu.v" "halt0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/cpu.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu:cpu0\|pc:pc0 " "Info: Elaborating entity \"pc\" for hierarchy \"cpu:cpu0\|pc:pc0\"" {  } { { "cpu.v" "pc0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/cpu.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder cpu:cpu0\|adder:adder_plus2 " "Info: Elaborating entity \"adder\" for hierarchy \"cpu:cpu0\|adder:adder_plus2\"" {  } { { "cpu.v" "adder_plus2" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/cpu.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_adder cpu:cpu0\|adder:adder_plus2\|one_bit_adder:inst0 " "Info: Elaborating entity \"one_bit_adder\" for hierarchy \"cpu:cpu0\|adder:adder_plus2\|one_bit_adder:inst0\"" {  } { { "alu/adder.v" "inst0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/adder.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend cpu:cpu0\|sign_extend:sext_offset " "Info: Elaborating entity \"sign_extend\" for hierarchy \"cpu:cpu0\|sign_extend:sext_offset\"" {  } { { "cpu.v" "sext_offset" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/cpu.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_mux cpu:cpu0\|pc_mux:pc_mux0 " "Info: Elaborating entity \"pc_mux\" for hierarchy \"cpu:cpu0\|pc_mux:pc_mux0\"" {  } { { "cpu.v" "pc_mux0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/cpu.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder cpu:cpu0\|decoder:decoder0 " "Info: Elaborating entity \"decoder\" for hierarchy \"cpu:cpu0\|decoder:decoder0\"" {  } { { "cpu.v" "decoder0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/cpu.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file cpu:cpu0\|register_file:rf0 " "Info: Elaborating entity \"register_file\" for hierarchy \"cpu:cpu0\|register_file:rf0\"" {  } { { "cpu.v" "rf0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/cpu.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu0\|register_file:rf0\|register:reg_0 " "Info: Elaborating entity \"register\" for hierarchy \"cpu:cpu0\|register_file:rf0\|register:reg_0\"" {  } { { "register_file.v" "reg_0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/register_file.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_mux cpu:cpu0\|imm_mux:imm_mux0 " "Info: Elaborating entity \"imm_mux\" for hierarchy \"cpu:cpu0\|imm_mux:imm_mux0\"" {  } { { "cpu.v" "imm_mux0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/cpu.v" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu0\|alu:alu0 " "Info: Elaborating entity \"alu\" for hierarchy \"cpu:cpu0\|alu:alu0\"" {  } { { "cpu.v" "alu0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/cpu.v" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu:cpu0\|alu:alu0\|control:control0 " "Info: Elaborating entity \"control\" for hierarchy \"cpu:cpu0\|alu:alu0\|control:control0\"" {  } { { "alu/alu.v" "control0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/alu.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxBneg cpu:cpu0\|alu:alu0\|muxBneg:muxBneg0 " "Info: Elaborating entity \"muxBneg\" for hierarchy \"cpu:cpu0\|alu:alu0\|muxBneg:muxBneg0\"" {  } { { "alu/alu.v" "muxBneg0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/alu.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxCI cpu:cpu0\|alu:alu0\|muxCI:muxCI0 " "Info: Elaborating entity \"muxCI\" for hierarchy \"cpu:cpu0\|alu:alu0\|muxCI:muxCI0\"" {  } { { "alu/alu.v" "muxCI0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/alu.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:cpu0\|alu:alu0\|shifter:shifter0 " "Info: Elaborating entity \"shifter\" for hierarchy \"cpu:cpu0\|alu:alu0\|shifter:shifter0\"" {  } { { "alu/alu.v" "shifter0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/alu.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical cpu:cpu0\|alu:alu0\|logical:logical0 " "Info: Elaborating entity \"logical\" for hierarchy \"cpu:cpu0\|alu:alu0\|logical:logical0\"" {  } { { "alu/alu.v" "logical0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/alu.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxCO cpu:cpu0\|alu:alu0\|muxCO:muxCO0 " "Info: Elaborating entity \"muxCO\" for hierarchy \"cpu:cpu0\|alu:alu0\|muxCO:muxCO0\"" {  } { { "alu/alu.v" "muxCO0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/alu.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_out cpu:cpu0\|alu:alu0\|mux_out:mux_out0 " "Info: Elaborating entity \"mux_out\" for hierarchy \"cpu:cpu0\|alu:alu0\|mux_out:mux_out0\"" {  } { { "alu/alu.v" "mux_out0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/alu/alu.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_mux cpu:cpu0\|branch_mux:branch_mux0 " "Info: Elaborating entity \"branch_mux\" for hierarchy \"cpu:cpu0\|branch_mux:branch_mux0\"" {  } { { "cpu.v" "branch_mux0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/cpu.v" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_mux cpu:cpu0\|mem_mux:mem_mux0 " "Info: Elaborating entity \"mem_mux\" for hierarchy \"cpu:cpu0\|mem_mux:mem_mux0\"" {  } { { "cpu.v" "mem_mux0" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/cpu.v" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5iramHBM lab5iramHBM:IRAM " "Info: Elaborating entity \"lab5iramHBM\" for hierarchy \"lab5iramHBM:IRAM\"" {  } { { "lab5.v" "IRAM" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5dramHBM lab5dramHBM:DRAM " "Info: Elaborating entity \"lab5dramHBM\" for hierarchy \"lab5dramHBM:DRAM\"" {  } { { "lab5.v" "DRAM" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg hex_7seg:lowerIOH " "Info: Elaborating entity \"hex_7seg\" for hierarchy \"hex_7seg:lowerIOH\"" {  } { { "lab5.v" "lowerIOH" { Text "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5.map.smsg " "Info: Generated suppressed messages file C:/Users/Lab User/Downloads/Lab 5/Lab 5/lab5.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4434 " "Info: Implemented 4434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "177 " "Info: Implemented 177 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4237 " "Info: Implemented 4237 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Info: Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 10:40:43 2013 " "Info: Processing ended: Thu Dec 05 10:40:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Info: Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
