{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449366547612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449366547613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 08:49:07 2015 " "Processing started: Sun Dec 06 08:49:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449366547613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449366547613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449366547613 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1449366548291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analyst_image2.v 1 1 " "Found 1 design units, including 1 entities, in source file analyst_image2.v" { { "Info" "ISGN_ENTITY_NAME" "1 analyst_image2 " "Found entity 1: analyst_image2" {  } { { "analyst_image2.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/analyst_image2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analyst_image1.v 1 1 " "Found 1 design units, including 1 entities, in source file analyst_image1.v" { { "Info" "ISGN_ENTITY_NAME" "1 analyst_image1 " "Found entity 1: analyst_image1" {  } { { "analyst_image1.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/analyst_image1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "my_uart_tx.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/my_uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phat_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file phat_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 phat_pll " "Found entity 1: phat_pll" {  } { { "phat_pll.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/phat_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548435 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sdram_ov7670_vga.v(252) " "Verilog HDL Module Instantiation warning at sdram_ov7670_vga.v(252): ignored dangling comma in List of Port Connections" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 252 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1449366548439 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sdram_ov7670_vga.v(296) " "Verilog HDL Module Instantiation warning at sdram_ov7670_vga.v(296): ignored dangling comma in List of Port Connections" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 296 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1449366548440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ov7670_vga " "Found entity 1: sdram_ov7670_vga" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/system_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/system_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl " "Found entity 1: system_ctrl" {  } { { "../src/system_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/system_ctrl.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548446 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_delay " "Found entity 2: system_delay" {  } { { "../src/system_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/system_ctrl.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/key_down_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/key_down_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_down_scan " "Found entity 1: key_down_scan" {  } { { "../src/key_down_scan.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/key_down_scan.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/alpha_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/alpha_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alpha_control " "Found entity 1: alpha_control" {  } { { "../src/alpha_control.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/alpha_control.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg7_lut " "Found entity 1: Seg7_lut" {  } { { "../src/seg7_lut.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/seg7_lut.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_vga_top " "Found entity 1: sdram_vga_top" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ctrl " "Found entity 1: dcfifo_ctrl" {  } { { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdbank_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdbank_switch " "Found entity 1: sdbank_switch" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_2fifo_top " "Found entity 1: sdram_2fifo_top" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_cmd.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_cmd.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_top.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_data " "Found entity 1: sdram_wr_data" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/core/vip_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/core/vip_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 vip_rom " "Found entity 1: vip_rom" {  } { { "../core/vip_rom.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/core/vip_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/core/osd_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/core/osd_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_rom " "Found entity 1: osd_rom" {  } { { "../core/osd_rom.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/core/osd_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/lcd_ip/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/lcd_ip/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_display.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/lcd_ip/lcd_display.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/lcd_ip/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/lcd_ip/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_driver.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/lcd_ip/lcd_driver.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/lcd_ip/lcd_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/lcd_ip/lcd_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/lcd_ip/lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/lcd_ip/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_top " "Found entity 1: lcd_top" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/lcd_ip/lcd_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/cmos_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/cmos_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture " "Found entity 1: CMOS_Capture" {  } { { "../src/cmos_i2c_ov7670/CMOS_Capture.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/CMOS_Capture.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "../src/cmos_i2c_ov7670/I2C_AV_Config.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/I2C_AV_Config.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../src/cmos_i2c_ov7670/I2C_Controller.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/I2C_Controller.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/i2c_ov7670_rgb565_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/i2c_ov7670_rgb565_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV7670_RGB565_Config " "Found entity 1: I2C_OV7670_RGB565_Config" {  } { { "../src/cmos_i2c_ov7670/I2C_OV7670_RGB565_Config.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/I2C_OV7670_RGB565_Config.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/core/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/core/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "../core/sdram_pll.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/core/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548596 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ROYAL ../src/sdram_vga_ip/lcd_ip/lcd_display.v 38 data_generate.v(40) " "Verilog HDL macro warning at data_generate.v(40): overriding existing definition for macro \"ROYAL\", which was defined in \"../src/sdram_vga_ip/lcd_ip/lcd_display.v\", line 38" {  } { { "../src/data_generate.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/data_generate.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1449366548600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/win7/desktop/fpga_final7/fpga_camer4/src/data_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/win7/desktop/fpga_final7/fpga_camer4/src/data_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_generate " "Found entity 1: data_generate" {  } { { "../src/data_generate.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/data_generate.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548602 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/CMOS_Capture.v " "Can't analyze file -- file ../src/cmos_i2c_ip/CMOS_Capture.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548606 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/I2C_AV_Config.v " "Can't analyze file -- file ../src/cmos_i2c_ip/I2C_AV_Config.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548609 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/I2C_Controller.v " "Can't analyze file -- file ../src/cmos_i2c_ip/I2C_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548614 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/I2C_OV7670_Config.v " "Can't analyze file -- file ../src/cmos_i2c_ip/I2C_OV7670_Config.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548617 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/dcfifo_ctrl.v " "Can't analyze file -- file ../src/sdram_ip/dcfifo_ctrl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548621 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/rdfifo.v " "Can't analyze file -- file ../src/sdram_ip/rdfifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548624 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_2fifo_top.v " "Can't analyze file -- file ../src/sdram_ip/sdram_2fifo_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548628 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_cmd.v " "Can't analyze file -- file ../src/sdram_ip/sdram_cmd.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548632 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_ctrl.v " "Can't analyze file -- file ../src/sdram_ip/sdram_ctrl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548636 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_para.v " "Can't analyze file -- file ../src/sdram_ip/sdram_para.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548639 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_top.v " "Can't analyze file -- file ../src/sdram_ip/sdram_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548643 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_wr_data.v " "Can't analyze file -- file ../src/sdram_ip/sdram_wr_data.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548647 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/wrfifo.v " "Can't analyze file -- file ../src/sdram_ip/wrfifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548651 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdbank_switch.v " "Can't analyze file -- file ../src/sdram_ip/sdbank_switch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548655 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/lcd_ip/lcd_driver.v " "Can't analyze file -- file ../src/lcd_ip/lcd_driver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548660 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/lcd_ip/lcd_para.v " "Can't analyze file -- file ../src/lcd_ip/lcd_para.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548666 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/lcd_ip/lcd_top.v " "Can't analyze file -- file ../src/lcd_ip/lcd_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449366548670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file video_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_binary " "Found entity 1: video_binary" {  } { { "video_binary.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/video_binary.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/Line_Buffer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.v 1 1 " "Found 1 design units, including 1 entities, in source file selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/selector.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366548740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366548740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n sdram_ov7670_vga.v(59) " "Verilog HDL Implicit Net warning at sdram_ov7670_vga.v(59): created implicit net for \"rst_n\"" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366548740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_ov7670_vga " "Elaborating entity \"sdram_ov7670_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449366549516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl system_ctrl:u_system_ctrl " "Elaborating entity \"system_ctrl\" for hierarchy \"system_ctrl:u_system_ctrl\"" {  } { { "../src/sdram_ov7670_vga.v" "u_system_ctrl" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_delay system_ctrl:u_system_ctrl\|system_delay:u_system_delay " "Elaborating entity \"system_delay\" for hierarchy \"system_ctrl:u_system_ctrl\|system_delay:u_system_delay\"" {  } { { "../src/system_ctrl.v" "u_system_delay" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/system_ctrl.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll " "Elaborating entity \"sdram_pll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\"" {  } { { "../src/system_ctrl.v" "u_sdram_pll" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/system_ctrl.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "../core/sdram_pll.v" "altpll_component" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/core/sdram_pll.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "../core/sdram_pll.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/core/sdram_pll.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366549692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Instantiated megafunction \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1250 " "Parameter \"clk2_phase_shift\" = \"-1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549693 ""}  } { { "../core/sdram_pll.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/core/sdram_pll.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449366549693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u_I2C_AV_Config " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u_I2C_AV_Config\"" {  } { { "../src/sdram_ov7670_vga.v" "u_I2C_AV_Config" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV7670_RGB565_Config I2C_AV_Config:u_I2C_AV_Config\|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config " "Elaborating entity \"I2C_OV7670_RGB565_Config\" for hierarchy \"I2C_AV_Config:u_I2C_AV_Config\|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config\"" {  } { { "../src/cmos_i2c_ov7670/I2C_AV_Config.v" "u_I2C_OV7670_RGB565_Config" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/I2C_AV_Config.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u_I2C_AV_Config\|I2C_Controller:u_I2C_Controller " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u_I2C_AV_Config\|I2C_Controller:u_I2C_Controller\"" {  } { { "../src/cmos_i2c_ov7670/I2C_AV_Config.v" "u_I2C_Controller" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/I2C_AV_Config.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture CMOS_Capture:u_CMOS_Capture " "Elaborating entity \"CMOS_Capture\" for hierarchy \"CMOS_Capture:u_CMOS_Capture\"" {  } { { "../src/sdram_ov7670_vga.v" "u_CMOS_Capture" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_vga_top sdram_vga_top:u_sdram_vga_top " "Elaborating entity \"sdram_vga_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\"" {  } { { "../src/sdram_ov7670_vga.v" "u_sdram_vga_top" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_2fifo_top sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top " "Elaborating entity \"sdram_2fifo_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\"" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "u_sdram_2fifo_top" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "u_sdramtop" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001 " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_001" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549889 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(240) " "Verilog HDL Case Statement information at sdram_ctrl.v(240): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 240 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449366549896 "|sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_cmd:module_002 " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_cmd:module_002\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_002" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_wr_data sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_wr_data:module_003 " "Elaborating entity \"sdram_wr_data\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_wr_data:module_003\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_003" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ctrl sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl " "Elaborating entity \"dcfifo_ctrl\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "u_dcfifo_ctrl" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366549974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "u_wrfifo" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "dcfifo_component" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/wrfifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/wrfifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366550133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550134 ""}  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/wrfifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449366550134 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/dcfifo_4en1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_4en1.tdf" 191 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1449366550230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_4en1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_4en1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_4en1 " "Found entity 1: dcfifo_4en1" {  } { { "db/dcfifo_4en1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_4en1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366550231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366550231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_4en1 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated " "Elaborating entity \"dcfifo_4en1\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/programe/quantus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366550255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366550255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_4en1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_4en1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366550357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366550357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_4en1.tdf" "rdptr_g1p" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_4en1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366550454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366550454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_4en1.tdf" "wrptr_g1p" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_4en1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mf51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mf51 " "Found entity 1: altsyncram_mf51" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altsyncram_mf51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366550605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366550605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mf51 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram " "Elaborating entity \"altsyncram_mf51\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\"" {  } { { "db/dcfifo_4en1.tdf" "fifo_ram" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_4en1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366550631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366550631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_4en1.tdf" "rs_brp" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_4en1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ud8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ud8 " "Found entity 1: alt_synch_pipe_ud8" {  } { { "db/alt_synch_pipe_ud8.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/alt_synch_pipe_ud8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366550661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366550661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\"" {  } { { "db/dcfifo_4en1.tdf" "rs_dgwp" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_4en1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366550684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366550684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe11 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_ud8.tdf" "dffpipe11" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/alt_synch_pipe_ud8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\"" {  } { { "db/dcfifo_4en1.tdf" "ws_dgrp" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_4en1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366550798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366550798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_4en1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_4en1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366550921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366550921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_4en1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_4en1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "u_rdfifo" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366550950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "dcfifo_component" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366551032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551032 ""}  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449366551032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nen1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nen1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nen1 " "Found entity 1: dcfifo_nen1" {  } { { "db/dcfifo_nen1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366551150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366551150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nen1 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated " "Elaborating entity \"dcfifo_nen1\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/programe/quantus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d98 " "Found entity 1: alt_synch_pipe_d98" {  } { { "db/alt_synch_pipe_d98.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/alt_synch_pipe_d98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366551197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366551197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d98 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_d98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d98\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_d98:rs_dgwp\"" {  } { { "db/dcfifo_nen1.tdf" "rs_dgwp" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366551232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366551232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_nen1.tdf" "ws_dgrp" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366551255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366551255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe4 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe4\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe4" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdbank_switch sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch " "Elaborating entity \"sdbank_switch\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\"" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "u_sdbank_switch" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_top sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top " "Elaborating entity \"lcd_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\"" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "u_lcd_top" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver\"" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_top.v" "u_lcd_driver" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/lcd_ip/lcd_top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 lcd_driver.v(265) " "Verilog HDL assignment warning at lcd_driver.v(265): truncated value with size 11 to match size of target (10)" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_driver.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/lcd_ip/lcd_driver.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449366551349 "|sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 lcd_driver.v(266) " "Verilog HDL assignment warning at lcd_driver.v(266): truncated value with size 11 to match size of target (10)" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_driver.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/lcd_ip/lcd_driver.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449366551349 "|sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_binary video_binary:video_binary1 " "Elaborating entity \"video_binary\" for hierarchy \"video_binary:video_binary1\"" {  } { { "../src/sdram_ov7670_vga.v" "video_binary1" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer video_binary:video_binary1\|Line_Buffer:Line_Buffer1 " "Elaborating entity \"Line_Buffer\" for hierarchy \"video_binary:video_binary1\|Line_Buffer:Line_Buffer1\"" {  } { { "video_binary.v" "Line_Buffer1" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/video_binary.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps video_binary:video_binary1\|Line_Buffer:Line_Buffer1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"video_binary:video_binary1\|Line_Buffer:Line_Buffer1\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "altshift_taps_component" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/Line_Buffer.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_binary:video_binary1\|Line_Buffer:Line_Buffer1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"video_binary:video_binary1\|Line_Buffer:Line_Buffer1\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/Line_Buffer.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366551479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_binary:video_binary1\|Line_Buffer:Line_Buffer1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"video_binary:video_binary1\|Line_Buffer:Line_Buffer1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551479 ""}  } { { "Line_Buffer.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/Line_Buffer.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449366551479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2mn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2mn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2mn " "Found entity 1: shift_taps_2mn" {  } { { "db/shift_taps_2mn.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/shift_taps_2mn.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366551596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366551596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_2mn video_binary:video_binary1\|Line_Buffer:Line_Buffer1\|altshift_taps:altshift_taps_component\|shift_taps_2mn:auto_generated " "Elaborating entity \"shift_taps_2mn\" for hierarchy \"video_binary:video_binary1\|Line_Buffer:Line_Buffer1\|altshift_taps:altshift_taps_component\|shift_taps_2mn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/programe/quantus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kk81 " "Found entity 1: altsyncram_kk81" {  } { { "db/altsyncram_kk81.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altsyncram_kk81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366551703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366551703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kk81 video_binary:video_binary1\|Line_Buffer:Line_Buffer1\|altshift_taps:altshift_taps_component\|shift_taps_2mn:auto_generated\|altsyncram_kk81:altsyncram2 " "Elaborating entity \"altsyncram_kk81\" for hierarchy \"video_binary:video_binary1\|Line_Buffer:Line_Buffer1\|altshift_taps:altshift_taps_component\|shift_taps_2mn:auto_generated\|altsyncram_kk81:altsyncram2\"" {  } { { "db/shift_taps_2mn.tdf" "altsyncram2" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/shift_taps_2mn.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3uf " "Found entity 1: cntr_3uf" {  } { { "db/cntr_3uf.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/cntr_3uf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366551801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366551801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3uf video_binary:video_binary1\|Line_Buffer:Line_Buffer1\|altshift_taps:altshift_taps_component\|shift_taps_2mn:auto_generated\|cntr_3uf:cntr1 " "Elaborating entity \"cntr_3uf\" for hierarchy \"video_binary:video_binary1\|Line_Buffer:Line_Buffer1\|altshift_taps:altshift_taps_component\|shift_taps_2mn:auto_generated\|cntr_3uf:cntr1\"" {  } { { "db/shift_taps_2mn.tdf" "cntr1" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/shift_taps_2mn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366551897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366551897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic video_binary:video_binary1\|Line_Buffer:Line_Buffer1\|altshift_taps:altshift_taps_component\|shift_taps_2mn:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"video_binary:video_binary1\|Line_Buffer:Line_Buffer1\|altshift_taps:altshift_taps_component\|shift_taps_2mn:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_3uf.tdf" "cmpr4" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/cntr_3uf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "analyst_image1 analyst_image1:analyst_image_1 " "Elaborating entity \"analyst_image1\" for hierarchy \"analyst_image1:analyst_image_1\"" {  } { { "../src/sdram_ov7670_vga.v" "analyst_image_1" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "analyst_image2 analyst_image2:analyst_image_2 " "Elaborating entity \"analyst_image2\" for hierarchy \"analyst_image2:analyst_image_2\"" {  } { { "../src/sdram_ov7670_vga.v" "analyst_image_2" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:selector1 " "Elaborating entity \"selector\" for hierarchy \"selector:selector1\"" {  } { { "../src/sdram_ov7670_vga.v" "selector1" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phat_pll phat_pll:phat_pll1 " "Elaborating entity \"phat_pll\" for hierarchy \"phat_pll:phat_pll1\"" {  } { { "../src/sdram_ov7670_vga.v" "phat_pll1" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll phat_pll:phat_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"phat_pll:phat_pll1\|altpll:altpll_component\"" {  } { { "phat_pll.v" "altpll_component" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/phat_pll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "phat_pll:phat_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"phat_pll:phat_pll1\|altpll:altpll_component\"" {  } { { "phat_pll.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/phat_pll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366551952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "phat_pll:phat_pll1\|altpll:altpll_component " "Instantiated megafunction \"phat_pll:phat_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15625 " "Parameter \"clk0_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 36 " "Parameter \"clk0_multiply_by\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 250 " "Parameter \"clk1_divide_by\" = \"250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 63 " "Parameter \"clk1_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 12 " "Parameter \"clk2_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366551953 ""}  } { { "phat_pll.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/phat_pll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449366551953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_gjg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_gjg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_gjg2 " "Found entity 1: altpll_gjg2" {  } { { "db/altpll_gjg2.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altpll_gjg2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449366552068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449366552068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_gjg2 phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated " "Elaborating entity \"altpll_gjg2\" for hierarchy \"phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/programe/quantus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366552072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx1 " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx1\"" {  } { { "../src/sdram_ov7670_vga.v" "my_uart_tx1" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449366552078 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk altpll_component 3 6 " "Port \"clk\" on the entity instantiation of \"altpll_component\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "phat_pll.v" "altpll_component" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/phat_pll.v" 104 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1449366552299 "|sdram_ov7670_vga|phat_pll:phat_pll1|altpll:altpll_component"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[0\] " "Synthesized away node \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altsyncram_mf51.tdf" 41 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } } { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 260 0 0 } } { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 121 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366552532 "|sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[1\] " "Synthesized away node \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altsyncram_mf51.tdf" 73 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } } { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 260 0 0 } } { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 121 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366552532 "|sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[2\] " "Synthesized away node \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altsyncram_mf51.tdf" 105 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } } { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 260 0 0 } } { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 121 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366552532 "|sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[3\] " "Synthesized away node \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altsyncram_mf51.tdf" 137 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } } { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 260 0 0 } } { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 121 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366552532 "|sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[5\] " "Synthesized away node \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altsyncram_mf51.tdf" 201 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } } { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 260 0 0 } } { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 121 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366552532 "|sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[6\] " "Synthesized away node \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altsyncram_mf51.tdf" 233 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } } { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 260 0 0 } } { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 121 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366552532 "|sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[7\] " "Synthesized away node \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altsyncram_mf51.tdf" 265 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } } { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 260 0 0 } } { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 121 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366552532 "|sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[8\] " "Synthesized away node \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altsyncram_mf51.tdf" 297 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } } { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 260 0 0 } } { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 121 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366552532 "|sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[9\] " "Synthesized away node \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altsyncram_mf51.tdf" 329 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } } { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 260 0 0 } } { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 121 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366552532 "|sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[11\] " "Synthesized away node \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altsyncram_mf51.tdf" 393 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } } { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 260 0 0 } } { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 121 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366552532 "|sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[12\] " "Synthesized away node \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altsyncram_mf51.tdf" 425 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } } { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 260 0 0 } } { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 121 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366552532 "|sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[13\] " "Synthesized away node \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altsyncram_mf51.tdf" 457 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } } { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 260 0 0 } } { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 121 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366552532 "|sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[14\] " "Synthesized away node \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altsyncram_mf51.tdf" 489 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } } { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 260 0 0 } } { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_vga_top.v" 121 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366552532 "|sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a14"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1449366552532 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1449366552532 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1449366555635 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_cmd.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_cmd.v" 71 -1 0 } } { "../src/cmos_i2c_ov7670/I2C_Controller.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/I2C_Controller.v" 38 -1 0 } } { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 100 -1 0 } } { "db/dcfifo_nen1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 60 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_nen1.tdf" 64 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/a_graycounter_577.tdf" 32 2 0 } } { "../src/cmos_i2c_ov7670/I2C_Controller.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/I2C_Controller.v" 71 -1 0 } } { "../src/cmos_i2c_ov7670/I2C_Controller.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/I2C_Controller.v" 70 -1 0 } } { "../src/cmos_i2c_ov7670/I2C_Controller.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/I2C_Controller.v" 37 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/a_graycounter_1lc.tdf" 32 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/a_graycounter_577.tdf" 45 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/a_graycounter_1lc.tdf" 45 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_4en1.tdf" 58 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/dcfifo_4en1.tdf" 62 2 0 } } { "../src/cmos_i2c_ov7670/CMOS_Capture.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/cmos_i2c_ov7670/CMOS_Capture.v" 69 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1449366555834 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1449366555835 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S_DQM\[0\] GND " "Pin \"S_DQM\[0\]\" is stuck at GND" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449366557305 "|sdram_ov7670_vga|S_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_DQM\[1\] GND " "Pin \"S_DQM\[1\]\" is stuck at GND" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449366557305 "|sdram_ov7670_vga|S_DQM[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449366557305 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449366557655 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449366563936 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449366564627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449366564627 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_gjg2.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altpll_gjg2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "phat_pll.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/phat_pll.v" 104 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 376 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1449366564765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2464 " "Implemented 2464 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449366564974 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449366564974 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1449366564974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2378 " "Implemented 2378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449366564974 ""} { "Info" "ICUT_CUT_TM_RAMS" "22 " "Implemented 22 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449366564974 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1449366564974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449366564974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449366565076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 08:49:25 2015 " "Processing ended: Sun Dec 06 08:49:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449366565076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449366565076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449366565076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449366565076 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449366566739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449366566740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 08:49:25 2015 " "Processing started: Sun Dec 06 08:49:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449366566740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449366566740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449366566740 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449366566896 ""}
{ "Info" "0" "" "Project  = sdram_ov7670_vga" {  } {  } 0 0 "Project  = sdram_ov7670_vga" 0 0 "Fitter" 0 0 1449366566897 ""}
{ "Info" "0" "" "Revision = sdram_ov7670_vga" {  } {  } 0 0 "Revision = sdram_ov7670_vga" 0 0 "Fitter" 0 0 1449366566897 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1449366567121 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram_ov7670_vga EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"sdram_ov7670_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449366567159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449366567218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449366567218 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 1384 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1449366567299 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk1 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 1385 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1449366567299 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk2 2 1 -45 -1250 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -45 degrees (-1250 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 1386 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1449366567299 ""}  } { { "altpll.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 1384 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1449366567299 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\|clk\[0\] 36 15625 0 0 " "Implementing clock multiplication of 36, clock division of 15625, and phase shift of 0 degrees (0 ps) for phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_gjg2.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altpll_gjg2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1449366567305 ""}  } { { "db/altpll_gjg2.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altpll_gjg2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1449366567305 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449366567394 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449366567405 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449366567695 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449366567695 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449366567695 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449366567695 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 5021 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449366567702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 5023 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449366567702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 5025 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449366567702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 5027 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449366567702 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449366567702 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1449366567705 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1449366567709 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 62 " "No exact pin location assignment(s) for 2 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUTTON_3 " "Pin BUTTON_3 not assigned to an exact location on the device" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { BUTTON_3 } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 58 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449366568185 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUTTON_2 " "Pin BUTTON_2 not assigned to an exact location on the device" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { BUTTON_2 } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 56 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449366568185 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1449366568185 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\|pll1 system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll " "The input ports of the PLL phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\|pll1 and the PLL system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\|pll1 system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll ARESET " "PLL phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\|pll1 and PLL system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll have different input signals for input port ARESET" {  } { { "db/altpll_gjg2.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altpll_gjg2.tdf" 31 2 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { phat_pll:phat_pll1|altpll:altpll_component|altpll_gjg2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 167 9224 9983 0} { 0 { 0 ""} 0 1384 9224 9983 0}  }  } } { "altpll.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1449366568201 ""}  } { { "db/altpll_gjg2.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altpll_gjg2.tdf" 31 2 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { phat_pll:phat_pll1|altpll:altpll_component|altpll_gjg2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 167 9224 9983 0} { 0 { 0 ""} 0 1384 9224 9983 0}  }  } } { "altpll.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1449366568201 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "S_CLK system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll 3.3-V LVCMOS 2mA 0 100 MHz 64 MHz " "Output pin \"S_CLK\" (external output clock of PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 64 MHz for this combination of I/O standard, current strength and load" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 74 0 0 } } { "altpll.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 1384 9224 9983 0} { 0 { 0 ""} 0 133 9224 9983 0}  }  } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_CLK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 24 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_CLK } "NODE_NAME" } } { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_CLK } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1449366568213 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4en1 " "Entity dcfifo_4en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449366568653 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1449366568653 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nen1 " "Entity dcfifo_nen1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449366568653 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1449366568653 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1449366568653 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_ov7670_vga.sdc " "Synopsys Design Constraints File file not found: 'sdram_ov7670_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449366568669 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449366568670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449366568671 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1449366568697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1449366568698 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449366568700 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449366568919 ""}  } { { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 20 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 4997 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449366568919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_2) " "Automatically promoted node phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449366568919 ""}  } { { "db/altpll_gjg2.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altpll_gjg2.tdf" 31 2 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { phat_pll:phat_pll1|altpll:altpll_component|altpll_gjg2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449366568919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449366568919 ""}  } { { "altpll.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 1384 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449366568919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449366568919 ""}  } { { "altpll.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 1384 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449366568919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449366568919 ""}  } { { "altpll.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 1384 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449366568919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sysrst_nr2  " "Automatically promoted node system_ctrl:u_system_ctrl\|sysrst_nr2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449366568920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 50 -1 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 2478 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449366568920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~1 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~1" {  } { { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 2536 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449366568920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.100 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.100" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 90 -1 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 832 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449366568920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.011 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.011" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 49 -1 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 835 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449366568920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~2 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~2" {  } { { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 4135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449366568920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.001 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.001" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 90 -1 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 837 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449366568920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.011 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.011" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 90 -1 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 824 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449366568920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.010 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.010" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 49 -1 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 828 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449366568920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.001 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.001" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 49 -1 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 827 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449366568920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.000 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.000" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 90 -1 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 836 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449366568920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1449366568920 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449366568920 ""}  } { { "../src/system_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/system_ctrl.v" 83 -1 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sysrst_nr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 1427 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449366568920 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449366569433 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449366569439 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449366569440 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449366569446 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449366569453 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449366569459 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449366569459 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449366569464 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449366570066 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449366570078 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449366570078 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1449366570097 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1449366570097 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1449366570097 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 10 1 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449366570098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 6 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449366570098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 11 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449366570098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 14 0 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449366570098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 7 6 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449366570098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 6 4 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449366570098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 9 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449366570098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 6 6 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449366570098 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1449366570098 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1449366570098 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll clk\[0\] CMOS_XCLK~output " "PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"CMOS_XCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../core/sdram_pll.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/core/sdram_pll.v" 111 0 0 } } { "../src/system_ctrl.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/system_ctrl.v" 67 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 74 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 48 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1449366570157 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\|pll1 0 " "PLL \"phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\|pll1 driven by CLOCK~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK~inputclkctrl " "Input port INCLK\[0\] of node \"phat_pll:phat_pll1\|altpll:altpll_component\|altpll_gjg2:auto_generated\|pll1\" is driven by CLOCK~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK~inputclkctrl" {  } { { "db/altpll_gjg2.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altpll_gjg2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "phat_pll.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/phat_pll.v" 104 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 376 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 20 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1449366570174 ""}  } { { "db/altpll_gjg2.tdf" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/db/altpll_gjg2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "d:/programe/quantus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "phat_pll.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/phat_pll.v" 104 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 376 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1449366570174 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449366570220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449366571259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449366572228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449366572258 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449366576422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449366576422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449366577127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449366579750 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449366579750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449366583622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449366583625 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449366583625 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.96 " "Total time spent on timing analysis during the Fitter is 2.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449366583715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449366583801 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449366584675 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449366585254 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "32 " "Following 32 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[0\] 3.3-V LVCMOS 28 " "Pin S_DB\[0\] uses I/O standard 3.3-V LVCMOS at 28" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[0] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[0\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[1\] 3.3-V LVCMOS 30 " "Pin S_DB\[1\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[1] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[1\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[2\] 3.3-V LVCMOS 31 " "Pin S_DB\[2\] uses I/O standard 3.3-V LVCMOS at 31" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[2] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[2\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[3\] 3.3-V LVCMOS 32 " "Pin S_DB\[3\] uses I/O standard 3.3-V LVCMOS at 32" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[3] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[3\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[4\] 3.3-V LVCMOS 33 " "Pin S_DB\[4\] uses I/O standard 3.3-V LVCMOS at 33" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[4] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[4\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[5\] 3.3-V LVCMOS 34 " "Pin S_DB\[5\] uses I/O standard 3.3-V LVCMOS at 34" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[5] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[5\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[6\] 3.3-V LVCMOS 38 " "Pin S_DB\[6\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[6] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[6\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[7\] 3.3-V LVCMOS 39 " "Pin S_DB\[7\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[7] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[7\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[8\] 3.3-V LVCMOS 54 " "Pin S_DB\[8\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[8] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[8\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[9\] 3.3-V LVCMOS 53 " "Pin S_DB\[9\] uses I/O standard 3.3-V LVCMOS at 53" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[9] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[9\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[10\] 3.3-V LVCMOS 52 " "Pin S_DB\[10\] uses I/O standard 3.3-V LVCMOS at 52" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[10] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[10\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[11\] 3.3-V LVCMOS 51 " "Pin S_DB\[11\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[11] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[11\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[12\] 3.3-V LVCMOS 50 " "Pin S_DB\[12\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[12] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[12\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[13\] 3.3-V LVCMOS 49 " "Pin S_DB\[13\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[13] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[13\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[14\] 3.3-V LVCMOS 46 " "Pin S_DB\[14\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[14] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[14\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[15\] 3.3-V LVCMOS 44 " "Pin S_DB\[15\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[15] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[15\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_SDAT 3.3-V LVCMOS 7 " "Pin CMOS_SDAT uses I/O standard 3.3-V LVCMOS at 7" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_SDAT } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_SDAT" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 44 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVCMOS 23 " "Pin CLOCK uses I/O standard 3.3-V LVCMOS at 23" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 20 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON_3 3.3-V LVCMOS 90 " "Pin BUTTON_3 uses I/O standard 3.3-V LVCMOS at 90" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { BUTTON_3 } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 58 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_PCLK 3.3-V LVCMOS 1 " "Pin CMOS_PCLK uses I/O standard 3.3-V LVCMOS at 1" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_PCLK } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_PCLK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 47 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_PCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON_1 3.3-V LVCMOS 91 " "Pin BUTTON_1 uses I/O standard 3.3-V LVCMOS at 91" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { BUTTON_1 } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON_1" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 55 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON_2 3.3-V LVCMOS 132 " "Pin BUTTON_2 uses I/O standard 3.3-V LVCMOS at 132" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { BUTTON_2 } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 56 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_VSYNC 3.3-V LVCMOS 3 " "Pin CMOS_VSYNC uses I/O standard 3.3-V LVCMOS at 3" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_VSYNC } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_VSYNC" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 45 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_HREF 3.3-V LVCMOS 2 " "Pin CMOS_HREF uses I/O standard 3.3-V LVCMOS at 2" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_HREF } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_HREF" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 46 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_HREF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[4\] 3.3-V LVCMOS 138 " "Pin CMOS_DB\[4\] uses I/O standard 3.3-V LVCMOS at 138" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_DB[4] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[4\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 49 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[3\] 3.3-V LVCMOS 128 " "Pin CMOS_DB\[3\] uses I/O standard 3.3-V LVCMOS at 128" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_DB[3] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[3\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 49 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[2\] 3.3-V LVCMOS 127 " "Pin CMOS_DB\[2\] uses I/O standard 3.3-V LVCMOS at 127" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_DB[2] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[2\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 49 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[1\] 3.3-V LVCMOS 126 " "Pin CMOS_DB\[1\] uses I/O standard 3.3-V LVCMOS at 126" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_DB[1] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[1\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 49 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[0\] 3.3-V LVCMOS 125 " "Pin CMOS_DB\[0\] uses I/O standard 3.3-V LVCMOS at 125" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_DB[0] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[0\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 49 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[7\] 3.3-V LVCMOS 143 " "Pin CMOS_DB\[7\] uses I/O standard 3.3-V LVCMOS at 143" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_DB[7] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[7\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 49 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[6\] 3.3-V LVCMOS 142 " "Pin CMOS_DB\[6\] uses I/O standard 3.3-V LVCMOS at 142" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_DB[6] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[6\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 49 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[5\] 3.3-V LVCMOS 141 " "Pin CMOS_DB\[5\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_DB[5] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[5\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 49 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585774 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1449366585774 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "32 Cyclone IV E " "32 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[0\] 3.3-V LVCMOS 28 " "Pin S_DB\[0\] uses I/O standard 3.3-V LVCMOS at 28" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[0] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[0\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[1\] 3.3-V LVCMOS 30 " "Pin S_DB\[1\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[1] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[1\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[2\] 3.3-V LVCMOS 31 " "Pin S_DB\[2\] uses I/O standard 3.3-V LVCMOS at 31" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[2] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[2\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[3\] 3.3-V LVCMOS 32 " "Pin S_DB\[3\] uses I/O standard 3.3-V LVCMOS at 32" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[3] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[3\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[4\] 3.3-V LVCMOS 33 " "Pin S_DB\[4\] uses I/O standard 3.3-V LVCMOS at 33" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[4] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[4\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[5\] 3.3-V LVCMOS 34 " "Pin S_DB\[5\] uses I/O standard 3.3-V LVCMOS at 34" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[5] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[5\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[6\] 3.3-V LVCMOS 38 " "Pin S_DB\[6\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[6] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[6\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[7\] 3.3-V LVCMOS 39 " "Pin S_DB\[7\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[7] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[7\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[8\] 3.3-V LVCMOS 54 " "Pin S_DB\[8\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[8] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[8\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[9\] 3.3-V LVCMOS 53 " "Pin S_DB\[9\] uses I/O standard 3.3-V LVCMOS at 53" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[9] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[9\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[10\] 3.3-V LVCMOS 52 " "Pin S_DB\[10\] uses I/O standard 3.3-V LVCMOS at 52" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[10] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[10\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[11\] 3.3-V LVCMOS 51 " "Pin S_DB\[11\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[11] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[11\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[12\] 3.3-V LVCMOS 50 " "Pin S_DB\[12\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[12] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[12\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[13\] 3.3-V LVCMOS 49 " "Pin S_DB\[13\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[13] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[13\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[14\] 3.3-V LVCMOS 46 " "Pin S_DB\[14\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[14] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[14\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[15\] 3.3-V LVCMOS 44 " "Pin S_DB\[15\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { S_DB[15] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[15\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 33 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_SDAT 3.3-V LVCMOS 7 " "Pin CMOS_SDAT uses I/O standard 3.3-V LVCMOS at 7" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_SDAT } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_SDAT" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 44 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVCMOS 23 " "Pin CLOCK uses I/O standard 3.3-V LVCMOS at 23" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 20 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON_3 3.3-V LVCMOS 90 " "Pin BUTTON_3 uses I/O standard 3.3-V LVCMOS at 90" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { BUTTON_3 } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 58 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_PCLK 3.3-V LVCMOS 1 " "Pin CMOS_PCLK uses I/O standard 3.3-V LVCMOS at 1" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_PCLK } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_PCLK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 47 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_PCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON_1 3.3-V LVCMOS 91 " "Pin BUTTON_1 uses I/O standard 3.3-V LVCMOS at 91" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { BUTTON_1 } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON_1" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 55 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON_2 3.3-V LVCMOS 132 " "Pin BUTTON_2 uses I/O standard 3.3-V LVCMOS at 132" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { BUTTON_2 } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 56 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_VSYNC 3.3-V LVCMOS 3 " "Pin CMOS_VSYNC uses I/O standard 3.3-V LVCMOS at 3" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_VSYNC } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_VSYNC" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 45 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_HREF 3.3-V LVCMOS 2 " "Pin CMOS_HREF uses I/O standard 3.3-V LVCMOS at 2" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_HREF } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_HREF" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 46 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_HREF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[4\] 3.3-V LVCMOS 138 " "Pin CMOS_DB\[4\] uses I/O standard 3.3-V LVCMOS at 138" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_DB[4] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[4\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 49 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[3\] 3.3-V LVCMOS 128 " "Pin CMOS_DB\[3\] uses I/O standard 3.3-V LVCMOS at 128" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_DB[3] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[3\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 49 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[2\] 3.3-V LVCMOS 127 " "Pin CMOS_DB\[2\] uses I/O standard 3.3-V LVCMOS at 127" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_DB[2] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[2\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 49 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[1\] 3.3-V LVCMOS 126 " "Pin CMOS_DB\[1\] uses I/O standard 3.3-V LVCMOS at 126" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_DB[1] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[1\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 49 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[0\] 3.3-V LVCMOS 125 " "Pin CMOS_DB\[0\] uses I/O standard 3.3-V LVCMOS at 125" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_DB[0] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[0\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 49 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[7\] 3.3-V LVCMOS 143 " "Pin CMOS_DB\[7\] uses I/O standard 3.3-V LVCMOS at 143" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_DB[7] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[7\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 49 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[6\] 3.3-V LVCMOS 142 " "Pin CMOS_DB\[6\] uses I/O standard 3.3-V LVCMOS at 142" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_DB[6] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[6\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 49 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[5\] 3.3-V LVCMOS 141 " "Pin CMOS_DB\[5\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "d:/programe/quantus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programe/quantus/quartus/bin64/pin_planner.ppl" { CMOS_DB[5] } } } { "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programe/quantus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[5\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/src/sdram_ov7670_vga.v" 49 0 0 } } { "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programe/quantus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449366585779 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1449366585779 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/sdram_ov7670_vga.fit.smsg " "Generated suppressed messages file C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/sdram_ov7670_vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449366586152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "853 " "Peak virtual memory: 853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449366587284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 08:49:47 2015 " "Processing ended: Sun Dec 06 08:49:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449366587284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449366587284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449366587284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449366587284 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449366588574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449366588575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 08:49:48 2015 " "Processing started: Sun Dec 06 08:49:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449366588575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449366588575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449366588575 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449366589747 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449366589772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449366590197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 08:49:50 2015 " "Processing ended: Sun Dec 06 08:49:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449366590197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449366590197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449366590197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449366590197 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449366591133 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449366592036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449366592037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 08:49:51 2015 " "Processing started: Sun Dec 06 08:49:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449366592037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449366592037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdram_ov7670_vga -c sdram_ov7670_vga " "Command: quartus_sta sdram_ov7670_vga -c sdram_ov7670_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449366592037 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1449366592181 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1449366592569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449366592633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449366592633 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4en1 " "Entity dcfifo_4en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593224 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1449366593224 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nen1 " "Entity dcfifo_nen1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593224 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1449366593224 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1449366593224 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_ov7670_vga.sdc " "Synopsys Design Constraints File file not found: 'sdram_ov7670_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449366593239 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449366593240 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK CLOCK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK CLOCK" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593241 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593241 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593241 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -phase -45.00 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -phase -45.00 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593241 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{phat_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15625 -multiply_by 36 -duty_cycle 50.00 -name \{phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{phat_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15625 -multiply_by 36 -duty_cycle 50.00 -name \{phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593241 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593241 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449366593242 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK " "create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593244 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593244 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1449366593395 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593397 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449366593399 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1449366593421 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1449366593673 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449366593673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.903 " "Worst-case setup slack is -8.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.903       -29.743 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "   -8.903       -29.743 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.172       -39.134 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.172       -39.134 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.418       -10.472 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "   -5.418       -10.472 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.149     -1863.046 CMOS_PCLK  " "   -5.149     -1863.046 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.482         0.000 CLOCK  " "   14.482         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449366593676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.425 " "Worst-case hold slack is -1.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.425        -4.513 CMOS_PCLK  " "   -1.425        -4.513 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    0.439         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    0.452         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 CLOCK  " "    0.453         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.508         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449366593701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.021 " "Worst-case recovery slack is -0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021        -0.105 CMOS_PCLK  " "   -0.021        -0.105 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.584         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    2.584         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.929         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    4.929         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449366593707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.070 " "Worst-case removal slack is -1.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.070       -38.400 CMOS_PCLK  " "   -1.070       -38.400 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.155         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    2.155         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.287         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    2.287         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449366593713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -769.361 CMOS_PCLK  " "   -3.201      -769.361 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.711         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    4.711         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.742         0.000 CLOCK  " "    9.742         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.698         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "   19.698         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4339.995         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4339.995         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366593717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449366593717 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1449366594264 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1449366594315 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1449366595300 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595643 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1449366595731 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449366595731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.098 " "Worst-case setup slack is -8.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.098       -26.940 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "   -8.098       -26.940 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.871       -36.059 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.871       -36.059 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.914        -9.487 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "   -4.914        -9.487 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.798     -1712.198 CMOS_PCLK  " "   -4.798     -1712.198 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.823         0.000 CLOCK  " "   14.823         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449366595742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.399 " "Worst-case hold slack is -1.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.399        -4.491 CMOS_PCLK  " "   -1.399        -4.491 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 CLOCK  " "    0.402         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.468         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449366595779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.032 " "Worst-case recovery slack is -0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032        -0.160 CMOS_PCLK  " "   -0.032        -0.160 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.192         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    3.192         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.276         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    5.276         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449366595794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.027 " "Worst-case removal slack is -1.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.027       -37.679 CMOS_PCLK  " "   -1.027       -37.679 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.004         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    2.004         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.108         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    2.108         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449366595813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -771.962 CMOS_PCLK  " "   -3.201      -771.962 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.677         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    4.677         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.751         0.000 CLOCK  " "    9.751         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.669         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "   19.669         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4339.992         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4339.992         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366595828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449366595828 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1449366596516 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1449366596700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1449366597410 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597658 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1449366597681 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449366597681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.393 " "Worst-case setup slack is -3.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.393       -11.053 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "   -3.393       -11.053 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.032       -11.922 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.032       -11.922 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.899        -3.701 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "   -1.899        -3.701 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.735      -524.397 CMOS_PCLK  " "   -1.735      -524.397 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.647         0.000 CLOCK  " "   17.647         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449366597698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.836 " "Worst-case hold slack is -0.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836        -3.476 CMOS_PCLK  " "   -0.836        -3.476 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    0.154         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    0.186         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 CLOCK  " "    0.187         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.203         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449366597738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.566 " "Worst-case recovery slack is 0.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566         0.000 CMOS_PCLK  " "    0.566         0.000 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.528         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    6.528         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.775         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    7.775         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449366597759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.623 " "Worst-case removal slack is -0.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.623       -26.594 CMOS_PCLK  " "   -0.623       -26.594 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.923         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    0.923         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.023         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    1.023         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449366597781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -738.092 CMOS_PCLK  " "   -3.000      -738.092 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    4.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.262         0.000 CLOCK  " "    9.262         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.736         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "   19.736         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4340.075         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4340.075         0.000 phat_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449366597804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449366597804 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449366600810 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449366600810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449366602134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 08:50:02 2015 " "Processing ended: Sun Dec 06 08:50:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449366602134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449366602134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449366602134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449366602134 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus II Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449366603198 ""}
