Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Wed Jun 11 15:24:50 2025
| Host             : Asus-Vivobook running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xck26-sfvc784-2LV-c
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.344        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.017        |
| Device Static (W)        | 0.327        |
| Effective TJA (C/W)      | 2.3          |
| Max Ambient (C)          | 77.2         |
| Junction Temperature (C) | 32.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.118 |       10 |       --- |             --- |
| CLB Logic                |     0.098 |    55227 |       --- |             --- |
|   LUT as Logic           |     0.051 |    17852 |    117120 |           15.24 |
|   LUT as Distributed RAM |     0.034 |      734 |     57600 |            1.27 |
|   Register               |     0.006 |    28209 |    234240 |           12.04 |
|   LUT as Shift Register  |     0.005 |      798 |     57600 |            1.39 |
|   CARRY8                 |     0.002 |      544 |     14640 |            3.72 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |     1687 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      213 |    117120 |            0.18 |
| Signals                  |     0.072 |    42486 |       --- |             --- |
| Block RAM                |     0.058 |       40 |       144 |           27.78 |
| URAM                     |     0.010 |        2 |        64 |            3.13 |
| MMCM                     |     0.097 |        0 |       --- |             --- |
| PLL                      |     0.062 |        1 |       --- |             --- |
| DSPs                     |     0.008 |       38 |      1248 |            3.04 |
| I/O                      |     0.029 |       13 |       189 |            6.88 |
| PS8                      |     2.465 |        1 |       --- |             --- |
| Static Power             |     0.327 |          |           |                 |
|   PS Static              |     0.000 |          |           |                 |
|   PL Static              |     0.327 |          |           |                 |
| Total                    |     3.344 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.720 |     0.591 |       0.499 |      0.092 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.044 |       0.007 |      0.037 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.008 |       0.006 |      0.001 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.163 |       0.088 |      0.075 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.036 |       0.005 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.011 |       0.004 |      0.007 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.001 |       0.001 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.975 |       0.975 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.226 |       0.226 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.726 |       0.726 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.071 |       0.071 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.017 |       0.017 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.592 |       0.592 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                              | Domain                                                                                                                                                                                               | Constraint (ns) |
+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GEN_PLL_IN_IP_USP.pll0_clkout0     | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0 |             5.3 |
| clk_out1_design_1_clk_wiz_0_0      | design_1_i/PS_0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                                                                                                                         |             6.7 |
| clk_out1_design_1_clk_wiz_1_0      | design_1_i/PS_0/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0                                                                                                                                         |             5.0 |
| clk_pl_0                           | design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                          |             4.0 |
| clkoutphy_out                      | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/shared_pll0_clkoutphy_out      |             0.7 |
| clkoutphy_out_DIV                  | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_tx_bit_ctrl_in[26]                     |             5.3 |
| mipi_phy_if_0_clk_p                | mipi_phy_if_0_clk_p                                                                                                                                                                                  |             2.2 |
| mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_wr_clk_26                              |             8.8 |
+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| design_1_wrapper             |     3.017 |
|   IIC_1_0_scl_iobuf          |     0.008 |
|   IIC_1_0_sda_iobuf          |     0.008 |
|   design_1_i                 |     3.001 |
|     PS_0                     |     2.985 |
|       axi_smc                |     0.068 |
|       axi_vdma_0             |     0.036 |
|       clk_wiz_1              |     0.097 |
|       mipi_csi2_rx_subsyst_0 |     0.113 |
|       ps8_0_axi_periph       |     0.026 |
|       v_axi4s_vid_out_0      |     0.005 |
|       v_demosaic_0           |     0.084 |
|       v_gamma_lut_0          |     0.012 |
|       v_tc_0                 |     0.016 |
|       v_tpg_0                |     0.057 |
|       zynq_ultra_ps_e_0      |     2.470 |
|     vision_system_0          |     0.016 |
|       inst                   |     0.016 |
+------------------------------+-----------+


