Warning (10268): Verilog HDL information at stateControl.sv(6): always construct contains both blocking and non-blocking assignments File: C:/Users/bestl/Documents/Program/272_Labs/271 test bench/stateControl.sv Line: 6
