// Seed: 2039698321
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd12,
    parameter id_4 = 32'd48,
    parameter id_6 = 32'd72
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    _id_6,
    id_7
);
  output wire id_7;
  inout wire _id_6;
  output wire id_5;
  input wire _id_4;
  input wire id_3;
  inout wire _id_2;
  output wire id_1;
  tri1 [id_2 : id_6] id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8
  );
  assign id_8 = -1;
  wire id_9;
  logic [1 'h0 : id_4] id_10;
  ;
endmodule
