Includes:-
* Labs for CMOS inverter ngspice simulations.
     * IO placer revision.
     * SPICE deck creation for CMOS inverter.
     * SPICE simulation lab for CMOS inverter.
     * Switching Threshold Vm.
     * Static and dynamic simulation of CMOS inverter.
     * Lab steps to git clone vsdstdcelldesign
* Inception of Layout CMOS fabrication process.
     * Create Active regions.
     * Formation of N-well and P-well.
     * Formation of gate terminal.
     * Lightly doped drain (LDD) formation.
     * Source A drain formation.
     * Local interconnect formation.
     * Higher level metal formation.
     * Lab introduction to Sky130 basic layers layout and LEF using inverter.
     * Lab steps to create std cell layout and extract spice netlist.
* Sky130 Tech File Labs.
     * Lab steps to create final SPICE deck using Sky130 tech.
     * Lab steps to characterise inverter using Sky130 model files.
     * Lab introduction to Magic tool options and DRC rules.
     * Lab itroduction to Sky130 pdk's and steps to download labs.
     * Lab introduction to Magic and steps to load Sky130 tech-rules.
     * Lab exercise to fix poly.9 error in Sky130 tech-file.
     * Lab exercise to implement poly resistor spacing to diff and tap.
     * Lab challenge exericse to describe DRC error as geometrical construct.
     * Lab challenge to find missing and incorrect rules and fix them.
