

================================================================
== Vivado HLS Report for 'cin_load_fifo_write'
================================================================
* Date:           Thu Nov  5 03:54:56 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     4.129|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        21|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     572|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      6|     494|      38|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     141|
|Register         |        0|      -|    1237|     128|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      6|    1731|     879|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +--------------------------+----------------------+---------+-------+-----+----+
    |top_kernel_mul_32bkb_U38  |top_kernel_mul_32bkb  |        0|      3|  247|  19|
    |top_kernel_mul_32bkb_U39  |top_kernel_mul_32bkb  |        0|      3|  247|  19|
    +--------------------------+----------------------+---------+-------+-----+----+
    |Total                     |                      |        0|      6|  494|  38|
    +--------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |hh_5_fu_215_p2                      |     +    |      0|  0|  39|          32|           1|
    |ii_4_fu_238_p2                      |     +    |      0|  0|  39|          32|           1|
    |local_cin_idx_fu_312_p2             |     +    |      0|  0|  39|          32|          32|
    |tmp16_fu_174_p2                     |     +    |      0|  0|  39|          32|           2|
    |tmp_364_fu_185_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp_367_fu_297_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp_s_fu_180_p2                     |     +    |      0|  0|  39|          32|          32|
    |ww_2_fu_204_p2                      |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage0_iter20  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_50                     |    and   |      0|  0|   2|           1|           1|
    |done_3_fu_291_p2                    |    and   |      0|  0|   2|           1|           1|
    |sel_tmp_fu_257_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp_371_fu_210_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_372_fu_234_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_373_fu_244_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |hh_2_fu_284_p3                      |  select  |      0|  0|  32|           1|          32|
    |ii_3_fu_270_p3                      |  select  |      0|  0|  32|           1|          32|
    |p_s_fu_249_p3                       |  select  |      0|  0|  32|           1|           1|
    |sel_tmp1_fu_262_p3                  |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_fu_277_p3                  |  select  |      0|  0|  32|           1|           1|
    |ww_1_fu_221_p3                      |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 572|         366|         336|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter20        |   9|          2|    1|          2|
    |ap_phi_mux_done_phi_fu_156_p4   |   9|          2|    1|          2|
    |ap_phi_mux_hh_phi_fu_132_p4     |   9|          2|   32|         64|
    |ap_phi_mux_ii_phi_fu_120_p4     |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_phi_fu_167_p4  |  15|          3|  256|        768|
    |ap_phi_mux_ww_phi_fu_144_p4     |   9|          2|   32|         64|
    |done_reg_152                    |   9|          2|    1|          2|
    |fifo_cin_V_V_blk_n              |   9|          2|    1|          2|
    |hh_reg_128                      |   9|          2|   32|         64|
    |ii_reg_116                      |   9|          2|   32|         64|
    |ww_reg_140                      |   9|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 141|         30|  454|       1167|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                 |    4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |    1|   0|    1|          0|
    |bus_cin_data_V_reg_442    |  512|   0|  512|          0|
    |bus_cin_idx_reg_428       |   28|   0|   28|          0|
    |done_reg_152              |    1|   0|    1|          0|
    |hh_5_reg_387              |   32|   0|   32|          0|
    |hh_reg_128                |   32|   0|   32|          0|
    |ii_3_reg_398              |   32|   0|   32|          0|
    |ii_reg_116                |   32|   0|   32|          0|
    |tmp16_reg_353             |   32|   0|   32|          0|
    |tmp_364_reg_370           |   32|   0|   32|          0|
    |tmp_366_reg_413           |   32|   0|   32|          0|
    |tmp_367_reg_418           |   32|   0|   32|          0|
    |tmp_368_reg_423           |   32|   0|   32|          0|
    |tmp_371_reg_380           |    1|   0|    1|          0|
    |tmp_565_reg_433           |    1|   0|    1|          0|
    |tmp_reg_375               |   29|   0|   32|          3|
    |tmp_s_reg_364             |   32|   0|   32|          0|
    |ww_1_reg_393              |   32|   0|   32|          0|
    |ww_reg_140                |   32|   0|   32|          0|
    |done_reg_152              |   64|  32|    1|          0|
    |ii_reg_116                |   64|  32|   32|          0|
    |tmp_565_reg_433           |   64|  32|    1|          0|
    |ww_reg_140                |   64|  32|   32|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     | 1237| 128| 1050|          3|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | cin_load_fifo_write | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | cin_load_fifo_write | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | cin_load_fifo_write | return value |
|ap_done                   | out |    1| ap_ctrl_hs | cin_load_fifo_write | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | cin_load_fifo_write | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | cin_load_fifo_write | return value |
|cin_burst_buf_V_address0  | out |   12|  ap_memory |   cin_burst_buf_V   |     array    |
|cin_burst_buf_V_ce0       | out |    1|  ap_memory |   cin_burst_buf_V   |     array    |
|cin_burst_buf_V_q0        |  in |  512|  ap_memory |   cin_burst_buf_V   |     array    |
|fifo_cin_V_V_din          | out |  256|   ap_fifo  |     fifo_cin_V_V    |    pointer   |
|fifo_cin_V_V_full_n       |  in |    1|   ap_fifo  |     fifo_cin_V_V    |    pointer   |
|fifo_cin_V_V_write        | out |    1|   ap_fifo  |     fifo_cin_V_V    |    pointer   |
|LAYER_IN_NUM_T            |  in |   32|   ap_none  |    LAYER_IN_NUM_T   |    scalar    |
|LAYER_IN_H_T              |  in |   32|   ap_none  |     LAYER_IN_H_T    |    scalar    |
|LAYER_IN_W_T              |  in |   32|   ap_none  |     LAYER_IN_W_T    |    scalar    |
|FILTER_S                  |  in |   32|   ap_none  |       FILTER_S      |    scalar    |
+--------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	24  / (done)
	4  / (!done)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	3  / true
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%FILTER_S_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %FILTER_S)" [kernel.cpp:87]   --->   Operation 25 'read' 'FILTER_S_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.51ns)   --->   "%tmp16 = add i32 %FILTER_S_read, -1" [kernel.cpp:101]   --->   Operation 26 'add' 'tmp16' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cin_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3240 x i512]* %cin_burst_buf_V, [1 x i8]* @p_str112, [11 x i8]* @p_str314, [1 x i8]* @p_str112, i32 -1, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [5 x i8]* @p_str415, [5 x i8]* @p_str516, [1 x i8]* @p_str112)"   --->   Operation 28 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%LAYER_IN_W_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_W_T)" [kernel.cpp:87]   --->   Operation 29 'read' 'LAYER_IN_W_T_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%LAYER_IN_H_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_H_T)" [kernel.cpp:87]   --->   Operation 30 'read' 'LAYER_IN_H_T_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_NUM_T)" [kernel.cpp:87]   --->   Operation 31 'read' 'LAYER_IN_NUM_T_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.51ns)   --->   "%tmp_s = add i32 %tmp16, %LAYER_IN_W_T_read" [kernel.cpp:101]   --->   Operation 32 'add' 'tmp_s' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.51ns)   --->   "%tmp_364 = add i32 %tmp16, %LAYER_IN_H_T_read" [kernel.cpp:236]   --->   Operation 33 'add' 'tmp_364' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_365 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %LAYER_IN_NUM_T_read, i32 3, i32 31)" [kernel.cpp:239]   --->   Operation 34 'partselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = zext i29 %tmp_365 to i32" [kernel.cpp:239]   --->   Operation 35 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.85ns)   --->   "br label %1" [kernel.cpp:98]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.85>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%ii = phi i32 [ 0, %0 ], [ %ii_3, %._crit_edge_ifconv ]" [kernel.cpp:233]   --->   Operation 37 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%hh = phi i32 [ 0, %0 ], [ %hh_2, %._crit_edge_ifconv ]" [kernel.cpp:235]   --->   Operation 38 'phi' 'hh' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%ww = phi i32 [ 0, %0 ], [ %ww_1, %._crit_edge_ifconv ]" [kernel.cpp:233]   --->   Operation 39 'phi' 'ww' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%done = phi i1 [ false, %0 ], [ %done_3, %._crit_edge_ifconv ]" [kernel.cpp:236]   --->   Operation 40 'phi' 'done' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %done, label %5, label %2" [kernel.cpp:98]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.51ns)   --->   "%ww_2 = add nsw i32 %ww, 1" [kernel.cpp:232]   --->   Operation 42 'add' 'ww_2' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.26ns)   --->   "%tmp_371 = icmp eq i32 %ww_2, %tmp_s" [kernel.cpp:233]   --->   Operation 43 'icmp' 'tmp_371' <Predicate = (!done)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.51ns)   --->   "%hh_5 = add nsw i32 %hh, 1" [kernel.cpp:235]   --->   Operation 44 'add' 'hh_5' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.87ns)   --->   "%ww_1 = select i1 %tmp_371, i32 0, i32 %ww_2" [kernel.cpp:233]   --->   Operation 45 'select' 'ww_1' <Predicate = (!done)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.12>
ST_4 : Operation 46 [7/7] (1.49ns)   --->   "%tmp_366 = mul i32 %tmp_s, %hh" [kernel.cpp:101]   --->   Operation 46 'mul' 'tmp_366' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.26ns)   --->   "%tmp_372 = icmp eq i32 %hh_5, %tmp_364" [kernel.cpp:236]   --->   Operation 47 'icmp' 'tmp_372' <Predicate = (!done)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.51ns)   --->   "%ii_4 = add nsw i32 %ii, 1" [kernel.cpp:238]   --->   Operation 48 'add' 'ii_4' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.26ns)   --->   "%tmp_373 = icmp eq i32 %ii_4, %tmp" [kernel.cpp:239]   --->   Operation 49 'icmp' 'tmp_373' <Predicate = (!done)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node ii_3)   --->   "%p_s = select i1 %tmp_373, i32 0, i32 %ii_4" [kernel.cpp:239]   --->   Operation 50 'select' 'p_s' <Predicate = (!done & tmp_371)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.48ns)   --->   "%sel_tmp = and i1 %tmp_371, %tmp_372" [kernel.cpp:236]   --->   Operation 51 'and' 'sel_tmp' <Predicate = (!done)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node ii_3)   --->   "%sel_tmp1 = select i1 %sel_tmp, i32 %p_s, i32 %ii" [kernel.cpp:236]   --->   Operation 52 'select' 'sel_tmp1' <Predicate = (!done & tmp_371)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.87ns) (out node of the LUT)   --->   "%ii_3 = select i1 %tmp_371, i32 %sel_tmp1, i32 %ii" [kernel.cpp:233]   --->   Operation 53 'select' 'ii_3' <Predicate = (!done)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node hh_2)   --->   "%sel_tmp5 = select i1 %sel_tmp, i32 0, i32 %hh_5" [kernel.cpp:235]   --->   Operation 54 'select' 'sel_tmp5' <Predicate = (!done & tmp_371)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.87ns) (out node of the LUT)   --->   "%hh_2 = select i1 %tmp_371, i32 %sel_tmp5, i32 %hh" [kernel.cpp:235]   --->   Operation 55 'select' 'hh_2' <Predicate = (!done)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.48ns)   --->   "%done_3 = and i1 %sel_tmp, %tmp_373" [kernel.cpp:236]   --->   Operation 56 'and' 'done_3' <Predicate = (!done)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.49>
ST_5 : Operation 57 [6/7] (1.49ns)   --->   "%tmp_366 = mul i32 %tmp_s, %hh" [kernel.cpp:101]   --->   Operation 57 'mul' 'tmp_366' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.49>
ST_6 : Operation 58 [5/7] (1.49ns)   --->   "%tmp_366 = mul i32 %tmp_s, %hh" [kernel.cpp:101]   --->   Operation 58 'mul' 'tmp_366' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.49>
ST_7 : Operation 59 [4/7] (1.49ns)   --->   "%tmp_366 = mul i32 %tmp_s, %hh" [kernel.cpp:101]   --->   Operation 59 'mul' 'tmp_366' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.49>
ST_8 : Operation 60 [3/7] (1.49ns)   --->   "%tmp_366 = mul i32 %tmp_s, %hh" [kernel.cpp:101]   --->   Operation 60 'mul' 'tmp_366' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.49>
ST_9 : Operation 61 [2/7] (1.49ns)   --->   "%tmp_366 = mul i32 %tmp_s, %hh" [kernel.cpp:101]   --->   Operation 61 'mul' 'tmp_366' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.49>
ST_10 : Operation 62 [1/7] (1.49ns)   --->   "%tmp_366 = mul i32 %tmp_s, %hh" [kernel.cpp:101]   --->   Operation 62 'mul' 'tmp_366' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.51>
ST_11 : Operation 63 [1/1] (1.51ns)   --->   "%tmp_367 = add i32 %ww, %tmp_366" [kernel.cpp:101]   --->   Operation 63 'add' 'tmp_367' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.49>
ST_12 : Operation 64 [7/7] (1.49ns)   --->   "%tmp_368 = mul i32 %LAYER_IN_NUM_T_read, %tmp_367" [kernel.cpp:101]   --->   Operation 64 'mul' 'tmp_368' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.49>
ST_13 : Operation 65 [6/7] (1.49ns)   --->   "%tmp_368 = mul i32 %LAYER_IN_NUM_T_read, %tmp_367" [kernel.cpp:101]   --->   Operation 65 'mul' 'tmp_368' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.49>
ST_14 : Operation 66 [5/7] (1.49ns)   --->   "%tmp_368 = mul i32 %LAYER_IN_NUM_T_read, %tmp_367" [kernel.cpp:101]   --->   Operation 66 'mul' 'tmp_368' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.49>
ST_15 : Operation 67 [4/7] (1.49ns)   --->   "%tmp_368 = mul i32 %LAYER_IN_NUM_T_read, %tmp_367" [kernel.cpp:101]   --->   Operation 67 'mul' 'tmp_368' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.49>
ST_16 : Operation 68 [3/7] (1.49ns)   --->   "%tmp_368 = mul i32 %LAYER_IN_NUM_T_read, %tmp_367" [kernel.cpp:101]   --->   Operation 68 'mul' 'tmp_368' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.49>
ST_17 : Operation 69 [2/7] (1.49ns)   --->   "%tmp_368 = mul i32 %LAYER_IN_NUM_T_read, %tmp_367" [kernel.cpp:101]   --->   Operation 69 'mul' 'tmp_368' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.49>
ST_18 : Operation 70 [1/7] (1.49ns)   --->   "%tmp_368 = mul i32 %LAYER_IN_NUM_T_read, %tmp_367" [kernel.cpp:101]   --->   Operation 70 'mul' 'tmp_368' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.51>
ST_19 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node local_cin_idx)   --->   "%tmp_564 = shl i32 %ii, 3" [kernel.cpp:101]   --->   Operation 71 'shl' 'tmp_564' <Predicate = (!done)> <Delay = 0.00>
ST_19 : Operation 72 [1/1] (1.51ns) (out node of the LUT)   --->   "%local_cin_idx = add i32 %tmp_564, %tmp_368" [kernel.cpp:101]   --->   Operation 72 'add' 'local_cin_idx' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%bus_cin_idx = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %local_cin_idx, i32 4, i32 31)" [kernel.cpp:102]   --->   Operation 73 'partselect' 'bus_cin_idx' <Predicate = (!done)> <Delay = 0.00>
ST_19 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_565 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %local_cin_idx, i32 3)" [kernel.cpp:113]   --->   Operation 74 'bitselect' 'tmp_565' <Predicate = (!done)> <Delay = 0.00>
ST_19 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_565, label %4, label %3" [kernel.cpp:113]   --->   Operation 75 'br' <Predicate = (!done)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.26>
ST_20 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_370 = zext i28 %bus_cin_idx to i64" [kernel.cpp:104]   --->   Operation 76 'zext' 'tmp_370' <Predicate = (!done)> <Delay = 0.00>
ST_20 : Operation 77 [1/1] (0.00ns)   --->   "%cin_burst_buf_V_addr = getelementptr [3240 x i512]* %cin_burst_buf_V, i64 0, i64 %tmp_370" [kernel.cpp:104]   --->   Operation 77 'getelementptr' 'cin_burst_buf_V_addr' <Predicate = (!done)> <Delay = 0.00>
ST_20 : Operation 78 [3/3] (2.26ns)   --->   "%bus_cin_data_V = load i512* %cin_burst_buf_V_addr, align 8" [kernel.cpp:104]   --->   Operation 78 'load' 'bus_cin_data_V' <Predicate = (!done)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>

State 21 <SV = 20> <Delay = 2.26>
ST_21 : Operation 79 [2/3] (2.26ns)   --->   "%bus_cin_data_V = load i512* %cin_burst_buf_V_addr, align 8" [kernel.cpp:104]   --->   Operation 79 'load' 'bus_cin_data_V' <Predicate = (!done)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>

State 22 <SV = 21> <Delay = 2.26>
ST_22 : Operation 80 [1/3] (2.26ns)   --->   "%bus_cin_data_V = load i512* %cin_burst_buf_V_addr, align 8" [kernel.cpp:104]   --->   Operation 80 'load' 'bus_cin_data_V' <Predicate = (!done)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>

State 23 <SV = 22> <Delay = 2.16>
ST_23 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_169 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [kernel.cpp:98]   --->   Operation 81 'specregionbegin' 'tmp_169' <Predicate = (!done)> <Delay = 0.00>
ST_23 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [kernel.cpp:99]   --->   Operation 82 'specpipeline' <Predicate = (!done)> <Delay = 0.00>
ST_23 : Operation 83 [1/1] (0.00ns)   --->   "%fifo_cin_data_V_1 = trunc i512 %bus_cin_data_V to i256" [kernel.cpp:115]   --->   Operation 83 'trunc' 'fifo_cin_data_V_1' <Predicate = (!done & !tmp_565)> <Delay = 0.00>
ST_23 : Operation 84 [1/1] (0.85ns)   --->   "br label %._crit_edge_ifconv" [kernel.cpp:116]   --->   Operation 84 'br' <Predicate = (!done & !tmp_565)> <Delay = 0.85>
ST_23 : Operation 85 [1/1] (0.00ns)   --->   "%fifo_cin_data_V = call i256 @_ssdm_op_PartSelect.i256.i512.i32.i32(i512 %bus_cin_data_V, i32 256, i32 511)" [kernel.cpp:118]   --->   Operation 85 'partselect' 'fifo_cin_data_V' <Predicate = (!done & tmp_565)> <Delay = 0.00>
ST_23 : Operation 86 [1/1] (0.85ns)   --->   "br label %._crit_edge_ifconv" [kernel.cpp:119]   --->   Operation 86 'br' <Predicate = (!done & tmp_565)> <Delay = 0.85>
ST_23 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_V = phi i256 [ %fifo_cin_data_V, %4 ], [ %fifo_cin_data_V_1, %3 ]"   --->   Operation 87 'phi' 'tmp_V' <Predicate = (!done)> <Delay = 0.00>
ST_23 : Operation 88 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %fifo_cin_V_V, i256 %tmp_V)" [kernel.cpp:215]   --->   Operation 88 'write' <Predicate = (!done)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_23 : Operation 89 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_169)" [kernel.cpp:245]   --->   Operation 89 'specregionend' 'empty' <Predicate = (!done)> <Delay = 0.00>
ST_23 : Operation 90 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:245]   --->   Operation 90 'br' <Predicate = (!done)> <Delay = 0.00>

State 24 <SV = 3> <Delay = 0.00>
ST_24 : Operation 91 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:247]   --->   Operation 91 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cin_burst_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fifo_cin_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ LAYER_IN_NUM_T]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LAYER_IN_H_T]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LAYER_IN_W_T]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FILTER_S]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
FILTER_S_read        (read           ) [ 0000000000000000000000000]
tmp16                (add            ) [ 0010000000000000000000000]
StgValue_27          (specinterface  ) [ 0000000000000000000000000]
StgValue_28          (specmemcore    ) [ 0000000000000000000000000]
LAYER_IN_W_T_read    (read           ) [ 0000000000000000000000000]
LAYER_IN_H_T_read    (read           ) [ 0000000000000000000000000]
LAYER_IN_NUM_T_read  (read           ) [ 0001111111111111111111110]
tmp_s                (add            ) [ 0001111111111111111111110]
tmp_364              (add            ) [ 0001111111111111111111110]
tmp_365              (partselect     ) [ 0000000000000000000000000]
tmp                  (zext           ) [ 0001111111111111111111110]
StgValue_36          (br             ) [ 0011111111111111111111110]
ii                   (phi            ) [ 0001111111111111111100000]
hh                   (phi            ) [ 0001111111100000000000000]
ww                   (phi            ) [ 0001111111110000000000000]
done                 (phi            ) [ 0001111111111111111111110]
StgValue_41          (br             ) [ 0000000000000000000000000]
ww_2                 (add            ) [ 0000000000000000000000000]
tmp_371              (icmp           ) [ 0001100000000000000000000]
hh_5                 (add            ) [ 0001100000000000000000000]
ww_1                 (select         ) [ 0011111111111111111111110]
tmp_372              (icmp           ) [ 0000000000000000000000000]
ii_4                 (add            ) [ 0000000000000000000000000]
tmp_373              (icmp           ) [ 0000000000000000000000000]
p_s                  (select         ) [ 0000000000000000000000000]
sel_tmp              (and            ) [ 0000000000000000000000000]
sel_tmp1             (select         ) [ 0000000000000000000000000]
ii_3                 (select         ) [ 0011011111111111111111110]
sel_tmp5             (select         ) [ 0000000000000000000000000]
hh_2                 (select         ) [ 0011011111111111111111110]
done_3               (and            ) [ 0011011111111111111111110]
tmp_366              (mul            ) [ 0001000000010000000000000]
tmp_367              (add            ) [ 0001000000001111111000000]
tmp_368              (mul            ) [ 0001000000000000000100000]
tmp_564              (shl            ) [ 0000000000000000000000000]
local_cin_idx        (add            ) [ 0000000000000000000000000]
bus_cin_idx          (partselect     ) [ 0001000000000000000010000]
tmp_565              (bitselect      ) [ 0001000000000000000011110]
StgValue_75          (br             ) [ 0000000000000000000000000]
tmp_370              (zext           ) [ 0000000000000000000000000]
cin_burst_buf_V_addr (getelementptr  ) [ 0001000000000000000001100]
bus_cin_data_V       (load           ) [ 0001000000000000000000010]
tmp_169              (specregionbegin) [ 0000000000000000000000000]
StgValue_82          (specpipeline   ) [ 0000000000000000000000000]
fifo_cin_data_V_1    (trunc          ) [ 0000000000000000000000000]
StgValue_84          (br             ) [ 0000000000000000000000000]
fifo_cin_data_V      (partselect     ) [ 0000000000000000000000000]
StgValue_86          (br             ) [ 0000000000000000000000000]
tmp_V                (phi            ) [ 0000000000000000000000000]
StgValue_88          (write          ) [ 0000000000000000000000000]
empty                (specregionend  ) [ 0000000000000000000000000]
StgValue_90          (br             ) [ 0011111111111111111111110]
StgValue_91          (ret            ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cin_burst_buf_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cin_burst_buf_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_cin_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_cin_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="LAYER_IN_NUM_T">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAYER_IN_NUM_T"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="LAYER_IN_H_T">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAYER_IN_H_T"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="LAYER_IN_W_T">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAYER_IN_W_T"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FILTER_S">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FILTER_S"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str415"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str516"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i256.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="FILTER_S_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FILTER_S_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="LAYER_IN_W_T_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LAYER_IN_W_T_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="LAYER_IN_H_T_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LAYER_IN_H_T_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="LAYER_IN_NUM_T_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LAYER_IN_NUM_T_read/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="StgValue_88_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="256" slack="0"/>
<pin id="99" dir="0" index="2" bw="256" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_88/23 "/>
</bind>
</comp>

<comp id="103" class="1004" name="cin_burst_buf_V_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="512" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="28" slack="0"/>
<pin id="107" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cin_burst_buf_V_addr/20 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="12" slack="0"/>
<pin id="112" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bus_cin_data_V/20 "/>
</bind>
</comp>

<comp id="116" class="1005" name="ii_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="ii_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="32" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="hh_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hh (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="hh_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="32" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hh/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="ww_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ww (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="ww_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ww/3 "/>
</bind>
</comp>

<comp id="152" class="1005" name="done_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="done_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="done/3 "/>
</bind>
</comp>

<comp id="164" class="1005" name="tmp_V_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="166" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_V_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="256" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="256" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/23 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp16_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp16/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_s_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_364_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_364/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_365_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="29" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="0" index="3" bw="6" slack="0"/>
<pin id="195" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_365/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="29" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="ww_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ww_2/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_371_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_371/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="hh_5_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="hh_5/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="ww_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ww_1/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_366/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_372_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="0" index="1" bw="32" slack="2"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_372/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="ii_4_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_4/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_373_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="2"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_373/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sel_tmp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sel_tmp1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="1"/>
<pin id="266" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="ii_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="32" slack="1"/>
<pin id="274" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_3/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sel_tmp5_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="1"/>
<pin id="281" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="hh_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="32" slack="1"/>
<pin id="288" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hh_2/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="done_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="done_3/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_367_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="8"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_367/11 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="10"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_368/12 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_564_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="16"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_564/19 "/>
</bind>
</comp>

<comp id="312" class="1004" name="local_cin_idx_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="local_cin_idx/19 "/>
</bind>
</comp>

<comp id="317" class="1004" name="bus_cin_idx_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="28" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="4" slack="0"/>
<pin id="321" dir="0" index="3" bw="6" slack="0"/>
<pin id="322" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bus_cin_idx/19 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_565_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="0" index="2" bw="3" slack="0"/>
<pin id="331" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_565/19 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_370_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="28" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_370/20 "/>
</bind>
</comp>

<comp id="339" class="1004" name="fifo_cin_data_V_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="512" slack="1"/>
<pin id="341" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="fifo_cin_data_V_1/23 "/>
</bind>
</comp>

<comp id="343" class="1004" name="fifo_cin_data_V_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="256" slack="0"/>
<pin id="345" dir="0" index="1" bw="512" slack="1"/>
<pin id="346" dir="0" index="2" bw="10" slack="0"/>
<pin id="347" dir="0" index="3" bw="10" slack="0"/>
<pin id="348" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="fifo_cin_data_V/23 "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp16_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp16 "/>
</bind>
</comp>

<comp id="359" class="1005" name="LAYER_IN_NUM_T_read_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="10"/>
<pin id="361" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="LAYER_IN_NUM_T_read "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_s_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_364_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="2"/>
<pin id="372" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_364 "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="2"/>
<pin id="377" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_371_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_371 "/>
</bind>
</comp>

<comp id="387" class="1005" name="hh_5_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hh_5 "/>
</bind>
</comp>

<comp id="393" class="1005" name="ww_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ww_1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="ii_3_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ii_3 "/>
</bind>
</comp>

<comp id="403" class="1005" name="hh_2_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hh_2 "/>
</bind>
</comp>

<comp id="408" class="1005" name="done_3_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done_3 "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_366_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_366 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_367_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_367 "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_368_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_368 "/>
</bind>
</comp>

<comp id="428" class="1005" name="bus_cin_idx_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="28" slack="1"/>
<pin id="430" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="bus_cin_idx "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_565_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="4"/>
<pin id="435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_565 "/>
</bind>
</comp>

<comp id="437" class="1005" name="cin_burst_buf_V_addr_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="1"/>
<pin id="439" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="cin_burst_buf_V_addr "/>
</bind>
</comp>

<comp id="442" class="1005" name="bus_cin_data_V_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="512" slack="1"/>
<pin id="444" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="bus_cin_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="68" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="54" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="173"><net_src comp="167" pin="4"/><net_sink comp="96" pin=2"/></net>

<net id="178"><net_src comp="72" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="78" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="84" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="90" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="203"><net_src comp="190" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="144" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="132" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="210" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="204" pin="2"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="128" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="242"><net_src comp="116" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="46" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="238" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="234" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="257" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="249" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="116" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="262" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="116" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="257" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="128" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="257" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="244" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="140" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="310"><net_src comp="116" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="48" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="312" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="312" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="342"><net_src comp="339" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="351"><net_src comp="66" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="352"><net_src comp="343" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="356"><net_src comp="174" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="362"><net_src comp="90" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="367"><net_src comp="180" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="373"><net_src comp="185" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="378"><net_src comp="200" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="383"><net_src comp="210" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="390"><net_src comp="215" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="396"><net_src comp="221" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="401"><net_src comp="270" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="406"><net_src comp="284" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="411"><net_src comp="291" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="416"><net_src comp="229" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="421"><net_src comp="297" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="426"><net_src comp="302" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="431"><net_src comp="317" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="436"><net_src comp="327" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="103" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="445"><net_src comp="110" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="343" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_cin_V_V | {23 }
 - Input state : 
	Port: cin_load_fifo_write : cin_burst_buf_V | {20 21 22 }
	Port: cin_load_fifo_write : fifo_cin_V_V | {}
	Port: cin_load_fifo_write : LAYER_IN_NUM_T | {2 }
	Port: cin_load_fifo_write : LAYER_IN_H_T | {2 }
	Port: cin_load_fifo_write : LAYER_IN_W_T | {2 }
	Port: cin_load_fifo_write : FILTER_S | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
	State 3
		StgValue_41 : 1
		ww_2 : 1
		tmp_371 : 2
		hh_5 : 1
		ww_1 : 3
	State 4
		tmp_373 : 1
		p_s : 2
		sel_tmp : 1
		sel_tmp1 : 3
		ii_3 : 4
		sel_tmp5 : 1
		hh_2 : 2
		done_3 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		bus_cin_idx : 1
		tmp_565 : 1
		StgValue_75 : 2
	State 20
		cin_burst_buf_V_addr : 1
		bus_cin_data_V : 2
	State 21
	State 22
	State 23
		tmp_V : 1
		StgValue_88 : 2
		empty : 1
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |           grp_fu_229           |    3    |   247   |    19   |
|          |           grp_fu_302           |    3    |   247   |    19   |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp16_fu_174          |    0    |    0    |    39   |
|          |          tmp_s_fu_180          |    0    |    0    |    39   |
|          |         tmp_364_fu_185         |    0    |    0    |    39   |
|    add   |           ww_2_fu_204          |    0    |    0    |    39   |
|          |           hh_5_fu_215          |    0    |    0    |    39   |
|          |           ii_4_fu_238          |    0    |    0    |    39   |
|          |         tmp_367_fu_297         |    0    |    0    |    39   |
|          |      local_cin_idx_fu_312      |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|          |           ww_1_fu_221          |    0    |    0    |    32   |
|          |           p_s_fu_249           |    0    |    0    |    32   |
|  select  |         sel_tmp1_fu_262        |    0    |    0    |    32   |
|          |           ii_3_fu_270          |    0    |    0    |    32   |
|          |         sel_tmp5_fu_277        |    0    |    0    |    32   |
|          |           hh_2_fu_284          |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_371_fu_210         |    0    |    0    |    18   |
|   icmp   |         tmp_372_fu_234         |    0    |    0    |    18   |
|          |         tmp_373_fu_244         |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|    and   |         sel_tmp_fu_257         |    0    |    0    |    2    |
|          |          done_3_fu_291         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |    FILTER_S_read_read_fu_72    |    0    |    0    |    0    |
|   read   |  LAYER_IN_W_T_read_read_fu_78  |    0    |    0    |    0    |
|          |  LAYER_IN_H_T_read_read_fu_84  |    0    |    0    |    0    |
|          | LAYER_IN_NUM_T_read_read_fu_90 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     StgValue_88_write_fu_96    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_365_fu_190         |    0    |    0    |    0    |
|partselect|       bus_cin_idx_fu_317       |    0    |    0    |    0    |
|          |     fifo_cin_data_V_fu_343     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   zext   |           tmp_fu_200           |    0    |    0    |    0    |
|          |         tmp_370_fu_335         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    shl   |         tmp_564_fu_306         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| bitselect|         tmp_565_fu_327         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |    fifo_cin_data_V_1_fu_339    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    6    |   494   |   600   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| LAYER_IN_NUM_T_read_reg_359|   32   |
|   bus_cin_data_V_reg_442   |   512  |
|     bus_cin_idx_reg_428    |   28   |
|cin_burst_buf_V_addr_reg_437|   12   |
|       done_3_reg_408       |    1   |
|        done_reg_152        |    1   |
|        hh_2_reg_403        |   32   |
|        hh_5_reg_387        |   32   |
|         hh_reg_128         |   32   |
|        ii_3_reg_398        |   32   |
|         ii_reg_116         |   32   |
|        tmp16_reg_353       |   32   |
|       tmp_364_reg_370      |   32   |
|       tmp_366_reg_413      |   32   |
|       tmp_367_reg_418      |   32   |
|       tmp_368_reg_423      |   32   |
|       tmp_371_reg_380      |    1   |
|       tmp_565_reg_433      |    1   |
|        tmp_V_reg_164       |   256  |
|         tmp_reg_375        |   32   |
|        tmp_s_reg_364       |   32   |
|        ww_1_reg_393        |   32   |
|         ww_reg_140         |   32   |
+----------------------------+--------+
|            Total           |  1292  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   2  |  12  |   24   ||    9    |
|     ii_reg_116    |  p0  |   2  |  32  |   64   ||    9    |
|     hh_reg_128    |  p0  |   2  |  32  |   64   ||    9    |
|     ww_reg_140    |  p0  |   2  |  32  |   64   ||    9    |
|    done_reg_152   |  p0  |   2  |   1  |    2   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   218  ||   4.25  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   494  |   600  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   45   |
|  Register |    -   |    -   |  1292  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |  1786  |   645  |
+-----------+--------+--------+--------+--------+
