{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595302162817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595302162817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 20 23:29:22 2020 " "Processing started: Mon Jul 20 23:29:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595302162817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595302162817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off V21_NIOS_BLINK -c V21_NIOS_BLINK " "Command: quartus_map --read_settings_files=on --write_settings_files=off V21_NIOS_BLINK -c V21_NIOS_BLINK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595302162817 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1595302163288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/nios_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/nios_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led " "Found entity 1: nios_led" {  } { { "nios_led/synthesis/nios_led.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_irq_mapper " "Found entity 1: nios_led_irq_mapper" {  } { { "nios_led/synthesis/submodules/nios_led_irq_mapper.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163406 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_rsp_xbar_mux_001 " "Found entity 1: nios_led_rsp_xbar_mux_001" {  } { { "nios_led/synthesis/submodules/nios_led_rsp_xbar_mux_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_rsp_xbar_mux " "Found entity 1: nios_led_rsp_xbar_mux" {  } { { "nios_led/synthesis/submodules/nios_led_rsp_xbar_mux.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_rsp_xbar_demux_002 " "Found entity 1: nios_led_rsp_xbar_demux_002" {  } { { "nios_led/synthesis/submodules/nios_led_rsp_xbar_demux_002.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cmd_xbar_mux " "Found entity 1: nios_led_cmd_xbar_mux" {  } { { "nios_led/synthesis/submodules/nios_led_cmd_xbar_mux.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cmd_xbar_demux_001 " "Found entity 1: nios_led_cmd_xbar_demux_001" {  } { { "nios_led/synthesis/submodules/nios_led_cmd_xbar_demux_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cmd_xbar_demux " "Found entity 1: nios_led_cmd_xbar_demux" {  } { { "nios_led/synthesis/submodules/nios_led_cmd_xbar_demux.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_led/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_led/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_led_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_led_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_led/synthesis/submodules/nios_led_id_router_002.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595302163450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_led_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_led_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_led/synthesis/submodules/nios_led_id_router_002.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595302163450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_led/synthesis/submodules/nios_led_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_id_router_002_default_decode " "Found entity 1: nios_led_id_router_002_default_decode" {  } { { "nios_led/synthesis/submodules/nios_led_id_router_002.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163451 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led_id_router_002 " "Found entity 2: nios_led_id_router_002" {  } { { "nios_led/synthesis/submodules/nios_led_id_router_002.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_led_id_router.sv(48) " "Verilog HDL Declaration information at nios_led_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_led/synthesis/submodules/nios_led_id_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595302163455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_led_id_router.sv(49) " "Verilog HDL Declaration information at nios_led_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_led/synthesis/submodules/nios_led_id_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595302163455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_led/synthesis/submodules/nios_led_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_id_router_default_decode " "Found entity 1: nios_led_id_router_default_decode" {  } { { "nios_led/synthesis/submodules/nios_led_id_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163455 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led_id_router " "Found entity 2: nios_led_id_router" {  } { { "nios_led/synthesis/submodules/nios_led_id_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_led_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_led_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595302163459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_led_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_led_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595302163459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_led/synthesis/submodules/nios_led_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_addr_router_001_default_decode " "Found entity 1: nios_led_addr_router_001_default_decode" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163460 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led_addr_router_001 " "Found entity 2: nios_led_addr_router_001" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_led_addr_router.sv(48) " "Verilog HDL Declaration information at nios_led_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595302163464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_led_addr_router.sv(49) " "Verilog HDL Declaration information at nios_led_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595302163464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_led/synthesis/submodules/nios_led_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_addr_router_default_decode " "Found entity 1: nios_led_addr_router_default_decode" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163465 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led_addr_router " "Found entity 2: nios_led_addr_router" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_led/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_led/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_led/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_led/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_led/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_led/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_led " "Found entity 1: nios_led_led" {  } { { "nios_led/synthesis/submodules/nios_led_led.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_switch " "Found entity 1: nios_led_switch" {  } { { "nios_led/synthesis/submodules/nios_led_switch.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_onchip_mem " "Found entity 1: nios_led_onchip_mem" {  } { { "nios_led/synthesis/submodules/nios_led_onchip_mem.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_led/synthesis/submodules/nios_led_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cpu_register_bank_a_module " "Found entity 1: nios_led_cpu_register_bank_a_module" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led_cpu_register_bank_b_module " "Found entity 2: nios_led_cpu_register_bank_b_module" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_led_cpu_nios2_oci_debug " "Found entity 3: nios_led_cpu_nios2_oci_debug" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_led_cpu_ociram_sp_ram_module " "Found entity 4: nios_led_cpu_ociram_sp_ram_module" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_led_cpu_nios2_ocimem " "Found entity 5: nios_led_cpu_nios2_ocimem" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_led_cpu_nios2_avalon_reg " "Found entity 6: nios_led_cpu_nios2_avalon_reg" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_led_cpu_nios2_oci_break " "Found entity 7: nios_led_cpu_nios2_oci_break" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_led_cpu_nios2_oci_xbrk " "Found entity 8: nios_led_cpu_nios2_oci_xbrk" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_led_cpu_nios2_oci_dbrk " "Found entity 9: nios_led_cpu_nios2_oci_dbrk" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_led_cpu_nios2_oci_itrace " "Found entity 10: nios_led_cpu_nios2_oci_itrace" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_led_cpu_nios2_oci_td_mode " "Found entity 11: nios_led_cpu_nios2_oci_td_mode" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_led_cpu_nios2_oci_dtrace " "Found entity 12: nios_led_cpu_nios2_oci_dtrace" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_led_cpu_nios2_oci_compute_tm_count " "Found entity 13: nios_led_cpu_nios2_oci_compute_tm_count" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_led_cpu_nios2_oci_fifowp_inc " "Found entity 14: nios_led_cpu_nios2_oci_fifowp_inc" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_led_cpu_nios2_oci_fifocount_inc " "Found entity 15: nios_led_cpu_nios2_oci_fifocount_inc" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_led_cpu_nios2_oci_fifo " "Found entity 16: nios_led_cpu_nios2_oci_fifo" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_led_cpu_nios2_oci_pib " "Found entity 17: nios_led_cpu_nios2_oci_pib" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_led_cpu_nios2_oci_im " "Found entity 18: nios_led_cpu_nios2_oci_im" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_led_cpu_nios2_performance_monitors " "Found entity 19: nios_led_cpu_nios2_performance_monitors" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_led_cpu_nios2_oci " "Found entity 20: nios_led_cpu_nios2_oci" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_led_cpu " "Found entity 21: nios_led_cpu" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cpu_jtag_debug_module_sysclk " "Found entity 1: nios_led_cpu_jtag_debug_module_sysclk" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cpu_jtag_debug_module_tck " "Found entity 1: nios_led_cpu_jtag_debug_module_tck" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cpu_jtag_debug_module_wrapper " "Found entity 1: nios_led_cpu_jtag_debug_module_wrapper" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cpu_oci_test_bench " "Found entity 1: nios_led_cpu_oci_test_bench" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_oci_test_bench.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led/synthesis/submodules/nios_led_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led/synthesis/submodules/nios_led_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_cpu_test_bench " "Found entity 1: nios_led_cpu_test_bench" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_test_bench.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_top " "Found entity 1: nios_led_top" {  } { { "nios_led_top.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302163605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302163605 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_led_cpu.v(1567) " "Verilog HDL or VHDL warning at nios_led_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1595302163633 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_led_cpu.v(1569) " "Verilog HDL or VHDL warning at nios_led_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1595302163633 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_led_cpu.v(1725) " "Verilog HDL or VHDL warning at nios_led_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1595302163633 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_led_cpu.v(2553) " "Verilog HDL or VHDL warning at nios_led_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1595302163638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_led_top " "Elaborating entity \"nios_led_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1595302163838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led nios_led:cpu_unit " "Elaborating entity \"nios_led\" for hierarchy \"nios_led:cpu_unit\"" {  } { { "nios_led_top.v" "cpu_unit" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led_top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302163841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu nios_led:cpu_unit\|nios_led_cpu:cpu " "Elaborating entity \"nios_led_cpu\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\"" {  } { { "nios_led/synthesis/nios_led.v" "cpu" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302163971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_test_bench nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_test_bench:the_nios_led_cpu_test_bench " "Elaborating entity \"nios_led_cpu_test_bench\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_test_bench:the_nios_led_cpu_test_bench\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_test_bench" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_register_bank_a_module nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a " "Elaborating entity \"nios_led_cpu_register_bank_a_module\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "nios_led_cpu_register_bank_a" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_altsyncram" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595302164156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_led_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_led_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164156 ""}  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595302164156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8g1 " "Found entity 1: altsyncram_e8g1" {  } { { "db/altsyncram_e8g1.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/altsyncram_e8g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302164229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302164229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e8g1 nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_e8g1:auto_generated " "Elaborating entity \"altsyncram_e8g1\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_a_module:nios_led_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_e8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_register_bank_b_module nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b " "Elaborating entity \"nios_led_cpu_register_bank_b_module\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "nios_led_cpu_register_bank_b" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_altsyncram" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595302164322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_led_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_led_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164323 ""}  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595302164323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f8g1 " "Found entity 1: altsyncram_f8g1" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/altsyncram_f8g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302164388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302164388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f8g1 nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_f8g1:auto_generated " "Elaborating entity \"altsyncram_f8g1\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_register_bank_b_module:nios_led_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_f8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci " "Elaborating entity \"nios_led_cpu_nios2_oci\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_debug nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug " "Elaborating entity \"nios_led_cpu_nios2_oci_debug\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_debug" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595302164531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164531 ""}  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595302164531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_ocimem nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem " "Elaborating entity \"nios_led_cpu_nios2_ocimem\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_ocimem" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_ociram_sp_ram_module nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram " "Elaborating entity \"nios_led_cpu_ociram_sp_ram_module\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "nios_led_cpu_ociram_sp_ram" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_altsyncram" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595302164637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_led_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_led_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164637 ""}  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595302164637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_il71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_il71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_il71 " "Found entity 1: altsyncram_il71" {  } { { "db/altsyncram_il71.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/altsyncram_il71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302164701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302164701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_il71 nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_il71:auto_generated " "Elaborating entity \"altsyncram_il71\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_ocimem:the_nios_led_cpu_nios2_ocimem\|nios_led_cpu_ociram_sp_ram_module:nios_led_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_il71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_avalon_reg nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_avalon_reg:the_nios_led_cpu_nios2_avalon_reg " "Elaborating entity \"nios_led_cpu_nios2_avalon_reg\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_avalon_reg:the_nios_led_cpu_nios2_avalon_reg\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_avalon_reg" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_break nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_break:the_nios_led_cpu_nios2_oci_break " "Elaborating entity \"nios_led_cpu_nios2_oci_break\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_break:the_nios_led_cpu_nios2_oci_break\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_break" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_xbrk nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_xbrk:the_nios_led_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_led_cpu_nios2_oci_xbrk\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_xbrk:the_nios_led_cpu_nios2_oci_xbrk\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_xbrk" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_dbrk nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_dbrk:the_nios_led_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_led_cpu_nios2_oci_dbrk\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_dbrk:the_nios_led_cpu_nios2_oci_dbrk\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_dbrk" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_itrace nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_itrace:the_nios_led_cpu_nios2_oci_itrace " "Elaborating entity \"nios_led_cpu_nios2_oci_itrace\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_itrace:the_nios_led_cpu_nios2_oci_itrace\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_itrace" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_dtrace nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_dtrace:the_nios_led_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_led_cpu_nios2_oci_dtrace\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_dtrace:the_nios_led_cpu_nios2_oci_dtrace\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_dtrace" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_td_mode nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_dtrace:the_nios_led_cpu_nios2_oci_dtrace\|nios_led_cpu_nios2_oci_td_mode:nios_led_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_led_cpu_nios2_oci_td_mode\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_dtrace:the_nios_led_cpu_nios2_oci_dtrace\|nios_led_cpu_nios2_oci_td_mode:nios_led_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "nios_led_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302164993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_fifo nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo " "Elaborating entity \"nios_led_cpu_nios2_oci_fifo\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_fifo" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_compute_tm_count nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\|nios_led_cpu_nios2_oci_compute_tm_count:nios_led_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_led_cpu_nios2_oci_compute_tm_count\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\|nios_led_cpu_nios2_oci_compute_tm_count:nios_led_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "nios_led_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_fifowp_inc nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\|nios_led_cpu_nios2_oci_fifowp_inc:nios_led_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_led_cpu_nios2_oci_fifowp_inc\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\|nios_led_cpu_nios2_oci_fifowp_inc:nios_led_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "nios_led_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_fifocount_inc nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\|nios_led_cpu_nios2_oci_fifocount_inc:nios_led_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_led_cpu_nios2_oci_fifocount_inc\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\|nios_led_cpu_nios2_oci_fifocount_inc:nios_led_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "nios_led_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_oci_test_bench nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\|nios_led_cpu_oci_test_bench:the_nios_led_cpu_oci_test_bench " "Elaborating entity \"nios_led_cpu_oci_test_bench\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_fifo:the_nios_led_cpu_nios2_oci_fifo\|nios_led_cpu_oci_test_bench:the_nios_led_cpu_oci_test_bench\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_oci_test_bench" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165197 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios_led_cpu_oci_test_bench " "Entity \"nios_led_cpu_oci_test_bench\" contains only dangling pins" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_oci_test_bench" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1595302165198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_pib nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_pib:the_nios_led_cpu_nios2_oci_pib " "Elaborating entity \"nios_led_cpu_nios2_oci_pib\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_pib:the_nios_led_cpu_nios2_oci_pib\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_pib" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_nios2_oci_im nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_im:the_nios_led_cpu_nios2_oci_im " "Elaborating entity \"nios_led_cpu_nios2_oci_im\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_im:the_nios_led_cpu_nios2_oci_im\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_nios2_oci_im" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_jtag_debug_module_wrapper nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper " "Elaborating entity \"nios_led_cpu_jtag_debug_module_wrapper\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "the_nios_led_cpu_jtag_debug_module_wrapper" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_jtag_debug_module_tck nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|nios_led_cpu_jtag_debug_module_tck:the_nios_led_cpu_jtag_debug_module_tck " "Elaborating entity \"nios_led_cpu_jtag_debug_module_tck\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|nios_led_cpu_jtag_debug_module_tck:the_nios_led_cpu_jtag_debug_module_tck\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" "the_nios_led_cpu_jtag_debug_module_tck" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cpu_jtag_debug_module_sysclk nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|nios_led_cpu_jtag_debug_module_sysclk:the_nios_led_cpu_jtag_debug_module_sysclk " "Elaborating entity \"nios_led_cpu_jtag_debug_module_sysclk\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|nios_led_cpu_jtag_debug_module_sysclk:the_nios_led_cpu_jtag_debug_module_sysclk\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" "the_nios_led_cpu_jtag_debug_module_sysclk" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" "nios_led_cpu_jtag_debug_module_phy" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy\"" {  } { { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595302165491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy " "Instantiated megafunction \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165491 ""}  } { { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595302165491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165493 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_jtag_debug_module_wrapper:the_nios_led_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_led_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_onchip_mem nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem " "Elaborating entity \"nios_led_onchip_mem\" for hierarchy \"nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\"" {  } { { "nios_led/synthesis/nios_led.v" "onchip_mem" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios_led/synthesis/submodules/nios_led_onchip_mem.v" "the_altsyncram" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios_led/synthesis/submodules/nios_led_onchip_mem.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595302165520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_led_onchip_mem.hex " "Parameter \"init_file\" = \"nios_led_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165520 ""}  } { { "nios_led/synthesis/submodules/nios_led_onchip_mem.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595302165520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hkc1 " "Found entity 1: altsyncram_hkc1" {  } { { "db/altsyncram_hkc1.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/altsyncram_hkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595302165584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595302165584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hkc1 nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_hkc1:auto_generated " "Elaborating entity \"altsyncram_hkc1\" for hierarchy \"nios_led:cpu_unit\|nios_led_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_hkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_switch nios_led:cpu_unit\|nios_led_switch:switch " "Elaborating entity \"nios_led_switch\" for hierarchy \"nios_led:cpu_unit\|nios_led_switch:switch\"" {  } { { "nios_led/synthesis/nios_led.v" "switch" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_led nios_led:cpu_unit\|nios_led_led:led " "Elaborating entity \"nios_led_led\" for hierarchy \"nios_led:cpu_unit\|nios_led_led:led\"" {  } { { "nios_led/synthesis/nios_led.v" "led" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_led:cpu_unit\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios_led/synthesis/nios_led.v" "cpu_instruction_master_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_led:cpu_unit\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios_led/synthesis/nios_led.v" "cpu_data_master_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_led:cpu_unit\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "nios_led/synthesis/nios_led.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_led:cpu_unit\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "nios_led/synthesis/nios_led.v" "onchip_mem_s1_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_led:cpu_unit\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "nios_led/synthesis/nios_led.v" "led_s1_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_led:cpu_unit\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_led/synthesis/nios_led.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_led:cpu_unit\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_led/synthesis/nios_led.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_led:cpu_unit\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_led/synthesis/nios_led.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_led:cpu_unit\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_led:cpu_unit\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_led/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_led:cpu_unit\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_led:cpu_unit\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_led/synthesis/nios_led.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302165929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_addr_router nios_led:cpu_unit\|nios_led_addr_router:addr_router " "Elaborating entity \"nios_led_addr_router\" for hierarchy \"nios_led:cpu_unit\|nios_led_addr_router:addr_router\"" {  } { { "nios_led/synthesis/nios_led.v" "addr_router" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_addr_router_default_decode nios_led:cpu_unit\|nios_led_addr_router:addr_router\|nios_led_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_led_addr_router_default_decode\" for hierarchy \"nios_led:cpu_unit\|nios_led_addr_router:addr_router\|nios_led_addr_router_default_decode:the_default_decode\"" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router.sv" "the_default_decode" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_addr_router_001 nios_led:cpu_unit\|nios_led_addr_router_001:addr_router_001 " "Elaborating entity \"nios_led_addr_router_001\" for hierarchy \"nios_led:cpu_unit\|nios_led_addr_router_001:addr_router_001\"" {  } { { "nios_led/synthesis/nios_led.v" "addr_router_001" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_addr_router_001_default_decode nios_led:cpu_unit\|nios_led_addr_router_001:addr_router_001\|nios_led_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_led_addr_router_001_default_decode\" for hierarchy \"nios_led:cpu_unit\|nios_led_addr_router_001:addr_router_001\|nios_led_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios_led/synthesis/submodules/nios_led_addr_router_001.sv" "the_default_decode" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_addr_router_001.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_id_router nios_led:cpu_unit\|nios_led_id_router:id_router " "Elaborating entity \"nios_led_id_router\" for hierarchy \"nios_led:cpu_unit\|nios_led_id_router:id_router\"" {  } { { "nios_led/synthesis/nios_led.v" "id_router" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_id_router_default_decode nios_led:cpu_unit\|nios_led_id_router:id_router\|nios_led_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_led_id_router_default_decode\" for hierarchy \"nios_led:cpu_unit\|nios_led_id_router:id_router\|nios_led_id_router_default_decode:the_default_decode\"" {  } { { "nios_led/synthesis/submodules/nios_led_id_router.sv" "the_default_decode" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_id_router_002 nios_led:cpu_unit\|nios_led_id_router_002:id_router_002 " "Elaborating entity \"nios_led_id_router_002\" for hierarchy \"nios_led:cpu_unit\|nios_led_id_router_002:id_router_002\"" {  } { { "nios_led/synthesis/nios_led.v" "id_router_002" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_id_router_002_default_decode nios_led:cpu_unit\|nios_led_id_router_002:id_router_002\|nios_led_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_led_id_router_002_default_decode\" for hierarchy \"nios_led:cpu_unit\|nios_led_id_router_002:id_router_002\|nios_led_id_router_002_default_decode:the_default_decode\"" {  } { { "nios_led/synthesis/submodules/nios_led_id_router_002.sv" "the_default_decode" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_led:cpu_unit\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_led:cpu_unit\|altera_reset_controller:rst_controller\"" {  } { { "nios_led/synthesis/nios_led.v" "rst_controller" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_led:cpu_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_led:cpu_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_led/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cmd_xbar_demux nios_led:cpu_unit\|nios_led_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_led_cmd_xbar_demux\" for hierarchy \"nios_led:cpu_unit\|nios_led_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios_led/synthesis/nios_led.v" "cmd_xbar_demux" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cmd_xbar_demux_001 nios_led:cpu_unit\|nios_led_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_led_cmd_xbar_demux_001\" for hierarchy \"nios_led:cpu_unit\|nios_led_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios_led/synthesis/nios_led.v" "cmd_xbar_demux_001" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_cmd_xbar_mux nios_led:cpu_unit\|nios_led_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_led_cmd_xbar_mux\" for hierarchy \"nios_led:cpu_unit\|nios_led_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios_led/synthesis/nios_led.v" "cmd_xbar_mux" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_led:cpu_unit\|nios_led_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_led:cpu_unit\|nios_led_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_led/synthesis/submodules/nios_led_cmd_xbar_mux.sv" "arb" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_led:cpu_unit\|nios_led_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_led:cpu_unit\|nios_led_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_rsp_xbar_demux_002 nios_led:cpu_unit\|nios_led_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios_led_rsp_xbar_demux_002\" for hierarchy \"nios_led:cpu_unit\|nios_led_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios_led/synthesis/nios_led.v" "rsp_xbar_demux_002" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_rsp_xbar_mux nios_led:cpu_unit\|nios_led_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_led_rsp_xbar_mux\" for hierarchy \"nios_led:cpu_unit\|nios_led_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios_led/synthesis/nios_led.v" "rsp_xbar_mux" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_led:cpu_unit\|nios_led_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_led:cpu_unit\|nios_led_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_led/synthesis/submodules/nios_led_rsp_xbar_mux.sv" "arb" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_led:cpu_unit\|nios_led_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_led:cpu_unit\|nios_led_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_rsp_xbar_mux_001 nios_led:cpu_unit\|nios_led_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_led_rsp_xbar_mux_001\" for hierarchy \"nios_led:cpu_unit\|nios_led_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios_led/synthesis/nios_led.v" "rsp_xbar_mux_001" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_led:cpu_unit\|nios_led_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_led:cpu_unit\|nios_led_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_led/synthesis/submodules/nios_led_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_rsp_xbar_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_irq_mapper nios_led:cpu_unit\|nios_led_irq_mapper:irq_mapper " "Elaborating entity \"nios_led_irq_mapper\" for hierarchy \"nios_led:cpu_unit\|nios_led_irq_mapper:irq_mapper\"" {  } { { "nios_led/synthesis/nios_led.v" "irq_mapper" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595302166488 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1595302170323 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 3740 -1 0 } } { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 3167 -1 0 } } { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 4133 -1 0 } } { "nios_led/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_led/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1595302170480 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1595302170480 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[0\] GND " "Pin \"ledg\[0\]\" is stuck at GND" {  } { { "nios_led_top.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595302171145 "|nios_led_top|ledg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[1\] GND " "Pin \"ledg\[1\]\" is stuck at GND" {  } { { "nios_led_top.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595302171145 "|nios_led_top|ledg[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1595302171145 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595302171368 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1595302172185 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1595302172246 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1595302172246 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595302172294 "|nios_led_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1595302172294 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595302172415 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/output_files/V21_NIOS_BLINK.map.smsg " "Generated suppressed messages file C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/output_files/V21_NIOS_BLINK.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1595302172938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1595302173534 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595302173534 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1607 " "Implemented 1607 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1595302173872 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1595302173872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1463 " "Implemented 1463 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1595302173872 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1595302173872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1595302173872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595302173923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 20 23:29:33 2020 " "Processing ended: Mon Jul 20 23:29:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595302173923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595302173923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595302173923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595302173923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595302175131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595302175132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 20 23:29:34 2020 " "Processing started: Mon Jul 20 23:29:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595302175132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1595302175132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off V21_NIOS_BLINK -c V21_NIOS_BLINK " "Command: quartus_fit --read_settings_files=off --write_settings_files=off V21_NIOS_BLINK -c V21_NIOS_BLINK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1595302175132 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1595302175240 ""}
{ "Info" "0" "" "Project  = V21_NIOS_BLINK" {  } {  } 0 0 "Project  = V21_NIOS_BLINK" 0 0 "Fitter" 0 0 1595302175241 ""}
{ "Info" "0" "" "Revision = V21_NIOS_BLINK" {  } {  } 0 0 "Revision = V21_NIOS_BLINK" 0 0 "Fitter" 0 0 1595302175241 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1595302175344 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "V21_NIOS_BLINK EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"V21_NIOS_BLINK\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1595302175380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1595302175437 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1595302175437 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1595302175437 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1595302175579 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1595302175589 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1595302175835 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1595302175835 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1595302175835 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1595302175835 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/" { { 0 { 0 ""} 0 5709 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595302175841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/" { { 0 { 0 ""} 0 5711 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595302175841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/" { { 0 { 0 ""} 0 5713 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595302175841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/" { { 0 { 0 ""} 0 5715 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595302175841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/" { { 0 { 0 ""} 0 5717 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595302175841 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1595302175841 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1595302175842 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1595302175849 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1595302176729 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1595302176729 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1595302176729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1595302176729 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1595302176729 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1595302176729 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_led/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_led/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1595302176739 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_led/synthesis/submodules/nios_led_cpu.sdc " "Reading SDC File: 'nios_led/synthesis/submodules/nios_led_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1595302176745 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1595302176764 "|nios_led_top|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1595302176782 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1595302176782 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1595302176782 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1595302176783 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1595302176783 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1595302176783 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1595302176783 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1595302176783 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595302176897 ""}  } { { "nios_led_top.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led_top.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/" { { 0 { 0 ""} 0 5689 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595302176897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595302176898 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/" { { 0 { 0 ""} 0 2204 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595302176898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_led:cpu_unit\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_led:cpu_unit\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595302176898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_led:cpu_unit\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios_led:cpu_unit\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios_led/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_led:cpu_unit|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/" { { 0 { 0 ""} 0 2560 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595302176898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_led:cpu_unit\|nios_led_cpu:cpu\|W_rf_wren " "Destination node nios_led:cpu_unit\|nios_led_cpu:cpu\|W_rf_wren" {  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_led:cpu_unit|nios_led_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/" { { 0 { 0 ""} 0 2032 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595302176898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_led:cpu_unit|nios_led_cpu:cpu|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/" { { 0 { 0 ""} 0 3503 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595302176898 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1595302176898 ""}  } { { "nios_led/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_led:cpu_unit|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595302176898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595302176900 ""}  } { { "nios_led/synthesis/submodules/nios_led_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/nios_led_cpu.v" 180 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_led:cpu_unit\|nios_led_cpu:cpu\|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci\|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_led:cpu_unit|nios_led_cpu:cpu|nios_led_cpu_nios2_oci:the_nios_led_cpu_nios2_oci|nios_led_cpu_nios2_oci_debug:the_nios_led_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/" { { 0 { 0 ""} 0 1190 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595302176900 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1595302177378 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1595302177381 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1595302177382 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1595302177386 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1595302177390 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1595302177393 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1595302177393 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1595302177397 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1595302177399 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1595302177402 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1595302177402 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595302177463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1595302178615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595302179110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1595302179125 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1595302179608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595302179608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1595302180144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1595302181239 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1595302181239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595302181539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1595302181542 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1595302181542 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1595302181542 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1595302181601 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1595302181663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1595302182155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1595302182214 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1595302182921 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595302183522 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/output_files/V21_NIOS_BLINK.fit.smsg " "Generated suppressed messages file C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/output_files/V21_NIOS_BLINK.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1595302184187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595302185065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 20 23:29:45 2020 " "Processing ended: Mon Jul 20 23:29:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595302185065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595302185065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595302185065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1595302185065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1595302186173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595302186174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 20 23:29:46 2020 " "Processing started: Mon Jul 20 23:29:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595302186174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1595302186174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off V21_NIOS_BLINK -c V21_NIOS_BLINK " "Command: quartus_asm --read_settings_files=off --write_settings_files=off V21_NIOS_BLINK -c V21_NIOS_BLINK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1595302186174 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1595302187002 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1595302187023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595302187540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 20 23:29:47 2020 " "Processing ended: Mon Jul 20 23:29:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595302187540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595302187540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595302187540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1595302187540 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1595302188171 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1595302188949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595302188950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 20 23:29:48 2020 " "Processing started: Mon Jul 20 23:29:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595302188950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595302188950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta V21_NIOS_BLINK -c V21_NIOS_BLINK " "Command: quartus_sta V21_NIOS_BLINK -c V21_NIOS_BLINK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595302188951 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1595302189094 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1595302189356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1595302189356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1595302189421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1595302189421 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1595302189821 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1595302189821 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1595302189821 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1595302189821 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1595302189821 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1595302189821 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_led/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_led/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1595302189829 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_led/synthesis/submodules/nios_led_cpu.sdc " "Reading SDC File: 'nios_led/synthesis/submodules/nios_led_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1595302189838 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1595302189852 "|nios_led_top|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1595302189948 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1595302189948 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1595302189948 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1595302189949 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1595302189973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.746 " "Worst-case setup slack is 45.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.746         0.000 altera_reserved_tck  " "   45.746         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595302190000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 altera_reserved_tck  " "    0.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595302190007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.646 " "Worst-case recovery slack is 47.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.646         0.000 altera_reserved_tck  " "   47.646         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595302190012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.128 " "Worst-case removal slack is 1.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128         0.000 altera_reserved_tck  " "    1.128         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595302190018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.521 " "Worst-case minimum pulse width slack is 49.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.521         0.000 altera_reserved_tck  " "   49.521         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595302190023 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.877 ns " "Worst Case Available Settling Time: 196.877 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190143 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302190143 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1595302190155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1595302190200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1595302191036 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1595302191229 "|nios_led_top|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1595302191232 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1595302191232 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1595302191232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.195 " "Worst-case setup slack is 46.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.195         0.000 altera_reserved_tck  " "   46.195         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595302191249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595302191256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.918 " "Worst-case recovery slack is 47.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.918         0.000 altera_reserved_tck  " "   47.918         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595302191263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.028 " "Worst-case removal slack is 1.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028         0.000 altera_reserved_tck  " "    1.028         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595302191269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.397 " "Worst-case minimum pulse width slack is 49.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.397         0.000 altera_reserved_tck  " "   49.397         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595302191275 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.103 ns " "Worst Case Available Settling Time: 197.103 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191340 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191340 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1595302191349 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1595302191572 "|nios_led_top|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1595302191576 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1595302191576 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1595302191576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.337 " "Worst-case setup slack is 48.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.337         0.000 altera_reserved_tck  " "   48.337         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595302191586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595302191593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.139 " "Worst-case recovery slack is 49.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.139         0.000 altera_reserved_tck  " "   49.139         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595302191599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.493 " "Worst-case removal slack is 0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493         0.000 altera_reserved_tck  " "    0.493         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595302191605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.466 " "Worst-case minimum pulse width slack is 49.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.466         0.000 altera_reserved_tck  " "   49.466         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595302191611 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.678 ns " "Worst Case Available Settling Time: 198.678 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191701 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191701 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1595302191701 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1595302192125 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1595302192125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595302192356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 20 23:29:52 2020 " "Processing ended: Mon Jul 20 23:29:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595302192356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595302192356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595302192356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595302192356 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595302193099 ""}
