ror r0, r1, r2 
add r1, r1, r1 
mov r3, r0 
bic r2, r3, #1 
lsl r3, r1, r2 
