{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-318,-154",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/clk_in1_0_1:true|/system_reset_interconnect_aresetn:true|/ext_reset_in_0_1:true|/axi_uart_interrupt:true|/proc_sys_reset_0_peripheral_aresetn:true|/system_clock_clk_100mhz:true|/axi_uart_bridge/axi_uart_interrupt:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port GPIO_LED -pg 1 -lvl 6 -x 1390 -y 330 -defaultsOSRD
preplace port GPIO_SW -pg 1 -lvl 6 -x 1390 -y 60 -defaultsOSRD
preplace port UART -pg 1 -lvl 6 -x 1390 -y 200 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 530 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 120 -y 470 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_10mhz right -pinY clk_10mhz 0R
preplace inst system_reset -pg 1 -lvl 2 -x 410 -y 430 -swap {0 3 1 2 4 5 7 8 6 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 40L -pinDir ext_reset_in left -pinY ext_reset_in 100L -pinDir aux_reset_in left -pinY aux_reset_in 60L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 80L -pinDir dcm_locked left -pinY dcm_locked 120L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 20R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 120R
preplace inst axi_interconnect -pg 1 -lvl 3 -x 720 -y 60 -swap {40 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 60 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 80 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 20 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 101 100} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 140R -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 270R -pinDir M02_AXI right -pinY M02_AXI 410R -pinDir M03_AXI right -pinY M03_AXI 20R -pinDir aclk left -pinY aclk 410L -pinDir aresetn left -pinY aresetn 390L
preplace inst axi_gpio_inputs -pg 1 -lvl 4 -x 980 -y 60 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_gpio_outputs -pg 1 -lvl 4 -x 980 -y 330 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_uart_bridge -pg 1 -lvl 4 -x 980 -y 200 -defaultsOSRD -pinDir M_AXI left -pinY M_AXI 0L -pinDir UART right -pinY UART 0R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst data_sink -pg 1 -lvl 5 -x 1230 -y 510 -defaultsOSRD -pinDir AXIS_RX left -pinY AXIS_RX 0L -pinDir clk left -pinY clk 50L -pinDir resetn left -pinY resetn 70L -pinBusDir data right -pinBusY data 0R
preplace inst packet_generator -pg 1 -lvl 4 -x 980 -y 470 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir AXIS_TX right -pinY AXIS_TX 40R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace netloc clk_in1_0_1 1 0 1 NJ 470
preplace netloc ext_reset_in_0_1 1 0 2 NJ 530 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 3 N 550 850 580 N
preplace netloc system_clock_clk_100mhz 1 1 4 220 610 590 530 870 560 N
preplace netloc system_reset_interconnect_aresetn 1 2 1 N 450
preplace netloc axi_gpio_inputs_GPIO 1 4 2 NJ 60 NJ
preplace netloc axi_gpio_outputs_GPIO 1 4 2 NJ 330 NJ
preplace netloc axi_interconnect_M00_AXI 1 3 1 N 60
preplace netloc axi_interconnect_M01_AXI 1 3 1 N 330
preplace netloc axi_interconnect_M02_AXI 1 3 1 N 470
preplace netloc hier_0_AXIS_TX 1 4 1 N 510
preplace netloc hier_0_M_AXI 1 3 1 N 200
preplace netloc hier_0_UART 1 4 2 NJ 200 NJ
levelinfo -pg 1 0 120 410 720 980 1230 1390
pagesize -pg 1 -db -bbox -sgen -150 0 1510 640
",
   "No Loops_ScaleFactor":"0.889764",
   "No Loops_TopLeft":"-142,-129",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 60 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 430 -y 100 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 60
preplace netloc reset_1 1 0 2 NJ 120 240J
preplace netloc system_clock_clk_100mhz 1 1 1 NJ 60
levelinfo -pg 1 0 130 430 620
pagesize -pg 1 -db -bbox -sgen -140 0 620 200
"
}
{
   "da_axi4_cnt":"3",
   "da_board_cnt":"4",
   "da_clkrst_cnt":"4"
}
