module encoder_64b66b (
  input  logic         clk_in,
  input  logic         rst_in,
  input  logic [63:0]  encoder_data_in,
  input  logic [7:0]   encoder_control_in,
  output logic [65:0]  encoder_data_out
);

  always_ff @(posedge clk_in or posedge rst_in) begin
    if (rst_in) begin
      encoder_data_out <= 66'd0;
    end else begin
      // If all control bits are zero, perform pure data encoding.
      if (encoder_control_in == 8'b00000000) begin
        encoder_data_out <= {2'b01, encoder_data_in};
      end else begin
        // Otherwise, output a control word with sync header 2'b10 and zero data.
        encoder_data_out <= {2'b10, 64'd0};
      end
    end
  end

endmodule