module MUX(LEDR, SW);
 input [9:0] SW;
 output [9:0]LEDR;
 
 mux_7to1(.I[0](SW[0]), .I[1](SW[1]), .I[2](SW[2]), .I[3](SW[3]), 
          .I[4](SW[4]), .I[5](SW[5]), .I[6](SW[6]), .sel[0](SW[7]), 
			 .sel[1](SW[8]), .sel[2](SW[9]), .Out(LEDR[0]));
endmodule

module Mux_7to1(sel, I, Out);
 input [6:0]I;
 input [2:0]sel;
 output reg Out;
 
 always@(*)
 begin
 case(sel)
 
  3'b000: Out = I[0]; 
  3'b001: Out = I[1];
  3'b010: Out = I[2];
  3'b011: Out = I[3];
  3'b100: Out = I[4];
  3'b101: Out = I[5];
  3'b110: Out = I[6];
  default: Out = 3'b111;
  endcase
  end
endmodule

