$date
	Thu Feb 24 13:19:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! A [15:0] $end
$var wire 16 " B [15:0] $end
$var wire 16 # C [15:0] $end
$var wire 16 $ Xis [15:0] $end
$var wire 16 % resultado [15:0] $end
$var wire 1 & done $end
$var reg 1 ' clk0 $end
$var reg 1 ( rst0 $end
$var reg 1 ) start $end
$scope module project0 $end
$var wire 16 * A [15:0] $end
$var wire 16 + B [15:0] $end
$var wire 16 , C [15:0] $end
$var wire 16 - Xis [15:0] $end
$var wire 1 ' clk0 $end
$var wire 1 ( rst0 $end
$var wire 1 ) start $end
$var wire 16 . resultado [15:0] $end
$var wire 2 / m2 [1:0] $end
$var wire 2 0 m1 [1:0] $end
$var wire 2 1 m0 [1:0] $end
$var wire 1 2 lx $end
$var wire 1 3 ls $end
$var wire 1 4 lh $end
$var wire 1 5 h $end
$var wire 1 & done $end
$var wire 4 6 Y [3:0] $end
$scope module BC0 $end
$var wire 1 ' clk $end
$var wire 1 & done $end
$var wire 1 5 h $end
$var wire 1 4 lh $end
$var wire 1 3 ls $end
$var wire 1 2 lx $end
$var wire 1 ( rst $end
$var wire 1 ) w $end
$var wire 2 7 m2 [0:1] $end
$var wire 2 8 m1 [0:1] $end
$var wire 2 9 m0 [0:1] $end
$var wire 4 : Y [3:0] $end
$var wire 4 ; K [0:3] $end
$var wire 4 < J [0:3] $end
$var reg 4 = y [3:0] $end
$upscope $end
$scope module BO0 $end
$var wire 16 > A [15:0] $end
$var wire 16 ? B [15:0] $end
$var wire 16 @ C [15:0] $end
$var wire 16 A Xis [15:0] $end
$var wire 1 ' clk $end
$var wire 1 5 h $end
$var wire 1 4 lh $end
$var wire 1 3 ls $end
$var wire 1 2 lx $end
$var wire 2 B m0 [0:1] $end
$var wire 2 C m1 [0:1] $end
$var wire 2 D m2 [0:1] $end
$var wire 16 E resultado [15:0] $end
$var wire 1 ( rst $end
$var wire 16 F saidaULA [15:0] $end
$var wire 16 G saidaR2 [15:0] $end
$var wire 16 H saidaR1 [15:0] $end
$var wire 16 I saidaR0 [15:0] $end
$var wire 16 J saidaMux2 [15:0] $end
$var wire 16 K saidaMux1 [15:0] $end
$var wire 16 L saidaMux0 [15:0] $end
$scope module R0 $end
$var wire 16 M D [15:0] $end
$var wire 16 N Q [15:0] $end
$var wire 1 2 load $end
$var wire 1 ( rst $end
$var reg 16 O Y [15:0] $end
$upscope $end
$scope module R1 $end
$var wire 1 3 load $end
$var wire 1 ( rst $end
$var wire 16 P Q [15:0] $end
$var wire 16 Q D [15:0] $end
$var reg 16 R Y [15:0] $end
$upscope $end
$scope module R2 $end
$var wire 16 S Q [15:0] $end
$var wire 1 4 load $end
$var wire 1 ( rst $end
$var wire 16 T D [15:0] $end
$var reg 16 U Y [15:0] $end
$upscope $end
$scope module multiplexador0 $end
$var wire 16 V E0 [15:0] $end
$var wire 16 W E1 [15:0] $end
$var wire 16 X E2 [15:0] $end
$var wire 16 Y E3 [15:0] $end
$var wire 2 Z chave [1:0] $end
$var wire 16 [ saida [15:0] $end
$var reg 16 \ out [15:0] $end
$upscope $end
$scope module multiplexador1 $end
$var wire 16 ] E0 [15:0] $end
$var wire 16 ^ E1 [15:0] $end
$var wire 16 _ E2 [15:0] $end
$var wire 16 ` E3 [15:0] $end
$var wire 2 a chave [1:0] $end
$var wire 16 b saida [15:0] $end
$var reg 16 c out [15:0] $end
$upscope $end
$scope module multiplexador2 $end
$var wire 16 d E0 [15:0] $end
$var wire 16 e E1 [15:0] $end
$var wire 16 f E2 [15:0] $end
$var wire 16 g E3 [15:0] $end
$var wire 2 h chave [1:0] $end
$var wire 16 i saida [15:0] $end
$var reg 16 j out [15:0] $end
$upscope $end
$scope module ula0 $end
$var wire 16 k E0 [15:0] $end
$var wire 16 l E1 [15:0] $end
$var wire 1 5 chave $end
$var wire 16 m saida [15:0] $end
$var reg 16 n out [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b101 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b101 ]
b101 \
b101 [
b0 Z
b101 Y
b1010 X
b11 W
b11 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b11 M
b101 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b11 A
b101 @
b1010 ?
b11 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
05
04
03
02
b0 1
b0 0
b0 /
b0 .
b11 -
b101 ,
b1010 +
b11 *
0)
1(
0'
0&
b0 %
b11 $
b101 #
b1010 "
b11 !
$end
#1
b1111 F
b1111 Q
b1111 T
b1111 m
b1111 n
b101 K
b101 b
b101 l
b101 c
b11 J
b11 i
b11 k
b11 j
12
b1 ;
15
b1 6
b1 :
b11 I
b11 N
b11 ^
b11 d
b11 O
b1 =
0(
1'
b10 <
1)
#2
0'
0)
#3
b1111 G
b1111 S
b1111 `
b1111 g
b1111 U
14
b0 ;
b1 <
b10 6
b10 :
b10 =
1'
#4
0'
#5
04
b1 1
b1 9
b1 B
b1 Z
b11 /
b11 7
b11 D
b11 h
b11 ;
b1 0
b1 8
b1 C
b1 a
b100 <
b11 6
b11 :
b11 =
1'
#6
0'
#7
14
b1 1
b1 9
b1 B
b1 Z
b0 ;
b1 0
b1 8
b1 C
b1 a
b1 <
b100 6
b100 :
b100 =
1'
#8
0'
#9
04
b10 1
b10 9
b10 B
b10 Z
b0 /
b0 7
b0 D
b0 h
b1 ;
b10 <
b101 6
b101 :
b101 =
1'
#10
0'
#11
b1001 F
b1001 Q
b1001 T
b1001 m
b1001 n
b11 K
b11 b
b11 l
b11 c
b1111 %
b1111 .
b1111 E
b1111 H
b1111 P
b1111 R
b1111 _
b1111 f
13
b0 ;
b1 <
b110 6
b110 :
b110 =
1'
#12
0'
#13
b110 F
b110 Q
b110 T
b110 m
b110 n
b0 1
b0 9
b0 B
b0 Z
03
05
b11 0
b11 8
b11 C
b11 a
b10 /
b10 7
b10 D
b10 h
b1000 <
b111 ;
b111 6
b111 :
b111 =
1'
#14
0'
#15
b10101 F
b10101 Q
b10101 T
b10101 m
b10101 n
b1111 J
b1111 i
b1111 k
b1111 j
b110 K
b110 b
b110 l
b110 c
b110 G
b110 S
b110 `
b110 g
b110 U
14
b11 0
b11 8
b11 C
b11 a
b1 <
b0 ;
b1000 6
b1000 :
b1000 =
1'
#16
0'
#17
04
b11 1
b11 9
b11 B
b11 Z
b1 0
b1 8
b1 C
b1 a
b11 /
b11 7
b11 D
b11 h
b10 <
b1 ;
b1001 6
b1001 :
b1001 =
1'
#18
0'
#19
b1001 F
b1001 Q
b1001 T
b1001 m
b1001 n
b11 K
b11 b
b11 l
b11 c
b110 J
b110 i
b110 k
b110 j
b10101 %
b10101 .
b10101 E
b10101 H
b10101 P
b10101 R
b10101 _
b10101 f
13
b0 <
b1010 ;
1&
b1010 6
b1010 :
b1010 =
1'
#20
0'
#21
b1000 F
b1000 Q
b1000 T
b1000 m
b1000 n
b11 J
b11 i
b11 k
b11 j
b101 K
b101 b
b101 l
b101 c
02
b0 1
b0 9
b0 B
b0 Z
b1001 G
b1001 S
b1001 `
b1001 g
b1001 U
04
b0 0
b0 8
b0 C
b0 a
b0 /
b0 7
b0 D
b0 h
03
b0 ;
0&
b0 6
b0 :
b0 =
1'
#22
0'
#23
1'
#24
0'
#25
1'
#26
0'
#27
1'
#28
0'
#29
1'
#30
0'
#31
1'
#32
0'
