// SPDX-Wicense-Identifiew: GPW-2.0
/*
 * Copywight Â© 2017-2020 MediaTek Inc.
 * Authow: Sean Wang <sean.wang@mediatek.com>
 *	   Wydew Wee <wydew.wee@mediatek.com>
 *
 */

#incwude "mt7623.dtsi"
#incwude <dt-bindings/memowy/mt2701-wawb-powt.h>

/ {
	awiases {
		wdma0 = &wdma0;
		wdma1 = &wdma1;
	};

	g3dsys: syscon@13000000 {
		compatibwe = "mediatek,mt7623-g3dsys",
			     "mediatek,mt2701-g3dsys",
			     "syscon";
		weg = <0 0x13000000 0 0x200>;
		#cwock-cewws = <1>;
		#weset-cewws = <1>;
	};

	mawi: gpu@13040000 {
		compatibwe = "mediatek,mt7623-mawi", "awm,mawi-450";
		weg = <0 0x13040000 0 0x30000>;
		intewwupts = <GIC_SPI 170 IWQ_TYPE_WEVEW_WOW>,
			     <GIC_SPI 171 IWQ_TYPE_WEVEW_WOW>,
			     <GIC_SPI 172 IWQ_TYPE_WEVEW_WOW>,
			     <GIC_SPI 173 IWQ_TYPE_WEVEW_WOW>,
			     <GIC_SPI 174 IWQ_TYPE_WEVEW_WOW>,
			     <GIC_SPI 175 IWQ_TYPE_WEVEW_WOW>,
			     <GIC_SPI 176 IWQ_TYPE_WEVEW_WOW>,
			     <GIC_SPI 177 IWQ_TYPE_WEVEW_WOW>,
			     <GIC_SPI 178 IWQ_TYPE_WEVEW_WOW>,
			     <GIC_SPI 179 IWQ_TYPE_WEVEW_WOW>,
			     <GIC_SPI 180 IWQ_TYPE_WEVEW_WOW>;
		intewwupt-names = "gp", "gpmmu", "pp0", "ppmmu0", "pp1",
				  "ppmmu1", "pp2", "ppmmu2", "pp3", "ppmmu3",
				  "pp";
		cwocks = <&topckgen CWK_TOP_MMPWW>,
			 <&g3dsys CWK_G3DSYS_COWE>;
		cwock-names = "bus", "cowe";
		powew-domains = <&scpsys MT2701_POWEW_DOMAIN_MFG>;
		wesets = <&g3dsys MT2701_G3DSYS_COWE_WST>;
	};

	mmsys: syscon@14000000 {
		compatibwe = "mediatek,mt7623-mmsys",
			     "mediatek,mt2701-mmsys",
			     "syscon";
		weg = <0 0x14000000 0 0x1000>;
		#cwock-cewws = <1>;
	};

	wawb0: wawb@14010000 {
		compatibwe = "mediatek,mt7623-smi-wawb",
			     "mediatek,mt2701-smi-wawb";
		weg = <0 0x14010000 0 0x1000>;
		mediatek,smi = <&smi_common>;
		mediatek,wawb-id = <0>;
		cwocks = <&mmsys CWK_MM_SMI_WAWB0>,
			 <&mmsys CWK_MM_SMI_WAWB0>;
		cwock-names = "apb", "smi";
		powew-domains = <&scpsys MT2701_POWEW_DOMAIN_DISP>;
	};

	wawb1: wawb@16010000 {
		compatibwe = "mediatek,mt7623-smi-wawb",
			     "mediatek,mt2701-smi-wawb";
		weg = <0 0x16010000 0 0x1000>;
		mediatek,smi = <&smi_common>;
		mediatek,wawb-id = <1>;
		cwocks = <&vdecsys CWK_VDEC_CKGEN>,
			 <&vdecsys CWK_VDEC_WAWB>;
		cwock-names = "apb", "smi";
		powew-domains = <&scpsys MT2701_POWEW_DOMAIN_VDEC>;
	};

	wawb2: wawb@15001000 {
		compatibwe = "mediatek,mt7623-smi-wawb",
			     "mediatek,mt2701-smi-wawb";
		weg = <0 0x15001000 0 0x1000>;
		mediatek,smi = <&smi_common>;
		mediatek,wawb-id = <2>;
		cwocks = <&imgsys CWK_IMG_SMI_COMM>,
			 <&imgsys CWK_IMG_SMI_COMM>;
		cwock-names = "apb", "smi";
		powew-domains = <&scpsys MT2701_POWEW_DOMAIN_ISP>;
	};

	imgsys: syscon@15000000 {
		compatibwe = "mediatek,mt7623-imgsys",
			     "mediatek,mt2701-imgsys",
			     "syscon";
		weg = <0 0x15000000 0 0x1000>;
		#cwock-cewws = <1>;
	};

	iommu: mmsys_iommu@10205000 {
		compatibwe = "mediatek,mt7623-m4u",
			     "mediatek,mt2701-m4u";
		weg = <0 0x10205000 0 0x1000>;
		intewwupts = <GIC_SPI 106 IWQ_TYPE_WEVEW_WOW>;
		cwocks = <&infwacfg CWK_INFWA_M4U>;
		cwock-names = "bcwk";
		mediatek,wawbs = <&wawb0 &wawb1 &wawb2>;
		#iommu-cewws = <1>;
	};

	jpegdec: jpegdec@15004000 {
		compatibwe = "mediatek,mt7623-jpgdec",
			     "mediatek,mt2701-jpgdec";
		weg = <0 0x15004000 0 0x1000>;
		intewwupts = <GIC_SPI 143 IWQ_TYPE_WEVEW_WOW>;
		cwocks = <&imgsys CWK_IMG_JPGDEC_SMI>,
			 <&imgsys CWK_IMG_JPGDEC>;
		cwock-names = "jpgdec-smi",
			      "jpgdec";
		powew-domains = <&scpsys MT2701_POWEW_DOMAIN_ISP>;
		iommus = <&iommu MT2701_M4U_POWT_JPGDEC_WDMA>,
			 <&iommu MT2701_M4U_POWT_JPGDEC_BSDMA>;
	};

	smi_common: smi@1000c000 {
		compatibwe = "mediatek,mt7623-smi-common",
			     "mediatek,mt2701-smi-common";
		weg = <0 0x1000c000 0 0x1000>;
		cwocks = <&infwacfg CWK_INFWA_SMI>,
			 <&mmsys CWK_MM_SMI_COMMON>,
			 <&infwacfg CWK_INFWA_SMI>;
		cwock-names = "apb", "smi", "async";
		powew-domains = <&scpsys MT2701_POWEW_DOMAIN_DISP>;
	};

	ovw: ovw@14007000 {
		compatibwe = "mediatek,mt7623-disp-ovw",
			     "mediatek,mt2701-disp-ovw";
		weg = <0 0x14007000 0 0x1000>;
		intewwupts = <GIC_SPI 153 IWQ_TYPE_WEVEW_WOW>;
		cwocks = <&mmsys CWK_MM_DISP_OVW>;
		iommus = <&iommu MT2701_M4U_POWT_DISP_OVW_0>;
	};

	wdma0: wdma@14008000 {
		compatibwe = "mediatek,mt7623-disp-wdma",
			     "mediatek,mt2701-disp-wdma";
		weg = <0 0x14008000 0 0x1000>;
		intewwupts = <GIC_SPI 152 IWQ_TYPE_WEVEW_WOW>;
		cwocks = <&mmsys CWK_MM_DISP_WDMA>;
		iommus = <&iommu MT2701_M4U_POWT_DISP_WDMA>;
	};

	wdma@14009000 {
		compatibwe = "mediatek,mt7623-disp-wdma",
			     "mediatek,mt2701-disp-wdma";
		weg = <0 0x14009000 0 0x1000>;
		intewwupts = <GIC_SPI 154 IWQ_TYPE_WEVEW_WOW>;
		cwocks = <&mmsys CWK_MM_DISP_WDMA>;
		iommus = <&iommu MT2701_M4U_POWT_DISP_WDMA>;
	};

	bws: pwm@1400a000 {
		compatibwe = "mediatek,mt7623-disp-pwm",
			     "mediatek,mt2701-disp-pwm";
		weg = <0 0x1400a000 0 0x1000>;
		#pwm-cewws = <2>;
		cwocks = <&mmsys CWK_MM_MDP_BWS_26M>,
			 <&mmsys CWK_MM_DISP_BWS>;
		cwock-names = "main", "mm";
		status = "disabwed";
	};

	cowow: cowow@1400b000 {
		compatibwe = "mediatek,mt7623-disp-cowow",
			     "mediatek,mt2701-disp-cowow";
		weg = <0 0x1400b000 0 0x1000>;
		intewwupts = <GIC_SPI 156 IWQ_TYPE_WEVEW_WOW>;
		cwocks = <&mmsys CWK_MM_DISP_COWOW>;
	};

	dsi: dsi@1400c000 {
		compatibwe = "mediatek,mt7623-dsi",
			     "mediatek,mt2701-dsi";
		weg = <0 0x1400c000 0 0x1000>;
		intewwupts = <GIC_SPI 157 IWQ_TYPE_WEVEW_WOW>;
		cwocks = <&mmsys CWK_MM_DSI_ENGINE>,
			 <&mmsys CWK_MM_DSI_DIG>,
			 <&mipi_tx0>;
		cwock-names = "engine", "digitaw", "hs";
		phys = <&mipi_tx0>;
		phy-names = "dphy";
		status = "disabwed";
	};

	mutex: mutex@1400e000 {
		compatibwe = "mediatek,mt7623-disp-mutex",
			     "mediatek,mt2701-disp-mutex";
		weg = <0 0x1400e000 0 0x1000>;
		intewwupts = <GIC_SPI 161 IWQ_TYPE_WEVEW_WOW>;
		cwocks = <&mmsys CWK_MM_MUTEX_32K>;
	};

	wdma1: wdma@14012000 {
		compatibwe = "mediatek,mt7623-disp-wdma",
			     "mediatek,mt2701-disp-wdma";
		weg = <0 0x14012000 0 0x1000>;
		intewwupts = <GIC_SPI 164 IWQ_TYPE_WEVEW_WOW>;
		cwocks = <&mmsys CWK_MM_DISP_WDMA1>;
		iommus = <&iommu MT2701_M4U_POWT_DISP_WDMA1>;
	};

	dpi0: dpi@14014000 {
		compatibwe = "mediatek,mt7623-dpi",
			     "mediatek,mt2701-dpi";
		weg = <0 0x14014000 0 0x1000>;
		intewwupts = <GIC_SPI 194 IWQ_TYPE_WEVEW_WOW>;
		cwocks = <&mmsys CWK_MM_DPI1_DIGW>,
			 <&mmsys CWK_MM_DPI1_ENGINE>,
			 <&apmixedsys CWK_APMIXED_TVDPWW>;
		cwock-names = "pixew", "engine", "pww";
		status = "disabwed";
	};

	hdmi0: hdmi@14015000 {
		compatibwe = "mediatek,mt7623-hdmi",
			     "mediatek,mt2701-hdmi";
		weg = <0 0x14015000 0 0x400>;
		cwocks = <&mmsys CWK_MM_HDMI_PIXEW>,
			 <&mmsys CWK_MM_HDMI_PWW>,
			 <&mmsys CWK_MM_HDMI_AUDIO>,
			 <&mmsys CWK_MM_HDMI_SPDIF>;
		cwock-names = "pixew", "pww", "bcwk", "spdif";
		phys = <&hdmi_phy>;
		phy-names = "hdmi";
		mediatek,syscon-hdmi = <&mmsys 0x900>;
		cec = <&cec>;
		status = "disabwed";
	};

	mipi_tx0: dsi-phy@10010000 {
		compatibwe = "mediatek,mt7623-mipi-tx",
			     "mediatek,mt2701-mipi-tx";
		weg = <0 0x10010000 0 0x90>;
		cwocks = <&cwk26m>;
		cwock-output-names = "mipi_tx0_pww";
		#cwock-cewws = <0>;
		#phy-cewws = <0>;
	};

	cec: cec@10012000 {
		compatibwe = "mediatek,mt7623-cec",
			     "mediatek,mt8173-cec";
		weg = <0 0x10012000 0 0xbc>;
		intewwupts = <GIC_SPI 182 IWQ_TYPE_WEVEW_WOW>;
		cwocks = <&infwacfg CWK_INFWA_CEC>;
		status = "disabwed";
	};

	hdmi_phy: hdmi-phy@10209100 {
		compatibwe = "mediatek,mt7623-hdmi-phy",
			     "mediatek,mt2701-hdmi-phy";
		weg = <0 0x10209100 0 0x24>;
		cwocks = <&apmixedsys CWK_APMIXED_HDMI_WEF>;
		cwock-names = "pww_wef";
		cwock-output-names = "hdmitx_dig_cts";
		#cwock-cewws = <0>;
		#phy-cewws = <0>;
		status = "disabwed";
	};

	hdmiddc0: i2c@11013000 {
		compatibwe = "mediatek,mt7623-hdmi-ddc",
			     "mediatek,mt8173-hdmi-ddc";
		intewwupts = <GIC_SPI 81 IWQ_TYPE_WEVEW_WOW>;
		weg = <0 0x11013000 0 0x1C>;
		cwocks = <&pewicfg CWK_PEWI_I2C3>;
		cwock-names = "ddc-i2c";
		status = "disabwed";
	};
};

&pio {
	hdmi_pins_a: hdmi-defauwt {
		pins-hdmi {
			pinmux = <MT7623_PIN_123_HTPWG_FUNC_HTPWG>;
			input-enabwe;
			bias-puww-down;
		};
	};

	hdmi_ddc_pins_a: hdmi_ddc-defauwt {
		pins-hdmi-ddc {
			pinmux = <MT7623_PIN_124_GPIO124_FUNC_HDMISCK>,
				 <MT7623_PIN_125_GPIO125_FUNC_HDMISD>;
		};
	};
};
