t64_clockevent_device	,	V_29
pr_debug	,	F_17
timer64_init	,	F_12
c6x_core_freq	,	V_40
delta	,	V_18
"Cannot find ti,c64x+timer64 timer.\n"	,	L_3
cntlo	,	V_6
TCR_CLKSRCLO	,	V_11
timer64_mode	,	V_7
for_each_compatible_node	,	F_13
TIMER64_MODE_DISABLED	,	V_25
HZ	,	V_23
soc_writel	,	F_3
tgcr	,	V_13
timer64_config	,	F_1
u32	,	T_1
clockevent_delta2ns	,	F_22
set_oneshot	,	F_9
"ti,core-mask"	,	L_2
next_event	,	F_7
event_handler	,	V_30
val	,	V_8
period	,	V_1
DSCR_DEVSTATE_DISABLED	,	V_17
TIMER64_RATE	,	V_22
soc_readl	,	F_2
TIMER_DIVISOR	,	V_41
clockevents_calc_mult_shift	,	F_21
"%s: Timer irq=%d.\n"	,	L_8
IRQ_HANDLED	,	V_31
TIMER64_MODE_ONE_SHOT	,	V_24
"ti,dscr-dev-enable"	,	L_7
full_name	,	V_37
TGCR_TIMLORS	,	V_15
cpumask_of	,	F_23
TIMER64_MODE_PERIODIC	,	V_21
irq_of_parse_and_map	,	F_19
TGCR_TIMMODE_MASK	,	V_14
"ti,c64x+timer64"	,	L_1
TCR_PWIDLO_MASK	,	V_12
dscr_set_devstate	,	F_5
shutdown	,	F_10
timer_interrupt	,	F_11
timer64_disable	,	F_6
"%s: Cannot find interrupt.\n"	,	L_6
iounmap	,	F_20
clockevents_register_device	,	F_25
timer_iact	,	V_45
np	,	V_33
setup_irq	,	F_26
"%s: Cannot map timer registers.\n"	,	L_4
get_coreid	,	F_15
of_node_get	,	F_16
TCR_ENAMODELO_MASK	,	V_4
set_periodic	,	F_8
device_node	,	V_32
"%s: Timer registers=%p.\n"	,	L_5
out	,	V_38
timer	,	V_3
of_property_read_u32	,	F_14
found	,	V_36
NO_IRQ	,	V_39
cpumask	,	V_44
cd	,	V_28
tcr	,	V_2
evt	,	V_20
err	,	V_35
max_delta_ns	,	V_42
irqreturn_t	,	T_2
clock_event_device	,	V_19
irq	,	V_26
dev_id	,	V_27
min_delta_ns	,	V_43
TGCR_TIMMODE_UD32	,	V_16
__init	,	T_3
of_iomap	,	F_18
prdlo	,	V_5
DSCR_DEVSTATE_ENABLED	,	V_10
smp_processor_id	,	F_24
timer64_devstate_id	,	V_9
of_node_put	,	F_27
timer64_enable	,	F_4
first	,	V_34
