I915_GEM_GPU_DOMAINS	,	V_185
virt	,	V_150
PIPE_CONTROL_STALL_AT_SCOREBOARD	,	V_31
spin_lock_init	,	F_94
blt_ring_get_irq	,	F_121
ring	,	V_2
i915_gem_object_unpin	,	F_35
irq_refcount	,	V_111
I915_WRITE	,	F_41
CM0_STC_EVICT_DISABLE_LRA_SNB	,	V_75
msleep	,	F_109
GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_DISABLE	,	V_178
dev	,	V_11
len	,	V_130
mtrr	,	V_142
intel_ring_begin	,	F_6
gen6_add_request	,	F_48
drm_core_check_feature	,	F_27
pc_render_get_seqno	,	F_61
MI_SEMAPHORE_MBOX	,	V_81
MI_SEMAPHORE_REGISTER	,	V_83
i915_gem_next_request_seqno	,	F_49
pipe_control	,	V_25
I915_WRITE_HEAD	,	F_19
unlikely	,	F_112
" ring buffer\n"	,	L_13
MI_INVALIDATE_TLB	,	V_186
MI_READ_FLUSH	,	V_19
EIO	,	V_55
HAS_PCH_SPLIT	,	F_69
mmio_offset	,	V_80
GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_ENABLE	,	V_181
was_interruptible	,	V_152
MI_NO_WRITE_FLUSH	,	V_15
"ctl %08x head %08x tail %08x start %08x\n"	,	L_2
BCS	,	V_100
render_ring_add_request	,	F_57
init_status_page	,	F_89
size	,	V_7
intel_ring_emit	,	F_7
HEAD_ADDR	,	V_5
I915_GEM_DOMAIN_INSTRUCTION	,	V_20
GFP_KERNEL	,	V_58
perf_boxes	,	V_170
MI_BATCH_BUFFER_START	,	V_128
IS_845G	,	F_87
i915_enable_irq	,	F_65
irq_mask	,	V_107
RCS	,	V_97
err_unmap	,	V_147
I915_WRITE_START	,	F_20
intel_emit_post_sync_nonzero_flush	,	F_9
result	,	V_101
PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE	,	V_37
"Failed to allocate status page\n"	,	L_6
gen6_ring_dispatch_execbuffer	,	F_116
EBUSY	,	V_174
GEN6_BSD_SLEEP_PSMI_CONTROL	,	V_176
__force	,	V_201
RENDER_HWS_PGA_GEN7	,	V_117
IS_GEN7	,	F_42
wait_for	,	F_114
GT_PIPE_NOTIFY	,	V_112
GT_BLT_USER_INTERRUPT	,	V_191
INTEL_INFO	,	F_3
IS_GEN6	,	F_45
IS_GEN5	,	F_5
intel_init_bsd_ring_buffer	,	F_126
status_page	,	V_120
"failed to quiesce %s whilst cleaning up: %d\n"	,	L_10
atomic_read	,	F_110
"Failed to allocate seqno page\n"	,	L_5
render_ring_cleanup	,	F_46
get_seqno	,	V_197
tail	,	V_6
"Failed to map ringbuffer.\n"	,	L_9
GFX_REPLAY_MODE	,	V_73
drm_i915_private	,	V_67
uint32_t	,	T_3
drm_i915_gem_object	,	V_48
n	,	V_155
CM0_MASK_SHIFT	,	V_76
jiffies	,	V_162
waiter	,	V_92
PIPE_CONTROL_STATE_CACHE_INVALIDATE	,	V_41
DRM_DEBUG_KMS	,	F_22
irq_lock	,	V_110
ironlake_disable_irq	,	F_64
ring_get_seqno	,	F_60
__iomem	,	V_202
intel_init_blt_ring_buffer	,	F_127
I915_READ_TAIL	,	F_24
err_unref	,	V_62
render_ring_get_irq	,	F_67
MI_INVALIDATE_ISP	,	V_23
INIT_LIST_HEAD	,	F_92
PIPE_CONTROL_DEPTH_CACHE_FLUSH	,	V_38
gen6_bsd_ring_sync_to	,	F_53
MI_STORE_DWORD_INDEX	,	V_88
render_ring_sync_to	,	F_51
RING_NR_PAGES	,	V_53
acthd_reg	,	V_45
intel_ring_wait_request	,	F_104
intel_ring_wait_seqno	,	F_102
i915_gem_object_pin	,	F_33
rem	,	V_151
VS_TIMER_DISPATCH	,	V_69
intel_init_ring_buffer	,	F_91
bsd_ring_put_irq	,	F_83
ret	,	V_13
PIPE_CONTROL_QW_WRITE	,	V_33
GFX_MODE_GEN7	,	V_71
render_ring_flush	,	F_2
write_tail	,	V_50
rflag	,	V_123
master_priv	,	V_167
POSTING_READ	,	F_63
PIPE_CONTROL_CONST_CACHE_INVALIDATE	,	V_40
gen6_blt_ring	,	V_205
DRM_ERROR	,	F_26
name	,	V_51
GEN6_BSD_RNCID	,	V_179
GEN6_RENDER_USER_INTERRUPT	,	V_188
err_hws	,	V_139
I915_WRITE_IMR	,	F_79
invalidate_domains	,	V_8
gpu_write_list	,	V_137
private	,	V_27
I915_BOX_WAIT	,	V_171
PIPE_CONTROL_VF_CACHE_INVALIDATE	,	V_39
mbox1_reg	,	V_85
drm_core_ioremapfree	,	F_97
BSD_HWS_PGA_GEN7	,	V_119
trace_i915_ring_wait_begin	,	F_107
init_render_ring	,	F_40
I915_NEED_GFX_HWS	,	F_95
I915_WRITE_TAIL	,	F_13
flush	,	V_183
driver_priv	,	V_168
kmalloc	,	F_30
intel_wait_ring_idle	,	F_99
GFX_MODE_ENABLE	,	F_44
gen6_ring_get_seqno	,	F_58
end	,	V_160
cleanup_status_page	,	F_88
MI_STORE_DWORD_INDEX_SHIFT	,	V_90
mask	,	V_104
intel_read_status_page	,	F_59
seqno	,	V_79
PIPE_CONTROL_NOTIFY	,	V_103
GFX_OP_PIPE_CONTROL	,	F_10
length	,	V_127
start	,	V_200
spin_unlock	,	F_70
PIPE_CONTROL_GLOBAL_GTT	,	V_32
MI_SEMAPHORE_UPDATE	,	V_84
virtual_start	,	V_145
DRIVER_GEM	,	V_161
dev_private	,	V_44
sarea_priv	,	V_169
mmio	,	V_115
I915_GEM_DOMAIN_SAMPLER	,	V_18
obj	,	V_49
gen6_ring_put_irq	,	F_80
ring_space	,	F_1
irq_queue	,	V_138
"Failed to allocate ringbuffer\n"	,	L_8
MI_INVALIDATE_BSD	,	V_187
hws_map	,	V_133
MI_FLUSH	,	V_14
"failed to set %s head to zero "	,	L_3
wedged	,	V_172
init_pipe_control	,	F_29
base	,	V_66
add_request	,	V_194
ENOMEM	,	V_59
update_mboxes	,	F_47
RING_HWS_PGA_GEN6	,	F_73
IS_I830	,	F_86
gen6_ring_get_irq	,	F_77
intel_cleanup_ring_buffer	,	F_98
page_addr	,	V_134
bsd_ring	,	V_204
BLT_HWS_PGA_GEN7	,	V_118
agp	,	V_141
GEN6_BLITTER_USER_INTERRUPT	,	V_192
dev_priv	,	V_43
drm_device	,	V_10
intel_ring_get_active_head	,	F_14
HZ	,	V_163
MI_NOOP	,	V_24
num_dwords	,	V_175
semaphore_register	,	V_96
init_waitqueue_head	,	F_93
drm_core_ioremap_wc	,	F_96
CACHE_MODE_0	,	V_74
"%s initialization failed "	,	L_4
PIPE_CONTROL_WRITE_FLUSH	,	V_102
id	,	V_116
DRM_DEBUG_DRIVER	,	F_90
init	,	V_146
cpu_page	,	V_63
kmap	,	F_34
MI_BATCH_NON_SECURE_I965	,	V_129
status_page_dmah	,	V_198
I915_CACHE_LLC	,	V_61
handle	,	V_143
init_ring_common	,	F_17
ENOSPC	,	V_159
PIPE_CONTROL_CS_STALL	,	V_30
I915_READ_CTL	,	F_23
i915_gem_object_set_cache_level	,	F_32
PAGE_SIZE	,	V_52
i915_disable_irq	,	F_66
I915_BSD_USER_INTERRUPT	,	V_124
MI_BATCH_BUFFER	,	V_131
DRIVER_MODESET	,	V_56
cmd	,	V_12
GT_BSD_USER_INTERRUPT	,	V_125
irq_enabled	,	V_109
primary	,	V_164
kfree	,	F_37
intel_ring_setup_status_page	,	F_72
pc_render_add_request	,	F_55
VCS	,	V_99
flags	,	V_34
I915_READ	,	F_16
MI_SEMAPHORE_COMPARE	,	V_95
GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_MODIFY_MASK	,	V_177
RING_ACTHD	,	F_15
gen6_render_ring_get_irq	,	F_117
"can not ioremap virtual address for"	,	L_12
MI_SEMAPHORE_GLOBAL_GTT	,	V_82
gen	,	V_17
intel_ring_sync	,	F_50
PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE	,	V_36
mbox2_reg	,	V_86
MI_MODE	,	V_70
intel_render_ring_init_dri	,	F_125
time_after	,	F_111
ACTHD	,	V_47
map	,	V_140
PIPE_CONTROL_FLUSH	,	F_56
gen6_bsd_ring	,	V_203
MI_USER_INTERRUPT	,	V_91
"%s head not reset to zero "	,	L_1
GEN6_BSD_USER_INTERRUPT	,	V_190
drm_gem_object_unreference	,	F_36
err	,	V_60
active_list	,	V_135
EAGAIN	,	V_173
cleanup_pipe_control	,	F_38
GFX_MODE_DISABLE	,	F_43
INSTPM_FORCE_ORDERING	,	V_78
interruptible	,	V_154
I915_WRITE_CTL	,	F_18
signal_mbox	,	V_87
EINVAL	,	V_144
gfx_addr	,	V_121
ring_write_tail	,	F_12
flush_domains	,	V_9
RING_VALID	,	V_54
RING_HWS_PGA	,	F_74
gen6_bsd_ring_put_irq	,	F_120
gen6_gt_force_wake_get	,	F_78
intel_wait_ring_buffer	,	F_101
GEN6_BSD_SLEEP_PSMI_CONTROL_IDLE_INDICATOR	,	V_180
GFX_TLB_INVALIDATE_ALWAYS	,	V_72
signaller	,	V_93
gflag	,	V_122
I915_READ_START	,	F_25
blt_ring_flush	,	F_123
gen6_render_ring_put_irq	,	F_118
space	,	V_3
err_unpin	,	V_65
i915_kernel_lost_context	,	F_28
mode	,	V_68
"%s hws offset: 0x%08x\n"	,	L_7
pages	,	V_64
u32	,	T_1
gtt_offset	,	V_29
drm_i915_private_t	,	T_2
gen6_bsd_ring_get_irq	,	F_119
GT_USER_INTERRUPT	,	V_113
MI_EXE_FLUSH	,	V_21
trace_i915_ring_wait_end	,	F_108
mm	,	V_153
i915_gem_alloc_object	,	F_31
kunmap	,	F_39
offset	,	V_126
irq_get	,	V_195
gen6_bsd_ring_write_tail	,	F_113
gt_irq_mask	,	V_105
intel_init_render_ring_buffer	,	F_124
GTIMR	,	V_106
IMR	,	V_108
gen6_ring_flush	,	F_115
cleanup	,	V_149
I915_GEM_DOMAIN_COMMAND	,	V_22
ring_add_request	,	F_76
gen6_gt_force_wake_put	,	F_81
bsd_ring_get_irq	,	F_82
list_for_each_entry	,	F_106
INSTPM	,	V_77
render_ring_dispatch_execbuffer	,	F_85
request	,	V_157
i915_gem_retire_requests_ring	,	F_105
scratch_addr	,	V_28
gen6_render_ring_flush	,	F_11
render_ring	,	V_193
intel_wrap_ring_buffer	,	F_100
last_retired_head	,	V_158
ironlake_enable_irq	,	F_62
vaddr	,	V_199
head	,	V_4
PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH	,	V_35
TAIL_ADDR	,	V_57
blt_ring_put_irq	,	F_122
IS_G4X	,	F_4
spin_lock	,	F_68
bsd_ring_flush	,	F_75
ring_dispatch_execbuffer	,	F_84
MI_FLUSH_DW	,	V_184
I915_GEM_DOMAIN_RENDER	,	V_16
value	,	V_42
gen6_blt_ring_sync_to	,	F_54
MI_BATCH_NON_SECURE	,	V_132
I915_READ_HEAD	,	F_21
request_list	,	V_136
irq_put	,	V_196
render_ring_put_irq	,	F_71
WARN_ON	,	F_52
"timed out waiting for IDLE Indicator\n"	,	L_11
invalidate	,	V_182
GT_GEN6_BSD_USER_INTERRUPT	,	V_189
mmio_base	,	V_46
master	,	V_165
I915_USER_INTERRUPT	,	V_114
u64	,	T_4
pc	,	V_26
drm_i915_master_private	,	V_166
MI_SEMAPHORE_SYNC_INVALID	,	V_98
intel_ring_advance	,	F_8
drm_i915_gem_request	,	V_156
I915_GEM_HWS_INDEX	,	V_89
intel_ring_buffer	,	V_1
i915_wait_request	,	F_103
effective_size	,	V_148
dw1	,	V_94
