Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 21:22:02 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |                                                                                                              WorstPath to Src                                                                                                              |                                                                                                                          Path #1                                                                                                                          |  WorstPath from Dst  |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |                                                                                                                                                                                                                                     12.500 |                                                                                                                                                                                                                                                    12.500 |               12.500 |
| Path Delay                |                                                                                                                                                                                                                                     21.203 |                                                                                                                                                                                                                                                    22.435 |                0.835 |
| Logic Delay               | 5.229(25%)                                                                                                                                                                                                                                 | 5.257(24%)                                                                                                                                                                                                                                                | 0.097(12%)           |
| Net Delay                 | 15.974(75%)                                                                                                                                                                                                                                | 17.178(76%)                                                                                                                                                                                                                                               | 0.738(88%)           |
| Clock Skew                |                                                                                                                                                                                                                                     -0.121 |                                                                                                                                                                                                                                                    -0.108 |               -0.184 |
| Slack                     |                                                                                                                                                                                                                                     -8.832 |                                                                                                                                                                                                                                                   -10.051 |               11.473 |
| Timing Exception          |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                      |
| Bounding Box Size         | 12% x 2%                                                                                                                                                                                                                                   | 13% x 3%                                                                                                                                                                                                                                                  | 9% x 1%              |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                                     | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)               |
| Cumulative Fanout         |                                                                                                                                                                                                                                        296 |                                                                                                                                                                                                                                                       304 |                    1 |
| Fixed Loc                 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                    0 |
| Fixed Route               |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                    0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                    0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                    0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                               | Safely Timed                                                                                                                                                                                                                                              | Safely Timed         |
| Logic Levels              |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                                        48 |                    0 |
| Routes                    |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                                        48 |                    1 |
| Logical Path              | FDSE LUT4 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDSE | FDSE FDRE            |
| Start Point Clock         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                                       | clk                  |
| End Point Clock           | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                                       | clk                  |
| DSP Block                 | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                                      | None                 |
| BRAM                      | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                                      | None                 |
| IO Crossings              |                                                                                                                                                                                                                                          9 |                                                                                                                                                                                                                                                         6 |                    0 |
| SLR Crossings             |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                    0 |
| PBlocks                   |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                    0 |
| High Fanout               |                                                                                                                                                                                                                                         15 |                                                                                                                                                                                                                                                        15 |                    1 |
| Dont Touch                |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                    0 |
| Mark Debug                |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                    0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                                     | FDRE/C                                                                                                                                                                                                                                                    | FDSE/C               |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                     | FDSE/D                                                                                                                                                                                                                                                    | FDRE/D               |
| Start Point Pin           | sr_p.sr_1_12.pt_1_1[1]/C                                                                                                                                                                                                                   | sr_p.sr_1_14.pt_2_fast[3]/C                                                                                                                                                                                                                               | sr_p.sr_1_15.pt[3]/C |
| End Point Pin             | sr_p.sr_1_14.pt_2_fast[3]/D                                                                                                                                                                                                                | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                                      | sr_p.sr_1[247]/D     |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                         WorstPath to Src                                                                                                         |                                                                                                                          Path #2                                                                                                                          |                                                                                                                WorstPath from Dst                                                                                                               |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                           12.500 |                                                                                                                                                                                                                                                    12.500 |                                                                                                                                                                                                                                          12.500 |
| Path Delay                |                                                                                                                                                                                                                           19.296 |                                                                                                                                                                                                                                                    22.446 |                                                                                                                                                                                                                                          22.142 |
| Logic Delay               | 4.677(25%)                                                                                                                                                                                                                       | 5.525(25%)                                                                                                                                                                                                                                                | 5.381(25%)                                                                                                                                                                                                                                      |
| Net Delay                 | 14.619(75%)                                                                                                                                                                                                                      | 16.921(75%)                                                                                                                                                                                                                                               | 16.761(75%)                                                                                                                                                                                                                                     |
| Clock Skew                |                                                                                                                                                                                                                           -0.110 |                                                                                                                                                                                                                                                    -0.071 |                                                                                                                                                                                                                                          -0.156 |
| Slack                     |                                                                                                                                                                                                                           -6.914 |                                                                                                                                                                                                                                                   -10.025 |                                                                                                                                                                                                                                          -9.806 |
| Timing Exception          |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |
| Bounding Box Size         | 14% x 3%                                                                                                                                                                                                                         | 13% x 3%                                                                                                                                                                                                                                                  | 13% x 3%                                                                                                                                                                                                                                        |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                           | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)                                                                                                                                                                                                                                          |
| Cumulative Fanout         |                                                                                                                                                                                                                              286 |                                                                                                                                                                                                                                                       283 |                                                                                                                                                                                                                                             316 |
| Fixed Loc                 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                               0 |
| Fixed Route               |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                               0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                                                              | Safely Timed                                                                                                                                                                                                                                    |
| Logic Levels              |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                        48 |                                                                                                                                                                                                                                              46 |
| Routes                    |                                                                                                                                                                                                                               44 |                                                                                                                                                                                                                                                        49 |                                                                                                                                                                                                                                              46 |
| Logical Path              | FDRE LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDSE | FDSE LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                       | clk                                                                                                                                                                                                                                             |
| End Point Clock           | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                       | clk                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                      | None                                                                                                                                                                                                                                            |
| BRAM                      | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                      | None                                                                                                                                                                                                                                            |
| IO Crossings              |                                                                                                                                                                                                                                9 |                                                                                                                                                                                                                                                         6 |                                                                                                                                                                                                                                               6 |
| SLR Crossings             |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                               0 |
| PBlocks                   |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                               0 |
| High Fanout               |                                                                                                                                                                                                                               16 |                                                                                                                                                                                                                                                        15 |                                                                                                                                                                                                                                              16 |
| Dont Touch                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                               0 |
| Mark Debug                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                           | FDSE/C                                                                                                                                                                                                                                                    | FDSE/C                                                                                                                                                                                                                                          |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                           | FDSE/D                                                                                                                                                                                                                                                    | FDSE/D                                                                                                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_1_14.pt_2_fast[3]/C                                                                                                                                                                                                      | sr_p.sr_1_12.pt_1_1[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1_15.pt_3[2]/C                                                                                                                                                                                                                          |
| End Point Pin             | sr_p.sr_1_12.pt_1_1[1]/D                                                                                                                                                                                                         | sr_p.sr_1_15.pt_3[2]/D                                                                                                                                                                                                                                    | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                            |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                         WorstPath to Src                                                                                                         |                                                                                                                        Path #3                                                                                                                       |                                                                                                                  WorstPath from Dst                                                                                                                  |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                           12.500 |                                                                                                                                                                                                                                               12.500 |                                                                                                                                                                                                                                               12.500 |
| Path Delay                |                                                                                                                                                                                                                           19.296 |                                                                                                                                                                                                                                               22.353 |                                                                                                                                                                                                                                               22.311 |
| Logic Delay               | 4.677(25%)                                                                                                                                                                                                                       | 5.456(25%)                                                                                                                                                                                                                                           | 5.435(25%)                                                                                                                                                                                                                                           |
| Net Delay                 | 14.619(75%)                                                                                                                                                                                                                      | 16.897(75%)                                                                                                                                                                                                                                          | 16.876(75%)                                                                                                                                                                                                                                          |
| Clock Skew                |                                                                                                                                                                                                                           -0.110 |                                                                                                                                                                                                                                               -0.116 |                                                                                                                                                                                                                                               -0.113 |
| Slack                     |                                                                                                                                                                                                                           -6.914 |                                                                                                                                                                                                                                               -9.977 |                                                                                                                                                                                                                                               -9.932 |
| Timing Exception          |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                      |
| Bounding Box Size         | 14% x 3%                                                                                                                                                                                                                         | 13% x 3%                                                                                                                                                                                                                                             | 13% x 3%                                                                                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                           | (0, 0)                                                                                                                                                                                                                                               | (0, 0)                                                                                                                                                                                                                                               |
| Cumulative Fanout         |                                                                                                                                                                                                                              286 |                                                                                                                                                                                                                                                  283 |                                                                                                                                                                                                                                                  306 |
| Fixed Loc                 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                    0 |
| Fixed Route               |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                    0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                    0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                                                         | Safely Timed                                                                                                                                                                                                                                         |
| Logic Levels              |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                   47 |                                                                                                                                                                                                                                                   47 |
| Routes                    |                                                                                                                                                                                                                               44 |                                                                                                                                                                                                                                                   47 |                                                                                                                                                                                                                                                   47 |
| Logical Path              | FDRE LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 FDSE | FDSE LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                  | clk                                                                                                                                                                                                                                                  |
| End Point Clock           | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                  | clk                                                                                                                                                                                                                                                  |
| DSP Block                 | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                 | None                                                                                                                                                                                                                                                 |
| BRAM                      | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                 | None                                                                                                                                                                                                                                                 |
| IO Crossings              |                                                                                                                                                                                                                                9 |                                                                                                                                                                                                                                                    6 |                                                                                                                                                                                                                                                    6 |
| SLR Crossings             |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                    0 |
| PBlocks                   |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                    0 |
| High Fanout               |                                                                                                                                                                                                                               16 |                                                                                                                                                                                                                                                   15 |                                                                                                                                                                                                                                                   17 |
| Dont Touch                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                    0 |
| Mark Debug                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                           | FDSE/C                                                                                                                                                                                                                                               | FDSE/C                                                                                                                                                                                                                                               |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                           | FDSE/D                                                                                                                                                                                                                                               | FDSE/D                                                                                                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_1_14.pt_2_fast[3]/C                                                                                                                                                                                                      | sr_p.sr_1_12.pt_1_1[1]/C                                                                                                                                                                                                                             | sr_p.sr_1_15.pt_1_1[0]/C                                                                                                                                                                                                                             |
| End Point Pin             | sr_p.sr_1_12.pt_1_1[1]/D                                                                                                                                                                                                         | sr_p.sr_1_15.pt_1_1[0]/D                                                                                                                                                                                                                             | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                                 |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                              WorstPath to Src                                                                                                              |                                                                                                                          Path #4                                                                                                                          |                                                                                                                  WorstPath from Dst                                                                                                                  |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                     12.500 |                                                                                                                                                                                                                                                    12.500 |                                                                                                                                                                                                                                               12.500 |
| Path Delay                |                                                                                                                                                                                                                                     21.203 |                                                                                                                                                                                                                                                    22.346 |                                                                                                                                                                                                                                               22.193 |
| Logic Delay               | 5.229(25%)                                                                                                                                                                                                                                 | 5.149(24%)                                                                                                                                                                                                                                                | 5.246(24%)                                                                                                                                                                                                                                           |
| Net Delay                 | 15.974(75%)                                                                                                                                                                                                                                | 17.197(76%)                                                                                                                                                                                                                                               | 16.947(76%)                                                                                                                                                                                                                                          |
| Clock Skew                |                                                                                                                                                                                                                                     -0.121 |                                                                                                                                                                                                                                                    -0.115 |                                                                                                                                                                                                                                               -0.056 |
| Slack                     |                                                                                                                                                                                                                                     -8.832 |                                                                                                                                                                                                                                                    -9.969 |                                                                                                                                                                                                                                               -9.757 |
| Timing Exception          |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                      |
| Bounding Box Size         | 12% x 2%                                                                                                                                                                                                                                   | 13% x 3%                                                                                                                                                                                                                                                  | 12% x 3%                                                                                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                                     | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)                                                                                                                                                                                                                                               |
| Cumulative Fanout         |                                                                                                                                                                                                                                        296 |                                                                                                                                                                                                                                                       304 |                                                                                                                                                                                                                                                  295 |
| Fixed Loc                 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Fixed Route               |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                               | Safely Timed                                                                                                                                                                                                                                              | Safely Timed                                                                                                                                                                                                                                         |
| Logic Levels              |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                                        48 |                                                                                                                                                                                                                                                   47 |
| Routes                    |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                                        48 |                                                                                                                                                                                                                                                   48 |
| Logical Path              | FDSE LUT4 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDSE | FDSE LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                                       | clk                                                                                                                                                                                                                                                  |
| End Point Clock           | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                                       | clk                                                                                                                                                                                                                                                  |
| DSP Block                 | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                                      | None                                                                                                                                                                                                                                                 |
| BRAM                      | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                                      | None                                                                                                                                                                                                                                                 |
| IO Crossings              |                                                                                                                                                                                                                                          9 |                                                                                                                                                                                                                                                         6 |                                                                                                                                                                                                                                                    6 |
| SLR Crossings             |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| PBlocks                   |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| High Fanout               |                                                                                                                                                                                                                                         15 |                                                                                                                                                                                                                                                        15 |                                                                                                                                                                                                                                                   15 |
| Dont Touch                |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Mark Debug                |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                                     | FDRE/C                                                                                                                                                                                                                                                    | FDSE/C                                                                                                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                     | FDSE/D                                                                                                                                                                                                                                                    | FDSE/D                                                                                                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_1_12.pt_1_1[1]/C                                                                                                                                                                                                                   | sr_p.sr_1_14.pt_2_fast[3]/C                                                                                                                                                                                                                               | sr_p.sr_1_15.pt_1_2[3]/C                                                                                                                                                                                                                             |
| End Point Pin             | sr_p.sr_1_14.pt_2_fast[3]/D                                                                                                                                                                                                                | sr_p.sr_1_15.pt_1_2[3]/D                                                                                                                                                                                                                                  | sr_p.sr_1_15.pt_3[2]/D                                                                                                                                                                                                                               |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                              WorstPath to Src                                                                                                              |                                                                                                                          Path #5                                                                                                                          |                                                                                                                  WorstPath from Dst                                                                                                                  |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                     12.500 |                                                                                                                                                                                                                                                    12.500 |                                                                                                                                                                                                                                               12.500 |
| Path Delay                |                                                                                                                                                                                                                                     21.203 |                                                                                                                                                                                                                                                    22.346 |                                                                                                                                                                                                                                               22.429 |
| Logic Delay               | 5.229(25%)                                                                                                                                                                                                                                 | 5.148(24%)                                                                                                                                                                                                                                                | 5.190(24%)                                                                                                                                                                                                                                           |
| Net Delay                 | 15.974(75%)                                                                                                                                                                                                                                | 17.198(76%)                                                                                                                                                                                                                                               | 17.239(76%)                                                                                                                                                                                                                                          |
| Clock Skew                |                                                                                                                                                                                                                                     -0.121 |                                                                                                                                                                                                                                                    -0.115 |                                                                                                                                                                                                                                               -0.056 |
| Slack                     |                                                                                                                                                                                                                                     -8.832 |                                                                                                                                                                                                                                                    -9.969 |                                                                                                                                                                                                                                               -9.993 |
| Timing Exception          |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                      |
| Bounding Box Size         | 12% x 2%                                                                                                                                                                                                                                   | 13% x 3%                                                                                                                                                                                                                                                  | 12% x 3%                                                                                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                                     | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)                                                                                                                                                                                                                                               |
| Cumulative Fanout         |                                                                                                                                                                                                                                        296 |                                                                                                                                                                                                                                                       304 |                                                                                                                                                                                                                                                  299 |
| Fixed Loc                 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Fixed Route               |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                               | Safely Timed                                                                                                                                                                                                                                              | Safely Timed                                                                                                                                                                                                                                         |
| Logic Levels              |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                                        48 |                                                                                                                                                                                                                                                   47 |
| Routes                    |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                                        48 |                                                                                                                                                                                                                                                   48 |
| Logical Path              | FDSE LUT4 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDSE | FDSE LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                                       | clk                                                                                                                                                                                                                                                  |
| End Point Clock           | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                                       | clk                                                                                                                                                                                                                                                  |
| DSP Block                 | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                                      | None                                                                                                                                                                                                                                                 |
| BRAM                      | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                                      | None                                                                                                                                                                                                                                                 |
| IO Crossings              |                                                                                                                                                                                                                                          9 |                                                                                                                                                                                                                                                         6 |                                                                                                                                                                                                                                                    6 |
| SLR Crossings             |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| PBlocks                   |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| High Fanout               |                                                                                                                                                                                                                                         15 |                                                                                                                                                                                                                                                        15 |                                                                                                                                                                                                                                                   15 |
| Dont Touch                |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Mark Debug                |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                                     | FDRE/C                                                                                                                                                                                                                                                    | FDSE/C                                                                                                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                     | FDSE/D                                                                                                                                                                                                                                                    | FDSE/D                                                                                                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_1_12.pt_1_1[1]/C                                                                                                                                                                                                                   | sr_p.sr_1_14.pt_2_fast[3]/C                                                                                                                                                                                                                               | sr_p.sr_1_15.pt_3[3]/C                                                                                                                                                                                                                               |
| End Point Pin             | sr_p.sr_1_14.pt_2_fast[3]/D                                                                                                                                                                                                                | sr_p.sr_1_15.pt_3[3]/D                                                                                                                                                                                                                                    | sr_p.sr_1_15.pt_3[2]/D                                                                                                                                                                                                                               |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                              WorstPath to Src                                                                                                              |                                                                                                                          Path #6                                                                                                                          |                                                                                                             WorstPath from Dst                                                                                                             |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                     12.500 |                                                                                                                                                                                                                                                    12.500 |                                                                                                                                                                                                                                     12.500 |
| Path Delay                |                                                                                                                                                                                                                                     21.203 |                                                                                                                                                                                                                                                    22.342 |                                                                                                                                                                                                                                     21.961 |
| Logic Delay               | 5.229(25%)                                                                                                                                                                                                                                 | 5.150(24%)                                                                                                                                                                                                                                                | 5.218(24%)                                                                                                                                                                                                                                 |
| Net Delay                 | 15.974(75%)                                                                                                                                                                                                                                | 17.192(76%)                                                                                                                                                                                                                                               | 16.743(76%)                                                                                                                                                                                                                                |
| Clock Skew                |                                                                                                                                                                                                                                     -0.121 |                                                                                                                                                                                                                                                    -0.115 |                                                                                                                                                                                                                                     -0.056 |
| Slack                     |                                                                                                                                                                                                                                     -8.832 |                                                                                                                                                                                                                                                    -9.965 |                                                                                                                                                                                                                                     -9.525 |
| Timing Exception          |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                            |
| Bounding Box Size         | 12% x 2%                                                                                                                                                                                                                                   | 13% x 3%                                                                                                                                                                                                                                                  | 12% x 3%                                                                                                                                                                                                                                   |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                                     | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)                                                                                                                                                                                                                                     |
| Cumulative Fanout         |                                                                                                                                                                                                                                        296 |                                                                                                                                                                                                                                                       304 |                                                                                                                                                                                                                                        290 |
| Fixed Loc                 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                          0 |
| Fixed Route               |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                          0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                          0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                          0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                               | Safely Timed                                                                                                                                                                                                                                              | Safely Timed                                                                                                                                                                                                                               |
| Logic Levels              |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                                        48 |                                                                                                                                                                                                                                         45 |
| Routes                    |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                                        48 |                                                                                                                                                                                                                                         46 |
| Logical Path              | FDSE LUT4 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDSE | FDSE LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                                       | clk                                                                                                                                                                                                                                        |
| End Point Clock           | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                                       | clk                                                                                                                                                                                                                                        |
| DSP Block                 | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                                      | None                                                                                                                                                                                                                                       |
| BRAM                      | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                                      | None                                                                                                                                                                                                                                       |
| IO Crossings              |                                                                                                                                                                                                                                          9 |                                                                                                                                                                                                                                                         6 |                                                                                                                                                                                                                                          6 |
| SLR Crossings             |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                          0 |
| PBlocks                   |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                          0 |
| High Fanout               |                                                                                                                                                                                                                                         15 |                                                                                                                                                                                                                                                        15 |                                                                                                                                                                                                                                         16 |
| Dont Touch                |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                          0 |
| Mark Debug                |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                          0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                                     | FDRE/C                                                                                                                                                                                                                                                    | FDSE/C                                                                                                                                                                                                                                     |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                     | FDSE/D                                                                                                                                                                                                                                                    | FDSE/D                                                                                                                                                                                                                                     |
| Start Point Pin           | sr_p.sr_1_12.pt_1_1[1]/C                                                                                                                                                                                                                   | sr_p.sr_1_14.pt_2_fast[3]/C                                                                                                                                                                                                                               | sr_p.sr_1_15.pt_1_1[3]/C                                                                                                                                                                                                                   |
| End Point Pin             | sr_p.sr_1_14.pt_2_fast[3]/D                                                                                                                                                                                                                | sr_p.sr_1_15.pt_1_1[3]/D                                                                                                                                                                                                                                  | sr_p.sr_1_15.pt_3[2]/D                                                                                                                                                                                                                     |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                              WorstPath to Src                                                                                                              |                                                                                                                          Path #7                                                                                                                          |                                                                                                                WorstPath from Dst                                                                                                               |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                     12.500 |                                                                                                                                                                                                                                                    12.500 |                                                                                                                                                                                                                                          12.500 |
| Path Delay                |                                                                                                                                                                                                                                     21.203 |                                                                                                                                                                                                                                                    22.342 |                                                                                                                                                                                                                                          22.251 |
| Logic Delay               | 5.229(25%)                                                                                                                                                                                                                                 | 5.174(24%)                                                                                                                                                                                                                                                | 5.313(24%)                                                                                                                                                                                                                                      |
| Net Delay                 | 15.974(75%)                                                                                                                                                                                                                                | 17.168(76%)                                                                                                                                                                                                                                               | 16.938(76%)                                                                                                                                                                                                                                     |
| Clock Skew                |                                                                                                                                                                                                                                     -0.121 |                                                                                                                                                                                                                                                    -0.108 |                                                                                                                                                                                                                                          -0.074 |
| Slack                     |                                                                                                                                                                                                                                     -8.832 |                                                                                                                                                                                                                                                    -9.958 |                                                                                                                                                                                                                                          -9.833 |
| Timing Exception          |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |
| Bounding Box Size         | 12% x 2%                                                                                                                                                                                                                                   | 13% x 3%                                                                                                                                                                                                                                                  | 13% x 3%                                                                                                                                                                                                                                        |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                                     | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)                                                                                                                                                                                                                                          |
| Cumulative Fanout         |                                                                                                                                                                                                                                        296 |                                                                                                                                                                                                                                                       304 |                                                                                                                                                                                                                                             294 |
| Fixed Loc                 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                               0 |
| Fixed Route               |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                               0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                               | Safely Timed                                                                                                                                                                                                                                              | Safely Timed                                                                                                                                                                                                                                    |
| Logic Levels              |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                                        48 |                                                                                                                                                                                                                                              46 |
| Routes                    |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                                        48 |                                                                                                                                                                                                                                              47 |
| Logical Path              | FDSE LUT4 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDSE | FDSE LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                                       | clk                                                                                                                                                                                                                                             |
| End Point Clock           | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                                       | clk                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                                      | None                                                                                                                                                                                                                                            |
| BRAM                      | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                                      | None                                                                                                                                                                                                                                            |
| IO Crossings              |                                                                                                                                                                                                                                          9 |                                                                                                                                                                                                                                                         6 |                                                                                                                                                                                                                                               6 |
| SLR Crossings             |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                               0 |
| PBlocks                   |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                               0 |
| High Fanout               |                                                                                                                                                                                                                                         15 |                                                                                                                                                                                                                                                        15 |                                                                                                                                                                                                                                              16 |
| Dont Touch                |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                               0 |
| Mark Debug                |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                                     | FDRE/C                                                                                                                                                                                                                                                    | FDSE/C                                                                                                                                                                                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                     | FDSE/D                                                                                                                                                                                                                                                    | FDSE/D                                                                                                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_1_12.pt_1_1[1]/C                                                                                                                                                                                                                   | sr_p.sr_1_14.pt_2_fast[3]/C                                                                                                                                                                                                                               | sr_p.sr_1_15.pt_3_1[3]/C                                                                                                                                                                                                                        |
| End Point Pin             | sr_p.sr_1_14.pt_2_fast[3]/D                                                                                                                                                                                                                | sr_p.sr_1_15.pt_3_1[3]/D                                                                                                                                                                                                                                  | sr_p.sr_1_15.pt_3[2]/D                                                                                                                                                                                                                          |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                         WorstPath to Src                                                                                                         |                                                                                                                          Path #8                                                                                                                          |                                                                                                                  WorstPath from Dst                                                                                                                  |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                           12.500 |                                                                                                                                                                                                                                                    12.500 |                                                                                                                                                                                                                                               12.500 |
| Path Delay                |                                                                                                                                                                                                                           19.296 |                                                                                                                                                                                                                                                    22.358 |                                                                                                                                                                                                                                               22.317 |
| Logic Delay               | 4.677(25%)                                                                                                                                                                                                                       | 5.525(25%)                                                                                                                                                                                                                                                | 5.261(24%)                                                                                                                                                                                                                                           |
| Net Delay                 | 14.619(75%)                                                                                                                                                                                                                      | 16.833(75%)                                                                                                                                                                                                                                               | 17.056(76%)                                                                                                                                                                                                                                          |
| Clock Skew                |                                                                                                                                                                                                                           -0.110 |                                                                                                                                                                                                                                                    -0.071 |                                                                                                                                                                                                                                               -0.156 |
| Slack                     |                                                                                                                                                                                                                           -6.914 |                                                                                                                                                                                                                                                    -9.937 |                                                                                                                                                                                                                                               -9.981 |
| Timing Exception          |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                      |
| Bounding Box Size         | 14% x 3%                                                                                                                                                                                                                         | 13% x 3%                                                                                                                                                                                                                                                  | 13% x 3%                                                                                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                           | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)                                                                                                                                                                                                                                               |
| Cumulative Fanout         |                                                                                                                                                                                                                              286 |                                                                                                                                                                                                                                                       283 |                                                                                                                                                                                                                                                  305 |
| Fixed Loc                 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Fixed Route               |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                                                              | Safely Timed                                                                                                                                                                                                                                         |
| Logic Levels              |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                        48 |                                                                                                                                                                                                                                                   47 |
| Routes                    |                                                                                                                                                                                                                               44 |                                                                                                                                                                                                                                                        49 |                                                                                                                                                                                                                                                   47 |
| Logical Path              | FDRE LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDSE | FDSE LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                       | clk                                                                                                                                                                                                                                                  |
| End Point Clock           | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                       | clk                                                                                                                                                                                                                                                  |
| DSP Block                 | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                      | None                                                                                                                                                                                                                                                 |
| BRAM                      | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                      | None                                                                                                                                                                                                                                                 |
| IO Crossings              |                                                                                                                                                                                                                                9 |                                                                                                                                                                                                                                                         6 |                                                                                                                                                                                                                                                    6 |
| SLR Crossings             |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| PBlocks                   |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| High Fanout               |                                                                                                                                                                                                                               16 |                                                                                                                                                                                                                                                        15 |                                                                                                                                                                                                                                                   16 |
| Dont Touch                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Mark Debug                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                           | FDSE/C                                                                                                                                                                                                                                                    | FDSE/C                                                                                                                                                                                                                                               |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                           | FDSE/D                                                                                                                                                                                                                                                    | FDSE/D                                                                                                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_1_14.pt_2_fast[3]/C                                                                                                                                                                                                      | sr_p.sr_1_12.pt_1_1[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1_15.pt[2]/C                                                                                                                                                                                                                                 |
| End Point Pin             | sr_p.sr_1_12.pt_1_1[1]/D                                                                                                                                                                                                         | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                                      | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                                 |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                         WorstPath to Src                                                                                                         |                                                                                                                        Path #9                                                                                                                       |                                                                                                                     WorstPath from Dst                                                                                                                    |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                           12.500 |                                                                                                                                                                                                                                               12.500 |                                                                                                                                                                                                                                                    12.500 |
| Path Delay                |                                                                                                                                                                                                                           19.296 |                                                                                                                                                                                                                                               22.285 |                                                                                                                                                                                                                                                    22.321 |
| Logic Delay               | 4.677(25%)                                                                                                                                                                                                                       | 5.330(24%)                                                                                                                                                                                                                                           | 5.496(25%)                                                                                                                                                                                                                                                |
| Net Delay                 | 14.619(75%)                                                                                                                                                                                                                      | 16.955(76%)                                                                                                                                                                                                                                          | 16.825(75%)                                                                                                                                                                                                                                               |
| Clock Skew                |                                                                                                                                                                                                                           -0.110 |                                                                                                                                                                                                                                               -0.126 |                                                                                                                                                                                                                                                    -0.097 |
| Slack                     |                                                                                                                                                                                                                           -6.914 |                                                                                                                                                                                                                                               -9.919 |                                                                                                                                                                                                                                                    -9.926 |
| Timing Exception          |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |
| Bounding Box Size         | 14% x 3%                                                                                                                                                                                                                         | 13% x 3%                                                                                                                                                                                                                                             | 13% x 3%                                                                                                                                                                                                                                                  |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                           | (0, 0)                                                                                                                                                                                                                                               | (0, 0)                                                                                                                                                                                                                                                    |
| Cumulative Fanout         |                                                                                                                                                                                                                              286 |                                                                                                                                                                                                                                                  283 |                                                                                                                                                                                                                                                       319 |
| Fixed Loc                 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                         0 |
| Fixed Route               |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                         0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                         0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                         0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                                                         | Safely Timed                                                                                                                                                                                                                                              |
| Logic Levels              |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                   47 |                                                                                                                                                                                                                                                        48 |
| Routes                    |                                                                                                                                                                                                                               44 |                                                                                                                                                                                                                                                   47 |                                                                                                                                                                                                                                                        48 |
| Logical Path              | FDRE LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 FDSE | FDSE LUT4 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                  | clk                                                                                                                                                                                                                                                       |
| End Point Clock           | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                  | clk                                                                                                                                                                                                                                                       |
| DSP Block                 | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                 | None                                                                                                                                                                                                                                                      |
| BRAM                      | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                 | None                                                                                                                                                                                                                                                      |
| IO Crossings              |                                                                                                                                                                                                                                9 |                                                                                                                                                                                                                                                    6 |                                                                                                                                                                                                                                                         6 |
| SLR Crossings             |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                         0 |
| PBlocks                   |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                         0 |
| High Fanout               |                                                                                                                                                                                                                               16 |                                                                                                                                                                                                                                                   15 |                                                                                                                                                                                                                                                        15 |
| Dont Touch                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                         0 |
| Mark Debug                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                         0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                           | FDSE/C                                                                                                                                                                                                                                               | FDSE/C                                                                                                                                                                                                                                                    |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                           | FDSE/D                                                                                                                                                                                                                                               | FDSE/D                                                                                                                                                                                                                                                    |
| Start Point Pin           | sr_p.sr_1_14.pt_2_fast[3]/C                                                                                                                                                                                                      | sr_p.sr_1_12.pt_1_1[1]/C                                                                                                                                                                                                                             | sr_p.sr_1_15.pt_2[1]/C                                                                                                                                                                                                                                    |
| End Point Pin             | sr_p.sr_1_12.pt_1_1[1]/D                                                                                                                                                                                                         | sr_p.sr_1_15.pt_2[1]/D                                                                                                                                                                                                                               | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                                      |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                              WorstPath to Src                                                                                                              |                                                                                                                          Path #10                                                                                                                         |                                                                                                             WorstPath from Dst                                                                                                             |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                     12.500 |                                                                                                                                                                                                                                                    12.500 |                                                                                                                                                                                                                                     12.500 |
| Path Delay                |                                                                                                                                                                                                                                     21.203 |                                                                                                                                                                                                                                                    22.281 |                                                                                                                                                                                                                                     22.079 |
| Logic Delay               | 5.229(25%)                                                                                                                                                                                                                                 | 5.149(24%)                                                                                                                                                                                                                                                | 5.314(25%)                                                                                                                                                                                                                                 |
| Net Delay                 | 15.974(75%)                                                                                                                                                                                                                                | 17.132(76%)                                                                                                                                                                                                                                               | 16.765(75%)                                                                                                                                                                                                                                |
| Clock Skew                |                                                                                                                                                                                                                                     -0.121 |                                                                                                                                                                                                                                                    -0.107 |                                                                                                                                                                                                                                     -0.075 |
| Slack                     |                                                                                                                                                                                                                                     -8.832 |                                                                                                                                                                                                                                                    -9.896 |                                                                                                                                                                                                                                     -9.662 |
| Timing Exception          |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                            |
| Bounding Box Size         | 12% x 2%                                                                                                                                                                                                                                   | 13% x 3%                                                                                                                                                                                                                                                  | 12% x 3%                                                                                                                                                                                                                                   |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                                     | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)                                                                                                                                                                                                                                     |
| Cumulative Fanout         |                                                                                                                                                                                                                                        296 |                                                                                                                                                                                                                                                       304 |                                                                                                                                                                                                                                        285 |
| Fixed Loc                 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                          0 |
| Fixed Route               |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                          0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                          0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                          0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                               | Safely Timed                                                                                                                                                                                                                                              | Safely Timed                                                                                                                                                                                                                               |
| Logic Levels              |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                                        48 |                                                                                                                                                                                                                                         45 |
| Routes                    |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                                        48 |                                                                                                                                                                                                                                         46 |
| Logical Path              | FDSE LUT4 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDSE | FDSE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                                       | clk                                                                                                                                                                                                                                        |
| End Point Clock           | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                                       | clk                                                                                                                                                                                                                                        |
| DSP Block                 | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                                      | None                                                                                                                                                                                                                                       |
| BRAM                      | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                                      | None                                                                                                                                                                                                                                       |
| IO Crossings              |                                                                                                                                                                                                                                          9 |                                                                                                                                                                                                                                                         6 |                                                                                                                                                                                                                                          6 |
| SLR Crossings             |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                          0 |
| PBlocks                   |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                          0 |
| High Fanout               |                                                                                                                                                                                                                                         15 |                                                                                                                                                                                                                                                        15 |                                                                                                                                                                                                                                         15 |
| Dont Touch                |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                          0 |
| Mark Debug                |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                          0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                                     | FDRE/C                                                                                                                                                                                                                                                    | FDSE/C                                                                                                                                                                                                                                     |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                     | FDSE/D                                                                                                                                                                                                                                                    | FDSE/D                                                                                                                                                                                                                                     |
| Start Point Pin           | sr_p.sr_1_12.pt_1_1[1]/C                                                                                                                                                                                                                   | sr_p.sr_1_14.pt_2_fast[3]/C                                                                                                                                                                                                                               | sr_p.sr_1_15.pt_1[3]/C                                                                                                                                                                                                                     |
| End Point Pin             | sr_p.sr_1_14.pt_2_fast[3]/D                                                                                                                                                                                                                | sr_p.sr_1_15.pt_1[3]/D                                                                                                                                                                                                                                    | sr_p.sr_1_15.pt_3[2]/D                                                                                                                                                                                                                     |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 2 |  4 |  5 |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 |
+-----------------+-------------+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 9 | 11 | 54 | 42 | 54 | 62 | 83 | 15 | 12 |  6 |  9 | 10 |  6 | 11 |  6 | 18 |  5 | 27 | 16 | 18 | 15 | 23 | 11 | 20 | 10 |  4 |  8 | 30 | 16 | 15 | 21 | 23 | 19 |  9 | 28 | 13 |  3 |  9 | 18 |  7 | 16 | 53 | 29 | 35 | 32 | 32 | 23 |  4 |
+-----------------+-------------+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+------------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                         Module                        | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2    |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+------------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                               wrapper | 0.50 |           3.53 |           12378 | 0(0.0%) |  301(4.2%) | 234(3.3%) | 867(12.1%) | 1518(21.2%) | 4251(59.3%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D001_IORET-freq80retfan16_rev_1 | 0.87 |           4.74 |            8321 | 0(0.0%) |  278(3.9%) | 233(3.3%) | 784(11.1%) | 1518(21.5%) | 4251(60.2%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                 shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3634 | 0(0.0%) | 23(100.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+------------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       140% | (CLEM_X70Y576,CLEL_R_X71Y579) | wrapper(100%) |            0% |       5.63281 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |       119% | (CLEL_R_X80Y583,CLEM_X84Y590) | wrapper(100%) |            0% |       5.34766 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       136% | (CLEL_R_X79Y562,CLEM_X83Y569) | wrapper(100%) |            0% |       5.25977 | 98%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |       105% | (CLEL_R_X79Y566,CLEM_X83Y573) | wrapper(100%) |            0% |       5.30078 | 99%          | 0%         |   9% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                4 |           0.142% | (CLEM_X76Y560,CLEM_X83Y591)   | wrapper(100%) |            0% |       4.77897 | 89%          | 0%         |   9% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     | Global |                3 |           0.093% | (CLEL_R_X68Y568,CLEM_X71Y579) | wrapper(100%) |            0% |       4.52083 | 82%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.166% | (NULL_X393Y596,CLEM_X82Y590)  | wrapper(100%) |            0% |       3.82386 | 71%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.182% | (CLEM_X69Y562,CLEM_X84Y585)   | wrapper(100%) |            0% |       4.90864 | 91%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                3 |           0.052% | (CLEM_X80Y564,CLEM_X83Y579)   | wrapper(100%) |            0% |       5.29018 | 99%          | 0%         |  10% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                0 |           0.001% | (CLEM_X75Y559,CLEM_X75Y559)   | wrapper(100%) |            0% |           4.5 | 75%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.002% | (NULL_X485Y610,CLEM_X78Y589)  | wrapper(100%) |            0% |             5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.002% | (CLEM_X80Y560,CLEM_X81Y560)   | wrapper(100%) |            0% |       4.95833 | 95%          | 0%         |  10% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                5 |           0.243% | (CLEL_R_X68Y562,CLEM_X83Y593) | wrapper(100%) |            0% |        4.0698 | 75%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.256% | (NULL_X393Y578,CLEM_X82Y589)  | wrapper(100%) |            0% |       4.09854 | 75%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.298% | (CLEM_X66Y564,CLEM_X81Y595)   | wrapper(100%) |            0% |       3.12305 | 58%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.311% | (CLEM_X66Y552,CLEM_X81Y583)   | wrapper(100%) |            0% |       3.57369 | 65%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        87% | (CLEM_X82Y570,CLEM_X82Y570) | wrapper(100%) |            0% |             5 | 100%         | 0%         |  18% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X81Y566   | 502             | 346          | 60%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y565 | 501             | 347          | 60%                  | wrapper(100%) | Y                   |
| CLEM_X81Y565   | 502             | 347          | 60%                  | wrapper(100%) | Y                   |
| CLEM_X81Y567   | 502             | 345          | 59%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y564 | 501             | 348          | 58%                  | wrapper(100%) | Y                   |
| CLEM_X81Y564   | 502             | 348          | 58%                  | wrapper(100%) | Y                   |
| CLEM_X81Y568   | 502             | 344          | 58%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y566 | 501             | 346          | 58%                  | wrapper(100%) | Y                   |
| CLEM_X81Y569   | 502             | 343          | 57%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y567 | 501             | 345          | 57%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X80Y562   | 499             | 350          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X81Y565   | 502             | 347          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y565 | 501             | 347          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X80Y563   | 499             | 349          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X79Y563 | 496             | 349          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X79Y562 | 496             | 350          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X79Y566 | 496             | 346          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X79Y565 | 496             | 347          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y562 | 501             | 350          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X80Y565   | 499             | 347          | 43%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


