#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x59f7ddd40950 .scope module, "PIPELINE_REG_EX_WB" "PIPELINE_REG_EX_WB" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regwrite_in";
    .port_info 3 /INPUT 1 "memtoreg_in";
    .port_info 4 /INPUT 32 "alu_result_in";
    .port_info 5 /INPUT 32 "mem_data_in";
    .port_info 6 /INPUT 5 "rd_in";
    .port_info 7 /OUTPUT 1 "regwrite_out";
    .port_info 8 /OUTPUT 1 "memtoreg_out";
    .port_info 9 /OUTPUT 32 "alu_result_out";
    .port_info 10 /OUTPUT 32 "mem_data_out";
    .port_info 11 /OUTPUT 5 "rd_out";
o0x7feeeeb72018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x59f7ddd381d0_0 .net "alu_result_in", 31 0, o0x7feeeeb72018;  0 drivers
v0x59f7ddd38270_0 .var "alu_result_out", 31 0;
o0x7feeeeb72078 .functor BUFZ 1, C4<z>; HiZ drive
v0x59f7ddd25a70_0 .net "clock", 0 0, o0x7feeeeb72078;  0 drivers
o0x7feeeeb720a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x59f7ddd26330_0 .net "mem_data_in", 31 0, o0x7feeeeb720a8;  0 drivers
v0x59f7ddd26430_0 .var "mem_data_out", 31 0;
o0x7feeeeb72108 .functor BUFZ 1, C4<z>; HiZ drive
v0x59f7ddd26d00_0 .net "memtoreg_in", 0 0, o0x7feeeeb72108;  0 drivers
v0x59f7ddd26dd0_0 .var "memtoreg_out", 0 0;
o0x7feeeeb72168 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x59f7ddd8ca00_0 .net "rd_in", 4 0, o0x7feeeeb72168;  0 drivers
v0x59f7ddd8cae0_0 .var "rd_out", 4 0;
o0x7feeeeb721c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x59f7ddd8cbc0_0 .net "regwrite_in", 0 0, o0x7feeeeb721c8;  0 drivers
v0x59f7ddd8cc80_0 .var "regwrite_out", 0 0;
o0x7feeeeb72228 .functor BUFZ 1, C4<z>; HiZ drive
v0x59f7ddd8cd40_0 .net "reset", 0 0, o0x7feeeeb72228;  0 drivers
E_0x59f7ddc1ae30 .event posedge, v0x59f7ddd8cd40_0, v0x59f7ddd25a70_0;
S_0x59f7ddd3ea50 .scope module, "PIPELINE_REG_ID_EX" "PIPELINE_REG_ID_EX" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 1 "regwrite_in";
    .port_info 5 /INPUT 1 "alusrc_in";
    .port_info 6 /INPUT 1 "memread_in";
    .port_info 7 /INPUT 1 "memwrite_in";
    .port_info 8 /INPUT 1 "memtoreg_in";
    .port_info 9 /INPUT 1 "branch_in";
    .port_info 10 /INPUT 1 "jump_in";
    .port_info 11 /INPUT 32 "read_data1_in";
    .port_info 12 /INPUT 32 "read_data2_in";
    .port_info 13 /INPUT 32 "imm_in";
    .port_info 14 /INPUT 32 "pc_in";
    .port_info 15 /INPUT 5 "rs1_in";
    .port_info 16 /INPUT 5 "rs2_in";
    .port_info 17 /INPUT 5 "rd_in";
    .port_info 18 /INPUT 3 "funct3_in";
    .port_info 19 /INPUT 7 "funct7_in";
    .port_info 20 /OUTPUT 1 "regwrite_out";
    .port_info 21 /OUTPUT 1 "alusrc_out";
    .port_info 22 /OUTPUT 1 "memread_out";
    .port_info 23 /OUTPUT 1 "memwrite_out";
    .port_info 24 /OUTPUT 1 "memtoreg_out";
    .port_info 25 /OUTPUT 1 "branch_out";
    .port_info 26 /OUTPUT 1 "jump_out";
    .port_info 27 /OUTPUT 32 "read_data1_out";
    .port_info 28 /OUTPUT 32 "read_data2_out";
    .port_info 29 /OUTPUT 32 "imm_out";
    .port_info 30 /OUTPUT 32 "pc_out";
    .port_info 31 /OUTPUT 5 "rs1_out";
    .port_info 32 /OUTPUT 5 "rs2_out";
    .port_info 33 /OUTPUT 5 "rd_out";
    .port_info 34 /OUTPUT 3 "funct3_out";
    .port_info 35 /OUTPUT 7 "funct7_out";
o0x7feeeeb72498 .functor BUFZ 1, C4<z>; HiZ drive
v0x59f7ddd8cfc0_0 .net "alusrc_in", 0 0, o0x7feeeeb72498;  0 drivers
v0x59f7ddd8d0a0_0 .var "alusrc_out", 0 0;
o0x7feeeeb724f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x59f7ddd8d160_0 .net "branch_in", 0 0, o0x7feeeeb724f8;  0 drivers
v0x59f7ddd8d200_0 .var "branch_out", 0 0;
o0x7feeeeb72558 .functor BUFZ 1, C4<z>; HiZ drive
v0x59f7ddd8d2c0_0 .net "clock", 0 0, o0x7feeeeb72558;  0 drivers
o0x7feeeeb72588 .functor BUFZ 1, C4<z>; HiZ drive
v0x59f7ddd8d380_0 .net "flush", 0 0, o0x7feeeeb72588;  0 drivers
o0x7feeeeb725b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x59f7ddd8d440_0 .net "funct3_in", 2 0, o0x7feeeeb725b8;  0 drivers
v0x59f7ddd8d520_0 .var "funct3_out", 2 0;
o0x7feeeeb72618 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x59f7ddd8d600_0 .net "funct7_in", 6 0, o0x7feeeeb72618;  0 drivers
v0x59f7ddd8d6e0_0 .var "funct7_out", 6 0;
o0x7feeeeb72678 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x59f7ddd8d7c0_0 .net "imm_in", 31 0, o0x7feeeeb72678;  0 drivers
v0x59f7ddd8d8a0_0 .var "imm_out", 31 0;
o0x7feeeeb726d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x59f7ddd8d980_0 .net "jump_in", 0 0, o0x7feeeeb726d8;  0 drivers
v0x59f7ddd8da40_0 .var "jump_out", 0 0;
o0x7feeeeb72738 .functor BUFZ 1, C4<z>; HiZ drive
v0x59f7ddd8db00_0 .net "memread_in", 0 0, o0x7feeeeb72738;  0 drivers
v0x59f7ddd8dbc0_0 .var "memread_out", 0 0;
o0x7feeeeb72798 .functor BUFZ 1, C4<z>; HiZ drive
v0x59f7ddd8dc80_0 .net "memtoreg_in", 0 0, o0x7feeeeb72798;  0 drivers
v0x59f7ddd8dd40_0 .var "memtoreg_out", 0 0;
o0x7feeeeb727f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x59f7ddd8de00_0 .net "memwrite_in", 0 0, o0x7feeeeb727f8;  0 drivers
v0x59f7ddd8dec0_0 .var "memwrite_out", 0 0;
o0x7feeeeb72858 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x59f7ddd8df80_0 .net "pc_in", 31 0, o0x7feeeeb72858;  0 drivers
v0x59f7ddd8e060_0 .var "pc_out", 31 0;
o0x7feeeeb728b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x59f7ddd8e140_0 .net "rd_in", 4 0, o0x7feeeeb728b8;  0 drivers
v0x59f7ddd8e220_0 .var "rd_out", 4 0;
o0x7feeeeb72918 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x59f7ddd8e300_0 .net "read_data1_in", 31 0, o0x7feeeeb72918;  0 drivers
v0x59f7ddd8e3e0_0 .var "read_data1_out", 31 0;
o0x7feeeeb72978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x59f7ddd8e4c0_0 .net "read_data2_in", 31 0, o0x7feeeeb72978;  0 drivers
v0x59f7ddd8e5a0_0 .var "read_data2_out", 31 0;
o0x7feeeeb729d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x59f7ddd8e680_0 .net "regwrite_in", 0 0, o0x7feeeeb729d8;  0 drivers
v0x59f7ddd8e740_0 .var "regwrite_out", 0 0;
o0x7feeeeb72a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x59f7ddd8e800_0 .net "reset", 0 0, o0x7feeeeb72a38;  0 drivers
o0x7feeeeb72a68 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x59f7ddd8e8c0_0 .net "rs1_in", 4 0, o0x7feeeeb72a68;  0 drivers
v0x59f7ddd8e9a0_0 .var "rs1_out", 4 0;
o0x7feeeeb72ac8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x59f7ddd8ea80_0 .net "rs2_in", 4 0, o0x7feeeeb72ac8;  0 drivers
v0x59f7ddd8eb60_0 .var "rs2_out", 4 0;
o0x7feeeeb72b28 .functor BUFZ 1, C4<z>; HiZ drive
v0x59f7ddd8ec40_0 .net "stall", 0 0, o0x7feeeeb72b28;  0 drivers
E_0x59f7ddc1abe0 .event posedge, v0x59f7ddd8e800_0, v0x59f7ddd8d2c0_0;
S_0x59f7ddd3ee30 .scope module, "riscv_cpu_tb" "riscv_cpu_tb" 4 13;
 .timescale -9 -12;
v0x59f7ddda51f0_0 .var "clk", 0 0;
v0x59f7ddda52b0_0 .var/i "cycle_count", 31 0;
v0x59f7ddda5390 .array "data_memory", 1023 0, 7 0;
v0x59f7ddda5430_0 .net "dmem_addr", 31 0, L_0x59f7dddbcac0;  1 drivers
v0x59f7ddda5520_0 .var "dmem_rdata", 31 0;
v0x59f7ddda55c0_0 .var "dmem_rdata_next", 31 0;
v0x59f7ddda5680_0 .var "dmem_ready", 0 0;
v0x59f7ddda5770_0 .net "dmem_valid", 0 0, L_0x59f7dddb8900;  1 drivers
v0x59f7ddda5860_0 .net "dmem_wdata", 31 0, L_0x59f7dddbcd30;  1 drivers
v0x59f7ddda59b0_0 .net "dmem_we", 0 0, L_0x59f7dddbd080;  1 drivers
v0x59f7ddda5a50_0 .net "dmem_wstrb", 3 0, L_0x59f7dddbd280;  1 drivers
v0x59f7ddda5b20_0 .var/i "i", 31 0;
v0x59f7ddda5bc0_0 .net "imem_addr", 31 0, v0x59f7ddd98e40_0;  1 drivers
v0x59f7ddda5c80_0 .var "imem_addr_reg", 31 0;
v0x59f7ddda5d60_0 .var "imem_rdata", 31 0;
v0x59f7ddda5e70_0 .var "imem_ready", 0 0;
v0x59f7ddda5f10_0 .net "imem_valid", 0 0, v0x59f7ddd990b0_0;  1 drivers
v0x59f7ddda6000 .array "instruction_memory", 255 0, 31 0;
v0x59f7ddda60c0_0 .var "rst", 0 0;
E_0x59f7ddc1b090 .event posedge, v0x59f7ddd971f0_0;
S_0x59f7ddd3f210 .scope module, "cpu" "riscv_cpu_core" 4 53, 5 34 0, S_0x59f7ddd3ee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /OUTPUT 1 "imem_valid";
    .port_info 4 /INPUT 32 "imem_rdata";
    .port_info 5 /INPUT 1 "imem_ready";
    .port_info 6 /OUTPUT 32 "dmem_addr";
    .port_info 7 /OUTPUT 32 "dmem_wdata";
    .port_info 8 /OUTPUT 4 "dmem_wstrb";
    .port_info 9 /OUTPUT 1 "dmem_valid";
    .port_info 10 /OUTPUT 1 "dmem_we";
    .port_info 11 /INPUT 32 "dmem_rdata";
    .port_info 12 /INPUT 1 "dmem_ready";
L_0x59f7dddb7990 .functor BUFZ 1, v0x59f7ddda41f0_0, C4<0>, C4<0>, C4<0>;
L_0x59f7dddb8000 .functor BUFZ 1, v0x59f7ddda1ff0_0, C4<0>, C4<0>, C4<0>;
L_0x59f7dddb8070 .functor BUFZ 1, v0x59f7ddda1ac0_0, C4<0>, C4<0>, C4<0>;
L_0x59f7dddb86a0 .functor BUFZ 5, v0x59f7ddda46a0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x59f7dddb8780 .functor BUFZ 5, v0x59f7ddda4930_0, C4<00000>, C4<00000>, C4<00000>;
L_0x59f7dddb8710 .functor BUFZ 3, v0x59f7ddd9fc90_0, C4<000>, C4<000>, C4<000>;
L_0x59f7dddb89d0 .functor BUFZ 7, v0x59f7ddda0000_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x59f7dddb8b30 .functor BUFZ 4, v0x59f7ddd9d670_0, C4<0000>, C4<0000>, C4<0000>;
L_0x59f7dddb8bf0 .functor BUFZ 2, v0x59f7ddd9ea60_0, C4<00>, C4<00>, C4<00>;
L_0x7feeeeb29648 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x59f7dddbb220 .functor AND 32, L_0x59f7dddbb660, L_0x7feeeeb29648, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x59f7dddbbd60 .functor AND 1, v0x59f7ddd9e5a0_0, v0x59f7ddd91740_0, C4<1>, C4<1>;
L_0x59f7dddbbe20 .functor OR 1, L_0x59f7dddbbd60, v0x59f7ddda0c60_0, C4<0>, C4<0>;
L_0x59f7dddbbfe0 .functor BUFZ 1, v0x59f7ddda4060_0, C4<0>, C4<0>, C4<0>;
L_0x59f7dddbc250 .functor BUFZ 1, v0x59f7ddda1960_0, C4<0>, C4<0>, C4<0>;
L_0x59f7dddbc3a0 .functor BUFZ 1, v0x59f7ddda0b00_0, C4<0>, C4<0>, C4<0>;
L_0x59f7dddbc5e0 .functor BUFZ 32, v0x59f7ddda2860_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59f7dddbc750 .functor BUFZ 5, v0x59f7ddda35a0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x59f7dddbc810 .functor BUFZ 2, v0x59f7ddd9e890_0, C4<00>, C4<00>, C4<00>;
L_0x59f7dddbc9f0 .functor BUFZ 3, v0x59f7ddd9fae0_0, C4<000>, C4<000>, C4<000>;
L_0x59f7dddbcac0 .functor BUFZ 32, v0x59f7ddd9de70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59f7dddbcd30 .functor BUFZ 32, v0x59f7ddda4dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59f7dddbcdf0 .functor OR 1, v0x59f7ddda1600_0, v0x59f7ddda1e60_0, C4<0>, C4<0>;
L_0x59f7dddb8900 .functor AND 1, L_0x59f7dddbcdf0, L_0x59f7dddbcc10, C4<1>, C4<1>;
L_0x59f7dddbd080 .functor BUFZ 1, v0x59f7ddda1e60_0, C4<0>, C4<0>, C4<0>;
L_0x59f7dddbd280 .functor BUFZ 4, v0x59f7ddd9f240_0, C4<0000>, C4<0000>, C4<0000>;
L_0x59f7dddbd340 .functor BUFZ 32, v0x59f7ddda13c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7feeeeb29600 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9bbb0_0 .net/2u *"_ivl_102", 31 0, L_0x7feeeeb29600;  1 drivers
v0x59f7ddd9bcb0_0 .net *"_ivl_110", 31 0, L_0x59f7dddbb660;  1 drivers
v0x59f7ddd9bd90_0 .net/2u *"_ivl_112", 31 0, L_0x7feeeeb29648;  1 drivers
L_0x7feeeeb29690 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9be80_0 .net/2u *"_ivl_116", 6 0, L_0x7feeeeb29690;  1 drivers
v0x59f7ddd9bf60_0 .net *"_ivl_118", 0 0, L_0x59f7dddb8cc0;  1 drivers
v0x59f7ddd9c020_0 .net *"_ivl_120", 31 0, L_0x59f7dddbb940;  1 drivers
v0x59f7ddd9c100_0 .net *"_ivl_124", 0 0, L_0x59f7dddbbd60;  1 drivers
v0x59f7ddd9c1e0_0 .net *"_ivl_154", 0 0, L_0x59f7dddbcdf0;  1 drivers
v0x59f7ddd9c2c0_0 .net *"_ivl_157", 0 0, L_0x59f7dddbcc10;  1 drivers
L_0x7feeeeb292a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9c380_0 .net/2u *"_ivl_50", 1 0, L_0x7feeeeb292a0;  1 drivers
v0x59f7ddd9c460_0 .net *"_ivl_52", 0 0, L_0x59f7dddb8e60;  1 drivers
L_0x7feeeeb292e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9c520_0 .net/2u *"_ivl_54", 1 0, L_0x7feeeeb292e8;  1 drivers
v0x59f7ddd9c600_0 .net *"_ivl_56", 0 0, L_0x59f7dddb8fd0;  1 drivers
v0x59f7ddd9c6c0_0 .net *"_ivl_58", 31 0, L_0x59f7dddb9110;  1 drivers
L_0x7feeeeb29330 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9c7a0_0 .net/2u *"_ivl_62", 6 0, L_0x7feeeeb29330;  1 drivers
v0x59f7ddd9c880_0 .net *"_ivl_64", 0 0, L_0x59f7dddb9350;  1 drivers
L_0x7feeeeb29378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9c940_0 .net/2u *"_ivl_66", 31 0, L_0x7feeeeb29378;  1 drivers
L_0x7feeeeb293c0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9ca20_0 .net/2u *"_ivl_68", 6 0, L_0x7feeeeb293c0;  1 drivers
v0x59f7ddd9cb00_0 .net *"_ivl_70", 0 0, L_0x59f7dddb9490;  1 drivers
v0x59f7ddd9cbc0_0 .net *"_ivl_72", 31 0, L_0x59f7dddb9620;  1 drivers
L_0x7feeeeb29408 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9cca0_0 .net/2u *"_ivl_76", 1 0, L_0x7feeeeb29408;  1 drivers
v0x59f7ddd9cd80_0 .net *"_ivl_78", 0 0, L_0x59f7dddb9990;  1 drivers
L_0x7feeeeb29450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9ce40_0 .net/2u *"_ivl_80", 1 0, L_0x7feeeeb29450;  1 drivers
v0x59f7ddd9cf20_0 .net *"_ivl_82", 0 0, L_0x59f7dddb9ad0;  1 drivers
v0x59f7ddd9cfe0_0 .net *"_ivl_84", 31 0, L_0x59f7dddb9c50;  1 drivers
L_0x7feeeeb29498 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9d0c0_0 .net/2u *"_ivl_88", 6 0, L_0x7feeeeb29498;  1 drivers
v0x59f7ddd9d1a0_0 .net *"_ivl_90", 0 0, L_0x59f7dddba0d0;  1 drivers
L_0x7feeeeb294e0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9d260_0 .net/2u *"_ivl_92", 6 0, L_0x7feeeeb294e0;  1 drivers
v0x59f7ddd9d340_0 .net *"_ivl_94", 0 0, L_0x59f7dddba170;  1 drivers
v0x59f7ddd9d400_0 .net *"_ivl_96", 31 0, L_0x59f7dddb9e30;  1 drivers
v0x59f7ddd9d4e0_0 .net "alu_control_ex", 3 0, L_0x59f7dddb8b30;  1 drivers
v0x59f7ddd9d5a0_0 .net "alu_control_id", 3 0, v0x59f7ddd93fd0_0;  1 drivers
v0x59f7ddd9d670_0 .var "alu_control_id_ex", 3 0;
v0x59f7ddd9d940_0 .net "alu_in1", 31 0, L_0x59f7dddb97b0;  1 drivers
v0x59f7ddd9da30_0 .net "alu_in1_forwarded", 31 0, L_0x59f7dddb9250;  1 drivers
v0x59f7ddd9daf0_0 .net "alu_in2", 31 0, L_0x59f7dddba5b0;  1 drivers
v0x59f7ddd9dbe0_0 .net "alu_in2_imm", 31 0, L_0x59f7dddba3b0;  1 drivers
v0x59f7ddd9dca0_0 .net "alu_in2_pre_mux", 31 0, L_0x59f7dddb9d90;  1 drivers
v0x59f7ddd9dd80_0 .net "alu_result_ex", 31 0, v0x59f7ddd906f0_0;  1 drivers
v0x59f7ddd9de70_0 .var "alu_result_ex_mem", 31 0;
v0x59f7ddd9df30_0 .net "alu_result_mem", 31 0, v0x59f7ddd9de70_0;  1 drivers
v0x59f7ddd9e010_0 .var "alu_result_mem_wb", 31 0;
v0x59f7ddd9e0f0_0 .net "alu_result_wb", 31 0, v0x59f7ddd9e010_0;  1 drivers
v0x59f7ddd9e1d0_0 .net "alusrc_ex", 0 0, v0x59f7ddd9e360_0;  1 drivers
v0x59f7ddd9e290_0 .net "alusrc_id", 0 0, v0x59f7ddd941b0_0;  1 drivers
v0x59f7ddd9e360_0 .var "alusrc_id_ex", 0 0;
v0x59f7ddd9e400_0 .net "branch_ex", 0 0, v0x59f7ddd9e5a0_0;  1 drivers
v0x59f7ddd9e4d0_0 .net "branch_id", 0 0, v0x59f7ddd94250_0;  1 drivers
v0x59f7ddd9e5a0_0 .var "branch_id_ex", 0 0;
v0x59f7ddd9e640_0 .net "branch_taken_ex", 0 0, v0x59f7ddd91740_0;  1 drivers
v0x59f7ddd9e710_0 .net "branch_target", 31 0, L_0x59f7dddbb3b0;  1 drivers
v0x59f7ddd9e7b0_0 .net "byte_size_ex", 1 0, L_0x59f7dddb8bf0;  1 drivers
v0x59f7ddd9e890_0 .var "byte_size_ex_mem", 1 0;
v0x59f7ddd9e970_0 .net "byte_size_id", 1 0, v0x59f7ddd94310_0;  1 drivers
v0x59f7ddd9ea60_0 .var "byte_size_id_ex", 1 0;
v0x59f7ddd9eb20_0 .net "byte_size_mem", 1 0, L_0x59f7dddbc810;  1 drivers
v0x59f7ddd9ec00_0 .net "clk", 0 0, v0x59f7ddda51f0_0;  1 drivers
v0x59f7ddd9eca0_0 .net "dmem_addr", 31 0, L_0x59f7dddbcac0;  alias, 1 drivers
v0x59f7ddd9ed80_0 .net "dmem_rdata", 31 0, v0x59f7ddda5520_0;  1 drivers
v0x59f7ddd9ee60_0 .net "dmem_ready", 0 0, v0x59f7ddda5680_0;  1 drivers
v0x59f7ddd9ef30_0 .net "dmem_valid", 0 0, L_0x59f7dddb8900;  alias, 1 drivers
v0x59f7ddd9f000_0 .net "dmem_wdata", 31 0, L_0x59f7dddbcd30;  alias, 1 drivers
v0x59f7ddd9f0a0_0 .net "dmem_we", 0 0, L_0x59f7dddbd080;  alias, 1 drivers
v0x59f7ddd9f160_0 .net "dmem_wstrb", 3 0, L_0x59f7dddbd280;  alias, 1 drivers
v0x59f7ddd9f240_0 .var "dmem_wstrb_reg", 3 0;
v0x59f7ddd9f730_0 .net "flush_id_ex", 0 0, L_0x59f7dddbed80;  1 drivers
v0x59f7ddd9f800_0 .net "flush_if_id", 0 0, L_0x59f7dddbed10;  1 drivers
v0x59f7ddd9f8a0_0 .net "forward_a", 1 0, v0x59f7ddd94f90_0;  1 drivers
v0x59f7ddd9f940_0 .net "forward_b", 1 0, v0x59f7ddd95090_0;  1 drivers
v0x59f7ddd9fa10_0 .net "funct3_ex", 2 0, L_0x59f7dddb8710;  1 drivers
v0x59f7ddd9fae0_0 .var "funct3_ex_mem", 2 0;
v0x59f7ddd9fba0_0 .net "funct3_id", 2 0, L_0x59f7ddda6350;  1 drivers
v0x59f7ddd9fc90_0 .var "funct3_id_ex", 2 0;
v0x59f7ddd9fd50_0 .net "funct3_mem", 2 0, L_0x59f7dddbc9f0;  1 drivers
v0x59f7ddd9fe30_0 .net "funct7_ex", 6 0, L_0x59f7dddb89d0;  1 drivers
v0x59f7ddd9ff10_0 .net "funct7_id", 6 0, L_0x59f7ddda6560;  1 drivers
v0x59f7ddda0000_0 .var "funct7_id_ex", 6 0;
v0x59f7ddda00c0_0 .net "imem_addr", 31 0, v0x59f7ddd98e40_0;  alias, 1 drivers
v0x59f7ddda01b0_0 .net "imem_rdata", 31 0, v0x59f7ddda5d60_0;  1 drivers
v0x59f7ddda0280_0 .net "imem_ready", 0 0, v0x59f7ddda5e70_0;  1 drivers
v0x59f7ddda0370_0 .net "imem_valid", 0 0, v0x59f7ddd990b0_0;  alias, 1 drivers
v0x59f7ddda0410_0 .net "imm_ex", 31 0, v0x59f7ddda05a0_0;  1 drivers
v0x59f7ddda04b0_0 .net "imm_id", 31 0, v0x59f7ddd982a0_0;  1 drivers
v0x59f7ddda05a0_0 .var "imm_id_ex", 31 0;
v0x59f7ddda0660_0 .net "instr_id", 31 0, v0x59f7ddd97460_0;  1 drivers
v0x59f7ddda0770_0 .net "instr_if", 31 0, v0x59f7ddd988e0_0;  1 drivers
v0x59f7ddda0880_0 .net "jal_target", 31 0, L_0x59f7dddbb4e0;  1 drivers
v0x59f7ddda0960_0 .net "jalr_target", 31 0, L_0x59f7dddbb220;  1 drivers
v0x59f7ddda0a40_0 .net "jump_ex", 0 0, v0x59f7ddda0c60_0;  1 drivers
v0x59f7ddda0b00_0 .var "jump_ex_mem", 0 0;
v0x59f7ddda0bc0_0 .net "jump_id", 0 0, v0x59f7ddd94600_0;  1 drivers
v0x59f7ddda0c60_0 .var "jump_id_ex", 0 0;
v0x59f7ddda0d00_0 .net "jump_mem", 0 0, L_0x59f7dddbc3a0;  1 drivers
v0x59f7ddda0dc0_0 .var "jump_mem_wb", 0 0;
v0x59f7ddda0e80_0 .net "jump_wb", 0 0, v0x59f7ddda0dc0_0;  1 drivers
v0x59f7ddda0f40_0 .net "less_than_ex", 0 0, L_0x59f7dddbaff0;  1 drivers
v0x59f7ddda1030_0 .net "less_than_u_ex", 0 0, L_0x59f7dddbb0e0;  1 drivers
v0x59f7ddda1120_0 .var "mem_data_mem_wb", 31 0;
v0x59f7ddda1200_0 .net "mem_data_wb", 31 0, v0x59f7ddda1120_0;  1 drivers
v0x59f7ddda12e0_0 .net "mem_read_data_extended", 31 0, L_0x59f7dddbd340;  1 drivers
v0x59f7ddda13c0_0 .var "mem_read_extended", 31 0;
v0x59f7ddda14a0_0 .var "mem_req_pending", 0 0;
v0x59f7ddda1560_0 .net "memread_ex", 0 0, v0x59f7ddda1740_0;  1 drivers
v0x59f7ddda1600_0 .var "memread_ex_mem", 0 0;
v0x59f7ddda16a0_0 .net "memread_id", 0 0, v0x59f7ddd946c0_0;  1 drivers
v0x59f7ddda1740_0 .var "memread_id_ex", 0 0;
v0x59f7ddda17e0_0 .net "memread_mem", 0 0, v0x59f7ddda1600_0;  1 drivers
v0x59f7ddda18a0_0 .net "memtoreg_ex", 0 0, L_0x59f7dddb8070;  1 drivers
v0x59f7ddda1960_0 .var "memtoreg_ex_mem", 0 0;
v0x59f7ddda1a20_0 .net "memtoreg_id", 0 0, v0x59f7ddd94780_0;  1 drivers
v0x59f7ddda1ac0_0 .var "memtoreg_id_ex", 0 0;
v0x59f7ddda1b60_0 .net "memtoreg_mem", 0 0, L_0x59f7dddbc250;  1 drivers
v0x59f7ddda1c20_0 .var "memtoreg_mem_wb", 0 0;
v0x59f7ddda1ce0_0 .net "memtoreg_wb", 0 0, v0x59f7ddda1c20_0;  1 drivers
v0x59f7ddda1da0_0 .net "memwrite_ex", 0 0, L_0x59f7dddb8000;  1 drivers
v0x59f7ddda1e60_0 .var "memwrite_ex_mem", 0 0;
v0x59f7ddda1f20_0 .net "memwrite_id", 0 0, v0x59f7ddd94840_0;  1 drivers
v0x59f7ddda1ff0_0 .var "memwrite_id_ex", 0 0;
v0x59f7ddda2090_0 .net "memwrite_mem", 0 0, v0x59f7ddda1e60_0;  1 drivers
v0x59f7ddda2150_0 .net "opcode_ex", 6 0, v0x59f7ddda2320_0;  1 drivers
v0x59f7ddda2230_0 .net "opcode_id", 6 0, L_0x59f7ddda6160;  1 drivers
v0x59f7ddda2320_0 .var "opcode_id_ex", 6 0;
v0x59f7ddda23e0_0 .net "pc_ex", 31 0, v0x59f7ddda25b0_0;  1 drivers
v0x59f7ddda24c0_0 .net "pc_id", 31 0, v0x59f7ddd97650_0;  1 drivers
v0x59f7ddda25b0_0 .var "pc_id_ex", 31 0;
v0x59f7ddda2670_0 .net "pc_if", 31 0, v0x59f7ddd98ab0_0;  1 drivers
v0x59f7ddda2780_0 .net "pc_plus_4_ex", 31 0, L_0x59f7dddbb180;  1 drivers
v0x59f7ddda2860_0 .var "pc_plus_4_ex_mem", 31 0;
v0x59f7ddda2940_0 .net "pc_plus_4_mem", 31 0, L_0x59f7dddbc5e0;  1 drivers
v0x59f7ddda3230_0 .var "pc_plus_4_mem_wb", 31 0;
v0x59f7ddda3310_0 .net "pc_plus_4_wb", 31 0, v0x59f7ddda3230_0;  1 drivers
v0x59f7ddda33f0_0 .net "pc_src_ex", 0 0, L_0x59f7dddbbe20;  1 drivers
v0x59f7ddda34e0_0 .net "rd_ex", 4 0, v0x59f7ddda3740_0;  1 drivers
v0x59f7ddda35a0_0 .var "rd_ex_mem", 4 0;
v0x59f7ddda3660_0 .net "rd_id", 4 0, L_0x59f7ddda6220;  1 drivers
v0x59f7ddda3740_0 .var "rd_id_ex", 4 0;
v0x59f7ddda3820_0 .net "rd_mem", 4 0, L_0x59f7dddbc750;  1 drivers
v0x59f7ddda38e0_0 .var "rd_mem_wb", 4 0;
v0x59f7ddda39a0_0 .net "rd_wb", 4 0, v0x59f7ddda38e0_0;  1 drivers
v0x59f7ddda3ab0_0 .net "read_data1_ex", 31 0, v0x59f7ddda3c50_0;  1 drivers
v0x59f7ddda3b90_0 .net "read_data1_id", 31 0, L_0x59f7dddb71d0;  1 drivers
v0x59f7ddda3c50_0 .var "read_data1_id_ex", 31 0;
v0x59f7ddda3d10_0 .net "read_data2_ex", 31 0, v0x59f7ddda3ee0_0;  1 drivers
v0x59f7ddda3df0_0 .net "read_data2_id", 31 0, L_0x59f7dddb7bd0;  1 drivers
v0x59f7ddda3ee0_0 .var "read_data2_id_ex", 31 0;
v0x59f7ddda3fa0_0 .net "regwrite_ex", 0 0, L_0x59f7dddb7990;  1 drivers
v0x59f7ddda4060_0 .var "regwrite_ex_mem", 0 0;
v0x59f7ddda4120_0 .net "regwrite_id", 0 0, v0x59f7ddd949e0_0;  1 drivers
v0x59f7ddda41f0_0 .var "regwrite_id_ex", 0 0;
v0x59f7ddda4290_0 .net "regwrite_mem", 0 0, L_0x59f7dddbbfe0;  1 drivers
v0x59f7ddda4360_0 .var "regwrite_mem_wb", 0 0;
v0x59f7ddda4400_0 .net "regwrite_wb", 0 0, v0x59f7ddda4360_0;  1 drivers
v0x59f7ddda44f0_0 .net "rs1_ex", 4 0, L_0x59f7dddb86a0;  1 drivers
v0x59f7ddda45b0_0 .net "rs1_id", 4 0, L_0x59f7ddda63f0;  1 drivers
v0x59f7ddda46a0_0 .var "rs1_id_ex", 4 0;
v0x59f7ddda4780_0 .net "rs2_ex", 4 0, L_0x59f7dddb8780;  1 drivers
v0x59f7ddda4840_0 .net "rs2_id", 4 0, L_0x59f7ddda64c0;  1 drivers
v0x59f7ddda4930_0 .var "rs2_id_ex", 4 0;
v0x59f7ddda4a10_0 .net "rst", 0 0, v0x59f7ddda60c0_0;  1 drivers
v0x59f7ddda4ab0_0 .net "stall", 0 0, L_0x59f7dddbeb80;  1 drivers
v0x59f7ddda4b50_0 .net "target_pc_ex", 31 0, L_0x59f7dddbbad0;  1 drivers
v0x59f7ddda4c10_0 .net "wb_data_before_jump", 31 0, L_0x59f7dddbdde0;  1 drivers
v0x59f7ddda4cd0_0 .net "write_back_data_wb", 31 0, L_0x59f7dddbe0b0;  1 drivers
v0x59f7ddda4dc0_0 .var "write_data_ex_mem", 31 0;
v0x59f7ddda4e80_0 .net "write_data_mem", 31 0, v0x59f7ddda4dc0_0;  1 drivers
v0x59f7ddda4f60_0 .net "zero_flag_ex", 0 0, L_0x59f7dddbaeb0;  1 drivers
E_0x59f7ddc535b0 .event anyedge, v0x59f7ddd9fd50_0, v0x59f7ddd9ed80_0;
E_0x59f7ddc3ea70 .event anyedge, v0x59f7ddd9eb20_0, v0x59f7ddd9df30_0;
L_0x59f7ddda6160 .part v0x59f7ddd97460_0, 0, 7;
L_0x59f7ddda6220 .part v0x59f7ddd97460_0, 7, 5;
L_0x59f7ddda6350 .part v0x59f7ddd97460_0, 12, 3;
L_0x59f7ddda63f0 .part v0x59f7ddd97460_0, 15, 5;
L_0x59f7ddda64c0 .part v0x59f7ddd97460_0, 20, 5;
L_0x59f7ddda6560 .part v0x59f7ddd97460_0, 25, 7;
L_0x59f7dddb8e60 .cmp/eq 2, v0x59f7ddd94f90_0, L_0x7feeeeb292a0;
L_0x59f7dddb8fd0 .cmp/eq 2, v0x59f7ddd94f90_0, L_0x7feeeeb292e8;
L_0x59f7dddb9110 .functor MUXZ 32, v0x59f7ddda3c50_0, L_0x59f7dddbe0b0, L_0x59f7dddb8fd0, C4<>;
L_0x59f7dddb9250 .functor MUXZ 32, L_0x59f7dddb9110, v0x59f7ddd9de70_0, L_0x59f7dddb8e60, C4<>;
L_0x59f7dddb9350 .cmp/eq 7, v0x59f7ddda2320_0, L_0x7feeeeb29330;
L_0x59f7dddb9490 .cmp/eq 7, v0x59f7ddda2320_0, L_0x7feeeeb293c0;
L_0x59f7dddb9620 .functor MUXZ 32, L_0x59f7dddb9250, v0x59f7ddda25b0_0, L_0x59f7dddb9490, C4<>;
L_0x59f7dddb97b0 .functor MUXZ 32, L_0x59f7dddb9620, L_0x7feeeeb29378, L_0x59f7dddb9350, C4<>;
L_0x59f7dddb9990 .cmp/eq 2, v0x59f7ddd95090_0, L_0x7feeeeb29408;
L_0x59f7dddb9ad0 .cmp/eq 2, v0x59f7ddd95090_0, L_0x7feeeeb29450;
L_0x59f7dddb9c50 .functor MUXZ 32, v0x59f7ddda3ee0_0, L_0x59f7dddbe0b0, L_0x59f7dddb9ad0, C4<>;
L_0x59f7dddb9d90 .functor MUXZ 32, L_0x59f7dddb9c50, v0x59f7ddd9de70_0, L_0x59f7dddb9990, C4<>;
L_0x59f7dddba0d0 .cmp/eq 7, v0x59f7ddda2320_0, L_0x7feeeeb29498;
L_0x59f7dddba170 .cmp/eq 7, v0x59f7ddda2320_0, L_0x7feeeeb294e0;
L_0x59f7dddb9e30 .functor MUXZ 32, v0x59f7ddda05a0_0, v0x59f7ddda05a0_0, L_0x59f7dddba170, C4<>;
L_0x59f7dddba3b0 .functor MUXZ 32, L_0x59f7dddb9e30, v0x59f7ddda05a0_0, L_0x59f7dddba0d0, C4<>;
L_0x59f7dddba5b0 .functor MUXZ 32, L_0x59f7dddb9d90, L_0x59f7dddba3b0, v0x59f7ddd9e360_0, C4<>;
L_0x59f7dddbb180 .arith/sum 32, v0x59f7ddda25b0_0, L_0x7feeeeb29600;
L_0x59f7dddbb3b0 .arith/sum 32, v0x59f7ddda25b0_0, v0x59f7ddda05a0_0;
L_0x59f7dddbb4e0 .arith/sum 32, v0x59f7ddda25b0_0, v0x59f7ddda05a0_0;
L_0x59f7dddbb660 .arith/sum 32, L_0x59f7dddb97b0, v0x59f7ddda05a0_0;
L_0x59f7dddb8cc0 .cmp/eq 7, v0x59f7ddda2320_0, L_0x7feeeeb29690;
L_0x59f7dddbb940 .functor MUXZ 32, L_0x59f7dddbb3b0, L_0x59f7dddbb4e0, v0x59f7ddda0c60_0, C4<>;
L_0x59f7dddbbad0 .functor MUXZ 32, L_0x59f7dddbb940, L_0x59f7dddbb220, L_0x59f7dddb8cc0, C4<>;
L_0x59f7dddbcc10 .reduce/nor v0x59f7ddda14a0_0;
L_0x59f7dddbdde0 .functor MUXZ 32, v0x59f7ddd9e010_0, v0x59f7ddda1120_0, v0x59f7ddda1c20_0, C4<>;
L_0x59f7dddbe0b0 .functor MUXZ 32, L_0x59f7dddbdde0, v0x59f7ddda3230_0, v0x59f7ddda0dc0_0, C4<>;
S_0x59f7ddd3f9d0 .scope module, "arithmetic_logic_unit" "alu" 5 382, 6 12 0, S_0x59f7ddd3f210;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero_flag";
    .port_info 5 /OUTPUT 1 "less_than";
    .port_info 6 /OUTPUT 1 "less_than_u";
P_0x59f7ddd8f390 .param/l "ALU_ADD" 1 6 27, C4<0000>;
P_0x59f7ddd8f3d0 .param/l "ALU_AND" 1 6 29, C4<0010>;
P_0x59f7ddd8f410 .param/l "ALU_DIV" 1 6 39, C4<1100>;
P_0x59f7ddd8f450 .param/l "ALU_DIVU" 1 6 40, C4<1101>;
P_0x59f7ddd8f490 .param/l "ALU_MUL" 1 6 37, C4<1010>;
P_0x59f7ddd8f4d0 .param/l "ALU_MULH" 1 6 38, C4<1011>;
P_0x59f7ddd8f510 .param/l "ALU_OR" 1 6 30, C4<0011>;
P_0x59f7ddd8f550 .param/l "ALU_REM" 1 6 41, C4<1110>;
P_0x59f7ddd8f590 .param/l "ALU_REMU" 1 6 42, C4<1111>;
P_0x59f7ddd8f5d0 .param/l "ALU_SLL" 1 6 32, C4<0101>;
P_0x59f7ddd8f610 .param/l "ALU_SLT" 1 6 35, C4<1000>;
P_0x59f7ddd8f650 .param/l "ALU_SLTU" 1 6 36, C4<1001>;
P_0x59f7ddd8f690 .param/l "ALU_SRA" 1 6 34, C4<0111>;
P_0x59f7ddd8f6d0 .param/l "ALU_SRL" 1 6 33, C4<0110>;
P_0x59f7ddd8f710 .param/l "ALU_SUB" 1 6 28, C4<0001>;
P_0x59f7ddd8f750 .param/l "ALU_XOR" 1 6 31, C4<0100>;
L_0x59f7dddb95b0 .functor BUFZ 32, L_0x59f7dddb97b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59f7dddba740 .functor BUFZ 32, L_0x59f7dddba5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59f7ddd8fff0_0 .net *"_ivl_10", 63 0, L_0x59f7dddbaad0;  1 drivers
L_0x7feeeeb29528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd900f0_0 .net *"_ivl_13", 31 0, L_0x7feeeeb29528;  1 drivers
v0x59f7ddd901d0_0 .net *"_ivl_14", 63 0, L_0x59f7dddbac00;  1 drivers
L_0x7feeeeb29570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd90290_0 .net *"_ivl_17", 31 0, L_0x7feeeeb29570;  1 drivers
L_0x7feeeeb295b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd90370_0 .net/2u *"_ivl_20", 31 0, L_0x7feeeeb295b8;  1 drivers
v0x59f7ddd90450_0 .net/s *"_ivl_4", 63 0, L_0x59f7dddba7b0;  1 drivers
v0x59f7ddd90530_0 .net/s *"_ivl_6", 63 0, L_0x59f7dddba8a0;  1 drivers
v0x59f7ddd90610_0 .net "alu_control", 3 0, L_0x59f7dddb8b30;  alias, 1 drivers
v0x59f7ddd906f0_0 .var "alu_result", 31 0;
v0x59f7ddd907d0_0 .net "in1", 31 0, L_0x59f7dddb97b0;  alias, 1 drivers
v0x59f7ddd908b0_0 .net/s "in1_signed", 31 0, L_0x59f7dddb95b0;  1 drivers
v0x59f7ddd90990_0 .net "in2", 31 0, L_0x59f7dddba5b0;  alias, 1 drivers
v0x59f7ddd90a70_0 .net/s "in2_signed", 31 0, L_0x59f7dddba740;  1 drivers
v0x59f7ddd90b50_0 .net "less_than", 0 0, L_0x59f7dddbaff0;  alias, 1 drivers
v0x59f7ddd90c10_0 .net "less_than_u", 0 0, L_0x59f7dddbb0e0;  alias, 1 drivers
v0x59f7ddd90cd0_0 .net/s "mul_result_signed", 63 0, L_0x59f7dddba990;  1 drivers
v0x59f7ddd90db0_0 .net "mul_result_unsigned", 63 0, L_0x59f7dddbad30;  1 drivers
v0x59f7ddd90e90_0 .net "zero_flag", 0 0, L_0x59f7dddbaeb0;  alias, 1 drivers
E_0x59f7ddd8ff70/0 .event anyedge, v0x59f7ddd90610_0, v0x59f7ddd907d0_0, v0x59f7ddd90990_0, v0x59f7ddd908b0_0;
E_0x59f7ddd8ff70/1 .event anyedge, v0x59f7ddd90a70_0, v0x59f7ddd90cd0_0;
E_0x59f7ddd8ff70 .event/or E_0x59f7ddd8ff70/0, E_0x59f7ddd8ff70/1;
L_0x59f7dddba7b0 .extend/s 64, L_0x59f7dddb95b0;
L_0x59f7dddba8a0 .extend/s 64, L_0x59f7dddba740;
L_0x59f7dddba990 .arith/mult 64, L_0x59f7dddba7b0, L_0x59f7dddba8a0;
L_0x59f7dddbaad0 .concat [ 32 32 0 0], L_0x59f7dddb97b0, L_0x7feeeeb29528;
L_0x59f7dddbac00 .concat [ 32 32 0 0], L_0x59f7dddba5b0, L_0x7feeeeb29570;
L_0x59f7dddbad30 .arith/mult 64, L_0x59f7dddbaad0, L_0x59f7dddbac00;
L_0x59f7dddbaeb0 .cmp/eq 32, v0x59f7ddd906f0_0, L_0x7feeeeb295b8;
L_0x59f7dddbaff0 .cmp/gt.s 32, L_0x59f7dddba740, L_0x59f7dddb95b0;
L_0x59f7dddbb0e0 .cmp/gt 32, L_0x59f7dddba5b0, L_0x59f7dddb97b0;
S_0x59f7ddd3fdb0 .scope module, "branch_unit" "branch_logic" 5 393, 7 1 0, S_0x59f7ddd3f210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "zero_flag";
    .port_info 3 /INPUT 1 "less_than";
    .port_info 4 /INPUT 1 "less_than_u";
    .port_info 5 /OUTPUT 1 "taken";
P_0x59f7ddd40190 .param/l "BEQ" 1 7 18, C4<000>;
P_0x59f7ddd401d0 .param/l "BGE" 1 7 21, C4<101>;
P_0x59f7ddd40210 .param/l "BGEU" 1 7 23, C4<111>;
P_0x59f7ddd40250 .param/l "BLT" 1 7 20, C4<100>;
P_0x59f7ddd40290 .param/l "BLTU" 1 7 22, C4<110>;
P_0x59f7ddd402d0 .param/l "BNE" 1 7 19, C4<001>;
v0x59f7ddd91440_0 .net "branch", 0 0, v0x59f7ddd9e5a0_0;  alias, 1 drivers
v0x59f7ddd91520_0 .net "funct3", 2 0, L_0x59f7dddb8710;  alias, 1 drivers
v0x59f7ddd91600_0 .net "less_than", 0 0, L_0x59f7dddbaff0;  alias, 1 drivers
v0x59f7ddd916a0_0 .net "less_than_u", 0 0, L_0x59f7dddbb0e0;  alias, 1 drivers
v0x59f7ddd91740_0 .var "taken", 0 0;
v0x59f7ddd91830_0 .net "zero_flag", 0 0, L_0x59f7dddbaeb0;  alias, 1 drivers
E_0x59f7ddd913d0/0 .event anyedge, v0x59f7ddd91440_0, v0x59f7ddd91520_0, v0x59f7ddd90e90_0, v0x59f7ddd90b50_0;
E_0x59f7ddd913d0/1 .event anyedge, v0x59f7ddd90c10_0;
E_0x59f7ddd913d0 .event/or E_0x59f7ddd913d0/0, E_0x59f7ddd913d0/1;
S_0x59f7ddd40570 .scope module, "control_unit" "control" 5 219, 8 8 0, S_0x59f7ddd3f210;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_control";
    .port_info 4 /OUTPUT 1 "regwrite";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "memread";
    .port_info 7 /OUTPUT 1 "memwrite";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 2 "aluop";
    .port_info 12 /OUTPUT 2 "byte_size";
P_0x59f7ddd919c0 .param/l "ALU_ADD" 1 8 45, C4<0000>;
P_0x59f7ddd91a00 .param/l "ALU_AND" 1 8 47, C4<0010>;
P_0x59f7ddd91a40 .param/l "ALU_DIV" 1 8 57, C4<1100>;
P_0x59f7ddd91a80 .param/l "ALU_DIVU" 1 8 58, C4<1101>;
P_0x59f7ddd91ac0 .param/l "ALU_MUL" 1 8 55, C4<1010>;
P_0x59f7ddd91b00 .param/l "ALU_MULH" 1 8 56, C4<1011>;
P_0x59f7ddd91b40 .param/l "ALU_OR" 1 8 48, C4<0011>;
P_0x59f7ddd91b80 .param/l "ALU_REM" 1 8 59, C4<1110>;
P_0x59f7ddd91bc0 .param/l "ALU_REMU" 1 8 60, C4<1111>;
P_0x59f7ddd91c00 .param/l "ALU_SLL" 1 8 50, C4<0101>;
P_0x59f7ddd91c40 .param/l "ALU_SLT" 1 8 53, C4<1000>;
P_0x59f7ddd91c80 .param/l "ALU_SLTU" 1 8 54, C4<1001>;
P_0x59f7ddd91cc0 .param/l "ALU_SRA" 1 8 52, C4<0111>;
P_0x59f7ddd91d00 .param/l "ALU_SRL" 1 8 51, C4<0110>;
P_0x59f7ddd91d40 .param/l "ALU_SUB" 1 8 46, C4<0001>;
P_0x59f7ddd91d80 .param/l "ALU_XOR" 1 8 49, C4<0100>;
P_0x59f7ddd91dc0 .param/l "F3_ADD_SUB" 1 8 66, C4<000>;
P_0x59f7ddd91e00 .param/l "F3_AND" 1 8 73, C4<111>;
P_0x59f7ddd91e40 .param/l "F3_BEQ" 1 8 83, C4<000>;
P_0x59f7ddd91e80 .param/l "F3_BGE" 1 8 86, C4<101>;
P_0x59f7ddd91ec0 .param/l "F3_BGEU" 1 8 88, C4<111>;
P_0x59f7ddd91f00 .param/l "F3_BLT" 1 8 85, C4<100>;
P_0x59f7ddd91f40 .param/l "F3_BLTU" 1 8 87, C4<110>;
P_0x59f7ddd91f80 .param/l "F3_BNE" 1 8 84, C4<001>;
P_0x59f7ddd91fc0 .param/l "F3_BYTE" 1 8 76, C4<000>;
P_0x59f7ddd92000 .param/l "F3_BYTE_U" 1 8 79, C4<100>;
P_0x59f7ddd92040 .param/l "F3_DIV" 1 8 93, C4<100>;
P_0x59f7ddd92080 .param/l "F3_DIVU" 1 8 94, C4<101>;
P_0x59f7ddd920c0 .param/l "F3_HALF" 1 8 77, C4<001>;
P_0x59f7ddd92100 .param/l "F3_HALF_U" 1 8 80, C4<101>;
P_0x59f7ddd92140 .param/l "F3_MUL" 1 8 91, C4<000>;
P_0x59f7ddd92180 .param/l "F3_MULH" 1 8 92, C4<001>;
P_0x59f7ddd921c0 .param/l "F3_OR" 1 8 72, C4<110>;
P_0x59f7ddd92200 .param/l "F3_REM" 1 8 95, C4<110>;
P_0x59f7ddd92240 .param/l "F3_REMU" 1 8 96, C4<111>;
P_0x59f7ddd92280 .param/l "F3_SLL" 1 8 67, C4<001>;
P_0x59f7ddd922c0 .param/l "F3_SLT" 1 8 68, C4<010>;
P_0x59f7ddd92300 .param/l "F3_SLTU" 1 8 69, C4<011>;
P_0x59f7ddd92340 .param/l "F3_SRL_SRA" 1 8 71, C4<101>;
P_0x59f7ddd92380 .param/l "F3_WORD" 1 8 78, C4<010>;
P_0x59f7ddd923c0 .param/l "F3_XOR" 1 8 70, C4<100>;
P_0x59f7ddd92400 .param/l "F7_DEFAULT" 1 8 102, C4<0000000>;
P_0x59f7ddd92440 .param/l "F7_MULDIV" 1 8 104, C4<0000001>;
P_0x59f7ddd92480 .param/l "F7_SUB_SRA" 1 8 103, C4<0100000>;
P_0x59f7ddd924c0 .param/l "OP_AUIPC" 1 8 39, C4<0010111>;
P_0x59f7ddd92500 .param/l "OP_BRANCH" 1 8 35, C4<1100011>;
P_0x59f7ddd92540 .param/l "OP_I_TYPE" 1 8 32, C4<0010011>;
P_0x59f7ddd92580 .param/l "OP_JAL" 1 8 36, C4<1101111>;
P_0x59f7ddd925c0 .param/l "OP_JALR" 1 8 37, C4<1100111>;
P_0x59f7ddd92600 .param/l "OP_LOAD" 1 8 33, C4<0000011>;
P_0x59f7ddd92640 .param/l "OP_LUI" 1 8 38, C4<0110111>;
P_0x59f7ddd92680 .param/l "OP_R_TYPE" 1 8 31, C4<0110011>;
P_0x59f7ddd926c0 .param/l "OP_STORE" 1 8 34, C4<0100011>;
v0x59f7ddd93fd0_0 .var "alu_control", 3 0;
v0x59f7ddd940d0_0 .var "aluop", 1 0;
v0x59f7ddd941b0_0 .var "alusrc", 0 0;
v0x59f7ddd94250_0 .var "branch", 0 0;
v0x59f7ddd94310_0 .var "byte_size", 1 0;
v0x59f7ddd94440_0 .net "funct3", 2 0, L_0x59f7ddda6350;  alias, 1 drivers
v0x59f7ddd94520_0 .net "funct7", 6 0, L_0x59f7ddda6560;  alias, 1 drivers
v0x59f7ddd94600_0 .var "jump", 0 0;
v0x59f7ddd946c0_0 .var "memread", 0 0;
v0x59f7ddd94780_0 .var "memtoreg", 0 0;
v0x59f7ddd94840_0 .var "memwrite", 0 0;
v0x59f7ddd94900_0 .net "opcode", 6 0, L_0x59f7ddda6160;  alias, 1 drivers
v0x59f7ddd949e0_0 .var "regwrite", 0 0;
E_0x59f7ddc3eb30 .event anyedge, v0x59f7ddd94900_0, v0x59f7ddd94520_0, v0x59f7ddd94440_0;
S_0x59f7ddd94c40 .scope module, "fwd_unit" "forwarding_unit" 5 346, 9 1 0, S_0x59f7ddd3f210;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs1_ex";
    .port_info 1 /INPUT 5 "rs2_ex";
    .port_info 2 /INPUT 5 "rd_mem";
    .port_info 3 /INPUT 5 "rd_wb";
    .port_info 4 /INPUT 1 "regwrite_mem";
    .port_info 5 /INPUT 1 "regwrite_wb";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v0x59f7ddd94f90_0 .var "forward_a", 1 0;
v0x59f7ddd95090_0 .var "forward_b", 1 0;
v0x59f7ddd95170_0 .net "rd_mem", 4 0, L_0x59f7dddbc750;  alias, 1 drivers
v0x59f7ddd95230_0 .net "rd_wb", 4 0, v0x59f7ddda38e0_0;  alias, 1 drivers
v0x59f7ddd95310_0 .net "regwrite_mem", 0 0, L_0x59f7dddbbfe0;  alias, 1 drivers
v0x59f7ddd95420_0 .net "regwrite_wb", 0 0, v0x59f7ddda4360_0;  alias, 1 drivers
v0x59f7ddd954e0_0 .net "rs1_ex", 4 0, L_0x59f7dddb86a0;  alias, 1 drivers
v0x59f7ddd955c0_0 .net "rs2_ex", 4 0, L_0x59f7dddb8780;  alias, 1 drivers
E_0x59f7ddd94ef0/0 .event anyedge, v0x59f7ddd95310_0, v0x59f7ddd95170_0, v0x59f7ddd954e0_0, v0x59f7ddd95420_0;
E_0x59f7ddd94ef0/1 .event anyedge, v0x59f7ddd95230_0, v0x59f7ddd955c0_0;
E_0x59f7ddd94ef0 .event/or E_0x59f7ddd94ef0/0, E_0x59f7ddd94ef0/1;
S_0x59f7ddd957f0 .scope module, "hazard_unit" "hazard_detection" 5 597, 10 16 0, S_0x59f7ddd3f210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "memread_id_ex";
    .port_info 1 /INPUT 5 "rd_id_ex";
    .port_info 2 /INPUT 5 "rs1_id";
    .port_info 3 /INPUT 5 "rs2_id";
    .port_info 4 /INPUT 1 "branch_taken";
    .port_info 5 /INPUT 1 "imem_ready";
    .port_info 6 /INPUT 1 "dmem_ready";
    .port_info 7 /INPUT 1 "dmem_valid";
    .port_info 8 /OUTPUT 1 "stall";
    .port_info 9 /OUTPUT 1 "flush_if_id";
    .port_info 10 /OUTPUT 1 "flush_id_ex";
L_0x59f7dddbe330 .functor AND 1, v0x59f7ddda1740_0, L_0x59f7dddbe240, C4<1>, C4<1>;
L_0x59f7dddbe5c0 .functor OR 1, L_0x59f7dddbe3f0, L_0x59f7dddbe520, C4<0>, C4<0>;
L_0x59f7dddbe680 .functor AND 1, L_0x59f7dddbe330, L_0x59f7dddbe5c0, C4<1>, C4<1>;
L_0x59f7dddbe860 .functor AND 1, L_0x59f7dddb8900, L_0x59f7dddbe790, C4<1>, C4<1>;
L_0x59f7dddbeac0 .functor OR 1, L_0x59f7dddbe680, L_0x59f7dddbe860, C4<0>, C4<0>;
L_0x59f7dddbeb80 .functor OR 1, L_0x59f7dddbeac0, L_0x59f7dddbe990, C4<0>, C4<0>;
L_0x59f7dddbed10 .functor BUFZ 1, L_0x59f7dddbbe20, C4<0>, C4<0>, C4<0>;
L_0x59f7dddbed80 .functor OR 1, L_0x59f7dddbe680, L_0x59f7dddbbe20, C4<0>, C4<0>;
L_0x7feeeeb296d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd959d0_0 .net/2u *"_ivl_0", 4 0, L_0x7feeeeb296d8;  1 drivers
v0x59f7ddd95ad0_0 .net *"_ivl_11", 0 0, L_0x59f7dddbe5c0;  1 drivers
v0x59f7ddd95b90_0 .net *"_ivl_15", 0 0, L_0x59f7dddbe790;  1 drivers
v0x59f7ddd95c30_0 .net *"_ivl_2", 0 0, L_0x59f7dddbe240;  1 drivers
v0x59f7ddd95cf0_0 .net *"_ivl_21", 0 0, L_0x59f7dddbeac0;  1 drivers
v0x59f7ddd95e00_0 .net *"_ivl_5", 0 0, L_0x59f7dddbe330;  1 drivers
v0x59f7ddd95ec0_0 .net *"_ivl_6", 0 0, L_0x59f7dddbe3f0;  1 drivers
v0x59f7ddd95f80_0 .net *"_ivl_8", 0 0, L_0x59f7dddbe520;  1 drivers
v0x59f7ddd96040_0 .net "branch_taken", 0 0, L_0x59f7dddbbe20;  alias, 1 drivers
v0x59f7ddd96190_0 .net "dmem_ready", 0 0, v0x59f7ddda5680_0;  alias, 1 drivers
v0x59f7ddd96250_0 .net "dmem_stall", 0 0, L_0x59f7dddbe860;  1 drivers
v0x59f7ddd96310_0 .net "dmem_valid", 0 0, L_0x59f7dddb8900;  alias, 1 drivers
v0x59f7ddd963d0_0 .net "flush_id_ex", 0 0, L_0x59f7dddbed80;  alias, 1 drivers
v0x59f7ddd96490_0 .net "flush_if_id", 0 0, L_0x59f7dddbed10;  alias, 1 drivers
v0x59f7ddd96550_0 .net "imem_ready", 0 0, v0x59f7ddda5e70_0;  alias, 1 drivers
v0x59f7ddd96610_0 .net "imem_stall", 0 0, L_0x59f7dddbe990;  1 drivers
v0x59f7ddd966d0_0 .net "load_use_hazard", 0 0, L_0x59f7dddbe680;  1 drivers
v0x59f7ddd968a0_0 .net "memread_id_ex", 0 0, v0x59f7ddda1740_0;  alias, 1 drivers
v0x59f7ddd96960_0 .net "rd_id_ex", 4 0, v0x59f7ddda3740_0;  alias, 1 drivers
v0x59f7ddd96a40_0 .net "rs1_id", 4 0, L_0x59f7ddda63f0;  alias, 1 drivers
v0x59f7ddd96b20_0 .net "rs2_id", 4 0, L_0x59f7ddda64c0;  alias, 1 drivers
v0x59f7ddd96c00_0 .net "stall", 0 0, L_0x59f7dddbeb80;  alias, 1 drivers
L_0x59f7dddbe240 .cmp/ne 5, v0x59f7ddda3740_0, L_0x7feeeeb296d8;
L_0x59f7dddbe3f0 .cmp/eq 5, v0x59f7ddda3740_0, L_0x59f7ddda63f0;
L_0x59f7dddbe520 .cmp/eq 5, v0x59f7ddda3740_0, L_0x59f7ddda64c0;
L_0x59f7dddbe790 .reduce/nor v0x59f7ddda5680_0;
L_0x59f7dddbe990 .reduce/nor v0x59f7ddda5e70_0;
S_0x59f7ddd96e20 .scope module, "if_id_reg" "PIPELINE_REG_IF_ID" 5 203, 11 1 0, S_0x59f7ddd3f210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /OUTPUT 32 "instr_out";
    .port_info 7 /OUTPUT 32 "pc_out";
P_0x59f7ddd96fb0 .param/l "NOP" 1 11 13, C4<00000000000000000000000000010011>;
v0x59f7ddd971f0_0 .net "clock", 0 0, v0x59f7ddda51f0_0;  alias, 1 drivers
v0x59f7ddd972d0_0 .net "flush", 0 0, L_0x59f7dddbed10;  alias, 1 drivers
v0x59f7ddd97390_0 .net "instr_in", 31 0, v0x59f7ddd988e0_0;  alias, 1 drivers
v0x59f7ddd97460_0 .var "instr_out", 31 0;
v0x59f7ddd97520_0 .net "pc_in", 31 0, v0x59f7ddd98ab0_0;  alias, 1 drivers
v0x59f7ddd97650_0 .var "pc_out", 31 0;
v0x59f7ddd97730_0 .net "reset", 0 0, v0x59f7ddda60c0_0;  alias, 1 drivers
v0x59f7ddd977f0_0 .net "stall", 0 0, L_0x59f7dddbeb80;  alias, 1 drivers
E_0x59f7ddd97170 .event posedge, v0x59f7ddd97730_0, v0x59f7ddd971f0_0;
S_0x59f7ddd979c0 .scope module, "immediate_generator" "imm_gen" 5 249, 12 1 0, S_0x59f7ddd3f210;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
P_0x59f7ddd97b50 .param/l "OP_AUIPC" 1 12 17, C4<0010111>;
P_0x59f7ddd97b90 .param/l "OP_BRANCH" 1 12 15, C4<1100011>;
P_0x59f7ddd97bd0 .param/l "OP_I_TYPE" 1 12 11, C4<0010011>;
P_0x59f7ddd97c10 .param/l "OP_JAL" 1 12 18, C4<1101111>;
P_0x59f7ddd97c50 .param/l "OP_JALR" 1 12 13, C4<1100111>;
P_0x59f7ddd97c90 .param/l "OP_LOAD" 1 12 12, C4<0000011>;
P_0x59f7ddd97cd0 .param/l "OP_LUI" 1 12 16, C4<0110111>;
P_0x59f7ddd97d10 .param/l "OP_R_TYPE" 1 12 10, C4<0110011>;
P_0x59f7ddd97d50 .param/l "OP_STORE" 1 12 14, C4<0100011>;
v0x59f7ddd982a0_0 .var "imm", 31 0;
v0x59f7ddd983a0_0 .net "instr", 31 0, v0x59f7ddd97460_0;  alias, 1 drivers
v0x59f7ddd98460_0 .net "opcode", 6 0, L_0x59f7dddb7e30;  1 drivers
E_0x59f7ddd98220 .event anyedge, v0x59f7ddd98460_0, v0x59f7ddd97460_0;
L_0x59f7dddb7e30 .part v0x59f7ddd97460_0, 0, 7;
S_0x59f7ddd98590 .scope module, "instruction_fetch" "IFU" 5 186, 13 1 0, S_0x59f7ddd3f210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 32 "target_pc";
    .port_info 5 /OUTPUT 32 "imem_addr";
    .port_info 6 /OUTPUT 1 "imem_valid";
    .port_info 7 /INPUT 32 "imem_rdata";
    .port_info 8 /INPUT 1 "imem_ready";
    .port_info 9 /OUTPUT 32 "PC_out";
    .port_info 10 /OUTPUT 32 "Instruction_Code";
v0x59f7ddd988e0_0 .var "Instruction_Code", 31 0;
v0x59f7ddd989f0_0 .var "PC", 31 0;
v0x59f7ddd98ab0_0 .var "PC_out", 31 0;
L_0x7feeeeb29018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd98bb0_0 .net/2u *"_ivl_0", 31 0, L_0x7feeeeb29018;  1 drivers
v0x59f7ddd98c70_0 .net *"_ivl_2", 31 0, L_0x59f7dddb67b0;  1 drivers
v0x59f7ddd98da0_0 .net "clock", 0 0, v0x59f7ddda51f0_0;  alias, 1 drivers
v0x59f7ddd98e40_0 .var "imem_addr", 31 0;
v0x59f7ddd98f00_0 .net "imem_rdata", 31 0, v0x59f7ddda5d60_0;  alias, 1 drivers
v0x59f7ddd98fe0_0 .net "imem_ready", 0 0, v0x59f7ddda5e70_0;  alias, 1 drivers
v0x59f7ddd990b0_0 .var "imem_valid", 0 0;
v0x59f7ddd99150_0 .net "next_pc", 31 0, L_0x59f7dddb68a0;  1 drivers
v0x59f7ddd99230_0 .net "pc_src", 0 0, L_0x59f7dddbbe20;  alias, 1 drivers
v0x59f7ddd99300_0 .net "reset", 0 0, v0x59f7ddda60c0_0;  alias, 1 drivers
v0x59f7ddd993d0_0 .net "stall", 0 0, L_0x59f7dddbeb80;  alias, 1 drivers
v0x59f7ddd99470_0 .net "target_pc", 31 0, L_0x59f7dddbbad0;  alias, 1 drivers
E_0x59f7ddd98880 .event anyedge, v0x59f7ddd989f0_0;
L_0x59f7dddb67b0 .arith/sum 32, v0x59f7ddd989f0_0, L_0x7feeeeb29018;
L_0x59f7dddb68a0 .functor MUXZ 32, L_0x59f7dddb67b0, L_0x59f7dddbbad0, L_0x59f7dddbbe20, C4<>;
S_0x59f7ddd996d0 .scope module, "register_file" "reg_file" 5 236, 14 1 0, S_0x59f7ddd3f210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read_reg_num1";
    .port_info 3 /INPUT 5 "read_reg_num2";
    .port_info 4 /OUTPUT 32 "read_data1";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 5 "write_reg";
    .port_info 8 /INPUT 32 "write_data";
L_0x59f7ddd38030 .functor AND 1, v0x59f7ddda4360_0, L_0x59f7dddb6a80, C4<1>, C4<1>;
L_0x59f7ddcb0bc0 .functor AND 1, L_0x59f7ddd38030, L_0x59f7dddb6ba0, C4<1>, C4<1>;
L_0x59f7ddc69840 .functor AND 1, v0x59f7ddda4360_0, L_0x59f7dddb7530, C4<1>, C4<1>;
L_0x59f7ddcabc40 .functor AND 1, L_0x59f7ddc69840, L_0x59f7dddb7660, C4<1>, C4<1>;
L_0x7feeeeb29060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd99a20_0 .net/2u *"_ivl_0", 4 0, L_0x7feeeeb29060;  1 drivers
L_0x7feeeeb290f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd99b20_0 .net/2u *"_ivl_10", 4 0, L_0x7feeeeb290f0;  1 drivers
v0x59f7ddd99c00_0 .net *"_ivl_12", 0 0, L_0x59f7dddb6ba0;  1 drivers
v0x59f7ddd99ca0_0 .net *"_ivl_15", 0 0, L_0x59f7ddcb0bc0;  1 drivers
v0x59f7ddd99d60_0 .net *"_ivl_16", 31 0, L_0x59f7dddb6da0;  1 drivers
v0x59f7ddd99e90_0 .net *"_ivl_18", 6 0, L_0x59f7dddb6e70;  1 drivers
v0x59f7ddd99f70_0 .net *"_ivl_2", 0 0, L_0x59f7dddb69e0;  1 drivers
L_0x7feeeeb29138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9a030_0 .net *"_ivl_21", 1 0, L_0x7feeeeb29138;  1 drivers
v0x59f7ddd9a110_0 .net *"_ivl_22", 31 0, L_0x59f7dddb7000;  1 drivers
L_0x7feeeeb29180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9a280_0 .net/2u *"_ivl_26", 4 0, L_0x7feeeeb29180;  1 drivers
v0x59f7ddd9a360_0 .net *"_ivl_28", 0 0, L_0x59f7dddb73b0;  1 drivers
L_0x7feeeeb291c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9a420_0 .net/2u *"_ivl_30", 31 0, L_0x7feeeeb291c8;  1 drivers
v0x59f7ddd9a500_0 .net *"_ivl_32", 0 0, L_0x59f7dddb7530;  1 drivers
v0x59f7ddd9a5c0_0 .net *"_ivl_35", 0 0, L_0x59f7ddc69840;  1 drivers
L_0x7feeeeb29210 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9a680_0 .net/2u *"_ivl_36", 4 0, L_0x7feeeeb29210;  1 drivers
v0x59f7ddd9a760_0 .net *"_ivl_38", 0 0, L_0x59f7dddb7660;  1 drivers
L_0x7feeeeb290a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9a820_0 .net/2u *"_ivl_4", 31 0, L_0x7feeeeb290a8;  1 drivers
v0x59f7ddd9aa10_0 .net *"_ivl_41", 0 0, L_0x59f7ddcabc40;  1 drivers
v0x59f7ddd9aad0_0 .net *"_ivl_42", 31 0, L_0x59f7dddb7800;  1 drivers
v0x59f7ddd9abb0_0 .net *"_ivl_44", 6 0, L_0x59f7dddb78a0;  1 drivers
L_0x7feeeeb29258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59f7ddd9ac90_0 .net *"_ivl_47", 1 0, L_0x7feeeeb29258;  1 drivers
v0x59f7ddd9ad70_0 .net *"_ivl_48", 31 0, L_0x59f7dddb7ae0;  1 drivers
v0x59f7ddd9ae50_0 .net *"_ivl_6", 0 0, L_0x59f7dddb6a80;  1 drivers
v0x59f7ddd9af10_0 .net *"_ivl_9", 0 0, L_0x59f7ddd38030;  1 drivers
v0x59f7ddd9afd0_0 .net "clock", 0 0, v0x59f7ddda51f0_0;  alias, 1 drivers
v0x59f7ddd9b070_0 .var/i "i", 31 0;
v0x59f7ddd9b150_0 .net "read_data1", 31 0, L_0x59f7dddb71d0;  alias, 1 drivers
v0x59f7ddd9b230_0 .net "read_data2", 31 0, L_0x59f7dddb7bd0;  alias, 1 drivers
v0x59f7ddd9b310_0 .net "read_reg_num1", 4 0, L_0x59f7ddda63f0;  alias, 1 drivers
v0x59f7ddd9b3d0_0 .net "read_reg_num2", 4 0, L_0x59f7ddda64c0;  alias, 1 drivers
v0x59f7ddd9b470 .array "registers", 0 31, 31 0;
v0x59f7ddd9b510_0 .net "regwrite", 0 0, v0x59f7ddda4360_0;  alias, 1 drivers
v0x59f7ddd9b5e0_0 .net "reset", 0 0, v0x59f7ddda60c0_0;  alias, 1 drivers
v0x59f7ddd9b8e0_0 .net "write_data", 31 0, L_0x59f7dddbe0b0;  alias, 1 drivers
v0x59f7ddd9b9a0_0 .net "write_reg", 4 0, v0x59f7ddda38e0_0;  alias, 1 drivers
L_0x59f7dddb69e0 .cmp/eq 5, L_0x59f7ddda63f0, L_0x7feeeeb29060;
L_0x59f7dddb6a80 .cmp/eq 5, v0x59f7ddda38e0_0, L_0x59f7ddda63f0;
L_0x59f7dddb6ba0 .cmp/ne 5, v0x59f7ddda38e0_0, L_0x7feeeeb290f0;
L_0x59f7dddb6da0 .array/port v0x59f7ddd9b470, L_0x59f7dddb6e70;
L_0x59f7dddb6e70 .concat [ 5 2 0 0], L_0x59f7ddda63f0, L_0x7feeeeb29138;
L_0x59f7dddb7000 .functor MUXZ 32, L_0x59f7dddb6da0, L_0x59f7dddbe0b0, L_0x59f7ddcb0bc0, C4<>;
L_0x59f7dddb71d0 .functor MUXZ 32, L_0x59f7dddb7000, L_0x7feeeeb290a8, L_0x59f7dddb69e0, C4<>;
L_0x59f7dddb73b0 .cmp/eq 5, L_0x59f7ddda64c0, L_0x7feeeeb29180;
L_0x59f7dddb7530 .cmp/eq 5, v0x59f7ddda38e0_0, L_0x59f7ddda64c0;
L_0x59f7dddb7660 .cmp/ne 5, v0x59f7ddda38e0_0, L_0x7feeeeb29210;
L_0x59f7dddb7800 .array/port v0x59f7ddd9b470, L_0x59f7dddb78a0;
L_0x59f7dddb78a0 .concat [ 5 2 0 0], L_0x59f7ddda64c0, L_0x7feeeeb29258;
L_0x59f7dddb7ae0 .functor MUXZ 32, L_0x59f7dddb7800, L_0x59f7dddbe0b0, L_0x59f7ddcabc40, C4<>;
L_0x59f7dddb7bd0 .functor MUXZ 32, L_0x59f7dddb7ae0, L_0x7feeeeb291c8, L_0x59f7dddb73b0, C4<>;
    .scope S_0x59f7ddd40950;
T_0 ;
    %wait E_0x59f7ddc1ae30;
    %load/vec4 v0x59f7ddd8cd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd8cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd26dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddd38270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddd26430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x59f7ddd8cae0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x59f7ddd8cbc0_0;
    %assign/vec4 v0x59f7ddd8cc80_0, 0;
    %load/vec4 v0x59f7ddd26d00_0;
    %assign/vec4 v0x59f7ddd26dd0_0, 0;
    %load/vec4 v0x59f7ddd381d0_0;
    %assign/vec4 v0x59f7ddd38270_0, 0;
    %load/vec4 v0x59f7ddd26330_0;
    %assign/vec4 v0x59f7ddd26430_0, 0;
    %load/vec4 v0x59f7ddd8ca00_0;
    %assign/vec4 v0x59f7ddd8cae0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x59f7ddd3ea50;
T_1 ;
    %wait E_0x59f7ddc1abe0;
    %load/vec4 v0x59f7ddd8e800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd8e740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd8d0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd8dbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd8dec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd8dd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd8d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd8da40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddd8e3e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddd8e5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddd8d8a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddd8e060_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x59f7ddd8e9a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x59f7ddd8eb60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x59f7ddd8e220_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59f7ddd8d520_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x59f7ddd8d6e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x59f7ddd8d380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd8e740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd8d0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd8dbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd8dec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd8dd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd8d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd8da40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddd8e3e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddd8e5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddd8d8a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddd8e060_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x59f7ddd8e9a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x59f7ddd8eb60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x59f7ddd8e220_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59f7ddd8d520_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x59f7ddd8d6e0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x59f7ddd8ec40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x59f7ddd8e680_0;
    %assign/vec4 v0x59f7ddd8e740_0, 0;
    %load/vec4 v0x59f7ddd8cfc0_0;
    %assign/vec4 v0x59f7ddd8d0a0_0, 0;
    %load/vec4 v0x59f7ddd8db00_0;
    %assign/vec4 v0x59f7ddd8dbc0_0, 0;
    %load/vec4 v0x59f7ddd8de00_0;
    %assign/vec4 v0x59f7ddd8dec0_0, 0;
    %load/vec4 v0x59f7ddd8dc80_0;
    %assign/vec4 v0x59f7ddd8dd40_0, 0;
    %load/vec4 v0x59f7ddd8d160_0;
    %assign/vec4 v0x59f7ddd8d200_0, 0;
    %load/vec4 v0x59f7ddd8d980_0;
    %assign/vec4 v0x59f7ddd8da40_0, 0;
    %load/vec4 v0x59f7ddd8e300_0;
    %assign/vec4 v0x59f7ddd8e3e0_0, 0;
    %load/vec4 v0x59f7ddd8e4c0_0;
    %assign/vec4 v0x59f7ddd8e5a0_0, 0;
    %load/vec4 v0x59f7ddd8d7c0_0;
    %assign/vec4 v0x59f7ddd8d8a0_0, 0;
    %load/vec4 v0x59f7ddd8df80_0;
    %assign/vec4 v0x59f7ddd8e060_0, 0;
    %load/vec4 v0x59f7ddd8e8c0_0;
    %assign/vec4 v0x59f7ddd8e9a0_0, 0;
    %load/vec4 v0x59f7ddd8ea80_0;
    %assign/vec4 v0x59f7ddd8eb60_0, 0;
    %load/vec4 v0x59f7ddd8e140_0;
    %assign/vec4 v0x59f7ddd8e220_0, 0;
    %load/vec4 v0x59f7ddd8d440_0;
    %assign/vec4 v0x59f7ddd8d520_0, 0;
    %load/vec4 v0x59f7ddd8d600_0;
    %assign/vec4 v0x59f7ddd8d6e0_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x59f7ddd98590;
T_2 ;
    %wait E_0x59f7ddd98880;
    %load/vec4 v0x59f7ddd989f0_0;
    %store/vec4 v0x59f7ddd98e40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd990b0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x59f7ddd98590;
T_3 ;
    %wait E_0x59f7ddd97170;
    %load/vec4 v0x59f7ddd99300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddd989f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x59f7ddd993d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x59f7ddd98fe0_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x59f7ddd99150_0;
    %assign/vec4 v0x59f7ddd989f0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x59f7ddd98590;
T_4 ;
    %wait E_0x59f7ddd97170;
    %load/vec4 v0x59f7ddd99300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x59f7ddd988e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x59f7ddd993d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x59f7ddd988e0_0;
    %assign/vec4 v0x59f7ddd988e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x59f7ddd98fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x59f7ddd98f00_0;
    %assign/vec4 v0x59f7ddd988e0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x59f7ddd98590;
T_5 ;
    %wait E_0x59f7ddd98880;
    %load/vec4 v0x59f7ddd989f0_0;
    %store/vec4 v0x59f7ddd98ab0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x59f7ddd96e20;
T_6 ;
    %wait E_0x59f7ddd97170;
    %load/vec4 v0x59f7ddd97730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x59f7ddd97460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddd97650_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x59f7ddd972d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x59f7ddd97460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddd97650_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x59f7ddd977f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x59f7ddd97390_0;
    %assign/vec4 v0x59f7ddd97460_0, 0;
    %load/vec4 v0x59f7ddd97520_0;
    %assign/vec4 v0x59f7ddd97650_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x59f7ddd40570;
T_7 ;
    %wait E_0x59f7ddc3eb30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd949e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd941b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd946c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd94840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd94780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd94250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd94600_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59f7ddd940d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x59f7ddd94310_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %load/vec4 v0x59f7ddd94900_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd949e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd941b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd946c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd94840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd94780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd94250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd94600_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.10;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd949e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd941b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x59f7ddd940d0_0, 0, 2;
    %load/vec4 v0x59f7ddd94520_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x59f7ddd94440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.20;
T_7.13 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.20;
T_7.14 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.20;
T_7.15 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.20;
T_7.16 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.20;
T_7.17 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.20;
T_7.18 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.20;
T_7.20 ;
    %pop/vec4 1;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0x59f7ddd94440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.30;
T_7.21 ;
    %load/vec4 v0x59f7ddd94520_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.31, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.32;
T_7.31 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
T_7.32 ;
    %jmp T_7.30;
T_7.22 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.30;
T_7.23 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.30;
T_7.24 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.30;
T_7.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.30;
T_7.26 ;
    %load/vec4 v0x59f7ddd94520_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.33, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.34;
T_7.33 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
T_7.34 ;
    %jmp T_7.30;
T_7.27 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.30;
T_7.28 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.30;
T_7.30 ;
    %pop/vec4 1;
T_7.12 ;
    %jmp T_7.10;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd949e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd941b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x59f7ddd940d0_0, 0, 2;
    %load/vec4 v0x59f7ddd94440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.42, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.44;
T_7.35 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.44;
T_7.36 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.44;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.44;
T_7.38 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.44;
T_7.39 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.44;
T_7.40 ;
    %load/vec4 v0x59f7ddd94520_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.45, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.46;
T_7.45 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
T_7.46 ;
    %jmp T_7.44;
T_7.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.44;
T_7.42 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.44;
T_7.44 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd949e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd941b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd946c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd94780_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %load/vec4 v0x59f7ddd94440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.49, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x59f7ddd94310_0, 0, 2;
    %jmp T_7.53;
T_7.47 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59f7ddd94310_0, 0, 2;
    %jmp T_7.53;
T_7.48 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x59f7ddd94310_0, 0, 2;
    %jmp T_7.53;
T_7.49 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x59f7ddd94310_0, 0, 2;
    %jmp T_7.53;
T_7.50 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59f7ddd94310_0, 0, 2;
    %jmp T_7.53;
T_7.51 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x59f7ddd94310_0, 0, 2;
    %jmp T_7.53;
T_7.53 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd941b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd94840_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %load/vec4 v0x59f7ddd94440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.54, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.55, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.56, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x59f7ddd94310_0, 0, 2;
    %jmp T_7.58;
T_7.54 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59f7ddd94310_0, 0, 2;
    %jmp T_7.58;
T_7.55 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x59f7ddd94310_0, 0, 2;
    %jmp T_7.58;
T_7.56 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x59f7ddd94310_0, 0, 2;
    %jmp T_7.58;
T_7.58 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd94250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd941b0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.10;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd949e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd94600_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd949e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd94600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd941b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd949e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd941b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd949e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddd941b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f7ddd93fd0_0, 0, 4;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x59f7ddd996d0;
T_8 ;
    %wait E_0x59f7ddd97170;
    %load/vec4 v0x59f7ddd9b5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59f7ddd9b070_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x59f7ddd9b070_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x59f7ddd9b070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59f7ddd9b470, 0, 4;
    %load/vec4 v0x59f7ddd9b070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59f7ddd9b070_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x59f7ddd9b510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0x59f7ddd9b9a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x59f7ddd9b8e0_0;
    %load/vec4 v0x59f7ddd9b9a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59f7ddd9b470, 0, 4;
T_8.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59f7ddd9b470, 0, 4;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x59f7ddd979c0;
T_9 ;
    %wait E_0x59f7ddd98220;
    %load/vec4 v0x59f7ddd98460_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59f7ddd982a0_0, 0, 32;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59f7ddd982a0_0, 0, 32;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59f7ddd982a0_0, 0, 32;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59f7ddd982a0_0, 0, 32;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59f7ddd982a0_0, 0, 32;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd982a0_0, 0, 32;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x59f7ddd982a0_0, 0, 32;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x59f7ddd982a0_0, 0, 32;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59f7ddd983a0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd982a0_0, 0, 32;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x59f7ddd94c40;
T_10 ;
    %wait E_0x59f7ddd94ef0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59f7ddd94f90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59f7ddd95090_0, 0, 2;
    %load/vec4 v0x59f7ddd95310_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.3, 10;
    %load/vec4 v0x59f7ddd95170_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0x59f7ddd95170_0;
    %load/vec4 v0x59f7ddd954e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x59f7ddd94f90_0, 0, 2;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x59f7ddd95420_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.7, 10;
    %load/vec4 v0x59f7ddd95230_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.6, 9;
    %load/vec4 v0x59f7ddd95230_0;
    %load/vec4 v0x59f7ddd954e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x59f7ddd94f90_0, 0, 2;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59f7ddd94f90_0, 0, 2;
T_10.5 ;
T_10.1 ;
    %load/vec4 v0x59f7ddd95310_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.11, 10;
    %load/vec4 v0x59f7ddd95170_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.10, 9;
    %load/vec4 v0x59f7ddd95170_0;
    %load/vec4 v0x59f7ddd955c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x59f7ddd95090_0, 0, 2;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x59f7ddd95420_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.15, 10;
    %load/vec4 v0x59f7ddd95230_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.14, 9;
    %load/vec4 v0x59f7ddd95230_0;
    %load/vec4 v0x59f7ddd955c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x59f7ddd95090_0, 0, 2;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59f7ddd95090_0, 0, 2;
T_10.13 ;
T_10.9 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x59f7ddd3f9d0;
T_11 ;
    %wait E_0x59f7ddd8ff70;
    %load/vec4 v0x59f7ddd90610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59f7ddd906f0_0, 0, 32;
    %jmp T_11.13;
T_11.0 ;
    %load/vec4 v0x59f7ddd907d0_0;
    %load/vec4 v0x59f7ddd90990_0;
    %add;
    %store/vec4 v0x59f7ddd906f0_0, 0, 32;
    %jmp T_11.13;
T_11.1 ;
    %load/vec4 v0x59f7ddd907d0_0;
    %load/vec4 v0x59f7ddd90990_0;
    %sub;
    %store/vec4 v0x59f7ddd906f0_0, 0, 32;
    %jmp T_11.13;
T_11.2 ;
    %load/vec4 v0x59f7ddd907d0_0;
    %load/vec4 v0x59f7ddd90990_0;
    %and;
    %store/vec4 v0x59f7ddd906f0_0, 0, 32;
    %jmp T_11.13;
T_11.3 ;
    %load/vec4 v0x59f7ddd907d0_0;
    %load/vec4 v0x59f7ddd90990_0;
    %or;
    %store/vec4 v0x59f7ddd906f0_0, 0, 32;
    %jmp T_11.13;
T_11.4 ;
    %load/vec4 v0x59f7ddd907d0_0;
    %load/vec4 v0x59f7ddd90990_0;
    %xor;
    %store/vec4 v0x59f7ddd906f0_0, 0, 32;
    %jmp T_11.13;
T_11.5 ;
    %load/vec4 v0x59f7ddd907d0_0;
    %load/vec4 v0x59f7ddd90990_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x59f7ddd906f0_0, 0, 32;
    %jmp T_11.13;
T_11.6 ;
    %load/vec4 v0x59f7ddd907d0_0;
    %load/vec4 v0x59f7ddd90990_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x59f7ddd906f0_0, 0, 32;
    %jmp T_11.13;
T_11.7 ;
    %load/vec4 v0x59f7ddd907d0_0;
    %load/vec4 v0x59f7ddd90990_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x59f7ddd906f0_0, 0, 32;
    %jmp T_11.13;
T_11.8 ;
    %load/vec4 v0x59f7ddd908b0_0;
    %load/vec4 v0x59f7ddd90a70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v0x59f7ddd906f0_0, 0, 32;
    %jmp T_11.13;
T_11.9 ;
    %load/vec4 v0x59f7ddd907d0_0;
    %load/vec4 v0x59f7ddd90990_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v0x59f7ddd906f0_0, 0, 32;
    %jmp T_11.13;
T_11.10 ;
    %load/vec4 v0x59f7ddd90cd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x59f7ddd906f0_0, 0, 32;
    %jmp T_11.13;
T_11.11 ;
    %load/vec4 v0x59f7ddd90cd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x59f7ddd906f0_0, 0, 32;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x59f7ddd3fdb0;
T_12 ;
    %wait E_0x59f7ddd913d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd91740_0, 0, 1;
    %load/vec4 v0x59f7ddd91440_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x59f7ddd91520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddd91740_0, 0, 1;
    %jmp T_12.9;
T_12.2 ;
    %load/vec4 v0x59f7ddd91830_0;
    %store/vec4 v0x59f7ddd91740_0, 0, 1;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v0x59f7ddd91830_0;
    %inv;
    %store/vec4 v0x59f7ddd91740_0, 0, 1;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v0x59f7ddd91600_0;
    %store/vec4 v0x59f7ddd91740_0, 0, 1;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v0x59f7ddd91600_0;
    %inv;
    %store/vec4 v0x59f7ddd91740_0, 0, 1;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0x59f7ddd916a0_0;
    %store/vec4 v0x59f7ddd91740_0, 0, 1;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0x59f7ddd916a0_0;
    %inv;
    %store/vec4 v0x59f7ddd91740_0, 0, 1;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x59f7ddd3f210;
T_13 ;
    %wait E_0x59f7ddd97170;
    %load/vec4 v0x59f7ddda4a10_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.2, 8;
    %load/vec4 v0x59f7ddd9f730_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.2;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda41f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd9e360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda1740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda1ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda1ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddd9e5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda0c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddda3c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddda3ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddda05a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddda25b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x59f7ddda46a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x59f7ddda4930_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x59f7ddda3740_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59f7ddd9fc90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x59f7ddda0000_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59f7ddd9d670_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59f7ddd9ea60_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x59f7ddda2320_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x59f7ddda4ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.3, 8;
    %load/vec4 v0x59f7ddda4120_0;
    %assign/vec4 v0x59f7ddda41f0_0, 0;
    %load/vec4 v0x59f7ddd9e290_0;
    %assign/vec4 v0x59f7ddd9e360_0, 0;
    %load/vec4 v0x59f7ddda16a0_0;
    %assign/vec4 v0x59f7ddda1740_0, 0;
    %load/vec4 v0x59f7ddda1f20_0;
    %assign/vec4 v0x59f7ddda1ff0_0, 0;
    %load/vec4 v0x59f7ddda1a20_0;
    %assign/vec4 v0x59f7ddda1ac0_0, 0;
    %load/vec4 v0x59f7ddd9e4d0_0;
    %assign/vec4 v0x59f7ddd9e5a0_0, 0;
    %load/vec4 v0x59f7ddda0bc0_0;
    %assign/vec4 v0x59f7ddda0c60_0, 0;
    %load/vec4 v0x59f7ddda3b90_0;
    %assign/vec4 v0x59f7ddda3c50_0, 0;
    %load/vec4 v0x59f7ddda3df0_0;
    %assign/vec4 v0x59f7ddda3ee0_0, 0;
    %load/vec4 v0x59f7ddda04b0_0;
    %assign/vec4 v0x59f7ddda05a0_0, 0;
    %load/vec4 v0x59f7ddda24c0_0;
    %assign/vec4 v0x59f7ddda25b0_0, 0;
    %load/vec4 v0x59f7ddda45b0_0;
    %assign/vec4 v0x59f7ddda46a0_0, 0;
    %load/vec4 v0x59f7ddda4840_0;
    %assign/vec4 v0x59f7ddda4930_0, 0;
    %load/vec4 v0x59f7ddda3660_0;
    %assign/vec4 v0x59f7ddda3740_0, 0;
    %load/vec4 v0x59f7ddd9fba0_0;
    %assign/vec4 v0x59f7ddd9fc90_0, 0;
    %load/vec4 v0x59f7ddd9ff10_0;
    %assign/vec4 v0x59f7ddda0000_0, 0;
    %load/vec4 v0x59f7ddd9d5a0_0;
    %assign/vec4 v0x59f7ddd9d670_0, 0;
    %load/vec4 v0x59f7ddd9e970_0;
    %assign/vec4 v0x59f7ddd9ea60_0, 0;
    %load/vec4 v0x59f7ddda2230_0;
    %assign/vec4 v0x59f7ddda2320_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x59f7ddd3f210;
T_14 ;
    %wait E_0x59f7ddd97170;
    %load/vec4 v0x59f7ddda4a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda4060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda1600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda1e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda1960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda0b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddd9de70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddda4dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddda2860_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x59f7ddda35a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59f7ddd9e890_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59f7ddd9fae0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x59f7ddda4ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x59f7ddda3fa0_0;
    %assign/vec4 v0x59f7ddda4060_0, 0;
    %load/vec4 v0x59f7ddda1560_0;
    %assign/vec4 v0x59f7ddda1600_0, 0;
    %load/vec4 v0x59f7ddda1da0_0;
    %assign/vec4 v0x59f7ddda1e60_0, 0;
    %load/vec4 v0x59f7ddda18a0_0;
    %assign/vec4 v0x59f7ddda1960_0, 0;
    %load/vec4 v0x59f7ddda0a40_0;
    %assign/vec4 v0x59f7ddda0b00_0, 0;
    %load/vec4 v0x59f7ddda34e0_0;
    %assign/vec4 v0x59f7ddda35a0_0, 0;
    %load/vec4 v0x59f7ddd9e7b0_0;
    %assign/vec4 v0x59f7ddd9e890_0, 0;
    %load/vec4 v0x59f7ddd9fa10_0;
    %assign/vec4 v0x59f7ddd9fae0_0, 0;
T_14.2 ;
    %load/vec4 v0x59f7ddd9dd80_0;
    %assign/vec4 v0x59f7ddd9de70_0, 0;
    %load/vec4 v0x59f7ddd9dca0_0;
    %assign/vec4 v0x59f7ddda4dc0_0, 0;
    %load/vec4 v0x59f7ddda2780_0;
    %assign/vec4 v0x59f7ddda2860_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x59f7ddd3f210;
T_15 ;
    %wait E_0x59f7ddd97170;
    %load/vec4 v0x59f7ddda4a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda14a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x59f7ddda4ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda14a0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x59f7ddd9ef30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.6, 9;
    %load/vec4 v0x59f7ddd9ee60_0;
    %and;
T_15.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59f7ddda14a0_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x59f7ddd3f210;
T_16 ;
    %wait E_0x59f7ddc3ea70;
    %load/vec4 v0x59f7ddd9eb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59f7ddd9f240_0, 0, 4;
    %jmp T_16.4;
T_16.0 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x59f7ddd9df30_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x59f7ddd9f240_0, 0, 4;
    %jmp T_16.4;
T_16.1 ;
    %pushi/vec4 3, 0, 4;
    %load/vec4 v0x59f7ddd9df30_0;
    %parti/s 1, 1, 2;
    %concati/vec4 0, 0, 1;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x59f7ddd9f240_0, 0, 4;
    %jmp T_16.4;
T_16.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x59f7ddd9f240_0, 0, 4;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x59f7ddd3f210;
T_17 ;
    %wait E_0x59f7ddc535b0;
    %load/vec4 v0x59f7ddd9fd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %load/vec4 v0x59f7ddd9ed80_0;
    %store/vec4 v0x59f7ddda13c0_0, 0, 32;
    %jmp T_17.6;
T_17.0 ;
    %load/vec4 v0x59f7ddd9ed80_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x59f7ddd9ed80_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59f7ddda13c0_0, 0, 32;
    %jmp T_17.6;
T_17.1 ;
    %load/vec4 v0x59f7ddd9ed80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x59f7ddd9ed80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59f7ddda13c0_0, 0, 32;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0x59f7ddd9ed80_0;
    %store/vec4 v0x59f7ddda13c0_0, 0, 32;
    %jmp T_17.6;
T_17.3 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x59f7ddd9ed80_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59f7ddda13c0_0, 0, 32;
    %jmp T_17.6;
T_17.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x59f7ddd9ed80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59f7ddda13c0_0, 0, 32;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x59f7ddd3f210;
T_18 ;
    %wait E_0x59f7ddd97170;
    %load/vec4 v0x59f7ddda4a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda4360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda1c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda0dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddd9e010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddda1120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddda3230_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x59f7ddda38e0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x59f7ddda4ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x59f7ddda4290_0;
    %assign/vec4 v0x59f7ddda4360_0, 0;
    %load/vec4 v0x59f7ddda1b60_0;
    %assign/vec4 v0x59f7ddda1c20_0, 0;
    %load/vec4 v0x59f7ddda0d00_0;
    %assign/vec4 v0x59f7ddda0dc0_0, 0;
    %load/vec4 v0x59f7ddda3820_0;
    %assign/vec4 v0x59f7ddda38e0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda4360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda1c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda0dc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x59f7ddda38e0_0, 0;
T_18.3 ;
    %load/vec4 v0x59f7ddd9df30_0;
    %assign/vec4 v0x59f7ddd9e010_0, 0;
    %load/vec4 v0x59f7ddda12e0_0;
    %assign/vec4 v0x59f7ddda1120_0, 0;
    %load/vec4 v0x59f7ddda2940_0;
    %assign/vec4 v0x59f7ddda3230_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x59f7ddd3ee30;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddda51f0_0, 0, 1;
T_19.0 ;
    %delay 5000, 0;
    %load/vec4 v0x59f7ddda51f0_0;
    %inv;
    %store/vec4 v0x59f7ddda51f0_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0x59f7ddd3ee30;
T_20 ;
    %wait E_0x59f7ddc1b090;
    %load/vec4 v0x59f7ddda60c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda5e70_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x59f7ddda5d60_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x59f7ddda5f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x59f7ddda5bc0_0;
    %assign/vec4 v0x59f7ddda5c80_0, 0;
    %load/vec4 v0x59f7ddda5bc0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x59f7ddda6000, 4;
    %assign/vec4 v0x59f7ddda5d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59f7ddda5e70_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda5e70_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x59f7ddd3ee30;
T_21 ;
    %wait E_0x59f7ddc1b090;
    %load/vec4 v0x59f7ddda60c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda5680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59f7ddda5520_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x59f7ddda5770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x59f7ddda59b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x59f7ddda5a50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x59f7ddda5860_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x59f7ddda5430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59f7ddda5390, 0, 4;
T_21.6 ;
    %load/vec4 v0x59f7ddda5a50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %load/vec4 v0x59f7ddda5860_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x59f7ddda5430_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59f7ddda5390, 0, 4;
T_21.8 ;
    %load/vec4 v0x59f7ddda5a50_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %load/vec4 v0x59f7ddda5860_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x59f7ddda5430_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59f7ddda5390, 0, 4;
T_21.10 ;
    %load/vec4 v0x59f7ddda5a50_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %load/vec4 v0x59f7ddda5860_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x59f7ddda5430_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59f7ddda5390, 0, 4;
T_21.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59f7ddda5680_0, 0;
    %vpi_call 4 113 "$display", "[DMEM WRITE] Addr=0x%h, Data=0x%h, Strb=%b", v0x59f7ddda5430_0, v0x59f7ddda5860_0, v0x59f7ddda5a50_0 {0 0 0};
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x59f7ddda5430_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x59f7ddda5390, 4;
    %load/vec4 v0x59f7ddda5430_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x59f7ddda5390, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59f7ddda5430_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x59f7ddda5390, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x59f7ddda5430_0;
    %load/vec4a v0x59f7ddda5390, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59f7ddda55c0_0, 0, 32;
    %load/vec4 v0x59f7ddda55c0_0;
    %assign/vec4 v0x59f7ddda5520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59f7ddda5680_0, 0;
    %vpi_call 4 122 "$display", "[DMEM READ]  Addr=0x%h, Data=0x%h", v0x59f7ddda5430_0, v0x59f7ddda55c0_0 {0 0 0};
T_21.5 ;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59f7ddda5680_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x59f7ddd3ee30;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59f7ddda5b20_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x59f7ddda5b20_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x59f7ddda5b20_0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %load/vec4 v0x59f7ddda5b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59f7ddda5b20_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59f7ddda5b20_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x59f7ddda5b20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x59f7ddda5b20_0;
    %store/vec4a v0x59f7ddda5390, 4, 0;
    %load/vec4 v0x59f7ddda5b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59f7ddda5b20_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 3146003, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 1075872307, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 2159283, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 2155315, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 2147251, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 2135059, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 2151571, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 2139443, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 1123731, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 1056803, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 2101795, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 3146787, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 9731, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 4200067, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 8390403, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 10487699, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 5244947, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 16254051, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 1050771, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 8388847, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 2099475, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 3148179, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 305420855, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 6807, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %pushi/vec4 4261416675, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59f7ddda6000, 4, 0;
    %end;
    .thread T_22;
    .scope S_0x59f7ddd3ee30;
T_23 ;
    %wait E_0x59f7ddc1b090;
    %load/vec4 v0x59f7ddda60c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x59f7ddda52b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59f7ddda52b0_0, 0, 32;
    %load/vec4 v0x59f7ddda4400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.4, 9;
    %load/vec4 v0x59f7ddda39a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_23.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %vpi_call 4 222 "$display", "[CYCLE %0d] WB: x%0d <= 0x%h", v0x59f7ddda52b0_0, v0x59f7ddda39a0_0, v0x59f7ddda4cd0_0 {0 0 0};
T_23.2 ;
    %vpi_call 4 227 "$display", "[CYCLE %0d] PC = 0x%h, Instr = 0x%h", v0x59f7ddda52b0_0, v0x59f7ddda2670_0, v0x59f7ddda0770_0 {0 0 0};
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x59f7ddd3ee30;
T_24 ;
    %vpi_call 4 237 "$dumpfile", "riscv_cpu_tb.vcd" {0 0 0};
    %vpi_call 4 238 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x59f7ddd3ee30 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f7ddda60c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59f7ddda52b0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_24.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_24.1, 5;
    %jmp/1 T_24.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59f7ddc1b090;
    %jmp T_24.0;
T_24.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f7ddda60c0_0, 0, 1;
    %vpi_call 4 248 "$display", "========================================" {0 0 0};
    %vpi_call 4 249 "$display", "RISC-V CPU Core Testbench Started" {0 0 0};
    %vpi_call 4 250 "$display", "========================================" {0 0 0};
    %pushi/vec4 100, 0, 32;
T_24.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_24.3, 5;
    %jmp/1 T_24.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59f7ddc1b090;
    %jmp T_24.2;
T_24.3 ;
    %pop/vec4 1;
    %vpi_call 4 255 "$display", "========================================" {0 0 0};
    %vpi_call 4 256 "$display", "Register File Final State:" {0 0 0};
    %vpi_call 4 257 "$display", "========================================" {0 0 0};
    %vpi_call 4 258 "$display", "x1  = 0x%h", &A<v0x59f7ddd9b470, 1> {0 0 0};
    %vpi_call 4 259 "$display", "x2  = 0x%h", &A<v0x59f7ddd9b470, 2> {0 0 0};
    %vpi_call 4 260 "$display", "x3  = 0x%h", &A<v0x59f7ddd9b470, 3> {0 0 0};
    %vpi_call 4 261 "$display", "x4  = 0x%h", &A<v0x59f7ddd9b470, 4> {0 0 0};
    %vpi_call 4 262 "$display", "x5  = 0x%h", &A<v0x59f7ddd9b470, 5> {0 0 0};
    %vpi_call 4 263 "$display", "x6  = 0x%h", &A<v0x59f7ddd9b470, 6> {0 0 0};
    %vpi_call 4 264 "$display", "x7  = 0x%h", &A<v0x59f7ddd9b470, 7> {0 0 0};
    %vpi_call 4 265 "$display", "x8  = 0x%h", &A<v0x59f7ddd9b470, 8> {0 0 0};
    %vpi_call 4 266 "$display", "x9  = 0x%h", &A<v0x59f7ddd9b470, 9> {0 0 0};
    %vpi_call 4 267 "$display", "x10 = 0x%h", &A<v0x59f7ddd9b470, 10> {0 0 0};
    %vpi_call 4 268 "$display", "x12 = 0x%h", &A<v0x59f7ddd9b470, 12> {0 0 0};
    %vpi_call 4 269 "$display", "x13 = 0x%h", &A<v0x59f7ddd9b470, 13> {0 0 0};
    %vpi_call 4 270 "$display", "x14 = 0x%h", &A<v0x59f7ddd9b470, 14> {0 0 0};
    %vpi_call 4 271 "$display", "x15 = 0x0000000a" {0 0 0};
    %vpi_call 4 272 "$display", "x16 = 0x%h", &A<v0x59f7ddd9b470, 16> {0 0 0};
    %vpi_call 4 273 "$display", "x17 = 0x%h", &A<v0x59f7ddd9b470, 17> {0 0 0};
    %vpi_call 4 274 "$display", "x20 = 0x%h", &A<v0x59f7ddd9b470, 20> {0 0 0};
    %vpi_call 4 275 "$display", "x21 = 0x%h", &A<v0x59f7ddd9b470, 21> {0 0 0};
    %vpi_call 4 277 "$display", "========================================" {0 0 0};
    %vpi_call 4 278 "$display", "Expected Results:" {0 0 0};
    %vpi_call 4 279 "$display", "========================================" {0 0 0};
    %vpi_call 4 280 "$display", "x1  = 0x00000005 (ADDI)" {0 0 0};
    %vpi_call 4 281 "$display", "x2  = 0x00000003 (ADDI)" {0 0 0};
    %vpi_call 4 282 "$display", "x3  = 0x00000008 (ADD: 5+3)" {0 0 0};
    %vpi_call 4 283 "$display", "x4  = 0x00000002 (SUB: 5-3)" {0 0 0};
    %vpi_call 4 284 "$display", "x5  = 0x00000001 (AND: 5&3)" {0 0 0};
    %vpi_call 4 285 "$display", "x6  = 0x00000007 (OR:  5|3)" {0 0 0};
    %vpi_call 4 286 "$display", "x7  = 0x00000006 (XOR: 5^3)" {0 0 0};
    %vpi_call 4 287 "$display", "x8  = 0x00000014 (SLLI: 5<<2)" {0 0 0};
    %vpi_call 4 288 "$display", "x9  = 0x00000001 (SRLI: 5>>2)" {0 0 0};
    %vpi_call 4 289 "$display", "x10 = 0x00000000 (SLT: 5<3 false)" {0 0 0};
    %vpi_call 4 290 "$display", "x12 = 0x00000005 (LW from memory)" {0 0 0};
    %vpi_call 4 291 "$display", "x13 = 0x00000003 (LH from memory)" {0 0 0};
    %vpi_call 4 292 "$display", "x14 = 0x00000008 (LB from memory)" {0 0 0};
    %vpi_call 4 293 "$display", "x15 = 0x0000000A (ADDI 10)" {0 0 0};
    %vpi_call 4 294 "$display", "x17 = 0x00000001 (Branch not taken)" {0 0 0};
    %vpi_call 4 295 "$display", "x20 = 0x12345000 (LUI)" {0 0 0};
    %vpi_call 4 296 "$display", "x21 = 0x00001094 (AUIPC: 0x94+0x1000)" {0 0 0};
    %vpi_call 4 298 "$display", "========================================" {0 0 0};
    %vpi_call 4 299 "$display", "Simulation Completed" {0 0 0};
    %vpi_call 4 300 "$display", "========================================" {0 0 0};
    %vpi_call 4 302 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x59f7ddd3ee30;
T_25 ;
    %delay 10000000, 0;
    %vpi_call 4 310 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call 4 311 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "./core/PIPELINE_REG_EX_WB.v";
    "./core/PIPELINE_REG_ID_EX.v";
    "tb_riscv_cpu_core.v";
    "./riscv_cpu_core.v";
    "./core/alu.v";
    "./core/branch_logic.v";
    "./core/control.v";
    "./core/forwarding_unit.v";
    "./core/hazard_detection.v";
    "./core/PIPELINE_REG_IF_ID.v";
    "./core/imm_gen.v";
    "./core/IFU.v";
    "./core/reg_file.v";
