// Seed: 4154713656
module module_0;
endmodule
module module_1 (
    output tri1 id_0,
    output wor  id_1
);
  buf (id_0, id_3);
  id_3(
      .id_0(id_1 - 1), .id_1(id_4 - 1 - id_4), .id_2(id_4), .id_3(id_0), .id_4(id_4)
  ); module_0(); id_5(
      1
  );
endmodule
module module_2 (
    output wire id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input uwire id_7,
    input wand id_8
);
  wire id_10;
  module_0();
endmodule
