// Seed: 3932039259
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(1 - id_3) begin
    $display(1, id_3 ^ 1'b0);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  xor (id_2, id_6, id_7, id_5, id_3, id_4);
  logic [7:0] id_5;
  wand id_6;
  id_7(
      1, 1, 1
  );
  assign id_5[1] = 1;
  module_0(
      id_4, id_6, id_6, id_3, id_6, id_4, id_2
  ); id_8(
      .id_0(1),
      .id_1(id_1[1'h0]),
      .id_2((1) | 1'b0),
      .id_3(1),
      .id_4(""),
      .id_5(id_6 == 1),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(1'b0),
      .id_11(1),
      .id_12(id_5)
  );
  assign id_6 = 1;
endmodule
