{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708005390486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708005390486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 15:56:30 2024 " "Processing started: Thu Feb 15 15:56:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708005390486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708005390486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_BS -c Test_BS " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test_BS -c Test_BS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708005390486 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1708005390758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/rom_x/rom_x.v 1 1 " "Found 1 design units, including 1 entities, in source file /final_project/the_final_project/card_a/rom_x/rom_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_X " "Found entity 1: Rom_X" {  } { { "../../Card_A/Rom_X/Rom_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Rom_X/Rom_X.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005395833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708005395833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/biphase_tx/biphase_tx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/biphase_tx/biphase_tx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BiPhase_tx-ab " "Found design unit 1: BiPhase_tx-ab" {  } { { "../../Card_A/BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396123 ""} { "Info" "ISGN_ENTITY_NAME" "1 BiPhase_tx " "Found entity 1: BiPhase_tx" {  } { { "../../Card_A/BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708005396123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/uart_tx_rom/uart_tx_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/uart_tx_rom/uart_tx_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uart_tx_Rom-ab " "Found design unit 1: Uart_tx_Rom-ab" {  } { { "../../Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396125 ""} { "Info" "ISGN_ENTITY_NAME" "1 Uart_tx_Rom " "Found entity 1: Uart_tx_Rom" {  } { { "../../Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708005396125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/uart_rx/uart_rx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/uart_rx/uart_rx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uart_rx-ab " "Found design unit 1: Uart_rx-ab" {  } { { "../../Card_A/Uart_rx/Uart_rx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_rx/Uart_rx.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396126 ""} { "Info" "ISGN_ENTITY_NAME" "1 Uart_rx " "Found entity 1: Uart_rx" {  } { { "../../Card_A/Uart_rx/Uart_rx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_rx/Uart_rx.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708005396126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/ram2_x/ram2_x.v 1 1 " "Found 1 design units, including 1 entities, in source file /final_project/the_final_project/card_a/ram2_x/ram2_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram2_X " "Found entity 1: Ram2_X" {  } { { "../../Card_A/Ram2_X/Ram2_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708005396128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/card_a_design/card_a_design.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/card_a_design/card_a_design.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Card_A_Design-ab " "Found design unit 1: Card_A_Design-ab" {  } { { "../../Card_A/Card_A_Design/Card_A_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396129 ""} { "Info" "ISGN_ENTITY_NAME" "1 Card_A_Design " "Found entity 1: Card_A_Design" {  } { { "../../Card_A/Card_A_Design/Card_A_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708005396129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/bs_filter/bs_filter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/bs_filter/bs_filter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BS_Filter-ab " "Found design unit 1: BS_Filter-ab" {  } { { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396130 ""} { "Info" "ISGN_ENTITY_NAME" "1 BS_Filter " "Found entity 1: BS_Filter" {  } { { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708005396130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/simple_bs/simple_bs.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/simple_bs/simple_bs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Simple_BS-ab " "Found design unit 1: Simple_BS-ab" {  } { { "../Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396132 ""} { "Info" "ISGN_ENTITY_NAME" "1 Simple_BS " "Found entity 1: Simple_BS" {  } { { "../Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708005396132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bs.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file test_bs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Test_BS-ab " "Found design unit 1: Test_BS-ab" {  } { { "Test_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Test_BS/Test_BS.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396133 ""} { "Info" "ISGN_ENTITY_NAME" "1 Test_BS " "Found entity 1: Test_BS" {  } { { "Test_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Test_BS/Test_BS.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708005396133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test_BS " "Elaborating entity \"Test_BS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708005396222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Simple_BS Simple_BS:simplebs " "Elaborating entity \"Simple_BS\" for hierarchy \"Simple_BS:simplebs\"" {  } { { "Test_BS.vhdl" "simplebs" { Text "C:/Final_Project/The_Final_Project/Card_B/Test_BS/Test_BS.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708005396223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BS_Filter BS_Filter:bsfilter " "Elaborating entity \"BS_Filter\" for hierarchy \"BS_Filter:bsfilter\"" {  } { { "Test_BS.vhdl" "bsfilter" { Text "C:/Final_Project/The_Final_Project/Card_B/Test_BS/Test_BS.vhdl" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708005396224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Card_A_Design Card_A_Design:card_a " "Elaborating entity \"Card_A_Design\" for hierarchy \"Card_A_Design:card_a\"" {  } { { "Test_BS.vhdl" "card_a" { Text "C:/Final_Project/The_Final_Project/Card_B/Test_BS/Test_BS.vhdl" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708005396225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BiPhase_tx Card_A_Design:card_a\|BiPhase_tx:biphase " "Elaborating entity \"BiPhase_tx\" for hierarchy \"Card_A_Design:card_a\|BiPhase_tx:biphase\"" {  } { { "../../Card_A/Card_A_Design/Card_A_Design.vhdl" "biphase" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708005396226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_tx_Rom Card_A_Design:card_a\|Uart_tx_Rom:tx " "Elaborating entity \"Uart_tx_Rom\" for hierarchy \"Card_A_Design:card_a\|Uart_tx_Rom:tx\"" {  } { { "../../Card_A/Card_A_Design/Card_A_Design.vhdl" "tx" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708005396227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom_X Card_A_Design:card_a\|Uart_tx_Rom:tx\|Rom_X:dut " "Elaborating entity \"Rom_X\" for hierarchy \"Card_A_Design:card_a\|Uart_tx_Rom:tx\|Rom_X:dut\"" {  } { { "../../Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" "dut" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708005396228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Card_A_Design:card_a\|Uart_tx_Rom:tx\|Rom_X:dut\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Card_A_Design:card_a\|Uart_tx_Rom:tx\|Rom_X:dut\|altsyncram:altsyncram_component\"" {  } { { "../../Card_A/Rom_X/Rom_X.v" "altsyncram_component" { Text "C:/Final_Project/The_Final_Project/Card_A/Rom_X/Rom_X.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708005396257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Card_A_Design:card_a\|Uart_tx_Rom:tx\|Rom_X:dut\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Card_A_Design:card_a\|Uart_tx_Rom:tx\|Rom_X:dut\|altsyncram:altsyncram_component\"" {  } { { "../../Card_A/Rom_X/Rom_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Rom_X/Rom_X.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708005396258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Card_A_Design:card_a\|Uart_tx_Rom:tx\|Rom_X:dut\|altsyncram:altsyncram_component " "Instantiated megafunction \"Card_A_Design:card_a\|Uart_tx_Rom:tx\|Rom_X:dut\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Rom_X_data.mif " "Parameter \"init_file\" = \"Rom_X_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396258 ""}  } { { "../../Card_A/Rom_X/Rom_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Rom_X/Rom_X.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708005396258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pt81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pt81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pt81 " "Found entity 1: altsyncram_pt81" {  } { { "db/altsyncram_pt81.tdf" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Test_BS/db/altsyncram_pt81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708005396294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pt81 Card_A_Design:card_a\|Uart_tx_Rom:tx\|Rom_X:dut\|altsyncram:altsyncram_component\|altsyncram_pt81:auto_generated " "Elaborating entity \"altsyncram_pt81\" for hierarchy \"Card_A_Design:card_a\|Uart_tx_Rom:tx\|Rom_X:dut\|altsyncram:altsyncram_component\|altsyncram_pt81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/final_project/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708005396294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_rx Card_A_Design:card_a\|Uart_rx:rx " "Elaborating entity \"Uart_rx\" for hierarchy \"Card_A_Design:card_a\|Uart_rx:rx\"" {  } { { "../../Card_A/Card_A_Design/Card_A_Design.vhdl" "rx" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708005396341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram2_X Card_A_Design:card_a\|Ram2_X:memory " "Elaborating entity \"Ram2_X\" for hierarchy \"Card_A_Design:card_a\|Ram2_X:memory\"" {  } { { "../../Card_A/Card_A_Design/Card_A_Design.vhdl" "memory" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708005396342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Card_A_Design:card_a\|Ram2_X:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Card_A_Design:card_a\|Ram2_X:memory\|altsyncram:altsyncram_component\"" {  } { { "../../Card_A/Ram2_X/Ram2_X.v" "altsyncram_component" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708005396349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Card_A_Design:card_a\|Ram2_X:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Card_A_Design:card_a\|Ram2_X:memory\|altsyncram:altsyncram_component\"" {  } { { "../../Card_A/Ram2_X/Ram2_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708005396349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Card_A_Design:card_a\|Ram2_X:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"Card_A_Design:card_a\|Ram2_X:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Ram2_X_data.mif " "Parameter \"init_file\" = \"Ram2_X_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708005396349 ""}  } { { "../../Card_A/Ram2_X/Ram2_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708005396349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_64s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_64s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_64s1 " "Found entity 1: altsyncram_64s1" {  } { { "db/altsyncram_64s1.tdf" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Test_BS/db/altsyncram_64s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708005396384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708005396384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_64s1 Card_A_Design:card_a\|Ram2_X:memory\|altsyncram:altsyncram_component\|altsyncram_64s1:auto_generated " "Elaborating entity \"altsyncram_64s1\" for hierarchy \"Card_A_Design:card_a\|Ram2_X:memory\|altsyncram:altsyncram_component\|altsyncram_64s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/final_project/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708005396385 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 84 -1 0 } } { "../Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 36 -1 0 } } { "../Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 26 -1 0 } } { "../Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 31 -1 0 } } { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 29 -1 0 } } { "../../Card_A/BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 45 -1 0 } } { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 22 -1 0 } } { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 23 -1 0 } } { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 24 -1 0 } } { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 25 -1 0 } } { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 26 -1 0 } } { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 27 -1 0 } } { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 28 -1 0 } } { "../../Card_A/BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 46 -1 0 } } { "../../Card_A/Uart_rx/Uart_rx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_rx/Uart_rx.vhdl" 29 -1 0 } } { "../../Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" 92 -1 0 } } { "../../Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1708005396851 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1708005396851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708005396950 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708005397344 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708005397344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708005397387 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708005397387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "331 " "Implemented 331 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708005397387 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1708005397387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708005397387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708005397404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 15:56:37 2024 " "Processing ended: Thu Feb 15 15:56:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708005397404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708005397404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708005397404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708005397404 ""}
