// Seed: 2934128236
module module_0 (
    output tri id_0,
    output uwire id_1,
    output supply0 id_2,
    input tri id_3,
    input supply0 id_4,
    output tri1 id_5,
    output supply0 id_6,
    output uwire id_7,
    output tri1 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input supply1 id_11
);
  wire id_13;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wand  id_1,
    input  uwire id_2,
    output tri1  id_3,
    input  tri   id_4
    , id_15,
    input  wand  id_5,
    output uwire id_6,
    input  wire  id_7,
    output logic id_8,
    output tri0  id_9,
    output wor   id_10,
    input  uwire id_11,
    input  tri1  id_12,
    input  tri0  id_13
);
  always @(-1 or posedge -1) begin : LABEL_0
    id_8 <= 1;
  end
  module_0 modCall_1 (
      id_6,
      id_6,
      id_9,
      id_4,
      id_4,
      id_9,
      id_6,
      id_3,
      id_10,
      id_12,
      id_9,
      id_7
  );
  assign modCall_1.id_3 = 0;
endmodule
