
ExtraFeatures_G0_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009344  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  08009408  08009408  00019408  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009914  08009914  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009914  08009914  00019914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800991c  0800991c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800991c  0800991c  0001991c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009920  08009920  00019920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009924  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  200001d4  08009af8  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000474  08009af8  00020474  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f9ec  00000000  00000000  0002023f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002052  00000000  00000000  0002fc2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e08  00000000  00000000  00031c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000aff  00000000  00000000  00032a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017d1f  00000000  00000000  00033587  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000109db  00000000  00000000  0004b2a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000975af  00000000  00000000  0005bc81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000446c  00000000  00000000  000f3230  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  000f769c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080093ec 	.word	0x080093ec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	080093ec 	.word	0x080093ec

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f977 	bl	8001730 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f8c7 	bl	80015e0 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f969 	bl	8001730 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f95f 	bl	8001730 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f8ef 	bl	8001664 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f8e5 	bl	8001664 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	; (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f806 	bl	80004e8 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			; (mov r8, r8)

080004e8 <__udivmoddi4>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	4657      	mov	r7, sl
 80004ec:	464e      	mov	r6, r9
 80004ee:	4645      	mov	r5, r8
 80004f0:	46de      	mov	lr, fp
 80004f2:	b5e0      	push	{r5, r6, r7, lr}
 80004f4:	0004      	movs	r4, r0
 80004f6:	000d      	movs	r5, r1
 80004f8:	4692      	mov	sl, r2
 80004fa:	4699      	mov	r9, r3
 80004fc:	b083      	sub	sp, #12
 80004fe:	428b      	cmp	r3, r1
 8000500:	d830      	bhi.n	8000564 <__udivmoddi4+0x7c>
 8000502:	d02d      	beq.n	8000560 <__udivmoddi4+0x78>
 8000504:	4649      	mov	r1, r9
 8000506:	4650      	mov	r0, sl
 8000508:	f002 f8ca 	bl	80026a0 <__clzdi2>
 800050c:	0029      	movs	r1, r5
 800050e:	0006      	movs	r6, r0
 8000510:	0020      	movs	r0, r4
 8000512:	f002 f8c5 	bl	80026a0 <__clzdi2>
 8000516:	1a33      	subs	r3, r6, r0
 8000518:	4698      	mov	r8, r3
 800051a:	3b20      	subs	r3, #32
 800051c:	d434      	bmi.n	8000588 <__udivmoddi4+0xa0>
 800051e:	469b      	mov	fp, r3
 8000520:	4653      	mov	r3, sl
 8000522:	465a      	mov	r2, fp
 8000524:	4093      	lsls	r3, r2
 8000526:	4642      	mov	r2, r8
 8000528:	001f      	movs	r7, r3
 800052a:	4653      	mov	r3, sl
 800052c:	4093      	lsls	r3, r2
 800052e:	001e      	movs	r6, r3
 8000530:	42af      	cmp	r7, r5
 8000532:	d83b      	bhi.n	80005ac <__udivmoddi4+0xc4>
 8000534:	42af      	cmp	r7, r5
 8000536:	d100      	bne.n	800053a <__udivmoddi4+0x52>
 8000538:	e079      	b.n	800062e <__udivmoddi4+0x146>
 800053a:	465b      	mov	r3, fp
 800053c:	1ba4      	subs	r4, r4, r6
 800053e:	41bd      	sbcs	r5, r7
 8000540:	2b00      	cmp	r3, #0
 8000542:	da00      	bge.n	8000546 <__udivmoddi4+0x5e>
 8000544:	e076      	b.n	8000634 <__udivmoddi4+0x14c>
 8000546:	2200      	movs	r2, #0
 8000548:	2300      	movs	r3, #0
 800054a:	9200      	str	r2, [sp, #0]
 800054c:	9301      	str	r3, [sp, #4]
 800054e:	2301      	movs	r3, #1
 8000550:	465a      	mov	r2, fp
 8000552:	4093      	lsls	r3, r2
 8000554:	9301      	str	r3, [sp, #4]
 8000556:	2301      	movs	r3, #1
 8000558:	4642      	mov	r2, r8
 800055a:	4093      	lsls	r3, r2
 800055c:	9300      	str	r3, [sp, #0]
 800055e:	e029      	b.n	80005b4 <__udivmoddi4+0xcc>
 8000560:	4282      	cmp	r2, r0
 8000562:	d9cf      	bls.n	8000504 <__udivmoddi4+0x1c>
 8000564:	2200      	movs	r2, #0
 8000566:	2300      	movs	r3, #0
 8000568:	9200      	str	r2, [sp, #0]
 800056a:	9301      	str	r3, [sp, #4]
 800056c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <__udivmoddi4+0x8e>
 8000572:	601c      	str	r4, [r3, #0]
 8000574:	605d      	str	r5, [r3, #4]
 8000576:	9800      	ldr	r0, [sp, #0]
 8000578:	9901      	ldr	r1, [sp, #4]
 800057a:	b003      	add	sp, #12
 800057c:	bcf0      	pop	{r4, r5, r6, r7}
 800057e:	46bb      	mov	fp, r7
 8000580:	46b2      	mov	sl, r6
 8000582:	46a9      	mov	r9, r5
 8000584:	46a0      	mov	r8, r4
 8000586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000588:	4642      	mov	r2, r8
 800058a:	469b      	mov	fp, r3
 800058c:	2320      	movs	r3, #32
 800058e:	1a9b      	subs	r3, r3, r2
 8000590:	4652      	mov	r2, sl
 8000592:	40da      	lsrs	r2, r3
 8000594:	4641      	mov	r1, r8
 8000596:	0013      	movs	r3, r2
 8000598:	464a      	mov	r2, r9
 800059a:	408a      	lsls	r2, r1
 800059c:	0017      	movs	r7, r2
 800059e:	4642      	mov	r2, r8
 80005a0:	431f      	orrs	r7, r3
 80005a2:	4653      	mov	r3, sl
 80005a4:	4093      	lsls	r3, r2
 80005a6:	001e      	movs	r6, r3
 80005a8:	42af      	cmp	r7, r5
 80005aa:	d9c3      	bls.n	8000534 <__udivmoddi4+0x4c>
 80005ac:	2200      	movs	r2, #0
 80005ae:	2300      	movs	r3, #0
 80005b0:	9200      	str	r2, [sp, #0]
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	4643      	mov	r3, r8
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d0d8      	beq.n	800056c <__udivmoddi4+0x84>
 80005ba:	07fb      	lsls	r3, r7, #31
 80005bc:	0872      	lsrs	r2, r6, #1
 80005be:	431a      	orrs	r2, r3
 80005c0:	4646      	mov	r6, r8
 80005c2:	087b      	lsrs	r3, r7, #1
 80005c4:	e00e      	b.n	80005e4 <__udivmoddi4+0xfc>
 80005c6:	42ab      	cmp	r3, r5
 80005c8:	d101      	bne.n	80005ce <__udivmoddi4+0xe6>
 80005ca:	42a2      	cmp	r2, r4
 80005cc:	d80c      	bhi.n	80005e8 <__udivmoddi4+0x100>
 80005ce:	1aa4      	subs	r4, r4, r2
 80005d0:	419d      	sbcs	r5, r3
 80005d2:	2001      	movs	r0, #1
 80005d4:	1924      	adds	r4, r4, r4
 80005d6:	416d      	adcs	r5, r5
 80005d8:	2100      	movs	r1, #0
 80005da:	3e01      	subs	r6, #1
 80005dc:	1824      	adds	r4, r4, r0
 80005de:	414d      	adcs	r5, r1
 80005e0:	2e00      	cmp	r6, #0
 80005e2:	d006      	beq.n	80005f2 <__udivmoddi4+0x10a>
 80005e4:	42ab      	cmp	r3, r5
 80005e6:	d9ee      	bls.n	80005c6 <__udivmoddi4+0xde>
 80005e8:	3e01      	subs	r6, #1
 80005ea:	1924      	adds	r4, r4, r4
 80005ec:	416d      	adcs	r5, r5
 80005ee:	2e00      	cmp	r6, #0
 80005f0:	d1f8      	bne.n	80005e4 <__udivmoddi4+0xfc>
 80005f2:	9800      	ldr	r0, [sp, #0]
 80005f4:	9901      	ldr	r1, [sp, #4]
 80005f6:	465b      	mov	r3, fp
 80005f8:	1900      	adds	r0, r0, r4
 80005fa:	4169      	adcs	r1, r5
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	db24      	blt.n	800064a <__udivmoddi4+0x162>
 8000600:	002b      	movs	r3, r5
 8000602:	465a      	mov	r2, fp
 8000604:	4644      	mov	r4, r8
 8000606:	40d3      	lsrs	r3, r2
 8000608:	002a      	movs	r2, r5
 800060a:	40e2      	lsrs	r2, r4
 800060c:	001c      	movs	r4, r3
 800060e:	465b      	mov	r3, fp
 8000610:	0015      	movs	r5, r2
 8000612:	2b00      	cmp	r3, #0
 8000614:	db2a      	blt.n	800066c <__udivmoddi4+0x184>
 8000616:	0026      	movs	r6, r4
 8000618:	409e      	lsls	r6, r3
 800061a:	0033      	movs	r3, r6
 800061c:	0026      	movs	r6, r4
 800061e:	4647      	mov	r7, r8
 8000620:	40be      	lsls	r6, r7
 8000622:	0032      	movs	r2, r6
 8000624:	1a80      	subs	r0, r0, r2
 8000626:	4199      	sbcs	r1, r3
 8000628:	9000      	str	r0, [sp, #0]
 800062a:	9101      	str	r1, [sp, #4]
 800062c:	e79e      	b.n	800056c <__udivmoddi4+0x84>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d8bc      	bhi.n	80005ac <__udivmoddi4+0xc4>
 8000632:	e782      	b.n	800053a <__udivmoddi4+0x52>
 8000634:	4642      	mov	r2, r8
 8000636:	2320      	movs	r3, #32
 8000638:	2100      	movs	r1, #0
 800063a:	1a9b      	subs	r3, r3, r2
 800063c:	2200      	movs	r2, #0
 800063e:	9100      	str	r1, [sp, #0]
 8000640:	9201      	str	r2, [sp, #4]
 8000642:	2201      	movs	r2, #1
 8000644:	40da      	lsrs	r2, r3
 8000646:	9201      	str	r2, [sp, #4]
 8000648:	e785      	b.n	8000556 <__udivmoddi4+0x6e>
 800064a:	4642      	mov	r2, r8
 800064c:	2320      	movs	r3, #32
 800064e:	1a9b      	subs	r3, r3, r2
 8000650:	002a      	movs	r2, r5
 8000652:	4646      	mov	r6, r8
 8000654:	409a      	lsls	r2, r3
 8000656:	0023      	movs	r3, r4
 8000658:	40f3      	lsrs	r3, r6
 800065a:	4644      	mov	r4, r8
 800065c:	4313      	orrs	r3, r2
 800065e:	002a      	movs	r2, r5
 8000660:	40e2      	lsrs	r2, r4
 8000662:	001c      	movs	r4, r3
 8000664:	465b      	mov	r3, fp
 8000666:	0015      	movs	r5, r2
 8000668:	2b00      	cmp	r3, #0
 800066a:	dad4      	bge.n	8000616 <__udivmoddi4+0x12e>
 800066c:	4642      	mov	r2, r8
 800066e:	002f      	movs	r7, r5
 8000670:	2320      	movs	r3, #32
 8000672:	0026      	movs	r6, r4
 8000674:	4097      	lsls	r7, r2
 8000676:	1a9b      	subs	r3, r3, r2
 8000678:	40de      	lsrs	r6, r3
 800067a:	003b      	movs	r3, r7
 800067c:	4333      	orrs	r3, r6
 800067e:	e7cd      	b.n	800061c <__udivmoddi4+0x134>

08000680 <__aeabi_fdiv>:
 8000680:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000682:	464f      	mov	r7, r9
 8000684:	4646      	mov	r6, r8
 8000686:	46d6      	mov	lr, sl
 8000688:	0245      	lsls	r5, r0, #9
 800068a:	b5c0      	push	{r6, r7, lr}
 800068c:	0047      	lsls	r7, r0, #1
 800068e:	1c0c      	adds	r4, r1, #0
 8000690:	0a6d      	lsrs	r5, r5, #9
 8000692:	0e3f      	lsrs	r7, r7, #24
 8000694:	0fc6      	lsrs	r6, r0, #31
 8000696:	2f00      	cmp	r7, #0
 8000698:	d100      	bne.n	800069c <__aeabi_fdiv+0x1c>
 800069a:	e06f      	b.n	800077c <__aeabi_fdiv+0xfc>
 800069c:	2fff      	cmp	r7, #255	; 0xff
 800069e:	d100      	bne.n	80006a2 <__aeabi_fdiv+0x22>
 80006a0:	e074      	b.n	800078c <__aeabi_fdiv+0x10c>
 80006a2:	2300      	movs	r3, #0
 80006a4:	2280      	movs	r2, #128	; 0x80
 80006a6:	4699      	mov	r9, r3
 80006a8:	469a      	mov	sl, r3
 80006aa:	00ed      	lsls	r5, r5, #3
 80006ac:	04d2      	lsls	r2, r2, #19
 80006ae:	4315      	orrs	r5, r2
 80006b0:	3f7f      	subs	r7, #127	; 0x7f
 80006b2:	0263      	lsls	r3, r4, #9
 80006b4:	0a5b      	lsrs	r3, r3, #9
 80006b6:	4698      	mov	r8, r3
 80006b8:	0063      	lsls	r3, r4, #1
 80006ba:	0e1b      	lsrs	r3, r3, #24
 80006bc:	0fe4      	lsrs	r4, r4, #31
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d04d      	beq.n	800075e <__aeabi_fdiv+0xde>
 80006c2:	2bff      	cmp	r3, #255	; 0xff
 80006c4:	d045      	beq.n	8000752 <__aeabi_fdiv+0xd2>
 80006c6:	4642      	mov	r2, r8
 80006c8:	2180      	movs	r1, #128	; 0x80
 80006ca:	00d2      	lsls	r2, r2, #3
 80006cc:	04c9      	lsls	r1, r1, #19
 80006ce:	4311      	orrs	r1, r2
 80006d0:	4688      	mov	r8, r1
 80006d2:	2200      	movs	r2, #0
 80006d4:	3b7f      	subs	r3, #127	; 0x7f
 80006d6:	0031      	movs	r1, r6
 80006d8:	1aff      	subs	r7, r7, r3
 80006da:	464b      	mov	r3, r9
 80006dc:	4061      	eors	r1, r4
 80006de:	b2c9      	uxtb	r1, r1
 80006e0:	2b0f      	cmp	r3, #15
 80006e2:	d900      	bls.n	80006e6 <__aeabi_fdiv+0x66>
 80006e4:	e0b8      	b.n	8000858 <__aeabi_fdiv+0x1d8>
 80006e6:	4870      	ldr	r0, [pc, #448]	; (80008a8 <__aeabi_fdiv+0x228>)
 80006e8:	009b      	lsls	r3, r3, #2
 80006ea:	58c3      	ldr	r3, [r0, r3]
 80006ec:	469f      	mov	pc, r3
 80006ee:	2300      	movs	r3, #0
 80006f0:	4698      	mov	r8, r3
 80006f2:	0026      	movs	r6, r4
 80006f4:	4645      	mov	r5, r8
 80006f6:	4692      	mov	sl, r2
 80006f8:	4653      	mov	r3, sl
 80006fa:	2b02      	cmp	r3, #2
 80006fc:	d100      	bne.n	8000700 <__aeabi_fdiv+0x80>
 80006fe:	e08d      	b.n	800081c <__aeabi_fdiv+0x19c>
 8000700:	2b03      	cmp	r3, #3
 8000702:	d100      	bne.n	8000706 <__aeabi_fdiv+0x86>
 8000704:	e0a1      	b.n	800084a <__aeabi_fdiv+0x1ca>
 8000706:	2b01      	cmp	r3, #1
 8000708:	d018      	beq.n	800073c <__aeabi_fdiv+0xbc>
 800070a:	003b      	movs	r3, r7
 800070c:	337f      	adds	r3, #127	; 0x7f
 800070e:	2b00      	cmp	r3, #0
 8000710:	dd6d      	ble.n	80007ee <__aeabi_fdiv+0x16e>
 8000712:	076a      	lsls	r2, r5, #29
 8000714:	d004      	beq.n	8000720 <__aeabi_fdiv+0xa0>
 8000716:	220f      	movs	r2, #15
 8000718:	402a      	ands	r2, r5
 800071a:	2a04      	cmp	r2, #4
 800071c:	d000      	beq.n	8000720 <__aeabi_fdiv+0xa0>
 800071e:	3504      	adds	r5, #4
 8000720:	012a      	lsls	r2, r5, #4
 8000722:	d503      	bpl.n	800072c <__aeabi_fdiv+0xac>
 8000724:	4b61      	ldr	r3, [pc, #388]	; (80008ac <__aeabi_fdiv+0x22c>)
 8000726:	401d      	ands	r5, r3
 8000728:	003b      	movs	r3, r7
 800072a:	3380      	adds	r3, #128	; 0x80
 800072c:	2bfe      	cmp	r3, #254	; 0xfe
 800072e:	dd00      	ble.n	8000732 <__aeabi_fdiv+0xb2>
 8000730:	e074      	b.n	800081c <__aeabi_fdiv+0x19c>
 8000732:	01aa      	lsls	r2, r5, #6
 8000734:	0a52      	lsrs	r2, r2, #9
 8000736:	b2d8      	uxtb	r0, r3
 8000738:	e002      	b.n	8000740 <__aeabi_fdiv+0xc0>
 800073a:	000e      	movs	r6, r1
 800073c:	2000      	movs	r0, #0
 800073e:	2200      	movs	r2, #0
 8000740:	05c0      	lsls	r0, r0, #23
 8000742:	07f6      	lsls	r6, r6, #31
 8000744:	4310      	orrs	r0, r2
 8000746:	4330      	orrs	r0, r6
 8000748:	bce0      	pop	{r5, r6, r7}
 800074a:	46ba      	mov	sl, r7
 800074c:	46b1      	mov	r9, r6
 800074e:	46a8      	mov	r8, r5
 8000750:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000752:	4643      	mov	r3, r8
 8000754:	2b00      	cmp	r3, #0
 8000756:	d13f      	bne.n	80007d8 <__aeabi_fdiv+0x158>
 8000758:	2202      	movs	r2, #2
 800075a:	3fff      	subs	r7, #255	; 0xff
 800075c:	e003      	b.n	8000766 <__aeabi_fdiv+0xe6>
 800075e:	4643      	mov	r3, r8
 8000760:	2b00      	cmp	r3, #0
 8000762:	d12d      	bne.n	80007c0 <__aeabi_fdiv+0x140>
 8000764:	2201      	movs	r2, #1
 8000766:	0031      	movs	r1, r6
 8000768:	464b      	mov	r3, r9
 800076a:	4061      	eors	r1, r4
 800076c:	b2c9      	uxtb	r1, r1
 800076e:	4313      	orrs	r3, r2
 8000770:	2b0f      	cmp	r3, #15
 8000772:	d838      	bhi.n	80007e6 <__aeabi_fdiv+0x166>
 8000774:	484e      	ldr	r0, [pc, #312]	; (80008b0 <__aeabi_fdiv+0x230>)
 8000776:	009b      	lsls	r3, r3, #2
 8000778:	58c3      	ldr	r3, [r0, r3]
 800077a:	469f      	mov	pc, r3
 800077c:	2d00      	cmp	r5, #0
 800077e:	d113      	bne.n	80007a8 <__aeabi_fdiv+0x128>
 8000780:	2304      	movs	r3, #4
 8000782:	4699      	mov	r9, r3
 8000784:	3b03      	subs	r3, #3
 8000786:	2700      	movs	r7, #0
 8000788:	469a      	mov	sl, r3
 800078a:	e792      	b.n	80006b2 <__aeabi_fdiv+0x32>
 800078c:	2d00      	cmp	r5, #0
 800078e:	d105      	bne.n	800079c <__aeabi_fdiv+0x11c>
 8000790:	2308      	movs	r3, #8
 8000792:	4699      	mov	r9, r3
 8000794:	3b06      	subs	r3, #6
 8000796:	27ff      	movs	r7, #255	; 0xff
 8000798:	469a      	mov	sl, r3
 800079a:	e78a      	b.n	80006b2 <__aeabi_fdiv+0x32>
 800079c:	230c      	movs	r3, #12
 800079e:	4699      	mov	r9, r3
 80007a0:	3b09      	subs	r3, #9
 80007a2:	27ff      	movs	r7, #255	; 0xff
 80007a4:	469a      	mov	sl, r3
 80007a6:	e784      	b.n	80006b2 <__aeabi_fdiv+0x32>
 80007a8:	0028      	movs	r0, r5
 80007aa:	f001 ff5b 	bl	8002664 <__clzsi2>
 80007ae:	2776      	movs	r7, #118	; 0x76
 80007b0:	1f43      	subs	r3, r0, #5
 80007b2:	409d      	lsls	r5, r3
 80007b4:	2300      	movs	r3, #0
 80007b6:	427f      	negs	r7, r7
 80007b8:	4699      	mov	r9, r3
 80007ba:	469a      	mov	sl, r3
 80007bc:	1a3f      	subs	r7, r7, r0
 80007be:	e778      	b.n	80006b2 <__aeabi_fdiv+0x32>
 80007c0:	4640      	mov	r0, r8
 80007c2:	f001 ff4f 	bl	8002664 <__clzsi2>
 80007c6:	4642      	mov	r2, r8
 80007c8:	1f43      	subs	r3, r0, #5
 80007ca:	409a      	lsls	r2, r3
 80007cc:	2376      	movs	r3, #118	; 0x76
 80007ce:	425b      	negs	r3, r3
 80007d0:	4690      	mov	r8, r2
 80007d2:	1a1b      	subs	r3, r3, r0
 80007d4:	2200      	movs	r2, #0
 80007d6:	e77e      	b.n	80006d6 <__aeabi_fdiv+0x56>
 80007d8:	2303      	movs	r3, #3
 80007da:	464a      	mov	r2, r9
 80007dc:	431a      	orrs	r2, r3
 80007de:	4691      	mov	r9, r2
 80007e0:	33fc      	adds	r3, #252	; 0xfc
 80007e2:	2203      	movs	r2, #3
 80007e4:	e777      	b.n	80006d6 <__aeabi_fdiv+0x56>
 80007e6:	000e      	movs	r6, r1
 80007e8:	20ff      	movs	r0, #255	; 0xff
 80007ea:	2200      	movs	r2, #0
 80007ec:	e7a8      	b.n	8000740 <__aeabi_fdiv+0xc0>
 80007ee:	2201      	movs	r2, #1
 80007f0:	1ad3      	subs	r3, r2, r3
 80007f2:	2b1b      	cmp	r3, #27
 80007f4:	dca2      	bgt.n	800073c <__aeabi_fdiv+0xbc>
 80007f6:	379e      	adds	r7, #158	; 0x9e
 80007f8:	002a      	movs	r2, r5
 80007fa:	40bd      	lsls	r5, r7
 80007fc:	40da      	lsrs	r2, r3
 80007fe:	1e6b      	subs	r3, r5, #1
 8000800:	419d      	sbcs	r5, r3
 8000802:	4315      	orrs	r5, r2
 8000804:	076a      	lsls	r2, r5, #29
 8000806:	d004      	beq.n	8000812 <__aeabi_fdiv+0x192>
 8000808:	220f      	movs	r2, #15
 800080a:	402a      	ands	r2, r5
 800080c:	2a04      	cmp	r2, #4
 800080e:	d000      	beq.n	8000812 <__aeabi_fdiv+0x192>
 8000810:	3504      	adds	r5, #4
 8000812:	016a      	lsls	r2, r5, #5
 8000814:	d544      	bpl.n	80008a0 <__aeabi_fdiv+0x220>
 8000816:	2001      	movs	r0, #1
 8000818:	2200      	movs	r2, #0
 800081a:	e791      	b.n	8000740 <__aeabi_fdiv+0xc0>
 800081c:	20ff      	movs	r0, #255	; 0xff
 800081e:	2200      	movs	r2, #0
 8000820:	e78e      	b.n	8000740 <__aeabi_fdiv+0xc0>
 8000822:	2280      	movs	r2, #128	; 0x80
 8000824:	2600      	movs	r6, #0
 8000826:	20ff      	movs	r0, #255	; 0xff
 8000828:	03d2      	lsls	r2, r2, #15
 800082a:	e789      	b.n	8000740 <__aeabi_fdiv+0xc0>
 800082c:	2300      	movs	r3, #0
 800082e:	4698      	mov	r8, r3
 8000830:	2280      	movs	r2, #128	; 0x80
 8000832:	03d2      	lsls	r2, r2, #15
 8000834:	4215      	tst	r5, r2
 8000836:	d008      	beq.n	800084a <__aeabi_fdiv+0x1ca>
 8000838:	4643      	mov	r3, r8
 800083a:	4213      	tst	r3, r2
 800083c:	d105      	bne.n	800084a <__aeabi_fdiv+0x1ca>
 800083e:	431a      	orrs	r2, r3
 8000840:	0252      	lsls	r2, r2, #9
 8000842:	0026      	movs	r6, r4
 8000844:	20ff      	movs	r0, #255	; 0xff
 8000846:	0a52      	lsrs	r2, r2, #9
 8000848:	e77a      	b.n	8000740 <__aeabi_fdiv+0xc0>
 800084a:	2280      	movs	r2, #128	; 0x80
 800084c:	03d2      	lsls	r2, r2, #15
 800084e:	432a      	orrs	r2, r5
 8000850:	0252      	lsls	r2, r2, #9
 8000852:	20ff      	movs	r0, #255	; 0xff
 8000854:	0a52      	lsrs	r2, r2, #9
 8000856:	e773      	b.n	8000740 <__aeabi_fdiv+0xc0>
 8000858:	4642      	mov	r2, r8
 800085a:	016b      	lsls	r3, r5, #5
 800085c:	0155      	lsls	r5, r2, #5
 800085e:	42ab      	cmp	r3, r5
 8000860:	d21a      	bcs.n	8000898 <__aeabi_fdiv+0x218>
 8000862:	201b      	movs	r0, #27
 8000864:	2200      	movs	r2, #0
 8000866:	3f01      	subs	r7, #1
 8000868:	2601      	movs	r6, #1
 800086a:	001c      	movs	r4, r3
 800086c:	0052      	lsls	r2, r2, #1
 800086e:	005b      	lsls	r3, r3, #1
 8000870:	2c00      	cmp	r4, #0
 8000872:	db01      	blt.n	8000878 <__aeabi_fdiv+0x1f8>
 8000874:	429d      	cmp	r5, r3
 8000876:	d801      	bhi.n	800087c <__aeabi_fdiv+0x1fc>
 8000878:	1b5b      	subs	r3, r3, r5
 800087a:	4332      	orrs	r2, r6
 800087c:	3801      	subs	r0, #1
 800087e:	2800      	cmp	r0, #0
 8000880:	d1f3      	bne.n	800086a <__aeabi_fdiv+0x1ea>
 8000882:	1e58      	subs	r0, r3, #1
 8000884:	4183      	sbcs	r3, r0
 8000886:	4313      	orrs	r3, r2
 8000888:	001d      	movs	r5, r3
 800088a:	003b      	movs	r3, r7
 800088c:	337f      	adds	r3, #127	; 0x7f
 800088e:	000e      	movs	r6, r1
 8000890:	2b00      	cmp	r3, #0
 8000892:	dd00      	ble.n	8000896 <__aeabi_fdiv+0x216>
 8000894:	e73d      	b.n	8000712 <__aeabi_fdiv+0x92>
 8000896:	e7aa      	b.n	80007ee <__aeabi_fdiv+0x16e>
 8000898:	201a      	movs	r0, #26
 800089a:	2201      	movs	r2, #1
 800089c:	1b5b      	subs	r3, r3, r5
 800089e:	e7e3      	b.n	8000868 <__aeabi_fdiv+0x1e8>
 80008a0:	01aa      	lsls	r2, r5, #6
 80008a2:	2000      	movs	r0, #0
 80008a4:	0a52      	lsrs	r2, r2, #9
 80008a6:	e74b      	b.n	8000740 <__aeabi_fdiv+0xc0>
 80008a8:	08009414 	.word	0x08009414
 80008ac:	f7ffffff 	.word	0xf7ffffff
 80008b0:	08009454 	.word	0x08009454

080008b4 <__aeabi_ui2f>:
 80008b4:	b570      	push	{r4, r5, r6, lr}
 80008b6:	1e04      	subs	r4, r0, #0
 80008b8:	d00e      	beq.n	80008d8 <__aeabi_ui2f+0x24>
 80008ba:	f001 fed3 	bl	8002664 <__clzsi2>
 80008be:	239e      	movs	r3, #158	; 0x9e
 80008c0:	0001      	movs	r1, r0
 80008c2:	1a1b      	subs	r3, r3, r0
 80008c4:	2b96      	cmp	r3, #150	; 0x96
 80008c6:	dc0c      	bgt.n	80008e2 <__aeabi_ui2f+0x2e>
 80008c8:	2808      	cmp	r0, #8
 80008ca:	d02c      	beq.n	8000926 <__aeabi_ui2f+0x72>
 80008cc:	3908      	subs	r1, #8
 80008ce:	408c      	lsls	r4, r1
 80008d0:	0264      	lsls	r4, r4, #9
 80008d2:	0a64      	lsrs	r4, r4, #9
 80008d4:	b2d8      	uxtb	r0, r3
 80008d6:	e001      	b.n	80008dc <__aeabi_ui2f+0x28>
 80008d8:	2000      	movs	r0, #0
 80008da:	2400      	movs	r4, #0
 80008dc:	05c0      	lsls	r0, r0, #23
 80008de:	4320      	orrs	r0, r4
 80008e0:	bd70      	pop	{r4, r5, r6, pc}
 80008e2:	2b99      	cmp	r3, #153	; 0x99
 80008e4:	dd0a      	ble.n	80008fc <__aeabi_ui2f+0x48>
 80008e6:	0002      	movs	r2, r0
 80008e8:	0020      	movs	r0, r4
 80008ea:	321b      	adds	r2, #27
 80008ec:	4090      	lsls	r0, r2
 80008ee:	0002      	movs	r2, r0
 80008f0:	1e50      	subs	r0, r2, #1
 80008f2:	4182      	sbcs	r2, r0
 80008f4:	2005      	movs	r0, #5
 80008f6:	1a40      	subs	r0, r0, r1
 80008f8:	40c4      	lsrs	r4, r0
 80008fa:	4314      	orrs	r4, r2
 80008fc:	2905      	cmp	r1, #5
 80008fe:	dc16      	bgt.n	800092e <__aeabi_ui2f+0x7a>
 8000900:	0022      	movs	r2, r4
 8000902:	480f      	ldr	r0, [pc, #60]	; (8000940 <__aeabi_ui2f+0x8c>)
 8000904:	4002      	ands	r2, r0
 8000906:	0765      	lsls	r5, r4, #29
 8000908:	d009      	beq.n	800091e <__aeabi_ui2f+0x6a>
 800090a:	250f      	movs	r5, #15
 800090c:	402c      	ands	r4, r5
 800090e:	2c04      	cmp	r4, #4
 8000910:	d005      	beq.n	800091e <__aeabi_ui2f+0x6a>
 8000912:	3204      	adds	r2, #4
 8000914:	0154      	lsls	r4, r2, #5
 8000916:	d502      	bpl.n	800091e <__aeabi_ui2f+0x6a>
 8000918:	239f      	movs	r3, #159	; 0x9f
 800091a:	4002      	ands	r2, r0
 800091c:	1a5b      	subs	r3, r3, r1
 800091e:	0192      	lsls	r2, r2, #6
 8000920:	0a54      	lsrs	r4, r2, #9
 8000922:	b2d8      	uxtb	r0, r3
 8000924:	e7da      	b.n	80008dc <__aeabi_ui2f+0x28>
 8000926:	0264      	lsls	r4, r4, #9
 8000928:	2096      	movs	r0, #150	; 0x96
 800092a:	0a64      	lsrs	r4, r4, #9
 800092c:	e7d6      	b.n	80008dc <__aeabi_ui2f+0x28>
 800092e:	1f4a      	subs	r2, r1, #5
 8000930:	4094      	lsls	r4, r2
 8000932:	0022      	movs	r2, r4
 8000934:	4802      	ldr	r0, [pc, #8]	; (8000940 <__aeabi_ui2f+0x8c>)
 8000936:	4002      	ands	r2, r0
 8000938:	0765      	lsls	r5, r4, #29
 800093a:	d0f0      	beq.n	800091e <__aeabi_ui2f+0x6a>
 800093c:	e7e5      	b.n	800090a <__aeabi_ui2f+0x56>
 800093e:	46c0      	nop			; (mov r8, r8)
 8000940:	fbffffff 	.word	0xfbffffff

08000944 <__aeabi_dadd>:
 8000944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000946:	464f      	mov	r7, r9
 8000948:	4646      	mov	r6, r8
 800094a:	46d6      	mov	lr, sl
 800094c:	0004      	movs	r4, r0
 800094e:	b5c0      	push	{r6, r7, lr}
 8000950:	001f      	movs	r7, r3
 8000952:	030b      	lsls	r3, r1, #12
 8000954:	0010      	movs	r0, r2
 8000956:	004e      	lsls	r6, r1, #1
 8000958:	0a5b      	lsrs	r3, r3, #9
 800095a:	0fcd      	lsrs	r5, r1, #31
 800095c:	0f61      	lsrs	r1, r4, #29
 800095e:	007a      	lsls	r2, r7, #1
 8000960:	4319      	orrs	r1, r3
 8000962:	00e3      	lsls	r3, r4, #3
 8000964:	033c      	lsls	r4, r7, #12
 8000966:	0fff      	lsrs	r7, r7, #31
 8000968:	46bc      	mov	ip, r7
 800096a:	0a64      	lsrs	r4, r4, #9
 800096c:	0f47      	lsrs	r7, r0, #29
 800096e:	4327      	orrs	r7, r4
 8000970:	0d76      	lsrs	r6, r6, #21
 8000972:	0d52      	lsrs	r2, r2, #21
 8000974:	00c0      	lsls	r0, r0, #3
 8000976:	46b9      	mov	r9, r7
 8000978:	4680      	mov	r8, r0
 800097a:	1ab7      	subs	r7, r6, r2
 800097c:	4565      	cmp	r5, ip
 800097e:	d100      	bne.n	8000982 <__aeabi_dadd+0x3e>
 8000980:	e09b      	b.n	8000aba <__aeabi_dadd+0x176>
 8000982:	2f00      	cmp	r7, #0
 8000984:	dc00      	bgt.n	8000988 <__aeabi_dadd+0x44>
 8000986:	e084      	b.n	8000a92 <__aeabi_dadd+0x14e>
 8000988:	2a00      	cmp	r2, #0
 800098a:	d100      	bne.n	800098e <__aeabi_dadd+0x4a>
 800098c:	e0be      	b.n	8000b0c <__aeabi_dadd+0x1c8>
 800098e:	4ac8      	ldr	r2, [pc, #800]	; (8000cb0 <__aeabi_dadd+0x36c>)
 8000990:	4296      	cmp	r6, r2
 8000992:	d100      	bne.n	8000996 <__aeabi_dadd+0x52>
 8000994:	e124      	b.n	8000be0 <__aeabi_dadd+0x29c>
 8000996:	2280      	movs	r2, #128	; 0x80
 8000998:	464c      	mov	r4, r9
 800099a:	0412      	lsls	r2, r2, #16
 800099c:	4314      	orrs	r4, r2
 800099e:	46a1      	mov	r9, r4
 80009a0:	2f38      	cmp	r7, #56	; 0x38
 80009a2:	dd00      	ble.n	80009a6 <__aeabi_dadd+0x62>
 80009a4:	e167      	b.n	8000c76 <__aeabi_dadd+0x332>
 80009a6:	2f1f      	cmp	r7, #31
 80009a8:	dd00      	ble.n	80009ac <__aeabi_dadd+0x68>
 80009aa:	e1d6      	b.n	8000d5a <__aeabi_dadd+0x416>
 80009ac:	2220      	movs	r2, #32
 80009ae:	464c      	mov	r4, r9
 80009b0:	1bd2      	subs	r2, r2, r7
 80009b2:	4094      	lsls	r4, r2
 80009b4:	46a2      	mov	sl, r4
 80009b6:	4644      	mov	r4, r8
 80009b8:	40fc      	lsrs	r4, r7
 80009ba:	0020      	movs	r0, r4
 80009bc:	4654      	mov	r4, sl
 80009be:	4304      	orrs	r4, r0
 80009c0:	4640      	mov	r0, r8
 80009c2:	4090      	lsls	r0, r2
 80009c4:	1e42      	subs	r2, r0, #1
 80009c6:	4190      	sbcs	r0, r2
 80009c8:	464a      	mov	r2, r9
 80009ca:	40fa      	lsrs	r2, r7
 80009cc:	4304      	orrs	r4, r0
 80009ce:	1a89      	subs	r1, r1, r2
 80009d0:	1b1c      	subs	r4, r3, r4
 80009d2:	42a3      	cmp	r3, r4
 80009d4:	4192      	sbcs	r2, r2
 80009d6:	4252      	negs	r2, r2
 80009d8:	1a8b      	subs	r3, r1, r2
 80009da:	469a      	mov	sl, r3
 80009dc:	4653      	mov	r3, sl
 80009de:	021b      	lsls	r3, r3, #8
 80009e0:	d400      	bmi.n	80009e4 <__aeabi_dadd+0xa0>
 80009e2:	e0d4      	b.n	8000b8e <__aeabi_dadd+0x24a>
 80009e4:	4653      	mov	r3, sl
 80009e6:	025a      	lsls	r2, r3, #9
 80009e8:	0a53      	lsrs	r3, r2, #9
 80009ea:	469a      	mov	sl, r3
 80009ec:	4653      	mov	r3, sl
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d100      	bne.n	80009f4 <__aeabi_dadd+0xb0>
 80009f2:	e104      	b.n	8000bfe <__aeabi_dadd+0x2ba>
 80009f4:	4650      	mov	r0, sl
 80009f6:	f001 fe35 	bl	8002664 <__clzsi2>
 80009fa:	0003      	movs	r3, r0
 80009fc:	3b08      	subs	r3, #8
 80009fe:	2220      	movs	r2, #32
 8000a00:	0020      	movs	r0, r4
 8000a02:	1ad2      	subs	r2, r2, r3
 8000a04:	4651      	mov	r1, sl
 8000a06:	40d0      	lsrs	r0, r2
 8000a08:	4099      	lsls	r1, r3
 8000a0a:	0002      	movs	r2, r0
 8000a0c:	409c      	lsls	r4, r3
 8000a0e:	430a      	orrs	r2, r1
 8000a10:	42b3      	cmp	r3, r6
 8000a12:	da00      	bge.n	8000a16 <__aeabi_dadd+0xd2>
 8000a14:	e102      	b.n	8000c1c <__aeabi_dadd+0x2d8>
 8000a16:	1b9b      	subs	r3, r3, r6
 8000a18:	1c59      	adds	r1, r3, #1
 8000a1a:	291f      	cmp	r1, #31
 8000a1c:	dd00      	ble.n	8000a20 <__aeabi_dadd+0xdc>
 8000a1e:	e0a7      	b.n	8000b70 <__aeabi_dadd+0x22c>
 8000a20:	2320      	movs	r3, #32
 8000a22:	0010      	movs	r0, r2
 8000a24:	0026      	movs	r6, r4
 8000a26:	1a5b      	subs	r3, r3, r1
 8000a28:	409c      	lsls	r4, r3
 8000a2a:	4098      	lsls	r0, r3
 8000a2c:	40ce      	lsrs	r6, r1
 8000a2e:	40ca      	lsrs	r2, r1
 8000a30:	1e63      	subs	r3, r4, #1
 8000a32:	419c      	sbcs	r4, r3
 8000a34:	4330      	orrs	r0, r6
 8000a36:	4692      	mov	sl, r2
 8000a38:	2600      	movs	r6, #0
 8000a3a:	4304      	orrs	r4, r0
 8000a3c:	0763      	lsls	r3, r4, #29
 8000a3e:	d009      	beq.n	8000a54 <__aeabi_dadd+0x110>
 8000a40:	230f      	movs	r3, #15
 8000a42:	4023      	ands	r3, r4
 8000a44:	2b04      	cmp	r3, #4
 8000a46:	d005      	beq.n	8000a54 <__aeabi_dadd+0x110>
 8000a48:	1d23      	adds	r3, r4, #4
 8000a4a:	42a3      	cmp	r3, r4
 8000a4c:	41a4      	sbcs	r4, r4
 8000a4e:	4264      	negs	r4, r4
 8000a50:	44a2      	add	sl, r4
 8000a52:	001c      	movs	r4, r3
 8000a54:	4653      	mov	r3, sl
 8000a56:	021b      	lsls	r3, r3, #8
 8000a58:	d400      	bmi.n	8000a5c <__aeabi_dadd+0x118>
 8000a5a:	e09b      	b.n	8000b94 <__aeabi_dadd+0x250>
 8000a5c:	4b94      	ldr	r3, [pc, #592]	; (8000cb0 <__aeabi_dadd+0x36c>)
 8000a5e:	3601      	adds	r6, #1
 8000a60:	429e      	cmp	r6, r3
 8000a62:	d100      	bne.n	8000a66 <__aeabi_dadd+0x122>
 8000a64:	e0b8      	b.n	8000bd8 <__aeabi_dadd+0x294>
 8000a66:	4653      	mov	r3, sl
 8000a68:	4992      	ldr	r1, [pc, #584]	; (8000cb4 <__aeabi_dadd+0x370>)
 8000a6a:	08e4      	lsrs	r4, r4, #3
 8000a6c:	400b      	ands	r3, r1
 8000a6e:	0019      	movs	r1, r3
 8000a70:	075b      	lsls	r3, r3, #29
 8000a72:	4323      	orrs	r3, r4
 8000a74:	0572      	lsls	r2, r6, #21
 8000a76:	024c      	lsls	r4, r1, #9
 8000a78:	0b24      	lsrs	r4, r4, #12
 8000a7a:	0d52      	lsrs	r2, r2, #21
 8000a7c:	0512      	lsls	r2, r2, #20
 8000a7e:	07ed      	lsls	r5, r5, #31
 8000a80:	4322      	orrs	r2, r4
 8000a82:	432a      	orrs	r2, r5
 8000a84:	0018      	movs	r0, r3
 8000a86:	0011      	movs	r1, r2
 8000a88:	bce0      	pop	{r5, r6, r7}
 8000a8a:	46ba      	mov	sl, r7
 8000a8c:	46b1      	mov	r9, r6
 8000a8e:	46a8      	mov	r8, r5
 8000a90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a92:	2f00      	cmp	r7, #0
 8000a94:	d048      	beq.n	8000b28 <__aeabi_dadd+0x1e4>
 8000a96:	1b97      	subs	r7, r2, r6
 8000a98:	2e00      	cmp	r6, #0
 8000a9a:	d000      	beq.n	8000a9e <__aeabi_dadd+0x15a>
 8000a9c:	e10e      	b.n	8000cbc <__aeabi_dadd+0x378>
 8000a9e:	000c      	movs	r4, r1
 8000aa0:	431c      	orrs	r4, r3
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dadd+0x162>
 8000aa4:	e1b7      	b.n	8000e16 <__aeabi_dadd+0x4d2>
 8000aa6:	1e7c      	subs	r4, r7, #1
 8000aa8:	2f01      	cmp	r7, #1
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x16a>
 8000aac:	e226      	b.n	8000efc <__aeabi_dadd+0x5b8>
 8000aae:	4d80      	ldr	r5, [pc, #512]	; (8000cb0 <__aeabi_dadd+0x36c>)
 8000ab0:	42af      	cmp	r7, r5
 8000ab2:	d100      	bne.n	8000ab6 <__aeabi_dadd+0x172>
 8000ab4:	e1d5      	b.n	8000e62 <__aeabi_dadd+0x51e>
 8000ab6:	0027      	movs	r7, r4
 8000ab8:	e107      	b.n	8000cca <__aeabi_dadd+0x386>
 8000aba:	2f00      	cmp	r7, #0
 8000abc:	dc00      	bgt.n	8000ac0 <__aeabi_dadd+0x17c>
 8000abe:	e0b2      	b.n	8000c26 <__aeabi_dadd+0x2e2>
 8000ac0:	2a00      	cmp	r2, #0
 8000ac2:	d047      	beq.n	8000b54 <__aeabi_dadd+0x210>
 8000ac4:	4a7a      	ldr	r2, [pc, #488]	; (8000cb0 <__aeabi_dadd+0x36c>)
 8000ac6:	4296      	cmp	r6, r2
 8000ac8:	d100      	bne.n	8000acc <__aeabi_dadd+0x188>
 8000aca:	e089      	b.n	8000be0 <__aeabi_dadd+0x29c>
 8000acc:	2280      	movs	r2, #128	; 0x80
 8000ace:	464c      	mov	r4, r9
 8000ad0:	0412      	lsls	r2, r2, #16
 8000ad2:	4314      	orrs	r4, r2
 8000ad4:	46a1      	mov	r9, r4
 8000ad6:	2f38      	cmp	r7, #56	; 0x38
 8000ad8:	dc6b      	bgt.n	8000bb2 <__aeabi_dadd+0x26e>
 8000ada:	2f1f      	cmp	r7, #31
 8000adc:	dc00      	bgt.n	8000ae0 <__aeabi_dadd+0x19c>
 8000ade:	e16e      	b.n	8000dbe <__aeabi_dadd+0x47a>
 8000ae0:	003a      	movs	r2, r7
 8000ae2:	4648      	mov	r0, r9
 8000ae4:	3a20      	subs	r2, #32
 8000ae6:	40d0      	lsrs	r0, r2
 8000ae8:	4684      	mov	ip, r0
 8000aea:	2f20      	cmp	r7, #32
 8000aec:	d007      	beq.n	8000afe <__aeabi_dadd+0x1ba>
 8000aee:	2240      	movs	r2, #64	; 0x40
 8000af0:	4648      	mov	r0, r9
 8000af2:	1bd2      	subs	r2, r2, r7
 8000af4:	4090      	lsls	r0, r2
 8000af6:	0002      	movs	r2, r0
 8000af8:	4640      	mov	r0, r8
 8000afa:	4310      	orrs	r0, r2
 8000afc:	4680      	mov	r8, r0
 8000afe:	4640      	mov	r0, r8
 8000b00:	1e42      	subs	r2, r0, #1
 8000b02:	4190      	sbcs	r0, r2
 8000b04:	4662      	mov	r2, ip
 8000b06:	0004      	movs	r4, r0
 8000b08:	4314      	orrs	r4, r2
 8000b0a:	e057      	b.n	8000bbc <__aeabi_dadd+0x278>
 8000b0c:	464a      	mov	r2, r9
 8000b0e:	4302      	orrs	r2, r0
 8000b10:	d100      	bne.n	8000b14 <__aeabi_dadd+0x1d0>
 8000b12:	e103      	b.n	8000d1c <__aeabi_dadd+0x3d8>
 8000b14:	1e7a      	subs	r2, r7, #1
 8000b16:	2f01      	cmp	r7, #1
 8000b18:	d100      	bne.n	8000b1c <__aeabi_dadd+0x1d8>
 8000b1a:	e193      	b.n	8000e44 <__aeabi_dadd+0x500>
 8000b1c:	4c64      	ldr	r4, [pc, #400]	; (8000cb0 <__aeabi_dadd+0x36c>)
 8000b1e:	42a7      	cmp	r7, r4
 8000b20:	d100      	bne.n	8000b24 <__aeabi_dadd+0x1e0>
 8000b22:	e18a      	b.n	8000e3a <__aeabi_dadd+0x4f6>
 8000b24:	0017      	movs	r7, r2
 8000b26:	e73b      	b.n	80009a0 <__aeabi_dadd+0x5c>
 8000b28:	4c63      	ldr	r4, [pc, #396]	; (8000cb8 <__aeabi_dadd+0x374>)
 8000b2a:	1c72      	adds	r2, r6, #1
 8000b2c:	4222      	tst	r2, r4
 8000b2e:	d000      	beq.n	8000b32 <__aeabi_dadd+0x1ee>
 8000b30:	e0e0      	b.n	8000cf4 <__aeabi_dadd+0x3b0>
 8000b32:	000a      	movs	r2, r1
 8000b34:	431a      	orrs	r2, r3
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	d000      	beq.n	8000b3c <__aeabi_dadd+0x1f8>
 8000b3a:	e174      	b.n	8000e26 <__aeabi_dadd+0x4e2>
 8000b3c:	2a00      	cmp	r2, #0
 8000b3e:	d100      	bne.n	8000b42 <__aeabi_dadd+0x1fe>
 8000b40:	e1d0      	b.n	8000ee4 <__aeabi_dadd+0x5a0>
 8000b42:	464a      	mov	r2, r9
 8000b44:	4302      	orrs	r2, r0
 8000b46:	d000      	beq.n	8000b4a <__aeabi_dadd+0x206>
 8000b48:	e1e3      	b.n	8000f12 <__aeabi_dadd+0x5ce>
 8000b4a:	074a      	lsls	r2, r1, #29
 8000b4c:	08db      	lsrs	r3, r3, #3
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	08c9      	lsrs	r1, r1, #3
 8000b52:	e029      	b.n	8000ba8 <__aeabi_dadd+0x264>
 8000b54:	464a      	mov	r2, r9
 8000b56:	4302      	orrs	r2, r0
 8000b58:	d100      	bne.n	8000b5c <__aeabi_dadd+0x218>
 8000b5a:	e17d      	b.n	8000e58 <__aeabi_dadd+0x514>
 8000b5c:	1e7a      	subs	r2, r7, #1
 8000b5e:	2f01      	cmp	r7, #1
 8000b60:	d100      	bne.n	8000b64 <__aeabi_dadd+0x220>
 8000b62:	e0e0      	b.n	8000d26 <__aeabi_dadd+0x3e2>
 8000b64:	4c52      	ldr	r4, [pc, #328]	; (8000cb0 <__aeabi_dadd+0x36c>)
 8000b66:	42a7      	cmp	r7, r4
 8000b68:	d100      	bne.n	8000b6c <__aeabi_dadd+0x228>
 8000b6a:	e166      	b.n	8000e3a <__aeabi_dadd+0x4f6>
 8000b6c:	0017      	movs	r7, r2
 8000b6e:	e7b2      	b.n	8000ad6 <__aeabi_dadd+0x192>
 8000b70:	0010      	movs	r0, r2
 8000b72:	3b1f      	subs	r3, #31
 8000b74:	40d8      	lsrs	r0, r3
 8000b76:	2920      	cmp	r1, #32
 8000b78:	d003      	beq.n	8000b82 <__aeabi_dadd+0x23e>
 8000b7a:	2340      	movs	r3, #64	; 0x40
 8000b7c:	1a5b      	subs	r3, r3, r1
 8000b7e:	409a      	lsls	r2, r3
 8000b80:	4314      	orrs	r4, r2
 8000b82:	1e63      	subs	r3, r4, #1
 8000b84:	419c      	sbcs	r4, r3
 8000b86:	2300      	movs	r3, #0
 8000b88:	2600      	movs	r6, #0
 8000b8a:	469a      	mov	sl, r3
 8000b8c:	4304      	orrs	r4, r0
 8000b8e:	0763      	lsls	r3, r4, #29
 8000b90:	d000      	beq.n	8000b94 <__aeabi_dadd+0x250>
 8000b92:	e755      	b.n	8000a40 <__aeabi_dadd+0xfc>
 8000b94:	4652      	mov	r2, sl
 8000b96:	08e3      	lsrs	r3, r4, #3
 8000b98:	0752      	lsls	r2, r2, #29
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	4652      	mov	r2, sl
 8000b9e:	0037      	movs	r7, r6
 8000ba0:	08d1      	lsrs	r1, r2, #3
 8000ba2:	4a43      	ldr	r2, [pc, #268]	; (8000cb0 <__aeabi_dadd+0x36c>)
 8000ba4:	4297      	cmp	r7, r2
 8000ba6:	d01f      	beq.n	8000be8 <__aeabi_dadd+0x2a4>
 8000ba8:	0309      	lsls	r1, r1, #12
 8000baa:	057a      	lsls	r2, r7, #21
 8000bac:	0b0c      	lsrs	r4, r1, #12
 8000bae:	0d52      	lsrs	r2, r2, #21
 8000bb0:	e764      	b.n	8000a7c <__aeabi_dadd+0x138>
 8000bb2:	4642      	mov	r2, r8
 8000bb4:	464c      	mov	r4, r9
 8000bb6:	4314      	orrs	r4, r2
 8000bb8:	1e62      	subs	r2, r4, #1
 8000bba:	4194      	sbcs	r4, r2
 8000bbc:	18e4      	adds	r4, r4, r3
 8000bbe:	429c      	cmp	r4, r3
 8000bc0:	4192      	sbcs	r2, r2
 8000bc2:	4252      	negs	r2, r2
 8000bc4:	4692      	mov	sl, r2
 8000bc6:	448a      	add	sl, r1
 8000bc8:	4653      	mov	r3, sl
 8000bca:	021b      	lsls	r3, r3, #8
 8000bcc:	d5df      	bpl.n	8000b8e <__aeabi_dadd+0x24a>
 8000bce:	4b38      	ldr	r3, [pc, #224]	; (8000cb0 <__aeabi_dadd+0x36c>)
 8000bd0:	3601      	adds	r6, #1
 8000bd2:	429e      	cmp	r6, r3
 8000bd4:	d000      	beq.n	8000bd8 <__aeabi_dadd+0x294>
 8000bd6:	e0b3      	b.n	8000d40 <__aeabi_dadd+0x3fc>
 8000bd8:	0032      	movs	r2, r6
 8000bda:	2400      	movs	r4, #0
 8000bdc:	2300      	movs	r3, #0
 8000bde:	e74d      	b.n	8000a7c <__aeabi_dadd+0x138>
 8000be0:	074a      	lsls	r2, r1, #29
 8000be2:	08db      	lsrs	r3, r3, #3
 8000be4:	4313      	orrs	r3, r2
 8000be6:	08c9      	lsrs	r1, r1, #3
 8000be8:	001a      	movs	r2, r3
 8000bea:	430a      	orrs	r2, r1
 8000bec:	d100      	bne.n	8000bf0 <__aeabi_dadd+0x2ac>
 8000bee:	e200      	b.n	8000ff2 <__aeabi_dadd+0x6ae>
 8000bf0:	2480      	movs	r4, #128	; 0x80
 8000bf2:	0324      	lsls	r4, r4, #12
 8000bf4:	430c      	orrs	r4, r1
 8000bf6:	0324      	lsls	r4, r4, #12
 8000bf8:	4a2d      	ldr	r2, [pc, #180]	; (8000cb0 <__aeabi_dadd+0x36c>)
 8000bfa:	0b24      	lsrs	r4, r4, #12
 8000bfc:	e73e      	b.n	8000a7c <__aeabi_dadd+0x138>
 8000bfe:	0020      	movs	r0, r4
 8000c00:	f001 fd30 	bl	8002664 <__clzsi2>
 8000c04:	0003      	movs	r3, r0
 8000c06:	3318      	adds	r3, #24
 8000c08:	2b1f      	cmp	r3, #31
 8000c0a:	dc00      	bgt.n	8000c0e <__aeabi_dadd+0x2ca>
 8000c0c:	e6f7      	b.n	80009fe <__aeabi_dadd+0xba>
 8000c0e:	0022      	movs	r2, r4
 8000c10:	3808      	subs	r0, #8
 8000c12:	4082      	lsls	r2, r0
 8000c14:	2400      	movs	r4, #0
 8000c16:	42b3      	cmp	r3, r6
 8000c18:	db00      	blt.n	8000c1c <__aeabi_dadd+0x2d8>
 8000c1a:	e6fc      	b.n	8000a16 <__aeabi_dadd+0xd2>
 8000c1c:	1af6      	subs	r6, r6, r3
 8000c1e:	4b25      	ldr	r3, [pc, #148]	; (8000cb4 <__aeabi_dadd+0x370>)
 8000c20:	401a      	ands	r2, r3
 8000c22:	4692      	mov	sl, r2
 8000c24:	e70a      	b.n	8000a3c <__aeabi_dadd+0xf8>
 8000c26:	2f00      	cmp	r7, #0
 8000c28:	d02b      	beq.n	8000c82 <__aeabi_dadd+0x33e>
 8000c2a:	1b97      	subs	r7, r2, r6
 8000c2c:	2e00      	cmp	r6, #0
 8000c2e:	d100      	bne.n	8000c32 <__aeabi_dadd+0x2ee>
 8000c30:	e0b8      	b.n	8000da4 <__aeabi_dadd+0x460>
 8000c32:	4c1f      	ldr	r4, [pc, #124]	; (8000cb0 <__aeabi_dadd+0x36c>)
 8000c34:	42a2      	cmp	r2, r4
 8000c36:	d100      	bne.n	8000c3a <__aeabi_dadd+0x2f6>
 8000c38:	e11c      	b.n	8000e74 <__aeabi_dadd+0x530>
 8000c3a:	2480      	movs	r4, #128	; 0x80
 8000c3c:	0424      	lsls	r4, r4, #16
 8000c3e:	4321      	orrs	r1, r4
 8000c40:	2f38      	cmp	r7, #56	; 0x38
 8000c42:	dd00      	ble.n	8000c46 <__aeabi_dadd+0x302>
 8000c44:	e11e      	b.n	8000e84 <__aeabi_dadd+0x540>
 8000c46:	2f1f      	cmp	r7, #31
 8000c48:	dd00      	ble.n	8000c4c <__aeabi_dadd+0x308>
 8000c4a:	e19e      	b.n	8000f8a <__aeabi_dadd+0x646>
 8000c4c:	2620      	movs	r6, #32
 8000c4e:	000c      	movs	r4, r1
 8000c50:	1bf6      	subs	r6, r6, r7
 8000c52:	0018      	movs	r0, r3
 8000c54:	40b3      	lsls	r3, r6
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	40f8      	lsrs	r0, r7
 8000c5a:	1e5e      	subs	r6, r3, #1
 8000c5c:	41b3      	sbcs	r3, r6
 8000c5e:	40f9      	lsrs	r1, r7
 8000c60:	4304      	orrs	r4, r0
 8000c62:	431c      	orrs	r4, r3
 8000c64:	4489      	add	r9, r1
 8000c66:	4444      	add	r4, r8
 8000c68:	4544      	cmp	r4, r8
 8000c6a:	419b      	sbcs	r3, r3
 8000c6c:	425b      	negs	r3, r3
 8000c6e:	444b      	add	r3, r9
 8000c70:	469a      	mov	sl, r3
 8000c72:	0016      	movs	r6, r2
 8000c74:	e7a8      	b.n	8000bc8 <__aeabi_dadd+0x284>
 8000c76:	4642      	mov	r2, r8
 8000c78:	464c      	mov	r4, r9
 8000c7a:	4314      	orrs	r4, r2
 8000c7c:	1e62      	subs	r2, r4, #1
 8000c7e:	4194      	sbcs	r4, r2
 8000c80:	e6a6      	b.n	80009d0 <__aeabi_dadd+0x8c>
 8000c82:	4c0d      	ldr	r4, [pc, #52]	; (8000cb8 <__aeabi_dadd+0x374>)
 8000c84:	1c72      	adds	r2, r6, #1
 8000c86:	4222      	tst	r2, r4
 8000c88:	d000      	beq.n	8000c8c <__aeabi_dadd+0x348>
 8000c8a:	e0a8      	b.n	8000dde <__aeabi_dadd+0x49a>
 8000c8c:	000a      	movs	r2, r1
 8000c8e:	431a      	orrs	r2, r3
 8000c90:	2e00      	cmp	r6, #0
 8000c92:	d000      	beq.n	8000c96 <__aeabi_dadd+0x352>
 8000c94:	e10a      	b.n	8000eac <__aeabi_dadd+0x568>
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d100      	bne.n	8000c9c <__aeabi_dadd+0x358>
 8000c9a:	e15e      	b.n	8000f5a <__aeabi_dadd+0x616>
 8000c9c:	464a      	mov	r2, r9
 8000c9e:	4302      	orrs	r2, r0
 8000ca0:	d000      	beq.n	8000ca4 <__aeabi_dadd+0x360>
 8000ca2:	e161      	b.n	8000f68 <__aeabi_dadd+0x624>
 8000ca4:	074a      	lsls	r2, r1, #29
 8000ca6:	08db      	lsrs	r3, r3, #3
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	08c9      	lsrs	r1, r1, #3
 8000cac:	e77c      	b.n	8000ba8 <__aeabi_dadd+0x264>
 8000cae:	46c0      	nop			; (mov r8, r8)
 8000cb0:	000007ff 	.word	0x000007ff
 8000cb4:	ff7fffff 	.word	0xff7fffff
 8000cb8:	000007fe 	.word	0x000007fe
 8000cbc:	4ccf      	ldr	r4, [pc, #828]	; (8000ffc <__aeabi_dadd+0x6b8>)
 8000cbe:	42a2      	cmp	r2, r4
 8000cc0:	d100      	bne.n	8000cc4 <__aeabi_dadd+0x380>
 8000cc2:	e0ce      	b.n	8000e62 <__aeabi_dadd+0x51e>
 8000cc4:	2480      	movs	r4, #128	; 0x80
 8000cc6:	0424      	lsls	r4, r4, #16
 8000cc8:	4321      	orrs	r1, r4
 8000cca:	2f38      	cmp	r7, #56	; 0x38
 8000ccc:	dc5b      	bgt.n	8000d86 <__aeabi_dadd+0x442>
 8000cce:	2f1f      	cmp	r7, #31
 8000cd0:	dd00      	ble.n	8000cd4 <__aeabi_dadd+0x390>
 8000cd2:	e0dc      	b.n	8000e8e <__aeabi_dadd+0x54a>
 8000cd4:	2520      	movs	r5, #32
 8000cd6:	000c      	movs	r4, r1
 8000cd8:	1bed      	subs	r5, r5, r7
 8000cda:	001e      	movs	r6, r3
 8000cdc:	40ab      	lsls	r3, r5
 8000cde:	40ac      	lsls	r4, r5
 8000ce0:	40fe      	lsrs	r6, r7
 8000ce2:	1e5d      	subs	r5, r3, #1
 8000ce4:	41ab      	sbcs	r3, r5
 8000ce6:	4334      	orrs	r4, r6
 8000ce8:	40f9      	lsrs	r1, r7
 8000cea:	431c      	orrs	r4, r3
 8000cec:	464b      	mov	r3, r9
 8000cee:	1a5b      	subs	r3, r3, r1
 8000cf0:	4699      	mov	r9, r3
 8000cf2:	e04c      	b.n	8000d8e <__aeabi_dadd+0x44a>
 8000cf4:	464a      	mov	r2, r9
 8000cf6:	1a1c      	subs	r4, r3, r0
 8000cf8:	1a88      	subs	r0, r1, r2
 8000cfa:	42a3      	cmp	r3, r4
 8000cfc:	4192      	sbcs	r2, r2
 8000cfe:	4252      	negs	r2, r2
 8000d00:	4692      	mov	sl, r2
 8000d02:	0002      	movs	r2, r0
 8000d04:	4650      	mov	r0, sl
 8000d06:	1a12      	subs	r2, r2, r0
 8000d08:	4692      	mov	sl, r2
 8000d0a:	0212      	lsls	r2, r2, #8
 8000d0c:	d478      	bmi.n	8000e00 <__aeabi_dadd+0x4bc>
 8000d0e:	4653      	mov	r3, sl
 8000d10:	4323      	orrs	r3, r4
 8000d12:	d000      	beq.n	8000d16 <__aeabi_dadd+0x3d2>
 8000d14:	e66a      	b.n	80009ec <__aeabi_dadd+0xa8>
 8000d16:	2100      	movs	r1, #0
 8000d18:	2500      	movs	r5, #0
 8000d1a:	e745      	b.n	8000ba8 <__aeabi_dadd+0x264>
 8000d1c:	074a      	lsls	r2, r1, #29
 8000d1e:	08db      	lsrs	r3, r3, #3
 8000d20:	4313      	orrs	r3, r2
 8000d22:	08c9      	lsrs	r1, r1, #3
 8000d24:	e73d      	b.n	8000ba2 <__aeabi_dadd+0x25e>
 8000d26:	181c      	adds	r4, r3, r0
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	419b      	sbcs	r3, r3
 8000d2c:	4449      	add	r1, r9
 8000d2e:	468a      	mov	sl, r1
 8000d30:	425b      	negs	r3, r3
 8000d32:	449a      	add	sl, r3
 8000d34:	4653      	mov	r3, sl
 8000d36:	2601      	movs	r6, #1
 8000d38:	021b      	lsls	r3, r3, #8
 8000d3a:	d400      	bmi.n	8000d3e <__aeabi_dadd+0x3fa>
 8000d3c:	e727      	b.n	8000b8e <__aeabi_dadd+0x24a>
 8000d3e:	2602      	movs	r6, #2
 8000d40:	4652      	mov	r2, sl
 8000d42:	4baf      	ldr	r3, [pc, #700]	; (8001000 <__aeabi_dadd+0x6bc>)
 8000d44:	2101      	movs	r1, #1
 8000d46:	401a      	ands	r2, r3
 8000d48:	0013      	movs	r3, r2
 8000d4a:	4021      	ands	r1, r4
 8000d4c:	0862      	lsrs	r2, r4, #1
 8000d4e:	430a      	orrs	r2, r1
 8000d50:	07dc      	lsls	r4, r3, #31
 8000d52:	085b      	lsrs	r3, r3, #1
 8000d54:	469a      	mov	sl, r3
 8000d56:	4314      	orrs	r4, r2
 8000d58:	e670      	b.n	8000a3c <__aeabi_dadd+0xf8>
 8000d5a:	003a      	movs	r2, r7
 8000d5c:	464c      	mov	r4, r9
 8000d5e:	3a20      	subs	r2, #32
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	46a4      	mov	ip, r4
 8000d64:	2f20      	cmp	r7, #32
 8000d66:	d007      	beq.n	8000d78 <__aeabi_dadd+0x434>
 8000d68:	2240      	movs	r2, #64	; 0x40
 8000d6a:	4648      	mov	r0, r9
 8000d6c:	1bd2      	subs	r2, r2, r7
 8000d6e:	4090      	lsls	r0, r2
 8000d70:	0002      	movs	r2, r0
 8000d72:	4640      	mov	r0, r8
 8000d74:	4310      	orrs	r0, r2
 8000d76:	4680      	mov	r8, r0
 8000d78:	4640      	mov	r0, r8
 8000d7a:	1e42      	subs	r2, r0, #1
 8000d7c:	4190      	sbcs	r0, r2
 8000d7e:	4662      	mov	r2, ip
 8000d80:	0004      	movs	r4, r0
 8000d82:	4314      	orrs	r4, r2
 8000d84:	e624      	b.n	80009d0 <__aeabi_dadd+0x8c>
 8000d86:	4319      	orrs	r1, r3
 8000d88:	000c      	movs	r4, r1
 8000d8a:	1e63      	subs	r3, r4, #1
 8000d8c:	419c      	sbcs	r4, r3
 8000d8e:	4643      	mov	r3, r8
 8000d90:	1b1c      	subs	r4, r3, r4
 8000d92:	45a0      	cmp	r8, r4
 8000d94:	419b      	sbcs	r3, r3
 8000d96:	4649      	mov	r1, r9
 8000d98:	425b      	negs	r3, r3
 8000d9a:	1acb      	subs	r3, r1, r3
 8000d9c:	469a      	mov	sl, r3
 8000d9e:	4665      	mov	r5, ip
 8000da0:	0016      	movs	r6, r2
 8000da2:	e61b      	b.n	80009dc <__aeabi_dadd+0x98>
 8000da4:	000c      	movs	r4, r1
 8000da6:	431c      	orrs	r4, r3
 8000da8:	d100      	bne.n	8000dac <__aeabi_dadd+0x468>
 8000daa:	e0c7      	b.n	8000f3c <__aeabi_dadd+0x5f8>
 8000dac:	1e7c      	subs	r4, r7, #1
 8000dae:	2f01      	cmp	r7, #1
 8000db0:	d100      	bne.n	8000db4 <__aeabi_dadd+0x470>
 8000db2:	e0f9      	b.n	8000fa8 <__aeabi_dadd+0x664>
 8000db4:	4e91      	ldr	r6, [pc, #580]	; (8000ffc <__aeabi_dadd+0x6b8>)
 8000db6:	42b7      	cmp	r7, r6
 8000db8:	d05c      	beq.n	8000e74 <__aeabi_dadd+0x530>
 8000dba:	0027      	movs	r7, r4
 8000dbc:	e740      	b.n	8000c40 <__aeabi_dadd+0x2fc>
 8000dbe:	2220      	movs	r2, #32
 8000dc0:	464c      	mov	r4, r9
 8000dc2:	4640      	mov	r0, r8
 8000dc4:	1bd2      	subs	r2, r2, r7
 8000dc6:	4094      	lsls	r4, r2
 8000dc8:	40f8      	lsrs	r0, r7
 8000dca:	4304      	orrs	r4, r0
 8000dcc:	4640      	mov	r0, r8
 8000dce:	4090      	lsls	r0, r2
 8000dd0:	1e42      	subs	r2, r0, #1
 8000dd2:	4190      	sbcs	r0, r2
 8000dd4:	464a      	mov	r2, r9
 8000dd6:	40fa      	lsrs	r2, r7
 8000dd8:	4304      	orrs	r4, r0
 8000dda:	1889      	adds	r1, r1, r2
 8000ddc:	e6ee      	b.n	8000bbc <__aeabi_dadd+0x278>
 8000dde:	4c87      	ldr	r4, [pc, #540]	; (8000ffc <__aeabi_dadd+0x6b8>)
 8000de0:	42a2      	cmp	r2, r4
 8000de2:	d100      	bne.n	8000de6 <__aeabi_dadd+0x4a2>
 8000de4:	e6f9      	b.n	8000bda <__aeabi_dadd+0x296>
 8000de6:	1818      	adds	r0, r3, r0
 8000de8:	4298      	cmp	r0, r3
 8000dea:	419b      	sbcs	r3, r3
 8000dec:	4449      	add	r1, r9
 8000dee:	425b      	negs	r3, r3
 8000df0:	18cb      	adds	r3, r1, r3
 8000df2:	07dc      	lsls	r4, r3, #31
 8000df4:	0840      	lsrs	r0, r0, #1
 8000df6:	085b      	lsrs	r3, r3, #1
 8000df8:	469a      	mov	sl, r3
 8000dfa:	0016      	movs	r6, r2
 8000dfc:	4304      	orrs	r4, r0
 8000dfe:	e6c6      	b.n	8000b8e <__aeabi_dadd+0x24a>
 8000e00:	4642      	mov	r2, r8
 8000e02:	1ad4      	subs	r4, r2, r3
 8000e04:	45a0      	cmp	r8, r4
 8000e06:	4180      	sbcs	r0, r0
 8000e08:	464b      	mov	r3, r9
 8000e0a:	4240      	negs	r0, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	1a0b      	subs	r3, r1, r0
 8000e10:	469a      	mov	sl, r3
 8000e12:	4665      	mov	r5, ip
 8000e14:	e5ea      	b.n	80009ec <__aeabi_dadd+0xa8>
 8000e16:	464b      	mov	r3, r9
 8000e18:	464a      	mov	r2, r9
 8000e1a:	08c0      	lsrs	r0, r0, #3
 8000e1c:	075b      	lsls	r3, r3, #29
 8000e1e:	4665      	mov	r5, ip
 8000e20:	4303      	orrs	r3, r0
 8000e22:	08d1      	lsrs	r1, r2, #3
 8000e24:	e6bd      	b.n	8000ba2 <__aeabi_dadd+0x25e>
 8000e26:	2a00      	cmp	r2, #0
 8000e28:	d000      	beq.n	8000e2c <__aeabi_dadd+0x4e8>
 8000e2a:	e08e      	b.n	8000f4a <__aeabi_dadd+0x606>
 8000e2c:	464b      	mov	r3, r9
 8000e2e:	4303      	orrs	r3, r0
 8000e30:	d117      	bne.n	8000e62 <__aeabi_dadd+0x51e>
 8000e32:	2180      	movs	r1, #128	; 0x80
 8000e34:	2500      	movs	r5, #0
 8000e36:	0309      	lsls	r1, r1, #12
 8000e38:	e6da      	b.n	8000bf0 <__aeabi_dadd+0x2ac>
 8000e3a:	074a      	lsls	r2, r1, #29
 8000e3c:	08db      	lsrs	r3, r3, #3
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	08c9      	lsrs	r1, r1, #3
 8000e42:	e6d1      	b.n	8000be8 <__aeabi_dadd+0x2a4>
 8000e44:	1a1c      	subs	r4, r3, r0
 8000e46:	464a      	mov	r2, r9
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	419b      	sbcs	r3, r3
 8000e4c:	1a89      	subs	r1, r1, r2
 8000e4e:	425b      	negs	r3, r3
 8000e50:	1acb      	subs	r3, r1, r3
 8000e52:	469a      	mov	sl, r3
 8000e54:	2601      	movs	r6, #1
 8000e56:	e5c1      	b.n	80009dc <__aeabi_dadd+0x98>
 8000e58:	074a      	lsls	r2, r1, #29
 8000e5a:	08db      	lsrs	r3, r3, #3
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	08c9      	lsrs	r1, r1, #3
 8000e60:	e69f      	b.n	8000ba2 <__aeabi_dadd+0x25e>
 8000e62:	4643      	mov	r3, r8
 8000e64:	08d8      	lsrs	r0, r3, #3
 8000e66:	464b      	mov	r3, r9
 8000e68:	464a      	mov	r2, r9
 8000e6a:	075b      	lsls	r3, r3, #29
 8000e6c:	4665      	mov	r5, ip
 8000e6e:	4303      	orrs	r3, r0
 8000e70:	08d1      	lsrs	r1, r2, #3
 8000e72:	e6b9      	b.n	8000be8 <__aeabi_dadd+0x2a4>
 8000e74:	4643      	mov	r3, r8
 8000e76:	08d8      	lsrs	r0, r3, #3
 8000e78:	464b      	mov	r3, r9
 8000e7a:	464a      	mov	r2, r9
 8000e7c:	075b      	lsls	r3, r3, #29
 8000e7e:	4303      	orrs	r3, r0
 8000e80:	08d1      	lsrs	r1, r2, #3
 8000e82:	e6b1      	b.n	8000be8 <__aeabi_dadd+0x2a4>
 8000e84:	4319      	orrs	r1, r3
 8000e86:	000c      	movs	r4, r1
 8000e88:	1e63      	subs	r3, r4, #1
 8000e8a:	419c      	sbcs	r4, r3
 8000e8c:	e6eb      	b.n	8000c66 <__aeabi_dadd+0x322>
 8000e8e:	003c      	movs	r4, r7
 8000e90:	000d      	movs	r5, r1
 8000e92:	3c20      	subs	r4, #32
 8000e94:	40e5      	lsrs	r5, r4
 8000e96:	2f20      	cmp	r7, #32
 8000e98:	d003      	beq.n	8000ea2 <__aeabi_dadd+0x55e>
 8000e9a:	2440      	movs	r4, #64	; 0x40
 8000e9c:	1be4      	subs	r4, r4, r7
 8000e9e:	40a1      	lsls	r1, r4
 8000ea0:	430b      	orrs	r3, r1
 8000ea2:	001c      	movs	r4, r3
 8000ea4:	1e63      	subs	r3, r4, #1
 8000ea6:	419c      	sbcs	r4, r3
 8000ea8:	432c      	orrs	r4, r5
 8000eaa:	e770      	b.n	8000d8e <__aeabi_dadd+0x44a>
 8000eac:	2a00      	cmp	r2, #0
 8000eae:	d0e1      	beq.n	8000e74 <__aeabi_dadd+0x530>
 8000eb0:	464a      	mov	r2, r9
 8000eb2:	4302      	orrs	r2, r0
 8000eb4:	d0c1      	beq.n	8000e3a <__aeabi_dadd+0x4f6>
 8000eb6:	074a      	lsls	r2, r1, #29
 8000eb8:	08db      	lsrs	r3, r3, #3
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	2280      	movs	r2, #128	; 0x80
 8000ebe:	08c9      	lsrs	r1, r1, #3
 8000ec0:	0312      	lsls	r2, r2, #12
 8000ec2:	4211      	tst	r1, r2
 8000ec4:	d008      	beq.n	8000ed8 <__aeabi_dadd+0x594>
 8000ec6:	4648      	mov	r0, r9
 8000ec8:	08c4      	lsrs	r4, r0, #3
 8000eca:	4214      	tst	r4, r2
 8000ecc:	d104      	bne.n	8000ed8 <__aeabi_dadd+0x594>
 8000ece:	4643      	mov	r3, r8
 8000ed0:	0021      	movs	r1, r4
 8000ed2:	08db      	lsrs	r3, r3, #3
 8000ed4:	0742      	lsls	r2, r0, #29
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	0f5a      	lsrs	r2, r3, #29
 8000eda:	00db      	lsls	r3, r3, #3
 8000edc:	0752      	lsls	r2, r2, #29
 8000ede:	08db      	lsrs	r3, r3, #3
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	e681      	b.n	8000be8 <__aeabi_dadd+0x2a4>
 8000ee4:	464b      	mov	r3, r9
 8000ee6:	4303      	orrs	r3, r0
 8000ee8:	d100      	bne.n	8000eec <__aeabi_dadd+0x5a8>
 8000eea:	e714      	b.n	8000d16 <__aeabi_dadd+0x3d2>
 8000eec:	464b      	mov	r3, r9
 8000eee:	464a      	mov	r2, r9
 8000ef0:	08c0      	lsrs	r0, r0, #3
 8000ef2:	075b      	lsls	r3, r3, #29
 8000ef4:	4665      	mov	r5, ip
 8000ef6:	4303      	orrs	r3, r0
 8000ef8:	08d1      	lsrs	r1, r2, #3
 8000efa:	e655      	b.n	8000ba8 <__aeabi_dadd+0x264>
 8000efc:	1ac4      	subs	r4, r0, r3
 8000efe:	45a0      	cmp	r8, r4
 8000f00:	4180      	sbcs	r0, r0
 8000f02:	464b      	mov	r3, r9
 8000f04:	4240      	negs	r0, r0
 8000f06:	1a59      	subs	r1, r3, r1
 8000f08:	1a0b      	subs	r3, r1, r0
 8000f0a:	469a      	mov	sl, r3
 8000f0c:	4665      	mov	r5, ip
 8000f0e:	2601      	movs	r6, #1
 8000f10:	e564      	b.n	80009dc <__aeabi_dadd+0x98>
 8000f12:	1a1c      	subs	r4, r3, r0
 8000f14:	464a      	mov	r2, r9
 8000f16:	42a3      	cmp	r3, r4
 8000f18:	4180      	sbcs	r0, r0
 8000f1a:	1a8a      	subs	r2, r1, r2
 8000f1c:	4240      	negs	r0, r0
 8000f1e:	1a12      	subs	r2, r2, r0
 8000f20:	4692      	mov	sl, r2
 8000f22:	0212      	lsls	r2, r2, #8
 8000f24:	d549      	bpl.n	8000fba <__aeabi_dadd+0x676>
 8000f26:	4642      	mov	r2, r8
 8000f28:	1ad4      	subs	r4, r2, r3
 8000f2a:	45a0      	cmp	r8, r4
 8000f2c:	4180      	sbcs	r0, r0
 8000f2e:	464b      	mov	r3, r9
 8000f30:	4240      	negs	r0, r0
 8000f32:	1a59      	subs	r1, r3, r1
 8000f34:	1a0b      	subs	r3, r1, r0
 8000f36:	469a      	mov	sl, r3
 8000f38:	4665      	mov	r5, ip
 8000f3a:	e57f      	b.n	8000a3c <__aeabi_dadd+0xf8>
 8000f3c:	464b      	mov	r3, r9
 8000f3e:	464a      	mov	r2, r9
 8000f40:	08c0      	lsrs	r0, r0, #3
 8000f42:	075b      	lsls	r3, r3, #29
 8000f44:	4303      	orrs	r3, r0
 8000f46:	08d1      	lsrs	r1, r2, #3
 8000f48:	e62b      	b.n	8000ba2 <__aeabi_dadd+0x25e>
 8000f4a:	464a      	mov	r2, r9
 8000f4c:	08db      	lsrs	r3, r3, #3
 8000f4e:	4302      	orrs	r2, r0
 8000f50:	d138      	bne.n	8000fc4 <__aeabi_dadd+0x680>
 8000f52:	074a      	lsls	r2, r1, #29
 8000f54:	4313      	orrs	r3, r2
 8000f56:	08c9      	lsrs	r1, r1, #3
 8000f58:	e646      	b.n	8000be8 <__aeabi_dadd+0x2a4>
 8000f5a:	464b      	mov	r3, r9
 8000f5c:	464a      	mov	r2, r9
 8000f5e:	08c0      	lsrs	r0, r0, #3
 8000f60:	075b      	lsls	r3, r3, #29
 8000f62:	4303      	orrs	r3, r0
 8000f64:	08d1      	lsrs	r1, r2, #3
 8000f66:	e61f      	b.n	8000ba8 <__aeabi_dadd+0x264>
 8000f68:	181c      	adds	r4, r3, r0
 8000f6a:	429c      	cmp	r4, r3
 8000f6c:	419b      	sbcs	r3, r3
 8000f6e:	4449      	add	r1, r9
 8000f70:	468a      	mov	sl, r1
 8000f72:	425b      	negs	r3, r3
 8000f74:	449a      	add	sl, r3
 8000f76:	4653      	mov	r3, sl
 8000f78:	021b      	lsls	r3, r3, #8
 8000f7a:	d400      	bmi.n	8000f7e <__aeabi_dadd+0x63a>
 8000f7c:	e607      	b.n	8000b8e <__aeabi_dadd+0x24a>
 8000f7e:	4652      	mov	r2, sl
 8000f80:	4b1f      	ldr	r3, [pc, #124]	; (8001000 <__aeabi_dadd+0x6bc>)
 8000f82:	2601      	movs	r6, #1
 8000f84:	401a      	ands	r2, r3
 8000f86:	4692      	mov	sl, r2
 8000f88:	e601      	b.n	8000b8e <__aeabi_dadd+0x24a>
 8000f8a:	003c      	movs	r4, r7
 8000f8c:	000e      	movs	r6, r1
 8000f8e:	3c20      	subs	r4, #32
 8000f90:	40e6      	lsrs	r6, r4
 8000f92:	2f20      	cmp	r7, #32
 8000f94:	d003      	beq.n	8000f9e <__aeabi_dadd+0x65a>
 8000f96:	2440      	movs	r4, #64	; 0x40
 8000f98:	1be4      	subs	r4, r4, r7
 8000f9a:	40a1      	lsls	r1, r4
 8000f9c:	430b      	orrs	r3, r1
 8000f9e:	001c      	movs	r4, r3
 8000fa0:	1e63      	subs	r3, r4, #1
 8000fa2:	419c      	sbcs	r4, r3
 8000fa4:	4334      	orrs	r4, r6
 8000fa6:	e65e      	b.n	8000c66 <__aeabi_dadd+0x322>
 8000fa8:	4443      	add	r3, r8
 8000faa:	4283      	cmp	r3, r0
 8000fac:	4180      	sbcs	r0, r0
 8000fae:	4449      	add	r1, r9
 8000fb0:	468a      	mov	sl, r1
 8000fb2:	4240      	negs	r0, r0
 8000fb4:	001c      	movs	r4, r3
 8000fb6:	4482      	add	sl, r0
 8000fb8:	e6bc      	b.n	8000d34 <__aeabi_dadd+0x3f0>
 8000fba:	4653      	mov	r3, sl
 8000fbc:	4323      	orrs	r3, r4
 8000fbe:	d100      	bne.n	8000fc2 <__aeabi_dadd+0x67e>
 8000fc0:	e6a9      	b.n	8000d16 <__aeabi_dadd+0x3d2>
 8000fc2:	e5e4      	b.n	8000b8e <__aeabi_dadd+0x24a>
 8000fc4:	074a      	lsls	r2, r1, #29
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	2280      	movs	r2, #128	; 0x80
 8000fca:	08c9      	lsrs	r1, r1, #3
 8000fcc:	0312      	lsls	r2, r2, #12
 8000fce:	4211      	tst	r1, r2
 8000fd0:	d009      	beq.n	8000fe6 <__aeabi_dadd+0x6a2>
 8000fd2:	4648      	mov	r0, r9
 8000fd4:	08c4      	lsrs	r4, r0, #3
 8000fd6:	4214      	tst	r4, r2
 8000fd8:	d105      	bne.n	8000fe6 <__aeabi_dadd+0x6a2>
 8000fda:	4643      	mov	r3, r8
 8000fdc:	4665      	mov	r5, ip
 8000fde:	0021      	movs	r1, r4
 8000fe0:	08db      	lsrs	r3, r3, #3
 8000fe2:	0742      	lsls	r2, r0, #29
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	0f5a      	lsrs	r2, r3, #29
 8000fe8:	00db      	lsls	r3, r3, #3
 8000fea:	08db      	lsrs	r3, r3, #3
 8000fec:	0752      	lsls	r2, r2, #29
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	e5fa      	b.n	8000be8 <__aeabi_dadd+0x2a4>
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	4a01      	ldr	r2, [pc, #4]	; (8000ffc <__aeabi_dadd+0x6b8>)
 8000ff6:	001c      	movs	r4, r3
 8000ff8:	e540      	b.n	8000a7c <__aeabi_dadd+0x138>
 8000ffa:	46c0      	nop			; (mov r8, r8)
 8000ffc:	000007ff 	.word	0x000007ff
 8001000:	ff7fffff 	.word	0xff7fffff

08001004 <__aeabi_ddiv>:
 8001004:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001006:	4657      	mov	r7, sl
 8001008:	464e      	mov	r6, r9
 800100a:	4645      	mov	r5, r8
 800100c:	46de      	mov	lr, fp
 800100e:	b5e0      	push	{r5, r6, r7, lr}
 8001010:	030c      	lsls	r4, r1, #12
 8001012:	001f      	movs	r7, r3
 8001014:	004b      	lsls	r3, r1, #1
 8001016:	4681      	mov	r9, r0
 8001018:	4692      	mov	sl, r2
 800101a:	0005      	movs	r5, r0
 800101c:	b085      	sub	sp, #20
 800101e:	0b24      	lsrs	r4, r4, #12
 8001020:	0d5b      	lsrs	r3, r3, #21
 8001022:	0fce      	lsrs	r6, r1, #31
 8001024:	2b00      	cmp	r3, #0
 8001026:	d100      	bne.n	800102a <__aeabi_ddiv+0x26>
 8001028:	e152      	b.n	80012d0 <__aeabi_ddiv+0x2cc>
 800102a:	4ad2      	ldr	r2, [pc, #840]	; (8001374 <__aeabi_ddiv+0x370>)
 800102c:	4293      	cmp	r3, r2
 800102e:	d100      	bne.n	8001032 <__aeabi_ddiv+0x2e>
 8001030:	e16e      	b.n	8001310 <__aeabi_ddiv+0x30c>
 8001032:	0f42      	lsrs	r2, r0, #29
 8001034:	00e4      	lsls	r4, r4, #3
 8001036:	4314      	orrs	r4, r2
 8001038:	2280      	movs	r2, #128	; 0x80
 800103a:	0412      	lsls	r2, r2, #16
 800103c:	4322      	orrs	r2, r4
 800103e:	4690      	mov	r8, r2
 8001040:	4acd      	ldr	r2, [pc, #820]	; (8001378 <__aeabi_ddiv+0x374>)
 8001042:	00c5      	lsls	r5, r0, #3
 8001044:	4693      	mov	fp, r2
 8001046:	449b      	add	fp, r3
 8001048:	2300      	movs	r3, #0
 800104a:	4699      	mov	r9, r3
 800104c:	9300      	str	r3, [sp, #0]
 800104e:	033c      	lsls	r4, r7, #12
 8001050:	007b      	lsls	r3, r7, #1
 8001052:	4650      	mov	r0, sl
 8001054:	0b24      	lsrs	r4, r4, #12
 8001056:	0d5b      	lsrs	r3, r3, #21
 8001058:	0fff      	lsrs	r7, r7, #31
 800105a:	2b00      	cmp	r3, #0
 800105c:	d100      	bne.n	8001060 <__aeabi_ddiv+0x5c>
 800105e:	e11a      	b.n	8001296 <__aeabi_ddiv+0x292>
 8001060:	4ac4      	ldr	r2, [pc, #784]	; (8001374 <__aeabi_ddiv+0x370>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d100      	bne.n	8001068 <__aeabi_ddiv+0x64>
 8001066:	e15e      	b.n	8001326 <__aeabi_ddiv+0x322>
 8001068:	0f42      	lsrs	r2, r0, #29
 800106a:	00e4      	lsls	r4, r4, #3
 800106c:	4322      	orrs	r2, r4
 800106e:	2480      	movs	r4, #128	; 0x80
 8001070:	0424      	lsls	r4, r4, #16
 8001072:	4314      	orrs	r4, r2
 8001074:	4ac0      	ldr	r2, [pc, #768]	; (8001378 <__aeabi_ddiv+0x374>)
 8001076:	00c1      	lsls	r1, r0, #3
 8001078:	4694      	mov	ip, r2
 800107a:	465a      	mov	r2, fp
 800107c:	4463      	add	r3, ip
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	469b      	mov	fp, r3
 8001082:	2000      	movs	r0, #0
 8001084:	0033      	movs	r3, r6
 8001086:	407b      	eors	r3, r7
 8001088:	469a      	mov	sl, r3
 800108a:	464b      	mov	r3, r9
 800108c:	2b0f      	cmp	r3, #15
 800108e:	d827      	bhi.n	80010e0 <__aeabi_ddiv+0xdc>
 8001090:	4aba      	ldr	r2, [pc, #744]	; (800137c <__aeabi_ddiv+0x378>)
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	58d3      	ldr	r3, [r2, r3]
 8001096:	469f      	mov	pc, r3
 8001098:	46b2      	mov	sl, r6
 800109a:	9b00      	ldr	r3, [sp, #0]
 800109c:	2b02      	cmp	r3, #2
 800109e:	d016      	beq.n	80010ce <__aeabi_ddiv+0xca>
 80010a0:	2b03      	cmp	r3, #3
 80010a2:	d100      	bne.n	80010a6 <__aeabi_ddiv+0xa2>
 80010a4:	e287      	b.n	80015b6 <__aeabi_ddiv+0x5b2>
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d000      	beq.n	80010ac <__aeabi_ddiv+0xa8>
 80010aa:	e0d5      	b.n	8001258 <__aeabi_ddiv+0x254>
 80010ac:	2300      	movs	r3, #0
 80010ae:	2200      	movs	r2, #0
 80010b0:	2500      	movs	r5, #0
 80010b2:	051b      	lsls	r3, r3, #20
 80010b4:	4313      	orrs	r3, r2
 80010b6:	4652      	mov	r2, sl
 80010b8:	07d2      	lsls	r2, r2, #31
 80010ba:	4313      	orrs	r3, r2
 80010bc:	0028      	movs	r0, r5
 80010be:	0019      	movs	r1, r3
 80010c0:	b005      	add	sp, #20
 80010c2:	bcf0      	pop	{r4, r5, r6, r7}
 80010c4:	46bb      	mov	fp, r7
 80010c6:	46b2      	mov	sl, r6
 80010c8:	46a9      	mov	r9, r5
 80010ca:	46a0      	mov	r8, r4
 80010cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010ce:	2200      	movs	r2, #0
 80010d0:	2500      	movs	r5, #0
 80010d2:	4ba8      	ldr	r3, [pc, #672]	; (8001374 <__aeabi_ddiv+0x370>)
 80010d4:	e7ed      	b.n	80010b2 <__aeabi_ddiv+0xae>
 80010d6:	46ba      	mov	sl, r7
 80010d8:	46a0      	mov	r8, r4
 80010da:	000d      	movs	r5, r1
 80010dc:	9000      	str	r0, [sp, #0]
 80010de:	e7dc      	b.n	800109a <__aeabi_ddiv+0x96>
 80010e0:	4544      	cmp	r4, r8
 80010e2:	d200      	bcs.n	80010e6 <__aeabi_ddiv+0xe2>
 80010e4:	e1c4      	b.n	8001470 <__aeabi_ddiv+0x46c>
 80010e6:	d100      	bne.n	80010ea <__aeabi_ddiv+0xe6>
 80010e8:	e1bf      	b.n	800146a <__aeabi_ddiv+0x466>
 80010ea:	2301      	movs	r3, #1
 80010ec:	425b      	negs	r3, r3
 80010ee:	469c      	mov	ip, r3
 80010f0:	002e      	movs	r6, r5
 80010f2:	4640      	mov	r0, r8
 80010f4:	2500      	movs	r5, #0
 80010f6:	44e3      	add	fp, ip
 80010f8:	0223      	lsls	r3, r4, #8
 80010fa:	0e0c      	lsrs	r4, r1, #24
 80010fc:	431c      	orrs	r4, r3
 80010fe:	0c1b      	lsrs	r3, r3, #16
 8001100:	4699      	mov	r9, r3
 8001102:	0423      	lsls	r3, r4, #16
 8001104:	020a      	lsls	r2, r1, #8
 8001106:	0c1f      	lsrs	r7, r3, #16
 8001108:	4649      	mov	r1, r9
 800110a:	9200      	str	r2, [sp, #0]
 800110c:	9701      	str	r7, [sp, #4]
 800110e:	f7ff f89d 	bl	800024c <__aeabi_uidivmod>
 8001112:	0002      	movs	r2, r0
 8001114:	437a      	muls	r2, r7
 8001116:	040b      	lsls	r3, r1, #16
 8001118:	0c31      	lsrs	r1, r6, #16
 800111a:	4680      	mov	r8, r0
 800111c:	4319      	orrs	r1, r3
 800111e:	428a      	cmp	r2, r1
 8001120:	d907      	bls.n	8001132 <__aeabi_ddiv+0x12e>
 8001122:	2301      	movs	r3, #1
 8001124:	425b      	negs	r3, r3
 8001126:	469c      	mov	ip, r3
 8001128:	1909      	adds	r1, r1, r4
 800112a:	44e0      	add	r8, ip
 800112c:	428c      	cmp	r4, r1
 800112e:	d800      	bhi.n	8001132 <__aeabi_ddiv+0x12e>
 8001130:	e201      	b.n	8001536 <__aeabi_ddiv+0x532>
 8001132:	1a88      	subs	r0, r1, r2
 8001134:	4649      	mov	r1, r9
 8001136:	f7ff f889 	bl	800024c <__aeabi_uidivmod>
 800113a:	9a01      	ldr	r2, [sp, #4]
 800113c:	0436      	lsls	r6, r6, #16
 800113e:	4342      	muls	r2, r0
 8001140:	0409      	lsls	r1, r1, #16
 8001142:	0c36      	lsrs	r6, r6, #16
 8001144:	0003      	movs	r3, r0
 8001146:	430e      	orrs	r6, r1
 8001148:	42b2      	cmp	r2, r6
 800114a:	d904      	bls.n	8001156 <__aeabi_ddiv+0x152>
 800114c:	1936      	adds	r6, r6, r4
 800114e:	3b01      	subs	r3, #1
 8001150:	42b4      	cmp	r4, r6
 8001152:	d800      	bhi.n	8001156 <__aeabi_ddiv+0x152>
 8001154:	e1e9      	b.n	800152a <__aeabi_ddiv+0x526>
 8001156:	1ab0      	subs	r0, r6, r2
 8001158:	4642      	mov	r2, r8
 800115a:	9e00      	ldr	r6, [sp, #0]
 800115c:	0412      	lsls	r2, r2, #16
 800115e:	431a      	orrs	r2, r3
 8001160:	0c33      	lsrs	r3, r6, #16
 8001162:	001f      	movs	r7, r3
 8001164:	0c11      	lsrs	r1, r2, #16
 8001166:	4690      	mov	r8, r2
 8001168:	9302      	str	r3, [sp, #8]
 800116a:	0413      	lsls	r3, r2, #16
 800116c:	0432      	lsls	r2, r6, #16
 800116e:	0c16      	lsrs	r6, r2, #16
 8001170:	0032      	movs	r2, r6
 8001172:	0c1b      	lsrs	r3, r3, #16
 8001174:	435a      	muls	r2, r3
 8001176:	9603      	str	r6, [sp, #12]
 8001178:	437b      	muls	r3, r7
 800117a:	434e      	muls	r6, r1
 800117c:	4379      	muls	r1, r7
 800117e:	0c17      	lsrs	r7, r2, #16
 8001180:	46bc      	mov	ip, r7
 8001182:	199b      	adds	r3, r3, r6
 8001184:	4463      	add	r3, ip
 8001186:	429e      	cmp	r6, r3
 8001188:	d903      	bls.n	8001192 <__aeabi_ddiv+0x18e>
 800118a:	2680      	movs	r6, #128	; 0x80
 800118c:	0276      	lsls	r6, r6, #9
 800118e:	46b4      	mov	ip, r6
 8001190:	4461      	add	r1, ip
 8001192:	0c1e      	lsrs	r6, r3, #16
 8001194:	1871      	adds	r1, r6, r1
 8001196:	0416      	lsls	r6, r2, #16
 8001198:	041b      	lsls	r3, r3, #16
 800119a:	0c36      	lsrs	r6, r6, #16
 800119c:	199e      	adds	r6, r3, r6
 800119e:	4288      	cmp	r0, r1
 80011a0:	d302      	bcc.n	80011a8 <__aeabi_ddiv+0x1a4>
 80011a2:	d112      	bne.n	80011ca <__aeabi_ddiv+0x1c6>
 80011a4:	42b5      	cmp	r5, r6
 80011a6:	d210      	bcs.n	80011ca <__aeabi_ddiv+0x1c6>
 80011a8:	4643      	mov	r3, r8
 80011aa:	1e5a      	subs	r2, r3, #1
 80011ac:	9b00      	ldr	r3, [sp, #0]
 80011ae:	469c      	mov	ip, r3
 80011b0:	4465      	add	r5, ip
 80011b2:	001f      	movs	r7, r3
 80011b4:	429d      	cmp	r5, r3
 80011b6:	419b      	sbcs	r3, r3
 80011b8:	425b      	negs	r3, r3
 80011ba:	191b      	adds	r3, r3, r4
 80011bc:	18c0      	adds	r0, r0, r3
 80011be:	4284      	cmp	r4, r0
 80011c0:	d200      	bcs.n	80011c4 <__aeabi_ddiv+0x1c0>
 80011c2:	e19e      	b.n	8001502 <__aeabi_ddiv+0x4fe>
 80011c4:	d100      	bne.n	80011c8 <__aeabi_ddiv+0x1c4>
 80011c6:	e199      	b.n	80014fc <__aeabi_ddiv+0x4f8>
 80011c8:	4690      	mov	r8, r2
 80011ca:	1bae      	subs	r6, r5, r6
 80011cc:	42b5      	cmp	r5, r6
 80011ce:	41ad      	sbcs	r5, r5
 80011d0:	1a40      	subs	r0, r0, r1
 80011d2:	426d      	negs	r5, r5
 80011d4:	1b40      	subs	r0, r0, r5
 80011d6:	4284      	cmp	r4, r0
 80011d8:	d100      	bne.n	80011dc <__aeabi_ddiv+0x1d8>
 80011da:	e1d2      	b.n	8001582 <__aeabi_ddiv+0x57e>
 80011dc:	4649      	mov	r1, r9
 80011de:	f7ff f835 	bl	800024c <__aeabi_uidivmod>
 80011e2:	9a01      	ldr	r2, [sp, #4]
 80011e4:	040b      	lsls	r3, r1, #16
 80011e6:	4342      	muls	r2, r0
 80011e8:	0c31      	lsrs	r1, r6, #16
 80011ea:	0005      	movs	r5, r0
 80011ec:	4319      	orrs	r1, r3
 80011ee:	428a      	cmp	r2, r1
 80011f0:	d900      	bls.n	80011f4 <__aeabi_ddiv+0x1f0>
 80011f2:	e16c      	b.n	80014ce <__aeabi_ddiv+0x4ca>
 80011f4:	1a88      	subs	r0, r1, r2
 80011f6:	4649      	mov	r1, r9
 80011f8:	f7ff f828 	bl	800024c <__aeabi_uidivmod>
 80011fc:	9a01      	ldr	r2, [sp, #4]
 80011fe:	0436      	lsls	r6, r6, #16
 8001200:	4342      	muls	r2, r0
 8001202:	0409      	lsls	r1, r1, #16
 8001204:	0c36      	lsrs	r6, r6, #16
 8001206:	0003      	movs	r3, r0
 8001208:	430e      	orrs	r6, r1
 800120a:	42b2      	cmp	r2, r6
 800120c:	d900      	bls.n	8001210 <__aeabi_ddiv+0x20c>
 800120e:	e153      	b.n	80014b8 <__aeabi_ddiv+0x4b4>
 8001210:	9803      	ldr	r0, [sp, #12]
 8001212:	1ab6      	subs	r6, r6, r2
 8001214:	0002      	movs	r2, r0
 8001216:	042d      	lsls	r5, r5, #16
 8001218:	431d      	orrs	r5, r3
 800121a:	9f02      	ldr	r7, [sp, #8]
 800121c:	042b      	lsls	r3, r5, #16
 800121e:	0c1b      	lsrs	r3, r3, #16
 8001220:	435a      	muls	r2, r3
 8001222:	437b      	muls	r3, r7
 8001224:	469c      	mov	ip, r3
 8001226:	0c29      	lsrs	r1, r5, #16
 8001228:	4348      	muls	r0, r1
 800122a:	0c13      	lsrs	r3, r2, #16
 800122c:	4484      	add	ip, r0
 800122e:	4463      	add	r3, ip
 8001230:	4379      	muls	r1, r7
 8001232:	4298      	cmp	r0, r3
 8001234:	d903      	bls.n	800123e <__aeabi_ddiv+0x23a>
 8001236:	2080      	movs	r0, #128	; 0x80
 8001238:	0240      	lsls	r0, r0, #9
 800123a:	4684      	mov	ip, r0
 800123c:	4461      	add	r1, ip
 800123e:	0c18      	lsrs	r0, r3, #16
 8001240:	0412      	lsls	r2, r2, #16
 8001242:	041b      	lsls	r3, r3, #16
 8001244:	0c12      	lsrs	r2, r2, #16
 8001246:	1840      	adds	r0, r0, r1
 8001248:	189b      	adds	r3, r3, r2
 800124a:	4286      	cmp	r6, r0
 800124c:	d200      	bcs.n	8001250 <__aeabi_ddiv+0x24c>
 800124e:	e100      	b.n	8001452 <__aeabi_ddiv+0x44e>
 8001250:	d100      	bne.n	8001254 <__aeabi_ddiv+0x250>
 8001252:	e0fb      	b.n	800144c <__aeabi_ddiv+0x448>
 8001254:	2301      	movs	r3, #1
 8001256:	431d      	orrs	r5, r3
 8001258:	4b49      	ldr	r3, [pc, #292]	; (8001380 <__aeabi_ddiv+0x37c>)
 800125a:	445b      	add	r3, fp
 800125c:	2b00      	cmp	r3, #0
 800125e:	dc00      	bgt.n	8001262 <__aeabi_ddiv+0x25e>
 8001260:	e0aa      	b.n	80013b8 <__aeabi_ddiv+0x3b4>
 8001262:	076a      	lsls	r2, r5, #29
 8001264:	d000      	beq.n	8001268 <__aeabi_ddiv+0x264>
 8001266:	e13d      	b.n	80014e4 <__aeabi_ddiv+0x4e0>
 8001268:	08e9      	lsrs	r1, r5, #3
 800126a:	4642      	mov	r2, r8
 800126c:	01d2      	lsls	r2, r2, #7
 800126e:	d506      	bpl.n	800127e <__aeabi_ddiv+0x27a>
 8001270:	4642      	mov	r2, r8
 8001272:	4b44      	ldr	r3, [pc, #272]	; (8001384 <__aeabi_ddiv+0x380>)
 8001274:	401a      	ands	r2, r3
 8001276:	2380      	movs	r3, #128	; 0x80
 8001278:	4690      	mov	r8, r2
 800127a:	00db      	lsls	r3, r3, #3
 800127c:	445b      	add	r3, fp
 800127e:	4a42      	ldr	r2, [pc, #264]	; (8001388 <__aeabi_ddiv+0x384>)
 8001280:	4293      	cmp	r3, r2
 8001282:	dd00      	ble.n	8001286 <__aeabi_ddiv+0x282>
 8001284:	e723      	b.n	80010ce <__aeabi_ddiv+0xca>
 8001286:	4642      	mov	r2, r8
 8001288:	055b      	lsls	r3, r3, #21
 800128a:	0755      	lsls	r5, r2, #29
 800128c:	0252      	lsls	r2, r2, #9
 800128e:	430d      	orrs	r5, r1
 8001290:	0b12      	lsrs	r2, r2, #12
 8001292:	0d5b      	lsrs	r3, r3, #21
 8001294:	e70d      	b.n	80010b2 <__aeabi_ddiv+0xae>
 8001296:	4651      	mov	r1, sl
 8001298:	4321      	orrs	r1, r4
 800129a:	d100      	bne.n	800129e <__aeabi_ddiv+0x29a>
 800129c:	e07c      	b.n	8001398 <__aeabi_ddiv+0x394>
 800129e:	2c00      	cmp	r4, #0
 80012a0:	d100      	bne.n	80012a4 <__aeabi_ddiv+0x2a0>
 80012a2:	e0fb      	b.n	800149c <__aeabi_ddiv+0x498>
 80012a4:	0020      	movs	r0, r4
 80012a6:	f001 f9dd 	bl	8002664 <__clzsi2>
 80012aa:	0002      	movs	r2, r0
 80012ac:	3a0b      	subs	r2, #11
 80012ae:	231d      	movs	r3, #29
 80012b0:	1a9b      	subs	r3, r3, r2
 80012b2:	4652      	mov	r2, sl
 80012b4:	0001      	movs	r1, r0
 80012b6:	40da      	lsrs	r2, r3
 80012b8:	4653      	mov	r3, sl
 80012ba:	3908      	subs	r1, #8
 80012bc:	408b      	lsls	r3, r1
 80012be:	408c      	lsls	r4, r1
 80012c0:	0019      	movs	r1, r3
 80012c2:	4314      	orrs	r4, r2
 80012c4:	4b31      	ldr	r3, [pc, #196]	; (800138c <__aeabi_ddiv+0x388>)
 80012c6:	4458      	add	r0, fp
 80012c8:	469b      	mov	fp, r3
 80012ca:	4483      	add	fp, r0
 80012cc:	2000      	movs	r0, #0
 80012ce:	e6d9      	b.n	8001084 <__aeabi_ddiv+0x80>
 80012d0:	0003      	movs	r3, r0
 80012d2:	4323      	orrs	r3, r4
 80012d4:	4698      	mov	r8, r3
 80012d6:	d044      	beq.n	8001362 <__aeabi_ddiv+0x35e>
 80012d8:	2c00      	cmp	r4, #0
 80012da:	d100      	bne.n	80012de <__aeabi_ddiv+0x2da>
 80012dc:	e0cf      	b.n	800147e <__aeabi_ddiv+0x47a>
 80012de:	0020      	movs	r0, r4
 80012e0:	f001 f9c0 	bl	8002664 <__clzsi2>
 80012e4:	0001      	movs	r1, r0
 80012e6:	0002      	movs	r2, r0
 80012e8:	390b      	subs	r1, #11
 80012ea:	231d      	movs	r3, #29
 80012ec:	1a5b      	subs	r3, r3, r1
 80012ee:	4649      	mov	r1, r9
 80012f0:	0010      	movs	r0, r2
 80012f2:	40d9      	lsrs	r1, r3
 80012f4:	3808      	subs	r0, #8
 80012f6:	4084      	lsls	r4, r0
 80012f8:	000b      	movs	r3, r1
 80012fa:	464d      	mov	r5, r9
 80012fc:	4323      	orrs	r3, r4
 80012fe:	4698      	mov	r8, r3
 8001300:	4085      	lsls	r5, r0
 8001302:	4b23      	ldr	r3, [pc, #140]	; (8001390 <__aeabi_ddiv+0x38c>)
 8001304:	1a9b      	subs	r3, r3, r2
 8001306:	469b      	mov	fp, r3
 8001308:	2300      	movs	r3, #0
 800130a:	4699      	mov	r9, r3
 800130c:	9300      	str	r3, [sp, #0]
 800130e:	e69e      	b.n	800104e <__aeabi_ddiv+0x4a>
 8001310:	0002      	movs	r2, r0
 8001312:	4322      	orrs	r2, r4
 8001314:	4690      	mov	r8, r2
 8001316:	d11d      	bne.n	8001354 <__aeabi_ddiv+0x350>
 8001318:	2208      	movs	r2, #8
 800131a:	469b      	mov	fp, r3
 800131c:	2302      	movs	r3, #2
 800131e:	2500      	movs	r5, #0
 8001320:	4691      	mov	r9, r2
 8001322:	9300      	str	r3, [sp, #0]
 8001324:	e693      	b.n	800104e <__aeabi_ddiv+0x4a>
 8001326:	4651      	mov	r1, sl
 8001328:	4321      	orrs	r1, r4
 800132a:	d109      	bne.n	8001340 <__aeabi_ddiv+0x33c>
 800132c:	2302      	movs	r3, #2
 800132e:	464a      	mov	r2, r9
 8001330:	431a      	orrs	r2, r3
 8001332:	4b18      	ldr	r3, [pc, #96]	; (8001394 <__aeabi_ddiv+0x390>)
 8001334:	4691      	mov	r9, r2
 8001336:	469c      	mov	ip, r3
 8001338:	2400      	movs	r4, #0
 800133a:	2002      	movs	r0, #2
 800133c:	44e3      	add	fp, ip
 800133e:	e6a1      	b.n	8001084 <__aeabi_ddiv+0x80>
 8001340:	2303      	movs	r3, #3
 8001342:	464a      	mov	r2, r9
 8001344:	431a      	orrs	r2, r3
 8001346:	4b13      	ldr	r3, [pc, #76]	; (8001394 <__aeabi_ddiv+0x390>)
 8001348:	4691      	mov	r9, r2
 800134a:	469c      	mov	ip, r3
 800134c:	4651      	mov	r1, sl
 800134e:	2003      	movs	r0, #3
 8001350:	44e3      	add	fp, ip
 8001352:	e697      	b.n	8001084 <__aeabi_ddiv+0x80>
 8001354:	220c      	movs	r2, #12
 8001356:	469b      	mov	fp, r3
 8001358:	2303      	movs	r3, #3
 800135a:	46a0      	mov	r8, r4
 800135c:	4691      	mov	r9, r2
 800135e:	9300      	str	r3, [sp, #0]
 8001360:	e675      	b.n	800104e <__aeabi_ddiv+0x4a>
 8001362:	2304      	movs	r3, #4
 8001364:	4699      	mov	r9, r3
 8001366:	2300      	movs	r3, #0
 8001368:	469b      	mov	fp, r3
 800136a:	3301      	adds	r3, #1
 800136c:	2500      	movs	r5, #0
 800136e:	9300      	str	r3, [sp, #0]
 8001370:	e66d      	b.n	800104e <__aeabi_ddiv+0x4a>
 8001372:	46c0      	nop			; (mov r8, r8)
 8001374:	000007ff 	.word	0x000007ff
 8001378:	fffffc01 	.word	0xfffffc01
 800137c:	08009494 	.word	0x08009494
 8001380:	000003ff 	.word	0x000003ff
 8001384:	feffffff 	.word	0xfeffffff
 8001388:	000007fe 	.word	0x000007fe
 800138c:	000003f3 	.word	0x000003f3
 8001390:	fffffc0d 	.word	0xfffffc0d
 8001394:	fffff801 	.word	0xfffff801
 8001398:	464a      	mov	r2, r9
 800139a:	2301      	movs	r3, #1
 800139c:	431a      	orrs	r2, r3
 800139e:	4691      	mov	r9, r2
 80013a0:	2400      	movs	r4, #0
 80013a2:	2001      	movs	r0, #1
 80013a4:	e66e      	b.n	8001084 <__aeabi_ddiv+0x80>
 80013a6:	2300      	movs	r3, #0
 80013a8:	2280      	movs	r2, #128	; 0x80
 80013aa:	469a      	mov	sl, r3
 80013ac:	2500      	movs	r5, #0
 80013ae:	4b88      	ldr	r3, [pc, #544]	; (80015d0 <__aeabi_ddiv+0x5cc>)
 80013b0:	0312      	lsls	r2, r2, #12
 80013b2:	e67e      	b.n	80010b2 <__aeabi_ddiv+0xae>
 80013b4:	2501      	movs	r5, #1
 80013b6:	426d      	negs	r5, r5
 80013b8:	2201      	movs	r2, #1
 80013ba:	1ad2      	subs	r2, r2, r3
 80013bc:	2a38      	cmp	r2, #56	; 0x38
 80013be:	dd00      	ble.n	80013c2 <__aeabi_ddiv+0x3be>
 80013c0:	e674      	b.n	80010ac <__aeabi_ddiv+0xa8>
 80013c2:	2a1f      	cmp	r2, #31
 80013c4:	dc00      	bgt.n	80013c8 <__aeabi_ddiv+0x3c4>
 80013c6:	e0bd      	b.n	8001544 <__aeabi_ddiv+0x540>
 80013c8:	211f      	movs	r1, #31
 80013ca:	4249      	negs	r1, r1
 80013cc:	1acb      	subs	r3, r1, r3
 80013ce:	4641      	mov	r1, r8
 80013d0:	40d9      	lsrs	r1, r3
 80013d2:	000b      	movs	r3, r1
 80013d4:	2a20      	cmp	r2, #32
 80013d6:	d004      	beq.n	80013e2 <__aeabi_ddiv+0x3de>
 80013d8:	4641      	mov	r1, r8
 80013da:	4a7e      	ldr	r2, [pc, #504]	; (80015d4 <__aeabi_ddiv+0x5d0>)
 80013dc:	445a      	add	r2, fp
 80013de:	4091      	lsls	r1, r2
 80013e0:	430d      	orrs	r5, r1
 80013e2:	0029      	movs	r1, r5
 80013e4:	1e4a      	subs	r2, r1, #1
 80013e6:	4191      	sbcs	r1, r2
 80013e8:	4319      	orrs	r1, r3
 80013ea:	2307      	movs	r3, #7
 80013ec:	001d      	movs	r5, r3
 80013ee:	2200      	movs	r2, #0
 80013f0:	400d      	ands	r5, r1
 80013f2:	420b      	tst	r3, r1
 80013f4:	d100      	bne.n	80013f8 <__aeabi_ddiv+0x3f4>
 80013f6:	e0d0      	b.n	800159a <__aeabi_ddiv+0x596>
 80013f8:	220f      	movs	r2, #15
 80013fa:	2300      	movs	r3, #0
 80013fc:	400a      	ands	r2, r1
 80013fe:	2a04      	cmp	r2, #4
 8001400:	d100      	bne.n	8001404 <__aeabi_ddiv+0x400>
 8001402:	e0c7      	b.n	8001594 <__aeabi_ddiv+0x590>
 8001404:	1d0a      	adds	r2, r1, #4
 8001406:	428a      	cmp	r2, r1
 8001408:	4189      	sbcs	r1, r1
 800140a:	4249      	negs	r1, r1
 800140c:	185b      	adds	r3, r3, r1
 800140e:	0011      	movs	r1, r2
 8001410:	021a      	lsls	r2, r3, #8
 8001412:	d400      	bmi.n	8001416 <__aeabi_ddiv+0x412>
 8001414:	e0be      	b.n	8001594 <__aeabi_ddiv+0x590>
 8001416:	2301      	movs	r3, #1
 8001418:	2200      	movs	r2, #0
 800141a:	2500      	movs	r5, #0
 800141c:	e649      	b.n	80010b2 <__aeabi_ddiv+0xae>
 800141e:	2280      	movs	r2, #128	; 0x80
 8001420:	4643      	mov	r3, r8
 8001422:	0312      	lsls	r2, r2, #12
 8001424:	4213      	tst	r3, r2
 8001426:	d008      	beq.n	800143a <__aeabi_ddiv+0x436>
 8001428:	4214      	tst	r4, r2
 800142a:	d106      	bne.n	800143a <__aeabi_ddiv+0x436>
 800142c:	4322      	orrs	r2, r4
 800142e:	0312      	lsls	r2, r2, #12
 8001430:	46ba      	mov	sl, r7
 8001432:	000d      	movs	r5, r1
 8001434:	4b66      	ldr	r3, [pc, #408]	; (80015d0 <__aeabi_ddiv+0x5cc>)
 8001436:	0b12      	lsrs	r2, r2, #12
 8001438:	e63b      	b.n	80010b2 <__aeabi_ddiv+0xae>
 800143a:	2280      	movs	r2, #128	; 0x80
 800143c:	4643      	mov	r3, r8
 800143e:	0312      	lsls	r2, r2, #12
 8001440:	431a      	orrs	r2, r3
 8001442:	0312      	lsls	r2, r2, #12
 8001444:	46b2      	mov	sl, r6
 8001446:	4b62      	ldr	r3, [pc, #392]	; (80015d0 <__aeabi_ddiv+0x5cc>)
 8001448:	0b12      	lsrs	r2, r2, #12
 800144a:	e632      	b.n	80010b2 <__aeabi_ddiv+0xae>
 800144c:	2b00      	cmp	r3, #0
 800144e:	d100      	bne.n	8001452 <__aeabi_ddiv+0x44e>
 8001450:	e702      	b.n	8001258 <__aeabi_ddiv+0x254>
 8001452:	19a6      	adds	r6, r4, r6
 8001454:	1e6a      	subs	r2, r5, #1
 8001456:	42a6      	cmp	r6, r4
 8001458:	d200      	bcs.n	800145c <__aeabi_ddiv+0x458>
 800145a:	e089      	b.n	8001570 <__aeabi_ddiv+0x56c>
 800145c:	4286      	cmp	r6, r0
 800145e:	d200      	bcs.n	8001462 <__aeabi_ddiv+0x45e>
 8001460:	e09f      	b.n	80015a2 <__aeabi_ddiv+0x59e>
 8001462:	d100      	bne.n	8001466 <__aeabi_ddiv+0x462>
 8001464:	e0af      	b.n	80015c6 <__aeabi_ddiv+0x5c2>
 8001466:	0015      	movs	r5, r2
 8001468:	e6f4      	b.n	8001254 <__aeabi_ddiv+0x250>
 800146a:	42a9      	cmp	r1, r5
 800146c:	d900      	bls.n	8001470 <__aeabi_ddiv+0x46c>
 800146e:	e63c      	b.n	80010ea <__aeabi_ddiv+0xe6>
 8001470:	4643      	mov	r3, r8
 8001472:	07de      	lsls	r6, r3, #31
 8001474:	0858      	lsrs	r0, r3, #1
 8001476:	086b      	lsrs	r3, r5, #1
 8001478:	431e      	orrs	r6, r3
 800147a:	07ed      	lsls	r5, r5, #31
 800147c:	e63c      	b.n	80010f8 <__aeabi_ddiv+0xf4>
 800147e:	f001 f8f1 	bl	8002664 <__clzsi2>
 8001482:	0001      	movs	r1, r0
 8001484:	0002      	movs	r2, r0
 8001486:	3115      	adds	r1, #21
 8001488:	3220      	adds	r2, #32
 800148a:	291c      	cmp	r1, #28
 800148c:	dc00      	bgt.n	8001490 <__aeabi_ddiv+0x48c>
 800148e:	e72c      	b.n	80012ea <__aeabi_ddiv+0x2e6>
 8001490:	464b      	mov	r3, r9
 8001492:	3808      	subs	r0, #8
 8001494:	4083      	lsls	r3, r0
 8001496:	2500      	movs	r5, #0
 8001498:	4698      	mov	r8, r3
 800149a:	e732      	b.n	8001302 <__aeabi_ddiv+0x2fe>
 800149c:	f001 f8e2 	bl	8002664 <__clzsi2>
 80014a0:	0003      	movs	r3, r0
 80014a2:	001a      	movs	r2, r3
 80014a4:	3215      	adds	r2, #21
 80014a6:	3020      	adds	r0, #32
 80014a8:	2a1c      	cmp	r2, #28
 80014aa:	dc00      	bgt.n	80014ae <__aeabi_ddiv+0x4aa>
 80014ac:	e6ff      	b.n	80012ae <__aeabi_ddiv+0x2aa>
 80014ae:	4654      	mov	r4, sl
 80014b0:	3b08      	subs	r3, #8
 80014b2:	2100      	movs	r1, #0
 80014b4:	409c      	lsls	r4, r3
 80014b6:	e705      	b.n	80012c4 <__aeabi_ddiv+0x2c0>
 80014b8:	1936      	adds	r6, r6, r4
 80014ba:	3b01      	subs	r3, #1
 80014bc:	42b4      	cmp	r4, r6
 80014be:	d900      	bls.n	80014c2 <__aeabi_ddiv+0x4be>
 80014c0:	e6a6      	b.n	8001210 <__aeabi_ddiv+0x20c>
 80014c2:	42b2      	cmp	r2, r6
 80014c4:	d800      	bhi.n	80014c8 <__aeabi_ddiv+0x4c4>
 80014c6:	e6a3      	b.n	8001210 <__aeabi_ddiv+0x20c>
 80014c8:	1e83      	subs	r3, r0, #2
 80014ca:	1936      	adds	r6, r6, r4
 80014cc:	e6a0      	b.n	8001210 <__aeabi_ddiv+0x20c>
 80014ce:	1909      	adds	r1, r1, r4
 80014d0:	3d01      	subs	r5, #1
 80014d2:	428c      	cmp	r4, r1
 80014d4:	d900      	bls.n	80014d8 <__aeabi_ddiv+0x4d4>
 80014d6:	e68d      	b.n	80011f4 <__aeabi_ddiv+0x1f0>
 80014d8:	428a      	cmp	r2, r1
 80014da:	d800      	bhi.n	80014de <__aeabi_ddiv+0x4da>
 80014dc:	e68a      	b.n	80011f4 <__aeabi_ddiv+0x1f0>
 80014de:	1e85      	subs	r5, r0, #2
 80014e0:	1909      	adds	r1, r1, r4
 80014e2:	e687      	b.n	80011f4 <__aeabi_ddiv+0x1f0>
 80014e4:	220f      	movs	r2, #15
 80014e6:	402a      	ands	r2, r5
 80014e8:	2a04      	cmp	r2, #4
 80014ea:	d100      	bne.n	80014ee <__aeabi_ddiv+0x4ea>
 80014ec:	e6bc      	b.n	8001268 <__aeabi_ddiv+0x264>
 80014ee:	1d29      	adds	r1, r5, #4
 80014f0:	42a9      	cmp	r1, r5
 80014f2:	41ad      	sbcs	r5, r5
 80014f4:	426d      	negs	r5, r5
 80014f6:	08c9      	lsrs	r1, r1, #3
 80014f8:	44a8      	add	r8, r5
 80014fa:	e6b6      	b.n	800126a <__aeabi_ddiv+0x266>
 80014fc:	42af      	cmp	r7, r5
 80014fe:	d900      	bls.n	8001502 <__aeabi_ddiv+0x4fe>
 8001500:	e662      	b.n	80011c8 <__aeabi_ddiv+0x1c4>
 8001502:	4281      	cmp	r1, r0
 8001504:	d804      	bhi.n	8001510 <__aeabi_ddiv+0x50c>
 8001506:	d000      	beq.n	800150a <__aeabi_ddiv+0x506>
 8001508:	e65e      	b.n	80011c8 <__aeabi_ddiv+0x1c4>
 800150a:	42ae      	cmp	r6, r5
 800150c:	d800      	bhi.n	8001510 <__aeabi_ddiv+0x50c>
 800150e:	e65b      	b.n	80011c8 <__aeabi_ddiv+0x1c4>
 8001510:	2302      	movs	r3, #2
 8001512:	425b      	negs	r3, r3
 8001514:	469c      	mov	ip, r3
 8001516:	9b00      	ldr	r3, [sp, #0]
 8001518:	44e0      	add	r8, ip
 800151a:	469c      	mov	ip, r3
 800151c:	4465      	add	r5, ip
 800151e:	429d      	cmp	r5, r3
 8001520:	419b      	sbcs	r3, r3
 8001522:	425b      	negs	r3, r3
 8001524:	191b      	adds	r3, r3, r4
 8001526:	18c0      	adds	r0, r0, r3
 8001528:	e64f      	b.n	80011ca <__aeabi_ddiv+0x1c6>
 800152a:	42b2      	cmp	r2, r6
 800152c:	d800      	bhi.n	8001530 <__aeabi_ddiv+0x52c>
 800152e:	e612      	b.n	8001156 <__aeabi_ddiv+0x152>
 8001530:	1e83      	subs	r3, r0, #2
 8001532:	1936      	adds	r6, r6, r4
 8001534:	e60f      	b.n	8001156 <__aeabi_ddiv+0x152>
 8001536:	428a      	cmp	r2, r1
 8001538:	d800      	bhi.n	800153c <__aeabi_ddiv+0x538>
 800153a:	e5fa      	b.n	8001132 <__aeabi_ddiv+0x12e>
 800153c:	1e83      	subs	r3, r0, #2
 800153e:	4698      	mov	r8, r3
 8001540:	1909      	adds	r1, r1, r4
 8001542:	e5f6      	b.n	8001132 <__aeabi_ddiv+0x12e>
 8001544:	4b24      	ldr	r3, [pc, #144]	; (80015d8 <__aeabi_ddiv+0x5d4>)
 8001546:	0028      	movs	r0, r5
 8001548:	445b      	add	r3, fp
 800154a:	4641      	mov	r1, r8
 800154c:	409d      	lsls	r5, r3
 800154e:	4099      	lsls	r1, r3
 8001550:	40d0      	lsrs	r0, r2
 8001552:	1e6b      	subs	r3, r5, #1
 8001554:	419d      	sbcs	r5, r3
 8001556:	4643      	mov	r3, r8
 8001558:	4301      	orrs	r1, r0
 800155a:	4329      	orrs	r1, r5
 800155c:	40d3      	lsrs	r3, r2
 800155e:	074a      	lsls	r2, r1, #29
 8001560:	d100      	bne.n	8001564 <__aeabi_ddiv+0x560>
 8001562:	e755      	b.n	8001410 <__aeabi_ddiv+0x40c>
 8001564:	220f      	movs	r2, #15
 8001566:	400a      	ands	r2, r1
 8001568:	2a04      	cmp	r2, #4
 800156a:	d000      	beq.n	800156e <__aeabi_ddiv+0x56a>
 800156c:	e74a      	b.n	8001404 <__aeabi_ddiv+0x400>
 800156e:	e74f      	b.n	8001410 <__aeabi_ddiv+0x40c>
 8001570:	0015      	movs	r5, r2
 8001572:	4286      	cmp	r6, r0
 8001574:	d000      	beq.n	8001578 <__aeabi_ddiv+0x574>
 8001576:	e66d      	b.n	8001254 <__aeabi_ddiv+0x250>
 8001578:	9a00      	ldr	r2, [sp, #0]
 800157a:	429a      	cmp	r2, r3
 800157c:	d000      	beq.n	8001580 <__aeabi_ddiv+0x57c>
 800157e:	e669      	b.n	8001254 <__aeabi_ddiv+0x250>
 8001580:	e66a      	b.n	8001258 <__aeabi_ddiv+0x254>
 8001582:	4b16      	ldr	r3, [pc, #88]	; (80015dc <__aeabi_ddiv+0x5d8>)
 8001584:	445b      	add	r3, fp
 8001586:	2b00      	cmp	r3, #0
 8001588:	dc00      	bgt.n	800158c <__aeabi_ddiv+0x588>
 800158a:	e713      	b.n	80013b4 <__aeabi_ddiv+0x3b0>
 800158c:	2501      	movs	r5, #1
 800158e:	2100      	movs	r1, #0
 8001590:	44a8      	add	r8, r5
 8001592:	e66a      	b.n	800126a <__aeabi_ddiv+0x266>
 8001594:	075d      	lsls	r5, r3, #29
 8001596:	025b      	lsls	r3, r3, #9
 8001598:	0b1a      	lsrs	r2, r3, #12
 800159a:	08c9      	lsrs	r1, r1, #3
 800159c:	2300      	movs	r3, #0
 800159e:	430d      	orrs	r5, r1
 80015a0:	e587      	b.n	80010b2 <__aeabi_ddiv+0xae>
 80015a2:	9900      	ldr	r1, [sp, #0]
 80015a4:	3d02      	subs	r5, #2
 80015a6:	004a      	lsls	r2, r1, #1
 80015a8:	428a      	cmp	r2, r1
 80015aa:	41bf      	sbcs	r7, r7
 80015ac:	427f      	negs	r7, r7
 80015ae:	193f      	adds	r7, r7, r4
 80015b0:	19f6      	adds	r6, r6, r7
 80015b2:	9200      	str	r2, [sp, #0]
 80015b4:	e7dd      	b.n	8001572 <__aeabi_ddiv+0x56e>
 80015b6:	2280      	movs	r2, #128	; 0x80
 80015b8:	4643      	mov	r3, r8
 80015ba:	0312      	lsls	r2, r2, #12
 80015bc:	431a      	orrs	r2, r3
 80015be:	0312      	lsls	r2, r2, #12
 80015c0:	4b03      	ldr	r3, [pc, #12]	; (80015d0 <__aeabi_ddiv+0x5cc>)
 80015c2:	0b12      	lsrs	r2, r2, #12
 80015c4:	e575      	b.n	80010b2 <__aeabi_ddiv+0xae>
 80015c6:	9900      	ldr	r1, [sp, #0]
 80015c8:	4299      	cmp	r1, r3
 80015ca:	d3ea      	bcc.n	80015a2 <__aeabi_ddiv+0x59e>
 80015cc:	0015      	movs	r5, r2
 80015ce:	e7d3      	b.n	8001578 <__aeabi_ddiv+0x574>
 80015d0:	000007ff 	.word	0x000007ff
 80015d4:	0000043e 	.word	0x0000043e
 80015d8:	0000041e 	.word	0x0000041e
 80015dc:	000003ff 	.word	0x000003ff

080015e0 <__eqdf2>:
 80015e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015e2:	464e      	mov	r6, r9
 80015e4:	4645      	mov	r5, r8
 80015e6:	46de      	mov	lr, fp
 80015e8:	4657      	mov	r7, sl
 80015ea:	4690      	mov	r8, r2
 80015ec:	b5e0      	push	{r5, r6, r7, lr}
 80015ee:	0017      	movs	r7, r2
 80015f0:	031a      	lsls	r2, r3, #12
 80015f2:	0b12      	lsrs	r2, r2, #12
 80015f4:	0005      	movs	r5, r0
 80015f6:	4684      	mov	ip, r0
 80015f8:	4819      	ldr	r0, [pc, #100]	; (8001660 <__eqdf2+0x80>)
 80015fa:	030e      	lsls	r6, r1, #12
 80015fc:	004c      	lsls	r4, r1, #1
 80015fe:	4691      	mov	r9, r2
 8001600:	005a      	lsls	r2, r3, #1
 8001602:	0fdb      	lsrs	r3, r3, #31
 8001604:	469b      	mov	fp, r3
 8001606:	0b36      	lsrs	r6, r6, #12
 8001608:	0d64      	lsrs	r4, r4, #21
 800160a:	0fc9      	lsrs	r1, r1, #31
 800160c:	0d52      	lsrs	r2, r2, #21
 800160e:	4284      	cmp	r4, r0
 8001610:	d019      	beq.n	8001646 <__eqdf2+0x66>
 8001612:	4282      	cmp	r2, r0
 8001614:	d010      	beq.n	8001638 <__eqdf2+0x58>
 8001616:	2001      	movs	r0, #1
 8001618:	4294      	cmp	r4, r2
 800161a:	d10e      	bne.n	800163a <__eqdf2+0x5a>
 800161c:	454e      	cmp	r6, r9
 800161e:	d10c      	bne.n	800163a <__eqdf2+0x5a>
 8001620:	2001      	movs	r0, #1
 8001622:	45c4      	cmp	ip, r8
 8001624:	d109      	bne.n	800163a <__eqdf2+0x5a>
 8001626:	4559      	cmp	r1, fp
 8001628:	d017      	beq.n	800165a <__eqdf2+0x7a>
 800162a:	2c00      	cmp	r4, #0
 800162c:	d105      	bne.n	800163a <__eqdf2+0x5a>
 800162e:	0030      	movs	r0, r6
 8001630:	4328      	orrs	r0, r5
 8001632:	1e43      	subs	r3, r0, #1
 8001634:	4198      	sbcs	r0, r3
 8001636:	e000      	b.n	800163a <__eqdf2+0x5a>
 8001638:	2001      	movs	r0, #1
 800163a:	bcf0      	pop	{r4, r5, r6, r7}
 800163c:	46bb      	mov	fp, r7
 800163e:	46b2      	mov	sl, r6
 8001640:	46a9      	mov	r9, r5
 8001642:	46a0      	mov	r8, r4
 8001644:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001646:	0033      	movs	r3, r6
 8001648:	2001      	movs	r0, #1
 800164a:	432b      	orrs	r3, r5
 800164c:	d1f5      	bne.n	800163a <__eqdf2+0x5a>
 800164e:	42a2      	cmp	r2, r4
 8001650:	d1f3      	bne.n	800163a <__eqdf2+0x5a>
 8001652:	464b      	mov	r3, r9
 8001654:	433b      	orrs	r3, r7
 8001656:	d1f0      	bne.n	800163a <__eqdf2+0x5a>
 8001658:	e7e2      	b.n	8001620 <__eqdf2+0x40>
 800165a:	2000      	movs	r0, #0
 800165c:	e7ed      	b.n	800163a <__eqdf2+0x5a>
 800165e:	46c0      	nop			; (mov r8, r8)
 8001660:	000007ff 	.word	0x000007ff

08001664 <__gedf2>:
 8001664:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001666:	4647      	mov	r7, r8
 8001668:	46ce      	mov	lr, r9
 800166a:	0004      	movs	r4, r0
 800166c:	0018      	movs	r0, r3
 800166e:	0016      	movs	r6, r2
 8001670:	031b      	lsls	r3, r3, #12
 8001672:	0b1b      	lsrs	r3, r3, #12
 8001674:	4d2d      	ldr	r5, [pc, #180]	; (800172c <__gedf2+0xc8>)
 8001676:	004a      	lsls	r2, r1, #1
 8001678:	4699      	mov	r9, r3
 800167a:	b580      	push	{r7, lr}
 800167c:	0043      	lsls	r3, r0, #1
 800167e:	030f      	lsls	r7, r1, #12
 8001680:	46a4      	mov	ip, r4
 8001682:	46b0      	mov	r8, r6
 8001684:	0b3f      	lsrs	r7, r7, #12
 8001686:	0d52      	lsrs	r2, r2, #21
 8001688:	0fc9      	lsrs	r1, r1, #31
 800168a:	0d5b      	lsrs	r3, r3, #21
 800168c:	0fc0      	lsrs	r0, r0, #31
 800168e:	42aa      	cmp	r2, r5
 8001690:	d021      	beq.n	80016d6 <__gedf2+0x72>
 8001692:	42ab      	cmp	r3, r5
 8001694:	d013      	beq.n	80016be <__gedf2+0x5a>
 8001696:	2a00      	cmp	r2, #0
 8001698:	d122      	bne.n	80016e0 <__gedf2+0x7c>
 800169a:	433c      	orrs	r4, r7
 800169c:	2b00      	cmp	r3, #0
 800169e:	d102      	bne.n	80016a6 <__gedf2+0x42>
 80016a0:	464d      	mov	r5, r9
 80016a2:	432e      	orrs	r6, r5
 80016a4:	d022      	beq.n	80016ec <__gedf2+0x88>
 80016a6:	2c00      	cmp	r4, #0
 80016a8:	d010      	beq.n	80016cc <__gedf2+0x68>
 80016aa:	4281      	cmp	r1, r0
 80016ac:	d022      	beq.n	80016f4 <__gedf2+0x90>
 80016ae:	2002      	movs	r0, #2
 80016b0:	3901      	subs	r1, #1
 80016b2:	4008      	ands	r0, r1
 80016b4:	3801      	subs	r0, #1
 80016b6:	bcc0      	pop	{r6, r7}
 80016b8:	46b9      	mov	r9, r7
 80016ba:	46b0      	mov	r8, r6
 80016bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016be:	464d      	mov	r5, r9
 80016c0:	432e      	orrs	r6, r5
 80016c2:	d129      	bne.n	8001718 <__gedf2+0xb4>
 80016c4:	2a00      	cmp	r2, #0
 80016c6:	d1f0      	bne.n	80016aa <__gedf2+0x46>
 80016c8:	433c      	orrs	r4, r7
 80016ca:	d1ee      	bne.n	80016aa <__gedf2+0x46>
 80016cc:	2800      	cmp	r0, #0
 80016ce:	d1f2      	bne.n	80016b6 <__gedf2+0x52>
 80016d0:	2001      	movs	r0, #1
 80016d2:	4240      	negs	r0, r0
 80016d4:	e7ef      	b.n	80016b6 <__gedf2+0x52>
 80016d6:	003d      	movs	r5, r7
 80016d8:	4325      	orrs	r5, r4
 80016da:	d11d      	bne.n	8001718 <__gedf2+0xb4>
 80016dc:	4293      	cmp	r3, r2
 80016de:	d0ee      	beq.n	80016be <__gedf2+0x5a>
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d1e2      	bne.n	80016aa <__gedf2+0x46>
 80016e4:	464c      	mov	r4, r9
 80016e6:	4326      	orrs	r6, r4
 80016e8:	d1df      	bne.n	80016aa <__gedf2+0x46>
 80016ea:	e7e0      	b.n	80016ae <__gedf2+0x4a>
 80016ec:	2000      	movs	r0, #0
 80016ee:	2c00      	cmp	r4, #0
 80016f0:	d0e1      	beq.n	80016b6 <__gedf2+0x52>
 80016f2:	e7dc      	b.n	80016ae <__gedf2+0x4a>
 80016f4:	429a      	cmp	r2, r3
 80016f6:	dc0a      	bgt.n	800170e <__gedf2+0xaa>
 80016f8:	dbe8      	blt.n	80016cc <__gedf2+0x68>
 80016fa:	454f      	cmp	r7, r9
 80016fc:	d8d7      	bhi.n	80016ae <__gedf2+0x4a>
 80016fe:	d00e      	beq.n	800171e <__gedf2+0xba>
 8001700:	2000      	movs	r0, #0
 8001702:	454f      	cmp	r7, r9
 8001704:	d2d7      	bcs.n	80016b6 <__gedf2+0x52>
 8001706:	2900      	cmp	r1, #0
 8001708:	d0e2      	beq.n	80016d0 <__gedf2+0x6c>
 800170a:	0008      	movs	r0, r1
 800170c:	e7d3      	b.n	80016b6 <__gedf2+0x52>
 800170e:	4243      	negs	r3, r0
 8001710:	4158      	adcs	r0, r3
 8001712:	0040      	lsls	r0, r0, #1
 8001714:	3801      	subs	r0, #1
 8001716:	e7ce      	b.n	80016b6 <__gedf2+0x52>
 8001718:	2002      	movs	r0, #2
 800171a:	4240      	negs	r0, r0
 800171c:	e7cb      	b.n	80016b6 <__gedf2+0x52>
 800171e:	45c4      	cmp	ip, r8
 8001720:	d8c5      	bhi.n	80016ae <__gedf2+0x4a>
 8001722:	2000      	movs	r0, #0
 8001724:	45c4      	cmp	ip, r8
 8001726:	d2c6      	bcs.n	80016b6 <__gedf2+0x52>
 8001728:	e7ed      	b.n	8001706 <__gedf2+0xa2>
 800172a:	46c0      	nop			; (mov r8, r8)
 800172c:	000007ff 	.word	0x000007ff

08001730 <__ledf2>:
 8001730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001732:	4647      	mov	r7, r8
 8001734:	46ce      	mov	lr, r9
 8001736:	0004      	movs	r4, r0
 8001738:	0018      	movs	r0, r3
 800173a:	0016      	movs	r6, r2
 800173c:	031b      	lsls	r3, r3, #12
 800173e:	0b1b      	lsrs	r3, r3, #12
 8001740:	4d2c      	ldr	r5, [pc, #176]	; (80017f4 <__ledf2+0xc4>)
 8001742:	004a      	lsls	r2, r1, #1
 8001744:	4699      	mov	r9, r3
 8001746:	b580      	push	{r7, lr}
 8001748:	0043      	lsls	r3, r0, #1
 800174a:	030f      	lsls	r7, r1, #12
 800174c:	46a4      	mov	ip, r4
 800174e:	46b0      	mov	r8, r6
 8001750:	0b3f      	lsrs	r7, r7, #12
 8001752:	0d52      	lsrs	r2, r2, #21
 8001754:	0fc9      	lsrs	r1, r1, #31
 8001756:	0d5b      	lsrs	r3, r3, #21
 8001758:	0fc0      	lsrs	r0, r0, #31
 800175a:	42aa      	cmp	r2, r5
 800175c:	d00d      	beq.n	800177a <__ledf2+0x4a>
 800175e:	42ab      	cmp	r3, r5
 8001760:	d010      	beq.n	8001784 <__ledf2+0x54>
 8001762:	2a00      	cmp	r2, #0
 8001764:	d127      	bne.n	80017b6 <__ledf2+0x86>
 8001766:	433c      	orrs	r4, r7
 8001768:	2b00      	cmp	r3, #0
 800176a:	d111      	bne.n	8001790 <__ledf2+0x60>
 800176c:	464d      	mov	r5, r9
 800176e:	432e      	orrs	r6, r5
 8001770:	d10e      	bne.n	8001790 <__ledf2+0x60>
 8001772:	2000      	movs	r0, #0
 8001774:	2c00      	cmp	r4, #0
 8001776:	d015      	beq.n	80017a4 <__ledf2+0x74>
 8001778:	e00e      	b.n	8001798 <__ledf2+0x68>
 800177a:	003d      	movs	r5, r7
 800177c:	4325      	orrs	r5, r4
 800177e:	d110      	bne.n	80017a2 <__ledf2+0x72>
 8001780:	4293      	cmp	r3, r2
 8001782:	d118      	bne.n	80017b6 <__ledf2+0x86>
 8001784:	464d      	mov	r5, r9
 8001786:	432e      	orrs	r6, r5
 8001788:	d10b      	bne.n	80017a2 <__ledf2+0x72>
 800178a:	2a00      	cmp	r2, #0
 800178c:	d102      	bne.n	8001794 <__ledf2+0x64>
 800178e:	433c      	orrs	r4, r7
 8001790:	2c00      	cmp	r4, #0
 8001792:	d00b      	beq.n	80017ac <__ledf2+0x7c>
 8001794:	4281      	cmp	r1, r0
 8001796:	d014      	beq.n	80017c2 <__ledf2+0x92>
 8001798:	2002      	movs	r0, #2
 800179a:	3901      	subs	r1, #1
 800179c:	4008      	ands	r0, r1
 800179e:	3801      	subs	r0, #1
 80017a0:	e000      	b.n	80017a4 <__ledf2+0x74>
 80017a2:	2002      	movs	r0, #2
 80017a4:	bcc0      	pop	{r6, r7}
 80017a6:	46b9      	mov	r9, r7
 80017a8:	46b0      	mov	r8, r6
 80017aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017ac:	2800      	cmp	r0, #0
 80017ae:	d1f9      	bne.n	80017a4 <__ledf2+0x74>
 80017b0:	2001      	movs	r0, #1
 80017b2:	4240      	negs	r0, r0
 80017b4:	e7f6      	b.n	80017a4 <__ledf2+0x74>
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1ec      	bne.n	8001794 <__ledf2+0x64>
 80017ba:	464c      	mov	r4, r9
 80017bc:	4326      	orrs	r6, r4
 80017be:	d1e9      	bne.n	8001794 <__ledf2+0x64>
 80017c0:	e7ea      	b.n	8001798 <__ledf2+0x68>
 80017c2:	429a      	cmp	r2, r3
 80017c4:	dd04      	ble.n	80017d0 <__ledf2+0xa0>
 80017c6:	4243      	negs	r3, r0
 80017c8:	4158      	adcs	r0, r3
 80017ca:	0040      	lsls	r0, r0, #1
 80017cc:	3801      	subs	r0, #1
 80017ce:	e7e9      	b.n	80017a4 <__ledf2+0x74>
 80017d0:	429a      	cmp	r2, r3
 80017d2:	dbeb      	blt.n	80017ac <__ledf2+0x7c>
 80017d4:	454f      	cmp	r7, r9
 80017d6:	d8df      	bhi.n	8001798 <__ledf2+0x68>
 80017d8:	d006      	beq.n	80017e8 <__ledf2+0xb8>
 80017da:	2000      	movs	r0, #0
 80017dc:	454f      	cmp	r7, r9
 80017de:	d2e1      	bcs.n	80017a4 <__ledf2+0x74>
 80017e0:	2900      	cmp	r1, #0
 80017e2:	d0e5      	beq.n	80017b0 <__ledf2+0x80>
 80017e4:	0008      	movs	r0, r1
 80017e6:	e7dd      	b.n	80017a4 <__ledf2+0x74>
 80017e8:	45c4      	cmp	ip, r8
 80017ea:	d8d5      	bhi.n	8001798 <__ledf2+0x68>
 80017ec:	2000      	movs	r0, #0
 80017ee:	45c4      	cmp	ip, r8
 80017f0:	d2d8      	bcs.n	80017a4 <__ledf2+0x74>
 80017f2:	e7f5      	b.n	80017e0 <__ledf2+0xb0>
 80017f4:	000007ff 	.word	0x000007ff

080017f8 <__aeabi_dmul>:
 80017f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017fa:	4645      	mov	r5, r8
 80017fc:	46de      	mov	lr, fp
 80017fe:	4657      	mov	r7, sl
 8001800:	464e      	mov	r6, r9
 8001802:	b5e0      	push	{r5, r6, r7, lr}
 8001804:	001f      	movs	r7, r3
 8001806:	030b      	lsls	r3, r1, #12
 8001808:	0b1b      	lsrs	r3, r3, #12
 800180a:	469b      	mov	fp, r3
 800180c:	004d      	lsls	r5, r1, #1
 800180e:	0fcb      	lsrs	r3, r1, #31
 8001810:	0004      	movs	r4, r0
 8001812:	4691      	mov	r9, r2
 8001814:	4698      	mov	r8, r3
 8001816:	b087      	sub	sp, #28
 8001818:	0d6d      	lsrs	r5, r5, #21
 800181a:	d100      	bne.n	800181e <__aeabi_dmul+0x26>
 800181c:	e1cd      	b.n	8001bba <__aeabi_dmul+0x3c2>
 800181e:	4bce      	ldr	r3, [pc, #824]	; (8001b58 <__aeabi_dmul+0x360>)
 8001820:	429d      	cmp	r5, r3
 8001822:	d100      	bne.n	8001826 <__aeabi_dmul+0x2e>
 8001824:	e1e9      	b.n	8001bfa <__aeabi_dmul+0x402>
 8001826:	465a      	mov	r2, fp
 8001828:	0f43      	lsrs	r3, r0, #29
 800182a:	00d2      	lsls	r2, r2, #3
 800182c:	4313      	orrs	r3, r2
 800182e:	2280      	movs	r2, #128	; 0x80
 8001830:	0412      	lsls	r2, r2, #16
 8001832:	431a      	orrs	r2, r3
 8001834:	00c3      	lsls	r3, r0, #3
 8001836:	469a      	mov	sl, r3
 8001838:	4bc8      	ldr	r3, [pc, #800]	; (8001b5c <__aeabi_dmul+0x364>)
 800183a:	4693      	mov	fp, r2
 800183c:	469c      	mov	ip, r3
 800183e:	2300      	movs	r3, #0
 8001840:	2600      	movs	r6, #0
 8001842:	4465      	add	r5, ip
 8001844:	9300      	str	r3, [sp, #0]
 8001846:	033c      	lsls	r4, r7, #12
 8001848:	007b      	lsls	r3, r7, #1
 800184a:	4648      	mov	r0, r9
 800184c:	0b24      	lsrs	r4, r4, #12
 800184e:	0d5b      	lsrs	r3, r3, #21
 8001850:	0fff      	lsrs	r7, r7, #31
 8001852:	2b00      	cmp	r3, #0
 8001854:	d100      	bne.n	8001858 <__aeabi_dmul+0x60>
 8001856:	e189      	b.n	8001b6c <__aeabi_dmul+0x374>
 8001858:	4abf      	ldr	r2, [pc, #764]	; (8001b58 <__aeabi_dmul+0x360>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d019      	beq.n	8001892 <__aeabi_dmul+0x9a>
 800185e:	0f42      	lsrs	r2, r0, #29
 8001860:	00e4      	lsls	r4, r4, #3
 8001862:	4322      	orrs	r2, r4
 8001864:	2480      	movs	r4, #128	; 0x80
 8001866:	0424      	lsls	r4, r4, #16
 8001868:	4314      	orrs	r4, r2
 800186a:	4abc      	ldr	r2, [pc, #752]	; (8001b5c <__aeabi_dmul+0x364>)
 800186c:	2100      	movs	r1, #0
 800186e:	4694      	mov	ip, r2
 8001870:	4642      	mov	r2, r8
 8001872:	4463      	add	r3, ip
 8001874:	195b      	adds	r3, r3, r5
 8001876:	9301      	str	r3, [sp, #4]
 8001878:	9b01      	ldr	r3, [sp, #4]
 800187a:	407a      	eors	r2, r7
 800187c:	3301      	adds	r3, #1
 800187e:	00c0      	lsls	r0, r0, #3
 8001880:	b2d2      	uxtb	r2, r2
 8001882:	9302      	str	r3, [sp, #8]
 8001884:	2e0a      	cmp	r6, #10
 8001886:	dd1c      	ble.n	80018c2 <__aeabi_dmul+0xca>
 8001888:	003a      	movs	r2, r7
 800188a:	2e0b      	cmp	r6, #11
 800188c:	d05e      	beq.n	800194c <__aeabi_dmul+0x154>
 800188e:	4647      	mov	r7, r8
 8001890:	e056      	b.n	8001940 <__aeabi_dmul+0x148>
 8001892:	4649      	mov	r1, r9
 8001894:	4bb0      	ldr	r3, [pc, #704]	; (8001b58 <__aeabi_dmul+0x360>)
 8001896:	4321      	orrs	r1, r4
 8001898:	18eb      	adds	r3, r5, r3
 800189a:	9301      	str	r3, [sp, #4]
 800189c:	2900      	cmp	r1, #0
 800189e:	d12a      	bne.n	80018f6 <__aeabi_dmul+0xfe>
 80018a0:	2080      	movs	r0, #128	; 0x80
 80018a2:	2202      	movs	r2, #2
 80018a4:	0100      	lsls	r0, r0, #4
 80018a6:	002b      	movs	r3, r5
 80018a8:	4684      	mov	ip, r0
 80018aa:	4316      	orrs	r6, r2
 80018ac:	4642      	mov	r2, r8
 80018ae:	4463      	add	r3, ip
 80018b0:	407a      	eors	r2, r7
 80018b2:	b2d2      	uxtb	r2, r2
 80018b4:	9302      	str	r3, [sp, #8]
 80018b6:	2e0a      	cmp	r6, #10
 80018b8:	dd00      	ble.n	80018bc <__aeabi_dmul+0xc4>
 80018ba:	e231      	b.n	8001d20 <__aeabi_dmul+0x528>
 80018bc:	2000      	movs	r0, #0
 80018be:	2400      	movs	r4, #0
 80018c0:	2102      	movs	r1, #2
 80018c2:	2e02      	cmp	r6, #2
 80018c4:	dc26      	bgt.n	8001914 <__aeabi_dmul+0x11c>
 80018c6:	3e01      	subs	r6, #1
 80018c8:	2e01      	cmp	r6, #1
 80018ca:	d852      	bhi.n	8001972 <__aeabi_dmul+0x17a>
 80018cc:	2902      	cmp	r1, #2
 80018ce:	d04c      	beq.n	800196a <__aeabi_dmul+0x172>
 80018d0:	2901      	cmp	r1, #1
 80018d2:	d000      	beq.n	80018d6 <__aeabi_dmul+0xde>
 80018d4:	e118      	b.n	8001b08 <__aeabi_dmul+0x310>
 80018d6:	2300      	movs	r3, #0
 80018d8:	2400      	movs	r4, #0
 80018da:	2500      	movs	r5, #0
 80018dc:	051b      	lsls	r3, r3, #20
 80018de:	4323      	orrs	r3, r4
 80018e0:	07d2      	lsls	r2, r2, #31
 80018e2:	4313      	orrs	r3, r2
 80018e4:	0028      	movs	r0, r5
 80018e6:	0019      	movs	r1, r3
 80018e8:	b007      	add	sp, #28
 80018ea:	bcf0      	pop	{r4, r5, r6, r7}
 80018ec:	46bb      	mov	fp, r7
 80018ee:	46b2      	mov	sl, r6
 80018f0:	46a9      	mov	r9, r5
 80018f2:	46a0      	mov	r8, r4
 80018f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018f6:	2180      	movs	r1, #128	; 0x80
 80018f8:	2203      	movs	r2, #3
 80018fa:	0109      	lsls	r1, r1, #4
 80018fc:	002b      	movs	r3, r5
 80018fe:	468c      	mov	ip, r1
 8001900:	4316      	orrs	r6, r2
 8001902:	4642      	mov	r2, r8
 8001904:	4463      	add	r3, ip
 8001906:	407a      	eors	r2, r7
 8001908:	b2d2      	uxtb	r2, r2
 800190a:	9302      	str	r3, [sp, #8]
 800190c:	2e0a      	cmp	r6, #10
 800190e:	dd00      	ble.n	8001912 <__aeabi_dmul+0x11a>
 8001910:	e228      	b.n	8001d64 <__aeabi_dmul+0x56c>
 8001912:	2103      	movs	r1, #3
 8001914:	2501      	movs	r5, #1
 8001916:	40b5      	lsls	r5, r6
 8001918:	46ac      	mov	ip, r5
 800191a:	26a6      	movs	r6, #166	; 0xa6
 800191c:	4663      	mov	r3, ip
 800191e:	00f6      	lsls	r6, r6, #3
 8001920:	4035      	ands	r5, r6
 8001922:	4233      	tst	r3, r6
 8001924:	d10b      	bne.n	800193e <__aeabi_dmul+0x146>
 8001926:	2690      	movs	r6, #144	; 0x90
 8001928:	00b6      	lsls	r6, r6, #2
 800192a:	4233      	tst	r3, r6
 800192c:	d118      	bne.n	8001960 <__aeabi_dmul+0x168>
 800192e:	3eb9      	subs	r6, #185	; 0xb9
 8001930:	3eff      	subs	r6, #255	; 0xff
 8001932:	421e      	tst	r6, r3
 8001934:	d01d      	beq.n	8001972 <__aeabi_dmul+0x17a>
 8001936:	46a3      	mov	fp, r4
 8001938:	4682      	mov	sl, r0
 800193a:	9100      	str	r1, [sp, #0]
 800193c:	e000      	b.n	8001940 <__aeabi_dmul+0x148>
 800193e:	0017      	movs	r7, r2
 8001940:	9900      	ldr	r1, [sp, #0]
 8001942:	003a      	movs	r2, r7
 8001944:	2902      	cmp	r1, #2
 8001946:	d010      	beq.n	800196a <__aeabi_dmul+0x172>
 8001948:	465c      	mov	r4, fp
 800194a:	4650      	mov	r0, sl
 800194c:	2903      	cmp	r1, #3
 800194e:	d1bf      	bne.n	80018d0 <__aeabi_dmul+0xd8>
 8001950:	2380      	movs	r3, #128	; 0x80
 8001952:	031b      	lsls	r3, r3, #12
 8001954:	431c      	orrs	r4, r3
 8001956:	0324      	lsls	r4, r4, #12
 8001958:	0005      	movs	r5, r0
 800195a:	4b7f      	ldr	r3, [pc, #508]	; (8001b58 <__aeabi_dmul+0x360>)
 800195c:	0b24      	lsrs	r4, r4, #12
 800195e:	e7bd      	b.n	80018dc <__aeabi_dmul+0xe4>
 8001960:	2480      	movs	r4, #128	; 0x80
 8001962:	2200      	movs	r2, #0
 8001964:	4b7c      	ldr	r3, [pc, #496]	; (8001b58 <__aeabi_dmul+0x360>)
 8001966:	0324      	lsls	r4, r4, #12
 8001968:	e7b8      	b.n	80018dc <__aeabi_dmul+0xe4>
 800196a:	2400      	movs	r4, #0
 800196c:	2500      	movs	r5, #0
 800196e:	4b7a      	ldr	r3, [pc, #488]	; (8001b58 <__aeabi_dmul+0x360>)
 8001970:	e7b4      	b.n	80018dc <__aeabi_dmul+0xe4>
 8001972:	4653      	mov	r3, sl
 8001974:	041e      	lsls	r6, r3, #16
 8001976:	0c36      	lsrs	r6, r6, #16
 8001978:	0c1f      	lsrs	r7, r3, #16
 800197a:	0033      	movs	r3, r6
 800197c:	0c01      	lsrs	r1, r0, #16
 800197e:	0400      	lsls	r0, r0, #16
 8001980:	0c00      	lsrs	r0, r0, #16
 8001982:	4343      	muls	r3, r0
 8001984:	4698      	mov	r8, r3
 8001986:	0003      	movs	r3, r0
 8001988:	437b      	muls	r3, r7
 800198a:	4699      	mov	r9, r3
 800198c:	0033      	movs	r3, r6
 800198e:	434b      	muls	r3, r1
 8001990:	469c      	mov	ip, r3
 8001992:	4643      	mov	r3, r8
 8001994:	000d      	movs	r5, r1
 8001996:	0c1b      	lsrs	r3, r3, #16
 8001998:	469a      	mov	sl, r3
 800199a:	437d      	muls	r5, r7
 800199c:	44cc      	add	ip, r9
 800199e:	44d4      	add	ip, sl
 80019a0:	9500      	str	r5, [sp, #0]
 80019a2:	45e1      	cmp	r9, ip
 80019a4:	d904      	bls.n	80019b0 <__aeabi_dmul+0x1b8>
 80019a6:	2380      	movs	r3, #128	; 0x80
 80019a8:	025b      	lsls	r3, r3, #9
 80019aa:	4699      	mov	r9, r3
 80019ac:	444d      	add	r5, r9
 80019ae:	9500      	str	r5, [sp, #0]
 80019b0:	4663      	mov	r3, ip
 80019b2:	0c1b      	lsrs	r3, r3, #16
 80019b4:	001d      	movs	r5, r3
 80019b6:	4663      	mov	r3, ip
 80019b8:	041b      	lsls	r3, r3, #16
 80019ba:	469c      	mov	ip, r3
 80019bc:	4643      	mov	r3, r8
 80019be:	041b      	lsls	r3, r3, #16
 80019c0:	0c1b      	lsrs	r3, r3, #16
 80019c2:	4698      	mov	r8, r3
 80019c4:	4663      	mov	r3, ip
 80019c6:	4443      	add	r3, r8
 80019c8:	9303      	str	r3, [sp, #12]
 80019ca:	0c23      	lsrs	r3, r4, #16
 80019cc:	4698      	mov	r8, r3
 80019ce:	0033      	movs	r3, r6
 80019d0:	0424      	lsls	r4, r4, #16
 80019d2:	0c24      	lsrs	r4, r4, #16
 80019d4:	4363      	muls	r3, r4
 80019d6:	469c      	mov	ip, r3
 80019d8:	0023      	movs	r3, r4
 80019da:	437b      	muls	r3, r7
 80019dc:	4699      	mov	r9, r3
 80019de:	4643      	mov	r3, r8
 80019e0:	435e      	muls	r6, r3
 80019e2:	435f      	muls	r7, r3
 80019e4:	444e      	add	r6, r9
 80019e6:	4663      	mov	r3, ip
 80019e8:	46b2      	mov	sl, r6
 80019ea:	0c1e      	lsrs	r6, r3, #16
 80019ec:	4456      	add	r6, sl
 80019ee:	45b1      	cmp	r9, r6
 80019f0:	d903      	bls.n	80019fa <__aeabi_dmul+0x202>
 80019f2:	2380      	movs	r3, #128	; 0x80
 80019f4:	025b      	lsls	r3, r3, #9
 80019f6:	4699      	mov	r9, r3
 80019f8:	444f      	add	r7, r9
 80019fa:	0c33      	lsrs	r3, r6, #16
 80019fc:	4699      	mov	r9, r3
 80019fe:	003b      	movs	r3, r7
 8001a00:	444b      	add	r3, r9
 8001a02:	9305      	str	r3, [sp, #20]
 8001a04:	4663      	mov	r3, ip
 8001a06:	46ac      	mov	ip, r5
 8001a08:	041f      	lsls	r7, r3, #16
 8001a0a:	0c3f      	lsrs	r7, r7, #16
 8001a0c:	0436      	lsls	r6, r6, #16
 8001a0e:	19f6      	adds	r6, r6, r7
 8001a10:	44b4      	add	ip, r6
 8001a12:	4663      	mov	r3, ip
 8001a14:	9304      	str	r3, [sp, #16]
 8001a16:	465b      	mov	r3, fp
 8001a18:	0c1b      	lsrs	r3, r3, #16
 8001a1a:	469c      	mov	ip, r3
 8001a1c:	465b      	mov	r3, fp
 8001a1e:	041f      	lsls	r7, r3, #16
 8001a20:	0c3f      	lsrs	r7, r7, #16
 8001a22:	003b      	movs	r3, r7
 8001a24:	4343      	muls	r3, r0
 8001a26:	4699      	mov	r9, r3
 8001a28:	4663      	mov	r3, ip
 8001a2a:	4343      	muls	r3, r0
 8001a2c:	469a      	mov	sl, r3
 8001a2e:	464b      	mov	r3, r9
 8001a30:	4660      	mov	r0, ip
 8001a32:	0c1b      	lsrs	r3, r3, #16
 8001a34:	469b      	mov	fp, r3
 8001a36:	4348      	muls	r0, r1
 8001a38:	4379      	muls	r1, r7
 8001a3a:	4451      	add	r1, sl
 8001a3c:	4459      	add	r1, fp
 8001a3e:	458a      	cmp	sl, r1
 8001a40:	d903      	bls.n	8001a4a <__aeabi_dmul+0x252>
 8001a42:	2380      	movs	r3, #128	; 0x80
 8001a44:	025b      	lsls	r3, r3, #9
 8001a46:	469a      	mov	sl, r3
 8001a48:	4450      	add	r0, sl
 8001a4a:	0c0b      	lsrs	r3, r1, #16
 8001a4c:	469a      	mov	sl, r3
 8001a4e:	464b      	mov	r3, r9
 8001a50:	041b      	lsls	r3, r3, #16
 8001a52:	0c1b      	lsrs	r3, r3, #16
 8001a54:	4699      	mov	r9, r3
 8001a56:	003b      	movs	r3, r7
 8001a58:	4363      	muls	r3, r4
 8001a5a:	0409      	lsls	r1, r1, #16
 8001a5c:	4645      	mov	r5, r8
 8001a5e:	4449      	add	r1, r9
 8001a60:	4699      	mov	r9, r3
 8001a62:	4663      	mov	r3, ip
 8001a64:	435c      	muls	r4, r3
 8001a66:	436b      	muls	r3, r5
 8001a68:	469c      	mov	ip, r3
 8001a6a:	464b      	mov	r3, r9
 8001a6c:	0c1b      	lsrs	r3, r3, #16
 8001a6e:	4698      	mov	r8, r3
 8001a70:	436f      	muls	r7, r5
 8001a72:	193f      	adds	r7, r7, r4
 8001a74:	4447      	add	r7, r8
 8001a76:	4450      	add	r0, sl
 8001a78:	42bc      	cmp	r4, r7
 8001a7a:	d903      	bls.n	8001a84 <__aeabi_dmul+0x28c>
 8001a7c:	2380      	movs	r3, #128	; 0x80
 8001a7e:	025b      	lsls	r3, r3, #9
 8001a80:	4698      	mov	r8, r3
 8001a82:	44c4      	add	ip, r8
 8001a84:	9b04      	ldr	r3, [sp, #16]
 8001a86:	9d00      	ldr	r5, [sp, #0]
 8001a88:	4698      	mov	r8, r3
 8001a8a:	4445      	add	r5, r8
 8001a8c:	42b5      	cmp	r5, r6
 8001a8e:	41b6      	sbcs	r6, r6
 8001a90:	4273      	negs	r3, r6
 8001a92:	4698      	mov	r8, r3
 8001a94:	464b      	mov	r3, r9
 8001a96:	041e      	lsls	r6, r3, #16
 8001a98:	9b05      	ldr	r3, [sp, #20]
 8001a9a:	043c      	lsls	r4, r7, #16
 8001a9c:	4699      	mov	r9, r3
 8001a9e:	0c36      	lsrs	r6, r6, #16
 8001aa0:	19a4      	adds	r4, r4, r6
 8001aa2:	444c      	add	r4, r9
 8001aa4:	46a1      	mov	r9, r4
 8001aa6:	4683      	mov	fp, r0
 8001aa8:	186e      	adds	r6, r5, r1
 8001aaa:	44c1      	add	r9, r8
 8001aac:	428e      	cmp	r6, r1
 8001aae:	4189      	sbcs	r1, r1
 8001ab0:	44cb      	add	fp, r9
 8001ab2:	465d      	mov	r5, fp
 8001ab4:	4249      	negs	r1, r1
 8001ab6:	186d      	adds	r5, r5, r1
 8001ab8:	429c      	cmp	r4, r3
 8001aba:	41a4      	sbcs	r4, r4
 8001abc:	45c1      	cmp	r9, r8
 8001abe:	419b      	sbcs	r3, r3
 8001ac0:	4583      	cmp	fp, r0
 8001ac2:	4180      	sbcs	r0, r0
 8001ac4:	428d      	cmp	r5, r1
 8001ac6:	4189      	sbcs	r1, r1
 8001ac8:	425b      	negs	r3, r3
 8001aca:	4264      	negs	r4, r4
 8001acc:	431c      	orrs	r4, r3
 8001ace:	4240      	negs	r0, r0
 8001ad0:	9b03      	ldr	r3, [sp, #12]
 8001ad2:	4249      	negs	r1, r1
 8001ad4:	4301      	orrs	r1, r0
 8001ad6:	0270      	lsls	r0, r6, #9
 8001ad8:	0c3f      	lsrs	r7, r7, #16
 8001ada:	4318      	orrs	r0, r3
 8001adc:	19e4      	adds	r4, r4, r7
 8001ade:	1e47      	subs	r7, r0, #1
 8001ae0:	41b8      	sbcs	r0, r7
 8001ae2:	1864      	adds	r4, r4, r1
 8001ae4:	4464      	add	r4, ip
 8001ae6:	0df6      	lsrs	r6, r6, #23
 8001ae8:	0261      	lsls	r1, r4, #9
 8001aea:	4330      	orrs	r0, r6
 8001aec:	0dec      	lsrs	r4, r5, #23
 8001aee:	026e      	lsls	r6, r5, #9
 8001af0:	430c      	orrs	r4, r1
 8001af2:	4330      	orrs	r0, r6
 8001af4:	01c9      	lsls	r1, r1, #7
 8001af6:	d400      	bmi.n	8001afa <__aeabi_dmul+0x302>
 8001af8:	e0f1      	b.n	8001cde <__aeabi_dmul+0x4e6>
 8001afa:	2101      	movs	r1, #1
 8001afc:	0843      	lsrs	r3, r0, #1
 8001afe:	4001      	ands	r1, r0
 8001b00:	430b      	orrs	r3, r1
 8001b02:	07e0      	lsls	r0, r4, #31
 8001b04:	4318      	orrs	r0, r3
 8001b06:	0864      	lsrs	r4, r4, #1
 8001b08:	4915      	ldr	r1, [pc, #84]	; (8001b60 <__aeabi_dmul+0x368>)
 8001b0a:	9b02      	ldr	r3, [sp, #8]
 8001b0c:	468c      	mov	ip, r1
 8001b0e:	4463      	add	r3, ip
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	dc00      	bgt.n	8001b16 <__aeabi_dmul+0x31e>
 8001b14:	e097      	b.n	8001c46 <__aeabi_dmul+0x44e>
 8001b16:	0741      	lsls	r1, r0, #29
 8001b18:	d009      	beq.n	8001b2e <__aeabi_dmul+0x336>
 8001b1a:	210f      	movs	r1, #15
 8001b1c:	4001      	ands	r1, r0
 8001b1e:	2904      	cmp	r1, #4
 8001b20:	d005      	beq.n	8001b2e <__aeabi_dmul+0x336>
 8001b22:	1d01      	adds	r1, r0, #4
 8001b24:	4281      	cmp	r1, r0
 8001b26:	4180      	sbcs	r0, r0
 8001b28:	4240      	negs	r0, r0
 8001b2a:	1824      	adds	r4, r4, r0
 8001b2c:	0008      	movs	r0, r1
 8001b2e:	01e1      	lsls	r1, r4, #7
 8001b30:	d506      	bpl.n	8001b40 <__aeabi_dmul+0x348>
 8001b32:	2180      	movs	r1, #128	; 0x80
 8001b34:	00c9      	lsls	r1, r1, #3
 8001b36:	468c      	mov	ip, r1
 8001b38:	4b0a      	ldr	r3, [pc, #40]	; (8001b64 <__aeabi_dmul+0x36c>)
 8001b3a:	401c      	ands	r4, r3
 8001b3c:	9b02      	ldr	r3, [sp, #8]
 8001b3e:	4463      	add	r3, ip
 8001b40:	4909      	ldr	r1, [pc, #36]	; (8001b68 <__aeabi_dmul+0x370>)
 8001b42:	428b      	cmp	r3, r1
 8001b44:	dd00      	ble.n	8001b48 <__aeabi_dmul+0x350>
 8001b46:	e710      	b.n	800196a <__aeabi_dmul+0x172>
 8001b48:	0761      	lsls	r1, r4, #29
 8001b4a:	08c5      	lsrs	r5, r0, #3
 8001b4c:	0264      	lsls	r4, r4, #9
 8001b4e:	055b      	lsls	r3, r3, #21
 8001b50:	430d      	orrs	r5, r1
 8001b52:	0b24      	lsrs	r4, r4, #12
 8001b54:	0d5b      	lsrs	r3, r3, #21
 8001b56:	e6c1      	b.n	80018dc <__aeabi_dmul+0xe4>
 8001b58:	000007ff 	.word	0x000007ff
 8001b5c:	fffffc01 	.word	0xfffffc01
 8001b60:	000003ff 	.word	0x000003ff
 8001b64:	feffffff 	.word	0xfeffffff
 8001b68:	000007fe 	.word	0x000007fe
 8001b6c:	464b      	mov	r3, r9
 8001b6e:	4323      	orrs	r3, r4
 8001b70:	d059      	beq.n	8001c26 <__aeabi_dmul+0x42e>
 8001b72:	2c00      	cmp	r4, #0
 8001b74:	d100      	bne.n	8001b78 <__aeabi_dmul+0x380>
 8001b76:	e0a3      	b.n	8001cc0 <__aeabi_dmul+0x4c8>
 8001b78:	0020      	movs	r0, r4
 8001b7a:	f000 fd73 	bl	8002664 <__clzsi2>
 8001b7e:	0001      	movs	r1, r0
 8001b80:	0003      	movs	r3, r0
 8001b82:	390b      	subs	r1, #11
 8001b84:	221d      	movs	r2, #29
 8001b86:	1a52      	subs	r2, r2, r1
 8001b88:	4649      	mov	r1, r9
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	40d1      	lsrs	r1, r2
 8001b8e:	464a      	mov	r2, r9
 8001b90:	3808      	subs	r0, #8
 8001b92:	4082      	lsls	r2, r0
 8001b94:	4084      	lsls	r4, r0
 8001b96:	0010      	movs	r0, r2
 8001b98:	430c      	orrs	r4, r1
 8001b9a:	4a74      	ldr	r2, [pc, #464]	; (8001d6c <__aeabi_dmul+0x574>)
 8001b9c:	1aeb      	subs	r3, r5, r3
 8001b9e:	4694      	mov	ip, r2
 8001ba0:	4642      	mov	r2, r8
 8001ba2:	4463      	add	r3, ip
 8001ba4:	9301      	str	r3, [sp, #4]
 8001ba6:	9b01      	ldr	r3, [sp, #4]
 8001ba8:	407a      	eors	r2, r7
 8001baa:	3301      	adds	r3, #1
 8001bac:	2100      	movs	r1, #0
 8001bae:	b2d2      	uxtb	r2, r2
 8001bb0:	9302      	str	r3, [sp, #8]
 8001bb2:	2e0a      	cmp	r6, #10
 8001bb4:	dd00      	ble.n	8001bb8 <__aeabi_dmul+0x3c0>
 8001bb6:	e667      	b.n	8001888 <__aeabi_dmul+0x90>
 8001bb8:	e683      	b.n	80018c2 <__aeabi_dmul+0xca>
 8001bba:	465b      	mov	r3, fp
 8001bbc:	4303      	orrs	r3, r0
 8001bbe:	469a      	mov	sl, r3
 8001bc0:	d02a      	beq.n	8001c18 <__aeabi_dmul+0x420>
 8001bc2:	465b      	mov	r3, fp
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d06d      	beq.n	8001ca4 <__aeabi_dmul+0x4ac>
 8001bc8:	4658      	mov	r0, fp
 8001bca:	f000 fd4b 	bl	8002664 <__clzsi2>
 8001bce:	0001      	movs	r1, r0
 8001bd0:	0003      	movs	r3, r0
 8001bd2:	390b      	subs	r1, #11
 8001bd4:	221d      	movs	r2, #29
 8001bd6:	1a52      	subs	r2, r2, r1
 8001bd8:	0021      	movs	r1, r4
 8001bda:	0018      	movs	r0, r3
 8001bdc:	465d      	mov	r5, fp
 8001bde:	40d1      	lsrs	r1, r2
 8001be0:	3808      	subs	r0, #8
 8001be2:	4085      	lsls	r5, r0
 8001be4:	000a      	movs	r2, r1
 8001be6:	4084      	lsls	r4, r0
 8001be8:	432a      	orrs	r2, r5
 8001bea:	4693      	mov	fp, r2
 8001bec:	46a2      	mov	sl, r4
 8001bee:	4d5f      	ldr	r5, [pc, #380]	; (8001d6c <__aeabi_dmul+0x574>)
 8001bf0:	2600      	movs	r6, #0
 8001bf2:	1aed      	subs	r5, r5, r3
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	9300      	str	r3, [sp, #0]
 8001bf8:	e625      	b.n	8001846 <__aeabi_dmul+0x4e>
 8001bfa:	465b      	mov	r3, fp
 8001bfc:	4303      	orrs	r3, r0
 8001bfe:	469a      	mov	sl, r3
 8001c00:	d105      	bne.n	8001c0e <__aeabi_dmul+0x416>
 8001c02:	2300      	movs	r3, #0
 8001c04:	469b      	mov	fp, r3
 8001c06:	3302      	adds	r3, #2
 8001c08:	2608      	movs	r6, #8
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	e61b      	b.n	8001846 <__aeabi_dmul+0x4e>
 8001c0e:	2303      	movs	r3, #3
 8001c10:	4682      	mov	sl, r0
 8001c12:	260c      	movs	r6, #12
 8001c14:	9300      	str	r3, [sp, #0]
 8001c16:	e616      	b.n	8001846 <__aeabi_dmul+0x4e>
 8001c18:	2300      	movs	r3, #0
 8001c1a:	469b      	mov	fp, r3
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	2604      	movs	r6, #4
 8001c20:	2500      	movs	r5, #0
 8001c22:	9300      	str	r3, [sp, #0]
 8001c24:	e60f      	b.n	8001846 <__aeabi_dmul+0x4e>
 8001c26:	4642      	mov	r2, r8
 8001c28:	3301      	adds	r3, #1
 8001c2a:	9501      	str	r5, [sp, #4]
 8001c2c:	431e      	orrs	r6, r3
 8001c2e:	9b01      	ldr	r3, [sp, #4]
 8001c30:	407a      	eors	r2, r7
 8001c32:	3301      	adds	r3, #1
 8001c34:	2400      	movs	r4, #0
 8001c36:	2000      	movs	r0, #0
 8001c38:	2101      	movs	r1, #1
 8001c3a:	b2d2      	uxtb	r2, r2
 8001c3c:	9302      	str	r3, [sp, #8]
 8001c3e:	2e0a      	cmp	r6, #10
 8001c40:	dd00      	ble.n	8001c44 <__aeabi_dmul+0x44c>
 8001c42:	e621      	b.n	8001888 <__aeabi_dmul+0x90>
 8001c44:	e63d      	b.n	80018c2 <__aeabi_dmul+0xca>
 8001c46:	2101      	movs	r1, #1
 8001c48:	1ac9      	subs	r1, r1, r3
 8001c4a:	2938      	cmp	r1, #56	; 0x38
 8001c4c:	dd00      	ble.n	8001c50 <__aeabi_dmul+0x458>
 8001c4e:	e642      	b.n	80018d6 <__aeabi_dmul+0xde>
 8001c50:	291f      	cmp	r1, #31
 8001c52:	dd47      	ble.n	8001ce4 <__aeabi_dmul+0x4ec>
 8001c54:	261f      	movs	r6, #31
 8001c56:	0025      	movs	r5, r4
 8001c58:	4276      	negs	r6, r6
 8001c5a:	1af3      	subs	r3, r6, r3
 8001c5c:	40dd      	lsrs	r5, r3
 8001c5e:	002b      	movs	r3, r5
 8001c60:	2920      	cmp	r1, #32
 8001c62:	d005      	beq.n	8001c70 <__aeabi_dmul+0x478>
 8001c64:	4942      	ldr	r1, [pc, #264]	; (8001d70 <__aeabi_dmul+0x578>)
 8001c66:	9d02      	ldr	r5, [sp, #8]
 8001c68:	468c      	mov	ip, r1
 8001c6a:	4465      	add	r5, ip
 8001c6c:	40ac      	lsls	r4, r5
 8001c6e:	4320      	orrs	r0, r4
 8001c70:	1e41      	subs	r1, r0, #1
 8001c72:	4188      	sbcs	r0, r1
 8001c74:	4318      	orrs	r0, r3
 8001c76:	2307      	movs	r3, #7
 8001c78:	001d      	movs	r5, r3
 8001c7a:	2400      	movs	r4, #0
 8001c7c:	4005      	ands	r5, r0
 8001c7e:	4203      	tst	r3, r0
 8001c80:	d04a      	beq.n	8001d18 <__aeabi_dmul+0x520>
 8001c82:	230f      	movs	r3, #15
 8001c84:	2400      	movs	r4, #0
 8001c86:	4003      	ands	r3, r0
 8001c88:	2b04      	cmp	r3, #4
 8001c8a:	d042      	beq.n	8001d12 <__aeabi_dmul+0x51a>
 8001c8c:	1d03      	adds	r3, r0, #4
 8001c8e:	4283      	cmp	r3, r0
 8001c90:	4180      	sbcs	r0, r0
 8001c92:	4240      	negs	r0, r0
 8001c94:	1824      	adds	r4, r4, r0
 8001c96:	0018      	movs	r0, r3
 8001c98:	0223      	lsls	r3, r4, #8
 8001c9a:	d53a      	bpl.n	8001d12 <__aeabi_dmul+0x51a>
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	2400      	movs	r4, #0
 8001ca0:	2500      	movs	r5, #0
 8001ca2:	e61b      	b.n	80018dc <__aeabi_dmul+0xe4>
 8001ca4:	f000 fcde 	bl	8002664 <__clzsi2>
 8001ca8:	0001      	movs	r1, r0
 8001caa:	0003      	movs	r3, r0
 8001cac:	3115      	adds	r1, #21
 8001cae:	3320      	adds	r3, #32
 8001cb0:	291c      	cmp	r1, #28
 8001cb2:	dd8f      	ble.n	8001bd4 <__aeabi_dmul+0x3dc>
 8001cb4:	3808      	subs	r0, #8
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	4084      	lsls	r4, r0
 8001cba:	4692      	mov	sl, r2
 8001cbc:	46a3      	mov	fp, r4
 8001cbe:	e796      	b.n	8001bee <__aeabi_dmul+0x3f6>
 8001cc0:	f000 fcd0 	bl	8002664 <__clzsi2>
 8001cc4:	0001      	movs	r1, r0
 8001cc6:	0003      	movs	r3, r0
 8001cc8:	3115      	adds	r1, #21
 8001cca:	3320      	adds	r3, #32
 8001ccc:	291c      	cmp	r1, #28
 8001cce:	dc00      	bgt.n	8001cd2 <__aeabi_dmul+0x4da>
 8001cd0:	e758      	b.n	8001b84 <__aeabi_dmul+0x38c>
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	464c      	mov	r4, r9
 8001cd6:	3a08      	subs	r2, #8
 8001cd8:	2000      	movs	r0, #0
 8001cda:	4094      	lsls	r4, r2
 8001cdc:	e75d      	b.n	8001b9a <__aeabi_dmul+0x3a2>
 8001cde:	9b01      	ldr	r3, [sp, #4]
 8001ce0:	9302      	str	r3, [sp, #8]
 8001ce2:	e711      	b.n	8001b08 <__aeabi_dmul+0x310>
 8001ce4:	4b23      	ldr	r3, [pc, #140]	; (8001d74 <__aeabi_dmul+0x57c>)
 8001ce6:	0026      	movs	r6, r4
 8001ce8:	469c      	mov	ip, r3
 8001cea:	0003      	movs	r3, r0
 8001cec:	9d02      	ldr	r5, [sp, #8]
 8001cee:	40cb      	lsrs	r3, r1
 8001cf0:	4465      	add	r5, ip
 8001cf2:	40ae      	lsls	r6, r5
 8001cf4:	431e      	orrs	r6, r3
 8001cf6:	0003      	movs	r3, r0
 8001cf8:	40ab      	lsls	r3, r5
 8001cfa:	1e58      	subs	r0, r3, #1
 8001cfc:	4183      	sbcs	r3, r0
 8001cfe:	0030      	movs	r0, r6
 8001d00:	4318      	orrs	r0, r3
 8001d02:	40cc      	lsrs	r4, r1
 8001d04:	0743      	lsls	r3, r0, #29
 8001d06:	d0c7      	beq.n	8001c98 <__aeabi_dmul+0x4a0>
 8001d08:	230f      	movs	r3, #15
 8001d0a:	4003      	ands	r3, r0
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d1bd      	bne.n	8001c8c <__aeabi_dmul+0x494>
 8001d10:	e7c2      	b.n	8001c98 <__aeabi_dmul+0x4a0>
 8001d12:	0765      	lsls	r5, r4, #29
 8001d14:	0264      	lsls	r4, r4, #9
 8001d16:	0b24      	lsrs	r4, r4, #12
 8001d18:	08c0      	lsrs	r0, r0, #3
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	4305      	orrs	r5, r0
 8001d1e:	e5dd      	b.n	80018dc <__aeabi_dmul+0xe4>
 8001d20:	2500      	movs	r5, #0
 8001d22:	2302      	movs	r3, #2
 8001d24:	2e0f      	cmp	r6, #15
 8001d26:	d10c      	bne.n	8001d42 <__aeabi_dmul+0x54a>
 8001d28:	2480      	movs	r4, #128	; 0x80
 8001d2a:	465b      	mov	r3, fp
 8001d2c:	0324      	lsls	r4, r4, #12
 8001d2e:	4223      	tst	r3, r4
 8001d30:	d00e      	beq.n	8001d50 <__aeabi_dmul+0x558>
 8001d32:	4221      	tst	r1, r4
 8001d34:	d10c      	bne.n	8001d50 <__aeabi_dmul+0x558>
 8001d36:	430c      	orrs	r4, r1
 8001d38:	0324      	lsls	r4, r4, #12
 8001d3a:	003a      	movs	r2, r7
 8001d3c:	4b0e      	ldr	r3, [pc, #56]	; (8001d78 <__aeabi_dmul+0x580>)
 8001d3e:	0b24      	lsrs	r4, r4, #12
 8001d40:	e5cc      	b.n	80018dc <__aeabi_dmul+0xe4>
 8001d42:	2e0b      	cmp	r6, #11
 8001d44:	d000      	beq.n	8001d48 <__aeabi_dmul+0x550>
 8001d46:	e5a2      	b.n	800188e <__aeabi_dmul+0x96>
 8001d48:	468b      	mov	fp, r1
 8001d4a:	46aa      	mov	sl, r5
 8001d4c:	9300      	str	r3, [sp, #0]
 8001d4e:	e5f7      	b.n	8001940 <__aeabi_dmul+0x148>
 8001d50:	2480      	movs	r4, #128	; 0x80
 8001d52:	465b      	mov	r3, fp
 8001d54:	0324      	lsls	r4, r4, #12
 8001d56:	431c      	orrs	r4, r3
 8001d58:	0324      	lsls	r4, r4, #12
 8001d5a:	4642      	mov	r2, r8
 8001d5c:	4655      	mov	r5, sl
 8001d5e:	4b06      	ldr	r3, [pc, #24]	; (8001d78 <__aeabi_dmul+0x580>)
 8001d60:	0b24      	lsrs	r4, r4, #12
 8001d62:	e5bb      	b.n	80018dc <__aeabi_dmul+0xe4>
 8001d64:	464d      	mov	r5, r9
 8001d66:	0021      	movs	r1, r4
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e7db      	b.n	8001d24 <__aeabi_dmul+0x52c>
 8001d6c:	fffffc0d 	.word	0xfffffc0d
 8001d70:	0000043e 	.word	0x0000043e
 8001d74:	0000041e 	.word	0x0000041e
 8001d78:	000007ff 	.word	0x000007ff

08001d7c <__aeabi_dsub>:
 8001d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d7e:	4657      	mov	r7, sl
 8001d80:	464e      	mov	r6, r9
 8001d82:	4645      	mov	r5, r8
 8001d84:	46de      	mov	lr, fp
 8001d86:	b5e0      	push	{r5, r6, r7, lr}
 8001d88:	000d      	movs	r5, r1
 8001d8a:	0004      	movs	r4, r0
 8001d8c:	0019      	movs	r1, r3
 8001d8e:	0010      	movs	r0, r2
 8001d90:	032b      	lsls	r3, r5, #12
 8001d92:	0a5b      	lsrs	r3, r3, #9
 8001d94:	0f62      	lsrs	r2, r4, #29
 8001d96:	431a      	orrs	r2, r3
 8001d98:	00e3      	lsls	r3, r4, #3
 8001d9a:	030c      	lsls	r4, r1, #12
 8001d9c:	0a64      	lsrs	r4, r4, #9
 8001d9e:	0f47      	lsrs	r7, r0, #29
 8001da0:	4327      	orrs	r7, r4
 8001da2:	4cd0      	ldr	r4, [pc, #832]	; (80020e4 <__aeabi_dsub+0x368>)
 8001da4:	006e      	lsls	r6, r5, #1
 8001da6:	4691      	mov	r9, r2
 8001da8:	b083      	sub	sp, #12
 8001daa:	004a      	lsls	r2, r1, #1
 8001dac:	00c0      	lsls	r0, r0, #3
 8001dae:	4698      	mov	r8, r3
 8001db0:	46a2      	mov	sl, r4
 8001db2:	0d76      	lsrs	r6, r6, #21
 8001db4:	0fed      	lsrs	r5, r5, #31
 8001db6:	0d52      	lsrs	r2, r2, #21
 8001db8:	0fc9      	lsrs	r1, r1, #31
 8001dba:	9001      	str	r0, [sp, #4]
 8001dbc:	42a2      	cmp	r2, r4
 8001dbe:	d100      	bne.n	8001dc2 <__aeabi_dsub+0x46>
 8001dc0:	e0b9      	b.n	8001f36 <__aeabi_dsub+0x1ba>
 8001dc2:	2401      	movs	r4, #1
 8001dc4:	4061      	eors	r1, r4
 8001dc6:	468b      	mov	fp, r1
 8001dc8:	428d      	cmp	r5, r1
 8001dca:	d100      	bne.n	8001dce <__aeabi_dsub+0x52>
 8001dcc:	e08d      	b.n	8001eea <__aeabi_dsub+0x16e>
 8001dce:	1ab4      	subs	r4, r6, r2
 8001dd0:	46a4      	mov	ip, r4
 8001dd2:	2c00      	cmp	r4, #0
 8001dd4:	dc00      	bgt.n	8001dd8 <__aeabi_dsub+0x5c>
 8001dd6:	e0b7      	b.n	8001f48 <__aeabi_dsub+0x1cc>
 8001dd8:	2a00      	cmp	r2, #0
 8001dda:	d100      	bne.n	8001dde <__aeabi_dsub+0x62>
 8001ddc:	e0cb      	b.n	8001f76 <__aeabi_dsub+0x1fa>
 8001dde:	4ac1      	ldr	r2, [pc, #772]	; (80020e4 <__aeabi_dsub+0x368>)
 8001de0:	4296      	cmp	r6, r2
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x6a>
 8001de4:	e186      	b.n	80020f4 <__aeabi_dsub+0x378>
 8001de6:	2280      	movs	r2, #128	; 0x80
 8001de8:	0412      	lsls	r2, r2, #16
 8001dea:	4317      	orrs	r7, r2
 8001dec:	4662      	mov	r2, ip
 8001dee:	2a38      	cmp	r2, #56	; 0x38
 8001df0:	dd00      	ble.n	8001df4 <__aeabi_dsub+0x78>
 8001df2:	e1a4      	b.n	800213e <__aeabi_dsub+0x3c2>
 8001df4:	2a1f      	cmp	r2, #31
 8001df6:	dd00      	ble.n	8001dfa <__aeabi_dsub+0x7e>
 8001df8:	e21d      	b.n	8002236 <__aeabi_dsub+0x4ba>
 8001dfa:	4661      	mov	r1, ip
 8001dfc:	2220      	movs	r2, #32
 8001dfe:	003c      	movs	r4, r7
 8001e00:	1a52      	subs	r2, r2, r1
 8001e02:	0001      	movs	r1, r0
 8001e04:	4090      	lsls	r0, r2
 8001e06:	4094      	lsls	r4, r2
 8001e08:	1e42      	subs	r2, r0, #1
 8001e0a:	4190      	sbcs	r0, r2
 8001e0c:	4662      	mov	r2, ip
 8001e0e:	46a0      	mov	r8, r4
 8001e10:	4664      	mov	r4, ip
 8001e12:	40d7      	lsrs	r7, r2
 8001e14:	464a      	mov	r2, r9
 8001e16:	40e1      	lsrs	r1, r4
 8001e18:	4644      	mov	r4, r8
 8001e1a:	1bd2      	subs	r2, r2, r7
 8001e1c:	4691      	mov	r9, r2
 8001e1e:	430c      	orrs	r4, r1
 8001e20:	4304      	orrs	r4, r0
 8001e22:	1b1c      	subs	r4, r3, r4
 8001e24:	42a3      	cmp	r3, r4
 8001e26:	4192      	sbcs	r2, r2
 8001e28:	464b      	mov	r3, r9
 8001e2a:	4252      	negs	r2, r2
 8001e2c:	1a9b      	subs	r3, r3, r2
 8001e2e:	469a      	mov	sl, r3
 8001e30:	4653      	mov	r3, sl
 8001e32:	021b      	lsls	r3, r3, #8
 8001e34:	d400      	bmi.n	8001e38 <__aeabi_dsub+0xbc>
 8001e36:	e12b      	b.n	8002090 <__aeabi_dsub+0x314>
 8001e38:	4653      	mov	r3, sl
 8001e3a:	025a      	lsls	r2, r3, #9
 8001e3c:	0a53      	lsrs	r3, r2, #9
 8001e3e:	469a      	mov	sl, r3
 8001e40:	4653      	mov	r3, sl
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d100      	bne.n	8001e48 <__aeabi_dsub+0xcc>
 8001e46:	e166      	b.n	8002116 <__aeabi_dsub+0x39a>
 8001e48:	4650      	mov	r0, sl
 8001e4a:	f000 fc0b 	bl	8002664 <__clzsi2>
 8001e4e:	0003      	movs	r3, r0
 8001e50:	3b08      	subs	r3, #8
 8001e52:	2220      	movs	r2, #32
 8001e54:	0020      	movs	r0, r4
 8001e56:	1ad2      	subs	r2, r2, r3
 8001e58:	4651      	mov	r1, sl
 8001e5a:	40d0      	lsrs	r0, r2
 8001e5c:	4099      	lsls	r1, r3
 8001e5e:	0002      	movs	r2, r0
 8001e60:	409c      	lsls	r4, r3
 8001e62:	430a      	orrs	r2, r1
 8001e64:	429e      	cmp	r6, r3
 8001e66:	dd00      	ble.n	8001e6a <__aeabi_dsub+0xee>
 8001e68:	e164      	b.n	8002134 <__aeabi_dsub+0x3b8>
 8001e6a:	1b9b      	subs	r3, r3, r6
 8001e6c:	1c59      	adds	r1, r3, #1
 8001e6e:	291f      	cmp	r1, #31
 8001e70:	dd00      	ble.n	8001e74 <__aeabi_dsub+0xf8>
 8001e72:	e0fe      	b.n	8002072 <__aeabi_dsub+0x2f6>
 8001e74:	2320      	movs	r3, #32
 8001e76:	0010      	movs	r0, r2
 8001e78:	0026      	movs	r6, r4
 8001e7a:	1a5b      	subs	r3, r3, r1
 8001e7c:	409c      	lsls	r4, r3
 8001e7e:	4098      	lsls	r0, r3
 8001e80:	40ce      	lsrs	r6, r1
 8001e82:	40ca      	lsrs	r2, r1
 8001e84:	1e63      	subs	r3, r4, #1
 8001e86:	419c      	sbcs	r4, r3
 8001e88:	4330      	orrs	r0, r6
 8001e8a:	4692      	mov	sl, r2
 8001e8c:	2600      	movs	r6, #0
 8001e8e:	4304      	orrs	r4, r0
 8001e90:	0763      	lsls	r3, r4, #29
 8001e92:	d009      	beq.n	8001ea8 <__aeabi_dsub+0x12c>
 8001e94:	230f      	movs	r3, #15
 8001e96:	4023      	ands	r3, r4
 8001e98:	2b04      	cmp	r3, #4
 8001e9a:	d005      	beq.n	8001ea8 <__aeabi_dsub+0x12c>
 8001e9c:	1d23      	adds	r3, r4, #4
 8001e9e:	42a3      	cmp	r3, r4
 8001ea0:	41a4      	sbcs	r4, r4
 8001ea2:	4264      	negs	r4, r4
 8001ea4:	44a2      	add	sl, r4
 8001ea6:	001c      	movs	r4, r3
 8001ea8:	4653      	mov	r3, sl
 8001eaa:	021b      	lsls	r3, r3, #8
 8001eac:	d400      	bmi.n	8001eb0 <__aeabi_dsub+0x134>
 8001eae:	e0f2      	b.n	8002096 <__aeabi_dsub+0x31a>
 8001eb0:	4b8c      	ldr	r3, [pc, #560]	; (80020e4 <__aeabi_dsub+0x368>)
 8001eb2:	3601      	adds	r6, #1
 8001eb4:	429e      	cmp	r6, r3
 8001eb6:	d100      	bne.n	8001eba <__aeabi_dsub+0x13e>
 8001eb8:	e10f      	b.n	80020da <__aeabi_dsub+0x35e>
 8001eba:	4653      	mov	r3, sl
 8001ebc:	498a      	ldr	r1, [pc, #552]	; (80020e8 <__aeabi_dsub+0x36c>)
 8001ebe:	08e4      	lsrs	r4, r4, #3
 8001ec0:	400b      	ands	r3, r1
 8001ec2:	0019      	movs	r1, r3
 8001ec4:	075b      	lsls	r3, r3, #29
 8001ec6:	4323      	orrs	r3, r4
 8001ec8:	0572      	lsls	r2, r6, #21
 8001eca:	024c      	lsls	r4, r1, #9
 8001ecc:	0b24      	lsrs	r4, r4, #12
 8001ece:	0d52      	lsrs	r2, r2, #21
 8001ed0:	0512      	lsls	r2, r2, #20
 8001ed2:	4322      	orrs	r2, r4
 8001ed4:	07ed      	lsls	r5, r5, #31
 8001ed6:	432a      	orrs	r2, r5
 8001ed8:	0018      	movs	r0, r3
 8001eda:	0011      	movs	r1, r2
 8001edc:	b003      	add	sp, #12
 8001ede:	bcf0      	pop	{r4, r5, r6, r7}
 8001ee0:	46bb      	mov	fp, r7
 8001ee2:	46b2      	mov	sl, r6
 8001ee4:	46a9      	mov	r9, r5
 8001ee6:	46a0      	mov	r8, r4
 8001ee8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001eea:	1ab4      	subs	r4, r6, r2
 8001eec:	46a4      	mov	ip, r4
 8001eee:	2c00      	cmp	r4, #0
 8001ef0:	dd59      	ble.n	8001fa6 <__aeabi_dsub+0x22a>
 8001ef2:	2a00      	cmp	r2, #0
 8001ef4:	d100      	bne.n	8001ef8 <__aeabi_dsub+0x17c>
 8001ef6:	e0b0      	b.n	800205a <__aeabi_dsub+0x2de>
 8001ef8:	4556      	cmp	r6, sl
 8001efa:	d100      	bne.n	8001efe <__aeabi_dsub+0x182>
 8001efc:	e0fa      	b.n	80020f4 <__aeabi_dsub+0x378>
 8001efe:	2280      	movs	r2, #128	; 0x80
 8001f00:	0412      	lsls	r2, r2, #16
 8001f02:	4317      	orrs	r7, r2
 8001f04:	4662      	mov	r2, ip
 8001f06:	2a38      	cmp	r2, #56	; 0x38
 8001f08:	dd00      	ble.n	8001f0c <__aeabi_dsub+0x190>
 8001f0a:	e0d4      	b.n	80020b6 <__aeabi_dsub+0x33a>
 8001f0c:	2a1f      	cmp	r2, #31
 8001f0e:	dc00      	bgt.n	8001f12 <__aeabi_dsub+0x196>
 8001f10:	e1c0      	b.n	8002294 <__aeabi_dsub+0x518>
 8001f12:	0039      	movs	r1, r7
 8001f14:	3a20      	subs	r2, #32
 8001f16:	40d1      	lsrs	r1, r2
 8001f18:	4662      	mov	r2, ip
 8001f1a:	2a20      	cmp	r2, #32
 8001f1c:	d006      	beq.n	8001f2c <__aeabi_dsub+0x1b0>
 8001f1e:	4664      	mov	r4, ip
 8001f20:	2240      	movs	r2, #64	; 0x40
 8001f22:	1b12      	subs	r2, r2, r4
 8001f24:	003c      	movs	r4, r7
 8001f26:	4094      	lsls	r4, r2
 8001f28:	4304      	orrs	r4, r0
 8001f2a:	9401      	str	r4, [sp, #4]
 8001f2c:	9c01      	ldr	r4, [sp, #4]
 8001f2e:	1e62      	subs	r2, r4, #1
 8001f30:	4194      	sbcs	r4, r2
 8001f32:	430c      	orrs	r4, r1
 8001f34:	e0c3      	b.n	80020be <__aeabi_dsub+0x342>
 8001f36:	003c      	movs	r4, r7
 8001f38:	4304      	orrs	r4, r0
 8001f3a:	d02b      	beq.n	8001f94 <__aeabi_dsub+0x218>
 8001f3c:	468b      	mov	fp, r1
 8001f3e:	428d      	cmp	r5, r1
 8001f40:	d02e      	beq.n	8001fa0 <__aeabi_dsub+0x224>
 8001f42:	4c6a      	ldr	r4, [pc, #424]	; (80020ec <__aeabi_dsub+0x370>)
 8001f44:	46a4      	mov	ip, r4
 8001f46:	44b4      	add	ip, r6
 8001f48:	4664      	mov	r4, ip
 8001f4a:	2c00      	cmp	r4, #0
 8001f4c:	d05f      	beq.n	800200e <__aeabi_dsub+0x292>
 8001f4e:	1b94      	subs	r4, r2, r6
 8001f50:	46a4      	mov	ip, r4
 8001f52:	2e00      	cmp	r6, #0
 8001f54:	d000      	beq.n	8001f58 <__aeabi_dsub+0x1dc>
 8001f56:	e120      	b.n	800219a <__aeabi_dsub+0x41e>
 8001f58:	464c      	mov	r4, r9
 8001f5a:	431c      	orrs	r4, r3
 8001f5c:	d100      	bne.n	8001f60 <__aeabi_dsub+0x1e4>
 8001f5e:	e1c7      	b.n	80022f0 <__aeabi_dsub+0x574>
 8001f60:	4661      	mov	r1, ip
 8001f62:	1e4c      	subs	r4, r1, #1
 8001f64:	2901      	cmp	r1, #1
 8001f66:	d100      	bne.n	8001f6a <__aeabi_dsub+0x1ee>
 8001f68:	e223      	b.n	80023b2 <__aeabi_dsub+0x636>
 8001f6a:	4d5e      	ldr	r5, [pc, #376]	; (80020e4 <__aeabi_dsub+0x368>)
 8001f6c:	45ac      	cmp	ip, r5
 8001f6e:	d100      	bne.n	8001f72 <__aeabi_dsub+0x1f6>
 8001f70:	e1d8      	b.n	8002324 <__aeabi_dsub+0x5a8>
 8001f72:	46a4      	mov	ip, r4
 8001f74:	e11a      	b.n	80021ac <__aeabi_dsub+0x430>
 8001f76:	003a      	movs	r2, r7
 8001f78:	4302      	orrs	r2, r0
 8001f7a:	d100      	bne.n	8001f7e <__aeabi_dsub+0x202>
 8001f7c:	e0e4      	b.n	8002148 <__aeabi_dsub+0x3cc>
 8001f7e:	0022      	movs	r2, r4
 8001f80:	3a01      	subs	r2, #1
 8001f82:	2c01      	cmp	r4, #1
 8001f84:	d100      	bne.n	8001f88 <__aeabi_dsub+0x20c>
 8001f86:	e1c3      	b.n	8002310 <__aeabi_dsub+0x594>
 8001f88:	4956      	ldr	r1, [pc, #344]	; (80020e4 <__aeabi_dsub+0x368>)
 8001f8a:	428c      	cmp	r4, r1
 8001f8c:	d100      	bne.n	8001f90 <__aeabi_dsub+0x214>
 8001f8e:	e0b1      	b.n	80020f4 <__aeabi_dsub+0x378>
 8001f90:	4694      	mov	ip, r2
 8001f92:	e72b      	b.n	8001dec <__aeabi_dsub+0x70>
 8001f94:	2401      	movs	r4, #1
 8001f96:	4061      	eors	r1, r4
 8001f98:	468b      	mov	fp, r1
 8001f9a:	428d      	cmp	r5, r1
 8001f9c:	d000      	beq.n	8001fa0 <__aeabi_dsub+0x224>
 8001f9e:	e716      	b.n	8001dce <__aeabi_dsub+0x52>
 8001fa0:	4952      	ldr	r1, [pc, #328]	; (80020ec <__aeabi_dsub+0x370>)
 8001fa2:	468c      	mov	ip, r1
 8001fa4:	44b4      	add	ip, r6
 8001fa6:	4664      	mov	r4, ip
 8001fa8:	2c00      	cmp	r4, #0
 8001faa:	d100      	bne.n	8001fae <__aeabi_dsub+0x232>
 8001fac:	e0d3      	b.n	8002156 <__aeabi_dsub+0x3da>
 8001fae:	1b91      	subs	r1, r2, r6
 8001fb0:	468c      	mov	ip, r1
 8001fb2:	2e00      	cmp	r6, #0
 8001fb4:	d100      	bne.n	8001fb8 <__aeabi_dsub+0x23c>
 8001fb6:	e15e      	b.n	8002276 <__aeabi_dsub+0x4fa>
 8001fb8:	494a      	ldr	r1, [pc, #296]	; (80020e4 <__aeabi_dsub+0x368>)
 8001fba:	428a      	cmp	r2, r1
 8001fbc:	d100      	bne.n	8001fc0 <__aeabi_dsub+0x244>
 8001fbe:	e1be      	b.n	800233e <__aeabi_dsub+0x5c2>
 8001fc0:	2180      	movs	r1, #128	; 0x80
 8001fc2:	464c      	mov	r4, r9
 8001fc4:	0409      	lsls	r1, r1, #16
 8001fc6:	430c      	orrs	r4, r1
 8001fc8:	46a1      	mov	r9, r4
 8001fca:	4661      	mov	r1, ip
 8001fcc:	2938      	cmp	r1, #56	; 0x38
 8001fce:	dd00      	ble.n	8001fd2 <__aeabi_dsub+0x256>
 8001fd0:	e1ba      	b.n	8002348 <__aeabi_dsub+0x5cc>
 8001fd2:	291f      	cmp	r1, #31
 8001fd4:	dd00      	ble.n	8001fd8 <__aeabi_dsub+0x25c>
 8001fd6:	e227      	b.n	8002428 <__aeabi_dsub+0x6ac>
 8001fd8:	2420      	movs	r4, #32
 8001fda:	1a64      	subs	r4, r4, r1
 8001fdc:	4649      	mov	r1, r9
 8001fde:	40a1      	lsls	r1, r4
 8001fe0:	001e      	movs	r6, r3
 8001fe2:	4688      	mov	r8, r1
 8001fe4:	4661      	mov	r1, ip
 8001fe6:	40a3      	lsls	r3, r4
 8001fe8:	40ce      	lsrs	r6, r1
 8001fea:	4641      	mov	r1, r8
 8001fec:	1e5c      	subs	r4, r3, #1
 8001fee:	41a3      	sbcs	r3, r4
 8001ff0:	4331      	orrs	r1, r6
 8001ff2:	4319      	orrs	r1, r3
 8001ff4:	000c      	movs	r4, r1
 8001ff6:	4663      	mov	r3, ip
 8001ff8:	4649      	mov	r1, r9
 8001ffa:	40d9      	lsrs	r1, r3
 8001ffc:	187f      	adds	r7, r7, r1
 8001ffe:	1824      	adds	r4, r4, r0
 8002000:	4284      	cmp	r4, r0
 8002002:	419b      	sbcs	r3, r3
 8002004:	425b      	negs	r3, r3
 8002006:	469a      	mov	sl, r3
 8002008:	0016      	movs	r6, r2
 800200a:	44ba      	add	sl, r7
 800200c:	e05d      	b.n	80020ca <__aeabi_dsub+0x34e>
 800200e:	4c38      	ldr	r4, [pc, #224]	; (80020f0 <__aeabi_dsub+0x374>)
 8002010:	1c72      	adds	r2, r6, #1
 8002012:	4222      	tst	r2, r4
 8002014:	d000      	beq.n	8002018 <__aeabi_dsub+0x29c>
 8002016:	e0df      	b.n	80021d8 <__aeabi_dsub+0x45c>
 8002018:	464a      	mov	r2, r9
 800201a:	431a      	orrs	r2, r3
 800201c:	2e00      	cmp	r6, #0
 800201e:	d000      	beq.n	8002022 <__aeabi_dsub+0x2a6>
 8002020:	e15c      	b.n	80022dc <__aeabi_dsub+0x560>
 8002022:	2a00      	cmp	r2, #0
 8002024:	d100      	bne.n	8002028 <__aeabi_dsub+0x2ac>
 8002026:	e1cf      	b.n	80023c8 <__aeabi_dsub+0x64c>
 8002028:	003a      	movs	r2, r7
 800202a:	4302      	orrs	r2, r0
 800202c:	d100      	bne.n	8002030 <__aeabi_dsub+0x2b4>
 800202e:	e17f      	b.n	8002330 <__aeabi_dsub+0x5b4>
 8002030:	1a1c      	subs	r4, r3, r0
 8002032:	464a      	mov	r2, r9
 8002034:	42a3      	cmp	r3, r4
 8002036:	4189      	sbcs	r1, r1
 8002038:	1bd2      	subs	r2, r2, r7
 800203a:	4249      	negs	r1, r1
 800203c:	1a52      	subs	r2, r2, r1
 800203e:	4692      	mov	sl, r2
 8002040:	0212      	lsls	r2, r2, #8
 8002042:	d400      	bmi.n	8002046 <__aeabi_dsub+0x2ca>
 8002044:	e20a      	b.n	800245c <__aeabi_dsub+0x6e0>
 8002046:	1ac4      	subs	r4, r0, r3
 8002048:	42a0      	cmp	r0, r4
 800204a:	4180      	sbcs	r0, r0
 800204c:	464b      	mov	r3, r9
 800204e:	4240      	negs	r0, r0
 8002050:	1aff      	subs	r7, r7, r3
 8002052:	1a3b      	subs	r3, r7, r0
 8002054:	469a      	mov	sl, r3
 8002056:	465d      	mov	r5, fp
 8002058:	e71a      	b.n	8001e90 <__aeabi_dsub+0x114>
 800205a:	003a      	movs	r2, r7
 800205c:	4302      	orrs	r2, r0
 800205e:	d073      	beq.n	8002148 <__aeabi_dsub+0x3cc>
 8002060:	0022      	movs	r2, r4
 8002062:	3a01      	subs	r2, #1
 8002064:	2c01      	cmp	r4, #1
 8002066:	d100      	bne.n	800206a <__aeabi_dsub+0x2ee>
 8002068:	e0cb      	b.n	8002202 <__aeabi_dsub+0x486>
 800206a:	4554      	cmp	r4, sl
 800206c:	d042      	beq.n	80020f4 <__aeabi_dsub+0x378>
 800206e:	4694      	mov	ip, r2
 8002070:	e748      	b.n	8001f04 <__aeabi_dsub+0x188>
 8002072:	0010      	movs	r0, r2
 8002074:	3b1f      	subs	r3, #31
 8002076:	40d8      	lsrs	r0, r3
 8002078:	2920      	cmp	r1, #32
 800207a:	d003      	beq.n	8002084 <__aeabi_dsub+0x308>
 800207c:	2340      	movs	r3, #64	; 0x40
 800207e:	1a5b      	subs	r3, r3, r1
 8002080:	409a      	lsls	r2, r3
 8002082:	4314      	orrs	r4, r2
 8002084:	1e63      	subs	r3, r4, #1
 8002086:	419c      	sbcs	r4, r3
 8002088:	2300      	movs	r3, #0
 800208a:	2600      	movs	r6, #0
 800208c:	469a      	mov	sl, r3
 800208e:	4304      	orrs	r4, r0
 8002090:	0763      	lsls	r3, r4, #29
 8002092:	d000      	beq.n	8002096 <__aeabi_dsub+0x31a>
 8002094:	e6fe      	b.n	8001e94 <__aeabi_dsub+0x118>
 8002096:	4652      	mov	r2, sl
 8002098:	08e3      	lsrs	r3, r4, #3
 800209a:	0752      	lsls	r2, r2, #29
 800209c:	4313      	orrs	r3, r2
 800209e:	4652      	mov	r2, sl
 80020a0:	46b4      	mov	ip, r6
 80020a2:	08d2      	lsrs	r2, r2, #3
 80020a4:	490f      	ldr	r1, [pc, #60]	; (80020e4 <__aeabi_dsub+0x368>)
 80020a6:	458c      	cmp	ip, r1
 80020a8:	d02a      	beq.n	8002100 <__aeabi_dsub+0x384>
 80020aa:	0312      	lsls	r2, r2, #12
 80020ac:	0b14      	lsrs	r4, r2, #12
 80020ae:	4662      	mov	r2, ip
 80020b0:	0552      	lsls	r2, r2, #21
 80020b2:	0d52      	lsrs	r2, r2, #21
 80020b4:	e70c      	b.n	8001ed0 <__aeabi_dsub+0x154>
 80020b6:	003c      	movs	r4, r7
 80020b8:	4304      	orrs	r4, r0
 80020ba:	1e62      	subs	r2, r4, #1
 80020bc:	4194      	sbcs	r4, r2
 80020be:	18e4      	adds	r4, r4, r3
 80020c0:	429c      	cmp	r4, r3
 80020c2:	4192      	sbcs	r2, r2
 80020c4:	4252      	negs	r2, r2
 80020c6:	444a      	add	r2, r9
 80020c8:	4692      	mov	sl, r2
 80020ca:	4653      	mov	r3, sl
 80020cc:	021b      	lsls	r3, r3, #8
 80020ce:	d5df      	bpl.n	8002090 <__aeabi_dsub+0x314>
 80020d0:	4b04      	ldr	r3, [pc, #16]	; (80020e4 <__aeabi_dsub+0x368>)
 80020d2:	3601      	adds	r6, #1
 80020d4:	429e      	cmp	r6, r3
 80020d6:	d000      	beq.n	80020da <__aeabi_dsub+0x35e>
 80020d8:	e0a0      	b.n	800221c <__aeabi_dsub+0x4a0>
 80020da:	0032      	movs	r2, r6
 80020dc:	2400      	movs	r4, #0
 80020de:	2300      	movs	r3, #0
 80020e0:	e6f6      	b.n	8001ed0 <__aeabi_dsub+0x154>
 80020e2:	46c0      	nop			; (mov r8, r8)
 80020e4:	000007ff 	.word	0x000007ff
 80020e8:	ff7fffff 	.word	0xff7fffff
 80020ec:	fffff801 	.word	0xfffff801
 80020f0:	000007fe 	.word	0x000007fe
 80020f4:	08db      	lsrs	r3, r3, #3
 80020f6:	464a      	mov	r2, r9
 80020f8:	0752      	lsls	r2, r2, #29
 80020fa:	4313      	orrs	r3, r2
 80020fc:	464a      	mov	r2, r9
 80020fe:	08d2      	lsrs	r2, r2, #3
 8002100:	0019      	movs	r1, r3
 8002102:	4311      	orrs	r1, r2
 8002104:	d100      	bne.n	8002108 <__aeabi_dsub+0x38c>
 8002106:	e1b5      	b.n	8002474 <__aeabi_dsub+0x6f8>
 8002108:	2480      	movs	r4, #128	; 0x80
 800210a:	0324      	lsls	r4, r4, #12
 800210c:	4314      	orrs	r4, r2
 800210e:	0324      	lsls	r4, r4, #12
 8002110:	4ad5      	ldr	r2, [pc, #852]	; (8002468 <__aeabi_dsub+0x6ec>)
 8002112:	0b24      	lsrs	r4, r4, #12
 8002114:	e6dc      	b.n	8001ed0 <__aeabi_dsub+0x154>
 8002116:	0020      	movs	r0, r4
 8002118:	f000 faa4 	bl	8002664 <__clzsi2>
 800211c:	0003      	movs	r3, r0
 800211e:	3318      	adds	r3, #24
 8002120:	2b1f      	cmp	r3, #31
 8002122:	dc00      	bgt.n	8002126 <__aeabi_dsub+0x3aa>
 8002124:	e695      	b.n	8001e52 <__aeabi_dsub+0xd6>
 8002126:	0022      	movs	r2, r4
 8002128:	3808      	subs	r0, #8
 800212a:	4082      	lsls	r2, r0
 800212c:	2400      	movs	r4, #0
 800212e:	429e      	cmp	r6, r3
 8002130:	dc00      	bgt.n	8002134 <__aeabi_dsub+0x3b8>
 8002132:	e69a      	b.n	8001e6a <__aeabi_dsub+0xee>
 8002134:	1af6      	subs	r6, r6, r3
 8002136:	4bcd      	ldr	r3, [pc, #820]	; (800246c <__aeabi_dsub+0x6f0>)
 8002138:	401a      	ands	r2, r3
 800213a:	4692      	mov	sl, r2
 800213c:	e6a8      	b.n	8001e90 <__aeabi_dsub+0x114>
 800213e:	003c      	movs	r4, r7
 8002140:	4304      	orrs	r4, r0
 8002142:	1e62      	subs	r2, r4, #1
 8002144:	4194      	sbcs	r4, r2
 8002146:	e66c      	b.n	8001e22 <__aeabi_dsub+0xa6>
 8002148:	464a      	mov	r2, r9
 800214a:	08db      	lsrs	r3, r3, #3
 800214c:	0752      	lsls	r2, r2, #29
 800214e:	4313      	orrs	r3, r2
 8002150:	464a      	mov	r2, r9
 8002152:	08d2      	lsrs	r2, r2, #3
 8002154:	e7a6      	b.n	80020a4 <__aeabi_dsub+0x328>
 8002156:	4cc6      	ldr	r4, [pc, #792]	; (8002470 <__aeabi_dsub+0x6f4>)
 8002158:	1c72      	adds	r2, r6, #1
 800215a:	4222      	tst	r2, r4
 800215c:	d000      	beq.n	8002160 <__aeabi_dsub+0x3e4>
 800215e:	e0ac      	b.n	80022ba <__aeabi_dsub+0x53e>
 8002160:	464a      	mov	r2, r9
 8002162:	431a      	orrs	r2, r3
 8002164:	2e00      	cmp	r6, #0
 8002166:	d000      	beq.n	800216a <__aeabi_dsub+0x3ee>
 8002168:	e105      	b.n	8002376 <__aeabi_dsub+0x5fa>
 800216a:	2a00      	cmp	r2, #0
 800216c:	d100      	bne.n	8002170 <__aeabi_dsub+0x3f4>
 800216e:	e156      	b.n	800241e <__aeabi_dsub+0x6a2>
 8002170:	003a      	movs	r2, r7
 8002172:	4302      	orrs	r2, r0
 8002174:	d100      	bne.n	8002178 <__aeabi_dsub+0x3fc>
 8002176:	e0db      	b.n	8002330 <__aeabi_dsub+0x5b4>
 8002178:	181c      	adds	r4, r3, r0
 800217a:	429c      	cmp	r4, r3
 800217c:	419b      	sbcs	r3, r3
 800217e:	444f      	add	r7, r9
 8002180:	46ba      	mov	sl, r7
 8002182:	425b      	negs	r3, r3
 8002184:	449a      	add	sl, r3
 8002186:	4653      	mov	r3, sl
 8002188:	021b      	lsls	r3, r3, #8
 800218a:	d400      	bmi.n	800218e <__aeabi_dsub+0x412>
 800218c:	e780      	b.n	8002090 <__aeabi_dsub+0x314>
 800218e:	4652      	mov	r2, sl
 8002190:	4bb6      	ldr	r3, [pc, #728]	; (800246c <__aeabi_dsub+0x6f0>)
 8002192:	2601      	movs	r6, #1
 8002194:	401a      	ands	r2, r3
 8002196:	4692      	mov	sl, r2
 8002198:	e77a      	b.n	8002090 <__aeabi_dsub+0x314>
 800219a:	4cb3      	ldr	r4, [pc, #716]	; (8002468 <__aeabi_dsub+0x6ec>)
 800219c:	42a2      	cmp	r2, r4
 800219e:	d100      	bne.n	80021a2 <__aeabi_dsub+0x426>
 80021a0:	e0c0      	b.n	8002324 <__aeabi_dsub+0x5a8>
 80021a2:	2480      	movs	r4, #128	; 0x80
 80021a4:	464d      	mov	r5, r9
 80021a6:	0424      	lsls	r4, r4, #16
 80021a8:	4325      	orrs	r5, r4
 80021aa:	46a9      	mov	r9, r5
 80021ac:	4664      	mov	r4, ip
 80021ae:	2c38      	cmp	r4, #56	; 0x38
 80021b0:	dc53      	bgt.n	800225a <__aeabi_dsub+0x4de>
 80021b2:	4661      	mov	r1, ip
 80021b4:	2c1f      	cmp	r4, #31
 80021b6:	dd00      	ble.n	80021ba <__aeabi_dsub+0x43e>
 80021b8:	e0cd      	b.n	8002356 <__aeabi_dsub+0x5da>
 80021ba:	2520      	movs	r5, #32
 80021bc:	001e      	movs	r6, r3
 80021be:	1b2d      	subs	r5, r5, r4
 80021c0:	464c      	mov	r4, r9
 80021c2:	40ab      	lsls	r3, r5
 80021c4:	40ac      	lsls	r4, r5
 80021c6:	40ce      	lsrs	r6, r1
 80021c8:	1e5d      	subs	r5, r3, #1
 80021ca:	41ab      	sbcs	r3, r5
 80021cc:	4334      	orrs	r4, r6
 80021ce:	4323      	orrs	r3, r4
 80021d0:	464c      	mov	r4, r9
 80021d2:	40cc      	lsrs	r4, r1
 80021d4:	1b3f      	subs	r7, r7, r4
 80021d6:	e045      	b.n	8002264 <__aeabi_dsub+0x4e8>
 80021d8:	464a      	mov	r2, r9
 80021da:	1a1c      	subs	r4, r3, r0
 80021dc:	1bd1      	subs	r1, r2, r7
 80021de:	42a3      	cmp	r3, r4
 80021e0:	4192      	sbcs	r2, r2
 80021e2:	4252      	negs	r2, r2
 80021e4:	4692      	mov	sl, r2
 80021e6:	000a      	movs	r2, r1
 80021e8:	4651      	mov	r1, sl
 80021ea:	1a52      	subs	r2, r2, r1
 80021ec:	4692      	mov	sl, r2
 80021ee:	0212      	lsls	r2, r2, #8
 80021f0:	d500      	bpl.n	80021f4 <__aeabi_dsub+0x478>
 80021f2:	e083      	b.n	80022fc <__aeabi_dsub+0x580>
 80021f4:	4653      	mov	r3, sl
 80021f6:	4323      	orrs	r3, r4
 80021f8:	d000      	beq.n	80021fc <__aeabi_dsub+0x480>
 80021fa:	e621      	b.n	8001e40 <__aeabi_dsub+0xc4>
 80021fc:	2200      	movs	r2, #0
 80021fe:	2500      	movs	r5, #0
 8002200:	e753      	b.n	80020aa <__aeabi_dsub+0x32e>
 8002202:	181c      	adds	r4, r3, r0
 8002204:	429c      	cmp	r4, r3
 8002206:	419b      	sbcs	r3, r3
 8002208:	444f      	add	r7, r9
 800220a:	46ba      	mov	sl, r7
 800220c:	425b      	negs	r3, r3
 800220e:	449a      	add	sl, r3
 8002210:	4653      	mov	r3, sl
 8002212:	2601      	movs	r6, #1
 8002214:	021b      	lsls	r3, r3, #8
 8002216:	d400      	bmi.n	800221a <__aeabi_dsub+0x49e>
 8002218:	e73a      	b.n	8002090 <__aeabi_dsub+0x314>
 800221a:	2602      	movs	r6, #2
 800221c:	4652      	mov	r2, sl
 800221e:	4b93      	ldr	r3, [pc, #588]	; (800246c <__aeabi_dsub+0x6f0>)
 8002220:	2101      	movs	r1, #1
 8002222:	401a      	ands	r2, r3
 8002224:	0013      	movs	r3, r2
 8002226:	4021      	ands	r1, r4
 8002228:	0862      	lsrs	r2, r4, #1
 800222a:	430a      	orrs	r2, r1
 800222c:	07dc      	lsls	r4, r3, #31
 800222e:	085b      	lsrs	r3, r3, #1
 8002230:	469a      	mov	sl, r3
 8002232:	4314      	orrs	r4, r2
 8002234:	e62c      	b.n	8001e90 <__aeabi_dsub+0x114>
 8002236:	0039      	movs	r1, r7
 8002238:	3a20      	subs	r2, #32
 800223a:	40d1      	lsrs	r1, r2
 800223c:	4662      	mov	r2, ip
 800223e:	2a20      	cmp	r2, #32
 8002240:	d006      	beq.n	8002250 <__aeabi_dsub+0x4d4>
 8002242:	4664      	mov	r4, ip
 8002244:	2240      	movs	r2, #64	; 0x40
 8002246:	1b12      	subs	r2, r2, r4
 8002248:	003c      	movs	r4, r7
 800224a:	4094      	lsls	r4, r2
 800224c:	4304      	orrs	r4, r0
 800224e:	9401      	str	r4, [sp, #4]
 8002250:	9c01      	ldr	r4, [sp, #4]
 8002252:	1e62      	subs	r2, r4, #1
 8002254:	4194      	sbcs	r4, r2
 8002256:	430c      	orrs	r4, r1
 8002258:	e5e3      	b.n	8001e22 <__aeabi_dsub+0xa6>
 800225a:	4649      	mov	r1, r9
 800225c:	4319      	orrs	r1, r3
 800225e:	000b      	movs	r3, r1
 8002260:	1e5c      	subs	r4, r3, #1
 8002262:	41a3      	sbcs	r3, r4
 8002264:	1ac4      	subs	r4, r0, r3
 8002266:	42a0      	cmp	r0, r4
 8002268:	419b      	sbcs	r3, r3
 800226a:	425b      	negs	r3, r3
 800226c:	1afb      	subs	r3, r7, r3
 800226e:	469a      	mov	sl, r3
 8002270:	465d      	mov	r5, fp
 8002272:	0016      	movs	r6, r2
 8002274:	e5dc      	b.n	8001e30 <__aeabi_dsub+0xb4>
 8002276:	4649      	mov	r1, r9
 8002278:	4319      	orrs	r1, r3
 800227a:	d100      	bne.n	800227e <__aeabi_dsub+0x502>
 800227c:	e0ae      	b.n	80023dc <__aeabi_dsub+0x660>
 800227e:	4661      	mov	r1, ip
 8002280:	4664      	mov	r4, ip
 8002282:	3901      	subs	r1, #1
 8002284:	2c01      	cmp	r4, #1
 8002286:	d100      	bne.n	800228a <__aeabi_dsub+0x50e>
 8002288:	e0e0      	b.n	800244c <__aeabi_dsub+0x6d0>
 800228a:	4c77      	ldr	r4, [pc, #476]	; (8002468 <__aeabi_dsub+0x6ec>)
 800228c:	45a4      	cmp	ip, r4
 800228e:	d056      	beq.n	800233e <__aeabi_dsub+0x5c2>
 8002290:	468c      	mov	ip, r1
 8002292:	e69a      	b.n	8001fca <__aeabi_dsub+0x24e>
 8002294:	4661      	mov	r1, ip
 8002296:	2220      	movs	r2, #32
 8002298:	003c      	movs	r4, r7
 800229a:	1a52      	subs	r2, r2, r1
 800229c:	4094      	lsls	r4, r2
 800229e:	0001      	movs	r1, r0
 80022a0:	4090      	lsls	r0, r2
 80022a2:	46a0      	mov	r8, r4
 80022a4:	4664      	mov	r4, ip
 80022a6:	1e42      	subs	r2, r0, #1
 80022a8:	4190      	sbcs	r0, r2
 80022aa:	4662      	mov	r2, ip
 80022ac:	40e1      	lsrs	r1, r4
 80022ae:	4644      	mov	r4, r8
 80022b0:	40d7      	lsrs	r7, r2
 80022b2:	430c      	orrs	r4, r1
 80022b4:	4304      	orrs	r4, r0
 80022b6:	44b9      	add	r9, r7
 80022b8:	e701      	b.n	80020be <__aeabi_dsub+0x342>
 80022ba:	496b      	ldr	r1, [pc, #428]	; (8002468 <__aeabi_dsub+0x6ec>)
 80022bc:	428a      	cmp	r2, r1
 80022be:	d100      	bne.n	80022c2 <__aeabi_dsub+0x546>
 80022c0:	e70c      	b.n	80020dc <__aeabi_dsub+0x360>
 80022c2:	1818      	adds	r0, r3, r0
 80022c4:	4298      	cmp	r0, r3
 80022c6:	419b      	sbcs	r3, r3
 80022c8:	444f      	add	r7, r9
 80022ca:	425b      	negs	r3, r3
 80022cc:	18fb      	adds	r3, r7, r3
 80022ce:	07dc      	lsls	r4, r3, #31
 80022d0:	0840      	lsrs	r0, r0, #1
 80022d2:	085b      	lsrs	r3, r3, #1
 80022d4:	469a      	mov	sl, r3
 80022d6:	0016      	movs	r6, r2
 80022d8:	4304      	orrs	r4, r0
 80022da:	e6d9      	b.n	8002090 <__aeabi_dsub+0x314>
 80022dc:	2a00      	cmp	r2, #0
 80022de:	d000      	beq.n	80022e2 <__aeabi_dsub+0x566>
 80022e0:	e081      	b.n	80023e6 <__aeabi_dsub+0x66a>
 80022e2:	003b      	movs	r3, r7
 80022e4:	4303      	orrs	r3, r0
 80022e6:	d11d      	bne.n	8002324 <__aeabi_dsub+0x5a8>
 80022e8:	2280      	movs	r2, #128	; 0x80
 80022ea:	2500      	movs	r5, #0
 80022ec:	0312      	lsls	r2, r2, #12
 80022ee:	e70b      	b.n	8002108 <__aeabi_dsub+0x38c>
 80022f0:	08c0      	lsrs	r0, r0, #3
 80022f2:	077b      	lsls	r3, r7, #29
 80022f4:	465d      	mov	r5, fp
 80022f6:	4303      	orrs	r3, r0
 80022f8:	08fa      	lsrs	r2, r7, #3
 80022fa:	e6d3      	b.n	80020a4 <__aeabi_dsub+0x328>
 80022fc:	1ac4      	subs	r4, r0, r3
 80022fe:	42a0      	cmp	r0, r4
 8002300:	4180      	sbcs	r0, r0
 8002302:	464b      	mov	r3, r9
 8002304:	4240      	negs	r0, r0
 8002306:	1aff      	subs	r7, r7, r3
 8002308:	1a3b      	subs	r3, r7, r0
 800230a:	469a      	mov	sl, r3
 800230c:	465d      	mov	r5, fp
 800230e:	e597      	b.n	8001e40 <__aeabi_dsub+0xc4>
 8002310:	1a1c      	subs	r4, r3, r0
 8002312:	464a      	mov	r2, r9
 8002314:	42a3      	cmp	r3, r4
 8002316:	419b      	sbcs	r3, r3
 8002318:	1bd7      	subs	r7, r2, r7
 800231a:	425b      	negs	r3, r3
 800231c:	1afb      	subs	r3, r7, r3
 800231e:	469a      	mov	sl, r3
 8002320:	2601      	movs	r6, #1
 8002322:	e585      	b.n	8001e30 <__aeabi_dsub+0xb4>
 8002324:	08c0      	lsrs	r0, r0, #3
 8002326:	077b      	lsls	r3, r7, #29
 8002328:	465d      	mov	r5, fp
 800232a:	4303      	orrs	r3, r0
 800232c:	08fa      	lsrs	r2, r7, #3
 800232e:	e6e7      	b.n	8002100 <__aeabi_dsub+0x384>
 8002330:	464a      	mov	r2, r9
 8002332:	08db      	lsrs	r3, r3, #3
 8002334:	0752      	lsls	r2, r2, #29
 8002336:	4313      	orrs	r3, r2
 8002338:	464a      	mov	r2, r9
 800233a:	08d2      	lsrs	r2, r2, #3
 800233c:	e6b5      	b.n	80020aa <__aeabi_dsub+0x32e>
 800233e:	08c0      	lsrs	r0, r0, #3
 8002340:	077b      	lsls	r3, r7, #29
 8002342:	4303      	orrs	r3, r0
 8002344:	08fa      	lsrs	r2, r7, #3
 8002346:	e6db      	b.n	8002100 <__aeabi_dsub+0x384>
 8002348:	4649      	mov	r1, r9
 800234a:	4319      	orrs	r1, r3
 800234c:	000b      	movs	r3, r1
 800234e:	1e59      	subs	r1, r3, #1
 8002350:	418b      	sbcs	r3, r1
 8002352:	001c      	movs	r4, r3
 8002354:	e653      	b.n	8001ffe <__aeabi_dsub+0x282>
 8002356:	464d      	mov	r5, r9
 8002358:	3c20      	subs	r4, #32
 800235a:	40e5      	lsrs	r5, r4
 800235c:	2920      	cmp	r1, #32
 800235e:	d005      	beq.n	800236c <__aeabi_dsub+0x5f0>
 8002360:	2440      	movs	r4, #64	; 0x40
 8002362:	1a64      	subs	r4, r4, r1
 8002364:	4649      	mov	r1, r9
 8002366:	40a1      	lsls	r1, r4
 8002368:	430b      	orrs	r3, r1
 800236a:	4698      	mov	r8, r3
 800236c:	4643      	mov	r3, r8
 800236e:	1e5c      	subs	r4, r3, #1
 8002370:	41a3      	sbcs	r3, r4
 8002372:	432b      	orrs	r3, r5
 8002374:	e776      	b.n	8002264 <__aeabi_dsub+0x4e8>
 8002376:	2a00      	cmp	r2, #0
 8002378:	d0e1      	beq.n	800233e <__aeabi_dsub+0x5c2>
 800237a:	003a      	movs	r2, r7
 800237c:	08db      	lsrs	r3, r3, #3
 800237e:	4302      	orrs	r2, r0
 8002380:	d100      	bne.n	8002384 <__aeabi_dsub+0x608>
 8002382:	e6b8      	b.n	80020f6 <__aeabi_dsub+0x37a>
 8002384:	464a      	mov	r2, r9
 8002386:	0752      	lsls	r2, r2, #29
 8002388:	2480      	movs	r4, #128	; 0x80
 800238a:	4313      	orrs	r3, r2
 800238c:	464a      	mov	r2, r9
 800238e:	0324      	lsls	r4, r4, #12
 8002390:	08d2      	lsrs	r2, r2, #3
 8002392:	4222      	tst	r2, r4
 8002394:	d007      	beq.n	80023a6 <__aeabi_dsub+0x62a>
 8002396:	08fe      	lsrs	r6, r7, #3
 8002398:	4226      	tst	r6, r4
 800239a:	d104      	bne.n	80023a6 <__aeabi_dsub+0x62a>
 800239c:	465d      	mov	r5, fp
 800239e:	0032      	movs	r2, r6
 80023a0:	08c3      	lsrs	r3, r0, #3
 80023a2:	077f      	lsls	r7, r7, #29
 80023a4:	433b      	orrs	r3, r7
 80023a6:	0f59      	lsrs	r1, r3, #29
 80023a8:	00db      	lsls	r3, r3, #3
 80023aa:	0749      	lsls	r1, r1, #29
 80023ac:	08db      	lsrs	r3, r3, #3
 80023ae:	430b      	orrs	r3, r1
 80023b0:	e6a6      	b.n	8002100 <__aeabi_dsub+0x384>
 80023b2:	1ac4      	subs	r4, r0, r3
 80023b4:	42a0      	cmp	r0, r4
 80023b6:	4180      	sbcs	r0, r0
 80023b8:	464b      	mov	r3, r9
 80023ba:	4240      	negs	r0, r0
 80023bc:	1aff      	subs	r7, r7, r3
 80023be:	1a3b      	subs	r3, r7, r0
 80023c0:	469a      	mov	sl, r3
 80023c2:	465d      	mov	r5, fp
 80023c4:	2601      	movs	r6, #1
 80023c6:	e533      	b.n	8001e30 <__aeabi_dsub+0xb4>
 80023c8:	003b      	movs	r3, r7
 80023ca:	4303      	orrs	r3, r0
 80023cc:	d100      	bne.n	80023d0 <__aeabi_dsub+0x654>
 80023ce:	e715      	b.n	80021fc <__aeabi_dsub+0x480>
 80023d0:	08c0      	lsrs	r0, r0, #3
 80023d2:	077b      	lsls	r3, r7, #29
 80023d4:	465d      	mov	r5, fp
 80023d6:	4303      	orrs	r3, r0
 80023d8:	08fa      	lsrs	r2, r7, #3
 80023da:	e666      	b.n	80020aa <__aeabi_dsub+0x32e>
 80023dc:	08c0      	lsrs	r0, r0, #3
 80023de:	077b      	lsls	r3, r7, #29
 80023e0:	4303      	orrs	r3, r0
 80023e2:	08fa      	lsrs	r2, r7, #3
 80023e4:	e65e      	b.n	80020a4 <__aeabi_dsub+0x328>
 80023e6:	003a      	movs	r2, r7
 80023e8:	08db      	lsrs	r3, r3, #3
 80023ea:	4302      	orrs	r2, r0
 80023ec:	d100      	bne.n	80023f0 <__aeabi_dsub+0x674>
 80023ee:	e682      	b.n	80020f6 <__aeabi_dsub+0x37a>
 80023f0:	464a      	mov	r2, r9
 80023f2:	0752      	lsls	r2, r2, #29
 80023f4:	2480      	movs	r4, #128	; 0x80
 80023f6:	4313      	orrs	r3, r2
 80023f8:	464a      	mov	r2, r9
 80023fa:	0324      	lsls	r4, r4, #12
 80023fc:	08d2      	lsrs	r2, r2, #3
 80023fe:	4222      	tst	r2, r4
 8002400:	d007      	beq.n	8002412 <__aeabi_dsub+0x696>
 8002402:	08fe      	lsrs	r6, r7, #3
 8002404:	4226      	tst	r6, r4
 8002406:	d104      	bne.n	8002412 <__aeabi_dsub+0x696>
 8002408:	465d      	mov	r5, fp
 800240a:	0032      	movs	r2, r6
 800240c:	08c3      	lsrs	r3, r0, #3
 800240e:	077f      	lsls	r7, r7, #29
 8002410:	433b      	orrs	r3, r7
 8002412:	0f59      	lsrs	r1, r3, #29
 8002414:	00db      	lsls	r3, r3, #3
 8002416:	08db      	lsrs	r3, r3, #3
 8002418:	0749      	lsls	r1, r1, #29
 800241a:	430b      	orrs	r3, r1
 800241c:	e670      	b.n	8002100 <__aeabi_dsub+0x384>
 800241e:	08c0      	lsrs	r0, r0, #3
 8002420:	077b      	lsls	r3, r7, #29
 8002422:	4303      	orrs	r3, r0
 8002424:	08fa      	lsrs	r2, r7, #3
 8002426:	e640      	b.n	80020aa <__aeabi_dsub+0x32e>
 8002428:	464c      	mov	r4, r9
 800242a:	3920      	subs	r1, #32
 800242c:	40cc      	lsrs	r4, r1
 800242e:	4661      	mov	r1, ip
 8002430:	2920      	cmp	r1, #32
 8002432:	d006      	beq.n	8002442 <__aeabi_dsub+0x6c6>
 8002434:	4666      	mov	r6, ip
 8002436:	2140      	movs	r1, #64	; 0x40
 8002438:	1b89      	subs	r1, r1, r6
 800243a:	464e      	mov	r6, r9
 800243c:	408e      	lsls	r6, r1
 800243e:	4333      	orrs	r3, r6
 8002440:	4698      	mov	r8, r3
 8002442:	4643      	mov	r3, r8
 8002444:	1e59      	subs	r1, r3, #1
 8002446:	418b      	sbcs	r3, r1
 8002448:	431c      	orrs	r4, r3
 800244a:	e5d8      	b.n	8001ffe <__aeabi_dsub+0x282>
 800244c:	181c      	adds	r4, r3, r0
 800244e:	4284      	cmp	r4, r0
 8002450:	4180      	sbcs	r0, r0
 8002452:	444f      	add	r7, r9
 8002454:	46ba      	mov	sl, r7
 8002456:	4240      	negs	r0, r0
 8002458:	4482      	add	sl, r0
 800245a:	e6d9      	b.n	8002210 <__aeabi_dsub+0x494>
 800245c:	4653      	mov	r3, sl
 800245e:	4323      	orrs	r3, r4
 8002460:	d100      	bne.n	8002464 <__aeabi_dsub+0x6e8>
 8002462:	e6cb      	b.n	80021fc <__aeabi_dsub+0x480>
 8002464:	e614      	b.n	8002090 <__aeabi_dsub+0x314>
 8002466:	46c0      	nop			; (mov r8, r8)
 8002468:	000007ff 	.word	0x000007ff
 800246c:	ff7fffff 	.word	0xff7fffff
 8002470:	000007fe 	.word	0x000007fe
 8002474:	2300      	movs	r3, #0
 8002476:	4a01      	ldr	r2, [pc, #4]	; (800247c <__aeabi_dsub+0x700>)
 8002478:	001c      	movs	r4, r3
 800247a:	e529      	b.n	8001ed0 <__aeabi_dsub+0x154>
 800247c:	000007ff 	.word	0x000007ff

08002480 <__aeabi_dcmpun>:
 8002480:	b570      	push	{r4, r5, r6, lr}
 8002482:	0005      	movs	r5, r0
 8002484:	480c      	ldr	r0, [pc, #48]	; (80024b8 <__aeabi_dcmpun+0x38>)
 8002486:	031c      	lsls	r4, r3, #12
 8002488:	0016      	movs	r6, r2
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	030a      	lsls	r2, r1, #12
 800248e:	0049      	lsls	r1, r1, #1
 8002490:	0b12      	lsrs	r2, r2, #12
 8002492:	0d49      	lsrs	r1, r1, #21
 8002494:	0b24      	lsrs	r4, r4, #12
 8002496:	0d5b      	lsrs	r3, r3, #21
 8002498:	4281      	cmp	r1, r0
 800249a:	d008      	beq.n	80024ae <__aeabi_dcmpun+0x2e>
 800249c:	4a06      	ldr	r2, [pc, #24]	; (80024b8 <__aeabi_dcmpun+0x38>)
 800249e:	2000      	movs	r0, #0
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d103      	bne.n	80024ac <__aeabi_dcmpun+0x2c>
 80024a4:	0020      	movs	r0, r4
 80024a6:	4330      	orrs	r0, r6
 80024a8:	1e43      	subs	r3, r0, #1
 80024aa:	4198      	sbcs	r0, r3
 80024ac:	bd70      	pop	{r4, r5, r6, pc}
 80024ae:	2001      	movs	r0, #1
 80024b0:	432a      	orrs	r2, r5
 80024b2:	d1fb      	bne.n	80024ac <__aeabi_dcmpun+0x2c>
 80024b4:	e7f2      	b.n	800249c <__aeabi_dcmpun+0x1c>
 80024b6:	46c0      	nop			; (mov r8, r8)
 80024b8:	000007ff 	.word	0x000007ff

080024bc <__aeabi_d2iz>:
 80024bc:	000a      	movs	r2, r1
 80024be:	b530      	push	{r4, r5, lr}
 80024c0:	4c13      	ldr	r4, [pc, #76]	; (8002510 <__aeabi_d2iz+0x54>)
 80024c2:	0053      	lsls	r3, r2, #1
 80024c4:	0309      	lsls	r1, r1, #12
 80024c6:	0005      	movs	r5, r0
 80024c8:	0b09      	lsrs	r1, r1, #12
 80024ca:	2000      	movs	r0, #0
 80024cc:	0d5b      	lsrs	r3, r3, #21
 80024ce:	0fd2      	lsrs	r2, r2, #31
 80024d0:	42a3      	cmp	r3, r4
 80024d2:	dd04      	ble.n	80024de <__aeabi_d2iz+0x22>
 80024d4:	480f      	ldr	r0, [pc, #60]	; (8002514 <__aeabi_d2iz+0x58>)
 80024d6:	4283      	cmp	r3, r0
 80024d8:	dd02      	ble.n	80024e0 <__aeabi_d2iz+0x24>
 80024da:	4b0f      	ldr	r3, [pc, #60]	; (8002518 <__aeabi_d2iz+0x5c>)
 80024dc:	18d0      	adds	r0, r2, r3
 80024de:	bd30      	pop	{r4, r5, pc}
 80024e0:	2080      	movs	r0, #128	; 0x80
 80024e2:	0340      	lsls	r0, r0, #13
 80024e4:	4301      	orrs	r1, r0
 80024e6:	480d      	ldr	r0, [pc, #52]	; (800251c <__aeabi_d2iz+0x60>)
 80024e8:	1ac0      	subs	r0, r0, r3
 80024ea:	281f      	cmp	r0, #31
 80024ec:	dd08      	ble.n	8002500 <__aeabi_d2iz+0x44>
 80024ee:	480c      	ldr	r0, [pc, #48]	; (8002520 <__aeabi_d2iz+0x64>)
 80024f0:	1ac3      	subs	r3, r0, r3
 80024f2:	40d9      	lsrs	r1, r3
 80024f4:	000b      	movs	r3, r1
 80024f6:	4258      	negs	r0, r3
 80024f8:	2a00      	cmp	r2, #0
 80024fa:	d1f0      	bne.n	80024de <__aeabi_d2iz+0x22>
 80024fc:	0018      	movs	r0, r3
 80024fe:	e7ee      	b.n	80024de <__aeabi_d2iz+0x22>
 8002500:	4c08      	ldr	r4, [pc, #32]	; (8002524 <__aeabi_d2iz+0x68>)
 8002502:	40c5      	lsrs	r5, r0
 8002504:	46a4      	mov	ip, r4
 8002506:	4463      	add	r3, ip
 8002508:	4099      	lsls	r1, r3
 800250a:	000b      	movs	r3, r1
 800250c:	432b      	orrs	r3, r5
 800250e:	e7f2      	b.n	80024f6 <__aeabi_d2iz+0x3a>
 8002510:	000003fe 	.word	0x000003fe
 8002514:	0000041d 	.word	0x0000041d
 8002518:	7fffffff 	.word	0x7fffffff
 800251c:	00000433 	.word	0x00000433
 8002520:	00000413 	.word	0x00000413
 8002524:	fffffbed 	.word	0xfffffbed

08002528 <__aeabi_i2d>:
 8002528:	b570      	push	{r4, r5, r6, lr}
 800252a:	2800      	cmp	r0, #0
 800252c:	d016      	beq.n	800255c <__aeabi_i2d+0x34>
 800252e:	17c3      	asrs	r3, r0, #31
 8002530:	18c5      	adds	r5, r0, r3
 8002532:	405d      	eors	r5, r3
 8002534:	0fc4      	lsrs	r4, r0, #31
 8002536:	0028      	movs	r0, r5
 8002538:	f000 f894 	bl	8002664 <__clzsi2>
 800253c:	4b11      	ldr	r3, [pc, #68]	; (8002584 <__aeabi_i2d+0x5c>)
 800253e:	1a1b      	subs	r3, r3, r0
 8002540:	280a      	cmp	r0, #10
 8002542:	dc16      	bgt.n	8002572 <__aeabi_i2d+0x4a>
 8002544:	0002      	movs	r2, r0
 8002546:	002e      	movs	r6, r5
 8002548:	3215      	adds	r2, #21
 800254a:	4096      	lsls	r6, r2
 800254c:	220b      	movs	r2, #11
 800254e:	1a12      	subs	r2, r2, r0
 8002550:	40d5      	lsrs	r5, r2
 8002552:	055b      	lsls	r3, r3, #21
 8002554:	032d      	lsls	r5, r5, #12
 8002556:	0b2d      	lsrs	r5, r5, #12
 8002558:	0d5b      	lsrs	r3, r3, #21
 800255a:	e003      	b.n	8002564 <__aeabi_i2d+0x3c>
 800255c:	2400      	movs	r4, #0
 800255e:	2300      	movs	r3, #0
 8002560:	2500      	movs	r5, #0
 8002562:	2600      	movs	r6, #0
 8002564:	051b      	lsls	r3, r3, #20
 8002566:	432b      	orrs	r3, r5
 8002568:	07e4      	lsls	r4, r4, #31
 800256a:	4323      	orrs	r3, r4
 800256c:	0030      	movs	r0, r6
 800256e:	0019      	movs	r1, r3
 8002570:	bd70      	pop	{r4, r5, r6, pc}
 8002572:	380b      	subs	r0, #11
 8002574:	4085      	lsls	r5, r0
 8002576:	055b      	lsls	r3, r3, #21
 8002578:	032d      	lsls	r5, r5, #12
 800257a:	2600      	movs	r6, #0
 800257c:	0b2d      	lsrs	r5, r5, #12
 800257e:	0d5b      	lsrs	r3, r3, #21
 8002580:	e7f0      	b.n	8002564 <__aeabi_i2d+0x3c>
 8002582:	46c0      	nop			; (mov r8, r8)
 8002584:	0000041e 	.word	0x0000041e

08002588 <__aeabi_ui2d>:
 8002588:	b510      	push	{r4, lr}
 800258a:	1e04      	subs	r4, r0, #0
 800258c:	d010      	beq.n	80025b0 <__aeabi_ui2d+0x28>
 800258e:	f000 f869 	bl	8002664 <__clzsi2>
 8002592:	4b0f      	ldr	r3, [pc, #60]	; (80025d0 <__aeabi_ui2d+0x48>)
 8002594:	1a1b      	subs	r3, r3, r0
 8002596:	280a      	cmp	r0, #10
 8002598:	dc11      	bgt.n	80025be <__aeabi_ui2d+0x36>
 800259a:	220b      	movs	r2, #11
 800259c:	0021      	movs	r1, r4
 800259e:	1a12      	subs	r2, r2, r0
 80025a0:	40d1      	lsrs	r1, r2
 80025a2:	3015      	adds	r0, #21
 80025a4:	030a      	lsls	r2, r1, #12
 80025a6:	055b      	lsls	r3, r3, #21
 80025a8:	4084      	lsls	r4, r0
 80025aa:	0b12      	lsrs	r2, r2, #12
 80025ac:	0d5b      	lsrs	r3, r3, #21
 80025ae:	e001      	b.n	80025b4 <__aeabi_ui2d+0x2c>
 80025b0:	2300      	movs	r3, #0
 80025b2:	2200      	movs	r2, #0
 80025b4:	051b      	lsls	r3, r3, #20
 80025b6:	4313      	orrs	r3, r2
 80025b8:	0020      	movs	r0, r4
 80025ba:	0019      	movs	r1, r3
 80025bc:	bd10      	pop	{r4, pc}
 80025be:	0022      	movs	r2, r4
 80025c0:	380b      	subs	r0, #11
 80025c2:	4082      	lsls	r2, r0
 80025c4:	055b      	lsls	r3, r3, #21
 80025c6:	0312      	lsls	r2, r2, #12
 80025c8:	2400      	movs	r4, #0
 80025ca:	0b12      	lsrs	r2, r2, #12
 80025cc:	0d5b      	lsrs	r3, r3, #21
 80025ce:	e7f1      	b.n	80025b4 <__aeabi_ui2d+0x2c>
 80025d0:	0000041e 	.word	0x0000041e

080025d4 <__aeabi_f2d>:
 80025d4:	b570      	push	{r4, r5, r6, lr}
 80025d6:	0242      	lsls	r2, r0, #9
 80025d8:	0043      	lsls	r3, r0, #1
 80025da:	0fc4      	lsrs	r4, r0, #31
 80025dc:	20fe      	movs	r0, #254	; 0xfe
 80025de:	0e1b      	lsrs	r3, r3, #24
 80025e0:	1c59      	adds	r1, r3, #1
 80025e2:	0a55      	lsrs	r5, r2, #9
 80025e4:	4208      	tst	r0, r1
 80025e6:	d00c      	beq.n	8002602 <__aeabi_f2d+0x2e>
 80025e8:	21e0      	movs	r1, #224	; 0xe0
 80025ea:	0089      	lsls	r1, r1, #2
 80025ec:	468c      	mov	ip, r1
 80025ee:	076d      	lsls	r5, r5, #29
 80025f0:	0b12      	lsrs	r2, r2, #12
 80025f2:	4463      	add	r3, ip
 80025f4:	051b      	lsls	r3, r3, #20
 80025f6:	4313      	orrs	r3, r2
 80025f8:	07e4      	lsls	r4, r4, #31
 80025fa:	4323      	orrs	r3, r4
 80025fc:	0028      	movs	r0, r5
 80025fe:	0019      	movs	r1, r3
 8002600:	bd70      	pop	{r4, r5, r6, pc}
 8002602:	2b00      	cmp	r3, #0
 8002604:	d114      	bne.n	8002630 <__aeabi_f2d+0x5c>
 8002606:	2d00      	cmp	r5, #0
 8002608:	d01b      	beq.n	8002642 <__aeabi_f2d+0x6e>
 800260a:	0028      	movs	r0, r5
 800260c:	f000 f82a 	bl	8002664 <__clzsi2>
 8002610:	280a      	cmp	r0, #10
 8002612:	dc1c      	bgt.n	800264e <__aeabi_f2d+0x7a>
 8002614:	230b      	movs	r3, #11
 8002616:	002a      	movs	r2, r5
 8002618:	1a1b      	subs	r3, r3, r0
 800261a:	40da      	lsrs	r2, r3
 800261c:	0003      	movs	r3, r0
 800261e:	3315      	adds	r3, #21
 8002620:	409d      	lsls	r5, r3
 8002622:	4b0e      	ldr	r3, [pc, #56]	; (800265c <__aeabi_f2d+0x88>)
 8002624:	0312      	lsls	r2, r2, #12
 8002626:	1a1b      	subs	r3, r3, r0
 8002628:	055b      	lsls	r3, r3, #21
 800262a:	0b12      	lsrs	r2, r2, #12
 800262c:	0d5b      	lsrs	r3, r3, #21
 800262e:	e7e1      	b.n	80025f4 <__aeabi_f2d+0x20>
 8002630:	2d00      	cmp	r5, #0
 8002632:	d009      	beq.n	8002648 <__aeabi_f2d+0x74>
 8002634:	0b13      	lsrs	r3, r2, #12
 8002636:	2280      	movs	r2, #128	; 0x80
 8002638:	0312      	lsls	r2, r2, #12
 800263a:	431a      	orrs	r2, r3
 800263c:	076d      	lsls	r5, r5, #29
 800263e:	4b08      	ldr	r3, [pc, #32]	; (8002660 <__aeabi_f2d+0x8c>)
 8002640:	e7d8      	b.n	80025f4 <__aeabi_f2d+0x20>
 8002642:	2300      	movs	r3, #0
 8002644:	2200      	movs	r2, #0
 8002646:	e7d5      	b.n	80025f4 <__aeabi_f2d+0x20>
 8002648:	2200      	movs	r2, #0
 800264a:	4b05      	ldr	r3, [pc, #20]	; (8002660 <__aeabi_f2d+0x8c>)
 800264c:	e7d2      	b.n	80025f4 <__aeabi_f2d+0x20>
 800264e:	0003      	movs	r3, r0
 8002650:	002a      	movs	r2, r5
 8002652:	3b0b      	subs	r3, #11
 8002654:	409a      	lsls	r2, r3
 8002656:	2500      	movs	r5, #0
 8002658:	e7e3      	b.n	8002622 <__aeabi_f2d+0x4e>
 800265a:	46c0      	nop			; (mov r8, r8)
 800265c:	00000389 	.word	0x00000389
 8002660:	000007ff 	.word	0x000007ff

08002664 <__clzsi2>:
 8002664:	211c      	movs	r1, #28
 8002666:	2301      	movs	r3, #1
 8002668:	041b      	lsls	r3, r3, #16
 800266a:	4298      	cmp	r0, r3
 800266c:	d301      	bcc.n	8002672 <__clzsi2+0xe>
 800266e:	0c00      	lsrs	r0, r0, #16
 8002670:	3910      	subs	r1, #16
 8002672:	0a1b      	lsrs	r3, r3, #8
 8002674:	4298      	cmp	r0, r3
 8002676:	d301      	bcc.n	800267c <__clzsi2+0x18>
 8002678:	0a00      	lsrs	r0, r0, #8
 800267a:	3908      	subs	r1, #8
 800267c:	091b      	lsrs	r3, r3, #4
 800267e:	4298      	cmp	r0, r3
 8002680:	d301      	bcc.n	8002686 <__clzsi2+0x22>
 8002682:	0900      	lsrs	r0, r0, #4
 8002684:	3904      	subs	r1, #4
 8002686:	a202      	add	r2, pc, #8	; (adr r2, 8002690 <__clzsi2+0x2c>)
 8002688:	5c10      	ldrb	r0, [r2, r0]
 800268a:	1840      	adds	r0, r0, r1
 800268c:	4770      	bx	lr
 800268e:	46c0      	nop			; (mov r8, r8)
 8002690:	02020304 	.word	0x02020304
 8002694:	01010101 	.word	0x01010101
	...

080026a0 <__clzdi2>:
 80026a0:	b510      	push	{r4, lr}
 80026a2:	2900      	cmp	r1, #0
 80026a4:	d103      	bne.n	80026ae <__clzdi2+0xe>
 80026a6:	f7ff ffdd 	bl	8002664 <__clzsi2>
 80026aa:	3020      	adds	r0, #32
 80026ac:	e002      	b.n	80026b4 <__clzdi2+0x14>
 80026ae:	0008      	movs	r0, r1
 80026b0:	f7ff ffd8 	bl	8002664 <__clzsi2>
 80026b4:	bd10      	pop	{r4, pc}
 80026b6:	46c0      	nop			; (mov r8, r8)

080026b8 <DistanceSensor_Init>:
#include "distancesensor.h"

#define TIM_PERIOD 65535

void DistanceSensor_Init(distancesensor* sensor, TIM_HandleTypeDef* timer, uint8_t icTimerChannel, uint8_t pwmTimerChannel, uint8_t captureCompareFlag)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	0019      	movs	r1, r3
 80026c4:	1dfb      	adds	r3, r7, #7
 80026c6:	701a      	strb	r2, [r3, #0]
 80026c8:	1dbb      	adds	r3, r7, #6
 80026ca:	1c0a      	adds	r2, r1, #0
 80026cc:	701a      	strb	r2, [r3, #0]
	sensor->timer = timer;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	68ba      	ldr	r2, [r7, #8]
 80026d2:	601a      	str	r2, [r3, #0]
	sensor->icTimerChannel = icTimerChannel;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	1dfa      	adds	r2, r7, #7
 80026d8:	7812      	ldrb	r2, [r2, #0]
 80026da:	731a      	strb	r2, [r3, #12]
	sensor->pwmTimerChannel = pwmTimerChannel;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	1dba      	adds	r2, r7, #6
 80026e0:	7812      	ldrb	r2, [r2, #0]
 80026e2:	735a      	strb	r2, [r3, #13]
	sensor->captureCompareFlag = captureCompareFlag;
 80026e4:	68fa      	ldr	r2, [r7, #12]
 80026e6:	2318      	movs	r3, #24
 80026e8:	18fb      	adds	r3, r7, r3
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	7393      	strb	r3, [r2, #14]
	sensor->timeDifference = 0;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2200      	movs	r2, #0
 80026f2:	609a      	str	r2, [r3, #8]
}
 80026f4:	46c0      	nop			; (mov r8, r8)
 80026f6:	46bd      	mov	sp, r7
 80026f8:	b004      	add	sp, #16
 80026fa:	bd80      	pop	{r7, pc}

080026fc <DistanceSensor_Start>:

void DistanceSensor_Start(distancesensor* sensor)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(sensor->timer, sensor->pwmTimerChannel);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	7b5b      	ldrb	r3, [r3, #13]
 800270c:	0019      	movs	r1, r3
 800270e:	0010      	movs	r0, r2
 8002710:	f001 fd52 	bl	80041b8 <HAL_TIM_PWM_Start>
	HAL_TIM_IC_Start_IT(sensor->timer, sensor->icTimerChannel);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	7b1b      	ldrb	r3, [r3, #12]
 800271c:	0019      	movs	r1, r3
 800271e:	0010      	movs	r0, r2
 8002720:	f001 ff0e 	bl	8004540 <HAL_TIM_IC_Start_IT>
}
 8002724:	46c0      	nop			; (mov r8, r8)
 8002726:	46bd      	mov	sp, r7
 8002728:	b002      	add	sp, #8
 800272a:	bd80      	pop	{r7, pc}

0800272c <DistanceSensor_InputCaptureInterrupt>:
	HAL_TIM_PWM_Stop(sensor->timer, sensor->pwmTimerChannel);
	HAL_TIM_IC_Stop_IT(sensor->timer, sensor->icTimerChannel);
}

void DistanceSensor_InputCaptureInterrupt(distancesensor* sensor)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
	//if (__HAL_TIM_GET_FLAG(sensor->timer, sensor->captureCompareFlag))
	{



		if (HAL_GPIO_ReadPin(DISTANCE_SENSOR_FRONT_INPUT_CAPTURE_GPIO_Port, DISTANCE_SENSOR_FRONT_INPUT_CAPTURE_Pin)) {
 8002734:	23a0      	movs	r3, #160	; 0xa0
 8002736:	05db      	lsls	r3, r3, #23
 8002738:	2140      	movs	r1, #64	; 0x40
 800273a:	0018      	movs	r0, r3
 800273c:	f000 ff56 	bl	80035ec <HAL_GPIO_ReadPin>
 8002740:	1e03      	subs	r3, r0, #0
 8002742:	d014      	beq.n	800276e <DistanceSensor_InputCaptureInterrupt+0x42>
			sensor->IC_Value1 = HAL_TIM_ReadCapturedValue(sensor->timer, sensor->icTimerChannel); // First rising edge
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	7b1b      	ldrb	r3, [r3, #12]
 800274c:	0019      	movs	r1, r3
 800274e:	0010      	movs	r0, r2
 8002750:	f002 fba8 	bl	8004ea4 <HAL_TIM_ReadCapturedValue>
 8002754:	0003      	movs	r3, r0
 8002756:	b29a      	uxth	r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	809a      	strh	r2, [r3, #4]
			HAL_TIM_PWM_Stop(sensor->timer, sensor->pwmTimerChannel);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	7b5b      	ldrb	r3, [r3, #13]
 8002764:	0019      	movs	r1, r3
 8002766:	0010      	movs	r0, r2
 8002768:	f001 fe04 	bl	8004374 <HAL_TIM_PWM_Stop>
		}
	}



}
 800276c:	e02f      	b.n	80027ce <DistanceSensor_InputCaptureInterrupt+0xa2>
			sensor->IC_Value2 = HAL_TIM_ReadCapturedValue(sensor->timer, sensor->icTimerChannel); // Second rising edge
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	7b1b      	ldrb	r3, [r3, #12]
 8002776:	0019      	movs	r1, r3
 8002778:	0010      	movs	r0, r2
 800277a:	f002 fb93 	bl	8004ea4 <HAL_TIM_ReadCapturedValue>
 800277e:	0003      	movs	r3, r0
 8002780:	b29a      	uxth	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	80da      	strh	r2, [r3, #6]
			if (sensor->IC_Value2 > sensor->IC_Value1) {
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	88da      	ldrh	r2, [r3, #6]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	889b      	ldrh	r3, [r3, #4]
 800278e:	429a      	cmp	r2, r3
 8002790:	d909      	bls.n	80027a6 <DistanceSensor_InputCaptureInterrupt+0x7a>
				sensor->timeDifference = sensor->IC_Value2 - sensor->IC_Value1;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	88db      	ldrh	r3, [r3, #6]
 8002796:	001a      	movs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	889b      	ldrh	r3, [r3, #4]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	001a      	movs	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	609a      	str	r2, [r3, #8]
 80027a4:	e00b      	b.n	80027be <DistanceSensor_InputCaptureInterrupt+0x92>
				sensor->timeDifference = (TIM_PERIOD + 1 - sensor->IC_Value1) + sensor->IC_Value2; // Handle overflow
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	889b      	ldrh	r3, [r3, #4]
 80027aa:	001a      	movs	r2, r3
 80027ac:	2380      	movs	r3, #128	; 0x80
 80027ae:	025b      	lsls	r3, r3, #9
 80027b0:	1a9b      	subs	r3, r3, r2
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	88d2      	ldrh	r2, [r2, #6]
 80027b6:	189b      	adds	r3, r3, r2
 80027b8:	001a      	movs	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	609a      	str	r2, [r3, #8]
			HAL_TIM_PWM_Start(sensor->timer, sensor->pwmTimerChannel);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	7b5b      	ldrb	r3, [r3, #13]
 80027c6:	0019      	movs	r1, r3
 80027c8:	0010      	movs	r0, r2
 80027ca:	f001 fcf5 	bl	80041b8 <HAL_TIM_PWM_Start>
}
 80027ce:	46c0      	nop			; (mov r8, r8)
 80027d0:	46bd      	mov	sp, r7
 80027d2:	b002      	add	sp, #8
 80027d4:	bd80      	pop	{r7, pc}
	...

080027d8 <DistanceSensor_GetDistance>:


float DistanceSensor_GetDistance(distancesensor* sensor)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
	// Number of microseconds / 58 = distance in cm
	return (float) sensor->timeDifference / 58;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	0018      	movs	r0, r3
 80027e6:	f7fe f865 	bl	80008b4 <__aeabi_ui2f>
 80027ea:	1c03      	adds	r3, r0, #0
 80027ec:	4904      	ldr	r1, [pc, #16]	; (8002800 <DistanceSensor_GetDistance+0x28>)
 80027ee:	1c18      	adds	r0, r3, #0
 80027f0:	f7fd ff46 	bl	8000680 <__aeabi_fdiv>
 80027f4:	1c03      	adds	r3, r0, #0
}
 80027f6:	1c18      	adds	r0, r3, #0
 80027f8:	46bd      	mov	sp, r7
 80027fa:	b002      	add	sp, #8
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	46c0      	nop			; (mov r8, r8)
 8002800:	42680000 	.word	0x42680000

08002804 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a05      	ldr	r2, [pc, #20]	; (8002828 <HAL_TIM_IC_CaptureCallback+0x24>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d103      	bne.n	800281e <HAL_TIM_IC_CaptureCallback+0x1a>
    {
    	DistanceSensor_InputCaptureInterrupt(&Front);
 8002816:	4b05      	ldr	r3, [pc, #20]	; (800282c <HAL_TIM_IC_CaptureCallback+0x28>)
 8002818:	0018      	movs	r0, r3
 800281a:	f7ff ff87 	bl	800272c <DistanceSensor_InputCaptureInterrupt>
    	//DistanceSensor_InputCaptureInterrupt(&BackDistanceSensor);
    }
}
 800281e:	46c0      	nop			; (mov r8, r8)
 8002820:	46bd      	mov	sp, r7
 8002822:	b002      	add	sp, #8
 8002824:	bd80      	pop	{r7, pc}
 8002826:	46c0      	nop			; (mov r8, r8)
 8002828:	40000400 	.word	0x40000400
 800282c:	200002d0 	.word	0x200002d0

08002830 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
	{
		//Front.risingEdge = true;
	}
}
 8002838:	46c0      	nop			; (mov r8, r8)
 800283a:	46bd      	mov	sp, r7
 800283c:	b002      	add	sp, #8
 800283e:	bd80      	pop	{r7, pc}

08002840 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
	{
		//DistanceSensor_StopPWM(&Front);
	}
}
 8002848:	46c0      	nop			; (mov r8, r8)
 800284a:	46bd      	mov	sp, r7
 800284c:	b002      	add	sp, #8
 800284e:	bd80      	pop	{r7, pc}

08002850 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002850:	b590      	push	{r4, r7, lr}
 8002852:	b083      	sub	sp, #12
 8002854:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002856:	f000 fbdd 	bl	8003014 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800285a:	f000 f83f 	bl	80028dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800285e:	f000 f981 	bl	8002b64 <MX_GPIO_Init>
  MX_TIM3_Init();
 8002862:	f000 f899 	bl	8002998 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8002866:	f000 f949 	bl	8002afc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  DistanceSensor_Init(&Front, &htim3, TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_FLAG_CC1);
 800286a:	4917      	ldr	r1, [pc, #92]	; (80028c8 <main+0x78>)
 800286c:	4817      	ldr	r0, [pc, #92]	; (80028cc <main+0x7c>)
 800286e:	2302      	movs	r3, #2
 8002870:	9300      	str	r3, [sp, #0]
 8002872:	2304      	movs	r3, #4
 8002874:	2200      	movs	r2, #0
 8002876:	f7ff ff1f 	bl	80026b8 <DistanceSensor_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //DistanceSensor_Start(&FrontDistanceSensor);
  //__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1000);
  //DistanceSensor_Start(&Front);
  DistanceSensor_Start(&Front);
 800287a:	4b14      	ldr	r3, [pc, #80]	; (80028cc <main+0x7c>)
 800287c:	0018      	movs	r0, r3
 800287e:	f7ff ff3d 	bl	80026fc <DistanceSensor_Start>
	//HAL_GPIO_WritePin(DISTANCE_SENSOR_FRONT_PULSE_GPIO_Port, DISTANCE_SENSOR_FRONT_PULSE_Pin, GPIO_PIN_SET);
	//HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_2);
	  //HAL_Delay(100);
	  //sprintf(Data, "%f\r\n", DistanceSensor_GetDistance(&Front));
	  //HAL_UART_Transmit(&huart2, (uint8_t*) Data, strlen(Data), HAL_MAX_DELAY);
	  sprintf(Data, "%lu %f\r\n", Front.timeDifference, DistanceSensor_GetDistance(&Front));
 8002882:	4b12      	ldr	r3, [pc, #72]	; (80028cc <main+0x7c>)
 8002884:	689c      	ldr	r4, [r3, #8]
 8002886:	4b11      	ldr	r3, [pc, #68]	; (80028cc <main+0x7c>)
 8002888:	0018      	movs	r0, r3
 800288a:	f7ff ffa5 	bl	80027d8 <DistanceSensor_GetDistance>
 800288e:	1c03      	adds	r3, r0, #0
 8002890:	1c18      	adds	r0, r3, #0
 8002892:	f7ff fe9f 	bl	80025d4 <__aeabi_f2d>
 8002896:	0002      	movs	r2, r0
 8002898:	000b      	movs	r3, r1
 800289a:	490d      	ldr	r1, [pc, #52]	; (80028d0 <main+0x80>)
 800289c:	480d      	ldr	r0, [pc, #52]	; (80028d4 <main+0x84>)
 800289e:	9200      	str	r2, [sp, #0]
 80028a0:	9301      	str	r3, [sp, #4]
 80028a2:	0022      	movs	r2, r4
 80028a4:	f004 fba8 	bl	8006ff8 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*) Data, strlen(Data), HAL_MAX_DELAY);
 80028a8:	4b0a      	ldr	r3, [pc, #40]	; (80028d4 <main+0x84>)
 80028aa:	0018      	movs	r0, r3
 80028ac:	f7fd fc2c 	bl	8000108 <strlen>
 80028b0:	0003      	movs	r3, r0
 80028b2:	b29a      	uxth	r2, r3
 80028b4:	2301      	movs	r3, #1
 80028b6:	425b      	negs	r3, r3
 80028b8:	4906      	ldr	r1, [pc, #24]	; (80028d4 <main+0x84>)
 80028ba:	4807      	ldr	r0, [pc, #28]	; (80028d8 <main+0x88>)
 80028bc:	f003 f90a 	bl	8005ad4 <HAL_UART_Transmit>
	  HAL_Delay(100);
 80028c0:	2064      	movs	r0, #100	; 0x64
 80028c2:	f000 fc2d 	bl	8003120 <HAL_Delay>
	  sprintf(Data, "%lu %f\r\n", Front.timeDifference, DistanceSensor_GetDistance(&Front));
 80028c6:	e7dc      	b.n	8002882 <main+0x32>
 80028c8:	200001f0 	.word	0x200001f0
 80028cc:	200002d0 	.word	0x200002d0
 80028d0:	08009408 	.word	0x08009408
 80028d4:	200002e0 	.word	0x200002e0
 80028d8:	2000023c 	.word	0x2000023c

080028dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028dc:	b590      	push	{r4, r7, lr}
 80028de:	b093      	sub	sp, #76	; 0x4c
 80028e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028e2:	2410      	movs	r4, #16
 80028e4:	193b      	adds	r3, r7, r4
 80028e6:	0018      	movs	r0, r3
 80028e8:	2338      	movs	r3, #56	; 0x38
 80028ea:	001a      	movs	r2, r3
 80028ec:	2100      	movs	r1, #0
 80028ee:	f004 fbef 	bl	80070d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80028f2:	003b      	movs	r3, r7
 80028f4:	0018      	movs	r0, r3
 80028f6:	2310      	movs	r3, #16
 80028f8:	001a      	movs	r2, r3
 80028fa:	2100      	movs	r1, #0
 80028fc:	f004 fbe8 	bl	80070d0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002900:	2380      	movs	r3, #128	; 0x80
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	0018      	movs	r0, r3
 8002906:	f000 fe8f 	bl	8003628 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800290a:	193b      	adds	r3, r7, r4
 800290c:	2202      	movs	r2, #2
 800290e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002910:	193b      	adds	r3, r7, r4
 8002912:	2280      	movs	r2, #128	; 0x80
 8002914:	0052      	lsls	r2, r2, #1
 8002916:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002918:	0021      	movs	r1, r4
 800291a:	187b      	adds	r3, r7, r1
 800291c:	2200      	movs	r2, #0
 800291e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002920:	187b      	adds	r3, r7, r1
 8002922:	2240      	movs	r2, #64	; 0x40
 8002924:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002926:	187b      	adds	r3, r7, r1
 8002928:	2202      	movs	r2, #2
 800292a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800292c:	187b      	adds	r3, r7, r1
 800292e:	2202      	movs	r2, #2
 8002930:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002932:	187b      	adds	r3, r7, r1
 8002934:	2200      	movs	r2, #0
 8002936:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002938:	187b      	adds	r3, r7, r1
 800293a:	2208      	movs	r2, #8
 800293c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800293e:	187b      	adds	r3, r7, r1
 8002940:	2280      	movs	r2, #128	; 0x80
 8002942:	0292      	lsls	r2, r2, #10
 8002944:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002946:	187b      	adds	r3, r7, r1
 8002948:	2280      	movs	r2, #128	; 0x80
 800294a:	0492      	lsls	r2, r2, #18
 800294c:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800294e:	187b      	adds	r3, r7, r1
 8002950:	2280      	movs	r2, #128	; 0x80
 8002952:	0592      	lsls	r2, r2, #22
 8002954:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002956:	187b      	adds	r3, r7, r1
 8002958:	0018      	movs	r0, r3
 800295a:	f000 feb1 	bl	80036c0 <HAL_RCC_OscConfig>
 800295e:	1e03      	subs	r3, r0, #0
 8002960:	d001      	beq.n	8002966 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002962:	f000 f921 	bl	8002ba8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002966:	003b      	movs	r3, r7
 8002968:	2207      	movs	r2, #7
 800296a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800296c:	003b      	movs	r3, r7
 800296e:	2202      	movs	r2, #2
 8002970:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002972:	003b      	movs	r3, r7
 8002974:	2200      	movs	r2, #0
 8002976:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002978:	003b      	movs	r3, r7
 800297a:	2200      	movs	r2, #0
 800297c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800297e:	003b      	movs	r3, r7
 8002980:	2102      	movs	r1, #2
 8002982:	0018      	movs	r0, r3
 8002984:	f001 f9b6 	bl	8003cf4 <HAL_RCC_ClockConfig>
 8002988:	1e03      	subs	r3, r0, #0
 800298a:	d001      	beq.n	8002990 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800298c:	f000 f90c 	bl	8002ba8 <Error_Handler>
  }
}
 8002990:	46c0      	nop			; (mov r8, r8)
 8002992:	46bd      	mov	sp, r7
 8002994:	b013      	add	sp, #76	; 0x4c
 8002996:	bd90      	pop	{r4, r7, pc}

08002998 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b092      	sub	sp, #72	; 0x48
 800299c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800299e:	2338      	movs	r3, #56	; 0x38
 80029a0:	18fb      	adds	r3, r7, r3
 80029a2:	0018      	movs	r0, r3
 80029a4:	2310      	movs	r3, #16
 80029a6:	001a      	movs	r2, r3
 80029a8:	2100      	movs	r1, #0
 80029aa:	f004 fb91 	bl	80070d0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029ae:	232c      	movs	r3, #44	; 0x2c
 80029b0:	18fb      	adds	r3, r7, r3
 80029b2:	0018      	movs	r0, r3
 80029b4:	230c      	movs	r3, #12
 80029b6:	001a      	movs	r2, r3
 80029b8:	2100      	movs	r1, #0
 80029ba:	f004 fb89 	bl	80070d0 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 80029be:	231c      	movs	r3, #28
 80029c0:	18fb      	adds	r3, r7, r3
 80029c2:	0018      	movs	r0, r3
 80029c4:	2310      	movs	r3, #16
 80029c6:	001a      	movs	r2, r3
 80029c8:	2100      	movs	r1, #0
 80029ca:	f004 fb81 	bl	80070d0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80029ce:	003b      	movs	r3, r7
 80029d0:	0018      	movs	r0, r3
 80029d2:	231c      	movs	r3, #28
 80029d4:	001a      	movs	r2, r3
 80029d6:	2100      	movs	r1, #0
 80029d8:	f004 fb7a 	bl	80070d0 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80029dc:	4b44      	ldr	r3, [pc, #272]	; (8002af0 <MX_TIM3_Init+0x158>)
 80029de:	4a45      	ldr	r2, [pc, #276]	; (8002af4 <MX_TIM3_Init+0x15c>)
 80029e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64-1;
 80029e2:	4b43      	ldr	r3, [pc, #268]	; (8002af0 <MX_TIM3_Init+0x158>)
 80029e4:	223f      	movs	r2, #63	; 0x3f
 80029e6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029e8:	4b41      	ldr	r3, [pc, #260]	; (8002af0 <MX_TIM3_Init+0x158>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80029ee:	4b40      	ldr	r3, [pc, #256]	; (8002af0 <MX_TIM3_Init+0x158>)
 80029f0:	4a41      	ldr	r2, [pc, #260]	; (8002af8 <MX_TIM3_Init+0x160>)
 80029f2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029f4:	4b3e      	ldr	r3, [pc, #248]	; (8002af0 <MX_TIM3_Init+0x158>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80029fa:	4b3d      	ldr	r3, [pc, #244]	; (8002af0 <MX_TIM3_Init+0x158>)
 80029fc:	2280      	movs	r2, #128	; 0x80
 80029fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002a00:	4b3b      	ldr	r3, [pc, #236]	; (8002af0 <MX_TIM3_Init+0x158>)
 8002a02:	0018      	movs	r0, r3
 8002a04:	f001 fb20 	bl	8004048 <HAL_TIM_Base_Init>
 8002a08:	1e03      	subs	r3, r0, #0
 8002a0a:	d001      	beq.n	8002a10 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8002a0c:	f000 f8cc 	bl	8002ba8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a10:	2138      	movs	r1, #56	; 0x38
 8002a12:	187b      	adds	r3, r7, r1
 8002a14:	2280      	movs	r2, #128	; 0x80
 8002a16:	0152      	lsls	r2, r2, #5
 8002a18:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002a1a:	187a      	adds	r2, r7, r1
 8002a1c:	4b34      	ldr	r3, [pc, #208]	; (8002af0 <MX_TIM3_Init+0x158>)
 8002a1e:	0011      	movs	r1, r2
 8002a20:	0018      	movs	r0, r3
 8002a22:	f002 f969 	bl	8004cf8 <HAL_TIM_ConfigClockSource>
 8002a26:	1e03      	subs	r3, r0, #0
 8002a28:	d001      	beq.n	8002a2e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8002a2a:	f000 f8bd 	bl	8002ba8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002a2e:	4b30      	ldr	r3, [pc, #192]	; (8002af0 <MX_TIM3_Init+0x158>)
 8002a30:	0018      	movs	r0, r3
 8002a32:	f001 fd25 	bl	8004480 <HAL_TIM_IC_Init>
 8002a36:	1e03      	subs	r3, r0, #0
 8002a38:	d001      	beq.n	8002a3e <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 8002a3a:	f000 f8b5 	bl	8002ba8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002a3e:	4b2c      	ldr	r3, [pc, #176]	; (8002af0 <MX_TIM3_Init+0x158>)
 8002a40:	0018      	movs	r0, r3
 8002a42:	f001 fb59 	bl	80040f8 <HAL_TIM_PWM_Init>
 8002a46:	1e03      	subs	r3, r0, #0
 8002a48:	d001      	beq.n	8002a4e <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 8002a4a:	f000 f8ad 	bl	8002ba8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a4e:	212c      	movs	r1, #44	; 0x2c
 8002a50:	187b      	adds	r3, r7, r1
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a56:	187b      	adds	r3, r7, r1
 8002a58:	2200      	movs	r2, #0
 8002a5a:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a5c:	187a      	adds	r2, r7, r1
 8002a5e:	4b24      	ldr	r3, [pc, #144]	; (8002af0 <MX_TIM3_Init+0x158>)
 8002a60:	0011      	movs	r1, r2
 8002a62:	0018      	movs	r0, r3
 8002a64:	f002 ff60 	bl	8005928 <HAL_TIMEx_MasterConfigSynchronization>
 8002a68:	1e03      	subs	r3, r0, #0
 8002a6a:	d001      	beq.n	8002a70 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002a6c:	f000 f89c 	bl	8002ba8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002a70:	211c      	movs	r1, #28
 8002a72:	187b      	adds	r3, r7, r1
 8002a74:	220a      	movs	r2, #10
 8002a76:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002a78:	187b      	adds	r3, r7, r1
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002a7e:	187b      	adds	r3, r7, r1
 8002a80:	2200      	movs	r2, #0
 8002a82:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8002a84:	187b      	adds	r3, r7, r1
 8002a86:	2200      	movs	r2, #0
 8002a88:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002a8a:	1879      	adds	r1, r7, r1
 8002a8c:	4b18      	ldr	r3, [pc, #96]	; (8002af0 <MX_TIM3_Init+0x158>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	0018      	movs	r0, r3
 8002a92:	f001 ff8d 	bl	80049b0 <HAL_TIM_IC_ConfigChannel>
 8002a96:	1e03      	subs	r3, r0, #0
 8002a98:	d001      	beq.n	8002a9e <MX_TIM3_Init+0x106>
  {
    Error_Handler();
 8002a9a:	f000 f885 	bl	8002ba8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a9e:	003b      	movs	r3, r7
 8002aa0:	2260      	movs	r2, #96	; 0x60
 8002aa2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 10;
 8002aa4:	003b      	movs	r3, r7
 8002aa6:	220a      	movs	r2, #10
 8002aa8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002aaa:	003b      	movs	r3, r7
 8002aac:	2200      	movs	r2, #0
 8002aae:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ab0:	003b      	movs	r3, r7
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002ab6:	0039      	movs	r1, r7
 8002ab8:	4b0d      	ldr	r3, [pc, #52]	; (8002af0 <MX_TIM3_Init+0x158>)
 8002aba:	2204      	movs	r2, #4
 8002abc:	0018      	movs	r0, r3
 8002abe:	f002 f81b 	bl	8004af8 <HAL_TIM_PWM_ConfigChannel>
 8002ac2:	1e03      	subs	r3, r0, #0
 8002ac4:	d001      	beq.n	8002aca <MX_TIM3_Init+0x132>
  {
    Error_Handler();
 8002ac6:	f000 f86f 	bl	8002ba8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002aca:	231c      	movs	r3, #28
 8002acc:	18f9      	adds	r1, r7, r3
 8002ace:	4b08      	ldr	r3, [pc, #32]	; (8002af0 <MX_TIM3_Init+0x158>)
 8002ad0:	2208      	movs	r2, #8
 8002ad2:	0018      	movs	r0, r3
 8002ad4:	f001 ff6c 	bl	80049b0 <HAL_TIM_IC_ConfigChannel>
 8002ad8:	1e03      	subs	r3, r0, #0
 8002ada:	d001      	beq.n	8002ae0 <MX_TIM3_Init+0x148>
  {
    Error_Handler();
 8002adc:	f000 f864 	bl	8002ba8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002ae0:	4b03      	ldr	r3, [pc, #12]	; (8002af0 <MX_TIM3_Init+0x158>)
 8002ae2:	0018      	movs	r0, r3
 8002ae4:	f000 f8fe 	bl	8002ce4 <HAL_TIM_MspPostInit>

}
 8002ae8:	46c0      	nop			; (mov r8, r8)
 8002aea:	46bd      	mov	sp, r7
 8002aec:	b012      	add	sp, #72	; 0x48
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	200001f0 	.word	0x200001f0
 8002af4:	40000400 	.word	0x40000400
 8002af8:	0000ffff 	.word	0x0000ffff

08002afc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002b00:	4b16      	ldr	r3, [pc, #88]	; (8002b5c <MX_USART2_UART_Init+0x60>)
 8002b02:	4a17      	ldr	r2, [pc, #92]	; (8002b60 <MX_USART2_UART_Init+0x64>)
 8002b04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002b06:	4b15      	ldr	r3, [pc, #84]	; (8002b5c <MX_USART2_UART_Init+0x60>)
 8002b08:	22e1      	movs	r2, #225	; 0xe1
 8002b0a:	0252      	lsls	r2, r2, #9
 8002b0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002b0e:	4b13      	ldr	r3, [pc, #76]	; (8002b5c <MX_USART2_UART_Init+0x60>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002b14:	4b11      	ldr	r3, [pc, #68]	; (8002b5c <MX_USART2_UART_Init+0x60>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002b1a:	4b10      	ldr	r3, [pc, #64]	; (8002b5c <MX_USART2_UART_Init+0x60>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002b20:	4b0e      	ldr	r3, [pc, #56]	; (8002b5c <MX_USART2_UART_Init+0x60>)
 8002b22:	220c      	movs	r2, #12
 8002b24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b26:	4b0d      	ldr	r3, [pc, #52]	; (8002b5c <MX_USART2_UART_Init+0x60>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b2c:	4b0b      	ldr	r3, [pc, #44]	; (8002b5c <MX_USART2_UART_Init+0x60>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b32:	4b0a      	ldr	r3, [pc, #40]	; (8002b5c <MX_USART2_UART_Init+0x60>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002b38:	4b08      	ldr	r3, [pc, #32]	; (8002b5c <MX_USART2_UART_Init+0x60>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b3e:	4b07      	ldr	r3, [pc, #28]	; (8002b5c <MX_USART2_UART_Init+0x60>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b44:	4b05      	ldr	r3, [pc, #20]	; (8002b5c <MX_USART2_UART_Init+0x60>)
 8002b46:	0018      	movs	r0, r3
 8002b48:	f002 ff6e 	bl	8005a28 <HAL_UART_Init>
 8002b4c:	1e03      	subs	r3, r0, #0
 8002b4e:	d001      	beq.n	8002b54 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002b50:	f000 f82a 	bl	8002ba8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002b54:	46c0      	nop			; (mov r8, r8)
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	46c0      	nop			; (mov r8, r8)
 8002b5c:	2000023c 	.word	0x2000023c
 8002b60:	40004400 	.word	0x40004400

08002b64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b6a:	4b0e      	ldr	r3, [pc, #56]	; (8002ba4 <MX_GPIO_Init+0x40>)
 8002b6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b6e:	4b0d      	ldr	r3, [pc, #52]	; (8002ba4 <MX_GPIO_Init+0x40>)
 8002b70:	2101      	movs	r1, #1
 8002b72:	430a      	orrs	r2, r1
 8002b74:	635a      	str	r2, [r3, #52]	; 0x34
 8002b76:	4b0b      	ldr	r3, [pc, #44]	; (8002ba4 <MX_GPIO_Init+0x40>)
 8002b78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	607b      	str	r3, [r7, #4]
 8002b80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b82:	4b08      	ldr	r3, [pc, #32]	; (8002ba4 <MX_GPIO_Init+0x40>)
 8002b84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b86:	4b07      	ldr	r3, [pc, #28]	; (8002ba4 <MX_GPIO_Init+0x40>)
 8002b88:	2102      	movs	r1, #2
 8002b8a:	430a      	orrs	r2, r1
 8002b8c:	635a      	str	r2, [r3, #52]	; 0x34
 8002b8e:	4b05      	ldr	r3, [pc, #20]	; (8002ba4 <MX_GPIO_Init+0x40>)
 8002b90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b92:	2202      	movs	r2, #2
 8002b94:	4013      	ands	r3, r2
 8002b96:	603b      	str	r3, [r7, #0]
 8002b98:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002b9a:	46c0      	nop			; (mov r8, r8)
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	b002      	add	sp, #8
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	46c0      	nop			; (mov r8, r8)
 8002ba4:	40021000 	.word	0x40021000

08002ba8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bac:	b672      	cpsid	i
}
 8002bae:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bb0:	e7fe      	b.n	8002bb0 <Error_Handler+0x8>
	...

08002bb4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bba:	4b0f      	ldr	r3, [pc, #60]	; (8002bf8 <HAL_MspInit+0x44>)
 8002bbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bbe:	4b0e      	ldr	r3, [pc, #56]	; (8002bf8 <HAL_MspInit+0x44>)
 8002bc0:	2101      	movs	r1, #1
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	641a      	str	r2, [r3, #64]	; 0x40
 8002bc6:	4b0c      	ldr	r3, [pc, #48]	; (8002bf8 <HAL_MspInit+0x44>)
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	2201      	movs	r2, #1
 8002bcc:	4013      	ands	r3, r2
 8002bce:	607b      	str	r3, [r7, #4]
 8002bd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bd2:	4b09      	ldr	r3, [pc, #36]	; (8002bf8 <HAL_MspInit+0x44>)
 8002bd4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002bd6:	4b08      	ldr	r3, [pc, #32]	; (8002bf8 <HAL_MspInit+0x44>)
 8002bd8:	2180      	movs	r1, #128	; 0x80
 8002bda:	0549      	lsls	r1, r1, #21
 8002bdc:	430a      	orrs	r2, r1
 8002bde:	63da      	str	r2, [r3, #60]	; 0x3c
 8002be0:	4b05      	ldr	r3, [pc, #20]	; (8002bf8 <HAL_MspInit+0x44>)
 8002be2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002be4:	2380      	movs	r3, #128	; 0x80
 8002be6:	055b      	lsls	r3, r3, #21
 8002be8:	4013      	ands	r3, r2
 8002bea:	603b      	str	r3, [r7, #0]
 8002bec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bee:	46c0      	nop			; (mov r8, r8)
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	b002      	add	sp, #8
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	46c0      	nop			; (mov r8, r8)
 8002bf8:	40021000 	.word	0x40021000

08002bfc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bfc:	b590      	push	{r4, r7, lr}
 8002bfe:	b08b      	sub	sp, #44	; 0x2c
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c04:	2414      	movs	r4, #20
 8002c06:	193b      	adds	r3, r7, r4
 8002c08:	0018      	movs	r0, r3
 8002c0a:	2314      	movs	r3, #20
 8002c0c:	001a      	movs	r2, r3
 8002c0e:	2100      	movs	r1, #0
 8002c10:	f004 fa5e 	bl	80070d0 <memset>
  if(htim_base->Instance==TIM3)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a2f      	ldr	r2, [pc, #188]	; (8002cd8 <HAL_TIM_Base_MspInit+0xdc>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d157      	bne.n	8002cce <HAL_TIM_Base_MspInit+0xd2>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c1e:	4b2f      	ldr	r3, [pc, #188]	; (8002cdc <HAL_TIM_Base_MspInit+0xe0>)
 8002c20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c22:	4b2e      	ldr	r3, [pc, #184]	; (8002cdc <HAL_TIM_Base_MspInit+0xe0>)
 8002c24:	2102      	movs	r1, #2
 8002c26:	430a      	orrs	r2, r1
 8002c28:	63da      	str	r2, [r3, #60]	; 0x3c
 8002c2a:	4b2c      	ldr	r3, [pc, #176]	; (8002cdc <HAL_TIM_Base_MspInit+0xe0>)
 8002c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c2e:	2202      	movs	r2, #2
 8002c30:	4013      	ands	r3, r2
 8002c32:	613b      	str	r3, [r7, #16]
 8002c34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c36:	4b29      	ldr	r3, [pc, #164]	; (8002cdc <HAL_TIM_Base_MspInit+0xe0>)
 8002c38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c3a:	4b28      	ldr	r3, [pc, #160]	; (8002cdc <HAL_TIM_Base_MspInit+0xe0>)
 8002c3c:	2101      	movs	r1, #1
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	635a      	str	r2, [r3, #52]	; 0x34
 8002c42:	4b26      	ldr	r3, [pc, #152]	; (8002cdc <HAL_TIM_Base_MspInit+0xe0>)
 8002c44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c46:	2201      	movs	r2, #1
 8002c48:	4013      	ands	r3, r2
 8002c4a:	60fb      	str	r3, [r7, #12]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c4e:	4b23      	ldr	r3, [pc, #140]	; (8002cdc <HAL_TIM_Base_MspInit+0xe0>)
 8002c50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c52:	4b22      	ldr	r3, [pc, #136]	; (8002cdc <HAL_TIM_Base_MspInit+0xe0>)
 8002c54:	2102      	movs	r1, #2
 8002c56:	430a      	orrs	r2, r1
 8002c58:	635a      	str	r2, [r3, #52]	; 0x34
 8002c5a:	4b20      	ldr	r3, [pc, #128]	; (8002cdc <HAL_TIM_Base_MspInit+0xe0>)
 8002c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c5e:	2202      	movs	r2, #2
 8002c60:	4013      	ands	r3, r2
 8002c62:	60bb      	str	r3, [r7, #8]
 8002c64:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = DISTANCE_SENSOR_FRONT_INPUT_CAPTURE_Pin;
 8002c66:	193b      	adds	r3, r7, r4
 8002c68:	2240      	movs	r2, #64	; 0x40
 8002c6a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c6c:	193b      	adds	r3, r7, r4
 8002c6e:	2202      	movs	r2, #2
 8002c70:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c72:	193b      	adds	r3, r7, r4
 8002c74:	2200      	movs	r2, #0
 8002c76:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c78:	193b      	adds	r3, r7, r4
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8002c7e:	193b      	adds	r3, r7, r4
 8002c80:	2201      	movs	r2, #1
 8002c82:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISTANCE_SENSOR_FRONT_INPUT_CAPTURE_GPIO_Port, &GPIO_InitStruct);
 8002c84:	193a      	adds	r2, r7, r4
 8002c86:	23a0      	movs	r3, #160	; 0xa0
 8002c88:	05db      	lsls	r3, r3, #23
 8002c8a:	0011      	movs	r1, r2
 8002c8c:	0018      	movs	r0, r3
 8002c8e:	f000 fb49 	bl	8003324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DISTANCE_SENSOR_BACK_INPUT_CAPTURE_Pin;
 8002c92:	0021      	movs	r1, r4
 8002c94:	187b      	adds	r3, r7, r1
 8002c96:	2201      	movs	r2, #1
 8002c98:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c9a:	187b      	adds	r3, r7, r1
 8002c9c:	2202      	movs	r2, #2
 8002c9e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca0:	187b      	adds	r3, r7, r1
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ca6:	187b      	adds	r3, r7, r1
 8002ca8:	2200      	movs	r2, #0
 8002caa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8002cac:	187b      	adds	r3, r7, r1
 8002cae:	2201      	movs	r2, #1
 8002cb0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISTANCE_SENSOR_BACK_INPUT_CAPTURE_GPIO_Port, &GPIO_InitStruct);
 8002cb2:	187b      	adds	r3, r7, r1
 8002cb4:	4a0a      	ldr	r2, [pc, #40]	; (8002ce0 <HAL_TIM_Base_MspInit+0xe4>)
 8002cb6:	0019      	movs	r1, r3
 8002cb8:	0010      	movs	r0, r2
 8002cba:	f000 fb33 	bl	8003324 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	2010      	movs	r0, #16
 8002cc4:	f000 fafc 	bl	80032c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002cc8:	2010      	movs	r0, #16
 8002cca:	f000 fb0e 	bl	80032ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002cce:	46c0      	nop			; (mov r8, r8)
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	b00b      	add	sp, #44	; 0x2c
 8002cd4:	bd90      	pop	{r4, r7, pc}
 8002cd6:	46c0      	nop			; (mov r8, r8)
 8002cd8:	40000400 	.word	0x40000400
 8002cdc:	40021000 	.word	0x40021000
 8002ce0:	50000400 	.word	0x50000400

08002ce4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ce4:	b590      	push	{r4, r7, lr}
 8002ce6:	b089      	sub	sp, #36	; 0x24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cec:	240c      	movs	r4, #12
 8002cee:	193b      	adds	r3, r7, r4
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	2314      	movs	r3, #20
 8002cf4:	001a      	movs	r2, r3
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	f004 f9ea 	bl	80070d0 <memset>
  if(htim->Instance==TIM3)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a14      	ldr	r2, [pc, #80]	; (8002d54 <HAL_TIM_MspPostInit+0x70>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d122      	bne.n	8002d4c <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d06:	4b14      	ldr	r3, [pc, #80]	; (8002d58 <HAL_TIM_MspPostInit+0x74>)
 8002d08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d0a:	4b13      	ldr	r3, [pc, #76]	; (8002d58 <HAL_TIM_MspPostInit+0x74>)
 8002d0c:	2101      	movs	r1, #1
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	635a      	str	r2, [r3, #52]	; 0x34
 8002d12:	4b11      	ldr	r3, [pc, #68]	; (8002d58 <HAL_TIM_MspPostInit+0x74>)
 8002d14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d16:	2201      	movs	r2, #1
 8002d18:	4013      	ands	r3, r2
 8002d1a:	60bb      	str	r3, [r7, #8]
 8002d1c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = DISTANCE_SENSOR_PULSE_Pin;
 8002d1e:	0021      	movs	r1, r4
 8002d20:	187b      	adds	r3, r7, r1
 8002d22:	2280      	movs	r2, #128	; 0x80
 8002d24:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d26:	187b      	adds	r3, r7, r1
 8002d28:	2202      	movs	r2, #2
 8002d2a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d2c:	187b      	adds	r3, r7, r1
 8002d2e:	2200      	movs	r2, #0
 8002d30:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d32:	187b      	adds	r3, r7, r1
 8002d34:	2200      	movs	r2, #0
 8002d36:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8002d38:	187b      	adds	r3, r7, r1
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISTANCE_SENSOR_PULSE_GPIO_Port, &GPIO_InitStruct);
 8002d3e:	187a      	adds	r2, r7, r1
 8002d40:	23a0      	movs	r3, #160	; 0xa0
 8002d42:	05db      	lsls	r3, r3, #23
 8002d44:	0011      	movs	r1, r2
 8002d46:	0018      	movs	r0, r3
 8002d48:	f000 faec 	bl	8003324 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002d4c:	46c0      	nop			; (mov r8, r8)
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	b009      	add	sp, #36	; 0x24
 8002d52:	bd90      	pop	{r4, r7, pc}
 8002d54:	40000400 	.word	0x40000400
 8002d58:	40021000 	.word	0x40021000

08002d5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d5c:	b590      	push	{r4, r7, lr}
 8002d5e:	b08b      	sub	sp, #44	; 0x2c
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d64:	2414      	movs	r4, #20
 8002d66:	193b      	adds	r3, r7, r4
 8002d68:	0018      	movs	r0, r3
 8002d6a:	2314      	movs	r3, #20
 8002d6c:	001a      	movs	r2, r3
 8002d6e:	2100      	movs	r1, #0
 8002d70:	f004 f9ae 	bl	80070d0 <memset>
  if(huart->Instance==USART2)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a1b      	ldr	r2, [pc, #108]	; (8002de8 <HAL_UART_MspInit+0x8c>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d130      	bne.n	8002de0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d7e:	4b1b      	ldr	r3, [pc, #108]	; (8002dec <HAL_UART_MspInit+0x90>)
 8002d80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d82:	4b1a      	ldr	r3, [pc, #104]	; (8002dec <HAL_UART_MspInit+0x90>)
 8002d84:	2180      	movs	r1, #128	; 0x80
 8002d86:	0289      	lsls	r1, r1, #10
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d8c:	4b17      	ldr	r3, [pc, #92]	; (8002dec <HAL_UART_MspInit+0x90>)
 8002d8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d90:	2380      	movs	r3, #128	; 0x80
 8002d92:	029b      	lsls	r3, r3, #10
 8002d94:	4013      	ands	r3, r2
 8002d96:	613b      	str	r3, [r7, #16]
 8002d98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d9a:	4b14      	ldr	r3, [pc, #80]	; (8002dec <HAL_UART_MspInit+0x90>)
 8002d9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d9e:	4b13      	ldr	r3, [pc, #76]	; (8002dec <HAL_UART_MspInit+0x90>)
 8002da0:	2101      	movs	r1, #1
 8002da2:	430a      	orrs	r2, r1
 8002da4:	635a      	str	r2, [r3, #52]	; 0x34
 8002da6:	4b11      	ldr	r3, [pc, #68]	; (8002dec <HAL_UART_MspInit+0x90>)
 8002da8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002daa:	2201      	movs	r2, #1
 8002dac:	4013      	ands	r3, r2
 8002dae:	60fb      	str	r3, [r7, #12]
 8002db0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002db2:	0021      	movs	r1, r4
 8002db4:	187b      	adds	r3, r7, r1
 8002db6:	220c      	movs	r2, #12
 8002db8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dba:	187b      	adds	r3, r7, r1
 8002dbc:	2202      	movs	r2, #2
 8002dbe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc0:	187b      	adds	r3, r7, r1
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc6:	187b      	adds	r3, r7, r1
 8002dc8:	2200      	movs	r2, #0
 8002dca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002dcc:	187b      	adds	r3, r7, r1
 8002dce:	2201      	movs	r2, #1
 8002dd0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dd2:	187a      	adds	r2, r7, r1
 8002dd4:	23a0      	movs	r3, #160	; 0xa0
 8002dd6:	05db      	lsls	r3, r3, #23
 8002dd8:	0011      	movs	r1, r2
 8002dda:	0018      	movs	r0, r3
 8002ddc:	f000 faa2 	bl	8003324 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002de0:	46c0      	nop			; (mov r8, r8)
 8002de2:	46bd      	mov	sp, r7
 8002de4:	b00b      	add	sp, #44	; 0x2c
 8002de6:	bd90      	pop	{r4, r7, pc}
 8002de8:	40004400 	.word	0x40004400
 8002dec:	40021000 	.word	0x40021000

08002df0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002df4:	e7fe      	b.n	8002df4 <NMI_Handler+0x4>

08002df6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002df6:	b580      	push	{r7, lr}
 8002df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002dfa:	e7fe      	b.n	8002dfa <HardFault_Handler+0x4>

08002dfc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002e00:	46c0      	nop			; (mov r8, r8)
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}

08002e06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e06:	b580      	push	{r7, lr}
 8002e08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e0a:	46c0      	nop			; (mov r8, r8)
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e14:	f000 f968 	bl	80030e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e18:	46c0      	nop			; (mov r8, r8)
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
	...

08002e20 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e24:	4b03      	ldr	r3, [pc, #12]	; (8002e34 <TIM3_IRQHandler+0x14>)
 8002e26:	0018      	movs	r0, r3
 8002e28:	f001 fcba 	bl	80047a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002e2c:	46c0      	nop			; (mov r8, r8)
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	46c0      	nop			; (mov r8, r8)
 8002e34:	200001f0 	.word	0x200001f0

08002e38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  return 1;
 8002e3c:	2301      	movs	r3, #1
}
 8002e3e:	0018      	movs	r0, r3
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <_kill>:

int _kill(int pid, int sig)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002e4e:	f004 f999 	bl	8007184 <__errno>
 8002e52:	0003      	movs	r3, r0
 8002e54:	2216      	movs	r2, #22
 8002e56:	601a      	str	r2, [r3, #0]
  return -1;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	425b      	negs	r3, r3
}
 8002e5c:	0018      	movs	r0, r3
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	b002      	add	sp, #8
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <_exit>:

void _exit (int status)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	425a      	negs	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	0011      	movs	r1, r2
 8002e74:	0018      	movs	r0, r3
 8002e76:	f7ff ffe5 	bl	8002e44 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002e7a:	e7fe      	b.n	8002e7a <_exit+0x16>

08002e7c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	60b9      	str	r1, [r7, #8]
 8002e86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e88:	2300      	movs	r3, #0
 8002e8a:	617b      	str	r3, [r7, #20]
 8002e8c:	e00a      	b.n	8002ea4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002e8e:	e000      	b.n	8002e92 <_read+0x16>
 8002e90:	bf00      	nop
 8002e92:	0001      	movs	r1, r0
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	1c5a      	adds	r2, r3, #1
 8002e98:	60ba      	str	r2, [r7, #8]
 8002e9a:	b2ca      	uxtb	r2, r1
 8002e9c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	617b      	str	r3, [r7, #20]
 8002ea4:	697a      	ldr	r2, [r7, #20]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	dbf0      	blt.n	8002e8e <_read+0x12>
  }

  return len;
 8002eac:	687b      	ldr	r3, [r7, #4]
}
 8002eae:	0018      	movs	r0, r3
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	b006      	add	sp, #24
 8002eb4:	bd80      	pop	{r7, pc}

08002eb6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b086      	sub	sp, #24
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	60f8      	str	r0, [r7, #12]
 8002ebe:	60b9      	str	r1, [r7, #8]
 8002ec0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	617b      	str	r3, [r7, #20]
 8002ec6:	e009      	b.n	8002edc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	1c5a      	adds	r2, r3, #1
 8002ecc:	60ba      	str	r2, [r7, #8]
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	e000      	b.n	8002ed6 <_write+0x20>
 8002ed4:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	3301      	adds	r3, #1
 8002eda:	617b      	str	r3, [r7, #20]
 8002edc:	697a      	ldr	r2, [r7, #20]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	dbf1      	blt.n	8002ec8 <_write+0x12>
  }
  return len;
 8002ee4:	687b      	ldr	r3, [r7, #4]
}
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	b006      	add	sp, #24
 8002eec:	bd80      	pop	{r7, pc}

08002eee <_close>:

int _close(int file)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b082      	sub	sp, #8
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	425b      	negs	r3, r3
}
 8002efa:	0018      	movs	r0, r3
 8002efc:	46bd      	mov	sp, r7
 8002efe:	b002      	add	sp, #8
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b082      	sub	sp, #8
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
 8002f0a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	2280      	movs	r2, #128	; 0x80
 8002f10:	0192      	lsls	r2, r2, #6
 8002f12:	605a      	str	r2, [r3, #4]
  return 0;
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	0018      	movs	r0, r3
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	b002      	add	sp, #8
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <_isatty>:

int _isatty(int file)
{
 8002f1e:	b580      	push	{r7, lr}
 8002f20:	b082      	sub	sp, #8
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002f26:	2301      	movs	r3, #1
}
 8002f28:	0018      	movs	r0, r3
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	b002      	add	sp, #8
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	0018      	movs	r0, r3
 8002f40:	46bd      	mov	sp, r7
 8002f42:	b004      	add	sp, #16
 8002f44:	bd80      	pop	{r7, pc}
	...

08002f48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b086      	sub	sp, #24
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f50:	4a14      	ldr	r2, [pc, #80]	; (8002fa4 <_sbrk+0x5c>)
 8002f52:	4b15      	ldr	r3, [pc, #84]	; (8002fa8 <_sbrk+0x60>)
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f5c:	4b13      	ldr	r3, [pc, #76]	; (8002fac <_sbrk+0x64>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d102      	bne.n	8002f6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f64:	4b11      	ldr	r3, [pc, #68]	; (8002fac <_sbrk+0x64>)
 8002f66:	4a12      	ldr	r2, [pc, #72]	; (8002fb0 <_sbrk+0x68>)
 8002f68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f6a:	4b10      	ldr	r3, [pc, #64]	; (8002fac <_sbrk+0x64>)
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	18d3      	adds	r3, r2, r3
 8002f72:	693a      	ldr	r2, [r7, #16]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d207      	bcs.n	8002f88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f78:	f004 f904 	bl	8007184 <__errno>
 8002f7c:	0003      	movs	r3, r0
 8002f7e:	220c      	movs	r2, #12
 8002f80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f82:	2301      	movs	r3, #1
 8002f84:	425b      	negs	r3, r3
 8002f86:	e009      	b.n	8002f9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f88:	4b08      	ldr	r3, [pc, #32]	; (8002fac <_sbrk+0x64>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f8e:	4b07      	ldr	r3, [pc, #28]	; (8002fac <_sbrk+0x64>)
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	18d2      	adds	r2, r2, r3
 8002f96:	4b05      	ldr	r3, [pc, #20]	; (8002fac <_sbrk+0x64>)
 8002f98:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
}
 8002f9c:	0018      	movs	r0, r3
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	b006      	add	sp, #24
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	20002000 	.word	0x20002000
 8002fa8:	00000400 	.word	0x00000400
 8002fac:	20000320 	.word	0x20000320
 8002fb0:	20000478 	.word	0x20000478

08002fb4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002fb8:	46c0      	nop			; (mov r8, r8)
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
	...

08002fc0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002fc0:	480d      	ldr	r0, [pc, #52]	; (8002ff8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002fc2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002fc4:	f7ff fff6 	bl	8002fb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fc8:	480c      	ldr	r0, [pc, #48]	; (8002ffc <LoopForever+0x6>)
  ldr r1, =_edata
 8002fca:	490d      	ldr	r1, [pc, #52]	; (8003000 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002fcc:	4a0d      	ldr	r2, [pc, #52]	; (8003004 <LoopForever+0xe>)
  movs r3, #0
 8002fce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fd0:	e002      	b.n	8002fd8 <LoopCopyDataInit>

08002fd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fd6:	3304      	adds	r3, #4

08002fd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fdc:	d3f9      	bcc.n	8002fd2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fde:	4a0a      	ldr	r2, [pc, #40]	; (8003008 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002fe0:	4c0a      	ldr	r4, [pc, #40]	; (800300c <LoopForever+0x16>)
  movs r3, #0
 8002fe2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fe4:	e001      	b.n	8002fea <LoopFillZerobss>

08002fe6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fe6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fe8:	3204      	adds	r2, #4

08002fea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fec:	d3fb      	bcc.n	8002fe6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002fee:	f004 f8cf 	bl	8007190 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002ff2:	f7ff fc2d 	bl	8002850 <main>

08002ff6 <LoopForever>:

LoopForever:
  b LoopForever
 8002ff6:	e7fe      	b.n	8002ff6 <LoopForever>
  ldr   r0, =_estack
 8002ff8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002ffc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003000:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003004:	08009924 	.word	0x08009924
  ldr r2, =_sbss
 8003008:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800300c:	20000474 	.word	0x20000474

08003010 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003010:	e7fe      	b.n	8003010 <ADC1_IRQHandler>
	...

08003014 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800301a:	1dfb      	adds	r3, r7, #7
 800301c:	2200      	movs	r2, #0
 800301e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003020:	4b0b      	ldr	r3, [pc, #44]	; (8003050 <HAL_Init+0x3c>)
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	4b0a      	ldr	r3, [pc, #40]	; (8003050 <HAL_Init+0x3c>)
 8003026:	2180      	movs	r1, #128	; 0x80
 8003028:	0049      	lsls	r1, r1, #1
 800302a:	430a      	orrs	r2, r1
 800302c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800302e:	2003      	movs	r0, #3
 8003030:	f000 f810 	bl	8003054 <HAL_InitTick>
 8003034:	1e03      	subs	r3, r0, #0
 8003036:	d003      	beq.n	8003040 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003038:	1dfb      	adds	r3, r7, #7
 800303a:	2201      	movs	r2, #1
 800303c:	701a      	strb	r2, [r3, #0]
 800303e:	e001      	b.n	8003044 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003040:	f7ff fdb8 	bl	8002bb4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003044:	1dfb      	adds	r3, r7, #7
 8003046:	781b      	ldrb	r3, [r3, #0]
}
 8003048:	0018      	movs	r0, r3
 800304a:	46bd      	mov	sp, r7
 800304c:	b002      	add	sp, #8
 800304e:	bd80      	pop	{r7, pc}
 8003050:	40022000 	.word	0x40022000

08003054 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003054:	b590      	push	{r4, r7, lr}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800305c:	230f      	movs	r3, #15
 800305e:	18fb      	adds	r3, r7, r3
 8003060:	2200      	movs	r2, #0
 8003062:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003064:	4b1d      	ldr	r3, [pc, #116]	; (80030dc <HAL_InitTick+0x88>)
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d02b      	beq.n	80030c4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800306c:	4b1c      	ldr	r3, [pc, #112]	; (80030e0 <HAL_InitTick+0x8c>)
 800306e:	681c      	ldr	r4, [r3, #0]
 8003070:	4b1a      	ldr	r3, [pc, #104]	; (80030dc <HAL_InitTick+0x88>)
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	0019      	movs	r1, r3
 8003076:	23fa      	movs	r3, #250	; 0xfa
 8003078:	0098      	lsls	r0, r3, #2
 800307a:	f7fd f861 	bl	8000140 <__udivsi3>
 800307e:	0003      	movs	r3, r0
 8003080:	0019      	movs	r1, r3
 8003082:	0020      	movs	r0, r4
 8003084:	f7fd f85c 	bl	8000140 <__udivsi3>
 8003088:	0003      	movs	r3, r0
 800308a:	0018      	movs	r0, r3
 800308c:	f000 f93d 	bl	800330a <HAL_SYSTICK_Config>
 8003090:	1e03      	subs	r3, r0, #0
 8003092:	d112      	bne.n	80030ba <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b03      	cmp	r3, #3
 8003098:	d80a      	bhi.n	80030b0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800309a:	6879      	ldr	r1, [r7, #4]
 800309c:	2301      	movs	r3, #1
 800309e:	425b      	negs	r3, r3
 80030a0:	2200      	movs	r2, #0
 80030a2:	0018      	movs	r0, r3
 80030a4:	f000 f90c 	bl	80032c0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030a8:	4b0e      	ldr	r3, [pc, #56]	; (80030e4 <HAL_InitTick+0x90>)
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	601a      	str	r2, [r3, #0]
 80030ae:	e00d      	b.n	80030cc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80030b0:	230f      	movs	r3, #15
 80030b2:	18fb      	adds	r3, r7, r3
 80030b4:	2201      	movs	r2, #1
 80030b6:	701a      	strb	r2, [r3, #0]
 80030b8:	e008      	b.n	80030cc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80030ba:	230f      	movs	r3, #15
 80030bc:	18fb      	adds	r3, r7, r3
 80030be:	2201      	movs	r2, #1
 80030c0:	701a      	strb	r2, [r3, #0]
 80030c2:	e003      	b.n	80030cc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80030c4:	230f      	movs	r3, #15
 80030c6:	18fb      	adds	r3, r7, r3
 80030c8:	2201      	movs	r2, #1
 80030ca:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80030cc:	230f      	movs	r3, #15
 80030ce:	18fb      	adds	r3, r7, r3
 80030d0:	781b      	ldrb	r3, [r3, #0]
}
 80030d2:	0018      	movs	r0, r3
 80030d4:	46bd      	mov	sp, r7
 80030d6:	b005      	add	sp, #20
 80030d8:	bd90      	pop	{r4, r7, pc}
 80030da:	46c0      	nop			; (mov r8, r8)
 80030dc:	20000008 	.word	0x20000008
 80030e0:	20000000 	.word	0x20000000
 80030e4:	20000004 	.word	0x20000004

080030e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80030ec:	4b05      	ldr	r3, [pc, #20]	; (8003104 <HAL_IncTick+0x1c>)
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	001a      	movs	r2, r3
 80030f2:	4b05      	ldr	r3, [pc, #20]	; (8003108 <HAL_IncTick+0x20>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	18d2      	adds	r2, r2, r3
 80030f8:	4b03      	ldr	r3, [pc, #12]	; (8003108 <HAL_IncTick+0x20>)
 80030fa:	601a      	str	r2, [r3, #0]
}
 80030fc:	46c0      	nop			; (mov r8, r8)
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	46c0      	nop			; (mov r8, r8)
 8003104:	20000008 	.word	0x20000008
 8003108:	20000324 	.word	0x20000324

0800310c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	af00      	add	r7, sp, #0
  return uwTick;
 8003110:	4b02      	ldr	r3, [pc, #8]	; (800311c <HAL_GetTick+0x10>)
 8003112:	681b      	ldr	r3, [r3, #0]
}
 8003114:	0018      	movs	r0, r3
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	46c0      	nop			; (mov r8, r8)
 800311c:	20000324 	.word	0x20000324

08003120 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003128:	f7ff fff0 	bl	800310c <HAL_GetTick>
 800312c:	0003      	movs	r3, r0
 800312e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	3301      	adds	r3, #1
 8003138:	d005      	beq.n	8003146 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800313a:	4b0a      	ldr	r3, [pc, #40]	; (8003164 <HAL_Delay+0x44>)
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	001a      	movs	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	189b      	adds	r3, r3, r2
 8003144:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003146:	46c0      	nop			; (mov r8, r8)
 8003148:	f7ff ffe0 	bl	800310c <HAL_GetTick>
 800314c:	0002      	movs	r2, r0
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	429a      	cmp	r2, r3
 8003156:	d8f7      	bhi.n	8003148 <HAL_Delay+0x28>
  {
  }
}
 8003158:	46c0      	nop			; (mov r8, r8)
 800315a:	46c0      	nop			; (mov r8, r8)
 800315c:	46bd      	mov	sp, r7
 800315e:	b004      	add	sp, #16
 8003160:	bd80      	pop	{r7, pc}
 8003162:	46c0      	nop			; (mov r8, r8)
 8003164:	20000008 	.word	0x20000008

08003168 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	0002      	movs	r2, r0
 8003170:	1dfb      	adds	r3, r7, #7
 8003172:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003174:	1dfb      	adds	r3, r7, #7
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	2b7f      	cmp	r3, #127	; 0x7f
 800317a:	d809      	bhi.n	8003190 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800317c:	1dfb      	adds	r3, r7, #7
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	001a      	movs	r2, r3
 8003182:	231f      	movs	r3, #31
 8003184:	401a      	ands	r2, r3
 8003186:	4b04      	ldr	r3, [pc, #16]	; (8003198 <__NVIC_EnableIRQ+0x30>)
 8003188:	2101      	movs	r1, #1
 800318a:	4091      	lsls	r1, r2
 800318c:	000a      	movs	r2, r1
 800318e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003190:	46c0      	nop			; (mov r8, r8)
 8003192:	46bd      	mov	sp, r7
 8003194:	b002      	add	sp, #8
 8003196:	bd80      	pop	{r7, pc}
 8003198:	e000e100 	.word	0xe000e100

0800319c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800319c:	b590      	push	{r4, r7, lr}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	0002      	movs	r2, r0
 80031a4:	6039      	str	r1, [r7, #0]
 80031a6:	1dfb      	adds	r3, r7, #7
 80031a8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80031aa:	1dfb      	adds	r3, r7, #7
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	2b7f      	cmp	r3, #127	; 0x7f
 80031b0:	d828      	bhi.n	8003204 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031b2:	4a2f      	ldr	r2, [pc, #188]	; (8003270 <__NVIC_SetPriority+0xd4>)
 80031b4:	1dfb      	adds	r3, r7, #7
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	b25b      	sxtb	r3, r3
 80031ba:	089b      	lsrs	r3, r3, #2
 80031bc:	33c0      	adds	r3, #192	; 0xc0
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	589b      	ldr	r3, [r3, r2]
 80031c2:	1dfa      	adds	r2, r7, #7
 80031c4:	7812      	ldrb	r2, [r2, #0]
 80031c6:	0011      	movs	r1, r2
 80031c8:	2203      	movs	r2, #3
 80031ca:	400a      	ands	r2, r1
 80031cc:	00d2      	lsls	r2, r2, #3
 80031ce:	21ff      	movs	r1, #255	; 0xff
 80031d0:	4091      	lsls	r1, r2
 80031d2:	000a      	movs	r2, r1
 80031d4:	43d2      	mvns	r2, r2
 80031d6:	401a      	ands	r2, r3
 80031d8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	019b      	lsls	r3, r3, #6
 80031de:	22ff      	movs	r2, #255	; 0xff
 80031e0:	401a      	ands	r2, r3
 80031e2:	1dfb      	adds	r3, r7, #7
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	0018      	movs	r0, r3
 80031e8:	2303      	movs	r3, #3
 80031ea:	4003      	ands	r3, r0
 80031ec:	00db      	lsls	r3, r3, #3
 80031ee:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031f0:	481f      	ldr	r0, [pc, #124]	; (8003270 <__NVIC_SetPriority+0xd4>)
 80031f2:	1dfb      	adds	r3, r7, #7
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	b25b      	sxtb	r3, r3
 80031f8:	089b      	lsrs	r3, r3, #2
 80031fa:	430a      	orrs	r2, r1
 80031fc:	33c0      	adds	r3, #192	; 0xc0
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003202:	e031      	b.n	8003268 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003204:	4a1b      	ldr	r2, [pc, #108]	; (8003274 <__NVIC_SetPriority+0xd8>)
 8003206:	1dfb      	adds	r3, r7, #7
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	0019      	movs	r1, r3
 800320c:	230f      	movs	r3, #15
 800320e:	400b      	ands	r3, r1
 8003210:	3b08      	subs	r3, #8
 8003212:	089b      	lsrs	r3, r3, #2
 8003214:	3306      	adds	r3, #6
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	18d3      	adds	r3, r2, r3
 800321a:	3304      	adds	r3, #4
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	1dfa      	adds	r2, r7, #7
 8003220:	7812      	ldrb	r2, [r2, #0]
 8003222:	0011      	movs	r1, r2
 8003224:	2203      	movs	r2, #3
 8003226:	400a      	ands	r2, r1
 8003228:	00d2      	lsls	r2, r2, #3
 800322a:	21ff      	movs	r1, #255	; 0xff
 800322c:	4091      	lsls	r1, r2
 800322e:	000a      	movs	r2, r1
 8003230:	43d2      	mvns	r2, r2
 8003232:	401a      	ands	r2, r3
 8003234:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	019b      	lsls	r3, r3, #6
 800323a:	22ff      	movs	r2, #255	; 0xff
 800323c:	401a      	ands	r2, r3
 800323e:	1dfb      	adds	r3, r7, #7
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	0018      	movs	r0, r3
 8003244:	2303      	movs	r3, #3
 8003246:	4003      	ands	r3, r0
 8003248:	00db      	lsls	r3, r3, #3
 800324a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800324c:	4809      	ldr	r0, [pc, #36]	; (8003274 <__NVIC_SetPriority+0xd8>)
 800324e:	1dfb      	adds	r3, r7, #7
 8003250:	781b      	ldrb	r3, [r3, #0]
 8003252:	001c      	movs	r4, r3
 8003254:	230f      	movs	r3, #15
 8003256:	4023      	ands	r3, r4
 8003258:	3b08      	subs	r3, #8
 800325a:	089b      	lsrs	r3, r3, #2
 800325c:	430a      	orrs	r2, r1
 800325e:	3306      	adds	r3, #6
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	18c3      	adds	r3, r0, r3
 8003264:	3304      	adds	r3, #4
 8003266:	601a      	str	r2, [r3, #0]
}
 8003268:	46c0      	nop			; (mov r8, r8)
 800326a:	46bd      	mov	sp, r7
 800326c:	b003      	add	sp, #12
 800326e:	bd90      	pop	{r4, r7, pc}
 8003270:	e000e100 	.word	0xe000e100
 8003274:	e000ed00 	.word	0xe000ed00

08003278 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	1e5a      	subs	r2, r3, #1
 8003284:	2380      	movs	r3, #128	; 0x80
 8003286:	045b      	lsls	r3, r3, #17
 8003288:	429a      	cmp	r2, r3
 800328a:	d301      	bcc.n	8003290 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800328c:	2301      	movs	r3, #1
 800328e:	e010      	b.n	80032b2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003290:	4b0a      	ldr	r3, [pc, #40]	; (80032bc <SysTick_Config+0x44>)
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	3a01      	subs	r2, #1
 8003296:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003298:	2301      	movs	r3, #1
 800329a:	425b      	negs	r3, r3
 800329c:	2103      	movs	r1, #3
 800329e:	0018      	movs	r0, r3
 80032a0:	f7ff ff7c 	bl	800319c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032a4:	4b05      	ldr	r3, [pc, #20]	; (80032bc <SysTick_Config+0x44>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032aa:	4b04      	ldr	r3, [pc, #16]	; (80032bc <SysTick_Config+0x44>)
 80032ac:	2207      	movs	r2, #7
 80032ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	0018      	movs	r0, r3
 80032b4:	46bd      	mov	sp, r7
 80032b6:	b002      	add	sp, #8
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	46c0      	nop			; (mov r8, r8)
 80032bc:	e000e010 	.word	0xe000e010

080032c0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	60b9      	str	r1, [r7, #8]
 80032c8:	607a      	str	r2, [r7, #4]
 80032ca:	210f      	movs	r1, #15
 80032cc:	187b      	adds	r3, r7, r1
 80032ce:	1c02      	adds	r2, r0, #0
 80032d0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80032d2:	68ba      	ldr	r2, [r7, #8]
 80032d4:	187b      	adds	r3, r7, r1
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	b25b      	sxtb	r3, r3
 80032da:	0011      	movs	r1, r2
 80032dc:	0018      	movs	r0, r3
 80032de:	f7ff ff5d 	bl	800319c <__NVIC_SetPriority>
}
 80032e2:	46c0      	nop			; (mov r8, r8)
 80032e4:	46bd      	mov	sp, r7
 80032e6:	b004      	add	sp, #16
 80032e8:	bd80      	pop	{r7, pc}

080032ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032ea:	b580      	push	{r7, lr}
 80032ec:	b082      	sub	sp, #8
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	0002      	movs	r2, r0
 80032f2:	1dfb      	adds	r3, r7, #7
 80032f4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032f6:	1dfb      	adds	r3, r7, #7
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	b25b      	sxtb	r3, r3
 80032fc:	0018      	movs	r0, r3
 80032fe:	f7ff ff33 	bl	8003168 <__NVIC_EnableIRQ>
}
 8003302:	46c0      	nop			; (mov r8, r8)
 8003304:	46bd      	mov	sp, r7
 8003306:	b002      	add	sp, #8
 8003308:	bd80      	pop	{r7, pc}

0800330a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800330a:	b580      	push	{r7, lr}
 800330c:	b082      	sub	sp, #8
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	0018      	movs	r0, r3
 8003316:	f7ff ffaf 	bl	8003278 <SysTick_Config>
 800331a:	0003      	movs	r3, r0
}
 800331c:	0018      	movs	r0, r3
 800331e:	46bd      	mov	sp, r7
 8003320:	b002      	add	sp, #8
 8003322:	bd80      	pop	{r7, pc}

08003324 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b086      	sub	sp, #24
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800332e:	2300      	movs	r3, #0
 8003330:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003332:	e147      	b.n	80035c4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	2101      	movs	r1, #1
 800333a:	697a      	ldr	r2, [r7, #20]
 800333c:	4091      	lsls	r1, r2
 800333e:	000a      	movs	r2, r1
 8003340:	4013      	ands	r3, r2
 8003342:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d100      	bne.n	800334c <HAL_GPIO_Init+0x28>
 800334a:	e138      	b.n	80035be <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	2203      	movs	r2, #3
 8003352:	4013      	ands	r3, r2
 8003354:	2b01      	cmp	r3, #1
 8003356:	d005      	beq.n	8003364 <HAL_GPIO_Init+0x40>
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	2203      	movs	r2, #3
 800335e:	4013      	ands	r3, r2
 8003360:	2b02      	cmp	r3, #2
 8003362:	d130      	bne.n	80033c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	2203      	movs	r2, #3
 8003370:	409a      	lsls	r2, r3
 8003372:	0013      	movs	r3, r2
 8003374:	43da      	mvns	r2, r3
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	4013      	ands	r3, r2
 800337a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	68da      	ldr	r2, [r3, #12]
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	005b      	lsls	r3, r3, #1
 8003384:	409a      	lsls	r2, r3
 8003386:	0013      	movs	r3, r2
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	4313      	orrs	r3, r2
 800338c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	693a      	ldr	r2, [r7, #16]
 8003392:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800339a:	2201      	movs	r2, #1
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	409a      	lsls	r2, r3
 80033a0:	0013      	movs	r3, r2
 80033a2:	43da      	mvns	r2, r3
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	4013      	ands	r3, r2
 80033a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	091b      	lsrs	r3, r3, #4
 80033b0:	2201      	movs	r2, #1
 80033b2:	401a      	ands	r2, r3
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	409a      	lsls	r2, r3
 80033b8:	0013      	movs	r3, r2
 80033ba:	693a      	ldr	r2, [r7, #16]
 80033bc:	4313      	orrs	r3, r2
 80033be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	693a      	ldr	r2, [r7, #16]
 80033c4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	2203      	movs	r2, #3
 80033cc:	4013      	ands	r3, r2
 80033ce:	2b03      	cmp	r3, #3
 80033d0:	d017      	beq.n	8003402 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	68db      	ldr	r3, [r3, #12]
 80033d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	2203      	movs	r2, #3
 80033de:	409a      	lsls	r2, r3
 80033e0:	0013      	movs	r3, r2
 80033e2:	43da      	mvns	r2, r3
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	4013      	ands	r3, r2
 80033e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	689a      	ldr	r2, [r3, #8]
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	005b      	lsls	r3, r3, #1
 80033f2:	409a      	lsls	r2, r3
 80033f4:	0013      	movs	r3, r2
 80033f6:	693a      	ldr	r2, [r7, #16]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	2203      	movs	r2, #3
 8003408:	4013      	ands	r3, r2
 800340a:	2b02      	cmp	r3, #2
 800340c:	d123      	bne.n	8003456 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	08da      	lsrs	r2, r3, #3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	3208      	adds	r2, #8
 8003416:	0092      	lsls	r2, r2, #2
 8003418:	58d3      	ldr	r3, [r2, r3]
 800341a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	2207      	movs	r2, #7
 8003420:	4013      	ands	r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	220f      	movs	r2, #15
 8003426:	409a      	lsls	r2, r3
 8003428:	0013      	movs	r3, r2
 800342a:	43da      	mvns	r2, r3
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	4013      	ands	r3, r2
 8003430:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	691a      	ldr	r2, [r3, #16]
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	2107      	movs	r1, #7
 800343a:	400b      	ands	r3, r1
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	409a      	lsls	r2, r3
 8003440:	0013      	movs	r3, r2
 8003442:	693a      	ldr	r2, [r7, #16]
 8003444:	4313      	orrs	r3, r2
 8003446:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	08da      	lsrs	r2, r3, #3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	3208      	adds	r2, #8
 8003450:	0092      	lsls	r2, r2, #2
 8003452:	6939      	ldr	r1, [r7, #16]
 8003454:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	005b      	lsls	r3, r3, #1
 8003460:	2203      	movs	r2, #3
 8003462:	409a      	lsls	r2, r3
 8003464:	0013      	movs	r3, r2
 8003466:	43da      	mvns	r2, r3
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	4013      	ands	r3, r2
 800346c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	2203      	movs	r2, #3
 8003474:	401a      	ands	r2, r3
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	005b      	lsls	r3, r3, #1
 800347a:	409a      	lsls	r2, r3
 800347c:	0013      	movs	r3, r2
 800347e:	693a      	ldr	r2, [r7, #16]
 8003480:	4313      	orrs	r3, r2
 8003482:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	693a      	ldr	r2, [r7, #16]
 8003488:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	23c0      	movs	r3, #192	; 0xc0
 8003490:	029b      	lsls	r3, r3, #10
 8003492:	4013      	ands	r3, r2
 8003494:	d100      	bne.n	8003498 <HAL_GPIO_Init+0x174>
 8003496:	e092      	b.n	80035be <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003498:	4a50      	ldr	r2, [pc, #320]	; (80035dc <HAL_GPIO_Init+0x2b8>)
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	089b      	lsrs	r3, r3, #2
 800349e:	3318      	adds	r3, #24
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	589b      	ldr	r3, [r3, r2]
 80034a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	2203      	movs	r2, #3
 80034aa:	4013      	ands	r3, r2
 80034ac:	00db      	lsls	r3, r3, #3
 80034ae:	220f      	movs	r2, #15
 80034b0:	409a      	lsls	r2, r3
 80034b2:	0013      	movs	r3, r2
 80034b4:	43da      	mvns	r2, r3
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	4013      	ands	r3, r2
 80034ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80034bc:	687a      	ldr	r2, [r7, #4]
 80034be:	23a0      	movs	r3, #160	; 0xa0
 80034c0:	05db      	lsls	r3, r3, #23
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d013      	beq.n	80034ee <HAL_GPIO_Init+0x1ca>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a45      	ldr	r2, [pc, #276]	; (80035e0 <HAL_GPIO_Init+0x2bc>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d00d      	beq.n	80034ea <HAL_GPIO_Init+0x1c6>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4a44      	ldr	r2, [pc, #272]	; (80035e4 <HAL_GPIO_Init+0x2c0>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d007      	beq.n	80034e6 <HAL_GPIO_Init+0x1c2>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a43      	ldr	r2, [pc, #268]	; (80035e8 <HAL_GPIO_Init+0x2c4>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d101      	bne.n	80034e2 <HAL_GPIO_Init+0x1be>
 80034de:	2303      	movs	r3, #3
 80034e0:	e006      	b.n	80034f0 <HAL_GPIO_Init+0x1cc>
 80034e2:	2305      	movs	r3, #5
 80034e4:	e004      	b.n	80034f0 <HAL_GPIO_Init+0x1cc>
 80034e6:	2302      	movs	r3, #2
 80034e8:	e002      	b.n	80034f0 <HAL_GPIO_Init+0x1cc>
 80034ea:	2301      	movs	r3, #1
 80034ec:	e000      	b.n	80034f0 <HAL_GPIO_Init+0x1cc>
 80034ee:	2300      	movs	r3, #0
 80034f0:	697a      	ldr	r2, [r7, #20]
 80034f2:	2103      	movs	r1, #3
 80034f4:	400a      	ands	r2, r1
 80034f6:	00d2      	lsls	r2, r2, #3
 80034f8:	4093      	lsls	r3, r2
 80034fa:	693a      	ldr	r2, [r7, #16]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003500:	4936      	ldr	r1, [pc, #216]	; (80035dc <HAL_GPIO_Init+0x2b8>)
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	089b      	lsrs	r3, r3, #2
 8003506:	3318      	adds	r3, #24
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	693a      	ldr	r2, [r7, #16]
 800350c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800350e:	4b33      	ldr	r3, [pc, #204]	; (80035dc <HAL_GPIO_Init+0x2b8>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	43da      	mvns	r2, r3
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	4013      	ands	r3, r2
 800351c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	685a      	ldr	r2, [r3, #4]
 8003522:	2380      	movs	r3, #128	; 0x80
 8003524:	035b      	lsls	r3, r3, #13
 8003526:	4013      	ands	r3, r2
 8003528:	d003      	beq.n	8003532 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800352a:	693a      	ldr	r2, [r7, #16]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	4313      	orrs	r3, r2
 8003530:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003532:	4b2a      	ldr	r3, [pc, #168]	; (80035dc <HAL_GPIO_Init+0x2b8>)
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003538:	4b28      	ldr	r3, [pc, #160]	; (80035dc <HAL_GPIO_Init+0x2b8>)
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	43da      	mvns	r2, r3
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	4013      	ands	r3, r2
 8003546:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685a      	ldr	r2, [r3, #4]
 800354c:	2380      	movs	r3, #128	; 0x80
 800354e:	039b      	lsls	r3, r3, #14
 8003550:	4013      	ands	r3, r2
 8003552:	d003      	beq.n	800355c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003554:	693a      	ldr	r2, [r7, #16]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	4313      	orrs	r3, r2
 800355a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800355c:	4b1f      	ldr	r3, [pc, #124]	; (80035dc <HAL_GPIO_Init+0x2b8>)
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003562:	4a1e      	ldr	r2, [pc, #120]	; (80035dc <HAL_GPIO_Init+0x2b8>)
 8003564:	2384      	movs	r3, #132	; 0x84
 8003566:	58d3      	ldr	r3, [r2, r3]
 8003568:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	43da      	mvns	r2, r3
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	4013      	ands	r3, r2
 8003572:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685a      	ldr	r2, [r3, #4]
 8003578:	2380      	movs	r3, #128	; 0x80
 800357a:	029b      	lsls	r3, r3, #10
 800357c:	4013      	ands	r3, r2
 800357e:	d003      	beq.n	8003588 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	4313      	orrs	r3, r2
 8003586:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003588:	4914      	ldr	r1, [pc, #80]	; (80035dc <HAL_GPIO_Init+0x2b8>)
 800358a:	2284      	movs	r2, #132	; 0x84
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003590:	4a12      	ldr	r2, [pc, #72]	; (80035dc <HAL_GPIO_Init+0x2b8>)
 8003592:	2380      	movs	r3, #128	; 0x80
 8003594:	58d3      	ldr	r3, [r2, r3]
 8003596:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	43da      	mvns	r2, r3
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	4013      	ands	r3, r2
 80035a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	685a      	ldr	r2, [r3, #4]
 80035a6:	2380      	movs	r3, #128	; 0x80
 80035a8:	025b      	lsls	r3, r3, #9
 80035aa:	4013      	ands	r3, r2
 80035ac:	d003      	beq.n	80035b6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80035ae:	693a      	ldr	r2, [r7, #16]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80035b6:	4909      	ldr	r1, [pc, #36]	; (80035dc <HAL_GPIO_Init+0x2b8>)
 80035b8:	2280      	movs	r2, #128	; 0x80
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	3301      	adds	r3, #1
 80035c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	40da      	lsrs	r2, r3
 80035cc:	1e13      	subs	r3, r2, #0
 80035ce:	d000      	beq.n	80035d2 <HAL_GPIO_Init+0x2ae>
 80035d0:	e6b0      	b.n	8003334 <HAL_GPIO_Init+0x10>
  }
}
 80035d2:	46c0      	nop			; (mov r8, r8)
 80035d4:	46c0      	nop			; (mov r8, r8)
 80035d6:	46bd      	mov	sp, r7
 80035d8:	b006      	add	sp, #24
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	40021800 	.word	0x40021800
 80035e0:	50000400 	.word	0x50000400
 80035e4:	50000800 	.word	0x50000800
 80035e8:	50000c00 	.word	0x50000c00

080035ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	000a      	movs	r2, r1
 80035f6:	1cbb      	adds	r3, r7, #2
 80035f8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	691b      	ldr	r3, [r3, #16]
 80035fe:	1cba      	adds	r2, r7, #2
 8003600:	8812      	ldrh	r2, [r2, #0]
 8003602:	4013      	ands	r3, r2
 8003604:	d004      	beq.n	8003610 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003606:	230f      	movs	r3, #15
 8003608:	18fb      	adds	r3, r7, r3
 800360a:	2201      	movs	r2, #1
 800360c:	701a      	strb	r2, [r3, #0]
 800360e:	e003      	b.n	8003618 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003610:	230f      	movs	r3, #15
 8003612:	18fb      	adds	r3, r7, r3
 8003614:	2200      	movs	r2, #0
 8003616:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003618:	230f      	movs	r3, #15
 800361a:	18fb      	adds	r3, r7, r3
 800361c:	781b      	ldrb	r3, [r3, #0]
}
 800361e:	0018      	movs	r0, r3
 8003620:	46bd      	mov	sp, r7
 8003622:	b004      	add	sp, #16
 8003624:	bd80      	pop	{r7, pc}
	...

08003628 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003630:	4b19      	ldr	r3, [pc, #100]	; (8003698 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a19      	ldr	r2, [pc, #100]	; (800369c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003636:	4013      	ands	r3, r2
 8003638:	0019      	movs	r1, r3
 800363a:	4b17      	ldr	r3, [pc, #92]	; (8003698 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	430a      	orrs	r2, r1
 8003640:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	2380      	movs	r3, #128	; 0x80
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	429a      	cmp	r2, r3
 800364a:	d11f      	bne.n	800368c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800364c:	4b14      	ldr	r3, [pc, #80]	; (80036a0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	0013      	movs	r3, r2
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	189b      	adds	r3, r3, r2
 8003656:	005b      	lsls	r3, r3, #1
 8003658:	4912      	ldr	r1, [pc, #72]	; (80036a4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800365a:	0018      	movs	r0, r3
 800365c:	f7fc fd70 	bl	8000140 <__udivsi3>
 8003660:	0003      	movs	r3, r0
 8003662:	3301      	adds	r3, #1
 8003664:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003666:	e008      	b.n	800367a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d003      	beq.n	8003676 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	3b01      	subs	r3, #1
 8003672:	60fb      	str	r3, [r7, #12]
 8003674:	e001      	b.n	800367a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e009      	b.n	800368e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800367a:	4b07      	ldr	r3, [pc, #28]	; (8003698 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800367c:	695a      	ldr	r2, [r3, #20]
 800367e:	2380      	movs	r3, #128	; 0x80
 8003680:	00db      	lsls	r3, r3, #3
 8003682:	401a      	ands	r2, r3
 8003684:	2380      	movs	r3, #128	; 0x80
 8003686:	00db      	lsls	r3, r3, #3
 8003688:	429a      	cmp	r2, r3
 800368a:	d0ed      	beq.n	8003668 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800368c:	2300      	movs	r3, #0
}
 800368e:	0018      	movs	r0, r3
 8003690:	46bd      	mov	sp, r7
 8003692:	b004      	add	sp, #16
 8003694:	bd80      	pop	{r7, pc}
 8003696:	46c0      	nop			; (mov r8, r8)
 8003698:	40007000 	.word	0x40007000
 800369c:	fffff9ff 	.word	0xfffff9ff
 80036a0:	20000000 	.word	0x20000000
 80036a4:	000f4240 	.word	0x000f4240

080036a8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80036ac:	4b03      	ldr	r3, [pc, #12]	; (80036bc <LL_RCC_GetAPB1Prescaler+0x14>)
 80036ae:	689a      	ldr	r2, [r3, #8]
 80036b0:	23e0      	movs	r3, #224	; 0xe0
 80036b2:	01db      	lsls	r3, r3, #7
 80036b4:	4013      	ands	r3, r2
}
 80036b6:	0018      	movs	r0, r3
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	40021000 	.word	0x40021000

080036c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b088      	sub	sp, #32
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e2fe      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2201      	movs	r2, #1
 80036d8:	4013      	ands	r3, r2
 80036da:	d100      	bne.n	80036de <HAL_RCC_OscConfig+0x1e>
 80036dc:	e07c      	b.n	80037d8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036de:	4bc3      	ldr	r3, [pc, #780]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	2238      	movs	r2, #56	; 0x38
 80036e4:	4013      	ands	r3, r2
 80036e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036e8:	4bc0      	ldr	r3, [pc, #768]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	2203      	movs	r2, #3
 80036ee:	4013      	ands	r3, r2
 80036f0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	2b10      	cmp	r3, #16
 80036f6:	d102      	bne.n	80036fe <HAL_RCC_OscConfig+0x3e>
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	2b03      	cmp	r3, #3
 80036fc:	d002      	beq.n	8003704 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80036fe:	69bb      	ldr	r3, [r7, #24]
 8003700:	2b08      	cmp	r3, #8
 8003702:	d10b      	bne.n	800371c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003704:	4bb9      	ldr	r3, [pc, #740]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	2380      	movs	r3, #128	; 0x80
 800370a:	029b      	lsls	r3, r3, #10
 800370c:	4013      	ands	r3, r2
 800370e:	d062      	beq.n	80037d6 <HAL_RCC_OscConfig+0x116>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d15e      	bne.n	80037d6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e2d9      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	685a      	ldr	r2, [r3, #4]
 8003720:	2380      	movs	r3, #128	; 0x80
 8003722:	025b      	lsls	r3, r3, #9
 8003724:	429a      	cmp	r2, r3
 8003726:	d107      	bne.n	8003738 <HAL_RCC_OscConfig+0x78>
 8003728:	4bb0      	ldr	r3, [pc, #704]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	4baf      	ldr	r3, [pc, #700]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 800372e:	2180      	movs	r1, #128	; 0x80
 8003730:	0249      	lsls	r1, r1, #9
 8003732:	430a      	orrs	r2, r1
 8003734:	601a      	str	r2, [r3, #0]
 8003736:	e020      	b.n	800377a <HAL_RCC_OscConfig+0xba>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	685a      	ldr	r2, [r3, #4]
 800373c:	23a0      	movs	r3, #160	; 0xa0
 800373e:	02db      	lsls	r3, r3, #11
 8003740:	429a      	cmp	r2, r3
 8003742:	d10e      	bne.n	8003762 <HAL_RCC_OscConfig+0xa2>
 8003744:	4ba9      	ldr	r3, [pc, #676]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	4ba8      	ldr	r3, [pc, #672]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 800374a:	2180      	movs	r1, #128	; 0x80
 800374c:	02c9      	lsls	r1, r1, #11
 800374e:	430a      	orrs	r2, r1
 8003750:	601a      	str	r2, [r3, #0]
 8003752:	4ba6      	ldr	r3, [pc, #664]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	4ba5      	ldr	r3, [pc, #660]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003758:	2180      	movs	r1, #128	; 0x80
 800375a:	0249      	lsls	r1, r1, #9
 800375c:	430a      	orrs	r2, r1
 800375e:	601a      	str	r2, [r3, #0]
 8003760:	e00b      	b.n	800377a <HAL_RCC_OscConfig+0xba>
 8003762:	4ba2      	ldr	r3, [pc, #648]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	4ba1      	ldr	r3, [pc, #644]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003768:	49a1      	ldr	r1, [pc, #644]	; (80039f0 <HAL_RCC_OscConfig+0x330>)
 800376a:	400a      	ands	r2, r1
 800376c:	601a      	str	r2, [r3, #0]
 800376e:	4b9f      	ldr	r3, [pc, #636]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	4b9e      	ldr	r3, [pc, #632]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003774:	499f      	ldr	r1, [pc, #636]	; (80039f4 <HAL_RCC_OscConfig+0x334>)
 8003776:	400a      	ands	r2, r1
 8003778:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d014      	beq.n	80037ac <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003782:	f7ff fcc3 	bl	800310c <HAL_GetTick>
 8003786:	0003      	movs	r3, r0
 8003788:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800378a:	e008      	b.n	800379e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800378c:	f7ff fcbe 	bl	800310c <HAL_GetTick>
 8003790:	0002      	movs	r2, r0
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	2b64      	cmp	r3, #100	; 0x64
 8003798:	d901      	bls.n	800379e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e298      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800379e:	4b93      	ldr	r3, [pc, #588]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	2380      	movs	r3, #128	; 0x80
 80037a4:	029b      	lsls	r3, r3, #10
 80037a6:	4013      	ands	r3, r2
 80037a8:	d0f0      	beq.n	800378c <HAL_RCC_OscConfig+0xcc>
 80037aa:	e015      	b.n	80037d8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ac:	f7ff fcae 	bl	800310c <HAL_GetTick>
 80037b0:	0003      	movs	r3, r0
 80037b2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037b4:	e008      	b.n	80037c8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037b6:	f7ff fca9 	bl	800310c <HAL_GetTick>
 80037ba:	0002      	movs	r2, r0
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	1ad3      	subs	r3, r2, r3
 80037c0:	2b64      	cmp	r3, #100	; 0x64
 80037c2:	d901      	bls.n	80037c8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80037c4:	2303      	movs	r3, #3
 80037c6:	e283      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037c8:	4b88      	ldr	r3, [pc, #544]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	2380      	movs	r3, #128	; 0x80
 80037ce:	029b      	lsls	r3, r3, #10
 80037d0:	4013      	ands	r3, r2
 80037d2:	d1f0      	bne.n	80037b6 <HAL_RCC_OscConfig+0xf6>
 80037d4:	e000      	b.n	80037d8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037d6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2202      	movs	r2, #2
 80037de:	4013      	ands	r3, r2
 80037e0:	d100      	bne.n	80037e4 <HAL_RCC_OscConfig+0x124>
 80037e2:	e099      	b.n	8003918 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037e4:	4b81      	ldr	r3, [pc, #516]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	2238      	movs	r2, #56	; 0x38
 80037ea:	4013      	ands	r3, r2
 80037ec:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037ee:	4b7f      	ldr	r3, [pc, #508]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	2203      	movs	r2, #3
 80037f4:	4013      	ands	r3, r2
 80037f6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80037f8:	69bb      	ldr	r3, [r7, #24]
 80037fa:	2b10      	cmp	r3, #16
 80037fc:	d102      	bne.n	8003804 <HAL_RCC_OscConfig+0x144>
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	2b02      	cmp	r3, #2
 8003802:	d002      	beq.n	800380a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003804:	69bb      	ldr	r3, [r7, #24]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d135      	bne.n	8003876 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800380a:	4b78      	ldr	r3, [pc, #480]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	2380      	movs	r3, #128	; 0x80
 8003810:	00db      	lsls	r3, r3, #3
 8003812:	4013      	ands	r3, r2
 8003814:	d005      	beq.n	8003822 <HAL_RCC_OscConfig+0x162>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d101      	bne.n	8003822 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e256      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003822:	4b72      	ldr	r3, [pc, #456]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	4a74      	ldr	r2, [pc, #464]	; (80039f8 <HAL_RCC_OscConfig+0x338>)
 8003828:	4013      	ands	r3, r2
 800382a:	0019      	movs	r1, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	695b      	ldr	r3, [r3, #20]
 8003830:	021a      	lsls	r2, r3, #8
 8003832:	4b6e      	ldr	r3, [pc, #440]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003834:	430a      	orrs	r2, r1
 8003836:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d112      	bne.n	8003864 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800383e:	4b6b      	ldr	r3, [pc, #428]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a6e      	ldr	r2, [pc, #440]	; (80039fc <HAL_RCC_OscConfig+0x33c>)
 8003844:	4013      	ands	r3, r2
 8003846:	0019      	movs	r1, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	691a      	ldr	r2, [r3, #16]
 800384c:	4b67      	ldr	r3, [pc, #412]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 800384e:	430a      	orrs	r2, r1
 8003850:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003852:	4b66      	ldr	r3, [pc, #408]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	0adb      	lsrs	r3, r3, #11
 8003858:	2207      	movs	r2, #7
 800385a:	4013      	ands	r3, r2
 800385c:	4a68      	ldr	r2, [pc, #416]	; (8003a00 <HAL_RCC_OscConfig+0x340>)
 800385e:	40da      	lsrs	r2, r3
 8003860:	4b68      	ldr	r3, [pc, #416]	; (8003a04 <HAL_RCC_OscConfig+0x344>)
 8003862:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003864:	4b68      	ldr	r3, [pc, #416]	; (8003a08 <HAL_RCC_OscConfig+0x348>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	0018      	movs	r0, r3
 800386a:	f7ff fbf3 	bl	8003054 <HAL_InitTick>
 800386e:	1e03      	subs	r3, r0, #0
 8003870:	d051      	beq.n	8003916 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e22c      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d030      	beq.n	80038e0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800387e:	4b5b      	ldr	r3, [pc, #364]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a5e      	ldr	r2, [pc, #376]	; (80039fc <HAL_RCC_OscConfig+0x33c>)
 8003884:	4013      	ands	r3, r2
 8003886:	0019      	movs	r1, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	691a      	ldr	r2, [r3, #16]
 800388c:	4b57      	ldr	r3, [pc, #348]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 800388e:	430a      	orrs	r2, r1
 8003890:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003892:	4b56      	ldr	r3, [pc, #344]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	4b55      	ldr	r3, [pc, #340]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003898:	2180      	movs	r1, #128	; 0x80
 800389a:	0049      	lsls	r1, r1, #1
 800389c:	430a      	orrs	r2, r1
 800389e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a0:	f7ff fc34 	bl	800310c <HAL_GetTick>
 80038a4:	0003      	movs	r3, r0
 80038a6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038a8:	e008      	b.n	80038bc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038aa:	f7ff fc2f 	bl	800310c <HAL_GetTick>
 80038ae:	0002      	movs	r2, r0
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d901      	bls.n	80038bc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80038b8:	2303      	movs	r3, #3
 80038ba:	e209      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038bc:	4b4b      	ldr	r3, [pc, #300]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	2380      	movs	r3, #128	; 0x80
 80038c2:	00db      	lsls	r3, r3, #3
 80038c4:	4013      	ands	r3, r2
 80038c6:	d0f0      	beq.n	80038aa <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038c8:	4b48      	ldr	r3, [pc, #288]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	4a4a      	ldr	r2, [pc, #296]	; (80039f8 <HAL_RCC_OscConfig+0x338>)
 80038ce:	4013      	ands	r3, r2
 80038d0:	0019      	movs	r1, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	695b      	ldr	r3, [r3, #20]
 80038d6:	021a      	lsls	r2, r3, #8
 80038d8:	4b44      	ldr	r3, [pc, #272]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 80038da:	430a      	orrs	r2, r1
 80038dc:	605a      	str	r2, [r3, #4]
 80038de:	e01b      	b.n	8003918 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80038e0:	4b42      	ldr	r3, [pc, #264]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	4b41      	ldr	r3, [pc, #260]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 80038e6:	4949      	ldr	r1, [pc, #292]	; (8003a0c <HAL_RCC_OscConfig+0x34c>)
 80038e8:	400a      	ands	r2, r1
 80038ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ec:	f7ff fc0e 	bl	800310c <HAL_GetTick>
 80038f0:	0003      	movs	r3, r0
 80038f2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038f4:	e008      	b.n	8003908 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038f6:	f7ff fc09 	bl	800310c <HAL_GetTick>
 80038fa:	0002      	movs	r2, r0
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d901      	bls.n	8003908 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	e1e3      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003908:	4b38      	ldr	r3, [pc, #224]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	2380      	movs	r3, #128	; 0x80
 800390e:	00db      	lsls	r3, r3, #3
 8003910:	4013      	ands	r3, r2
 8003912:	d1f0      	bne.n	80038f6 <HAL_RCC_OscConfig+0x236>
 8003914:	e000      	b.n	8003918 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003916:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2208      	movs	r2, #8
 800391e:	4013      	ands	r3, r2
 8003920:	d047      	beq.n	80039b2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003922:	4b32      	ldr	r3, [pc, #200]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	2238      	movs	r2, #56	; 0x38
 8003928:	4013      	ands	r3, r2
 800392a:	2b18      	cmp	r3, #24
 800392c:	d10a      	bne.n	8003944 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800392e:	4b2f      	ldr	r3, [pc, #188]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003930:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003932:	2202      	movs	r2, #2
 8003934:	4013      	ands	r3, r2
 8003936:	d03c      	beq.n	80039b2 <HAL_RCC_OscConfig+0x2f2>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d138      	bne.n	80039b2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e1c5      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	699b      	ldr	r3, [r3, #24]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d019      	beq.n	8003980 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800394c:	4b27      	ldr	r3, [pc, #156]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 800394e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003950:	4b26      	ldr	r3, [pc, #152]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003952:	2101      	movs	r1, #1
 8003954:	430a      	orrs	r2, r1
 8003956:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003958:	f7ff fbd8 	bl	800310c <HAL_GetTick>
 800395c:	0003      	movs	r3, r0
 800395e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003960:	e008      	b.n	8003974 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003962:	f7ff fbd3 	bl	800310c <HAL_GetTick>
 8003966:	0002      	movs	r2, r0
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	2b02      	cmp	r3, #2
 800396e:	d901      	bls.n	8003974 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003970:	2303      	movs	r3, #3
 8003972:	e1ad      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003974:	4b1d      	ldr	r3, [pc, #116]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003976:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003978:	2202      	movs	r2, #2
 800397a:	4013      	ands	r3, r2
 800397c:	d0f1      	beq.n	8003962 <HAL_RCC_OscConfig+0x2a2>
 800397e:	e018      	b.n	80039b2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003980:	4b1a      	ldr	r3, [pc, #104]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003982:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003984:	4b19      	ldr	r3, [pc, #100]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 8003986:	2101      	movs	r1, #1
 8003988:	438a      	bics	r2, r1
 800398a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800398c:	f7ff fbbe 	bl	800310c <HAL_GetTick>
 8003990:	0003      	movs	r3, r0
 8003992:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003994:	e008      	b.n	80039a8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003996:	f7ff fbb9 	bl	800310c <HAL_GetTick>
 800399a:	0002      	movs	r2, r0
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d901      	bls.n	80039a8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e193      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039a8:	4b10      	ldr	r3, [pc, #64]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 80039aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ac:	2202      	movs	r2, #2
 80039ae:	4013      	ands	r3, r2
 80039b0:	d1f1      	bne.n	8003996 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2204      	movs	r2, #4
 80039b8:	4013      	ands	r3, r2
 80039ba:	d100      	bne.n	80039be <HAL_RCC_OscConfig+0x2fe>
 80039bc:	e0c6      	b.n	8003b4c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039be:	231f      	movs	r3, #31
 80039c0:	18fb      	adds	r3, r7, r3
 80039c2:	2200      	movs	r2, #0
 80039c4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80039c6:	4b09      	ldr	r3, [pc, #36]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	2238      	movs	r2, #56	; 0x38
 80039cc:	4013      	ands	r3, r2
 80039ce:	2b20      	cmp	r3, #32
 80039d0:	d11e      	bne.n	8003a10 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80039d2:	4b06      	ldr	r3, [pc, #24]	; (80039ec <HAL_RCC_OscConfig+0x32c>)
 80039d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039d6:	2202      	movs	r2, #2
 80039d8:	4013      	ands	r3, r2
 80039da:	d100      	bne.n	80039de <HAL_RCC_OscConfig+0x31e>
 80039dc:	e0b6      	b.n	8003b4c <HAL_RCC_OscConfig+0x48c>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d000      	beq.n	80039e8 <HAL_RCC_OscConfig+0x328>
 80039e6:	e0b1      	b.n	8003b4c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e171      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
 80039ec:	40021000 	.word	0x40021000
 80039f0:	fffeffff 	.word	0xfffeffff
 80039f4:	fffbffff 	.word	0xfffbffff
 80039f8:	ffff80ff 	.word	0xffff80ff
 80039fc:	ffffc7ff 	.word	0xffffc7ff
 8003a00:	00f42400 	.word	0x00f42400
 8003a04:	20000000 	.word	0x20000000
 8003a08:	20000004 	.word	0x20000004
 8003a0c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003a10:	4bb1      	ldr	r3, [pc, #708]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003a12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a14:	2380      	movs	r3, #128	; 0x80
 8003a16:	055b      	lsls	r3, r3, #21
 8003a18:	4013      	ands	r3, r2
 8003a1a:	d101      	bne.n	8003a20 <HAL_RCC_OscConfig+0x360>
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e000      	b.n	8003a22 <HAL_RCC_OscConfig+0x362>
 8003a20:	2300      	movs	r3, #0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d011      	beq.n	8003a4a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003a26:	4bac      	ldr	r3, [pc, #688]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003a28:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a2a:	4bab      	ldr	r3, [pc, #684]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003a2c:	2180      	movs	r1, #128	; 0x80
 8003a2e:	0549      	lsls	r1, r1, #21
 8003a30:	430a      	orrs	r2, r1
 8003a32:	63da      	str	r2, [r3, #60]	; 0x3c
 8003a34:	4ba8      	ldr	r3, [pc, #672]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003a36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a38:	2380      	movs	r3, #128	; 0x80
 8003a3a:	055b      	lsls	r3, r3, #21
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	60fb      	str	r3, [r7, #12]
 8003a40:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003a42:	231f      	movs	r3, #31
 8003a44:	18fb      	adds	r3, r7, r3
 8003a46:	2201      	movs	r2, #1
 8003a48:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a4a:	4ba4      	ldr	r3, [pc, #656]	; (8003cdc <HAL_RCC_OscConfig+0x61c>)
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	2380      	movs	r3, #128	; 0x80
 8003a50:	005b      	lsls	r3, r3, #1
 8003a52:	4013      	ands	r3, r2
 8003a54:	d11a      	bne.n	8003a8c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a56:	4ba1      	ldr	r3, [pc, #644]	; (8003cdc <HAL_RCC_OscConfig+0x61c>)
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	4ba0      	ldr	r3, [pc, #640]	; (8003cdc <HAL_RCC_OscConfig+0x61c>)
 8003a5c:	2180      	movs	r1, #128	; 0x80
 8003a5e:	0049      	lsls	r1, r1, #1
 8003a60:	430a      	orrs	r2, r1
 8003a62:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003a64:	f7ff fb52 	bl	800310c <HAL_GetTick>
 8003a68:	0003      	movs	r3, r0
 8003a6a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a6c:	e008      	b.n	8003a80 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a6e:	f7ff fb4d 	bl	800310c <HAL_GetTick>
 8003a72:	0002      	movs	r2, r0
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d901      	bls.n	8003a80 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e127      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a80:	4b96      	ldr	r3, [pc, #600]	; (8003cdc <HAL_RCC_OscConfig+0x61c>)
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	2380      	movs	r3, #128	; 0x80
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	4013      	ands	r3, r2
 8003a8a:	d0f0      	beq.n	8003a6e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d106      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x3e2>
 8003a94:	4b90      	ldr	r3, [pc, #576]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003a96:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003a98:	4b8f      	ldr	r3, [pc, #572]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003a9a:	2101      	movs	r1, #1
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003aa0:	e01c      	b.n	8003adc <HAL_RCC_OscConfig+0x41c>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	2b05      	cmp	r3, #5
 8003aa8:	d10c      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x404>
 8003aaa:	4b8b      	ldr	r3, [pc, #556]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003aac:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003aae:	4b8a      	ldr	r3, [pc, #552]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003ab0:	2104      	movs	r1, #4
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	65da      	str	r2, [r3, #92]	; 0x5c
 8003ab6:	4b88      	ldr	r3, [pc, #544]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003ab8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003aba:	4b87      	ldr	r3, [pc, #540]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003abc:	2101      	movs	r1, #1
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	65da      	str	r2, [r3, #92]	; 0x5c
 8003ac2:	e00b      	b.n	8003adc <HAL_RCC_OscConfig+0x41c>
 8003ac4:	4b84      	ldr	r3, [pc, #528]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003ac6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003ac8:	4b83      	ldr	r3, [pc, #524]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003aca:	2101      	movs	r1, #1
 8003acc:	438a      	bics	r2, r1
 8003ace:	65da      	str	r2, [r3, #92]	; 0x5c
 8003ad0:	4b81      	ldr	r3, [pc, #516]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003ad2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003ad4:	4b80      	ldr	r3, [pc, #512]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003ad6:	2104      	movs	r1, #4
 8003ad8:	438a      	bics	r2, r1
 8003ada:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d014      	beq.n	8003b0e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae4:	f7ff fb12 	bl	800310c <HAL_GetTick>
 8003ae8:	0003      	movs	r3, r0
 8003aea:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003aec:	e009      	b.n	8003b02 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aee:	f7ff fb0d 	bl	800310c <HAL_GetTick>
 8003af2:	0002      	movs	r2, r0
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	4a79      	ldr	r2, [pc, #484]	; (8003ce0 <HAL_RCC_OscConfig+0x620>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e0e6      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b02:	4b75      	ldr	r3, [pc, #468]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003b04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b06:	2202      	movs	r2, #2
 8003b08:	4013      	ands	r3, r2
 8003b0a:	d0f0      	beq.n	8003aee <HAL_RCC_OscConfig+0x42e>
 8003b0c:	e013      	b.n	8003b36 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b0e:	f7ff fafd 	bl	800310c <HAL_GetTick>
 8003b12:	0003      	movs	r3, r0
 8003b14:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b16:	e009      	b.n	8003b2c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b18:	f7ff faf8 	bl	800310c <HAL_GetTick>
 8003b1c:	0002      	movs	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	4a6f      	ldr	r2, [pc, #444]	; (8003ce0 <HAL_RCC_OscConfig+0x620>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d901      	bls.n	8003b2c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	e0d1      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b2c:	4b6a      	ldr	r3, [pc, #424]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003b2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b30:	2202      	movs	r2, #2
 8003b32:	4013      	ands	r3, r2
 8003b34:	d1f0      	bne.n	8003b18 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003b36:	231f      	movs	r3, #31
 8003b38:	18fb      	adds	r3, r7, r3
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d105      	bne.n	8003b4c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003b40:	4b65      	ldr	r3, [pc, #404]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003b42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b44:	4b64      	ldr	r3, [pc, #400]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003b46:	4967      	ldr	r1, [pc, #412]	; (8003ce4 <HAL_RCC_OscConfig+0x624>)
 8003b48:	400a      	ands	r2, r1
 8003b4a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	69db      	ldr	r3, [r3, #28]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d100      	bne.n	8003b56 <HAL_RCC_OscConfig+0x496>
 8003b54:	e0bb      	b.n	8003cce <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b56:	4b60      	ldr	r3, [pc, #384]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	2238      	movs	r2, #56	; 0x38
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	2b10      	cmp	r3, #16
 8003b60:	d100      	bne.n	8003b64 <HAL_RCC_OscConfig+0x4a4>
 8003b62:	e07b      	b.n	8003c5c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	69db      	ldr	r3, [r3, #28]
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d156      	bne.n	8003c1a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b6c:	4b5a      	ldr	r3, [pc, #360]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	4b59      	ldr	r3, [pc, #356]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003b72:	495d      	ldr	r1, [pc, #372]	; (8003ce8 <HAL_RCC_OscConfig+0x628>)
 8003b74:	400a      	ands	r2, r1
 8003b76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b78:	f7ff fac8 	bl	800310c <HAL_GetTick>
 8003b7c:	0003      	movs	r3, r0
 8003b7e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b80:	e008      	b.n	8003b94 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b82:	f7ff fac3 	bl	800310c <HAL_GetTick>
 8003b86:	0002      	movs	r2, r0
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d901      	bls.n	8003b94 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003b90:	2303      	movs	r3, #3
 8003b92:	e09d      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b94:	4b50      	ldr	r3, [pc, #320]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	2380      	movs	r3, #128	; 0x80
 8003b9a:	049b      	lsls	r3, r3, #18
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	d1f0      	bne.n	8003b82 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ba0:	4b4d      	ldr	r3, [pc, #308]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	4a51      	ldr	r2, [pc, #324]	; (8003cec <HAL_RCC_OscConfig+0x62c>)
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	0019      	movs	r1, r3
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a1a      	ldr	r2, [r3, #32]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb2:	431a      	orrs	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb8:	021b      	lsls	r3, r3, #8
 8003bba:	431a      	orrs	r2, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc0:	431a      	orrs	r2, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc6:	431a      	orrs	r2, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bcc:	431a      	orrs	r2, r3
 8003bce:	4b42      	ldr	r3, [pc, #264]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bd4:	4b40      	ldr	r3, [pc, #256]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	4b3f      	ldr	r3, [pc, #252]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003bda:	2180      	movs	r1, #128	; 0x80
 8003bdc:	0449      	lsls	r1, r1, #17
 8003bde:	430a      	orrs	r2, r1
 8003be0:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003be2:	4b3d      	ldr	r3, [pc, #244]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003be4:	68da      	ldr	r2, [r3, #12]
 8003be6:	4b3c      	ldr	r3, [pc, #240]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003be8:	2180      	movs	r1, #128	; 0x80
 8003bea:	0549      	lsls	r1, r1, #21
 8003bec:	430a      	orrs	r2, r1
 8003bee:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf0:	f7ff fa8c 	bl	800310c <HAL_GetTick>
 8003bf4:	0003      	movs	r3, r0
 8003bf6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bf8:	e008      	b.n	8003c0c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bfa:	f7ff fa87 	bl	800310c <HAL_GetTick>
 8003bfe:	0002      	movs	r2, r0
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d901      	bls.n	8003c0c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e061      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c0c:	4b32      	ldr	r3, [pc, #200]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	2380      	movs	r3, #128	; 0x80
 8003c12:	049b      	lsls	r3, r3, #18
 8003c14:	4013      	ands	r3, r2
 8003c16:	d0f0      	beq.n	8003bfa <HAL_RCC_OscConfig+0x53a>
 8003c18:	e059      	b.n	8003cce <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c1a:	4b2f      	ldr	r3, [pc, #188]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	4b2e      	ldr	r3, [pc, #184]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003c20:	4931      	ldr	r1, [pc, #196]	; (8003ce8 <HAL_RCC_OscConfig+0x628>)
 8003c22:	400a      	ands	r2, r1
 8003c24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c26:	f7ff fa71 	bl	800310c <HAL_GetTick>
 8003c2a:	0003      	movs	r3, r0
 8003c2c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c2e:	e008      	b.n	8003c42 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c30:	f7ff fa6c 	bl	800310c <HAL_GetTick>
 8003c34:	0002      	movs	r2, r0
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e046      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c42:	4b25      	ldr	r3, [pc, #148]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	2380      	movs	r3, #128	; 0x80
 8003c48:	049b      	lsls	r3, r3, #18
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	d1f0      	bne.n	8003c30 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003c4e:	4b22      	ldr	r3, [pc, #136]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003c50:	68da      	ldr	r2, [r3, #12]
 8003c52:	4b21      	ldr	r3, [pc, #132]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003c54:	4926      	ldr	r1, [pc, #152]	; (8003cf0 <HAL_RCC_OscConfig+0x630>)
 8003c56:	400a      	ands	r2, r1
 8003c58:	60da      	str	r2, [r3, #12]
 8003c5a:	e038      	b.n	8003cce <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d101      	bne.n	8003c68 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e033      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003c68:	4b1b      	ldr	r3, [pc, #108]	; (8003cd8 <HAL_RCC_OscConfig+0x618>)
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	2203      	movs	r2, #3
 8003c72:	401a      	ands	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6a1b      	ldr	r3, [r3, #32]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d126      	bne.n	8003cca <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	2270      	movs	r2, #112	; 0x70
 8003c80:	401a      	ands	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d11f      	bne.n	8003cca <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c8a:	697a      	ldr	r2, [r7, #20]
 8003c8c:	23fe      	movs	r3, #254	; 0xfe
 8003c8e:	01db      	lsls	r3, r3, #7
 8003c90:	401a      	ands	r2, r3
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c96:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d116      	bne.n	8003cca <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003c9c:	697a      	ldr	r2, [r7, #20]
 8003c9e:	23f8      	movs	r3, #248	; 0xf8
 8003ca0:	039b      	lsls	r3, r3, #14
 8003ca2:	401a      	ands	r2, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d10e      	bne.n	8003cca <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	23e0      	movs	r3, #224	; 0xe0
 8003cb0:	051b      	lsls	r3, r3, #20
 8003cb2:	401a      	ands	r2, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d106      	bne.n	8003cca <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	0f5b      	lsrs	r3, r3, #29
 8003cc0:	075a      	lsls	r2, r3, #29
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d001      	beq.n	8003cce <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e000      	b.n	8003cd0 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003cce:	2300      	movs	r3, #0
}
 8003cd0:	0018      	movs	r0, r3
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	b008      	add	sp, #32
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	40021000 	.word	0x40021000
 8003cdc:	40007000 	.word	0x40007000
 8003ce0:	00001388 	.word	0x00001388
 8003ce4:	efffffff 	.word	0xefffffff
 8003ce8:	feffffff 	.word	0xfeffffff
 8003cec:	11c1808c 	.word	0x11c1808c
 8003cf0:	eefefffc 	.word	0xeefefffc

08003cf4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b084      	sub	sp, #16
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e0e9      	b.n	8003edc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d08:	4b76      	ldr	r3, [pc, #472]	; (8003ee4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2207      	movs	r2, #7
 8003d0e:	4013      	ands	r3, r2
 8003d10:	683a      	ldr	r2, [r7, #0]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d91e      	bls.n	8003d54 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d16:	4b73      	ldr	r3, [pc, #460]	; (8003ee4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2207      	movs	r2, #7
 8003d1c:	4393      	bics	r3, r2
 8003d1e:	0019      	movs	r1, r3
 8003d20:	4b70      	ldr	r3, [pc, #448]	; (8003ee4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d22:	683a      	ldr	r2, [r7, #0]
 8003d24:	430a      	orrs	r2, r1
 8003d26:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003d28:	f7ff f9f0 	bl	800310c <HAL_GetTick>
 8003d2c:	0003      	movs	r3, r0
 8003d2e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d30:	e009      	b.n	8003d46 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d32:	f7ff f9eb 	bl	800310c <HAL_GetTick>
 8003d36:	0002      	movs	r2, r0
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	4a6a      	ldr	r2, [pc, #424]	; (8003ee8 <HAL_RCC_ClockConfig+0x1f4>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d901      	bls.n	8003d46 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e0ca      	b.n	8003edc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d46:	4b67      	ldr	r3, [pc, #412]	; (8003ee4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	2207      	movs	r2, #7
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	683a      	ldr	r2, [r7, #0]
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d1ee      	bne.n	8003d32 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	2202      	movs	r2, #2
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	d015      	beq.n	8003d8a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2204      	movs	r2, #4
 8003d64:	4013      	ands	r3, r2
 8003d66:	d006      	beq.n	8003d76 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003d68:	4b60      	ldr	r3, [pc, #384]	; (8003eec <HAL_RCC_ClockConfig+0x1f8>)
 8003d6a:	689a      	ldr	r2, [r3, #8]
 8003d6c:	4b5f      	ldr	r3, [pc, #380]	; (8003eec <HAL_RCC_ClockConfig+0x1f8>)
 8003d6e:	21e0      	movs	r1, #224	; 0xe0
 8003d70:	01c9      	lsls	r1, r1, #7
 8003d72:	430a      	orrs	r2, r1
 8003d74:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d76:	4b5d      	ldr	r3, [pc, #372]	; (8003eec <HAL_RCC_ClockConfig+0x1f8>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	4a5d      	ldr	r2, [pc, #372]	; (8003ef0 <HAL_RCC_ClockConfig+0x1fc>)
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	0019      	movs	r1, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	689a      	ldr	r2, [r3, #8]
 8003d84:	4b59      	ldr	r3, [pc, #356]	; (8003eec <HAL_RCC_ClockConfig+0x1f8>)
 8003d86:	430a      	orrs	r2, r1
 8003d88:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	4013      	ands	r3, r2
 8003d92:	d057      	beq.n	8003e44 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d107      	bne.n	8003dac <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d9c:	4b53      	ldr	r3, [pc, #332]	; (8003eec <HAL_RCC_ClockConfig+0x1f8>)
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	2380      	movs	r3, #128	; 0x80
 8003da2:	029b      	lsls	r3, r3, #10
 8003da4:	4013      	ands	r3, r2
 8003da6:	d12b      	bne.n	8003e00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e097      	b.n	8003edc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d107      	bne.n	8003dc4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003db4:	4b4d      	ldr	r3, [pc, #308]	; (8003eec <HAL_RCC_ClockConfig+0x1f8>)
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	2380      	movs	r3, #128	; 0x80
 8003dba:	049b      	lsls	r3, r3, #18
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	d11f      	bne.n	8003e00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e08b      	b.n	8003edc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d107      	bne.n	8003ddc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003dcc:	4b47      	ldr	r3, [pc, #284]	; (8003eec <HAL_RCC_ClockConfig+0x1f8>)
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	2380      	movs	r3, #128	; 0x80
 8003dd2:	00db      	lsls	r3, r3, #3
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	d113      	bne.n	8003e00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e07f      	b.n	8003edc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	2b03      	cmp	r3, #3
 8003de2:	d106      	bne.n	8003df2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003de4:	4b41      	ldr	r3, [pc, #260]	; (8003eec <HAL_RCC_ClockConfig+0x1f8>)
 8003de6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003de8:	2202      	movs	r2, #2
 8003dea:	4013      	ands	r3, r2
 8003dec:	d108      	bne.n	8003e00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e074      	b.n	8003edc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003df2:	4b3e      	ldr	r3, [pc, #248]	; (8003eec <HAL_RCC_ClockConfig+0x1f8>)
 8003df4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003df6:	2202      	movs	r2, #2
 8003df8:	4013      	ands	r3, r2
 8003dfa:	d101      	bne.n	8003e00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e06d      	b.n	8003edc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e00:	4b3a      	ldr	r3, [pc, #232]	; (8003eec <HAL_RCC_ClockConfig+0x1f8>)
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	2207      	movs	r2, #7
 8003e06:	4393      	bics	r3, r2
 8003e08:	0019      	movs	r1, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685a      	ldr	r2, [r3, #4]
 8003e0e:	4b37      	ldr	r3, [pc, #220]	; (8003eec <HAL_RCC_ClockConfig+0x1f8>)
 8003e10:	430a      	orrs	r2, r1
 8003e12:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e14:	f7ff f97a 	bl	800310c <HAL_GetTick>
 8003e18:	0003      	movs	r3, r0
 8003e1a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e1c:	e009      	b.n	8003e32 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e1e:	f7ff f975 	bl	800310c <HAL_GetTick>
 8003e22:	0002      	movs	r2, r0
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	4a2f      	ldr	r2, [pc, #188]	; (8003ee8 <HAL_RCC_ClockConfig+0x1f4>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d901      	bls.n	8003e32 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e054      	b.n	8003edc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e32:	4b2e      	ldr	r3, [pc, #184]	; (8003eec <HAL_RCC_ClockConfig+0x1f8>)
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	2238      	movs	r2, #56	; 0x38
 8003e38:	401a      	ands	r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	00db      	lsls	r3, r3, #3
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d1ec      	bne.n	8003e1e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e44:	4b27      	ldr	r3, [pc, #156]	; (8003ee4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	2207      	movs	r2, #7
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	683a      	ldr	r2, [r7, #0]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d21e      	bcs.n	8003e90 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e52:	4b24      	ldr	r3, [pc, #144]	; (8003ee4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2207      	movs	r2, #7
 8003e58:	4393      	bics	r3, r2
 8003e5a:	0019      	movs	r1, r3
 8003e5c:	4b21      	ldr	r3, [pc, #132]	; (8003ee4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e5e:	683a      	ldr	r2, [r7, #0]
 8003e60:	430a      	orrs	r2, r1
 8003e62:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003e64:	f7ff f952 	bl	800310c <HAL_GetTick>
 8003e68:	0003      	movs	r3, r0
 8003e6a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003e6c:	e009      	b.n	8003e82 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e6e:	f7ff f94d 	bl	800310c <HAL_GetTick>
 8003e72:	0002      	movs	r2, r0
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	4a1b      	ldr	r2, [pc, #108]	; (8003ee8 <HAL_RCC_ClockConfig+0x1f4>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d901      	bls.n	8003e82 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e02c      	b.n	8003edc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003e82:	4b18      	ldr	r3, [pc, #96]	; (8003ee4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2207      	movs	r2, #7
 8003e88:	4013      	ands	r3, r2
 8003e8a:	683a      	ldr	r2, [r7, #0]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d1ee      	bne.n	8003e6e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	2204      	movs	r2, #4
 8003e96:	4013      	ands	r3, r2
 8003e98:	d009      	beq.n	8003eae <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003e9a:	4b14      	ldr	r3, [pc, #80]	; (8003eec <HAL_RCC_ClockConfig+0x1f8>)
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	4a15      	ldr	r2, [pc, #84]	; (8003ef4 <HAL_RCC_ClockConfig+0x200>)
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	0019      	movs	r1, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	68da      	ldr	r2, [r3, #12]
 8003ea8:	4b10      	ldr	r3, [pc, #64]	; (8003eec <HAL_RCC_ClockConfig+0x1f8>)
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003eae:	f000 f829 	bl	8003f04 <HAL_RCC_GetSysClockFreq>
 8003eb2:	0001      	movs	r1, r0
 8003eb4:	4b0d      	ldr	r3, [pc, #52]	; (8003eec <HAL_RCC_ClockConfig+0x1f8>)
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	0a1b      	lsrs	r3, r3, #8
 8003eba:	220f      	movs	r2, #15
 8003ebc:	401a      	ands	r2, r3
 8003ebe:	4b0e      	ldr	r3, [pc, #56]	; (8003ef8 <HAL_RCC_ClockConfig+0x204>)
 8003ec0:	0092      	lsls	r2, r2, #2
 8003ec2:	58d3      	ldr	r3, [r2, r3]
 8003ec4:	221f      	movs	r2, #31
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	000a      	movs	r2, r1
 8003eca:	40da      	lsrs	r2, r3
 8003ecc:	4b0b      	ldr	r3, [pc, #44]	; (8003efc <HAL_RCC_ClockConfig+0x208>)
 8003ece:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003ed0:	4b0b      	ldr	r3, [pc, #44]	; (8003f00 <HAL_RCC_ClockConfig+0x20c>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	0018      	movs	r0, r3
 8003ed6:	f7ff f8bd 	bl	8003054 <HAL_InitTick>
 8003eda:	0003      	movs	r3, r0
}
 8003edc:	0018      	movs	r0, r3
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	b004      	add	sp, #16
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	40022000 	.word	0x40022000
 8003ee8:	00001388 	.word	0x00001388
 8003eec:	40021000 	.word	0x40021000
 8003ef0:	fffff0ff 	.word	0xfffff0ff
 8003ef4:	ffff8fff 	.word	0xffff8fff
 8003ef8:	080094d4 	.word	0x080094d4
 8003efc:	20000000 	.word	0x20000000
 8003f00:	20000004 	.word	0x20000004

08003f04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b086      	sub	sp, #24
 8003f08:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f0a:	4b3c      	ldr	r3, [pc, #240]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	2238      	movs	r2, #56	; 0x38
 8003f10:	4013      	ands	r3, r2
 8003f12:	d10f      	bne.n	8003f34 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003f14:	4b39      	ldr	r3, [pc, #228]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	0adb      	lsrs	r3, r3, #11
 8003f1a:	2207      	movs	r2, #7
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	2201      	movs	r2, #1
 8003f20:	409a      	lsls	r2, r3
 8003f22:	0013      	movs	r3, r2
 8003f24:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003f26:	6839      	ldr	r1, [r7, #0]
 8003f28:	4835      	ldr	r0, [pc, #212]	; (8004000 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003f2a:	f7fc f909 	bl	8000140 <__udivsi3>
 8003f2e:	0003      	movs	r3, r0
 8003f30:	613b      	str	r3, [r7, #16]
 8003f32:	e05d      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f34:	4b31      	ldr	r3, [pc, #196]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	2238      	movs	r2, #56	; 0x38
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	2b08      	cmp	r3, #8
 8003f3e:	d102      	bne.n	8003f46 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003f40:	4b30      	ldr	r3, [pc, #192]	; (8004004 <HAL_RCC_GetSysClockFreq+0x100>)
 8003f42:	613b      	str	r3, [r7, #16]
 8003f44:	e054      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f46:	4b2d      	ldr	r3, [pc, #180]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	2238      	movs	r2, #56	; 0x38
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	2b10      	cmp	r3, #16
 8003f50:	d138      	bne.n	8003fc4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003f52:	4b2a      	ldr	r3, [pc, #168]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	2203      	movs	r2, #3
 8003f58:	4013      	ands	r3, r2
 8003f5a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f5c:	4b27      	ldr	r3, [pc, #156]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	091b      	lsrs	r3, r3, #4
 8003f62:	2207      	movs	r2, #7
 8003f64:	4013      	ands	r3, r2
 8003f66:	3301      	adds	r3, #1
 8003f68:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2b03      	cmp	r3, #3
 8003f6e:	d10d      	bne.n	8003f8c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f70:	68b9      	ldr	r1, [r7, #8]
 8003f72:	4824      	ldr	r0, [pc, #144]	; (8004004 <HAL_RCC_GetSysClockFreq+0x100>)
 8003f74:	f7fc f8e4 	bl	8000140 <__udivsi3>
 8003f78:	0003      	movs	r3, r0
 8003f7a:	0019      	movs	r1, r3
 8003f7c:	4b1f      	ldr	r3, [pc, #124]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	0a1b      	lsrs	r3, r3, #8
 8003f82:	227f      	movs	r2, #127	; 0x7f
 8003f84:	4013      	ands	r3, r2
 8003f86:	434b      	muls	r3, r1
 8003f88:	617b      	str	r3, [r7, #20]
        break;
 8003f8a:	e00d      	b.n	8003fa8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003f8c:	68b9      	ldr	r1, [r7, #8]
 8003f8e:	481c      	ldr	r0, [pc, #112]	; (8004000 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003f90:	f7fc f8d6 	bl	8000140 <__udivsi3>
 8003f94:	0003      	movs	r3, r0
 8003f96:	0019      	movs	r1, r3
 8003f98:	4b18      	ldr	r3, [pc, #96]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	0a1b      	lsrs	r3, r3, #8
 8003f9e:	227f      	movs	r2, #127	; 0x7f
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	434b      	muls	r3, r1
 8003fa4:	617b      	str	r3, [r7, #20]
        break;
 8003fa6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003fa8:	4b14      	ldr	r3, [pc, #80]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	0f5b      	lsrs	r3, r3, #29
 8003fae:	2207      	movs	r2, #7
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	3301      	adds	r3, #1
 8003fb4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003fb6:	6879      	ldr	r1, [r7, #4]
 8003fb8:	6978      	ldr	r0, [r7, #20]
 8003fba:	f7fc f8c1 	bl	8000140 <__udivsi3>
 8003fbe:	0003      	movs	r3, r0
 8003fc0:	613b      	str	r3, [r7, #16]
 8003fc2:	e015      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003fc4:	4b0d      	ldr	r3, [pc, #52]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	2238      	movs	r2, #56	; 0x38
 8003fca:	4013      	ands	r3, r2
 8003fcc:	2b20      	cmp	r3, #32
 8003fce:	d103      	bne.n	8003fd8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003fd0:	2380      	movs	r3, #128	; 0x80
 8003fd2:	021b      	lsls	r3, r3, #8
 8003fd4:	613b      	str	r3, [r7, #16]
 8003fd6:	e00b      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003fd8:	4b08      	ldr	r3, [pc, #32]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	2238      	movs	r2, #56	; 0x38
 8003fde:	4013      	ands	r3, r2
 8003fe0:	2b18      	cmp	r3, #24
 8003fe2:	d103      	bne.n	8003fec <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003fe4:	23fa      	movs	r3, #250	; 0xfa
 8003fe6:	01db      	lsls	r3, r3, #7
 8003fe8:	613b      	str	r3, [r7, #16]
 8003fea:	e001      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003fec:	2300      	movs	r3, #0
 8003fee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003ff0:	693b      	ldr	r3, [r7, #16]
}
 8003ff2:	0018      	movs	r0, r3
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	b006      	add	sp, #24
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	46c0      	nop			; (mov r8, r8)
 8003ffc:	40021000 	.word	0x40021000
 8004000:	00f42400 	.word	0x00f42400
 8004004:	007a1200 	.word	0x007a1200

08004008 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800400c:	4b02      	ldr	r3, [pc, #8]	; (8004018 <HAL_RCC_GetHCLKFreq+0x10>)
 800400e:	681b      	ldr	r3, [r3, #0]
}
 8004010:	0018      	movs	r0, r3
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	46c0      	nop			; (mov r8, r8)
 8004018:	20000000 	.word	0x20000000

0800401c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800401c:	b5b0      	push	{r4, r5, r7, lr}
 800401e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004020:	f7ff fff2 	bl	8004008 <HAL_RCC_GetHCLKFreq>
 8004024:	0004      	movs	r4, r0
 8004026:	f7ff fb3f 	bl	80036a8 <LL_RCC_GetAPB1Prescaler>
 800402a:	0003      	movs	r3, r0
 800402c:	0b1a      	lsrs	r2, r3, #12
 800402e:	4b05      	ldr	r3, [pc, #20]	; (8004044 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004030:	0092      	lsls	r2, r2, #2
 8004032:	58d3      	ldr	r3, [r2, r3]
 8004034:	221f      	movs	r2, #31
 8004036:	4013      	ands	r3, r2
 8004038:	40dc      	lsrs	r4, r3
 800403a:	0023      	movs	r3, r4
}
 800403c:	0018      	movs	r0, r3
 800403e:	46bd      	mov	sp, r7
 8004040:	bdb0      	pop	{r4, r5, r7, pc}
 8004042:	46c0      	nop			; (mov r8, r8)
 8004044:	08009514 	.word	0x08009514

08004048 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e04a      	b.n	80040f0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	223d      	movs	r2, #61	; 0x3d
 800405e:	5c9b      	ldrb	r3, [r3, r2]
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d107      	bne.n	8004076 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	223c      	movs	r2, #60	; 0x3c
 800406a:	2100      	movs	r1, #0
 800406c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	0018      	movs	r0, r3
 8004072:	f7fe fdc3 	bl	8002bfc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	223d      	movs	r2, #61	; 0x3d
 800407a:	2102      	movs	r1, #2
 800407c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	3304      	adds	r3, #4
 8004086:	0019      	movs	r1, r3
 8004088:	0010      	movs	r0, r2
 800408a:	f000 ff4f 	bl	8004f2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2248      	movs	r2, #72	; 0x48
 8004092:	2101      	movs	r1, #1
 8004094:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	223e      	movs	r2, #62	; 0x3e
 800409a:	2101      	movs	r1, #1
 800409c:	5499      	strb	r1, [r3, r2]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	223f      	movs	r2, #63	; 0x3f
 80040a2:	2101      	movs	r1, #1
 80040a4:	5499      	strb	r1, [r3, r2]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2240      	movs	r2, #64	; 0x40
 80040aa:	2101      	movs	r1, #1
 80040ac:	5499      	strb	r1, [r3, r2]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2241      	movs	r2, #65	; 0x41
 80040b2:	2101      	movs	r1, #1
 80040b4:	5499      	strb	r1, [r3, r2]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2242      	movs	r2, #66	; 0x42
 80040ba:	2101      	movs	r1, #1
 80040bc:	5499      	strb	r1, [r3, r2]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2243      	movs	r2, #67	; 0x43
 80040c2:	2101      	movs	r1, #1
 80040c4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2244      	movs	r2, #68	; 0x44
 80040ca:	2101      	movs	r1, #1
 80040cc:	5499      	strb	r1, [r3, r2]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2245      	movs	r2, #69	; 0x45
 80040d2:	2101      	movs	r1, #1
 80040d4:	5499      	strb	r1, [r3, r2]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2246      	movs	r2, #70	; 0x46
 80040da:	2101      	movs	r1, #1
 80040dc:	5499      	strb	r1, [r3, r2]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2247      	movs	r2, #71	; 0x47
 80040e2:	2101      	movs	r1, #1
 80040e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	223d      	movs	r2, #61	; 0x3d
 80040ea:	2101      	movs	r1, #1
 80040ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	0018      	movs	r0, r3
 80040f2:	46bd      	mov	sp, r7
 80040f4:	b002      	add	sp, #8
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d101      	bne.n	800410a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e04a      	b.n	80041a0 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	223d      	movs	r2, #61	; 0x3d
 800410e:	5c9b      	ldrb	r3, [r3, r2]
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b00      	cmp	r3, #0
 8004114:	d107      	bne.n	8004126 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	223c      	movs	r2, #60	; 0x3c
 800411a:	2100      	movs	r1, #0
 800411c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	0018      	movs	r0, r3
 8004122:	f000 f841 	bl	80041a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	223d      	movs	r2, #61	; 0x3d
 800412a:	2102      	movs	r1, #2
 800412c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	3304      	adds	r3, #4
 8004136:	0019      	movs	r1, r3
 8004138:	0010      	movs	r0, r2
 800413a:	f000 fef7 	bl	8004f2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2248      	movs	r2, #72	; 0x48
 8004142:	2101      	movs	r1, #1
 8004144:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	223e      	movs	r2, #62	; 0x3e
 800414a:	2101      	movs	r1, #1
 800414c:	5499      	strb	r1, [r3, r2]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	223f      	movs	r2, #63	; 0x3f
 8004152:	2101      	movs	r1, #1
 8004154:	5499      	strb	r1, [r3, r2]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2240      	movs	r2, #64	; 0x40
 800415a:	2101      	movs	r1, #1
 800415c:	5499      	strb	r1, [r3, r2]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2241      	movs	r2, #65	; 0x41
 8004162:	2101      	movs	r1, #1
 8004164:	5499      	strb	r1, [r3, r2]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2242      	movs	r2, #66	; 0x42
 800416a:	2101      	movs	r1, #1
 800416c:	5499      	strb	r1, [r3, r2]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2243      	movs	r2, #67	; 0x43
 8004172:	2101      	movs	r1, #1
 8004174:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2244      	movs	r2, #68	; 0x44
 800417a:	2101      	movs	r1, #1
 800417c:	5499      	strb	r1, [r3, r2]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2245      	movs	r2, #69	; 0x45
 8004182:	2101      	movs	r1, #1
 8004184:	5499      	strb	r1, [r3, r2]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2246      	movs	r2, #70	; 0x46
 800418a:	2101      	movs	r1, #1
 800418c:	5499      	strb	r1, [r3, r2]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2247      	movs	r2, #71	; 0x47
 8004192:	2101      	movs	r1, #1
 8004194:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	223d      	movs	r2, #61	; 0x3d
 800419a:	2101      	movs	r1, #1
 800419c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800419e:	2300      	movs	r3, #0
}
 80041a0:	0018      	movs	r0, r3
 80041a2:	46bd      	mov	sp, r7
 80041a4:	b002      	add	sp, #8
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80041b0:	46c0      	nop			; (mov r8, r8)
 80041b2:	46bd      	mov	sp, r7
 80041b4:	b002      	add	sp, #8
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d108      	bne.n	80041da <HAL_TIM_PWM_Start+0x22>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	223e      	movs	r2, #62	; 0x3e
 80041cc:	5c9b      	ldrb	r3, [r3, r2]
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	3b01      	subs	r3, #1
 80041d2:	1e5a      	subs	r2, r3, #1
 80041d4:	4193      	sbcs	r3, r2
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	e037      	b.n	800424a <HAL_TIM_PWM_Start+0x92>
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	2b04      	cmp	r3, #4
 80041de:	d108      	bne.n	80041f2 <HAL_TIM_PWM_Start+0x3a>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	223f      	movs	r2, #63	; 0x3f
 80041e4:	5c9b      	ldrb	r3, [r3, r2]
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	3b01      	subs	r3, #1
 80041ea:	1e5a      	subs	r2, r3, #1
 80041ec:	4193      	sbcs	r3, r2
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	e02b      	b.n	800424a <HAL_TIM_PWM_Start+0x92>
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	2b08      	cmp	r3, #8
 80041f6:	d108      	bne.n	800420a <HAL_TIM_PWM_Start+0x52>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2240      	movs	r2, #64	; 0x40
 80041fc:	5c9b      	ldrb	r3, [r3, r2]
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	3b01      	subs	r3, #1
 8004202:	1e5a      	subs	r2, r3, #1
 8004204:	4193      	sbcs	r3, r2
 8004206:	b2db      	uxtb	r3, r3
 8004208:	e01f      	b.n	800424a <HAL_TIM_PWM_Start+0x92>
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	2b0c      	cmp	r3, #12
 800420e:	d108      	bne.n	8004222 <HAL_TIM_PWM_Start+0x6a>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2241      	movs	r2, #65	; 0x41
 8004214:	5c9b      	ldrb	r3, [r3, r2]
 8004216:	b2db      	uxtb	r3, r3
 8004218:	3b01      	subs	r3, #1
 800421a:	1e5a      	subs	r2, r3, #1
 800421c:	4193      	sbcs	r3, r2
 800421e:	b2db      	uxtb	r3, r3
 8004220:	e013      	b.n	800424a <HAL_TIM_PWM_Start+0x92>
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	2b10      	cmp	r3, #16
 8004226:	d108      	bne.n	800423a <HAL_TIM_PWM_Start+0x82>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2242      	movs	r2, #66	; 0x42
 800422c:	5c9b      	ldrb	r3, [r3, r2]
 800422e:	b2db      	uxtb	r3, r3
 8004230:	3b01      	subs	r3, #1
 8004232:	1e5a      	subs	r2, r3, #1
 8004234:	4193      	sbcs	r3, r2
 8004236:	b2db      	uxtb	r3, r3
 8004238:	e007      	b.n	800424a <HAL_TIM_PWM_Start+0x92>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2243      	movs	r2, #67	; 0x43
 800423e:	5c9b      	ldrb	r3, [r3, r2]
 8004240:	b2db      	uxtb	r3, r3
 8004242:	3b01      	subs	r3, #1
 8004244:	1e5a      	subs	r2, r3, #1
 8004246:	4193      	sbcs	r3, r2
 8004248:	b2db      	uxtb	r3, r3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d001      	beq.n	8004252 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e081      	b.n	8004356 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d104      	bne.n	8004262 <HAL_TIM_PWM_Start+0xaa>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	223e      	movs	r2, #62	; 0x3e
 800425c:	2102      	movs	r1, #2
 800425e:	5499      	strb	r1, [r3, r2]
 8004260:	e023      	b.n	80042aa <HAL_TIM_PWM_Start+0xf2>
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	2b04      	cmp	r3, #4
 8004266:	d104      	bne.n	8004272 <HAL_TIM_PWM_Start+0xba>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	223f      	movs	r2, #63	; 0x3f
 800426c:	2102      	movs	r1, #2
 800426e:	5499      	strb	r1, [r3, r2]
 8004270:	e01b      	b.n	80042aa <HAL_TIM_PWM_Start+0xf2>
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	2b08      	cmp	r3, #8
 8004276:	d104      	bne.n	8004282 <HAL_TIM_PWM_Start+0xca>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2240      	movs	r2, #64	; 0x40
 800427c:	2102      	movs	r1, #2
 800427e:	5499      	strb	r1, [r3, r2]
 8004280:	e013      	b.n	80042aa <HAL_TIM_PWM_Start+0xf2>
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	2b0c      	cmp	r3, #12
 8004286:	d104      	bne.n	8004292 <HAL_TIM_PWM_Start+0xda>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2241      	movs	r2, #65	; 0x41
 800428c:	2102      	movs	r1, #2
 800428e:	5499      	strb	r1, [r3, r2]
 8004290:	e00b      	b.n	80042aa <HAL_TIM_PWM_Start+0xf2>
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	2b10      	cmp	r3, #16
 8004296:	d104      	bne.n	80042a2 <HAL_TIM_PWM_Start+0xea>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2242      	movs	r2, #66	; 0x42
 800429c:	2102      	movs	r1, #2
 800429e:	5499      	strb	r1, [r3, r2]
 80042a0:	e003      	b.n	80042aa <HAL_TIM_PWM_Start+0xf2>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2243      	movs	r2, #67	; 0x43
 80042a6:	2102      	movs	r1, #2
 80042a8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	6839      	ldr	r1, [r7, #0]
 80042b0:	2201      	movs	r2, #1
 80042b2:	0018      	movs	r0, r3
 80042b4:	f001 fb14 	bl	80058e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a28      	ldr	r2, [pc, #160]	; (8004360 <HAL_TIM_PWM_Start+0x1a8>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d009      	beq.n	80042d6 <HAL_TIM_PWM_Start+0x11e>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a27      	ldr	r2, [pc, #156]	; (8004364 <HAL_TIM_PWM_Start+0x1ac>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d004      	beq.n	80042d6 <HAL_TIM_PWM_Start+0x11e>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a25      	ldr	r2, [pc, #148]	; (8004368 <HAL_TIM_PWM_Start+0x1b0>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d101      	bne.n	80042da <HAL_TIM_PWM_Start+0x122>
 80042d6:	2301      	movs	r3, #1
 80042d8:	e000      	b.n	80042dc <HAL_TIM_PWM_Start+0x124>
 80042da:	2300      	movs	r3, #0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d008      	beq.n	80042f2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	2180      	movs	r1, #128	; 0x80
 80042ec:	0209      	lsls	r1, r1, #8
 80042ee:	430a      	orrs	r2, r1
 80042f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a1a      	ldr	r2, [pc, #104]	; (8004360 <HAL_TIM_PWM_Start+0x1a8>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d00a      	beq.n	8004312 <HAL_TIM_PWM_Start+0x15a>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	2380      	movs	r3, #128	; 0x80
 8004302:	05db      	lsls	r3, r3, #23
 8004304:	429a      	cmp	r2, r3
 8004306:	d004      	beq.n	8004312 <HAL_TIM_PWM_Start+0x15a>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a17      	ldr	r2, [pc, #92]	; (800436c <HAL_TIM_PWM_Start+0x1b4>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d116      	bne.n	8004340 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	4a15      	ldr	r2, [pc, #84]	; (8004370 <HAL_TIM_PWM_Start+0x1b8>)
 800431a:	4013      	ands	r3, r2
 800431c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2b06      	cmp	r3, #6
 8004322:	d016      	beq.n	8004352 <HAL_TIM_PWM_Start+0x19a>
 8004324:	68fa      	ldr	r2, [r7, #12]
 8004326:	2380      	movs	r3, #128	; 0x80
 8004328:	025b      	lsls	r3, r3, #9
 800432a:	429a      	cmp	r2, r3
 800432c:	d011      	beq.n	8004352 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2101      	movs	r1, #1
 800433a:	430a      	orrs	r2, r1
 800433c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800433e:	e008      	b.n	8004352 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	2101      	movs	r1, #1
 800434c:	430a      	orrs	r2, r1
 800434e:	601a      	str	r2, [r3, #0]
 8004350:	e000      	b.n	8004354 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004352:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004354:	2300      	movs	r3, #0
}
 8004356:	0018      	movs	r0, r3
 8004358:	46bd      	mov	sp, r7
 800435a:	b004      	add	sp, #16
 800435c:	bd80      	pop	{r7, pc}
 800435e:	46c0      	nop			; (mov r8, r8)
 8004360:	40012c00 	.word	0x40012c00
 8004364:	40014400 	.word	0x40014400
 8004368:	40014800 	.word	0x40014800
 800436c:	40000400 	.word	0x40000400
 8004370:	00010007 	.word	0x00010007

08004374 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	6839      	ldr	r1, [r7, #0]
 8004384:	2200      	movs	r2, #0
 8004386:	0018      	movs	r0, r3
 8004388:	f001 faaa 	bl	80058e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a35      	ldr	r2, [pc, #212]	; (8004468 <HAL_TIM_PWM_Stop+0xf4>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d009      	beq.n	80043aa <HAL_TIM_PWM_Stop+0x36>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a34      	ldr	r2, [pc, #208]	; (800446c <HAL_TIM_PWM_Stop+0xf8>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d004      	beq.n	80043aa <HAL_TIM_PWM_Stop+0x36>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a32      	ldr	r2, [pc, #200]	; (8004470 <HAL_TIM_PWM_Stop+0xfc>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d101      	bne.n	80043ae <HAL_TIM_PWM_Stop+0x3a>
 80043aa:	2301      	movs	r3, #1
 80043ac:	e000      	b.n	80043b0 <HAL_TIM_PWM_Stop+0x3c>
 80043ae:	2300      	movs	r3, #0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d013      	beq.n	80043dc <HAL_TIM_PWM_Stop+0x68>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	6a1b      	ldr	r3, [r3, #32]
 80043ba:	4a2e      	ldr	r2, [pc, #184]	; (8004474 <HAL_TIM_PWM_Stop+0x100>)
 80043bc:	4013      	ands	r3, r2
 80043be:	d10d      	bne.n	80043dc <HAL_TIM_PWM_Stop+0x68>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	6a1b      	ldr	r3, [r3, #32]
 80043c6:	4a2c      	ldr	r2, [pc, #176]	; (8004478 <HAL_TIM_PWM_Stop+0x104>)
 80043c8:	4013      	ands	r3, r2
 80043ca:	d107      	bne.n	80043dc <HAL_TIM_PWM_Stop+0x68>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4929      	ldr	r1, [pc, #164]	; (800447c <HAL_TIM_PWM_Stop+0x108>)
 80043d8:	400a      	ands	r2, r1
 80043da:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	6a1b      	ldr	r3, [r3, #32]
 80043e2:	4a24      	ldr	r2, [pc, #144]	; (8004474 <HAL_TIM_PWM_Stop+0x100>)
 80043e4:	4013      	ands	r3, r2
 80043e6:	d10d      	bne.n	8004404 <HAL_TIM_PWM_Stop+0x90>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	4a22      	ldr	r2, [pc, #136]	; (8004478 <HAL_TIM_PWM_Stop+0x104>)
 80043f0:	4013      	ands	r3, r2
 80043f2:	d107      	bne.n	8004404 <HAL_TIM_PWM_Stop+0x90>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	2101      	movs	r1, #1
 8004400:	438a      	bics	r2, r1
 8004402:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d104      	bne.n	8004414 <HAL_TIM_PWM_Stop+0xa0>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	223e      	movs	r2, #62	; 0x3e
 800440e:	2101      	movs	r1, #1
 8004410:	5499      	strb	r1, [r3, r2]
 8004412:	e023      	b.n	800445c <HAL_TIM_PWM_Stop+0xe8>
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	2b04      	cmp	r3, #4
 8004418:	d104      	bne.n	8004424 <HAL_TIM_PWM_Stop+0xb0>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	223f      	movs	r2, #63	; 0x3f
 800441e:	2101      	movs	r1, #1
 8004420:	5499      	strb	r1, [r3, r2]
 8004422:	e01b      	b.n	800445c <HAL_TIM_PWM_Stop+0xe8>
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	2b08      	cmp	r3, #8
 8004428:	d104      	bne.n	8004434 <HAL_TIM_PWM_Stop+0xc0>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2240      	movs	r2, #64	; 0x40
 800442e:	2101      	movs	r1, #1
 8004430:	5499      	strb	r1, [r3, r2]
 8004432:	e013      	b.n	800445c <HAL_TIM_PWM_Stop+0xe8>
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	2b0c      	cmp	r3, #12
 8004438:	d104      	bne.n	8004444 <HAL_TIM_PWM_Stop+0xd0>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2241      	movs	r2, #65	; 0x41
 800443e:	2101      	movs	r1, #1
 8004440:	5499      	strb	r1, [r3, r2]
 8004442:	e00b      	b.n	800445c <HAL_TIM_PWM_Stop+0xe8>
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	2b10      	cmp	r3, #16
 8004448:	d104      	bne.n	8004454 <HAL_TIM_PWM_Stop+0xe0>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2242      	movs	r2, #66	; 0x42
 800444e:	2101      	movs	r1, #1
 8004450:	5499      	strb	r1, [r3, r2]
 8004452:	e003      	b.n	800445c <HAL_TIM_PWM_Stop+0xe8>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2243      	movs	r2, #67	; 0x43
 8004458:	2101      	movs	r1, #1
 800445a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800445c:	2300      	movs	r3, #0
}
 800445e:	0018      	movs	r0, r3
 8004460:	46bd      	mov	sp, r7
 8004462:	b002      	add	sp, #8
 8004464:	bd80      	pop	{r7, pc}
 8004466:	46c0      	nop			; (mov r8, r8)
 8004468:	40012c00 	.word	0x40012c00
 800446c:	40014400 	.word	0x40014400
 8004470:	40014800 	.word	0x40014800
 8004474:	00001111 	.word	0x00001111
 8004478:	00000444 	.word	0x00000444
 800447c:	ffff7fff 	.word	0xffff7fff

08004480 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b082      	sub	sp, #8
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e04a      	b.n	8004528 <HAL_TIM_IC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	223d      	movs	r2, #61	; 0x3d
 8004496:	5c9b      	ldrb	r3, [r3, r2]
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d107      	bne.n	80044ae <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	223c      	movs	r2, #60	; 0x3c
 80044a2:	2100      	movs	r1, #0
 80044a4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	0018      	movs	r0, r3
 80044aa:	f000 f841 	bl	8004530 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	223d      	movs	r2, #61	; 0x3d
 80044b2:	2102      	movs	r1, #2
 80044b4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	3304      	adds	r3, #4
 80044be:	0019      	movs	r1, r3
 80044c0:	0010      	movs	r0, r2
 80044c2:	f000 fd33 	bl	8004f2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2248      	movs	r2, #72	; 0x48
 80044ca:	2101      	movs	r1, #1
 80044cc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	223e      	movs	r2, #62	; 0x3e
 80044d2:	2101      	movs	r1, #1
 80044d4:	5499      	strb	r1, [r3, r2]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	223f      	movs	r2, #63	; 0x3f
 80044da:	2101      	movs	r1, #1
 80044dc:	5499      	strb	r1, [r3, r2]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2240      	movs	r2, #64	; 0x40
 80044e2:	2101      	movs	r1, #1
 80044e4:	5499      	strb	r1, [r3, r2]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2241      	movs	r2, #65	; 0x41
 80044ea:	2101      	movs	r1, #1
 80044ec:	5499      	strb	r1, [r3, r2]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2242      	movs	r2, #66	; 0x42
 80044f2:	2101      	movs	r1, #1
 80044f4:	5499      	strb	r1, [r3, r2]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2243      	movs	r2, #67	; 0x43
 80044fa:	2101      	movs	r1, #1
 80044fc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2244      	movs	r2, #68	; 0x44
 8004502:	2101      	movs	r1, #1
 8004504:	5499      	strb	r1, [r3, r2]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2245      	movs	r2, #69	; 0x45
 800450a:	2101      	movs	r1, #1
 800450c:	5499      	strb	r1, [r3, r2]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2246      	movs	r2, #70	; 0x46
 8004512:	2101      	movs	r1, #1
 8004514:	5499      	strb	r1, [r3, r2]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2247      	movs	r2, #71	; 0x47
 800451a:	2101      	movs	r1, #1
 800451c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	223d      	movs	r2, #61	; 0x3d
 8004522:	2101      	movs	r1, #1
 8004524:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004526:	2300      	movs	r3, #0
}
 8004528:	0018      	movs	r0, r3
 800452a:	46bd      	mov	sp, r7
 800452c:	b002      	add	sp, #8
 800452e:	bd80      	pop	{r7, pc}

08004530 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b082      	sub	sp, #8
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004538:	46c0      	nop			; (mov r8, r8)
 800453a:	46bd      	mov	sp, r7
 800453c:	b002      	add	sp, #8
 800453e:	bd80      	pop	{r7, pc}

08004540 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b084      	sub	sp, #16
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800454a:	230f      	movs	r3, #15
 800454c:	18fb      	adds	r3, r7, r3
 800454e:	2200      	movs	r2, #0
 8004550:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d104      	bne.n	8004562 <HAL_TIM_IC_Start_IT+0x22>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	223e      	movs	r2, #62	; 0x3e
 800455c:	5c9b      	ldrb	r3, [r3, r2]
 800455e:	b2db      	uxtb	r3, r3
 8004560:	e023      	b.n	80045aa <HAL_TIM_IC_Start_IT+0x6a>
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	2b04      	cmp	r3, #4
 8004566:	d104      	bne.n	8004572 <HAL_TIM_IC_Start_IT+0x32>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	223f      	movs	r2, #63	; 0x3f
 800456c:	5c9b      	ldrb	r3, [r3, r2]
 800456e:	b2db      	uxtb	r3, r3
 8004570:	e01b      	b.n	80045aa <HAL_TIM_IC_Start_IT+0x6a>
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	2b08      	cmp	r3, #8
 8004576:	d104      	bne.n	8004582 <HAL_TIM_IC_Start_IT+0x42>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2240      	movs	r2, #64	; 0x40
 800457c:	5c9b      	ldrb	r3, [r3, r2]
 800457e:	b2db      	uxtb	r3, r3
 8004580:	e013      	b.n	80045aa <HAL_TIM_IC_Start_IT+0x6a>
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	2b0c      	cmp	r3, #12
 8004586:	d104      	bne.n	8004592 <HAL_TIM_IC_Start_IT+0x52>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2241      	movs	r2, #65	; 0x41
 800458c:	5c9b      	ldrb	r3, [r3, r2]
 800458e:	b2db      	uxtb	r3, r3
 8004590:	e00b      	b.n	80045aa <HAL_TIM_IC_Start_IT+0x6a>
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	2b10      	cmp	r3, #16
 8004596:	d104      	bne.n	80045a2 <HAL_TIM_IC_Start_IT+0x62>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2242      	movs	r2, #66	; 0x42
 800459c:	5c9b      	ldrb	r3, [r3, r2]
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	e003      	b.n	80045aa <HAL_TIM_IC_Start_IT+0x6a>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2243      	movs	r2, #67	; 0x43
 80045a6:	5c9b      	ldrb	r3, [r3, r2]
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	220e      	movs	r2, #14
 80045ac:	18ba      	adds	r2, r7, r2
 80045ae:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d104      	bne.n	80045c0 <HAL_TIM_IC_Start_IT+0x80>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2244      	movs	r2, #68	; 0x44
 80045ba:	5c9b      	ldrb	r3, [r3, r2]
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	e013      	b.n	80045e8 <HAL_TIM_IC_Start_IT+0xa8>
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	2b04      	cmp	r3, #4
 80045c4:	d104      	bne.n	80045d0 <HAL_TIM_IC_Start_IT+0x90>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2245      	movs	r2, #69	; 0x45
 80045ca:	5c9b      	ldrb	r3, [r3, r2]
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	e00b      	b.n	80045e8 <HAL_TIM_IC_Start_IT+0xa8>
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	2b08      	cmp	r3, #8
 80045d4:	d104      	bne.n	80045e0 <HAL_TIM_IC_Start_IT+0xa0>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2246      	movs	r2, #70	; 0x46
 80045da:	5c9b      	ldrb	r3, [r3, r2]
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	e003      	b.n	80045e8 <HAL_TIM_IC_Start_IT+0xa8>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2247      	movs	r2, #71	; 0x47
 80045e4:	5c9b      	ldrb	r3, [r3, r2]
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	210d      	movs	r1, #13
 80045ea:	187a      	adds	r2, r7, r1
 80045ec:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80045ee:	230e      	movs	r3, #14
 80045f0:	18fb      	adds	r3, r7, r3
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d103      	bne.n	8004600 <HAL_TIM_IC_Start_IT+0xc0>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80045f8:	187b      	adds	r3, r7, r1
 80045fa:	781b      	ldrb	r3, [r3, #0]
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d001      	beq.n	8004604 <HAL_TIM_IC_Start_IT+0xc4>
  {
    return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e0c3      	b.n	800478c <HAL_TIM_IC_Start_IT+0x24c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d104      	bne.n	8004614 <HAL_TIM_IC_Start_IT+0xd4>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	223e      	movs	r2, #62	; 0x3e
 800460e:	2102      	movs	r1, #2
 8004610:	5499      	strb	r1, [r3, r2]
 8004612:	e023      	b.n	800465c <HAL_TIM_IC_Start_IT+0x11c>
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	2b04      	cmp	r3, #4
 8004618:	d104      	bne.n	8004624 <HAL_TIM_IC_Start_IT+0xe4>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	223f      	movs	r2, #63	; 0x3f
 800461e:	2102      	movs	r1, #2
 8004620:	5499      	strb	r1, [r3, r2]
 8004622:	e01b      	b.n	800465c <HAL_TIM_IC_Start_IT+0x11c>
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	2b08      	cmp	r3, #8
 8004628:	d104      	bne.n	8004634 <HAL_TIM_IC_Start_IT+0xf4>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2240      	movs	r2, #64	; 0x40
 800462e:	2102      	movs	r1, #2
 8004630:	5499      	strb	r1, [r3, r2]
 8004632:	e013      	b.n	800465c <HAL_TIM_IC_Start_IT+0x11c>
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	2b0c      	cmp	r3, #12
 8004638:	d104      	bne.n	8004644 <HAL_TIM_IC_Start_IT+0x104>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2241      	movs	r2, #65	; 0x41
 800463e:	2102      	movs	r1, #2
 8004640:	5499      	strb	r1, [r3, r2]
 8004642:	e00b      	b.n	800465c <HAL_TIM_IC_Start_IT+0x11c>
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	2b10      	cmp	r3, #16
 8004648:	d104      	bne.n	8004654 <HAL_TIM_IC_Start_IT+0x114>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2242      	movs	r2, #66	; 0x42
 800464e:	2102      	movs	r1, #2
 8004650:	5499      	strb	r1, [r3, r2]
 8004652:	e003      	b.n	800465c <HAL_TIM_IC_Start_IT+0x11c>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2243      	movs	r2, #67	; 0x43
 8004658:	2102      	movs	r1, #2
 800465a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d104      	bne.n	800466c <HAL_TIM_IC_Start_IT+0x12c>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2244      	movs	r2, #68	; 0x44
 8004666:	2102      	movs	r1, #2
 8004668:	5499      	strb	r1, [r3, r2]
 800466a:	e013      	b.n	8004694 <HAL_TIM_IC_Start_IT+0x154>
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	2b04      	cmp	r3, #4
 8004670:	d104      	bne.n	800467c <HAL_TIM_IC_Start_IT+0x13c>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2245      	movs	r2, #69	; 0x45
 8004676:	2102      	movs	r1, #2
 8004678:	5499      	strb	r1, [r3, r2]
 800467a:	e00b      	b.n	8004694 <HAL_TIM_IC_Start_IT+0x154>
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	2b08      	cmp	r3, #8
 8004680:	d104      	bne.n	800468c <HAL_TIM_IC_Start_IT+0x14c>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2246      	movs	r2, #70	; 0x46
 8004686:	2102      	movs	r1, #2
 8004688:	5499      	strb	r1, [r3, r2]
 800468a:	e003      	b.n	8004694 <HAL_TIM_IC_Start_IT+0x154>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2247      	movs	r2, #71	; 0x47
 8004690:	2102      	movs	r1, #2
 8004692:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	2b0c      	cmp	r3, #12
 8004698:	d02a      	beq.n	80046f0 <HAL_TIM_IC_Start_IT+0x1b0>
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	2b0c      	cmp	r3, #12
 800469e:	d830      	bhi.n	8004702 <HAL_TIM_IC_Start_IT+0x1c2>
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	2b08      	cmp	r3, #8
 80046a4:	d01b      	beq.n	80046de <HAL_TIM_IC_Start_IT+0x19e>
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	2b08      	cmp	r3, #8
 80046aa:	d82a      	bhi.n	8004702 <HAL_TIM_IC_Start_IT+0x1c2>
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d003      	beq.n	80046ba <HAL_TIM_IC_Start_IT+0x17a>
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	2b04      	cmp	r3, #4
 80046b6:	d009      	beq.n	80046cc <HAL_TIM_IC_Start_IT+0x18c>
 80046b8:	e023      	b.n	8004702 <HAL_TIM_IC_Start_IT+0x1c2>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68da      	ldr	r2, [r3, #12]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2102      	movs	r1, #2
 80046c6:	430a      	orrs	r2, r1
 80046c8:	60da      	str	r2, [r3, #12]
      break;
 80046ca:	e01f      	b.n	800470c <HAL_TIM_IC_Start_IT+0x1cc>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	68da      	ldr	r2, [r3, #12]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	2104      	movs	r1, #4
 80046d8:	430a      	orrs	r2, r1
 80046da:	60da      	str	r2, [r3, #12]
      break;
 80046dc:	e016      	b.n	800470c <HAL_TIM_IC_Start_IT+0x1cc>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68da      	ldr	r2, [r3, #12]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2108      	movs	r1, #8
 80046ea:	430a      	orrs	r2, r1
 80046ec:	60da      	str	r2, [r3, #12]
      break;
 80046ee:	e00d      	b.n	800470c <HAL_TIM_IC_Start_IT+0x1cc>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	68da      	ldr	r2, [r3, #12]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2110      	movs	r1, #16
 80046fc:	430a      	orrs	r2, r1
 80046fe:	60da      	str	r2, [r3, #12]
      break;
 8004700:	e004      	b.n	800470c <HAL_TIM_IC_Start_IT+0x1cc>
    }

    default:
      status = HAL_ERROR;
 8004702:	230f      	movs	r3, #15
 8004704:	18fb      	adds	r3, r7, r3
 8004706:	2201      	movs	r2, #1
 8004708:	701a      	strb	r2, [r3, #0]
      break;
 800470a:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 800470c:	230f      	movs	r3, #15
 800470e:	18fb      	adds	r3, r7, r3
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d137      	bne.n	8004786 <HAL_TIM_IC_Start_IT+0x246>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	6839      	ldr	r1, [r7, #0]
 800471c:	2201      	movs	r2, #1
 800471e:	0018      	movs	r0, r3
 8004720:	f001 f8de 	bl	80058e0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a1a      	ldr	r2, [pc, #104]	; (8004794 <HAL_TIM_IC_Start_IT+0x254>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d00a      	beq.n	8004744 <HAL_TIM_IC_Start_IT+0x204>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	2380      	movs	r3, #128	; 0x80
 8004734:	05db      	lsls	r3, r3, #23
 8004736:	429a      	cmp	r2, r3
 8004738:	d004      	beq.n	8004744 <HAL_TIM_IC_Start_IT+0x204>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a16      	ldr	r2, [pc, #88]	; (8004798 <HAL_TIM_IC_Start_IT+0x258>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d116      	bne.n	8004772 <HAL_TIM_IC_Start_IT+0x232>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	4a14      	ldr	r2, [pc, #80]	; (800479c <HAL_TIM_IC_Start_IT+0x25c>)
 800474c:	4013      	ands	r3, r2
 800474e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	2b06      	cmp	r3, #6
 8004754:	d016      	beq.n	8004784 <HAL_TIM_IC_Start_IT+0x244>
 8004756:	68ba      	ldr	r2, [r7, #8]
 8004758:	2380      	movs	r3, #128	; 0x80
 800475a:	025b      	lsls	r3, r3, #9
 800475c:	429a      	cmp	r2, r3
 800475e:	d011      	beq.n	8004784 <HAL_TIM_IC_Start_IT+0x244>
      {
        __HAL_TIM_ENABLE(htim);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	2101      	movs	r1, #1
 800476c:	430a      	orrs	r2, r1
 800476e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004770:	e008      	b.n	8004784 <HAL_TIM_IC_Start_IT+0x244>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2101      	movs	r1, #1
 800477e:	430a      	orrs	r2, r1
 8004780:	601a      	str	r2, [r3, #0]
 8004782:	e000      	b.n	8004786 <HAL_TIM_IC_Start_IT+0x246>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004784:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 8004786:	230f      	movs	r3, #15
 8004788:	18fb      	adds	r3, r7, r3
 800478a:	781b      	ldrb	r3, [r3, #0]
}
 800478c:	0018      	movs	r0, r3
 800478e:	46bd      	mov	sp, r7
 8004790:	b004      	add	sp, #16
 8004792:	bd80      	pop	{r7, pc}
 8004794:	40012c00 	.word	0x40012c00
 8004798:	40000400 	.word	0x40000400
 800479c:	00010007 	.word	0x00010007

080047a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68db      	ldr	r3, [r3, #12]
 80047ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	2202      	movs	r2, #2
 80047bc:	4013      	ands	r3, r2
 80047be:	d021      	beq.n	8004804 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2202      	movs	r2, #2
 80047c4:	4013      	ands	r3, r2
 80047c6:	d01d      	beq.n	8004804 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2203      	movs	r2, #3
 80047ce:	4252      	negs	r2, r2
 80047d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2201      	movs	r2, #1
 80047d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	2203      	movs	r2, #3
 80047e0:	4013      	ands	r3, r2
 80047e2:	d004      	beq.n	80047ee <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	0018      	movs	r0, r3
 80047e8:	f7fe f80c 	bl	8002804 <HAL_TIM_IC_CaptureCallback>
 80047ec:	e007      	b.n	80047fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	0018      	movs	r0, r3
 80047f2:	f000 fb8b 	bl	8004f0c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	0018      	movs	r0, r3
 80047fa:	f7fe f821 	bl	8002840 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	2204      	movs	r2, #4
 8004808:	4013      	ands	r3, r2
 800480a:	d022      	beq.n	8004852 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2204      	movs	r2, #4
 8004810:	4013      	ands	r3, r2
 8004812:	d01e      	beq.n	8004852 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2205      	movs	r2, #5
 800481a:	4252      	negs	r2, r2
 800481c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2202      	movs	r2, #2
 8004822:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	699a      	ldr	r2, [r3, #24]
 800482a:	23c0      	movs	r3, #192	; 0xc0
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	4013      	ands	r3, r2
 8004830:	d004      	beq.n	800483c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	0018      	movs	r0, r3
 8004836:	f7fd ffe5 	bl	8002804 <HAL_TIM_IC_CaptureCallback>
 800483a:	e007      	b.n	800484c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	0018      	movs	r0, r3
 8004840:	f000 fb64 	bl	8004f0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	0018      	movs	r0, r3
 8004848:	f7fd fffa 	bl	8002840 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	2208      	movs	r2, #8
 8004856:	4013      	ands	r3, r2
 8004858:	d021      	beq.n	800489e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2208      	movs	r2, #8
 800485e:	4013      	ands	r3, r2
 8004860:	d01d      	beq.n	800489e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	2209      	movs	r2, #9
 8004868:	4252      	negs	r2, r2
 800486a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2204      	movs	r2, #4
 8004870:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	69db      	ldr	r3, [r3, #28]
 8004878:	2203      	movs	r2, #3
 800487a:	4013      	ands	r3, r2
 800487c:	d004      	beq.n	8004888 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	0018      	movs	r0, r3
 8004882:	f7fd ffbf 	bl	8002804 <HAL_TIM_IC_CaptureCallback>
 8004886:	e007      	b.n	8004898 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	0018      	movs	r0, r3
 800488c:	f000 fb3e 	bl	8004f0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	0018      	movs	r0, r3
 8004894:	f7fd ffd4 	bl	8002840 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2200      	movs	r2, #0
 800489c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	2210      	movs	r2, #16
 80048a2:	4013      	ands	r3, r2
 80048a4:	d022      	beq.n	80048ec <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2210      	movs	r2, #16
 80048aa:	4013      	ands	r3, r2
 80048ac:	d01e      	beq.n	80048ec <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2211      	movs	r2, #17
 80048b4:	4252      	negs	r2, r2
 80048b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2208      	movs	r2, #8
 80048bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	69da      	ldr	r2, [r3, #28]
 80048c4:	23c0      	movs	r3, #192	; 0xc0
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	4013      	ands	r3, r2
 80048ca:	d004      	beq.n	80048d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	0018      	movs	r0, r3
 80048d0:	f7fd ff98 	bl	8002804 <HAL_TIM_IC_CaptureCallback>
 80048d4:	e007      	b.n	80048e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	0018      	movs	r0, r3
 80048da:	f000 fb17 	bl	8004f0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	0018      	movs	r0, r3
 80048e2:	f7fd ffad 	bl	8002840 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	2201      	movs	r2, #1
 80048f0:	4013      	ands	r3, r2
 80048f2:	d00c      	beq.n	800490e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2201      	movs	r2, #1
 80048f8:	4013      	ands	r3, r2
 80048fa:	d008      	beq.n	800490e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2202      	movs	r2, #2
 8004902:	4252      	negs	r2, r2
 8004904:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	0018      	movs	r0, r3
 800490a:	f7fd ff91 	bl	8002830 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	2280      	movs	r2, #128	; 0x80
 8004912:	4013      	ands	r3, r2
 8004914:	d104      	bne.n	8004920 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004916:	68ba      	ldr	r2, [r7, #8]
 8004918:	2380      	movs	r3, #128	; 0x80
 800491a:	019b      	lsls	r3, r3, #6
 800491c:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800491e:	d00b      	beq.n	8004938 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2280      	movs	r2, #128	; 0x80
 8004924:	4013      	ands	r3, r2
 8004926:	d007      	beq.n	8004938 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a1e      	ldr	r2, [pc, #120]	; (80049a8 <HAL_TIM_IRQHandler+0x208>)
 800492e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	0018      	movs	r0, r3
 8004934:	f001 f868 	bl	8005a08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004938:	68ba      	ldr	r2, [r7, #8]
 800493a:	2380      	movs	r3, #128	; 0x80
 800493c:	005b      	lsls	r3, r3, #1
 800493e:	4013      	ands	r3, r2
 8004940:	d00b      	beq.n	800495a <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2280      	movs	r2, #128	; 0x80
 8004946:	4013      	ands	r3, r2
 8004948:	d007      	beq.n	800495a <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a17      	ldr	r2, [pc, #92]	; (80049ac <HAL_TIM_IRQHandler+0x20c>)
 8004950:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	0018      	movs	r0, r3
 8004956:	f001 f85f 	bl	8005a18 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	2240      	movs	r2, #64	; 0x40
 800495e:	4013      	ands	r3, r2
 8004960:	d00c      	beq.n	800497c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2240      	movs	r2, #64	; 0x40
 8004966:	4013      	ands	r3, r2
 8004968:	d008      	beq.n	800497c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2241      	movs	r2, #65	; 0x41
 8004970:	4252      	negs	r2, r2
 8004972:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	0018      	movs	r0, r3
 8004978:	f000 fad0 	bl	8004f1c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	2220      	movs	r2, #32
 8004980:	4013      	ands	r3, r2
 8004982:	d00c      	beq.n	800499e <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2220      	movs	r2, #32
 8004988:	4013      	ands	r3, r2
 800498a:	d008      	beq.n	800499e <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	2221      	movs	r2, #33	; 0x21
 8004992:	4252      	negs	r2, r2
 8004994:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	0018      	movs	r0, r3
 800499a:	f001 f82d 	bl	80059f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800499e:	46c0      	nop			; (mov r8, r8)
 80049a0:	46bd      	mov	sp, r7
 80049a2:	b004      	add	sp, #16
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	46c0      	nop			; (mov r8, r8)
 80049a8:	ffffdf7f 	.word	0xffffdf7f
 80049ac:	fffffeff 	.word	0xfffffeff

080049b0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b086      	sub	sp, #24
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	60f8      	str	r0, [r7, #12]
 80049b8:	60b9      	str	r1, [r7, #8]
 80049ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049bc:	2317      	movs	r3, #23
 80049be:	18fb      	adds	r3, r7, r3
 80049c0:	2200      	movs	r2, #0
 80049c2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	223c      	movs	r2, #60	; 0x3c
 80049c8:	5c9b      	ldrb	r3, [r3, r2]
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d101      	bne.n	80049d2 <HAL_TIM_IC_ConfigChannel+0x22>
 80049ce:	2302      	movs	r3, #2
 80049d0:	e08c      	b.n	8004aec <HAL_TIM_IC_ConfigChannel+0x13c>
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	223c      	movs	r2, #60	; 0x3c
 80049d6:	2101      	movs	r1, #1
 80049d8:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d11b      	bne.n	8004a18 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80049f0:	f000 fdbc 	bl	800556c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	699a      	ldr	r2, [r3, #24]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	210c      	movs	r1, #12
 8004a00:	438a      	bics	r2, r1
 8004a02:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	6999      	ldr	r1, [r3, #24]
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	689a      	ldr	r2, [r3, #8]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	430a      	orrs	r2, r1
 8004a14:	619a      	str	r2, [r3, #24]
 8004a16:	e062      	b.n	8004ade <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2b04      	cmp	r3, #4
 8004a1c:	d11c      	bne.n	8004a58 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004a2e:	f000 fe21 	bl	8005674 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	699a      	ldr	r2, [r3, #24]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	492d      	ldr	r1, [pc, #180]	; (8004af4 <HAL_TIM_IC_ConfigChannel+0x144>)
 8004a3e:	400a      	ands	r2, r1
 8004a40:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	6999      	ldr	r1, [r3, #24]
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	021a      	lsls	r2, r3, #8
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	430a      	orrs	r2, r1
 8004a54:	619a      	str	r2, [r3, #24]
 8004a56:	e042      	b.n	8004ade <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2b08      	cmp	r3, #8
 8004a5c:	d11b      	bne.n	8004a96 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004a6e:	f000 fe75 	bl	800575c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	69da      	ldr	r2, [r3, #28]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	210c      	movs	r1, #12
 8004a7e:	438a      	bics	r2, r1
 8004a80:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	69d9      	ldr	r1, [r3, #28]
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	689a      	ldr	r2, [r3, #8]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	430a      	orrs	r2, r1
 8004a92:	61da      	str	r2, [r3, #28]
 8004a94:	e023      	b.n	8004ade <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2b0c      	cmp	r3, #12
 8004a9a:	d11c      	bne.n	8004ad6 <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004aac:	f000 fe96 	bl	80057dc <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	69da      	ldr	r2, [r3, #28]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	490e      	ldr	r1, [pc, #56]	; (8004af4 <HAL_TIM_IC_ConfigChannel+0x144>)
 8004abc:	400a      	ands	r2, r1
 8004abe:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	69d9      	ldr	r1, [r3, #28]
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	021a      	lsls	r2, r3, #8
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	430a      	orrs	r2, r1
 8004ad2:	61da      	str	r2, [r3, #28]
 8004ad4:	e003      	b.n	8004ade <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 8004ad6:	2317      	movs	r3, #23
 8004ad8:	18fb      	adds	r3, r7, r3
 8004ada:	2201      	movs	r2, #1
 8004adc:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	223c      	movs	r2, #60	; 0x3c
 8004ae2:	2100      	movs	r1, #0
 8004ae4:	5499      	strb	r1, [r3, r2]

  return status;
 8004ae6:	2317      	movs	r3, #23
 8004ae8:	18fb      	adds	r3, r7, r3
 8004aea:	781b      	ldrb	r3, [r3, #0]
}
 8004aec:	0018      	movs	r0, r3
 8004aee:	46bd      	mov	sp, r7
 8004af0:	b006      	add	sp, #24
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	fffff3ff 	.word	0xfffff3ff

08004af8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	60f8      	str	r0, [r7, #12]
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b04:	2317      	movs	r3, #23
 8004b06:	18fb      	adds	r3, r7, r3
 8004b08:	2200      	movs	r2, #0
 8004b0a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	223c      	movs	r2, #60	; 0x3c
 8004b10:	5c9b      	ldrb	r3, [r3, r2]
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d101      	bne.n	8004b1a <HAL_TIM_PWM_ConfigChannel+0x22>
 8004b16:	2302      	movs	r3, #2
 8004b18:	e0e5      	b.n	8004ce6 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	223c      	movs	r2, #60	; 0x3c
 8004b1e:	2101      	movs	r1, #1
 8004b20:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2b14      	cmp	r3, #20
 8004b26:	d900      	bls.n	8004b2a <HAL_TIM_PWM_ConfigChannel+0x32>
 8004b28:	e0d1      	b.n	8004cce <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	009a      	lsls	r2, r3, #2
 8004b2e:	4b70      	ldr	r3, [pc, #448]	; (8004cf0 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8004b30:	18d3      	adds	r3, r2, r3
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	68ba      	ldr	r2, [r7, #8]
 8004b3c:	0011      	movs	r1, r2
 8004b3e:	0018      	movs	r0, r3
 8004b40:	f000 fa78 	bl	8005034 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	699a      	ldr	r2, [r3, #24]
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	2108      	movs	r1, #8
 8004b50:	430a      	orrs	r2, r1
 8004b52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	699a      	ldr	r2, [r3, #24]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2104      	movs	r1, #4
 8004b60:	438a      	bics	r2, r1
 8004b62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	6999      	ldr	r1, [r3, #24]
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	691a      	ldr	r2, [r3, #16]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	430a      	orrs	r2, r1
 8004b74:	619a      	str	r2, [r3, #24]
      break;
 8004b76:	e0af      	b.n	8004cd8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68ba      	ldr	r2, [r7, #8]
 8004b7e:	0011      	movs	r1, r2
 8004b80:	0018      	movs	r0, r3
 8004b82:	f000 fad7 	bl	8005134 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	699a      	ldr	r2, [r3, #24]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2180      	movs	r1, #128	; 0x80
 8004b92:	0109      	lsls	r1, r1, #4
 8004b94:	430a      	orrs	r2, r1
 8004b96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	699a      	ldr	r2, [r3, #24]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4954      	ldr	r1, [pc, #336]	; (8004cf4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004ba4:	400a      	ands	r2, r1
 8004ba6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	6999      	ldr	r1, [r3, #24]
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	021a      	lsls	r2, r3, #8
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	430a      	orrs	r2, r1
 8004bba:	619a      	str	r2, [r3, #24]
      break;
 8004bbc:	e08c      	b.n	8004cd8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	68ba      	ldr	r2, [r7, #8]
 8004bc4:	0011      	movs	r1, r2
 8004bc6:	0018      	movs	r0, r3
 8004bc8:	f000 fb32 	bl	8005230 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	69da      	ldr	r2, [r3, #28]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2108      	movs	r1, #8
 8004bd8:	430a      	orrs	r2, r1
 8004bda:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	69da      	ldr	r2, [r3, #28]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	2104      	movs	r1, #4
 8004be8:	438a      	bics	r2, r1
 8004bea:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	69d9      	ldr	r1, [r3, #28]
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	691a      	ldr	r2, [r3, #16]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	430a      	orrs	r2, r1
 8004bfc:	61da      	str	r2, [r3, #28]
      break;
 8004bfe:	e06b      	b.n	8004cd8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	68ba      	ldr	r2, [r7, #8]
 8004c06:	0011      	movs	r1, r2
 8004c08:	0018      	movs	r0, r3
 8004c0a:	f000 fb93 	bl	8005334 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	69da      	ldr	r2, [r3, #28]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2180      	movs	r1, #128	; 0x80
 8004c1a:	0109      	lsls	r1, r1, #4
 8004c1c:	430a      	orrs	r2, r1
 8004c1e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	69da      	ldr	r2, [r3, #28]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4932      	ldr	r1, [pc, #200]	; (8004cf4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004c2c:	400a      	ands	r2, r1
 8004c2e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	69d9      	ldr	r1, [r3, #28]
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	691b      	ldr	r3, [r3, #16]
 8004c3a:	021a      	lsls	r2, r3, #8
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	430a      	orrs	r2, r1
 8004c42:	61da      	str	r2, [r3, #28]
      break;
 8004c44:	e048      	b.n	8004cd8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	68ba      	ldr	r2, [r7, #8]
 8004c4c:	0011      	movs	r1, r2
 8004c4e:	0018      	movs	r0, r3
 8004c50:	f000 fbd4 	bl	80053fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	2108      	movs	r1, #8
 8004c60:	430a      	orrs	r2, r1
 8004c62:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2104      	movs	r1, #4
 8004c70:	438a      	bics	r2, r1
 8004c72:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	691a      	ldr	r2, [r3, #16]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	430a      	orrs	r2, r1
 8004c84:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004c86:	e027      	b.n	8004cd8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68ba      	ldr	r2, [r7, #8]
 8004c8e:	0011      	movs	r1, r2
 8004c90:	0018      	movs	r0, r3
 8004c92:	f000 fc0d 	bl	80054b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2180      	movs	r1, #128	; 0x80
 8004ca2:	0109      	lsls	r1, r1, #4
 8004ca4:	430a      	orrs	r2, r1
 8004ca6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4910      	ldr	r1, [pc, #64]	; (8004cf4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004cb4:	400a      	ands	r2, r1
 8004cb6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	021a      	lsls	r2, r3, #8
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	430a      	orrs	r2, r1
 8004cca:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004ccc:	e004      	b.n	8004cd8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8004cce:	2317      	movs	r3, #23
 8004cd0:	18fb      	adds	r3, r7, r3
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	701a      	strb	r2, [r3, #0]
      break;
 8004cd6:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	223c      	movs	r2, #60	; 0x3c
 8004cdc:	2100      	movs	r1, #0
 8004cde:	5499      	strb	r1, [r3, r2]

  return status;
 8004ce0:	2317      	movs	r3, #23
 8004ce2:	18fb      	adds	r3, r7, r3
 8004ce4:	781b      	ldrb	r3, [r3, #0]
}
 8004ce6:	0018      	movs	r0, r3
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	b006      	add	sp, #24
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	46c0      	nop			; (mov r8, r8)
 8004cf0:	08009534 	.word	0x08009534
 8004cf4:	fffffbff 	.word	0xfffffbff

08004cf8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b084      	sub	sp, #16
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d02:	230f      	movs	r3, #15
 8004d04:	18fb      	adds	r3, r7, r3
 8004d06:	2200      	movs	r2, #0
 8004d08:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	223c      	movs	r2, #60	; 0x3c
 8004d0e:	5c9b      	ldrb	r3, [r3, r2]
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d101      	bne.n	8004d18 <HAL_TIM_ConfigClockSource+0x20>
 8004d14:	2302      	movs	r3, #2
 8004d16:	e0bc      	b.n	8004e92 <HAL_TIM_ConfigClockSource+0x19a>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	223c      	movs	r2, #60	; 0x3c
 8004d1c:	2101      	movs	r1, #1
 8004d1e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	223d      	movs	r2, #61	; 0x3d
 8004d24:	2102      	movs	r1, #2
 8004d26:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	4a5a      	ldr	r2, [pc, #360]	; (8004e9c <HAL_TIM_ConfigClockSource+0x1a4>)
 8004d34:	4013      	ands	r3, r2
 8004d36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	4a59      	ldr	r2, [pc, #356]	; (8004ea0 <HAL_TIM_ConfigClockSource+0x1a8>)
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68ba      	ldr	r2, [r7, #8]
 8004d46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2280      	movs	r2, #128	; 0x80
 8004d4e:	0192      	lsls	r2, r2, #6
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d040      	beq.n	8004dd6 <HAL_TIM_ConfigClockSource+0xde>
 8004d54:	2280      	movs	r2, #128	; 0x80
 8004d56:	0192      	lsls	r2, r2, #6
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d900      	bls.n	8004d5e <HAL_TIM_ConfigClockSource+0x66>
 8004d5c:	e088      	b.n	8004e70 <HAL_TIM_ConfigClockSource+0x178>
 8004d5e:	2280      	movs	r2, #128	; 0x80
 8004d60:	0152      	lsls	r2, r2, #5
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d100      	bne.n	8004d68 <HAL_TIM_ConfigClockSource+0x70>
 8004d66:	e088      	b.n	8004e7a <HAL_TIM_ConfigClockSource+0x182>
 8004d68:	2280      	movs	r2, #128	; 0x80
 8004d6a:	0152      	lsls	r2, r2, #5
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d900      	bls.n	8004d72 <HAL_TIM_ConfigClockSource+0x7a>
 8004d70:	e07e      	b.n	8004e70 <HAL_TIM_ConfigClockSource+0x178>
 8004d72:	2b70      	cmp	r3, #112	; 0x70
 8004d74:	d018      	beq.n	8004da8 <HAL_TIM_ConfigClockSource+0xb0>
 8004d76:	d900      	bls.n	8004d7a <HAL_TIM_ConfigClockSource+0x82>
 8004d78:	e07a      	b.n	8004e70 <HAL_TIM_ConfigClockSource+0x178>
 8004d7a:	2b60      	cmp	r3, #96	; 0x60
 8004d7c:	d04f      	beq.n	8004e1e <HAL_TIM_ConfigClockSource+0x126>
 8004d7e:	d900      	bls.n	8004d82 <HAL_TIM_ConfigClockSource+0x8a>
 8004d80:	e076      	b.n	8004e70 <HAL_TIM_ConfigClockSource+0x178>
 8004d82:	2b50      	cmp	r3, #80	; 0x50
 8004d84:	d03b      	beq.n	8004dfe <HAL_TIM_ConfigClockSource+0x106>
 8004d86:	d900      	bls.n	8004d8a <HAL_TIM_ConfigClockSource+0x92>
 8004d88:	e072      	b.n	8004e70 <HAL_TIM_ConfigClockSource+0x178>
 8004d8a:	2b40      	cmp	r3, #64	; 0x40
 8004d8c:	d057      	beq.n	8004e3e <HAL_TIM_ConfigClockSource+0x146>
 8004d8e:	d900      	bls.n	8004d92 <HAL_TIM_ConfigClockSource+0x9a>
 8004d90:	e06e      	b.n	8004e70 <HAL_TIM_ConfigClockSource+0x178>
 8004d92:	2b30      	cmp	r3, #48	; 0x30
 8004d94:	d063      	beq.n	8004e5e <HAL_TIM_ConfigClockSource+0x166>
 8004d96:	d86b      	bhi.n	8004e70 <HAL_TIM_ConfigClockSource+0x178>
 8004d98:	2b20      	cmp	r3, #32
 8004d9a:	d060      	beq.n	8004e5e <HAL_TIM_ConfigClockSource+0x166>
 8004d9c:	d868      	bhi.n	8004e70 <HAL_TIM_ConfigClockSource+0x178>
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d05d      	beq.n	8004e5e <HAL_TIM_ConfigClockSource+0x166>
 8004da2:	2b10      	cmp	r3, #16
 8004da4:	d05b      	beq.n	8004e5e <HAL_TIM_ConfigClockSource+0x166>
 8004da6:	e063      	b.n	8004e70 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004db8:	f000 fd72 	bl	80058a0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	2277      	movs	r2, #119	; 0x77
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	609a      	str	r2, [r3, #8]
      break;
 8004dd4:	e052      	b.n	8004e7c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004de6:	f000 fd5b 	bl	80058a0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	689a      	ldr	r2, [r3, #8]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	2180      	movs	r1, #128	; 0x80
 8004df6:	01c9      	lsls	r1, r1, #7
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	609a      	str	r2, [r3, #8]
      break;
 8004dfc:	e03e      	b.n	8004e7c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e0a:	001a      	movs	r2, r3
 8004e0c:	f000 fc04 	bl	8005618 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2150      	movs	r1, #80	; 0x50
 8004e16:	0018      	movs	r0, r3
 8004e18:	f000 fd26 	bl	8005868 <TIM_ITRx_SetConfig>
      break;
 8004e1c:	e02e      	b.n	8004e7c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e2a:	001a      	movs	r2, r3
 8004e2c:	f000 fc64 	bl	80056f8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	2160      	movs	r1, #96	; 0x60
 8004e36:	0018      	movs	r0, r3
 8004e38:	f000 fd16 	bl	8005868 <TIM_ITRx_SetConfig>
      break;
 8004e3c:	e01e      	b.n	8004e7c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e4a:	001a      	movs	r2, r3
 8004e4c:	f000 fbe4 	bl	8005618 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2140      	movs	r1, #64	; 0x40
 8004e56:	0018      	movs	r0, r3
 8004e58:	f000 fd06 	bl	8005868 <TIM_ITRx_SetConfig>
      break;
 8004e5c:	e00e      	b.n	8004e7c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	0019      	movs	r1, r3
 8004e68:	0010      	movs	r0, r2
 8004e6a:	f000 fcfd 	bl	8005868 <TIM_ITRx_SetConfig>
      break;
 8004e6e:	e005      	b.n	8004e7c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004e70:	230f      	movs	r3, #15
 8004e72:	18fb      	adds	r3, r7, r3
 8004e74:	2201      	movs	r2, #1
 8004e76:	701a      	strb	r2, [r3, #0]
      break;
 8004e78:	e000      	b.n	8004e7c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004e7a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	223d      	movs	r2, #61	; 0x3d
 8004e80:	2101      	movs	r1, #1
 8004e82:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	223c      	movs	r2, #60	; 0x3c
 8004e88:	2100      	movs	r1, #0
 8004e8a:	5499      	strb	r1, [r3, r2]

  return status;
 8004e8c:	230f      	movs	r3, #15
 8004e8e:	18fb      	adds	r3, r7, r3
 8004e90:	781b      	ldrb	r3, [r3, #0]
}
 8004e92:	0018      	movs	r0, r3
 8004e94:	46bd      	mov	sp, r7
 8004e96:	b004      	add	sp, #16
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	46c0      	nop			; (mov r8, r8)
 8004e9c:	ffceff88 	.word	0xffceff88
 8004ea0:	ffff00ff 	.word	0xffff00ff

08004ea4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	2b0c      	cmp	r3, #12
 8004eb6:	d01e      	beq.n	8004ef6 <HAL_TIM_ReadCapturedValue+0x52>
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	2b0c      	cmp	r3, #12
 8004ebc:	d820      	bhi.n	8004f00 <HAL_TIM_ReadCapturedValue+0x5c>
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	2b08      	cmp	r3, #8
 8004ec2:	d013      	beq.n	8004eec <HAL_TIM_ReadCapturedValue+0x48>
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	2b08      	cmp	r3, #8
 8004ec8:	d81a      	bhi.n	8004f00 <HAL_TIM_ReadCapturedValue+0x5c>
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d003      	beq.n	8004ed8 <HAL_TIM_ReadCapturedValue+0x34>
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	2b04      	cmp	r3, #4
 8004ed4:	d005      	beq.n	8004ee2 <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 8004ed6:	e013      	b.n	8004f00 <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ede:	60fb      	str	r3, [r7, #12]
      break;
 8004ee0:	e00f      	b.n	8004f02 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee8:	60fb      	str	r3, [r7, #12]
      break;
 8004eea:	e00a      	b.n	8004f02 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ef2:	60fb      	str	r3, [r7, #12]
      break;
 8004ef4:	e005      	b.n	8004f02 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efc:	60fb      	str	r3, [r7, #12]
      break;
 8004efe:	e000      	b.n	8004f02 <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 8004f00:	46c0      	nop			; (mov r8, r8)
  }

  return tmpreg;
 8004f02:	68fb      	ldr	r3, [r7, #12]
}
 8004f04:	0018      	movs	r0, r3
 8004f06:	46bd      	mov	sp, r7
 8004f08:	b004      	add	sp, #16
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f14:	46c0      	nop			; (mov r8, r8)
 8004f16:	46bd      	mov	sp, r7
 8004f18:	b002      	add	sp, #8
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b082      	sub	sp, #8
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f24:	46c0      	nop			; (mov r8, r8)
 8004f26:	46bd      	mov	sp, r7
 8004f28:	b002      	add	sp, #8
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4a37      	ldr	r2, [pc, #220]	; (800501c <TIM_Base_SetConfig+0xf0>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d008      	beq.n	8004f56 <TIM_Base_SetConfig+0x2a>
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	2380      	movs	r3, #128	; 0x80
 8004f48:	05db      	lsls	r3, r3, #23
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d003      	beq.n	8004f56 <TIM_Base_SetConfig+0x2a>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a33      	ldr	r2, [pc, #204]	; (8005020 <TIM_Base_SetConfig+0xf4>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d108      	bne.n	8004f68 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2270      	movs	r2, #112	; 0x70
 8004f5a:	4393      	bics	r3, r2
 8004f5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	4313      	orrs	r3, r2
 8004f66:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	4a2c      	ldr	r2, [pc, #176]	; (800501c <TIM_Base_SetConfig+0xf0>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d014      	beq.n	8004f9a <TIM_Base_SetConfig+0x6e>
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	2380      	movs	r3, #128	; 0x80
 8004f74:	05db      	lsls	r3, r3, #23
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d00f      	beq.n	8004f9a <TIM_Base_SetConfig+0x6e>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4a28      	ldr	r2, [pc, #160]	; (8005020 <TIM_Base_SetConfig+0xf4>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d00b      	beq.n	8004f9a <TIM_Base_SetConfig+0x6e>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	4a27      	ldr	r2, [pc, #156]	; (8005024 <TIM_Base_SetConfig+0xf8>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d007      	beq.n	8004f9a <TIM_Base_SetConfig+0x6e>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4a26      	ldr	r2, [pc, #152]	; (8005028 <TIM_Base_SetConfig+0xfc>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d003      	beq.n	8004f9a <TIM_Base_SetConfig+0x6e>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a25      	ldr	r2, [pc, #148]	; (800502c <TIM_Base_SetConfig+0x100>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d108      	bne.n	8004fac <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	4a24      	ldr	r2, [pc, #144]	; (8005030 <TIM_Base_SetConfig+0x104>)
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	68fa      	ldr	r2, [r7, #12]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2280      	movs	r2, #128	; 0x80
 8004fb0:	4393      	bics	r3, r2
 8004fb2:	001a      	movs	r2, r3
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	695b      	ldr	r3, [r3, #20]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	68fa      	ldr	r2, [r7, #12]
 8004fc0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	689a      	ldr	r2, [r3, #8]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a11      	ldr	r2, [pc, #68]	; (800501c <TIM_Base_SetConfig+0xf0>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d007      	beq.n	8004fea <TIM_Base_SetConfig+0xbe>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a12      	ldr	r2, [pc, #72]	; (8005028 <TIM_Base_SetConfig+0xfc>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d003      	beq.n	8004fea <TIM_Base_SetConfig+0xbe>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a11      	ldr	r2, [pc, #68]	; (800502c <TIM_Base_SetConfig+0x100>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d103      	bne.n	8004ff2 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	691a      	ldr	r2, [r3, #16]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	691b      	ldr	r3, [r3, #16]
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	4013      	ands	r3, r2
 8005000:	2b01      	cmp	r3, #1
 8005002:	d106      	bne.n	8005012 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	691b      	ldr	r3, [r3, #16]
 8005008:	2201      	movs	r2, #1
 800500a:	4393      	bics	r3, r2
 800500c:	001a      	movs	r2, r3
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	611a      	str	r2, [r3, #16]
  }
}
 8005012:	46c0      	nop			; (mov r8, r8)
 8005014:	46bd      	mov	sp, r7
 8005016:	b004      	add	sp, #16
 8005018:	bd80      	pop	{r7, pc}
 800501a:	46c0      	nop			; (mov r8, r8)
 800501c:	40012c00 	.word	0x40012c00
 8005020:	40000400 	.word	0x40000400
 8005024:	40002000 	.word	0x40002000
 8005028:	40014400 	.word	0x40014400
 800502c:	40014800 	.word	0x40014800
 8005030:	fffffcff 	.word	0xfffffcff

08005034 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b086      	sub	sp, #24
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a1b      	ldr	r3, [r3, #32]
 8005042:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6a1b      	ldr	r3, [r3, #32]
 8005048:	2201      	movs	r2, #1
 800504a:	4393      	bics	r3, r2
 800504c:	001a      	movs	r2, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	699b      	ldr	r3, [r3, #24]
 800505c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	4a2e      	ldr	r2, [pc, #184]	; (800511c <TIM_OC1_SetConfig+0xe8>)
 8005062:	4013      	ands	r3, r2
 8005064:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2203      	movs	r2, #3
 800506a:	4393      	bics	r3, r2
 800506c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	4313      	orrs	r3, r2
 8005076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	2202      	movs	r2, #2
 800507c:	4393      	bics	r3, r2
 800507e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	697a      	ldr	r2, [r7, #20]
 8005086:	4313      	orrs	r3, r2
 8005088:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a24      	ldr	r2, [pc, #144]	; (8005120 <TIM_OC1_SetConfig+0xec>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d007      	beq.n	80050a2 <TIM_OC1_SetConfig+0x6e>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a23      	ldr	r2, [pc, #140]	; (8005124 <TIM_OC1_SetConfig+0xf0>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d003      	beq.n	80050a2 <TIM_OC1_SetConfig+0x6e>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a22      	ldr	r2, [pc, #136]	; (8005128 <TIM_OC1_SetConfig+0xf4>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d10c      	bne.n	80050bc <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	2208      	movs	r2, #8
 80050a6:	4393      	bics	r3, r2
 80050a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	2204      	movs	r2, #4
 80050b8:	4393      	bics	r3, r2
 80050ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	4a18      	ldr	r2, [pc, #96]	; (8005120 <TIM_OC1_SetConfig+0xec>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d007      	beq.n	80050d4 <TIM_OC1_SetConfig+0xa0>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	4a17      	ldr	r2, [pc, #92]	; (8005124 <TIM_OC1_SetConfig+0xf0>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d003      	beq.n	80050d4 <TIM_OC1_SetConfig+0xa0>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4a16      	ldr	r2, [pc, #88]	; (8005128 <TIM_OC1_SetConfig+0xf4>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d111      	bne.n	80050f8 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	4a15      	ldr	r2, [pc, #84]	; (800512c <TIM_OC1_SetConfig+0xf8>)
 80050d8:	4013      	ands	r3, r2
 80050da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	4a14      	ldr	r2, [pc, #80]	; (8005130 <TIM_OC1_SetConfig+0xfc>)
 80050e0:	4013      	ands	r3, r2
 80050e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	695b      	ldr	r3, [r3, #20]
 80050e8:	693a      	ldr	r2, [r7, #16]
 80050ea:	4313      	orrs	r3, r2
 80050ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	699b      	ldr	r3, [r3, #24]
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	693a      	ldr	r2, [r7, #16]
 80050fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	68fa      	ldr	r2, [r7, #12]
 8005102:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	685a      	ldr	r2, [r3, #4]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	621a      	str	r2, [r3, #32]
}
 8005112:	46c0      	nop			; (mov r8, r8)
 8005114:	46bd      	mov	sp, r7
 8005116:	b006      	add	sp, #24
 8005118:	bd80      	pop	{r7, pc}
 800511a:	46c0      	nop			; (mov r8, r8)
 800511c:	fffeff8f 	.word	0xfffeff8f
 8005120:	40012c00 	.word	0x40012c00
 8005124:	40014400 	.word	0x40014400
 8005128:	40014800 	.word	0x40014800
 800512c:	fffffeff 	.word	0xfffffeff
 8005130:	fffffdff 	.word	0xfffffdff

08005134 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b086      	sub	sp, #24
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a1b      	ldr	r3, [r3, #32]
 8005142:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a1b      	ldr	r3, [r3, #32]
 8005148:	2210      	movs	r2, #16
 800514a:	4393      	bics	r3, r2
 800514c:	001a      	movs	r2, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	4a2c      	ldr	r2, [pc, #176]	; (8005214 <TIM_OC2_SetConfig+0xe0>)
 8005162:	4013      	ands	r3, r2
 8005164:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	4a2b      	ldr	r2, [pc, #172]	; (8005218 <TIM_OC2_SetConfig+0xe4>)
 800516a:	4013      	ands	r3, r2
 800516c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	021b      	lsls	r3, r3, #8
 8005174:	68fa      	ldr	r2, [r7, #12]
 8005176:	4313      	orrs	r3, r2
 8005178:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	2220      	movs	r2, #32
 800517e:	4393      	bics	r3, r2
 8005180:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	011b      	lsls	r3, r3, #4
 8005188:	697a      	ldr	r2, [r7, #20]
 800518a:	4313      	orrs	r3, r2
 800518c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a22      	ldr	r2, [pc, #136]	; (800521c <TIM_OC2_SetConfig+0xe8>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d10d      	bne.n	80051b2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	2280      	movs	r2, #128	; 0x80
 800519a:	4393      	bics	r3, r2
 800519c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	011b      	lsls	r3, r3, #4
 80051a4:	697a      	ldr	r2, [r7, #20]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	2240      	movs	r2, #64	; 0x40
 80051ae:	4393      	bics	r3, r2
 80051b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a19      	ldr	r2, [pc, #100]	; (800521c <TIM_OC2_SetConfig+0xe8>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d007      	beq.n	80051ca <TIM_OC2_SetConfig+0x96>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a18      	ldr	r2, [pc, #96]	; (8005220 <TIM_OC2_SetConfig+0xec>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d003      	beq.n	80051ca <TIM_OC2_SetConfig+0x96>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a17      	ldr	r2, [pc, #92]	; (8005224 <TIM_OC2_SetConfig+0xf0>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d113      	bne.n	80051f2 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	4a16      	ldr	r2, [pc, #88]	; (8005228 <TIM_OC2_SetConfig+0xf4>)
 80051ce:	4013      	ands	r3, r2
 80051d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	4a15      	ldr	r2, [pc, #84]	; (800522c <TIM_OC2_SetConfig+0xf8>)
 80051d6:	4013      	ands	r3, r2
 80051d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	693a      	ldr	r2, [r7, #16]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	693a      	ldr	r2, [r7, #16]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	693a      	ldr	r2, [r7, #16]
 80051f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68fa      	ldr	r2, [r7, #12]
 80051fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	685a      	ldr	r2, [r3, #4]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	697a      	ldr	r2, [r7, #20]
 800520a:	621a      	str	r2, [r3, #32]
}
 800520c:	46c0      	nop			; (mov r8, r8)
 800520e:	46bd      	mov	sp, r7
 8005210:	b006      	add	sp, #24
 8005212:	bd80      	pop	{r7, pc}
 8005214:	feff8fff 	.word	0xfeff8fff
 8005218:	fffffcff 	.word	0xfffffcff
 800521c:	40012c00 	.word	0x40012c00
 8005220:	40014400 	.word	0x40014400
 8005224:	40014800 	.word	0x40014800
 8005228:	fffffbff 	.word	0xfffffbff
 800522c:	fffff7ff 	.word	0xfffff7ff

08005230 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b086      	sub	sp, #24
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a1b      	ldr	r3, [r3, #32]
 8005244:	4a31      	ldr	r2, [pc, #196]	; (800530c <TIM_OC3_SetConfig+0xdc>)
 8005246:	401a      	ands	r2, r3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	69db      	ldr	r3, [r3, #28]
 8005256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	4a2d      	ldr	r2, [pc, #180]	; (8005310 <TIM_OC3_SetConfig+0xe0>)
 800525c:	4013      	ands	r3, r2
 800525e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2203      	movs	r2, #3
 8005264:	4393      	bics	r3, r2
 8005266:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68fa      	ldr	r2, [r7, #12]
 800526e:	4313      	orrs	r3, r2
 8005270:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	4a27      	ldr	r2, [pc, #156]	; (8005314 <TIM_OC3_SetConfig+0xe4>)
 8005276:	4013      	ands	r3, r2
 8005278:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	021b      	lsls	r3, r3, #8
 8005280:	697a      	ldr	r2, [r7, #20]
 8005282:	4313      	orrs	r3, r2
 8005284:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a23      	ldr	r2, [pc, #140]	; (8005318 <TIM_OC3_SetConfig+0xe8>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d10d      	bne.n	80052aa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	4a22      	ldr	r2, [pc, #136]	; (800531c <TIM_OC3_SetConfig+0xec>)
 8005292:	4013      	ands	r3, r2
 8005294:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	021b      	lsls	r3, r3, #8
 800529c:	697a      	ldr	r2, [r7, #20]
 800529e:	4313      	orrs	r3, r2
 80052a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	4a1e      	ldr	r2, [pc, #120]	; (8005320 <TIM_OC3_SetConfig+0xf0>)
 80052a6:	4013      	ands	r3, r2
 80052a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a1a      	ldr	r2, [pc, #104]	; (8005318 <TIM_OC3_SetConfig+0xe8>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d007      	beq.n	80052c2 <TIM_OC3_SetConfig+0x92>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4a1b      	ldr	r2, [pc, #108]	; (8005324 <TIM_OC3_SetConfig+0xf4>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d003      	beq.n	80052c2 <TIM_OC3_SetConfig+0x92>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a1a      	ldr	r2, [pc, #104]	; (8005328 <TIM_OC3_SetConfig+0xf8>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d113      	bne.n	80052ea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	4a19      	ldr	r2, [pc, #100]	; (800532c <TIM_OC3_SetConfig+0xfc>)
 80052c6:	4013      	ands	r3, r2
 80052c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	4a18      	ldr	r2, [pc, #96]	; (8005330 <TIM_OC3_SetConfig+0x100>)
 80052ce:	4013      	ands	r3, r2
 80052d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	011b      	lsls	r3, r3, #4
 80052d8:	693a      	ldr	r2, [r7, #16]
 80052da:	4313      	orrs	r3, r2
 80052dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	699b      	ldr	r3, [r3, #24]
 80052e2:	011b      	lsls	r3, r3, #4
 80052e4:	693a      	ldr	r2, [r7, #16]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	693a      	ldr	r2, [r7, #16]
 80052ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	68fa      	ldr	r2, [r7, #12]
 80052f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	685a      	ldr	r2, [r3, #4]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	697a      	ldr	r2, [r7, #20]
 8005302:	621a      	str	r2, [r3, #32]
}
 8005304:	46c0      	nop			; (mov r8, r8)
 8005306:	46bd      	mov	sp, r7
 8005308:	b006      	add	sp, #24
 800530a:	bd80      	pop	{r7, pc}
 800530c:	fffffeff 	.word	0xfffffeff
 8005310:	fffeff8f 	.word	0xfffeff8f
 8005314:	fffffdff 	.word	0xfffffdff
 8005318:	40012c00 	.word	0x40012c00
 800531c:	fffff7ff 	.word	0xfffff7ff
 8005320:	fffffbff 	.word	0xfffffbff
 8005324:	40014400 	.word	0x40014400
 8005328:	40014800 	.word	0x40014800
 800532c:	ffffefff 	.word	0xffffefff
 8005330:	ffffdfff 	.word	0xffffdfff

08005334 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b086      	sub	sp, #24
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6a1b      	ldr	r3, [r3, #32]
 8005342:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6a1b      	ldr	r3, [r3, #32]
 8005348:	4a24      	ldr	r2, [pc, #144]	; (80053dc <TIM_OC4_SetConfig+0xa8>)
 800534a:	401a      	ands	r2, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	69db      	ldr	r3, [r3, #28]
 800535a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	4a20      	ldr	r2, [pc, #128]	; (80053e0 <TIM_OC4_SetConfig+0xac>)
 8005360:	4013      	ands	r3, r2
 8005362:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	4a1f      	ldr	r2, [pc, #124]	; (80053e4 <TIM_OC4_SetConfig+0xb0>)
 8005368:	4013      	ands	r3, r2
 800536a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	021b      	lsls	r3, r3, #8
 8005372:	68fa      	ldr	r2, [r7, #12]
 8005374:	4313      	orrs	r3, r2
 8005376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	4a1b      	ldr	r2, [pc, #108]	; (80053e8 <TIM_OC4_SetConfig+0xb4>)
 800537c:	4013      	ands	r3, r2
 800537e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	031b      	lsls	r3, r3, #12
 8005386:	693a      	ldr	r2, [r7, #16]
 8005388:	4313      	orrs	r3, r2
 800538a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	4a17      	ldr	r2, [pc, #92]	; (80053ec <TIM_OC4_SetConfig+0xb8>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d007      	beq.n	80053a4 <TIM_OC4_SetConfig+0x70>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	4a16      	ldr	r2, [pc, #88]	; (80053f0 <TIM_OC4_SetConfig+0xbc>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d003      	beq.n	80053a4 <TIM_OC4_SetConfig+0x70>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a15      	ldr	r2, [pc, #84]	; (80053f4 <TIM_OC4_SetConfig+0xc0>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d109      	bne.n	80053b8 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	4a14      	ldr	r2, [pc, #80]	; (80053f8 <TIM_OC4_SetConfig+0xc4>)
 80053a8:	4013      	ands	r3, r2
 80053aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	695b      	ldr	r3, [r3, #20]
 80053b0:	019b      	lsls	r3, r3, #6
 80053b2:	697a      	ldr	r2, [r7, #20]
 80053b4:	4313      	orrs	r3, r2
 80053b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	697a      	ldr	r2, [r7, #20]
 80053bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	685a      	ldr	r2, [r3, #4]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	693a      	ldr	r2, [r7, #16]
 80053d0:	621a      	str	r2, [r3, #32]
}
 80053d2:	46c0      	nop			; (mov r8, r8)
 80053d4:	46bd      	mov	sp, r7
 80053d6:	b006      	add	sp, #24
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	46c0      	nop			; (mov r8, r8)
 80053dc:	ffffefff 	.word	0xffffefff
 80053e0:	feff8fff 	.word	0xfeff8fff
 80053e4:	fffffcff 	.word	0xfffffcff
 80053e8:	ffffdfff 	.word	0xffffdfff
 80053ec:	40012c00 	.word	0x40012c00
 80053f0:	40014400 	.word	0x40014400
 80053f4:	40014800 	.word	0x40014800
 80053f8:	ffffbfff 	.word	0xffffbfff

080053fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b086      	sub	sp, #24
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a1b      	ldr	r3, [r3, #32]
 800540a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a1b      	ldr	r3, [r3, #32]
 8005410:	4a21      	ldr	r2, [pc, #132]	; (8005498 <TIM_OC5_SetConfig+0x9c>)
 8005412:	401a      	ands	r2, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	4a1d      	ldr	r2, [pc, #116]	; (800549c <TIM_OC5_SetConfig+0xa0>)
 8005428:	4013      	ands	r3, r2
 800542a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68fa      	ldr	r2, [r7, #12]
 8005432:	4313      	orrs	r3, r2
 8005434:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	4a19      	ldr	r2, [pc, #100]	; (80054a0 <TIM_OC5_SetConfig+0xa4>)
 800543a:	4013      	ands	r3, r2
 800543c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	041b      	lsls	r3, r3, #16
 8005444:	693a      	ldr	r2, [r7, #16]
 8005446:	4313      	orrs	r3, r2
 8005448:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	4a15      	ldr	r2, [pc, #84]	; (80054a4 <TIM_OC5_SetConfig+0xa8>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d007      	beq.n	8005462 <TIM_OC5_SetConfig+0x66>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4a14      	ldr	r2, [pc, #80]	; (80054a8 <TIM_OC5_SetConfig+0xac>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d003      	beq.n	8005462 <TIM_OC5_SetConfig+0x66>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4a13      	ldr	r2, [pc, #76]	; (80054ac <TIM_OC5_SetConfig+0xb0>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d109      	bne.n	8005476 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	4a0c      	ldr	r2, [pc, #48]	; (8005498 <TIM_OC5_SetConfig+0x9c>)
 8005466:	4013      	ands	r3, r2
 8005468:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	021b      	lsls	r3, r3, #8
 8005470:	697a      	ldr	r2, [r7, #20]
 8005472:	4313      	orrs	r3, r2
 8005474:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	697a      	ldr	r2, [r7, #20]
 800547a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	68fa      	ldr	r2, [r7, #12]
 8005480:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	685a      	ldr	r2, [r3, #4]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	693a      	ldr	r2, [r7, #16]
 800548e:	621a      	str	r2, [r3, #32]
}
 8005490:	46c0      	nop			; (mov r8, r8)
 8005492:	46bd      	mov	sp, r7
 8005494:	b006      	add	sp, #24
 8005496:	bd80      	pop	{r7, pc}
 8005498:	fffeffff 	.word	0xfffeffff
 800549c:	fffeff8f 	.word	0xfffeff8f
 80054a0:	fffdffff 	.word	0xfffdffff
 80054a4:	40012c00 	.word	0x40012c00
 80054a8:	40014400 	.word	0x40014400
 80054ac:	40014800 	.word	0x40014800

080054b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b086      	sub	sp, #24
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a1b      	ldr	r3, [r3, #32]
 80054be:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6a1b      	ldr	r3, [r3, #32]
 80054c4:	4a22      	ldr	r2, [pc, #136]	; (8005550 <TIM_OC6_SetConfig+0xa0>)
 80054c6:	401a      	ands	r2, r3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	4a1e      	ldr	r2, [pc, #120]	; (8005554 <TIM_OC6_SetConfig+0xa4>)
 80054dc:	4013      	ands	r3, r2
 80054de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	021b      	lsls	r3, r3, #8
 80054e6:	68fa      	ldr	r2, [r7, #12]
 80054e8:	4313      	orrs	r3, r2
 80054ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	4a1a      	ldr	r2, [pc, #104]	; (8005558 <TIM_OC6_SetConfig+0xa8>)
 80054f0:	4013      	ands	r3, r2
 80054f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	051b      	lsls	r3, r3, #20
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4a16      	ldr	r2, [pc, #88]	; (800555c <TIM_OC6_SetConfig+0xac>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d007      	beq.n	8005518 <TIM_OC6_SetConfig+0x68>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	4a15      	ldr	r2, [pc, #84]	; (8005560 <TIM_OC6_SetConfig+0xb0>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d003      	beq.n	8005518 <TIM_OC6_SetConfig+0x68>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a14      	ldr	r2, [pc, #80]	; (8005564 <TIM_OC6_SetConfig+0xb4>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d109      	bne.n	800552c <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	4a13      	ldr	r2, [pc, #76]	; (8005568 <TIM_OC6_SetConfig+0xb8>)
 800551c:	4013      	ands	r3, r2
 800551e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	695b      	ldr	r3, [r3, #20]
 8005524:	029b      	lsls	r3, r3, #10
 8005526:	697a      	ldr	r2, [r7, #20]
 8005528:	4313      	orrs	r3, r2
 800552a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	697a      	ldr	r2, [r7, #20]
 8005530:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	685a      	ldr	r2, [r3, #4]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	693a      	ldr	r2, [r7, #16]
 8005544:	621a      	str	r2, [r3, #32]
}
 8005546:	46c0      	nop			; (mov r8, r8)
 8005548:	46bd      	mov	sp, r7
 800554a:	b006      	add	sp, #24
 800554c:	bd80      	pop	{r7, pc}
 800554e:	46c0      	nop			; (mov r8, r8)
 8005550:	ffefffff 	.word	0xffefffff
 8005554:	feff8fff 	.word	0xfeff8fff
 8005558:	ffdfffff 	.word	0xffdfffff
 800555c:	40012c00 	.word	0x40012c00
 8005560:	40014400 	.word	0x40014400
 8005564:	40014800 	.word	0x40014800
 8005568:	fffbffff 	.word	0xfffbffff

0800556c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b086      	sub	sp, #24
 8005570:	af00      	add	r7, sp, #0
 8005572:	60f8      	str	r0, [r7, #12]
 8005574:	60b9      	str	r1, [r7, #8]
 8005576:	607a      	str	r2, [r7, #4]
 8005578:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6a1b      	ldr	r3, [r3, #32]
 800557e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6a1b      	ldr	r3, [r3, #32]
 8005584:	2201      	movs	r2, #1
 8005586:	4393      	bics	r3, r2
 8005588:	001a      	movs	r2, r3
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	699b      	ldr	r3, [r3, #24]
 8005592:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	4a1e      	ldr	r2, [pc, #120]	; (8005610 <TIM_TI1_SetConfig+0xa4>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d008      	beq.n	80055ae <TIM_TI1_SetConfig+0x42>
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	2380      	movs	r3, #128	; 0x80
 80055a0:	05db      	lsls	r3, r3, #23
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d003      	beq.n	80055ae <TIM_TI1_SetConfig+0x42>
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	4a1a      	ldr	r2, [pc, #104]	; (8005614 <TIM_TI1_SetConfig+0xa8>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d101      	bne.n	80055b2 <TIM_TI1_SetConfig+0x46>
 80055ae:	2301      	movs	r3, #1
 80055b0:	e000      	b.n	80055b4 <TIM_TI1_SetConfig+0x48>
 80055b2:	2300      	movs	r3, #0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d008      	beq.n	80055ca <TIM_TI1_SetConfig+0x5e>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	2203      	movs	r2, #3
 80055bc:	4393      	bics	r3, r2
 80055be:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80055c0:	697a      	ldr	r2, [r7, #20]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	617b      	str	r3, [r7, #20]
 80055c8:	e003      	b.n	80055d2 <TIM_TI1_SetConfig+0x66>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	2201      	movs	r2, #1
 80055ce:	4313      	orrs	r3, r2
 80055d0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	22f0      	movs	r2, #240	; 0xf0
 80055d6:	4393      	bics	r3, r2
 80055d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	011b      	lsls	r3, r3, #4
 80055de:	22ff      	movs	r2, #255	; 0xff
 80055e0:	4013      	ands	r3, r2
 80055e2:	697a      	ldr	r2, [r7, #20]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	220a      	movs	r2, #10
 80055ec:	4393      	bics	r3, r2
 80055ee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	220a      	movs	r2, #10
 80055f4:	4013      	ands	r3, r2
 80055f6:	693a      	ldr	r2, [r7, #16]
 80055f8:	4313      	orrs	r3, r2
 80055fa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	697a      	ldr	r2, [r7, #20]
 8005600:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	693a      	ldr	r2, [r7, #16]
 8005606:	621a      	str	r2, [r3, #32]
}
 8005608:	46c0      	nop			; (mov r8, r8)
 800560a:	46bd      	mov	sp, r7
 800560c:	b006      	add	sp, #24
 800560e:	bd80      	pop	{r7, pc}
 8005610:	40012c00 	.word	0x40012c00
 8005614:	40000400 	.word	0x40000400

08005618 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b086      	sub	sp, #24
 800561c:	af00      	add	r7, sp, #0
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	60b9      	str	r1, [r7, #8]
 8005622:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6a1b      	ldr	r3, [r3, #32]
 8005628:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6a1b      	ldr	r3, [r3, #32]
 800562e:	2201      	movs	r2, #1
 8005630:	4393      	bics	r3, r2
 8005632:	001a      	movs	r2, r3
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	699b      	ldr	r3, [r3, #24]
 800563c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	22f0      	movs	r2, #240	; 0xf0
 8005642:	4393      	bics	r3, r2
 8005644:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	011b      	lsls	r3, r3, #4
 800564a:	693a      	ldr	r2, [r7, #16]
 800564c:	4313      	orrs	r3, r2
 800564e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	220a      	movs	r2, #10
 8005654:	4393      	bics	r3, r2
 8005656:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005658:	697a      	ldr	r2, [r7, #20]
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	4313      	orrs	r3, r2
 800565e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	693a      	ldr	r2, [r7, #16]
 8005664:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	697a      	ldr	r2, [r7, #20]
 800566a:	621a      	str	r2, [r3, #32]
}
 800566c:	46c0      	nop			; (mov r8, r8)
 800566e:	46bd      	mov	sp, r7
 8005670:	b006      	add	sp, #24
 8005672:	bd80      	pop	{r7, pc}

08005674 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b086      	sub	sp, #24
 8005678:	af00      	add	r7, sp, #0
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	607a      	str	r2, [r7, #4]
 8005680:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6a1b      	ldr	r3, [r3, #32]
 8005686:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6a1b      	ldr	r3, [r3, #32]
 800568c:	2210      	movs	r2, #16
 800568e:	4393      	bics	r3, r2
 8005690:	001a      	movs	r2, r3
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	4a14      	ldr	r2, [pc, #80]	; (80056f0 <TIM_TI2_SetConfig+0x7c>)
 80056a0:	4013      	ands	r3, r2
 80056a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	021b      	lsls	r3, r3, #8
 80056a8:	693a      	ldr	r2, [r7, #16]
 80056aa:	4313      	orrs	r3, r2
 80056ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	4a10      	ldr	r2, [pc, #64]	; (80056f4 <TIM_TI2_SetConfig+0x80>)
 80056b2:	4013      	ands	r3, r2
 80056b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	031b      	lsls	r3, r3, #12
 80056ba:	041b      	lsls	r3, r3, #16
 80056bc:	0c1b      	lsrs	r3, r3, #16
 80056be:	693a      	ldr	r2, [r7, #16]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	22a0      	movs	r2, #160	; 0xa0
 80056c8:	4393      	bics	r3, r2
 80056ca:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	011b      	lsls	r3, r3, #4
 80056d0:	22a0      	movs	r2, #160	; 0xa0
 80056d2:	4013      	ands	r3, r2
 80056d4:	697a      	ldr	r2, [r7, #20]
 80056d6:	4313      	orrs	r3, r2
 80056d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	693a      	ldr	r2, [r7, #16]
 80056de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	697a      	ldr	r2, [r7, #20]
 80056e4:	621a      	str	r2, [r3, #32]
}
 80056e6:	46c0      	nop			; (mov r8, r8)
 80056e8:	46bd      	mov	sp, r7
 80056ea:	b006      	add	sp, #24
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	46c0      	nop			; (mov r8, r8)
 80056f0:	fffffcff 	.word	0xfffffcff
 80056f4:	ffff0fff 	.word	0xffff0fff

080056f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b086      	sub	sp, #24
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	60b9      	str	r1, [r7, #8]
 8005702:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6a1b      	ldr	r3, [r3, #32]
 8005708:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6a1b      	ldr	r3, [r3, #32]
 800570e:	2210      	movs	r2, #16
 8005710:	4393      	bics	r3, r2
 8005712:	001a      	movs	r2, r3
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	699b      	ldr	r3, [r3, #24]
 800571c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	4a0d      	ldr	r2, [pc, #52]	; (8005758 <TIM_TI2_ConfigInputStage+0x60>)
 8005722:	4013      	ands	r3, r2
 8005724:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	031b      	lsls	r3, r3, #12
 800572a:	693a      	ldr	r2, [r7, #16]
 800572c:	4313      	orrs	r3, r2
 800572e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	22a0      	movs	r2, #160	; 0xa0
 8005734:	4393      	bics	r3, r2
 8005736:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	011b      	lsls	r3, r3, #4
 800573c:	697a      	ldr	r2, [r7, #20]
 800573e:	4313      	orrs	r3, r2
 8005740:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	693a      	ldr	r2, [r7, #16]
 8005746:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	621a      	str	r2, [r3, #32]
}
 800574e:	46c0      	nop			; (mov r8, r8)
 8005750:	46bd      	mov	sp, r7
 8005752:	b006      	add	sp, #24
 8005754:	bd80      	pop	{r7, pc}
 8005756:	46c0      	nop			; (mov r8, r8)
 8005758:	ffff0fff 	.word	0xffff0fff

0800575c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b086      	sub	sp, #24
 8005760:	af00      	add	r7, sp, #0
 8005762:	60f8      	str	r0, [r7, #12]
 8005764:	60b9      	str	r1, [r7, #8]
 8005766:	607a      	str	r2, [r7, #4]
 8005768:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	6a1b      	ldr	r3, [r3, #32]
 800576e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	6a1b      	ldr	r3, [r3, #32]
 8005774:	4a17      	ldr	r2, [pc, #92]	; (80057d4 <TIM_TI3_SetConfig+0x78>)
 8005776:	401a      	ands	r2, r3
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	69db      	ldr	r3, [r3, #28]
 8005780:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	2203      	movs	r2, #3
 8005786:	4393      	bics	r3, r2
 8005788:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800578a:	693a      	ldr	r2, [r7, #16]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	4313      	orrs	r3, r2
 8005790:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	22f0      	movs	r2, #240	; 0xf0
 8005796:	4393      	bics	r3, r2
 8005798:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	011b      	lsls	r3, r3, #4
 800579e:	22ff      	movs	r2, #255	; 0xff
 80057a0:	4013      	ands	r3, r2
 80057a2:	693a      	ldr	r2, [r7, #16]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	4a0b      	ldr	r2, [pc, #44]	; (80057d8 <TIM_TI3_SetConfig+0x7c>)
 80057ac:	4013      	ands	r3, r2
 80057ae:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	021a      	lsls	r2, r3, #8
 80057b4:	23a0      	movs	r3, #160	; 0xa0
 80057b6:	011b      	lsls	r3, r3, #4
 80057b8:	4013      	ands	r3, r2
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	4313      	orrs	r3, r2
 80057be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	693a      	ldr	r2, [r7, #16]
 80057c4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	697a      	ldr	r2, [r7, #20]
 80057ca:	621a      	str	r2, [r3, #32]
}
 80057cc:	46c0      	nop			; (mov r8, r8)
 80057ce:	46bd      	mov	sp, r7
 80057d0:	b006      	add	sp, #24
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	fffffeff 	.word	0xfffffeff
 80057d8:	fffff5ff 	.word	0xfffff5ff

080057dc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b086      	sub	sp, #24
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	60f8      	str	r0, [r7, #12]
 80057e4:	60b9      	str	r1, [r7, #8]
 80057e6:	607a      	str	r2, [r7, #4]
 80057e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	6a1b      	ldr	r3, [r3, #32]
 80057ee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6a1b      	ldr	r3, [r3, #32]
 80057f4:	4a18      	ldr	r2, [pc, #96]	; (8005858 <TIM_TI4_SetConfig+0x7c>)
 80057f6:	401a      	ands	r2, r3
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	69db      	ldr	r3, [r3, #28]
 8005800:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	4a15      	ldr	r2, [pc, #84]	; (800585c <TIM_TI4_SetConfig+0x80>)
 8005806:	4013      	ands	r3, r2
 8005808:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	021b      	lsls	r3, r3, #8
 800580e:	693a      	ldr	r2, [r7, #16]
 8005810:	4313      	orrs	r3, r2
 8005812:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	4a12      	ldr	r2, [pc, #72]	; (8005860 <TIM_TI4_SetConfig+0x84>)
 8005818:	4013      	ands	r3, r2
 800581a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	031b      	lsls	r3, r3, #12
 8005820:	041b      	lsls	r3, r3, #16
 8005822:	0c1b      	lsrs	r3, r3, #16
 8005824:	693a      	ldr	r2, [r7, #16]
 8005826:	4313      	orrs	r3, r2
 8005828:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	4a0d      	ldr	r2, [pc, #52]	; (8005864 <TIM_TI4_SetConfig+0x88>)
 800582e:	4013      	ands	r3, r2
 8005830:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	031a      	lsls	r2, r3, #12
 8005836:	23a0      	movs	r3, #160	; 0xa0
 8005838:	021b      	lsls	r3, r3, #8
 800583a:	4013      	ands	r3, r2
 800583c:	697a      	ldr	r2, [r7, #20]
 800583e:	4313      	orrs	r3, r2
 8005840:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	693a      	ldr	r2, [r7, #16]
 8005846:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	697a      	ldr	r2, [r7, #20]
 800584c:	621a      	str	r2, [r3, #32]
}
 800584e:	46c0      	nop			; (mov r8, r8)
 8005850:	46bd      	mov	sp, r7
 8005852:	b006      	add	sp, #24
 8005854:	bd80      	pop	{r7, pc}
 8005856:	46c0      	nop			; (mov r8, r8)
 8005858:	ffffefff 	.word	0xffffefff
 800585c:	fffffcff 	.word	0xfffffcff
 8005860:	ffff0fff 	.word	0xffff0fff
 8005864:	ffff5fff 	.word	0xffff5fff

08005868 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b084      	sub	sp, #16
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	4a08      	ldr	r2, [pc, #32]	; (800589c <TIM_ITRx_SetConfig+0x34>)
 800587c:	4013      	ands	r3, r2
 800587e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005880:	683a      	ldr	r2, [r7, #0]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	4313      	orrs	r3, r2
 8005886:	2207      	movs	r2, #7
 8005888:	4313      	orrs	r3, r2
 800588a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	609a      	str	r2, [r3, #8]
}
 8005892:	46c0      	nop			; (mov r8, r8)
 8005894:	46bd      	mov	sp, r7
 8005896:	b004      	add	sp, #16
 8005898:	bd80      	pop	{r7, pc}
 800589a:	46c0      	nop			; (mov r8, r8)
 800589c:	ffcfff8f 	.word	0xffcfff8f

080058a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b086      	sub	sp, #24
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	60f8      	str	r0, [r7, #12]
 80058a8:	60b9      	str	r1, [r7, #8]
 80058aa:	607a      	str	r2, [r7, #4]
 80058ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	4a09      	ldr	r2, [pc, #36]	; (80058dc <TIM_ETR_SetConfig+0x3c>)
 80058b8:	4013      	ands	r3, r2
 80058ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	021a      	lsls	r2, r3, #8
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	431a      	orrs	r2, r3
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	4313      	orrs	r3, r2
 80058c8:	697a      	ldr	r2, [r7, #20]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	697a      	ldr	r2, [r7, #20]
 80058d2:	609a      	str	r2, [r3, #8]
}
 80058d4:	46c0      	nop			; (mov r8, r8)
 80058d6:	46bd      	mov	sp, r7
 80058d8:	b006      	add	sp, #24
 80058da:	bd80      	pop	{r7, pc}
 80058dc:	ffff00ff 	.word	0xffff00ff

080058e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b086      	sub	sp, #24
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	221f      	movs	r2, #31
 80058f0:	4013      	ands	r3, r2
 80058f2:	2201      	movs	r2, #1
 80058f4:	409a      	lsls	r2, r3
 80058f6:	0013      	movs	r3, r2
 80058f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	6a1b      	ldr	r3, [r3, #32]
 80058fe:	697a      	ldr	r2, [r7, #20]
 8005900:	43d2      	mvns	r2, r2
 8005902:	401a      	ands	r2, r3
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6a1a      	ldr	r2, [r3, #32]
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	211f      	movs	r1, #31
 8005910:	400b      	ands	r3, r1
 8005912:	6879      	ldr	r1, [r7, #4]
 8005914:	4099      	lsls	r1, r3
 8005916:	000b      	movs	r3, r1
 8005918:	431a      	orrs	r2, r3
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	621a      	str	r2, [r3, #32]
}
 800591e:	46c0      	nop			; (mov r8, r8)
 8005920:	46bd      	mov	sp, r7
 8005922:	b006      	add	sp, #24
 8005924:	bd80      	pop	{r7, pc}
	...

08005928 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	223c      	movs	r2, #60	; 0x3c
 8005936:	5c9b      	ldrb	r3, [r3, r2]
 8005938:	2b01      	cmp	r3, #1
 800593a:	d101      	bne.n	8005940 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800593c:	2302      	movs	r3, #2
 800593e:	e050      	b.n	80059e2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	223c      	movs	r2, #60	; 0x3c
 8005944:	2101      	movs	r1, #1
 8005946:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	223d      	movs	r2, #61	; 0x3d
 800594c:	2102      	movs	r1, #2
 800594e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a21      	ldr	r2, [pc, #132]	; (80059ec <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d108      	bne.n	800597c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	4a20      	ldr	r2, [pc, #128]	; (80059f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800596e:	4013      	ands	r3, r2
 8005970:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	68fa      	ldr	r2, [r7, #12]
 8005978:	4313      	orrs	r3, r2
 800597a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2270      	movs	r2, #112	; 0x70
 8005980:	4393      	bics	r3, r2
 8005982:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	68fa      	ldr	r2, [r7, #12]
 800598a:	4313      	orrs	r3, r2
 800598c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	68fa      	ldr	r2, [r7, #12]
 8005994:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a14      	ldr	r2, [pc, #80]	; (80059ec <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d00a      	beq.n	80059b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	2380      	movs	r3, #128	; 0x80
 80059a6:	05db      	lsls	r3, r3, #23
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d004      	beq.n	80059b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a10      	ldr	r2, [pc, #64]	; (80059f4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d10c      	bne.n	80059d0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	2280      	movs	r2, #128	; 0x80
 80059ba:	4393      	bics	r3, r2
 80059bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	68ba      	ldr	r2, [r7, #8]
 80059c4:	4313      	orrs	r3, r2
 80059c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	68ba      	ldr	r2, [r7, #8]
 80059ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	223d      	movs	r2, #61	; 0x3d
 80059d4:	2101      	movs	r1, #1
 80059d6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	223c      	movs	r2, #60	; 0x3c
 80059dc:	2100      	movs	r1, #0
 80059de:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80059e0:	2300      	movs	r3, #0
}
 80059e2:	0018      	movs	r0, r3
 80059e4:	46bd      	mov	sp, r7
 80059e6:	b004      	add	sp, #16
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	46c0      	nop			; (mov r8, r8)
 80059ec:	40012c00 	.word	0x40012c00
 80059f0:	ff0fffff 	.word	0xff0fffff
 80059f4:	40000400 	.word	0x40000400

080059f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b082      	sub	sp, #8
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a00:	46c0      	nop			; (mov r8, r8)
 8005a02:	46bd      	mov	sp, r7
 8005a04:	b002      	add	sp, #8
 8005a06:	bd80      	pop	{r7, pc}

08005a08 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a10:	46c0      	nop			; (mov r8, r8)
 8005a12:	46bd      	mov	sp, r7
 8005a14:	b002      	add	sp, #8
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005a20:	46c0      	nop			; (mov r8, r8)
 8005a22:	46bd      	mov	sp, r7
 8005a24:	b002      	add	sp, #8
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b082      	sub	sp, #8
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d101      	bne.n	8005a3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e046      	b.n	8005ac8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2288      	movs	r2, #136	; 0x88
 8005a3e:	589b      	ldr	r3, [r3, r2]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d107      	bne.n	8005a54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2284      	movs	r2, #132	; 0x84
 8005a48:	2100      	movs	r1, #0
 8005a4a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	0018      	movs	r0, r3
 8005a50:	f7fd f984 	bl	8002d5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2288      	movs	r2, #136	; 0x88
 8005a58:	2124      	movs	r1, #36	; 0x24
 8005a5a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2101      	movs	r1, #1
 8005a68:	438a      	bics	r2, r1
 8005a6a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d003      	beq.n	8005a7c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	0018      	movs	r0, r3
 8005a78:	f000 fb48 	bl	800610c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	0018      	movs	r0, r3
 8005a80:	f000 f8cc 	bl	8005c1c <UART_SetConfig>
 8005a84:	0003      	movs	r3, r0
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d101      	bne.n	8005a8e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e01c      	b.n	8005ac8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	685a      	ldr	r2, [r3, #4]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	490d      	ldr	r1, [pc, #52]	; (8005ad0 <HAL_UART_Init+0xa8>)
 8005a9a:	400a      	ands	r2, r1
 8005a9c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	689a      	ldr	r2, [r3, #8]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	212a      	movs	r1, #42	; 0x2a
 8005aaa:	438a      	bics	r2, r1
 8005aac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2101      	movs	r1, #1
 8005aba:	430a      	orrs	r2, r1
 8005abc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	0018      	movs	r0, r3
 8005ac2:	f000 fbd7 	bl	8006274 <UART_CheckIdleState>
 8005ac6:	0003      	movs	r3, r0
}
 8005ac8:	0018      	movs	r0, r3
 8005aca:	46bd      	mov	sp, r7
 8005acc:	b002      	add	sp, #8
 8005ace:	bd80      	pop	{r7, pc}
 8005ad0:	ffffb7ff 	.word	0xffffb7ff

08005ad4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b08a      	sub	sp, #40	; 0x28
 8005ad8:	af02      	add	r7, sp, #8
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	603b      	str	r3, [r7, #0]
 8005ae0:	1dbb      	adds	r3, r7, #6
 8005ae2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2288      	movs	r2, #136	; 0x88
 8005ae8:	589b      	ldr	r3, [r3, r2]
 8005aea:	2b20      	cmp	r3, #32
 8005aec:	d000      	beq.n	8005af0 <HAL_UART_Transmit+0x1c>
 8005aee:	e090      	b.n	8005c12 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d003      	beq.n	8005afe <HAL_UART_Transmit+0x2a>
 8005af6:	1dbb      	adds	r3, r7, #6
 8005af8:	881b      	ldrh	r3, [r3, #0]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d101      	bne.n	8005b02 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e088      	b.n	8005c14 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	689a      	ldr	r2, [r3, #8]
 8005b06:	2380      	movs	r3, #128	; 0x80
 8005b08:	015b      	lsls	r3, r3, #5
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d109      	bne.n	8005b22 <HAL_UART_Transmit+0x4e>
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	691b      	ldr	r3, [r3, #16]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d105      	bne.n	8005b22 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	2201      	movs	r2, #1
 8005b1a:	4013      	ands	r3, r2
 8005b1c:	d001      	beq.n	8005b22 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e078      	b.n	8005c14 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2290      	movs	r2, #144	; 0x90
 8005b26:	2100      	movs	r1, #0
 8005b28:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2288      	movs	r2, #136	; 0x88
 8005b2e:	2121      	movs	r1, #33	; 0x21
 8005b30:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b32:	f7fd faeb 	bl	800310c <HAL_GetTick>
 8005b36:	0003      	movs	r3, r0
 8005b38:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	1dba      	adds	r2, r7, #6
 8005b3e:	2154      	movs	r1, #84	; 0x54
 8005b40:	8812      	ldrh	r2, [r2, #0]
 8005b42:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	1dba      	adds	r2, r7, #6
 8005b48:	2156      	movs	r1, #86	; 0x56
 8005b4a:	8812      	ldrh	r2, [r2, #0]
 8005b4c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	689a      	ldr	r2, [r3, #8]
 8005b52:	2380      	movs	r3, #128	; 0x80
 8005b54:	015b      	lsls	r3, r3, #5
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d108      	bne.n	8005b6c <HAL_UART_Transmit+0x98>
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d104      	bne.n	8005b6c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8005b62:	2300      	movs	r3, #0
 8005b64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	61bb      	str	r3, [r7, #24]
 8005b6a:	e003      	b.n	8005b74 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b70:	2300      	movs	r3, #0
 8005b72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005b74:	e030      	b.n	8005bd8 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b76:	697a      	ldr	r2, [r7, #20]
 8005b78:	68f8      	ldr	r0, [r7, #12]
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	9300      	str	r3, [sp, #0]
 8005b7e:	0013      	movs	r3, r2
 8005b80:	2200      	movs	r2, #0
 8005b82:	2180      	movs	r1, #128	; 0x80
 8005b84:	f000 fc20 	bl	80063c8 <UART_WaitOnFlagUntilTimeout>
 8005b88:	1e03      	subs	r3, r0, #0
 8005b8a:	d005      	beq.n	8005b98 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2288      	movs	r2, #136	; 0x88
 8005b90:	2120      	movs	r1, #32
 8005b92:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005b94:	2303      	movs	r3, #3
 8005b96:	e03d      	b.n	8005c14 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d10b      	bne.n	8005bb6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b9e:	69bb      	ldr	r3, [r7, #24]
 8005ba0:	881b      	ldrh	r3, [r3, #0]
 8005ba2:	001a      	movs	r2, r3
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	05d2      	lsls	r2, r2, #23
 8005baa:	0dd2      	lsrs	r2, r2, #23
 8005bac:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	3302      	adds	r3, #2
 8005bb2:	61bb      	str	r3, [r7, #24]
 8005bb4:	e007      	b.n	8005bc6 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005bb6:	69fb      	ldr	r3, [r7, #28]
 8005bb8:	781a      	ldrb	r2, [r3, #0]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	3301      	adds	r3, #1
 8005bc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2256      	movs	r2, #86	; 0x56
 8005bca:	5a9b      	ldrh	r3, [r3, r2]
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	b299      	uxth	r1, r3
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2256      	movs	r2, #86	; 0x56
 8005bd6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2256      	movs	r2, #86	; 0x56
 8005bdc:	5a9b      	ldrh	r3, [r3, r2]
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d1c8      	bne.n	8005b76 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005be4:	697a      	ldr	r2, [r7, #20]
 8005be6:	68f8      	ldr	r0, [r7, #12]
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	9300      	str	r3, [sp, #0]
 8005bec:	0013      	movs	r3, r2
 8005bee:	2200      	movs	r2, #0
 8005bf0:	2140      	movs	r1, #64	; 0x40
 8005bf2:	f000 fbe9 	bl	80063c8 <UART_WaitOnFlagUntilTimeout>
 8005bf6:	1e03      	subs	r3, r0, #0
 8005bf8:	d005      	beq.n	8005c06 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2288      	movs	r2, #136	; 0x88
 8005bfe:	2120      	movs	r1, #32
 8005c00:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8005c02:	2303      	movs	r3, #3
 8005c04:	e006      	b.n	8005c14 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2288      	movs	r2, #136	; 0x88
 8005c0a:	2120      	movs	r1, #32
 8005c0c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	e000      	b.n	8005c14 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8005c12:	2302      	movs	r3, #2
  }
}
 8005c14:	0018      	movs	r0, r3
 8005c16:	46bd      	mov	sp, r7
 8005c18:	b008      	add	sp, #32
 8005c1a:	bd80      	pop	{r7, pc}

08005c1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c1c:	b5b0      	push	{r4, r5, r7, lr}
 8005c1e:	b090      	sub	sp, #64	; 0x40
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c24:	231a      	movs	r3, #26
 8005c26:	2220      	movs	r2, #32
 8005c28:	189b      	adds	r3, r3, r2
 8005c2a:	19db      	adds	r3, r3, r7
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c32:	689a      	ldr	r2, [r3, #8]
 8005c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	431a      	orrs	r2, r3
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c3c:	695b      	ldr	r3, [r3, #20]
 8005c3e:	431a      	orrs	r2, r3
 8005c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c42:	69db      	ldr	r3, [r3, #28]
 8005c44:	4313      	orrs	r3, r2
 8005c46:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4ac4      	ldr	r2, [pc, #784]	; (8005f60 <UART_SetConfig+0x344>)
 8005c50:	4013      	ands	r3, r2
 8005c52:	0019      	movs	r1, r3
 8005c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c5a:	430b      	orrs	r3, r1
 8005c5c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	4abf      	ldr	r2, [pc, #764]	; (8005f64 <UART_SetConfig+0x348>)
 8005c66:	4013      	ands	r3, r2
 8005c68:	0018      	movs	r0, r3
 8005c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c6c:	68d9      	ldr	r1, [r3, #12]
 8005c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	0003      	movs	r3, r0
 8005c74:	430b      	orrs	r3, r1
 8005c76:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c7a:	699b      	ldr	r3, [r3, #24]
 8005c7c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4ab9      	ldr	r2, [pc, #740]	; (8005f68 <UART_SetConfig+0x34c>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d004      	beq.n	8005c92 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c8a:	6a1b      	ldr	r3, [r3, #32]
 8005c8c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	4ab4      	ldr	r2, [pc, #720]	; (8005f6c <UART_SetConfig+0x350>)
 8005c9a:	4013      	ands	r3, r2
 8005c9c:	0019      	movs	r1, r3
 8005c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ca4:	430b      	orrs	r3, r1
 8005ca6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cae:	220f      	movs	r2, #15
 8005cb0:	4393      	bics	r3, r2
 8005cb2:	0018      	movs	r0, r3
 8005cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	0003      	movs	r3, r0
 8005cbe:	430b      	orrs	r3, r1
 8005cc0:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4aaa      	ldr	r2, [pc, #680]	; (8005f70 <UART_SetConfig+0x354>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d131      	bne.n	8005d30 <UART_SetConfig+0x114>
 8005ccc:	4ba9      	ldr	r3, [pc, #676]	; (8005f74 <UART_SetConfig+0x358>)
 8005cce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cd0:	2203      	movs	r2, #3
 8005cd2:	4013      	ands	r3, r2
 8005cd4:	2b03      	cmp	r3, #3
 8005cd6:	d01d      	beq.n	8005d14 <UART_SetConfig+0xf8>
 8005cd8:	d823      	bhi.n	8005d22 <UART_SetConfig+0x106>
 8005cda:	2b02      	cmp	r3, #2
 8005cdc:	d00c      	beq.n	8005cf8 <UART_SetConfig+0xdc>
 8005cde:	d820      	bhi.n	8005d22 <UART_SetConfig+0x106>
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d002      	beq.n	8005cea <UART_SetConfig+0xce>
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d00e      	beq.n	8005d06 <UART_SetConfig+0xea>
 8005ce8:	e01b      	b.n	8005d22 <UART_SetConfig+0x106>
 8005cea:	231b      	movs	r3, #27
 8005cec:	2220      	movs	r2, #32
 8005cee:	189b      	adds	r3, r3, r2
 8005cf0:	19db      	adds	r3, r3, r7
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	701a      	strb	r2, [r3, #0]
 8005cf6:	e071      	b.n	8005ddc <UART_SetConfig+0x1c0>
 8005cf8:	231b      	movs	r3, #27
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	189b      	adds	r3, r3, r2
 8005cfe:	19db      	adds	r3, r3, r7
 8005d00:	2202      	movs	r2, #2
 8005d02:	701a      	strb	r2, [r3, #0]
 8005d04:	e06a      	b.n	8005ddc <UART_SetConfig+0x1c0>
 8005d06:	231b      	movs	r3, #27
 8005d08:	2220      	movs	r2, #32
 8005d0a:	189b      	adds	r3, r3, r2
 8005d0c:	19db      	adds	r3, r3, r7
 8005d0e:	2204      	movs	r2, #4
 8005d10:	701a      	strb	r2, [r3, #0]
 8005d12:	e063      	b.n	8005ddc <UART_SetConfig+0x1c0>
 8005d14:	231b      	movs	r3, #27
 8005d16:	2220      	movs	r2, #32
 8005d18:	189b      	adds	r3, r3, r2
 8005d1a:	19db      	adds	r3, r3, r7
 8005d1c:	2208      	movs	r2, #8
 8005d1e:	701a      	strb	r2, [r3, #0]
 8005d20:	e05c      	b.n	8005ddc <UART_SetConfig+0x1c0>
 8005d22:	231b      	movs	r3, #27
 8005d24:	2220      	movs	r2, #32
 8005d26:	189b      	adds	r3, r3, r2
 8005d28:	19db      	adds	r3, r3, r7
 8005d2a:	2210      	movs	r2, #16
 8005d2c:	701a      	strb	r2, [r3, #0]
 8005d2e:	e055      	b.n	8005ddc <UART_SetConfig+0x1c0>
 8005d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a90      	ldr	r2, [pc, #576]	; (8005f78 <UART_SetConfig+0x35c>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d106      	bne.n	8005d48 <UART_SetConfig+0x12c>
 8005d3a:	231b      	movs	r3, #27
 8005d3c:	2220      	movs	r2, #32
 8005d3e:	189b      	adds	r3, r3, r2
 8005d40:	19db      	adds	r3, r3, r7
 8005d42:	2200      	movs	r2, #0
 8005d44:	701a      	strb	r2, [r3, #0]
 8005d46:	e049      	b.n	8005ddc <UART_SetConfig+0x1c0>
 8005d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a86      	ldr	r2, [pc, #536]	; (8005f68 <UART_SetConfig+0x34c>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d13e      	bne.n	8005dd0 <UART_SetConfig+0x1b4>
 8005d52:	4b88      	ldr	r3, [pc, #544]	; (8005f74 <UART_SetConfig+0x358>)
 8005d54:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005d56:	23c0      	movs	r3, #192	; 0xc0
 8005d58:	011b      	lsls	r3, r3, #4
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	22c0      	movs	r2, #192	; 0xc0
 8005d5e:	0112      	lsls	r2, r2, #4
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d027      	beq.n	8005db4 <UART_SetConfig+0x198>
 8005d64:	22c0      	movs	r2, #192	; 0xc0
 8005d66:	0112      	lsls	r2, r2, #4
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d82a      	bhi.n	8005dc2 <UART_SetConfig+0x1a6>
 8005d6c:	2280      	movs	r2, #128	; 0x80
 8005d6e:	0112      	lsls	r2, r2, #4
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d011      	beq.n	8005d98 <UART_SetConfig+0x17c>
 8005d74:	2280      	movs	r2, #128	; 0x80
 8005d76:	0112      	lsls	r2, r2, #4
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d822      	bhi.n	8005dc2 <UART_SetConfig+0x1a6>
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d004      	beq.n	8005d8a <UART_SetConfig+0x16e>
 8005d80:	2280      	movs	r2, #128	; 0x80
 8005d82:	00d2      	lsls	r2, r2, #3
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d00e      	beq.n	8005da6 <UART_SetConfig+0x18a>
 8005d88:	e01b      	b.n	8005dc2 <UART_SetConfig+0x1a6>
 8005d8a:	231b      	movs	r3, #27
 8005d8c:	2220      	movs	r2, #32
 8005d8e:	189b      	adds	r3, r3, r2
 8005d90:	19db      	adds	r3, r3, r7
 8005d92:	2200      	movs	r2, #0
 8005d94:	701a      	strb	r2, [r3, #0]
 8005d96:	e021      	b.n	8005ddc <UART_SetConfig+0x1c0>
 8005d98:	231b      	movs	r3, #27
 8005d9a:	2220      	movs	r2, #32
 8005d9c:	189b      	adds	r3, r3, r2
 8005d9e:	19db      	adds	r3, r3, r7
 8005da0:	2202      	movs	r2, #2
 8005da2:	701a      	strb	r2, [r3, #0]
 8005da4:	e01a      	b.n	8005ddc <UART_SetConfig+0x1c0>
 8005da6:	231b      	movs	r3, #27
 8005da8:	2220      	movs	r2, #32
 8005daa:	189b      	adds	r3, r3, r2
 8005dac:	19db      	adds	r3, r3, r7
 8005dae:	2204      	movs	r2, #4
 8005db0:	701a      	strb	r2, [r3, #0]
 8005db2:	e013      	b.n	8005ddc <UART_SetConfig+0x1c0>
 8005db4:	231b      	movs	r3, #27
 8005db6:	2220      	movs	r2, #32
 8005db8:	189b      	adds	r3, r3, r2
 8005dba:	19db      	adds	r3, r3, r7
 8005dbc:	2208      	movs	r2, #8
 8005dbe:	701a      	strb	r2, [r3, #0]
 8005dc0:	e00c      	b.n	8005ddc <UART_SetConfig+0x1c0>
 8005dc2:	231b      	movs	r3, #27
 8005dc4:	2220      	movs	r2, #32
 8005dc6:	189b      	adds	r3, r3, r2
 8005dc8:	19db      	adds	r3, r3, r7
 8005dca:	2210      	movs	r2, #16
 8005dcc:	701a      	strb	r2, [r3, #0]
 8005dce:	e005      	b.n	8005ddc <UART_SetConfig+0x1c0>
 8005dd0:	231b      	movs	r3, #27
 8005dd2:	2220      	movs	r2, #32
 8005dd4:	189b      	adds	r3, r3, r2
 8005dd6:	19db      	adds	r3, r3, r7
 8005dd8:	2210      	movs	r2, #16
 8005dda:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a61      	ldr	r2, [pc, #388]	; (8005f68 <UART_SetConfig+0x34c>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d000      	beq.n	8005de8 <UART_SetConfig+0x1cc>
 8005de6:	e092      	b.n	8005f0e <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005de8:	231b      	movs	r3, #27
 8005dea:	2220      	movs	r2, #32
 8005dec:	189b      	adds	r3, r3, r2
 8005dee:	19db      	adds	r3, r3, r7
 8005df0:	781b      	ldrb	r3, [r3, #0]
 8005df2:	2b08      	cmp	r3, #8
 8005df4:	d015      	beq.n	8005e22 <UART_SetConfig+0x206>
 8005df6:	dc18      	bgt.n	8005e2a <UART_SetConfig+0x20e>
 8005df8:	2b04      	cmp	r3, #4
 8005dfa:	d00d      	beq.n	8005e18 <UART_SetConfig+0x1fc>
 8005dfc:	dc15      	bgt.n	8005e2a <UART_SetConfig+0x20e>
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d002      	beq.n	8005e08 <UART_SetConfig+0x1ec>
 8005e02:	2b02      	cmp	r3, #2
 8005e04:	d005      	beq.n	8005e12 <UART_SetConfig+0x1f6>
 8005e06:	e010      	b.n	8005e2a <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e08:	f7fe f908 	bl	800401c <HAL_RCC_GetPCLK1Freq>
 8005e0c:	0003      	movs	r3, r0
 8005e0e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e10:	e014      	b.n	8005e3c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e12:	4b5a      	ldr	r3, [pc, #360]	; (8005f7c <UART_SetConfig+0x360>)
 8005e14:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e16:	e011      	b.n	8005e3c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e18:	f7fe f874 	bl	8003f04 <HAL_RCC_GetSysClockFreq>
 8005e1c:	0003      	movs	r3, r0
 8005e1e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e20:	e00c      	b.n	8005e3c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e22:	2380      	movs	r3, #128	; 0x80
 8005e24:	021b      	lsls	r3, r3, #8
 8005e26:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e28:	e008      	b.n	8005e3c <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005e2e:	231a      	movs	r3, #26
 8005e30:	2220      	movs	r2, #32
 8005e32:	189b      	adds	r3, r3, r2
 8005e34:	19db      	adds	r3, r3, r7
 8005e36:	2201      	movs	r2, #1
 8005e38:	701a      	strb	r2, [r3, #0]
        break;
 8005e3a:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005e3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d100      	bne.n	8005e44 <UART_SetConfig+0x228>
 8005e42:	e147      	b.n	80060d4 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e48:	4b4d      	ldr	r3, [pc, #308]	; (8005f80 <UART_SetConfig+0x364>)
 8005e4a:	0052      	lsls	r2, r2, #1
 8005e4c:	5ad3      	ldrh	r3, [r2, r3]
 8005e4e:	0019      	movs	r1, r3
 8005e50:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005e52:	f7fa f975 	bl	8000140 <__udivsi3>
 8005e56:	0003      	movs	r3, r0
 8005e58:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e5c:	685a      	ldr	r2, [r3, #4]
 8005e5e:	0013      	movs	r3, r2
 8005e60:	005b      	lsls	r3, r3, #1
 8005e62:	189b      	adds	r3, r3, r2
 8005e64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e66:	429a      	cmp	r2, r3
 8005e68:	d305      	bcc.n	8005e76 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d906      	bls.n	8005e84 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8005e76:	231a      	movs	r3, #26
 8005e78:	2220      	movs	r2, #32
 8005e7a:	189b      	adds	r3, r3, r2
 8005e7c:	19db      	adds	r3, r3, r7
 8005e7e:	2201      	movs	r2, #1
 8005e80:	701a      	strb	r2, [r3, #0]
 8005e82:	e127      	b.n	80060d4 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e86:	61bb      	str	r3, [r7, #24]
 8005e88:	2300      	movs	r3, #0
 8005e8a:	61fb      	str	r3, [r7, #28]
 8005e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e90:	4b3b      	ldr	r3, [pc, #236]	; (8005f80 <UART_SetConfig+0x364>)
 8005e92:	0052      	lsls	r2, r2, #1
 8005e94:	5ad3      	ldrh	r3, [r2, r3]
 8005e96:	613b      	str	r3, [r7, #16]
 8005e98:	2300      	movs	r3, #0
 8005e9a:	617b      	str	r3, [r7, #20]
 8005e9c:	693a      	ldr	r2, [r7, #16]
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	69b8      	ldr	r0, [r7, #24]
 8005ea2:	69f9      	ldr	r1, [r7, #28]
 8005ea4:	f7fa fb00 	bl	80004a8 <__aeabi_uldivmod>
 8005ea8:	0002      	movs	r2, r0
 8005eaa:	000b      	movs	r3, r1
 8005eac:	0e11      	lsrs	r1, r2, #24
 8005eae:	021d      	lsls	r5, r3, #8
 8005eb0:	430d      	orrs	r5, r1
 8005eb2:	0214      	lsls	r4, r2, #8
 8005eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	085b      	lsrs	r3, r3, #1
 8005eba:	60bb      	str	r3, [r7, #8]
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	60fb      	str	r3, [r7, #12]
 8005ec0:	68b8      	ldr	r0, [r7, #8]
 8005ec2:	68f9      	ldr	r1, [r7, #12]
 8005ec4:	1900      	adds	r0, r0, r4
 8005ec6:	4169      	adcs	r1, r5
 8005ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	603b      	str	r3, [r7, #0]
 8005ece:	2300      	movs	r3, #0
 8005ed0:	607b      	str	r3, [r7, #4]
 8005ed2:	683a      	ldr	r2, [r7, #0]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f7fa fae7 	bl	80004a8 <__aeabi_uldivmod>
 8005eda:	0002      	movs	r2, r0
 8005edc:	000b      	movs	r3, r1
 8005ede:	0013      	movs	r3, r2
 8005ee0:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005ee2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ee4:	23c0      	movs	r3, #192	; 0xc0
 8005ee6:	009b      	lsls	r3, r3, #2
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d309      	bcc.n	8005f00 <UART_SetConfig+0x2e4>
 8005eec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005eee:	2380      	movs	r3, #128	; 0x80
 8005ef0:	035b      	lsls	r3, r3, #13
 8005ef2:	429a      	cmp	r2, r3
 8005ef4:	d204      	bcs.n	8005f00 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8005ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005efc:	60da      	str	r2, [r3, #12]
 8005efe:	e0e9      	b.n	80060d4 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8005f00:	231a      	movs	r3, #26
 8005f02:	2220      	movs	r2, #32
 8005f04:	189b      	adds	r3, r3, r2
 8005f06:	19db      	adds	r3, r3, r7
 8005f08:	2201      	movs	r2, #1
 8005f0a:	701a      	strb	r2, [r3, #0]
 8005f0c:	e0e2      	b.n	80060d4 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f10:	69da      	ldr	r2, [r3, #28]
 8005f12:	2380      	movs	r3, #128	; 0x80
 8005f14:	021b      	lsls	r3, r3, #8
 8005f16:	429a      	cmp	r2, r3
 8005f18:	d000      	beq.n	8005f1c <UART_SetConfig+0x300>
 8005f1a:	e083      	b.n	8006024 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8005f1c:	231b      	movs	r3, #27
 8005f1e:	2220      	movs	r2, #32
 8005f20:	189b      	adds	r3, r3, r2
 8005f22:	19db      	adds	r3, r3, r7
 8005f24:	781b      	ldrb	r3, [r3, #0]
 8005f26:	2b08      	cmp	r3, #8
 8005f28:	d015      	beq.n	8005f56 <UART_SetConfig+0x33a>
 8005f2a:	dc2b      	bgt.n	8005f84 <UART_SetConfig+0x368>
 8005f2c:	2b04      	cmp	r3, #4
 8005f2e:	d00d      	beq.n	8005f4c <UART_SetConfig+0x330>
 8005f30:	dc28      	bgt.n	8005f84 <UART_SetConfig+0x368>
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d002      	beq.n	8005f3c <UART_SetConfig+0x320>
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d005      	beq.n	8005f46 <UART_SetConfig+0x32a>
 8005f3a:	e023      	b.n	8005f84 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f3c:	f7fe f86e 	bl	800401c <HAL_RCC_GetPCLK1Freq>
 8005f40:	0003      	movs	r3, r0
 8005f42:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005f44:	e027      	b.n	8005f96 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f46:	4b0d      	ldr	r3, [pc, #52]	; (8005f7c <UART_SetConfig+0x360>)
 8005f48:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005f4a:	e024      	b.n	8005f96 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f4c:	f7fd ffda 	bl	8003f04 <HAL_RCC_GetSysClockFreq>
 8005f50:	0003      	movs	r3, r0
 8005f52:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005f54:	e01f      	b.n	8005f96 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f56:	2380      	movs	r3, #128	; 0x80
 8005f58:	021b      	lsls	r3, r3, #8
 8005f5a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005f5c:	e01b      	b.n	8005f96 <UART_SetConfig+0x37a>
 8005f5e:	46c0      	nop			; (mov r8, r8)
 8005f60:	cfff69f3 	.word	0xcfff69f3
 8005f64:	ffffcfff 	.word	0xffffcfff
 8005f68:	40008000 	.word	0x40008000
 8005f6c:	11fff4ff 	.word	0x11fff4ff
 8005f70:	40013800 	.word	0x40013800
 8005f74:	40021000 	.word	0x40021000
 8005f78:	40004400 	.word	0x40004400
 8005f7c:	00f42400 	.word	0x00f42400
 8005f80:	08009588 	.word	0x08009588
      default:
        pclk = 0U;
 8005f84:	2300      	movs	r3, #0
 8005f86:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005f88:	231a      	movs	r3, #26
 8005f8a:	2220      	movs	r2, #32
 8005f8c:	189b      	adds	r3, r3, r2
 8005f8e:	19db      	adds	r3, r3, r7
 8005f90:	2201      	movs	r2, #1
 8005f92:	701a      	strb	r2, [r3, #0]
        break;
 8005f94:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d100      	bne.n	8005f9e <UART_SetConfig+0x382>
 8005f9c:	e09a      	b.n	80060d4 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005fa2:	4b58      	ldr	r3, [pc, #352]	; (8006104 <UART_SetConfig+0x4e8>)
 8005fa4:	0052      	lsls	r2, r2, #1
 8005fa6:	5ad3      	ldrh	r3, [r2, r3]
 8005fa8:	0019      	movs	r1, r3
 8005faa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005fac:	f7fa f8c8 	bl	8000140 <__udivsi3>
 8005fb0:	0003      	movs	r3, r0
 8005fb2:	005a      	lsls	r2, r3, #1
 8005fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	085b      	lsrs	r3, r3, #1
 8005fba:	18d2      	adds	r2, r2, r3
 8005fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	0019      	movs	r1, r3
 8005fc2:	0010      	movs	r0, r2
 8005fc4:	f7fa f8bc 	bl	8000140 <__udivsi3>
 8005fc8:	0003      	movs	r3, r0
 8005fca:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fce:	2b0f      	cmp	r3, #15
 8005fd0:	d921      	bls.n	8006016 <UART_SetConfig+0x3fa>
 8005fd2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fd4:	2380      	movs	r3, #128	; 0x80
 8005fd6:	025b      	lsls	r3, r3, #9
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d21c      	bcs.n	8006016 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fde:	b29a      	uxth	r2, r3
 8005fe0:	200e      	movs	r0, #14
 8005fe2:	2420      	movs	r4, #32
 8005fe4:	1903      	adds	r3, r0, r4
 8005fe6:	19db      	adds	r3, r3, r7
 8005fe8:	210f      	movs	r1, #15
 8005fea:	438a      	bics	r2, r1
 8005fec:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ff0:	085b      	lsrs	r3, r3, #1
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	2207      	movs	r2, #7
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	b299      	uxth	r1, r3
 8005ffa:	1903      	adds	r3, r0, r4
 8005ffc:	19db      	adds	r3, r3, r7
 8005ffe:	1902      	adds	r2, r0, r4
 8006000:	19d2      	adds	r2, r2, r7
 8006002:	8812      	ldrh	r2, [r2, #0]
 8006004:	430a      	orrs	r2, r1
 8006006:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	1902      	adds	r2, r0, r4
 800600e:	19d2      	adds	r2, r2, r7
 8006010:	8812      	ldrh	r2, [r2, #0]
 8006012:	60da      	str	r2, [r3, #12]
 8006014:	e05e      	b.n	80060d4 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8006016:	231a      	movs	r3, #26
 8006018:	2220      	movs	r2, #32
 800601a:	189b      	adds	r3, r3, r2
 800601c:	19db      	adds	r3, r3, r7
 800601e:	2201      	movs	r2, #1
 8006020:	701a      	strb	r2, [r3, #0]
 8006022:	e057      	b.n	80060d4 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006024:	231b      	movs	r3, #27
 8006026:	2220      	movs	r2, #32
 8006028:	189b      	adds	r3, r3, r2
 800602a:	19db      	adds	r3, r3, r7
 800602c:	781b      	ldrb	r3, [r3, #0]
 800602e:	2b08      	cmp	r3, #8
 8006030:	d015      	beq.n	800605e <UART_SetConfig+0x442>
 8006032:	dc18      	bgt.n	8006066 <UART_SetConfig+0x44a>
 8006034:	2b04      	cmp	r3, #4
 8006036:	d00d      	beq.n	8006054 <UART_SetConfig+0x438>
 8006038:	dc15      	bgt.n	8006066 <UART_SetConfig+0x44a>
 800603a:	2b00      	cmp	r3, #0
 800603c:	d002      	beq.n	8006044 <UART_SetConfig+0x428>
 800603e:	2b02      	cmp	r3, #2
 8006040:	d005      	beq.n	800604e <UART_SetConfig+0x432>
 8006042:	e010      	b.n	8006066 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006044:	f7fd ffea 	bl	800401c <HAL_RCC_GetPCLK1Freq>
 8006048:	0003      	movs	r3, r0
 800604a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800604c:	e014      	b.n	8006078 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800604e:	4b2e      	ldr	r3, [pc, #184]	; (8006108 <UART_SetConfig+0x4ec>)
 8006050:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006052:	e011      	b.n	8006078 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006054:	f7fd ff56 	bl	8003f04 <HAL_RCC_GetSysClockFreq>
 8006058:	0003      	movs	r3, r0
 800605a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800605c:	e00c      	b.n	8006078 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800605e:	2380      	movs	r3, #128	; 0x80
 8006060:	021b      	lsls	r3, r3, #8
 8006062:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006064:	e008      	b.n	8006078 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8006066:	2300      	movs	r3, #0
 8006068:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800606a:	231a      	movs	r3, #26
 800606c:	2220      	movs	r2, #32
 800606e:	189b      	adds	r3, r3, r2
 8006070:	19db      	adds	r3, r3, r7
 8006072:	2201      	movs	r2, #1
 8006074:	701a      	strb	r2, [r3, #0]
        break;
 8006076:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006078:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800607a:	2b00      	cmp	r3, #0
 800607c:	d02a      	beq.n	80060d4 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800607e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006080:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006082:	4b20      	ldr	r3, [pc, #128]	; (8006104 <UART_SetConfig+0x4e8>)
 8006084:	0052      	lsls	r2, r2, #1
 8006086:	5ad3      	ldrh	r3, [r2, r3]
 8006088:	0019      	movs	r1, r3
 800608a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800608c:	f7fa f858 	bl	8000140 <__udivsi3>
 8006090:	0003      	movs	r3, r0
 8006092:	001a      	movs	r2, r3
 8006094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	085b      	lsrs	r3, r3, #1
 800609a:	18d2      	adds	r2, r2, r3
 800609c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	0019      	movs	r1, r3
 80060a2:	0010      	movs	r0, r2
 80060a4:	f7fa f84c 	bl	8000140 <__udivsi3>
 80060a8:	0003      	movs	r3, r0
 80060aa:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ae:	2b0f      	cmp	r3, #15
 80060b0:	d90a      	bls.n	80060c8 <UART_SetConfig+0x4ac>
 80060b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060b4:	2380      	movs	r3, #128	; 0x80
 80060b6:	025b      	lsls	r3, r3, #9
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d205      	bcs.n	80060c8 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80060bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060be:	b29a      	uxth	r2, r3
 80060c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	60da      	str	r2, [r3, #12]
 80060c6:	e005      	b.n	80060d4 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 80060c8:	231a      	movs	r3, #26
 80060ca:	2220      	movs	r2, #32
 80060cc:	189b      	adds	r3, r3, r2
 80060ce:	19db      	adds	r3, r3, r7
 80060d0:	2201      	movs	r2, #1
 80060d2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80060d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d6:	226a      	movs	r2, #106	; 0x6a
 80060d8:	2101      	movs	r1, #1
 80060da:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80060dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060de:	2268      	movs	r2, #104	; 0x68
 80060e0:	2101      	movs	r1, #1
 80060e2:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80060e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e6:	2200      	movs	r2, #0
 80060e8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80060ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ec:	2200      	movs	r2, #0
 80060ee:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80060f0:	231a      	movs	r3, #26
 80060f2:	2220      	movs	r2, #32
 80060f4:	189b      	adds	r3, r3, r2
 80060f6:	19db      	adds	r3, r3, r7
 80060f8:	781b      	ldrb	r3, [r3, #0]
}
 80060fa:	0018      	movs	r0, r3
 80060fc:	46bd      	mov	sp, r7
 80060fe:	b010      	add	sp, #64	; 0x40
 8006100:	bdb0      	pop	{r4, r5, r7, pc}
 8006102:	46c0      	nop			; (mov r8, r8)
 8006104:	08009588 	.word	0x08009588
 8006108:	00f42400 	.word	0x00f42400

0800610c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006118:	2208      	movs	r2, #8
 800611a:	4013      	ands	r3, r2
 800611c:	d00b      	beq.n	8006136 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	4a4a      	ldr	r2, [pc, #296]	; (8006250 <UART_AdvFeatureConfig+0x144>)
 8006126:	4013      	ands	r3, r2
 8006128:	0019      	movs	r1, r3
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	430a      	orrs	r2, r1
 8006134:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800613a:	2201      	movs	r2, #1
 800613c:	4013      	ands	r3, r2
 800613e:	d00b      	beq.n	8006158 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	4a43      	ldr	r2, [pc, #268]	; (8006254 <UART_AdvFeatureConfig+0x148>)
 8006148:	4013      	ands	r3, r2
 800614a:	0019      	movs	r1, r3
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	430a      	orrs	r2, r1
 8006156:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800615c:	2202      	movs	r2, #2
 800615e:	4013      	ands	r3, r2
 8006160:	d00b      	beq.n	800617a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	4a3b      	ldr	r2, [pc, #236]	; (8006258 <UART_AdvFeatureConfig+0x14c>)
 800616a:	4013      	ands	r3, r2
 800616c:	0019      	movs	r1, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	430a      	orrs	r2, r1
 8006178:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800617e:	2204      	movs	r2, #4
 8006180:	4013      	ands	r3, r2
 8006182:	d00b      	beq.n	800619c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	4a34      	ldr	r2, [pc, #208]	; (800625c <UART_AdvFeatureConfig+0x150>)
 800618c:	4013      	ands	r3, r2
 800618e:	0019      	movs	r1, r3
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	430a      	orrs	r2, r1
 800619a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061a0:	2210      	movs	r2, #16
 80061a2:	4013      	ands	r3, r2
 80061a4:	d00b      	beq.n	80061be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	4a2c      	ldr	r2, [pc, #176]	; (8006260 <UART_AdvFeatureConfig+0x154>)
 80061ae:	4013      	ands	r3, r2
 80061b0:	0019      	movs	r1, r3
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	430a      	orrs	r2, r1
 80061bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061c2:	2220      	movs	r2, #32
 80061c4:	4013      	ands	r3, r2
 80061c6:	d00b      	beq.n	80061e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	4a25      	ldr	r2, [pc, #148]	; (8006264 <UART_AdvFeatureConfig+0x158>)
 80061d0:	4013      	ands	r3, r2
 80061d2:	0019      	movs	r1, r3
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	430a      	orrs	r2, r1
 80061de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061e4:	2240      	movs	r2, #64	; 0x40
 80061e6:	4013      	ands	r3, r2
 80061e8:	d01d      	beq.n	8006226 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	4a1d      	ldr	r2, [pc, #116]	; (8006268 <UART_AdvFeatureConfig+0x15c>)
 80061f2:	4013      	ands	r3, r2
 80061f4:	0019      	movs	r1, r3
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	430a      	orrs	r2, r1
 8006200:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006206:	2380      	movs	r3, #128	; 0x80
 8006208:	035b      	lsls	r3, r3, #13
 800620a:	429a      	cmp	r2, r3
 800620c:	d10b      	bne.n	8006226 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	4a15      	ldr	r2, [pc, #84]	; (800626c <UART_AdvFeatureConfig+0x160>)
 8006216:	4013      	ands	r3, r2
 8006218:	0019      	movs	r1, r3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	430a      	orrs	r2, r1
 8006224:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800622a:	2280      	movs	r2, #128	; 0x80
 800622c:	4013      	ands	r3, r2
 800622e:	d00b      	beq.n	8006248 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	4a0e      	ldr	r2, [pc, #56]	; (8006270 <UART_AdvFeatureConfig+0x164>)
 8006238:	4013      	ands	r3, r2
 800623a:	0019      	movs	r1, r3
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	430a      	orrs	r2, r1
 8006246:	605a      	str	r2, [r3, #4]
  }
}
 8006248:	46c0      	nop			; (mov r8, r8)
 800624a:	46bd      	mov	sp, r7
 800624c:	b002      	add	sp, #8
 800624e:	bd80      	pop	{r7, pc}
 8006250:	ffff7fff 	.word	0xffff7fff
 8006254:	fffdffff 	.word	0xfffdffff
 8006258:	fffeffff 	.word	0xfffeffff
 800625c:	fffbffff 	.word	0xfffbffff
 8006260:	ffffefff 	.word	0xffffefff
 8006264:	ffffdfff 	.word	0xffffdfff
 8006268:	ffefffff 	.word	0xffefffff
 800626c:	ff9fffff 	.word	0xff9fffff
 8006270:	fff7ffff 	.word	0xfff7ffff

08006274 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b092      	sub	sp, #72	; 0x48
 8006278:	af02      	add	r7, sp, #8
 800627a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2290      	movs	r2, #144	; 0x90
 8006280:	2100      	movs	r1, #0
 8006282:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006284:	f7fc ff42 	bl	800310c <HAL_GetTick>
 8006288:	0003      	movs	r3, r0
 800628a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	2208      	movs	r2, #8
 8006294:	4013      	ands	r3, r2
 8006296:	2b08      	cmp	r3, #8
 8006298:	d12d      	bne.n	80062f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800629a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800629c:	2280      	movs	r2, #128	; 0x80
 800629e:	0391      	lsls	r1, r2, #14
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	4a47      	ldr	r2, [pc, #284]	; (80063c0 <UART_CheckIdleState+0x14c>)
 80062a4:	9200      	str	r2, [sp, #0]
 80062a6:	2200      	movs	r2, #0
 80062a8:	f000 f88e 	bl	80063c8 <UART_WaitOnFlagUntilTimeout>
 80062ac:	1e03      	subs	r3, r0, #0
 80062ae:	d022      	beq.n	80062f6 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062b0:	f3ef 8310 	mrs	r3, PRIMASK
 80062b4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80062b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80062b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80062ba:	2301      	movs	r3, #1
 80062bc:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062c0:	f383 8810 	msr	PRIMASK, r3
}
 80062c4:	46c0      	nop			; (mov r8, r8)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2180      	movs	r1, #128	; 0x80
 80062d2:	438a      	bics	r2, r1
 80062d4:	601a      	str	r2, [r3, #0]
 80062d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062dc:	f383 8810 	msr	PRIMASK, r3
}
 80062e0:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2288      	movs	r2, #136	; 0x88
 80062e6:	2120      	movs	r1, #32
 80062e8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2284      	movs	r2, #132	; 0x84
 80062ee:	2100      	movs	r1, #0
 80062f0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062f2:	2303      	movs	r3, #3
 80062f4:	e060      	b.n	80063b8 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	2204      	movs	r2, #4
 80062fe:	4013      	ands	r3, r2
 8006300:	2b04      	cmp	r3, #4
 8006302:	d146      	bne.n	8006392 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006304:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006306:	2280      	movs	r2, #128	; 0x80
 8006308:	03d1      	lsls	r1, r2, #15
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	4a2c      	ldr	r2, [pc, #176]	; (80063c0 <UART_CheckIdleState+0x14c>)
 800630e:	9200      	str	r2, [sp, #0]
 8006310:	2200      	movs	r2, #0
 8006312:	f000 f859 	bl	80063c8 <UART_WaitOnFlagUntilTimeout>
 8006316:	1e03      	subs	r3, r0, #0
 8006318:	d03b      	beq.n	8006392 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800631a:	f3ef 8310 	mrs	r3, PRIMASK
 800631e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006320:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006322:	637b      	str	r3, [r7, #52]	; 0x34
 8006324:	2301      	movs	r3, #1
 8006326:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	f383 8810 	msr	PRIMASK, r3
}
 800632e:	46c0      	nop			; (mov r8, r8)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4922      	ldr	r1, [pc, #136]	; (80063c4 <UART_CheckIdleState+0x150>)
 800633c:	400a      	ands	r2, r1
 800633e:	601a      	str	r2, [r3, #0]
 8006340:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006342:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	f383 8810 	msr	PRIMASK, r3
}
 800634a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800634c:	f3ef 8310 	mrs	r3, PRIMASK
 8006350:	61bb      	str	r3, [r7, #24]
  return(result);
 8006352:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006354:	633b      	str	r3, [r7, #48]	; 0x30
 8006356:	2301      	movs	r3, #1
 8006358:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	f383 8810 	msr	PRIMASK, r3
}
 8006360:	46c0      	nop			; (mov r8, r8)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	689a      	ldr	r2, [r3, #8]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	2101      	movs	r1, #1
 800636e:	438a      	bics	r2, r1
 8006370:	609a      	str	r2, [r3, #8]
 8006372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006374:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006376:	6a3b      	ldr	r3, [r7, #32]
 8006378:	f383 8810 	msr	PRIMASK, r3
}
 800637c:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	228c      	movs	r2, #140	; 0x8c
 8006382:	2120      	movs	r1, #32
 8006384:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2284      	movs	r2, #132	; 0x84
 800638a:	2100      	movs	r1, #0
 800638c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800638e:	2303      	movs	r3, #3
 8006390:	e012      	b.n	80063b8 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2288      	movs	r2, #136	; 0x88
 8006396:	2120      	movs	r1, #32
 8006398:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	228c      	movs	r2, #140	; 0x8c
 800639e:	2120      	movs	r1, #32
 80063a0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2200      	movs	r2, #0
 80063ac:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2284      	movs	r2, #132	; 0x84
 80063b2:	2100      	movs	r1, #0
 80063b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80063b6:	2300      	movs	r3, #0
}
 80063b8:	0018      	movs	r0, r3
 80063ba:	46bd      	mov	sp, r7
 80063bc:	b010      	add	sp, #64	; 0x40
 80063be:	bd80      	pop	{r7, pc}
 80063c0:	01ffffff 	.word	0x01ffffff
 80063c4:	fffffedf 	.word	0xfffffedf

080063c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b084      	sub	sp, #16
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	60f8      	str	r0, [r7, #12]
 80063d0:	60b9      	str	r1, [r7, #8]
 80063d2:	603b      	str	r3, [r7, #0]
 80063d4:	1dfb      	adds	r3, r7, #7
 80063d6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063d8:	e051      	b.n	800647e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	3301      	adds	r3, #1
 80063de:	d04e      	beq.n	800647e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063e0:	f7fc fe94 	bl	800310c <HAL_GetTick>
 80063e4:	0002      	movs	r2, r0
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	69ba      	ldr	r2, [r7, #24]
 80063ec:	429a      	cmp	r2, r3
 80063ee:	d302      	bcc.n	80063f6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80063f0:	69bb      	ldr	r3, [r7, #24]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d101      	bne.n	80063fa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80063f6:	2303      	movs	r3, #3
 80063f8:	e051      	b.n	800649e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	2204      	movs	r2, #4
 8006402:	4013      	ands	r3, r2
 8006404:	d03b      	beq.n	800647e <UART_WaitOnFlagUntilTimeout+0xb6>
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	2b80      	cmp	r3, #128	; 0x80
 800640a:	d038      	beq.n	800647e <UART_WaitOnFlagUntilTimeout+0xb6>
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	2b40      	cmp	r3, #64	; 0x40
 8006410:	d035      	beq.n	800647e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	69db      	ldr	r3, [r3, #28]
 8006418:	2208      	movs	r2, #8
 800641a:	4013      	ands	r3, r2
 800641c:	2b08      	cmp	r3, #8
 800641e:	d111      	bne.n	8006444 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	2208      	movs	r2, #8
 8006426:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	0018      	movs	r0, r3
 800642c:	f000 f83c 	bl	80064a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2290      	movs	r2, #144	; 0x90
 8006434:	2108      	movs	r1, #8
 8006436:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2284      	movs	r2, #132	; 0x84
 800643c:	2100      	movs	r1, #0
 800643e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	e02c      	b.n	800649e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	69da      	ldr	r2, [r3, #28]
 800644a:	2380      	movs	r3, #128	; 0x80
 800644c:	011b      	lsls	r3, r3, #4
 800644e:	401a      	ands	r2, r3
 8006450:	2380      	movs	r3, #128	; 0x80
 8006452:	011b      	lsls	r3, r3, #4
 8006454:	429a      	cmp	r2, r3
 8006456:	d112      	bne.n	800647e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2280      	movs	r2, #128	; 0x80
 800645e:	0112      	lsls	r2, r2, #4
 8006460:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	0018      	movs	r0, r3
 8006466:	f000 f81f 	bl	80064a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2290      	movs	r2, #144	; 0x90
 800646e:	2120      	movs	r1, #32
 8006470:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2284      	movs	r2, #132	; 0x84
 8006476:	2100      	movs	r1, #0
 8006478:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800647a:	2303      	movs	r3, #3
 800647c:	e00f      	b.n	800649e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	69db      	ldr	r3, [r3, #28]
 8006484:	68ba      	ldr	r2, [r7, #8]
 8006486:	4013      	ands	r3, r2
 8006488:	68ba      	ldr	r2, [r7, #8]
 800648a:	1ad3      	subs	r3, r2, r3
 800648c:	425a      	negs	r2, r3
 800648e:	4153      	adcs	r3, r2
 8006490:	b2db      	uxtb	r3, r3
 8006492:	001a      	movs	r2, r3
 8006494:	1dfb      	adds	r3, r7, #7
 8006496:	781b      	ldrb	r3, [r3, #0]
 8006498:	429a      	cmp	r2, r3
 800649a:	d09e      	beq.n	80063da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800649c:	2300      	movs	r3, #0
}
 800649e:	0018      	movs	r0, r3
 80064a0:	46bd      	mov	sp, r7
 80064a2:	b004      	add	sp, #16
 80064a4:	bd80      	pop	{r7, pc}
	...

080064a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b08e      	sub	sp, #56	; 0x38
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064b0:	f3ef 8310 	mrs	r3, PRIMASK
 80064b4:	617b      	str	r3, [r7, #20]
  return(result);
 80064b6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80064b8:	637b      	str	r3, [r7, #52]	; 0x34
 80064ba:	2301      	movs	r3, #1
 80064bc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064be:	69bb      	ldr	r3, [r7, #24]
 80064c0:	f383 8810 	msr	PRIMASK, r3
}
 80064c4:	46c0      	nop			; (mov r8, r8)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4926      	ldr	r1, [pc, #152]	; (800656c <UART_EndRxTransfer+0xc4>)
 80064d2:	400a      	ands	r2, r1
 80064d4:	601a      	str	r2, [r3, #0]
 80064d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064da:	69fb      	ldr	r3, [r7, #28]
 80064dc:	f383 8810 	msr	PRIMASK, r3
}
 80064e0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064e2:	f3ef 8310 	mrs	r3, PRIMASK
 80064e6:	623b      	str	r3, [r7, #32]
  return(result);
 80064e8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80064ea:	633b      	str	r3, [r7, #48]	; 0x30
 80064ec:	2301      	movs	r3, #1
 80064ee:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f2:	f383 8810 	msr	PRIMASK, r3
}
 80064f6:	46c0      	nop			; (mov r8, r8)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	689a      	ldr	r2, [r3, #8]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	491b      	ldr	r1, [pc, #108]	; (8006570 <UART_EndRxTransfer+0xc8>)
 8006504:	400a      	ands	r2, r1
 8006506:	609a      	str	r2, [r3, #8]
 8006508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800650a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800650c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800650e:	f383 8810 	msr	PRIMASK, r3
}
 8006512:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006518:	2b01      	cmp	r3, #1
 800651a:	d118      	bne.n	800654e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800651c:	f3ef 8310 	mrs	r3, PRIMASK
 8006520:	60bb      	str	r3, [r7, #8]
  return(result);
 8006522:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006524:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006526:	2301      	movs	r3, #1
 8006528:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f383 8810 	msr	PRIMASK, r3
}
 8006530:	46c0      	nop			; (mov r8, r8)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2110      	movs	r1, #16
 800653e:	438a      	bics	r2, r1
 8006540:	601a      	str	r2, [r3, #0]
 8006542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006544:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	f383 8810 	msr	PRIMASK, r3
}
 800654c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	228c      	movs	r2, #140	; 0x8c
 8006552:	2120      	movs	r1, #32
 8006554:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2200      	movs	r2, #0
 800655a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2200      	movs	r2, #0
 8006560:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006562:	46c0      	nop			; (mov r8, r8)
 8006564:	46bd      	mov	sp, r7
 8006566:	b00e      	add	sp, #56	; 0x38
 8006568:	bd80      	pop	{r7, pc}
 800656a:	46c0      	nop			; (mov r8, r8)
 800656c:	fffffedf 	.word	0xfffffedf
 8006570:	effffffe 	.word	0xeffffffe

08006574 <__cvt>:
 8006574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006576:	001e      	movs	r6, r3
 8006578:	2300      	movs	r3, #0
 800657a:	0014      	movs	r4, r2
 800657c:	b08b      	sub	sp, #44	; 0x2c
 800657e:	429e      	cmp	r6, r3
 8006580:	da04      	bge.n	800658c <__cvt+0x18>
 8006582:	2180      	movs	r1, #128	; 0x80
 8006584:	0609      	lsls	r1, r1, #24
 8006586:	1873      	adds	r3, r6, r1
 8006588:	001e      	movs	r6, r3
 800658a:	232d      	movs	r3, #45	; 0x2d
 800658c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800658e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006590:	7013      	strb	r3, [r2, #0]
 8006592:	2320      	movs	r3, #32
 8006594:	2203      	movs	r2, #3
 8006596:	439f      	bics	r7, r3
 8006598:	2f46      	cmp	r7, #70	; 0x46
 800659a:	d007      	beq.n	80065ac <__cvt+0x38>
 800659c:	003b      	movs	r3, r7
 800659e:	3b45      	subs	r3, #69	; 0x45
 80065a0:	4259      	negs	r1, r3
 80065a2:	414b      	adcs	r3, r1
 80065a4:	9910      	ldr	r1, [sp, #64]	; 0x40
 80065a6:	3a01      	subs	r2, #1
 80065a8:	18cb      	adds	r3, r1, r3
 80065aa:	9310      	str	r3, [sp, #64]	; 0x40
 80065ac:	ab09      	add	r3, sp, #36	; 0x24
 80065ae:	9304      	str	r3, [sp, #16]
 80065b0:	ab08      	add	r3, sp, #32
 80065b2:	9303      	str	r3, [sp, #12]
 80065b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80065b6:	9200      	str	r2, [sp, #0]
 80065b8:	9302      	str	r3, [sp, #8]
 80065ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80065bc:	0022      	movs	r2, r4
 80065be:	9301      	str	r3, [sp, #4]
 80065c0:	0033      	movs	r3, r6
 80065c2:	f000 fea7 	bl	8007314 <_dtoa_r>
 80065c6:	0005      	movs	r5, r0
 80065c8:	2f47      	cmp	r7, #71	; 0x47
 80065ca:	d102      	bne.n	80065d2 <__cvt+0x5e>
 80065cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80065ce:	07db      	lsls	r3, r3, #31
 80065d0:	d528      	bpl.n	8006624 <__cvt+0xb0>
 80065d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80065d4:	18eb      	adds	r3, r5, r3
 80065d6:	9307      	str	r3, [sp, #28]
 80065d8:	2f46      	cmp	r7, #70	; 0x46
 80065da:	d114      	bne.n	8006606 <__cvt+0x92>
 80065dc:	782b      	ldrb	r3, [r5, #0]
 80065de:	2b30      	cmp	r3, #48	; 0x30
 80065e0:	d10c      	bne.n	80065fc <__cvt+0x88>
 80065e2:	2200      	movs	r2, #0
 80065e4:	2300      	movs	r3, #0
 80065e6:	0020      	movs	r0, r4
 80065e8:	0031      	movs	r1, r6
 80065ea:	f7f9 ff2f 	bl	800044c <__aeabi_dcmpeq>
 80065ee:	2800      	cmp	r0, #0
 80065f0:	d104      	bne.n	80065fc <__cvt+0x88>
 80065f2:	2301      	movs	r3, #1
 80065f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80065f6:	1a9b      	subs	r3, r3, r2
 80065f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80065fa:	6013      	str	r3, [r2, #0]
 80065fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80065fe:	9a07      	ldr	r2, [sp, #28]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	18d3      	adds	r3, r2, r3
 8006604:	9307      	str	r3, [sp, #28]
 8006606:	2200      	movs	r2, #0
 8006608:	2300      	movs	r3, #0
 800660a:	0020      	movs	r0, r4
 800660c:	0031      	movs	r1, r6
 800660e:	f7f9 ff1d 	bl	800044c <__aeabi_dcmpeq>
 8006612:	2800      	cmp	r0, #0
 8006614:	d001      	beq.n	800661a <__cvt+0xa6>
 8006616:	9b07      	ldr	r3, [sp, #28]
 8006618:	9309      	str	r3, [sp, #36]	; 0x24
 800661a:	2230      	movs	r2, #48	; 0x30
 800661c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800661e:	9907      	ldr	r1, [sp, #28]
 8006620:	428b      	cmp	r3, r1
 8006622:	d306      	bcc.n	8006632 <__cvt+0xbe>
 8006624:	0028      	movs	r0, r5
 8006626:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006628:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800662a:	1b5b      	subs	r3, r3, r5
 800662c:	6013      	str	r3, [r2, #0]
 800662e:	b00b      	add	sp, #44	; 0x2c
 8006630:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006632:	1c59      	adds	r1, r3, #1
 8006634:	9109      	str	r1, [sp, #36]	; 0x24
 8006636:	701a      	strb	r2, [r3, #0]
 8006638:	e7f0      	b.n	800661c <__cvt+0xa8>

0800663a <__exponent>:
 800663a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800663c:	1c83      	adds	r3, r0, #2
 800663e:	b087      	sub	sp, #28
 8006640:	9303      	str	r3, [sp, #12]
 8006642:	0005      	movs	r5, r0
 8006644:	000c      	movs	r4, r1
 8006646:	232b      	movs	r3, #43	; 0x2b
 8006648:	7002      	strb	r2, [r0, #0]
 800664a:	2900      	cmp	r1, #0
 800664c:	da01      	bge.n	8006652 <__exponent+0x18>
 800664e:	424c      	negs	r4, r1
 8006650:	3302      	adds	r3, #2
 8006652:	706b      	strb	r3, [r5, #1]
 8006654:	2c09      	cmp	r4, #9
 8006656:	dd2f      	ble.n	80066b8 <__exponent+0x7e>
 8006658:	270a      	movs	r7, #10
 800665a:	ab04      	add	r3, sp, #16
 800665c:	1dde      	adds	r6, r3, #7
 800665e:	0020      	movs	r0, r4
 8006660:	0039      	movs	r1, r7
 8006662:	9601      	str	r6, [sp, #4]
 8006664:	f7f9 fedc 	bl	8000420 <__aeabi_idivmod>
 8006668:	3e01      	subs	r6, #1
 800666a:	3130      	adds	r1, #48	; 0x30
 800666c:	0020      	movs	r0, r4
 800666e:	7031      	strb	r1, [r6, #0]
 8006670:	0039      	movs	r1, r7
 8006672:	9402      	str	r4, [sp, #8]
 8006674:	f7f9 fdee 	bl	8000254 <__divsi3>
 8006678:	9b02      	ldr	r3, [sp, #8]
 800667a:	0004      	movs	r4, r0
 800667c:	2b63      	cmp	r3, #99	; 0x63
 800667e:	dcee      	bgt.n	800665e <__exponent+0x24>
 8006680:	9b01      	ldr	r3, [sp, #4]
 8006682:	3430      	adds	r4, #48	; 0x30
 8006684:	1e9a      	subs	r2, r3, #2
 8006686:	0013      	movs	r3, r2
 8006688:	9903      	ldr	r1, [sp, #12]
 800668a:	7014      	strb	r4, [r2, #0]
 800668c:	a804      	add	r0, sp, #16
 800668e:	3007      	adds	r0, #7
 8006690:	4298      	cmp	r0, r3
 8006692:	d80c      	bhi.n	80066ae <__exponent+0x74>
 8006694:	2300      	movs	r3, #0
 8006696:	4282      	cmp	r2, r0
 8006698:	d804      	bhi.n	80066a4 <__exponent+0x6a>
 800669a:	aa04      	add	r2, sp, #16
 800669c:	3309      	adds	r3, #9
 800669e:	189b      	adds	r3, r3, r2
 80066a0:	9a01      	ldr	r2, [sp, #4]
 80066a2:	1a9b      	subs	r3, r3, r2
 80066a4:	9a03      	ldr	r2, [sp, #12]
 80066a6:	18d3      	adds	r3, r2, r3
 80066a8:	1b58      	subs	r0, r3, r5
 80066aa:	b007      	add	sp, #28
 80066ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066ae:	7818      	ldrb	r0, [r3, #0]
 80066b0:	3301      	adds	r3, #1
 80066b2:	7008      	strb	r0, [r1, #0]
 80066b4:	3101      	adds	r1, #1
 80066b6:	e7e9      	b.n	800668c <__exponent+0x52>
 80066b8:	2330      	movs	r3, #48	; 0x30
 80066ba:	3430      	adds	r4, #48	; 0x30
 80066bc:	70ab      	strb	r3, [r5, #2]
 80066be:	70ec      	strb	r4, [r5, #3]
 80066c0:	1d2b      	adds	r3, r5, #4
 80066c2:	e7f1      	b.n	80066a8 <__exponent+0x6e>

080066c4 <_printf_float>:
 80066c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066c6:	b095      	sub	sp, #84	; 0x54
 80066c8:	000c      	movs	r4, r1
 80066ca:	9208      	str	r2, [sp, #32]
 80066cc:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80066ce:	9309      	str	r3, [sp, #36]	; 0x24
 80066d0:	0007      	movs	r7, r0
 80066d2:	f000 fd05 	bl	80070e0 <_localeconv_r>
 80066d6:	6803      	ldr	r3, [r0, #0]
 80066d8:	0018      	movs	r0, r3
 80066da:	930c      	str	r3, [sp, #48]	; 0x30
 80066dc:	f7f9 fd14 	bl	8000108 <strlen>
 80066e0:	2300      	movs	r3, #0
 80066e2:	9312      	str	r3, [sp, #72]	; 0x48
 80066e4:	7e23      	ldrb	r3, [r4, #24]
 80066e6:	2207      	movs	r2, #7
 80066e8:	930a      	str	r3, [sp, #40]	; 0x28
 80066ea:	6823      	ldr	r3, [r4, #0]
 80066ec:	900d      	str	r0, [sp, #52]	; 0x34
 80066ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80066f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80066f2:	682b      	ldr	r3, [r5, #0]
 80066f4:	05c9      	lsls	r1, r1, #23
 80066f6:	d547      	bpl.n	8006788 <_printf_float+0xc4>
 80066f8:	189b      	adds	r3, r3, r2
 80066fa:	4393      	bics	r3, r2
 80066fc:	001a      	movs	r2, r3
 80066fe:	3208      	adds	r2, #8
 8006700:	602a      	str	r2, [r5, #0]
 8006702:	681e      	ldr	r6, [r3, #0]
 8006704:	685d      	ldr	r5, [r3, #4]
 8006706:	0032      	movs	r2, r6
 8006708:	002b      	movs	r3, r5
 800670a:	64a2      	str	r2, [r4, #72]	; 0x48
 800670c:	64e3      	str	r3, [r4, #76]	; 0x4c
 800670e:	2201      	movs	r2, #1
 8006710:	006b      	lsls	r3, r5, #1
 8006712:	085b      	lsrs	r3, r3, #1
 8006714:	930e      	str	r3, [sp, #56]	; 0x38
 8006716:	0030      	movs	r0, r6
 8006718:	4bab      	ldr	r3, [pc, #684]	; (80069c8 <_printf_float+0x304>)
 800671a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800671c:	4252      	negs	r2, r2
 800671e:	f7fb feaf 	bl	8002480 <__aeabi_dcmpun>
 8006722:	2800      	cmp	r0, #0
 8006724:	d132      	bne.n	800678c <_printf_float+0xc8>
 8006726:	2201      	movs	r2, #1
 8006728:	0030      	movs	r0, r6
 800672a:	4ba7      	ldr	r3, [pc, #668]	; (80069c8 <_printf_float+0x304>)
 800672c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800672e:	4252      	negs	r2, r2
 8006730:	f7f9 fe9c 	bl	800046c <__aeabi_dcmple>
 8006734:	2800      	cmp	r0, #0
 8006736:	d129      	bne.n	800678c <_printf_float+0xc8>
 8006738:	2200      	movs	r2, #0
 800673a:	2300      	movs	r3, #0
 800673c:	0030      	movs	r0, r6
 800673e:	0029      	movs	r1, r5
 8006740:	f7f9 fe8a 	bl	8000458 <__aeabi_dcmplt>
 8006744:	2800      	cmp	r0, #0
 8006746:	d003      	beq.n	8006750 <_printf_float+0x8c>
 8006748:	0023      	movs	r3, r4
 800674a:	222d      	movs	r2, #45	; 0x2d
 800674c:	3343      	adds	r3, #67	; 0x43
 800674e:	701a      	strb	r2, [r3, #0]
 8006750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006752:	4d9e      	ldr	r5, [pc, #632]	; (80069cc <_printf_float+0x308>)
 8006754:	2b47      	cmp	r3, #71	; 0x47
 8006756:	d900      	bls.n	800675a <_printf_float+0x96>
 8006758:	4d9d      	ldr	r5, [pc, #628]	; (80069d0 <_printf_float+0x30c>)
 800675a:	2303      	movs	r3, #3
 800675c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800675e:	6123      	str	r3, [r4, #16]
 8006760:	3301      	adds	r3, #1
 8006762:	439a      	bics	r2, r3
 8006764:	2300      	movs	r3, #0
 8006766:	6022      	str	r2, [r4, #0]
 8006768:	930b      	str	r3, [sp, #44]	; 0x2c
 800676a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800676c:	0021      	movs	r1, r4
 800676e:	9300      	str	r3, [sp, #0]
 8006770:	0038      	movs	r0, r7
 8006772:	9b08      	ldr	r3, [sp, #32]
 8006774:	aa13      	add	r2, sp, #76	; 0x4c
 8006776:	f000 f9fb 	bl	8006b70 <_printf_common>
 800677a:	3001      	adds	r0, #1
 800677c:	d000      	beq.n	8006780 <_printf_float+0xbc>
 800677e:	e0a3      	b.n	80068c8 <_printf_float+0x204>
 8006780:	2001      	movs	r0, #1
 8006782:	4240      	negs	r0, r0
 8006784:	b015      	add	sp, #84	; 0x54
 8006786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006788:	3307      	adds	r3, #7
 800678a:	e7b6      	b.n	80066fa <_printf_float+0x36>
 800678c:	0032      	movs	r2, r6
 800678e:	002b      	movs	r3, r5
 8006790:	0030      	movs	r0, r6
 8006792:	0029      	movs	r1, r5
 8006794:	f7fb fe74 	bl	8002480 <__aeabi_dcmpun>
 8006798:	2800      	cmp	r0, #0
 800679a:	d00b      	beq.n	80067b4 <_printf_float+0xf0>
 800679c:	2d00      	cmp	r5, #0
 800679e:	da03      	bge.n	80067a8 <_printf_float+0xe4>
 80067a0:	0023      	movs	r3, r4
 80067a2:	222d      	movs	r2, #45	; 0x2d
 80067a4:	3343      	adds	r3, #67	; 0x43
 80067a6:	701a      	strb	r2, [r3, #0]
 80067a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067aa:	4d8a      	ldr	r5, [pc, #552]	; (80069d4 <_printf_float+0x310>)
 80067ac:	2b47      	cmp	r3, #71	; 0x47
 80067ae:	d9d4      	bls.n	800675a <_printf_float+0x96>
 80067b0:	4d89      	ldr	r5, [pc, #548]	; (80069d8 <_printf_float+0x314>)
 80067b2:	e7d2      	b.n	800675a <_printf_float+0x96>
 80067b4:	2220      	movs	r2, #32
 80067b6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80067b8:	6863      	ldr	r3, [r4, #4]
 80067ba:	4391      	bics	r1, r2
 80067bc:	910e      	str	r1, [sp, #56]	; 0x38
 80067be:	1c5a      	adds	r2, r3, #1
 80067c0:	d14a      	bne.n	8006858 <_printf_float+0x194>
 80067c2:	3307      	adds	r3, #7
 80067c4:	6063      	str	r3, [r4, #4]
 80067c6:	2380      	movs	r3, #128	; 0x80
 80067c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80067ca:	00db      	lsls	r3, r3, #3
 80067cc:	4313      	orrs	r3, r2
 80067ce:	2200      	movs	r2, #0
 80067d0:	9206      	str	r2, [sp, #24]
 80067d2:	aa12      	add	r2, sp, #72	; 0x48
 80067d4:	9205      	str	r2, [sp, #20]
 80067d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067d8:	6023      	str	r3, [r4, #0]
 80067da:	9204      	str	r2, [sp, #16]
 80067dc:	aa11      	add	r2, sp, #68	; 0x44
 80067de:	9203      	str	r2, [sp, #12]
 80067e0:	2223      	movs	r2, #35	; 0x23
 80067e2:	a908      	add	r1, sp, #32
 80067e4:	9301      	str	r3, [sp, #4]
 80067e6:	6863      	ldr	r3, [r4, #4]
 80067e8:	1852      	adds	r2, r2, r1
 80067ea:	9202      	str	r2, [sp, #8]
 80067ec:	9300      	str	r3, [sp, #0]
 80067ee:	0032      	movs	r2, r6
 80067f0:	002b      	movs	r3, r5
 80067f2:	0038      	movs	r0, r7
 80067f4:	f7ff febe 	bl	8006574 <__cvt>
 80067f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067fa:	0005      	movs	r5, r0
 80067fc:	2b47      	cmp	r3, #71	; 0x47
 80067fe:	d109      	bne.n	8006814 <_printf_float+0x150>
 8006800:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006802:	1cda      	adds	r2, r3, #3
 8006804:	db02      	blt.n	800680c <_printf_float+0x148>
 8006806:	6862      	ldr	r2, [r4, #4]
 8006808:	4293      	cmp	r3, r2
 800680a:	dd49      	ble.n	80068a0 <_printf_float+0x1dc>
 800680c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800680e:	3b02      	subs	r3, #2
 8006810:	b2db      	uxtb	r3, r3
 8006812:	930a      	str	r3, [sp, #40]	; 0x28
 8006814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006816:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006818:	2b65      	cmp	r3, #101	; 0x65
 800681a:	d824      	bhi.n	8006866 <_printf_float+0x1a2>
 800681c:	0020      	movs	r0, r4
 800681e:	001a      	movs	r2, r3
 8006820:	3901      	subs	r1, #1
 8006822:	3050      	adds	r0, #80	; 0x50
 8006824:	9111      	str	r1, [sp, #68]	; 0x44
 8006826:	f7ff ff08 	bl	800663a <__exponent>
 800682a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800682c:	900b      	str	r0, [sp, #44]	; 0x2c
 800682e:	1813      	adds	r3, r2, r0
 8006830:	6123      	str	r3, [r4, #16]
 8006832:	2a01      	cmp	r2, #1
 8006834:	dc02      	bgt.n	800683c <_printf_float+0x178>
 8006836:	6822      	ldr	r2, [r4, #0]
 8006838:	07d2      	lsls	r2, r2, #31
 800683a:	d501      	bpl.n	8006840 <_printf_float+0x17c>
 800683c:	3301      	adds	r3, #1
 800683e:	6123      	str	r3, [r4, #16]
 8006840:	2323      	movs	r3, #35	; 0x23
 8006842:	aa08      	add	r2, sp, #32
 8006844:	189b      	adds	r3, r3, r2
 8006846:	781b      	ldrb	r3, [r3, #0]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d100      	bne.n	800684e <_printf_float+0x18a>
 800684c:	e78d      	b.n	800676a <_printf_float+0xa6>
 800684e:	0023      	movs	r3, r4
 8006850:	222d      	movs	r2, #45	; 0x2d
 8006852:	3343      	adds	r3, #67	; 0x43
 8006854:	701a      	strb	r2, [r3, #0]
 8006856:	e788      	b.n	800676a <_printf_float+0xa6>
 8006858:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800685a:	2a47      	cmp	r2, #71	; 0x47
 800685c:	d1b3      	bne.n	80067c6 <_printf_float+0x102>
 800685e:	2b00      	cmp	r3, #0
 8006860:	d1b1      	bne.n	80067c6 <_printf_float+0x102>
 8006862:	3301      	adds	r3, #1
 8006864:	e7ae      	b.n	80067c4 <_printf_float+0x100>
 8006866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006868:	2b66      	cmp	r3, #102	; 0x66
 800686a:	d11b      	bne.n	80068a4 <_printf_float+0x1e0>
 800686c:	6863      	ldr	r3, [r4, #4]
 800686e:	2900      	cmp	r1, #0
 8006870:	dd09      	ble.n	8006886 <_printf_float+0x1c2>
 8006872:	6121      	str	r1, [r4, #16]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d102      	bne.n	800687e <_printf_float+0x1ba>
 8006878:	6822      	ldr	r2, [r4, #0]
 800687a:	07d2      	lsls	r2, r2, #31
 800687c:	d50b      	bpl.n	8006896 <_printf_float+0x1d2>
 800687e:	3301      	adds	r3, #1
 8006880:	185b      	adds	r3, r3, r1
 8006882:	6123      	str	r3, [r4, #16]
 8006884:	e007      	b.n	8006896 <_printf_float+0x1d2>
 8006886:	2b00      	cmp	r3, #0
 8006888:	d103      	bne.n	8006892 <_printf_float+0x1ce>
 800688a:	2201      	movs	r2, #1
 800688c:	6821      	ldr	r1, [r4, #0]
 800688e:	4211      	tst	r1, r2
 8006890:	d000      	beq.n	8006894 <_printf_float+0x1d0>
 8006892:	1c9a      	adds	r2, r3, #2
 8006894:	6122      	str	r2, [r4, #16]
 8006896:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006898:	65a3      	str	r3, [r4, #88]	; 0x58
 800689a:	2300      	movs	r3, #0
 800689c:	930b      	str	r3, [sp, #44]	; 0x2c
 800689e:	e7cf      	b.n	8006840 <_printf_float+0x17c>
 80068a0:	2367      	movs	r3, #103	; 0x67
 80068a2:	930a      	str	r3, [sp, #40]	; 0x28
 80068a4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80068a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80068a8:	4299      	cmp	r1, r3
 80068aa:	db06      	blt.n	80068ba <_printf_float+0x1f6>
 80068ac:	6823      	ldr	r3, [r4, #0]
 80068ae:	6121      	str	r1, [r4, #16]
 80068b0:	07db      	lsls	r3, r3, #31
 80068b2:	d5f0      	bpl.n	8006896 <_printf_float+0x1d2>
 80068b4:	3101      	adds	r1, #1
 80068b6:	6121      	str	r1, [r4, #16]
 80068b8:	e7ed      	b.n	8006896 <_printf_float+0x1d2>
 80068ba:	2201      	movs	r2, #1
 80068bc:	2900      	cmp	r1, #0
 80068be:	dc01      	bgt.n	80068c4 <_printf_float+0x200>
 80068c0:	1892      	adds	r2, r2, r2
 80068c2:	1a52      	subs	r2, r2, r1
 80068c4:	189b      	adds	r3, r3, r2
 80068c6:	e7dc      	b.n	8006882 <_printf_float+0x1be>
 80068c8:	6822      	ldr	r2, [r4, #0]
 80068ca:	0553      	lsls	r3, r2, #21
 80068cc:	d408      	bmi.n	80068e0 <_printf_float+0x21c>
 80068ce:	6923      	ldr	r3, [r4, #16]
 80068d0:	002a      	movs	r2, r5
 80068d2:	0038      	movs	r0, r7
 80068d4:	9908      	ldr	r1, [sp, #32]
 80068d6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80068d8:	47a8      	blx	r5
 80068da:	3001      	adds	r0, #1
 80068dc:	d12a      	bne.n	8006934 <_printf_float+0x270>
 80068de:	e74f      	b.n	8006780 <_printf_float+0xbc>
 80068e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068e2:	2b65      	cmp	r3, #101	; 0x65
 80068e4:	d800      	bhi.n	80068e8 <_printf_float+0x224>
 80068e6:	e0ec      	b.n	8006ac2 <_printf_float+0x3fe>
 80068e8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80068ea:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80068ec:	2200      	movs	r2, #0
 80068ee:	2300      	movs	r3, #0
 80068f0:	f7f9 fdac 	bl	800044c <__aeabi_dcmpeq>
 80068f4:	2800      	cmp	r0, #0
 80068f6:	d034      	beq.n	8006962 <_printf_float+0x29e>
 80068f8:	2301      	movs	r3, #1
 80068fa:	0038      	movs	r0, r7
 80068fc:	4a37      	ldr	r2, [pc, #220]	; (80069dc <_printf_float+0x318>)
 80068fe:	9908      	ldr	r1, [sp, #32]
 8006900:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006902:	47a8      	blx	r5
 8006904:	3001      	adds	r0, #1
 8006906:	d100      	bne.n	800690a <_printf_float+0x246>
 8006908:	e73a      	b.n	8006780 <_printf_float+0xbc>
 800690a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800690c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800690e:	429a      	cmp	r2, r3
 8006910:	db02      	blt.n	8006918 <_printf_float+0x254>
 8006912:	6823      	ldr	r3, [r4, #0]
 8006914:	07db      	lsls	r3, r3, #31
 8006916:	d50d      	bpl.n	8006934 <_printf_float+0x270>
 8006918:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800691a:	0038      	movs	r0, r7
 800691c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800691e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006920:	9908      	ldr	r1, [sp, #32]
 8006922:	47a8      	blx	r5
 8006924:	2500      	movs	r5, #0
 8006926:	3001      	adds	r0, #1
 8006928:	d100      	bne.n	800692c <_printf_float+0x268>
 800692a:	e729      	b.n	8006780 <_printf_float+0xbc>
 800692c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800692e:	3b01      	subs	r3, #1
 8006930:	42ab      	cmp	r3, r5
 8006932:	dc0a      	bgt.n	800694a <_printf_float+0x286>
 8006934:	6823      	ldr	r3, [r4, #0]
 8006936:	079b      	lsls	r3, r3, #30
 8006938:	d500      	bpl.n	800693c <_printf_float+0x278>
 800693a:	e116      	b.n	8006b6a <_printf_float+0x4a6>
 800693c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800693e:	68e0      	ldr	r0, [r4, #12]
 8006940:	4298      	cmp	r0, r3
 8006942:	db00      	blt.n	8006946 <_printf_float+0x282>
 8006944:	e71e      	b.n	8006784 <_printf_float+0xc0>
 8006946:	0018      	movs	r0, r3
 8006948:	e71c      	b.n	8006784 <_printf_float+0xc0>
 800694a:	0022      	movs	r2, r4
 800694c:	2301      	movs	r3, #1
 800694e:	0038      	movs	r0, r7
 8006950:	9908      	ldr	r1, [sp, #32]
 8006952:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006954:	321a      	adds	r2, #26
 8006956:	47b0      	blx	r6
 8006958:	3001      	adds	r0, #1
 800695a:	d100      	bne.n	800695e <_printf_float+0x29a>
 800695c:	e710      	b.n	8006780 <_printf_float+0xbc>
 800695e:	3501      	adds	r5, #1
 8006960:	e7e4      	b.n	800692c <_printf_float+0x268>
 8006962:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006964:	2b00      	cmp	r3, #0
 8006966:	dc3b      	bgt.n	80069e0 <_printf_float+0x31c>
 8006968:	2301      	movs	r3, #1
 800696a:	0038      	movs	r0, r7
 800696c:	4a1b      	ldr	r2, [pc, #108]	; (80069dc <_printf_float+0x318>)
 800696e:	9908      	ldr	r1, [sp, #32]
 8006970:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006972:	47b0      	blx	r6
 8006974:	3001      	adds	r0, #1
 8006976:	d100      	bne.n	800697a <_printf_float+0x2b6>
 8006978:	e702      	b.n	8006780 <_printf_float+0xbc>
 800697a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800697c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800697e:	4313      	orrs	r3, r2
 8006980:	d102      	bne.n	8006988 <_printf_float+0x2c4>
 8006982:	6823      	ldr	r3, [r4, #0]
 8006984:	07db      	lsls	r3, r3, #31
 8006986:	d5d5      	bpl.n	8006934 <_printf_float+0x270>
 8006988:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800698a:	0038      	movs	r0, r7
 800698c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800698e:	9908      	ldr	r1, [sp, #32]
 8006990:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006992:	47b0      	blx	r6
 8006994:	2300      	movs	r3, #0
 8006996:	3001      	adds	r0, #1
 8006998:	d100      	bne.n	800699c <_printf_float+0x2d8>
 800699a:	e6f1      	b.n	8006780 <_printf_float+0xbc>
 800699c:	930a      	str	r3, [sp, #40]	; 0x28
 800699e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069a2:	425b      	negs	r3, r3
 80069a4:	4293      	cmp	r3, r2
 80069a6:	dc01      	bgt.n	80069ac <_printf_float+0x2e8>
 80069a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80069aa:	e791      	b.n	80068d0 <_printf_float+0x20c>
 80069ac:	0022      	movs	r2, r4
 80069ae:	2301      	movs	r3, #1
 80069b0:	0038      	movs	r0, r7
 80069b2:	9908      	ldr	r1, [sp, #32]
 80069b4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80069b6:	321a      	adds	r2, #26
 80069b8:	47b0      	blx	r6
 80069ba:	3001      	adds	r0, #1
 80069bc:	d100      	bne.n	80069c0 <_printf_float+0x2fc>
 80069be:	e6df      	b.n	8006780 <_printf_float+0xbc>
 80069c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069c2:	3301      	adds	r3, #1
 80069c4:	e7ea      	b.n	800699c <_printf_float+0x2d8>
 80069c6:	46c0      	nop			; (mov r8, r8)
 80069c8:	7fefffff 	.word	0x7fefffff
 80069cc:	080095a0 	.word	0x080095a0
 80069d0:	080095a4 	.word	0x080095a4
 80069d4:	080095a8 	.word	0x080095a8
 80069d8:	080095ac 	.word	0x080095ac
 80069dc:	080095b0 	.word	0x080095b0
 80069e0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80069e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80069e4:	920a      	str	r2, [sp, #40]	; 0x28
 80069e6:	429a      	cmp	r2, r3
 80069e8:	dd00      	ble.n	80069ec <_printf_float+0x328>
 80069ea:	930a      	str	r3, [sp, #40]	; 0x28
 80069ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	dc3d      	bgt.n	8006a6e <_printf_float+0x3aa>
 80069f2:	2300      	movs	r3, #0
 80069f4:	930e      	str	r3, [sp, #56]	; 0x38
 80069f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069f8:	43db      	mvns	r3, r3
 80069fa:	17db      	asrs	r3, r3, #31
 80069fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80069fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a02:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a06:	4013      	ands	r3, r2
 8006a08:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a0a:	1ad3      	subs	r3, r2, r3
 8006a0c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	dc36      	bgt.n	8006a80 <_printf_float+0x3bc>
 8006a12:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006a14:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a16:	429a      	cmp	r2, r3
 8006a18:	db40      	blt.n	8006a9c <_printf_float+0x3d8>
 8006a1a:	6823      	ldr	r3, [r4, #0]
 8006a1c:	07db      	lsls	r3, r3, #31
 8006a1e:	d43d      	bmi.n	8006a9c <_printf_float+0x3d8>
 8006a20:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8006a22:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006a24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a26:	1af3      	subs	r3, r6, r3
 8006a28:	1ab6      	subs	r6, r6, r2
 8006a2a:	429e      	cmp	r6, r3
 8006a2c:	dd00      	ble.n	8006a30 <_printf_float+0x36c>
 8006a2e:	001e      	movs	r6, r3
 8006a30:	2e00      	cmp	r6, #0
 8006a32:	dc3c      	bgt.n	8006aae <_printf_float+0x3ea>
 8006a34:	2300      	movs	r3, #0
 8006a36:	930a      	str	r3, [sp, #40]	; 0x28
 8006a38:	43f3      	mvns	r3, r6
 8006a3a:	17db      	asrs	r3, r3, #31
 8006a3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a3e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006a40:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a42:	1a9b      	subs	r3, r3, r2
 8006a44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a46:	4032      	ands	r2, r6
 8006a48:	1a9b      	subs	r3, r3, r2
 8006a4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	dc00      	bgt.n	8006a52 <_printf_float+0x38e>
 8006a50:	e770      	b.n	8006934 <_printf_float+0x270>
 8006a52:	0022      	movs	r2, r4
 8006a54:	2301      	movs	r3, #1
 8006a56:	0038      	movs	r0, r7
 8006a58:	9908      	ldr	r1, [sp, #32]
 8006a5a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006a5c:	321a      	adds	r2, #26
 8006a5e:	47a8      	blx	r5
 8006a60:	3001      	adds	r0, #1
 8006a62:	d100      	bne.n	8006a66 <_printf_float+0x3a2>
 8006a64:	e68c      	b.n	8006780 <_printf_float+0xbc>
 8006a66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a68:	3301      	adds	r3, #1
 8006a6a:	930a      	str	r3, [sp, #40]	; 0x28
 8006a6c:	e7e7      	b.n	8006a3e <_printf_float+0x37a>
 8006a6e:	002a      	movs	r2, r5
 8006a70:	0038      	movs	r0, r7
 8006a72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a74:	9908      	ldr	r1, [sp, #32]
 8006a76:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006a78:	47b0      	blx	r6
 8006a7a:	3001      	adds	r0, #1
 8006a7c:	d1b9      	bne.n	80069f2 <_printf_float+0x32e>
 8006a7e:	e67f      	b.n	8006780 <_printf_float+0xbc>
 8006a80:	0022      	movs	r2, r4
 8006a82:	2301      	movs	r3, #1
 8006a84:	0038      	movs	r0, r7
 8006a86:	9908      	ldr	r1, [sp, #32]
 8006a88:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006a8a:	321a      	adds	r2, #26
 8006a8c:	47b0      	blx	r6
 8006a8e:	3001      	adds	r0, #1
 8006a90:	d100      	bne.n	8006a94 <_printf_float+0x3d0>
 8006a92:	e675      	b.n	8006780 <_printf_float+0xbc>
 8006a94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a96:	3301      	adds	r3, #1
 8006a98:	930e      	str	r3, [sp, #56]	; 0x38
 8006a9a:	e7b0      	b.n	80069fe <_printf_float+0x33a>
 8006a9c:	0038      	movs	r0, r7
 8006a9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006aa0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006aa2:	9908      	ldr	r1, [sp, #32]
 8006aa4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006aa6:	47b0      	blx	r6
 8006aa8:	3001      	adds	r0, #1
 8006aaa:	d1b9      	bne.n	8006a20 <_printf_float+0x35c>
 8006aac:	e668      	b.n	8006780 <_printf_float+0xbc>
 8006aae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ab0:	0038      	movs	r0, r7
 8006ab2:	18ea      	adds	r2, r5, r3
 8006ab4:	9908      	ldr	r1, [sp, #32]
 8006ab6:	0033      	movs	r3, r6
 8006ab8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006aba:	47a8      	blx	r5
 8006abc:	3001      	adds	r0, #1
 8006abe:	d1b9      	bne.n	8006a34 <_printf_float+0x370>
 8006ac0:	e65e      	b.n	8006780 <_printf_float+0xbc>
 8006ac2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	dc02      	bgt.n	8006ace <_printf_float+0x40a>
 8006ac8:	2301      	movs	r3, #1
 8006aca:	421a      	tst	r2, r3
 8006acc:	d03a      	beq.n	8006b44 <_printf_float+0x480>
 8006ace:	2301      	movs	r3, #1
 8006ad0:	002a      	movs	r2, r5
 8006ad2:	0038      	movs	r0, r7
 8006ad4:	9908      	ldr	r1, [sp, #32]
 8006ad6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006ad8:	47b0      	blx	r6
 8006ada:	3001      	adds	r0, #1
 8006adc:	d100      	bne.n	8006ae0 <_printf_float+0x41c>
 8006ade:	e64f      	b.n	8006780 <_printf_float+0xbc>
 8006ae0:	0038      	movs	r0, r7
 8006ae2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ae4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006ae6:	9908      	ldr	r1, [sp, #32]
 8006ae8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006aea:	47b0      	blx	r6
 8006aec:	3001      	adds	r0, #1
 8006aee:	d100      	bne.n	8006af2 <_printf_float+0x42e>
 8006af0:	e646      	b.n	8006780 <_printf_float+0xbc>
 8006af2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006af4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006af6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006af8:	2200      	movs	r2, #0
 8006afa:	001e      	movs	r6, r3
 8006afc:	2300      	movs	r3, #0
 8006afe:	f7f9 fca5 	bl	800044c <__aeabi_dcmpeq>
 8006b02:	2800      	cmp	r0, #0
 8006b04:	d11c      	bne.n	8006b40 <_printf_float+0x47c>
 8006b06:	0033      	movs	r3, r6
 8006b08:	1c6a      	adds	r2, r5, #1
 8006b0a:	3b01      	subs	r3, #1
 8006b0c:	0038      	movs	r0, r7
 8006b0e:	9908      	ldr	r1, [sp, #32]
 8006b10:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006b12:	47a8      	blx	r5
 8006b14:	3001      	adds	r0, #1
 8006b16:	d10f      	bne.n	8006b38 <_printf_float+0x474>
 8006b18:	e632      	b.n	8006780 <_printf_float+0xbc>
 8006b1a:	0022      	movs	r2, r4
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	0038      	movs	r0, r7
 8006b20:	9908      	ldr	r1, [sp, #32]
 8006b22:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006b24:	321a      	adds	r2, #26
 8006b26:	47b0      	blx	r6
 8006b28:	3001      	adds	r0, #1
 8006b2a:	d100      	bne.n	8006b2e <_printf_float+0x46a>
 8006b2c:	e628      	b.n	8006780 <_printf_float+0xbc>
 8006b2e:	3501      	adds	r5, #1
 8006b30:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b32:	3b01      	subs	r3, #1
 8006b34:	42ab      	cmp	r3, r5
 8006b36:	dcf0      	bgt.n	8006b1a <_printf_float+0x456>
 8006b38:	0022      	movs	r2, r4
 8006b3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b3c:	3250      	adds	r2, #80	; 0x50
 8006b3e:	e6c8      	b.n	80068d2 <_printf_float+0x20e>
 8006b40:	2500      	movs	r5, #0
 8006b42:	e7f5      	b.n	8006b30 <_printf_float+0x46c>
 8006b44:	002a      	movs	r2, r5
 8006b46:	e7e1      	b.n	8006b0c <_printf_float+0x448>
 8006b48:	0022      	movs	r2, r4
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	0038      	movs	r0, r7
 8006b4e:	9908      	ldr	r1, [sp, #32]
 8006b50:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006b52:	3219      	adds	r2, #25
 8006b54:	47b0      	blx	r6
 8006b56:	3001      	adds	r0, #1
 8006b58:	d100      	bne.n	8006b5c <_printf_float+0x498>
 8006b5a:	e611      	b.n	8006780 <_printf_float+0xbc>
 8006b5c:	3501      	adds	r5, #1
 8006b5e:	68e3      	ldr	r3, [r4, #12]
 8006b60:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006b62:	1a9b      	subs	r3, r3, r2
 8006b64:	42ab      	cmp	r3, r5
 8006b66:	dcef      	bgt.n	8006b48 <_printf_float+0x484>
 8006b68:	e6e8      	b.n	800693c <_printf_float+0x278>
 8006b6a:	2500      	movs	r5, #0
 8006b6c:	e7f7      	b.n	8006b5e <_printf_float+0x49a>
 8006b6e:	46c0      	nop			; (mov r8, r8)

08006b70 <_printf_common>:
 8006b70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b72:	0016      	movs	r6, r2
 8006b74:	9301      	str	r3, [sp, #4]
 8006b76:	688a      	ldr	r2, [r1, #8]
 8006b78:	690b      	ldr	r3, [r1, #16]
 8006b7a:	000c      	movs	r4, r1
 8006b7c:	9000      	str	r0, [sp, #0]
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	da00      	bge.n	8006b84 <_printf_common+0x14>
 8006b82:	0013      	movs	r3, r2
 8006b84:	0022      	movs	r2, r4
 8006b86:	6033      	str	r3, [r6, #0]
 8006b88:	3243      	adds	r2, #67	; 0x43
 8006b8a:	7812      	ldrb	r2, [r2, #0]
 8006b8c:	2a00      	cmp	r2, #0
 8006b8e:	d001      	beq.n	8006b94 <_printf_common+0x24>
 8006b90:	3301      	adds	r3, #1
 8006b92:	6033      	str	r3, [r6, #0]
 8006b94:	6823      	ldr	r3, [r4, #0]
 8006b96:	069b      	lsls	r3, r3, #26
 8006b98:	d502      	bpl.n	8006ba0 <_printf_common+0x30>
 8006b9a:	6833      	ldr	r3, [r6, #0]
 8006b9c:	3302      	adds	r3, #2
 8006b9e:	6033      	str	r3, [r6, #0]
 8006ba0:	6822      	ldr	r2, [r4, #0]
 8006ba2:	2306      	movs	r3, #6
 8006ba4:	0015      	movs	r5, r2
 8006ba6:	401d      	ands	r5, r3
 8006ba8:	421a      	tst	r2, r3
 8006baa:	d027      	beq.n	8006bfc <_printf_common+0x8c>
 8006bac:	0023      	movs	r3, r4
 8006bae:	3343      	adds	r3, #67	; 0x43
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	1e5a      	subs	r2, r3, #1
 8006bb4:	4193      	sbcs	r3, r2
 8006bb6:	6822      	ldr	r2, [r4, #0]
 8006bb8:	0692      	lsls	r2, r2, #26
 8006bba:	d430      	bmi.n	8006c1e <_printf_common+0xae>
 8006bbc:	0022      	movs	r2, r4
 8006bbe:	9901      	ldr	r1, [sp, #4]
 8006bc0:	9800      	ldr	r0, [sp, #0]
 8006bc2:	9d08      	ldr	r5, [sp, #32]
 8006bc4:	3243      	adds	r2, #67	; 0x43
 8006bc6:	47a8      	blx	r5
 8006bc8:	3001      	adds	r0, #1
 8006bca:	d025      	beq.n	8006c18 <_printf_common+0xa8>
 8006bcc:	2206      	movs	r2, #6
 8006bce:	6823      	ldr	r3, [r4, #0]
 8006bd0:	2500      	movs	r5, #0
 8006bd2:	4013      	ands	r3, r2
 8006bd4:	2b04      	cmp	r3, #4
 8006bd6:	d105      	bne.n	8006be4 <_printf_common+0x74>
 8006bd8:	6833      	ldr	r3, [r6, #0]
 8006bda:	68e5      	ldr	r5, [r4, #12]
 8006bdc:	1aed      	subs	r5, r5, r3
 8006bde:	43eb      	mvns	r3, r5
 8006be0:	17db      	asrs	r3, r3, #31
 8006be2:	401d      	ands	r5, r3
 8006be4:	68a3      	ldr	r3, [r4, #8]
 8006be6:	6922      	ldr	r2, [r4, #16]
 8006be8:	4293      	cmp	r3, r2
 8006bea:	dd01      	ble.n	8006bf0 <_printf_common+0x80>
 8006bec:	1a9b      	subs	r3, r3, r2
 8006bee:	18ed      	adds	r5, r5, r3
 8006bf0:	2600      	movs	r6, #0
 8006bf2:	42b5      	cmp	r5, r6
 8006bf4:	d120      	bne.n	8006c38 <_printf_common+0xc8>
 8006bf6:	2000      	movs	r0, #0
 8006bf8:	e010      	b.n	8006c1c <_printf_common+0xac>
 8006bfa:	3501      	adds	r5, #1
 8006bfc:	68e3      	ldr	r3, [r4, #12]
 8006bfe:	6832      	ldr	r2, [r6, #0]
 8006c00:	1a9b      	subs	r3, r3, r2
 8006c02:	42ab      	cmp	r3, r5
 8006c04:	ddd2      	ble.n	8006bac <_printf_common+0x3c>
 8006c06:	0022      	movs	r2, r4
 8006c08:	2301      	movs	r3, #1
 8006c0a:	9901      	ldr	r1, [sp, #4]
 8006c0c:	9800      	ldr	r0, [sp, #0]
 8006c0e:	9f08      	ldr	r7, [sp, #32]
 8006c10:	3219      	adds	r2, #25
 8006c12:	47b8      	blx	r7
 8006c14:	3001      	adds	r0, #1
 8006c16:	d1f0      	bne.n	8006bfa <_printf_common+0x8a>
 8006c18:	2001      	movs	r0, #1
 8006c1a:	4240      	negs	r0, r0
 8006c1c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006c1e:	2030      	movs	r0, #48	; 0x30
 8006c20:	18e1      	adds	r1, r4, r3
 8006c22:	3143      	adds	r1, #67	; 0x43
 8006c24:	7008      	strb	r0, [r1, #0]
 8006c26:	0021      	movs	r1, r4
 8006c28:	1c5a      	adds	r2, r3, #1
 8006c2a:	3145      	adds	r1, #69	; 0x45
 8006c2c:	7809      	ldrb	r1, [r1, #0]
 8006c2e:	18a2      	adds	r2, r4, r2
 8006c30:	3243      	adds	r2, #67	; 0x43
 8006c32:	3302      	adds	r3, #2
 8006c34:	7011      	strb	r1, [r2, #0]
 8006c36:	e7c1      	b.n	8006bbc <_printf_common+0x4c>
 8006c38:	0022      	movs	r2, r4
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	9901      	ldr	r1, [sp, #4]
 8006c3e:	9800      	ldr	r0, [sp, #0]
 8006c40:	9f08      	ldr	r7, [sp, #32]
 8006c42:	321a      	adds	r2, #26
 8006c44:	47b8      	blx	r7
 8006c46:	3001      	adds	r0, #1
 8006c48:	d0e6      	beq.n	8006c18 <_printf_common+0xa8>
 8006c4a:	3601      	adds	r6, #1
 8006c4c:	e7d1      	b.n	8006bf2 <_printf_common+0x82>
	...

08006c50 <_printf_i>:
 8006c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c52:	b08b      	sub	sp, #44	; 0x2c
 8006c54:	9206      	str	r2, [sp, #24]
 8006c56:	000a      	movs	r2, r1
 8006c58:	3243      	adds	r2, #67	; 0x43
 8006c5a:	9307      	str	r3, [sp, #28]
 8006c5c:	9005      	str	r0, [sp, #20]
 8006c5e:	9204      	str	r2, [sp, #16]
 8006c60:	7e0a      	ldrb	r2, [r1, #24]
 8006c62:	000c      	movs	r4, r1
 8006c64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c66:	2a78      	cmp	r2, #120	; 0x78
 8006c68:	d809      	bhi.n	8006c7e <_printf_i+0x2e>
 8006c6a:	2a62      	cmp	r2, #98	; 0x62
 8006c6c:	d80b      	bhi.n	8006c86 <_printf_i+0x36>
 8006c6e:	2a00      	cmp	r2, #0
 8006c70:	d100      	bne.n	8006c74 <_printf_i+0x24>
 8006c72:	e0be      	b.n	8006df2 <_printf_i+0x1a2>
 8006c74:	497c      	ldr	r1, [pc, #496]	; (8006e68 <_printf_i+0x218>)
 8006c76:	9103      	str	r1, [sp, #12]
 8006c78:	2a58      	cmp	r2, #88	; 0x58
 8006c7a:	d100      	bne.n	8006c7e <_printf_i+0x2e>
 8006c7c:	e093      	b.n	8006da6 <_printf_i+0x156>
 8006c7e:	0026      	movs	r6, r4
 8006c80:	3642      	adds	r6, #66	; 0x42
 8006c82:	7032      	strb	r2, [r6, #0]
 8006c84:	e022      	b.n	8006ccc <_printf_i+0x7c>
 8006c86:	0010      	movs	r0, r2
 8006c88:	3863      	subs	r0, #99	; 0x63
 8006c8a:	2815      	cmp	r0, #21
 8006c8c:	d8f7      	bhi.n	8006c7e <_printf_i+0x2e>
 8006c8e:	f7f9 fa4d 	bl	800012c <__gnu_thumb1_case_shi>
 8006c92:	0016      	.short	0x0016
 8006c94:	fff6001f 	.word	0xfff6001f
 8006c98:	fff6fff6 	.word	0xfff6fff6
 8006c9c:	001ffff6 	.word	0x001ffff6
 8006ca0:	fff6fff6 	.word	0xfff6fff6
 8006ca4:	fff6fff6 	.word	0xfff6fff6
 8006ca8:	003600a3 	.word	0x003600a3
 8006cac:	fff60083 	.word	0xfff60083
 8006cb0:	00b4fff6 	.word	0x00b4fff6
 8006cb4:	0036fff6 	.word	0x0036fff6
 8006cb8:	fff6fff6 	.word	0xfff6fff6
 8006cbc:	0087      	.short	0x0087
 8006cbe:	0026      	movs	r6, r4
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	3642      	adds	r6, #66	; 0x42
 8006cc4:	1d11      	adds	r1, r2, #4
 8006cc6:	6019      	str	r1, [r3, #0]
 8006cc8:	6813      	ldr	r3, [r2, #0]
 8006cca:	7033      	strb	r3, [r6, #0]
 8006ccc:	2301      	movs	r3, #1
 8006cce:	e0a2      	b.n	8006e16 <_printf_i+0x1c6>
 8006cd0:	6818      	ldr	r0, [r3, #0]
 8006cd2:	6809      	ldr	r1, [r1, #0]
 8006cd4:	1d02      	adds	r2, r0, #4
 8006cd6:	060d      	lsls	r5, r1, #24
 8006cd8:	d50b      	bpl.n	8006cf2 <_printf_i+0xa2>
 8006cda:	6805      	ldr	r5, [r0, #0]
 8006cdc:	601a      	str	r2, [r3, #0]
 8006cde:	2d00      	cmp	r5, #0
 8006ce0:	da03      	bge.n	8006cea <_printf_i+0x9a>
 8006ce2:	232d      	movs	r3, #45	; 0x2d
 8006ce4:	9a04      	ldr	r2, [sp, #16]
 8006ce6:	426d      	negs	r5, r5
 8006ce8:	7013      	strb	r3, [r2, #0]
 8006cea:	4b5f      	ldr	r3, [pc, #380]	; (8006e68 <_printf_i+0x218>)
 8006cec:	270a      	movs	r7, #10
 8006cee:	9303      	str	r3, [sp, #12]
 8006cf0:	e01b      	b.n	8006d2a <_printf_i+0xda>
 8006cf2:	6805      	ldr	r5, [r0, #0]
 8006cf4:	601a      	str	r2, [r3, #0]
 8006cf6:	0649      	lsls	r1, r1, #25
 8006cf8:	d5f1      	bpl.n	8006cde <_printf_i+0x8e>
 8006cfa:	b22d      	sxth	r5, r5
 8006cfc:	e7ef      	b.n	8006cde <_printf_i+0x8e>
 8006cfe:	680d      	ldr	r5, [r1, #0]
 8006d00:	6819      	ldr	r1, [r3, #0]
 8006d02:	1d08      	adds	r0, r1, #4
 8006d04:	6018      	str	r0, [r3, #0]
 8006d06:	062e      	lsls	r6, r5, #24
 8006d08:	d501      	bpl.n	8006d0e <_printf_i+0xbe>
 8006d0a:	680d      	ldr	r5, [r1, #0]
 8006d0c:	e003      	b.n	8006d16 <_printf_i+0xc6>
 8006d0e:	066d      	lsls	r5, r5, #25
 8006d10:	d5fb      	bpl.n	8006d0a <_printf_i+0xba>
 8006d12:	680d      	ldr	r5, [r1, #0]
 8006d14:	b2ad      	uxth	r5, r5
 8006d16:	4b54      	ldr	r3, [pc, #336]	; (8006e68 <_printf_i+0x218>)
 8006d18:	2708      	movs	r7, #8
 8006d1a:	9303      	str	r3, [sp, #12]
 8006d1c:	2a6f      	cmp	r2, #111	; 0x6f
 8006d1e:	d000      	beq.n	8006d22 <_printf_i+0xd2>
 8006d20:	3702      	adds	r7, #2
 8006d22:	0023      	movs	r3, r4
 8006d24:	2200      	movs	r2, #0
 8006d26:	3343      	adds	r3, #67	; 0x43
 8006d28:	701a      	strb	r2, [r3, #0]
 8006d2a:	6863      	ldr	r3, [r4, #4]
 8006d2c:	60a3      	str	r3, [r4, #8]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	db03      	blt.n	8006d3a <_printf_i+0xea>
 8006d32:	2104      	movs	r1, #4
 8006d34:	6822      	ldr	r2, [r4, #0]
 8006d36:	438a      	bics	r2, r1
 8006d38:	6022      	str	r2, [r4, #0]
 8006d3a:	2d00      	cmp	r5, #0
 8006d3c:	d102      	bne.n	8006d44 <_printf_i+0xf4>
 8006d3e:	9e04      	ldr	r6, [sp, #16]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d00c      	beq.n	8006d5e <_printf_i+0x10e>
 8006d44:	9e04      	ldr	r6, [sp, #16]
 8006d46:	0028      	movs	r0, r5
 8006d48:	0039      	movs	r1, r7
 8006d4a:	f7f9 fa7f 	bl	800024c <__aeabi_uidivmod>
 8006d4e:	9b03      	ldr	r3, [sp, #12]
 8006d50:	3e01      	subs	r6, #1
 8006d52:	5c5b      	ldrb	r3, [r3, r1]
 8006d54:	7033      	strb	r3, [r6, #0]
 8006d56:	002b      	movs	r3, r5
 8006d58:	0005      	movs	r5, r0
 8006d5a:	429f      	cmp	r7, r3
 8006d5c:	d9f3      	bls.n	8006d46 <_printf_i+0xf6>
 8006d5e:	2f08      	cmp	r7, #8
 8006d60:	d109      	bne.n	8006d76 <_printf_i+0x126>
 8006d62:	6823      	ldr	r3, [r4, #0]
 8006d64:	07db      	lsls	r3, r3, #31
 8006d66:	d506      	bpl.n	8006d76 <_printf_i+0x126>
 8006d68:	6862      	ldr	r2, [r4, #4]
 8006d6a:	6923      	ldr	r3, [r4, #16]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	dc02      	bgt.n	8006d76 <_printf_i+0x126>
 8006d70:	2330      	movs	r3, #48	; 0x30
 8006d72:	3e01      	subs	r6, #1
 8006d74:	7033      	strb	r3, [r6, #0]
 8006d76:	9b04      	ldr	r3, [sp, #16]
 8006d78:	1b9b      	subs	r3, r3, r6
 8006d7a:	6123      	str	r3, [r4, #16]
 8006d7c:	9b07      	ldr	r3, [sp, #28]
 8006d7e:	0021      	movs	r1, r4
 8006d80:	9300      	str	r3, [sp, #0]
 8006d82:	9805      	ldr	r0, [sp, #20]
 8006d84:	9b06      	ldr	r3, [sp, #24]
 8006d86:	aa09      	add	r2, sp, #36	; 0x24
 8006d88:	f7ff fef2 	bl	8006b70 <_printf_common>
 8006d8c:	3001      	adds	r0, #1
 8006d8e:	d147      	bne.n	8006e20 <_printf_i+0x1d0>
 8006d90:	2001      	movs	r0, #1
 8006d92:	4240      	negs	r0, r0
 8006d94:	b00b      	add	sp, #44	; 0x2c
 8006d96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d98:	2220      	movs	r2, #32
 8006d9a:	6809      	ldr	r1, [r1, #0]
 8006d9c:	430a      	orrs	r2, r1
 8006d9e:	6022      	str	r2, [r4, #0]
 8006da0:	2278      	movs	r2, #120	; 0x78
 8006da2:	4932      	ldr	r1, [pc, #200]	; (8006e6c <_printf_i+0x21c>)
 8006da4:	9103      	str	r1, [sp, #12]
 8006da6:	0021      	movs	r1, r4
 8006da8:	3145      	adds	r1, #69	; 0x45
 8006daa:	700a      	strb	r2, [r1, #0]
 8006dac:	6819      	ldr	r1, [r3, #0]
 8006dae:	6822      	ldr	r2, [r4, #0]
 8006db0:	c920      	ldmia	r1!, {r5}
 8006db2:	0610      	lsls	r0, r2, #24
 8006db4:	d402      	bmi.n	8006dbc <_printf_i+0x16c>
 8006db6:	0650      	lsls	r0, r2, #25
 8006db8:	d500      	bpl.n	8006dbc <_printf_i+0x16c>
 8006dba:	b2ad      	uxth	r5, r5
 8006dbc:	6019      	str	r1, [r3, #0]
 8006dbe:	07d3      	lsls	r3, r2, #31
 8006dc0:	d502      	bpl.n	8006dc8 <_printf_i+0x178>
 8006dc2:	2320      	movs	r3, #32
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	6023      	str	r3, [r4, #0]
 8006dc8:	2710      	movs	r7, #16
 8006dca:	2d00      	cmp	r5, #0
 8006dcc:	d1a9      	bne.n	8006d22 <_printf_i+0xd2>
 8006dce:	2220      	movs	r2, #32
 8006dd0:	6823      	ldr	r3, [r4, #0]
 8006dd2:	4393      	bics	r3, r2
 8006dd4:	6023      	str	r3, [r4, #0]
 8006dd6:	e7a4      	b.n	8006d22 <_printf_i+0xd2>
 8006dd8:	681a      	ldr	r2, [r3, #0]
 8006dda:	680d      	ldr	r5, [r1, #0]
 8006ddc:	1d10      	adds	r0, r2, #4
 8006dde:	6949      	ldr	r1, [r1, #20]
 8006de0:	6018      	str	r0, [r3, #0]
 8006de2:	6813      	ldr	r3, [r2, #0]
 8006de4:	062e      	lsls	r6, r5, #24
 8006de6:	d501      	bpl.n	8006dec <_printf_i+0x19c>
 8006de8:	6019      	str	r1, [r3, #0]
 8006dea:	e002      	b.n	8006df2 <_printf_i+0x1a2>
 8006dec:	066d      	lsls	r5, r5, #25
 8006dee:	d5fb      	bpl.n	8006de8 <_printf_i+0x198>
 8006df0:	8019      	strh	r1, [r3, #0]
 8006df2:	2300      	movs	r3, #0
 8006df4:	9e04      	ldr	r6, [sp, #16]
 8006df6:	6123      	str	r3, [r4, #16]
 8006df8:	e7c0      	b.n	8006d7c <_printf_i+0x12c>
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	1d11      	adds	r1, r2, #4
 8006dfe:	6019      	str	r1, [r3, #0]
 8006e00:	6816      	ldr	r6, [r2, #0]
 8006e02:	2100      	movs	r1, #0
 8006e04:	0030      	movs	r0, r6
 8006e06:	6862      	ldr	r2, [r4, #4]
 8006e08:	f000 f9e9 	bl	80071de <memchr>
 8006e0c:	2800      	cmp	r0, #0
 8006e0e:	d001      	beq.n	8006e14 <_printf_i+0x1c4>
 8006e10:	1b80      	subs	r0, r0, r6
 8006e12:	6060      	str	r0, [r4, #4]
 8006e14:	6863      	ldr	r3, [r4, #4]
 8006e16:	6123      	str	r3, [r4, #16]
 8006e18:	2300      	movs	r3, #0
 8006e1a:	9a04      	ldr	r2, [sp, #16]
 8006e1c:	7013      	strb	r3, [r2, #0]
 8006e1e:	e7ad      	b.n	8006d7c <_printf_i+0x12c>
 8006e20:	0032      	movs	r2, r6
 8006e22:	6923      	ldr	r3, [r4, #16]
 8006e24:	9906      	ldr	r1, [sp, #24]
 8006e26:	9805      	ldr	r0, [sp, #20]
 8006e28:	9d07      	ldr	r5, [sp, #28]
 8006e2a:	47a8      	blx	r5
 8006e2c:	3001      	adds	r0, #1
 8006e2e:	d0af      	beq.n	8006d90 <_printf_i+0x140>
 8006e30:	6823      	ldr	r3, [r4, #0]
 8006e32:	079b      	lsls	r3, r3, #30
 8006e34:	d415      	bmi.n	8006e62 <_printf_i+0x212>
 8006e36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e38:	68e0      	ldr	r0, [r4, #12]
 8006e3a:	4298      	cmp	r0, r3
 8006e3c:	daaa      	bge.n	8006d94 <_printf_i+0x144>
 8006e3e:	0018      	movs	r0, r3
 8006e40:	e7a8      	b.n	8006d94 <_printf_i+0x144>
 8006e42:	0022      	movs	r2, r4
 8006e44:	2301      	movs	r3, #1
 8006e46:	9906      	ldr	r1, [sp, #24]
 8006e48:	9805      	ldr	r0, [sp, #20]
 8006e4a:	9e07      	ldr	r6, [sp, #28]
 8006e4c:	3219      	adds	r2, #25
 8006e4e:	47b0      	blx	r6
 8006e50:	3001      	adds	r0, #1
 8006e52:	d09d      	beq.n	8006d90 <_printf_i+0x140>
 8006e54:	3501      	adds	r5, #1
 8006e56:	68e3      	ldr	r3, [r4, #12]
 8006e58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e5a:	1a9b      	subs	r3, r3, r2
 8006e5c:	42ab      	cmp	r3, r5
 8006e5e:	dcf0      	bgt.n	8006e42 <_printf_i+0x1f2>
 8006e60:	e7e9      	b.n	8006e36 <_printf_i+0x1e6>
 8006e62:	2500      	movs	r5, #0
 8006e64:	e7f7      	b.n	8006e56 <_printf_i+0x206>
 8006e66:	46c0      	nop			; (mov r8, r8)
 8006e68:	080095b2 	.word	0x080095b2
 8006e6c:	080095c3 	.word	0x080095c3

08006e70 <std>:
 8006e70:	2300      	movs	r3, #0
 8006e72:	b510      	push	{r4, lr}
 8006e74:	0004      	movs	r4, r0
 8006e76:	6003      	str	r3, [r0, #0]
 8006e78:	6043      	str	r3, [r0, #4]
 8006e7a:	6083      	str	r3, [r0, #8]
 8006e7c:	8181      	strh	r1, [r0, #12]
 8006e7e:	6643      	str	r3, [r0, #100]	; 0x64
 8006e80:	81c2      	strh	r2, [r0, #14]
 8006e82:	6103      	str	r3, [r0, #16]
 8006e84:	6143      	str	r3, [r0, #20]
 8006e86:	6183      	str	r3, [r0, #24]
 8006e88:	0019      	movs	r1, r3
 8006e8a:	2208      	movs	r2, #8
 8006e8c:	305c      	adds	r0, #92	; 0x5c
 8006e8e:	f000 f91f 	bl	80070d0 <memset>
 8006e92:	4b0b      	ldr	r3, [pc, #44]	; (8006ec0 <std+0x50>)
 8006e94:	6224      	str	r4, [r4, #32]
 8006e96:	6263      	str	r3, [r4, #36]	; 0x24
 8006e98:	4b0a      	ldr	r3, [pc, #40]	; (8006ec4 <std+0x54>)
 8006e9a:	62a3      	str	r3, [r4, #40]	; 0x28
 8006e9c:	4b0a      	ldr	r3, [pc, #40]	; (8006ec8 <std+0x58>)
 8006e9e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006ea0:	4b0a      	ldr	r3, [pc, #40]	; (8006ecc <std+0x5c>)
 8006ea2:	6323      	str	r3, [r4, #48]	; 0x30
 8006ea4:	4b0a      	ldr	r3, [pc, #40]	; (8006ed0 <std+0x60>)
 8006ea6:	429c      	cmp	r4, r3
 8006ea8:	d005      	beq.n	8006eb6 <std+0x46>
 8006eaa:	4b0a      	ldr	r3, [pc, #40]	; (8006ed4 <std+0x64>)
 8006eac:	429c      	cmp	r4, r3
 8006eae:	d002      	beq.n	8006eb6 <std+0x46>
 8006eb0:	4b09      	ldr	r3, [pc, #36]	; (8006ed8 <std+0x68>)
 8006eb2:	429c      	cmp	r4, r3
 8006eb4:	d103      	bne.n	8006ebe <std+0x4e>
 8006eb6:	0020      	movs	r0, r4
 8006eb8:	3058      	adds	r0, #88	; 0x58
 8006eba:	f000 f98d 	bl	80071d8 <__retarget_lock_init_recursive>
 8006ebe:	bd10      	pop	{r4, pc}
 8006ec0:	08007039 	.word	0x08007039
 8006ec4:	08007061 	.word	0x08007061
 8006ec8:	08007099 	.word	0x08007099
 8006ecc:	080070c5 	.word	0x080070c5
 8006ed0:	20000328 	.word	0x20000328
 8006ed4:	20000390 	.word	0x20000390
 8006ed8:	200003f8 	.word	0x200003f8

08006edc <stdio_exit_handler>:
 8006edc:	b510      	push	{r4, lr}
 8006ede:	4a03      	ldr	r2, [pc, #12]	; (8006eec <stdio_exit_handler+0x10>)
 8006ee0:	4903      	ldr	r1, [pc, #12]	; (8006ef0 <stdio_exit_handler+0x14>)
 8006ee2:	4804      	ldr	r0, [pc, #16]	; (8006ef4 <stdio_exit_handler+0x18>)
 8006ee4:	f000 f86c 	bl	8006fc0 <_fwalk_sglue>
 8006ee8:	bd10      	pop	{r4, pc}
 8006eea:	46c0      	nop			; (mov r8, r8)
 8006eec:	2000000c 	.word	0x2000000c
 8006ef0:	08008c4d 	.word	0x08008c4d
 8006ef4:	20000018 	.word	0x20000018

08006ef8 <cleanup_stdio>:
 8006ef8:	6841      	ldr	r1, [r0, #4]
 8006efa:	4b0b      	ldr	r3, [pc, #44]	; (8006f28 <cleanup_stdio+0x30>)
 8006efc:	b510      	push	{r4, lr}
 8006efe:	0004      	movs	r4, r0
 8006f00:	4299      	cmp	r1, r3
 8006f02:	d001      	beq.n	8006f08 <cleanup_stdio+0x10>
 8006f04:	f001 fea2 	bl	8008c4c <_fflush_r>
 8006f08:	68a1      	ldr	r1, [r4, #8]
 8006f0a:	4b08      	ldr	r3, [pc, #32]	; (8006f2c <cleanup_stdio+0x34>)
 8006f0c:	4299      	cmp	r1, r3
 8006f0e:	d002      	beq.n	8006f16 <cleanup_stdio+0x1e>
 8006f10:	0020      	movs	r0, r4
 8006f12:	f001 fe9b 	bl	8008c4c <_fflush_r>
 8006f16:	68e1      	ldr	r1, [r4, #12]
 8006f18:	4b05      	ldr	r3, [pc, #20]	; (8006f30 <cleanup_stdio+0x38>)
 8006f1a:	4299      	cmp	r1, r3
 8006f1c:	d002      	beq.n	8006f24 <cleanup_stdio+0x2c>
 8006f1e:	0020      	movs	r0, r4
 8006f20:	f001 fe94 	bl	8008c4c <_fflush_r>
 8006f24:	bd10      	pop	{r4, pc}
 8006f26:	46c0      	nop			; (mov r8, r8)
 8006f28:	20000328 	.word	0x20000328
 8006f2c:	20000390 	.word	0x20000390
 8006f30:	200003f8 	.word	0x200003f8

08006f34 <global_stdio_init.part.0>:
 8006f34:	b510      	push	{r4, lr}
 8006f36:	4b09      	ldr	r3, [pc, #36]	; (8006f5c <global_stdio_init.part.0+0x28>)
 8006f38:	4a09      	ldr	r2, [pc, #36]	; (8006f60 <global_stdio_init.part.0+0x2c>)
 8006f3a:	2104      	movs	r1, #4
 8006f3c:	601a      	str	r2, [r3, #0]
 8006f3e:	4809      	ldr	r0, [pc, #36]	; (8006f64 <global_stdio_init.part.0+0x30>)
 8006f40:	2200      	movs	r2, #0
 8006f42:	f7ff ff95 	bl	8006e70 <std>
 8006f46:	2201      	movs	r2, #1
 8006f48:	2109      	movs	r1, #9
 8006f4a:	4807      	ldr	r0, [pc, #28]	; (8006f68 <global_stdio_init.part.0+0x34>)
 8006f4c:	f7ff ff90 	bl	8006e70 <std>
 8006f50:	2202      	movs	r2, #2
 8006f52:	2112      	movs	r1, #18
 8006f54:	4805      	ldr	r0, [pc, #20]	; (8006f6c <global_stdio_init.part.0+0x38>)
 8006f56:	f7ff ff8b 	bl	8006e70 <std>
 8006f5a:	bd10      	pop	{r4, pc}
 8006f5c:	20000460 	.word	0x20000460
 8006f60:	08006edd 	.word	0x08006edd
 8006f64:	20000328 	.word	0x20000328
 8006f68:	20000390 	.word	0x20000390
 8006f6c:	200003f8 	.word	0x200003f8

08006f70 <__sfp_lock_acquire>:
 8006f70:	b510      	push	{r4, lr}
 8006f72:	4802      	ldr	r0, [pc, #8]	; (8006f7c <__sfp_lock_acquire+0xc>)
 8006f74:	f000 f931 	bl	80071da <__retarget_lock_acquire_recursive>
 8006f78:	bd10      	pop	{r4, pc}
 8006f7a:	46c0      	nop			; (mov r8, r8)
 8006f7c:	20000469 	.word	0x20000469

08006f80 <__sfp_lock_release>:
 8006f80:	b510      	push	{r4, lr}
 8006f82:	4802      	ldr	r0, [pc, #8]	; (8006f8c <__sfp_lock_release+0xc>)
 8006f84:	f000 f92a 	bl	80071dc <__retarget_lock_release_recursive>
 8006f88:	bd10      	pop	{r4, pc}
 8006f8a:	46c0      	nop			; (mov r8, r8)
 8006f8c:	20000469 	.word	0x20000469

08006f90 <__sinit>:
 8006f90:	b510      	push	{r4, lr}
 8006f92:	0004      	movs	r4, r0
 8006f94:	f7ff ffec 	bl	8006f70 <__sfp_lock_acquire>
 8006f98:	6a23      	ldr	r3, [r4, #32]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d002      	beq.n	8006fa4 <__sinit+0x14>
 8006f9e:	f7ff ffef 	bl	8006f80 <__sfp_lock_release>
 8006fa2:	bd10      	pop	{r4, pc}
 8006fa4:	4b04      	ldr	r3, [pc, #16]	; (8006fb8 <__sinit+0x28>)
 8006fa6:	6223      	str	r3, [r4, #32]
 8006fa8:	4b04      	ldr	r3, [pc, #16]	; (8006fbc <__sinit+0x2c>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d1f6      	bne.n	8006f9e <__sinit+0xe>
 8006fb0:	f7ff ffc0 	bl	8006f34 <global_stdio_init.part.0>
 8006fb4:	e7f3      	b.n	8006f9e <__sinit+0xe>
 8006fb6:	46c0      	nop			; (mov r8, r8)
 8006fb8:	08006ef9 	.word	0x08006ef9
 8006fbc:	20000460 	.word	0x20000460

08006fc0 <_fwalk_sglue>:
 8006fc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fc2:	0014      	movs	r4, r2
 8006fc4:	2600      	movs	r6, #0
 8006fc6:	9000      	str	r0, [sp, #0]
 8006fc8:	9101      	str	r1, [sp, #4]
 8006fca:	68a5      	ldr	r5, [r4, #8]
 8006fcc:	6867      	ldr	r7, [r4, #4]
 8006fce:	3f01      	subs	r7, #1
 8006fd0:	d504      	bpl.n	8006fdc <_fwalk_sglue+0x1c>
 8006fd2:	6824      	ldr	r4, [r4, #0]
 8006fd4:	2c00      	cmp	r4, #0
 8006fd6:	d1f8      	bne.n	8006fca <_fwalk_sglue+0xa>
 8006fd8:	0030      	movs	r0, r6
 8006fda:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006fdc:	89ab      	ldrh	r3, [r5, #12]
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d908      	bls.n	8006ff4 <_fwalk_sglue+0x34>
 8006fe2:	220e      	movs	r2, #14
 8006fe4:	5eab      	ldrsh	r3, [r5, r2]
 8006fe6:	3301      	adds	r3, #1
 8006fe8:	d004      	beq.n	8006ff4 <_fwalk_sglue+0x34>
 8006fea:	0029      	movs	r1, r5
 8006fec:	9800      	ldr	r0, [sp, #0]
 8006fee:	9b01      	ldr	r3, [sp, #4]
 8006ff0:	4798      	blx	r3
 8006ff2:	4306      	orrs	r6, r0
 8006ff4:	3568      	adds	r5, #104	; 0x68
 8006ff6:	e7ea      	b.n	8006fce <_fwalk_sglue+0xe>

08006ff8 <siprintf>:
 8006ff8:	b40e      	push	{r1, r2, r3}
 8006ffa:	b500      	push	{lr}
 8006ffc:	490b      	ldr	r1, [pc, #44]	; (800702c <siprintf+0x34>)
 8006ffe:	b09c      	sub	sp, #112	; 0x70
 8007000:	ab1d      	add	r3, sp, #116	; 0x74
 8007002:	9002      	str	r0, [sp, #8]
 8007004:	9006      	str	r0, [sp, #24]
 8007006:	9107      	str	r1, [sp, #28]
 8007008:	9104      	str	r1, [sp, #16]
 800700a:	4809      	ldr	r0, [pc, #36]	; (8007030 <siprintf+0x38>)
 800700c:	4909      	ldr	r1, [pc, #36]	; (8007034 <siprintf+0x3c>)
 800700e:	cb04      	ldmia	r3!, {r2}
 8007010:	9105      	str	r1, [sp, #20]
 8007012:	6800      	ldr	r0, [r0, #0]
 8007014:	a902      	add	r1, sp, #8
 8007016:	9301      	str	r3, [sp, #4]
 8007018:	f001 fc8e 	bl	8008938 <_svfiprintf_r>
 800701c:	2200      	movs	r2, #0
 800701e:	9b02      	ldr	r3, [sp, #8]
 8007020:	701a      	strb	r2, [r3, #0]
 8007022:	b01c      	add	sp, #112	; 0x70
 8007024:	bc08      	pop	{r3}
 8007026:	b003      	add	sp, #12
 8007028:	4718      	bx	r3
 800702a:	46c0      	nop			; (mov r8, r8)
 800702c:	7fffffff 	.word	0x7fffffff
 8007030:	20000064 	.word	0x20000064
 8007034:	ffff0208 	.word	0xffff0208

08007038 <__sread>:
 8007038:	b570      	push	{r4, r5, r6, lr}
 800703a:	000c      	movs	r4, r1
 800703c:	250e      	movs	r5, #14
 800703e:	5f49      	ldrsh	r1, [r1, r5]
 8007040:	f000 f878 	bl	8007134 <_read_r>
 8007044:	2800      	cmp	r0, #0
 8007046:	db03      	blt.n	8007050 <__sread+0x18>
 8007048:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800704a:	181b      	adds	r3, r3, r0
 800704c:	6563      	str	r3, [r4, #84]	; 0x54
 800704e:	bd70      	pop	{r4, r5, r6, pc}
 8007050:	89a3      	ldrh	r3, [r4, #12]
 8007052:	4a02      	ldr	r2, [pc, #8]	; (800705c <__sread+0x24>)
 8007054:	4013      	ands	r3, r2
 8007056:	81a3      	strh	r3, [r4, #12]
 8007058:	e7f9      	b.n	800704e <__sread+0x16>
 800705a:	46c0      	nop			; (mov r8, r8)
 800705c:	ffffefff 	.word	0xffffefff

08007060 <__swrite>:
 8007060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007062:	001f      	movs	r7, r3
 8007064:	898b      	ldrh	r3, [r1, #12]
 8007066:	0005      	movs	r5, r0
 8007068:	000c      	movs	r4, r1
 800706a:	0016      	movs	r6, r2
 800706c:	05db      	lsls	r3, r3, #23
 800706e:	d505      	bpl.n	800707c <__swrite+0x1c>
 8007070:	230e      	movs	r3, #14
 8007072:	5ec9      	ldrsh	r1, [r1, r3]
 8007074:	2200      	movs	r2, #0
 8007076:	2302      	movs	r3, #2
 8007078:	f000 f848 	bl	800710c <_lseek_r>
 800707c:	89a3      	ldrh	r3, [r4, #12]
 800707e:	4a05      	ldr	r2, [pc, #20]	; (8007094 <__swrite+0x34>)
 8007080:	0028      	movs	r0, r5
 8007082:	4013      	ands	r3, r2
 8007084:	81a3      	strh	r3, [r4, #12]
 8007086:	0032      	movs	r2, r6
 8007088:	230e      	movs	r3, #14
 800708a:	5ee1      	ldrsh	r1, [r4, r3]
 800708c:	003b      	movs	r3, r7
 800708e:	f000 f865 	bl	800715c <_write_r>
 8007092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007094:	ffffefff 	.word	0xffffefff

08007098 <__sseek>:
 8007098:	b570      	push	{r4, r5, r6, lr}
 800709a:	000c      	movs	r4, r1
 800709c:	250e      	movs	r5, #14
 800709e:	5f49      	ldrsh	r1, [r1, r5]
 80070a0:	f000 f834 	bl	800710c <_lseek_r>
 80070a4:	89a3      	ldrh	r3, [r4, #12]
 80070a6:	1c42      	adds	r2, r0, #1
 80070a8:	d103      	bne.n	80070b2 <__sseek+0x1a>
 80070aa:	4a05      	ldr	r2, [pc, #20]	; (80070c0 <__sseek+0x28>)
 80070ac:	4013      	ands	r3, r2
 80070ae:	81a3      	strh	r3, [r4, #12]
 80070b0:	bd70      	pop	{r4, r5, r6, pc}
 80070b2:	2280      	movs	r2, #128	; 0x80
 80070b4:	0152      	lsls	r2, r2, #5
 80070b6:	4313      	orrs	r3, r2
 80070b8:	81a3      	strh	r3, [r4, #12]
 80070ba:	6560      	str	r0, [r4, #84]	; 0x54
 80070bc:	e7f8      	b.n	80070b0 <__sseek+0x18>
 80070be:	46c0      	nop			; (mov r8, r8)
 80070c0:	ffffefff 	.word	0xffffefff

080070c4 <__sclose>:
 80070c4:	b510      	push	{r4, lr}
 80070c6:	230e      	movs	r3, #14
 80070c8:	5ec9      	ldrsh	r1, [r1, r3]
 80070ca:	f000 f80d 	bl	80070e8 <_close_r>
 80070ce:	bd10      	pop	{r4, pc}

080070d0 <memset>:
 80070d0:	0003      	movs	r3, r0
 80070d2:	1882      	adds	r2, r0, r2
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d100      	bne.n	80070da <memset+0xa>
 80070d8:	4770      	bx	lr
 80070da:	7019      	strb	r1, [r3, #0]
 80070dc:	3301      	adds	r3, #1
 80070de:	e7f9      	b.n	80070d4 <memset+0x4>

080070e0 <_localeconv_r>:
 80070e0:	4800      	ldr	r0, [pc, #0]	; (80070e4 <_localeconv_r+0x4>)
 80070e2:	4770      	bx	lr
 80070e4:	20000158 	.word	0x20000158

080070e8 <_close_r>:
 80070e8:	2300      	movs	r3, #0
 80070ea:	b570      	push	{r4, r5, r6, lr}
 80070ec:	4d06      	ldr	r5, [pc, #24]	; (8007108 <_close_r+0x20>)
 80070ee:	0004      	movs	r4, r0
 80070f0:	0008      	movs	r0, r1
 80070f2:	602b      	str	r3, [r5, #0]
 80070f4:	f7fb fefb 	bl	8002eee <_close>
 80070f8:	1c43      	adds	r3, r0, #1
 80070fa:	d103      	bne.n	8007104 <_close_r+0x1c>
 80070fc:	682b      	ldr	r3, [r5, #0]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d000      	beq.n	8007104 <_close_r+0x1c>
 8007102:	6023      	str	r3, [r4, #0]
 8007104:	bd70      	pop	{r4, r5, r6, pc}
 8007106:	46c0      	nop			; (mov r8, r8)
 8007108:	20000464 	.word	0x20000464

0800710c <_lseek_r>:
 800710c:	b570      	push	{r4, r5, r6, lr}
 800710e:	0004      	movs	r4, r0
 8007110:	0008      	movs	r0, r1
 8007112:	0011      	movs	r1, r2
 8007114:	001a      	movs	r2, r3
 8007116:	2300      	movs	r3, #0
 8007118:	4d05      	ldr	r5, [pc, #20]	; (8007130 <_lseek_r+0x24>)
 800711a:	602b      	str	r3, [r5, #0]
 800711c:	f7fb ff08 	bl	8002f30 <_lseek>
 8007120:	1c43      	adds	r3, r0, #1
 8007122:	d103      	bne.n	800712c <_lseek_r+0x20>
 8007124:	682b      	ldr	r3, [r5, #0]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d000      	beq.n	800712c <_lseek_r+0x20>
 800712a:	6023      	str	r3, [r4, #0]
 800712c:	bd70      	pop	{r4, r5, r6, pc}
 800712e:	46c0      	nop			; (mov r8, r8)
 8007130:	20000464 	.word	0x20000464

08007134 <_read_r>:
 8007134:	b570      	push	{r4, r5, r6, lr}
 8007136:	0004      	movs	r4, r0
 8007138:	0008      	movs	r0, r1
 800713a:	0011      	movs	r1, r2
 800713c:	001a      	movs	r2, r3
 800713e:	2300      	movs	r3, #0
 8007140:	4d05      	ldr	r5, [pc, #20]	; (8007158 <_read_r+0x24>)
 8007142:	602b      	str	r3, [r5, #0]
 8007144:	f7fb fe9a 	bl	8002e7c <_read>
 8007148:	1c43      	adds	r3, r0, #1
 800714a:	d103      	bne.n	8007154 <_read_r+0x20>
 800714c:	682b      	ldr	r3, [r5, #0]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d000      	beq.n	8007154 <_read_r+0x20>
 8007152:	6023      	str	r3, [r4, #0]
 8007154:	bd70      	pop	{r4, r5, r6, pc}
 8007156:	46c0      	nop			; (mov r8, r8)
 8007158:	20000464 	.word	0x20000464

0800715c <_write_r>:
 800715c:	b570      	push	{r4, r5, r6, lr}
 800715e:	0004      	movs	r4, r0
 8007160:	0008      	movs	r0, r1
 8007162:	0011      	movs	r1, r2
 8007164:	001a      	movs	r2, r3
 8007166:	2300      	movs	r3, #0
 8007168:	4d05      	ldr	r5, [pc, #20]	; (8007180 <_write_r+0x24>)
 800716a:	602b      	str	r3, [r5, #0]
 800716c:	f7fb fea3 	bl	8002eb6 <_write>
 8007170:	1c43      	adds	r3, r0, #1
 8007172:	d103      	bne.n	800717c <_write_r+0x20>
 8007174:	682b      	ldr	r3, [r5, #0]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d000      	beq.n	800717c <_write_r+0x20>
 800717a:	6023      	str	r3, [r4, #0]
 800717c:	bd70      	pop	{r4, r5, r6, pc}
 800717e:	46c0      	nop			; (mov r8, r8)
 8007180:	20000464 	.word	0x20000464

08007184 <__errno>:
 8007184:	4b01      	ldr	r3, [pc, #4]	; (800718c <__errno+0x8>)
 8007186:	6818      	ldr	r0, [r3, #0]
 8007188:	4770      	bx	lr
 800718a:	46c0      	nop			; (mov r8, r8)
 800718c:	20000064 	.word	0x20000064

08007190 <__libc_init_array>:
 8007190:	b570      	push	{r4, r5, r6, lr}
 8007192:	2600      	movs	r6, #0
 8007194:	4c0c      	ldr	r4, [pc, #48]	; (80071c8 <__libc_init_array+0x38>)
 8007196:	4d0d      	ldr	r5, [pc, #52]	; (80071cc <__libc_init_array+0x3c>)
 8007198:	1b64      	subs	r4, r4, r5
 800719a:	10a4      	asrs	r4, r4, #2
 800719c:	42a6      	cmp	r6, r4
 800719e:	d109      	bne.n	80071b4 <__libc_init_array+0x24>
 80071a0:	2600      	movs	r6, #0
 80071a2:	f002 f923 	bl	80093ec <_init>
 80071a6:	4c0a      	ldr	r4, [pc, #40]	; (80071d0 <__libc_init_array+0x40>)
 80071a8:	4d0a      	ldr	r5, [pc, #40]	; (80071d4 <__libc_init_array+0x44>)
 80071aa:	1b64      	subs	r4, r4, r5
 80071ac:	10a4      	asrs	r4, r4, #2
 80071ae:	42a6      	cmp	r6, r4
 80071b0:	d105      	bne.n	80071be <__libc_init_array+0x2e>
 80071b2:	bd70      	pop	{r4, r5, r6, pc}
 80071b4:	00b3      	lsls	r3, r6, #2
 80071b6:	58eb      	ldr	r3, [r5, r3]
 80071b8:	4798      	blx	r3
 80071ba:	3601      	adds	r6, #1
 80071bc:	e7ee      	b.n	800719c <__libc_init_array+0xc>
 80071be:	00b3      	lsls	r3, r6, #2
 80071c0:	58eb      	ldr	r3, [r5, r3]
 80071c2:	4798      	blx	r3
 80071c4:	3601      	adds	r6, #1
 80071c6:	e7f2      	b.n	80071ae <__libc_init_array+0x1e>
 80071c8:	0800991c 	.word	0x0800991c
 80071cc:	0800991c 	.word	0x0800991c
 80071d0:	08009920 	.word	0x08009920
 80071d4:	0800991c 	.word	0x0800991c

080071d8 <__retarget_lock_init_recursive>:
 80071d8:	4770      	bx	lr

080071da <__retarget_lock_acquire_recursive>:
 80071da:	4770      	bx	lr

080071dc <__retarget_lock_release_recursive>:
 80071dc:	4770      	bx	lr

080071de <memchr>:
 80071de:	b2c9      	uxtb	r1, r1
 80071e0:	1882      	adds	r2, r0, r2
 80071e2:	4290      	cmp	r0, r2
 80071e4:	d101      	bne.n	80071ea <memchr+0xc>
 80071e6:	2000      	movs	r0, #0
 80071e8:	4770      	bx	lr
 80071ea:	7803      	ldrb	r3, [r0, #0]
 80071ec:	428b      	cmp	r3, r1
 80071ee:	d0fb      	beq.n	80071e8 <memchr+0xa>
 80071f0:	3001      	adds	r0, #1
 80071f2:	e7f6      	b.n	80071e2 <memchr+0x4>

080071f4 <quorem>:
 80071f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071f6:	6902      	ldr	r2, [r0, #16]
 80071f8:	690b      	ldr	r3, [r1, #16]
 80071fa:	b089      	sub	sp, #36	; 0x24
 80071fc:	0007      	movs	r7, r0
 80071fe:	9104      	str	r1, [sp, #16]
 8007200:	2000      	movs	r0, #0
 8007202:	429a      	cmp	r2, r3
 8007204:	db69      	blt.n	80072da <quorem+0xe6>
 8007206:	3b01      	subs	r3, #1
 8007208:	009c      	lsls	r4, r3, #2
 800720a:	9301      	str	r3, [sp, #4]
 800720c:	000b      	movs	r3, r1
 800720e:	3314      	adds	r3, #20
 8007210:	9306      	str	r3, [sp, #24]
 8007212:	191b      	adds	r3, r3, r4
 8007214:	9305      	str	r3, [sp, #20]
 8007216:	003b      	movs	r3, r7
 8007218:	3314      	adds	r3, #20
 800721a:	9303      	str	r3, [sp, #12]
 800721c:	191c      	adds	r4, r3, r4
 800721e:	9b05      	ldr	r3, [sp, #20]
 8007220:	6826      	ldr	r6, [r4, #0]
 8007222:	681d      	ldr	r5, [r3, #0]
 8007224:	0030      	movs	r0, r6
 8007226:	3501      	adds	r5, #1
 8007228:	0029      	movs	r1, r5
 800722a:	f7f8 ff89 	bl	8000140 <__udivsi3>
 800722e:	9002      	str	r0, [sp, #8]
 8007230:	42ae      	cmp	r6, r5
 8007232:	d329      	bcc.n	8007288 <quorem+0x94>
 8007234:	9b06      	ldr	r3, [sp, #24]
 8007236:	2600      	movs	r6, #0
 8007238:	469c      	mov	ip, r3
 800723a:	9d03      	ldr	r5, [sp, #12]
 800723c:	9606      	str	r6, [sp, #24]
 800723e:	4662      	mov	r2, ip
 8007240:	ca08      	ldmia	r2!, {r3}
 8007242:	6828      	ldr	r0, [r5, #0]
 8007244:	4694      	mov	ip, r2
 8007246:	9a02      	ldr	r2, [sp, #8]
 8007248:	b299      	uxth	r1, r3
 800724a:	4351      	muls	r1, r2
 800724c:	0c1b      	lsrs	r3, r3, #16
 800724e:	4353      	muls	r3, r2
 8007250:	1989      	adds	r1, r1, r6
 8007252:	0c0a      	lsrs	r2, r1, #16
 8007254:	189b      	adds	r3, r3, r2
 8007256:	9307      	str	r3, [sp, #28]
 8007258:	0c1e      	lsrs	r6, r3, #16
 800725a:	9b06      	ldr	r3, [sp, #24]
 800725c:	b282      	uxth	r2, r0
 800725e:	18d2      	adds	r2, r2, r3
 8007260:	466b      	mov	r3, sp
 8007262:	b289      	uxth	r1, r1
 8007264:	8b9b      	ldrh	r3, [r3, #28]
 8007266:	1a52      	subs	r2, r2, r1
 8007268:	0c01      	lsrs	r1, r0, #16
 800726a:	1ac9      	subs	r1, r1, r3
 800726c:	1413      	asrs	r3, r2, #16
 800726e:	18cb      	adds	r3, r1, r3
 8007270:	1419      	asrs	r1, r3, #16
 8007272:	b292      	uxth	r2, r2
 8007274:	041b      	lsls	r3, r3, #16
 8007276:	4313      	orrs	r3, r2
 8007278:	c508      	stmia	r5!, {r3}
 800727a:	9b05      	ldr	r3, [sp, #20]
 800727c:	9106      	str	r1, [sp, #24]
 800727e:	4563      	cmp	r3, ip
 8007280:	d2dd      	bcs.n	800723e <quorem+0x4a>
 8007282:	6823      	ldr	r3, [r4, #0]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d030      	beq.n	80072ea <quorem+0xf6>
 8007288:	0038      	movs	r0, r7
 800728a:	9904      	ldr	r1, [sp, #16]
 800728c:	f001 f9de 	bl	800864c <__mcmp>
 8007290:	2800      	cmp	r0, #0
 8007292:	db21      	blt.n	80072d8 <quorem+0xe4>
 8007294:	0038      	movs	r0, r7
 8007296:	2600      	movs	r6, #0
 8007298:	9b02      	ldr	r3, [sp, #8]
 800729a:	9c04      	ldr	r4, [sp, #16]
 800729c:	3301      	adds	r3, #1
 800729e:	9302      	str	r3, [sp, #8]
 80072a0:	3014      	adds	r0, #20
 80072a2:	3414      	adds	r4, #20
 80072a4:	6803      	ldr	r3, [r0, #0]
 80072a6:	cc02      	ldmia	r4!, {r1}
 80072a8:	b29d      	uxth	r5, r3
 80072aa:	19ad      	adds	r5, r5, r6
 80072ac:	b28a      	uxth	r2, r1
 80072ae:	1aaa      	subs	r2, r5, r2
 80072b0:	0c09      	lsrs	r1, r1, #16
 80072b2:	0c1b      	lsrs	r3, r3, #16
 80072b4:	1a5b      	subs	r3, r3, r1
 80072b6:	1411      	asrs	r1, r2, #16
 80072b8:	185b      	adds	r3, r3, r1
 80072ba:	141e      	asrs	r6, r3, #16
 80072bc:	b292      	uxth	r2, r2
 80072be:	041b      	lsls	r3, r3, #16
 80072c0:	4313      	orrs	r3, r2
 80072c2:	c008      	stmia	r0!, {r3}
 80072c4:	9b05      	ldr	r3, [sp, #20]
 80072c6:	42a3      	cmp	r3, r4
 80072c8:	d2ec      	bcs.n	80072a4 <quorem+0xb0>
 80072ca:	9b01      	ldr	r3, [sp, #4]
 80072cc:	9a03      	ldr	r2, [sp, #12]
 80072ce:	009b      	lsls	r3, r3, #2
 80072d0:	18d3      	adds	r3, r2, r3
 80072d2:	681a      	ldr	r2, [r3, #0]
 80072d4:	2a00      	cmp	r2, #0
 80072d6:	d015      	beq.n	8007304 <quorem+0x110>
 80072d8:	9802      	ldr	r0, [sp, #8]
 80072da:	b009      	add	sp, #36	; 0x24
 80072dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072de:	6823      	ldr	r3, [r4, #0]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d106      	bne.n	80072f2 <quorem+0xfe>
 80072e4:	9b01      	ldr	r3, [sp, #4]
 80072e6:	3b01      	subs	r3, #1
 80072e8:	9301      	str	r3, [sp, #4]
 80072ea:	9b03      	ldr	r3, [sp, #12]
 80072ec:	3c04      	subs	r4, #4
 80072ee:	42a3      	cmp	r3, r4
 80072f0:	d3f5      	bcc.n	80072de <quorem+0xea>
 80072f2:	9b01      	ldr	r3, [sp, #4]
 80072f4:	613b      	str	r3, [r7, #16]
 80072f6:	e7c7      	b.n	8007288 <quorem+0x94>
 80072f8:	681a      	ldr	r2, [r3, #0]
 80072fa:	2a00      	cmp	r2, #0
 80072fc:	d106      	bne.n	800730c <quorem+0x118>
 80072fe:	9a01      	ldr	r2, [sp, #4]
 8007300:	3a01      	subs	r2, #1
 8007302:	9201      	str	r2, [sp, #4]
 8007304:	9a03      	ldr	r2, [sp, #12]
 8007306:	3b04      	subs	r3, #4
 8007308:	429a      	cmp	r2, r3
 800730a:	d3f5      	bcc.n	80072f8 <quorem+0x104>
 800730c:	9b01      	ldr	r3, [sp, #4]
 800730e:	613b      	str	r3, [r7, #16]
 8007310:	e7e2      	b.n	80072d8 <quorem+0xe4>
	...

08007314 <_dtoa_r>:
 8007314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007316:	0014      	movs	r4, r2
 8007318:	001d      	movs	r5, r3
 800731a:	69c6      	ldr	r6, [r0, #28]
 800731c:	b09d      	sub	sp, #116	; 0x74
 800731e:	9408      	str	r4, [sp, #32]
 8007320:	9509      	str	r5, [sp, #36]	; 0x24
 8007322:	9f25      	ldr	r7, [sp, #148]	; 0x94
 8007324:	9004      	str	r0, [sp, #16]
 8007326:	2e00      	cmp	r6, #0
 8007328:	d10f      	bne.n	800734a <_dtoa_r+0x36>
 800732a:	2010      	movs	r0, #16
 800732c:	f000 fe4a 	bl	8007fc4 <malloc>
 8007330:	9b04      	ldr	r3, [sp, #16]
 8007332:	1e02      	subs	r2, r0, #0
 8007334:	61d8      	str	r0, [r3, #28]
 8007336:	d104      	bne.n	8007342 <_dtoa_r+0x2e>
 8007338:	21ef      	movs	r1, #239	; 0xef
 800733a:	4bc6      	ldr	r3, [pc, #792]	; (8007654 <_dtoa_r+0x340>)
 800733c:	48c6      	ldr	r0, [pc, #792]	; (8007658 <_dtoa_r+0x344>)
 800733e:	f001 fcdf 	bl	8008d00 <__assert_func>
 8007342:	6046      	str	r6, [r0, #4]
 8007344:	6086      	str	r6, [r0, #8]
 8007346:	6006      	str	r6, [r0, #0]
 8007348:	60c6      	str	r6, [r0, #12]
 800734a:	9b04      	ldr	r3, [sp, #16]
 800734c:	69db      	ldr	r3, [r3, #28]
 800734e:	6819      	ldr	r1, [r3, #0]
 8007350:	2900      	cmp	r1, #0
 8007352:	d00b      	beq.n	800736c <_dtoa_r+0x58>
 8007354:	685a      	ldr	r2, [r3, #4]
 8007356:	2301      	movs	r3, #1
 8007358:	4093      	lsls	r3, r2
 800735a:	604a      	str	r2, [r1, #4]
 800735c:	608b      	str	r3, [r1, #8]
 800735e:	9804      	ldr	r0, [sp, #16]
 8007360:	f000 ff32 	bl	80081c8 <_Bfree>
 8007364:	2200      	movs	r2, #0
 8007366:	9b04      	ldr	r3, [sp, #16]
 8007368:	69db      	ldr	r3, [r3, #28]
 800736a:	601a      	str	r2, [r3, #0]
 800736c:	2d00      	cmp	r5, #0
 800736e:	da1e      	bge.n	80073ae <_dtoa_r+0x9a>
 8007370:	2301      	movs	r3, #1
 8007372:	603b      	str	r3, [r7, #0]
 8007374:	006b      	lsls	r3, r5, #1
 8007376:	085b      	lsrs	r3, r3, #1
 8007378:	9309      	str	r3, [sp, #36]	; 0x24
 800737a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800737c:	4bb7      	ldr	r3, [pc, #732]	; (800765c <_dtoa_r+0x348>)
 800737e:	4ab7      	ldr	r2, [pc, #732]	; (800765c <_dtoa_r+0x348>)
 8007380:	403b      	ands	r3, r7
 8007382:	4293      	cmp	r3, r2
 8007384:	d116      	bne.n	80073b4 <_dtoa_r+0xa0>
 8007386:	4bb6      	ldr	r3, [pc, #728]	; (8007660 <_dtoa_r+0x34c>)
 8007388:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800738a:	6013      	str	r3, [r2, #0]
 800738c:	033b      	lsls	r3, r7, #12
 800738e:	0b1b      	lsrs	r3, r3, #12
 8007390:	4323      	orrs	r3, r4
 8007392:	d101      	bne.n	8007398 <_dtoa_r+0x84>
 8007394:	f000 fdb5 	bl	8007f02 <_dtoa_r+0xbee>
 8007398:	4bb2      	ldr	r3, [pc, #712]	; (8007664 <_dtoa_r+0x350>)
 800739a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800739c:	9306      	str	r3, [sp, #24]
 800739e:	2a00      	cmp	r2, #0
 80073a0:	d002      	beq.n	80073a8 <_dtoa_r+0x94>
 80073a2:	4bb1      	ldr	r3, [pc, #708]	; (8007668 <_dtoa_r+0x354>)
 80073a4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80073a6:	6013      	str	r3, [r2, #0]
 80073a8:	9806      	ldr	r0, [sp, #24]
 80073aa:	b01d      	add	sp, #116	; 0x74
 80073ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073ae:	2300      	movs	r3, #0
 80073b0:	603b      	str	r3, [r7, #0]
 80073b2:	e7e2      	b.n	800737a <_dtoa_r+0x66>
 80073b4:	9a08      	ldr	r2, [sp, #32]
 80073b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073b8:	9210      	str	r2, [sp, #64]	; 0x40
 80073ba:	9311      	str	r3, [sp, #68]	; 0x44
 80073bc:	9810      	ldr	r0, [sp, #64]	; 0x40
 80073be:	9911      	ldr	r1, [sp, #68]	; 0x44
 80073c0:	2200      	movs	r2, #0
 80073c2:	2300      	movs	r3, #0
 80073c4:	f7f9 f842 	bl	800044c <__aeabi_dcmpeq>
 80073c8:	1e06      	subs	r6, r0, #0
 80073ca:	d009      	beq.n	80073e0 <_dtoa_r+0xcc>
 80073cc:	2301      	movs	r3, #1
 80073ce:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80073d0:	6013      	str	r3, [r2, #0]
 80073d2:	4ba6      	ldr	r3, [pc, #664]	; (800766c <_dtoa_r+0x358>)
 80073d4:	9306      	str	r3, [sp, #24]
 80073d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d0e5      	beq.n	80073a8 <_dtoa_r+0x94>
 80073dc:	4ba4      	ldr	r3, [pc, #656]	; (8007670 <_dtoa_r+0x35c>)
 80073de:	e7e1      	b.n	80073a4 <_dtoa_r+0x90>
 80073e0:	ab1a      	add	r3, sp, #104	; 0x68
 80073e2:	9301      	str	r3, [sp, #4]
 80073e4:	ab1b      	add	r3, sp, #108	; 0x6c
 80073e6:	9300      	str	r3, [sp, #0]
 80073e8:	9804      	ldr	r0, [sp, #16]
 80073ea:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80073ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80073ee:	f001 f9e1 	bl	80087b4 <__d2b>
 80073f2:	007a      	lsls	r2, r7, #1
 80073f4:	9005      	str	r0, [sp, #20]
 80073f6:	0d52      	lsrs	r2, r2, #21
 80073f8:	d100      	bne.n	80073fc <_dtoa_r+0xe8>
 80073fa:	e07b      	b.n	80074f4 <_dtoa_r+0x1e0>
 80073fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80073fe:	9617      	str	r6, [sp, #92]	; 0x5c
 8007400:	0319      	lsls	r1, r3, #12
 8007402:	4b9c      	ldr	r3, [pc, #624]	; (8007674 <_dtoa_r+0x360>)
 8007404:	0b09      	lsrs	r1, r1, #12
 8007406:	430b      	orrs	r3, r1
 8007408:	499b      	ldr	r1, [pc, #620]	; (8007678 <_dtoa_r+0x364>)
 800740a:	1857      	adds	r7, r2, r1
 800740c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800740e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007410:	0019      	movs	r1, r3
 8007412:	2200      	movs	r2, #0
 8007414:	4b99      	ldr	r3, [pc, #612]	; (800767c <_dtoa_r+0x368>)
 8007416:	f7fa fcb1 	bl	8001d7c <__aeabi_dsub>
 800741a:	4a99      	ldr	r2, [pc, #612]	; (8007680 <_dtoa_r+0x36c>)
 800741c:	4b99      	ldr	r3, [pc, #612]	; (8007684 <_dtoa_r+0x370>)
 800741e:	f7fa f9eb 	bl	80017f8 <__aeabi_dmul>
 8007422:	4a99      	ldr	r2, [pc, #612]	; (8007688 <_dtoa_r+0x374>)
 8007424:	4b99      	ldr	r3, [pc, #612]	; (800768c <_dtoa_r+0x378>)
 8007426:	f7f9 fa8d 	bl	8000944 <__aeabi_dadd>
 800742a:	0004      	movs	r4, r0
 800742c:	0038      	movs	r0, r7
 800742e:	000d      	movs	r5, r1
 8007430:	f7fb f87a 	bl	8002528 <__aeabi_i2d>
 8007434:	4a96      	ldr	r2, [pc, #600]	; (8007690 <_dtoa_r+0x37c>)
 8007436:	4b97      	ldr	r3, [pc, #604]	; (8007694 <_dtoa_r+0x380>)
 8007438:	f7fa f9de 	bl	80017f8 <__aeabi_dmul>
 800743c:	0002      	movs	r2, r0
 800743e:	000b      	movs	r3, r1
 8007440:	0020      	movs	r0, r4
 8007442:	0029      	movs	r1, r5
 8007444:	f7f9 fa7e 	bl	8000944 <__aeabi_dadd>
 8007448:	0004      	movs	r4, r0
 800744a:	000d      	movs	r5, r1
 800744c:	f7fb f836 	bl	80024bc <__aeabi_d2iz>
 8007450:	2200      	movs	r2, #0
 8007452:	9003      	str	r0, [sp, #12]
 8007454:	2300      	movs	r3, #0
 8007456:	0020      	movs	r0, r4
 8007458:	0029      	movs	r1, r5
 800745a:	f7f8 fffd 	bl	8000458 <__aeabi_dcmplt>
 800745e:	2800      	cmp	r0, #0
 8007460:	d00b      	beq.n	800747a <_dtoa_r+0x166>
 8007462:	9803      	ldr	r0, [sp, #12]
 8007464:	f7fb f860 	bl	8002528 <__aeabi_i2d>
 8007468:	002b      	movs	r3, r5
 800746a:	0022      	movs	r2, r4
 800746c:	f7f8 ffee 	bl	800044c <__aeabi_dcmpeq>
 8007470:	4243      	negs	r3, r0
 8007472:	4158      	adcs	r0, r3
 8007474:	9b03      	ldr	r3, [sp, #12]
 8007476:	1a1b      	subs	r3, r3, r0
 8007478:	9303      	str	r3, [sp, #12]
 800747a:	2301      	movs	r3, #1
 800747c:	9316      	str	r3, [sp, #88]	; 0x58
 800747e:	9b03      	ldr	r3, [sp, #12]
 8007480:	2b16      	cmp	r3, #22
 8007482:	d810      	bhi.n	80074a6 <_dtoa_r+0x192>
 8007484:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007486:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007488:	9a03      	ldr	r2, [sp, #12]
 800748a:	4b83      	ldr	r3, [pc, #524]	; (8007698 <_dtoa_r+0x384>)
 800748c:	00d2      	lsls	r2, r2, #3
 800748e:	189b      	adds	r3, r3, r2
 8007490:	681a      	ldr	r2, [r3, #0]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	f7f8 ffe0 	bl	8000458 <__aeabi_dcmplt>
 8007498:	2800      	cmp	r0, #0
 800749a:	d047      	beq.n	800752c <_dtoa_r+0x218>
 800749c:	9b03      	ldr	r3, [sp, #12]
 800749e:	3b01      	subs	r3, #1
 80074a0:	9303      	str	r3, [sp, #12]
 80074a2:	2300      	movs	r3, #0
 80074a4:	9316      	str	r3, [sp, #88]	; 0x58
 80074a6:	2200      	movs	r2, #0
 80074a8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80074aa:	920a      	str	r2, [sp, #40]	; 0x28
 80074ac:	1bdb      	subs	r3, r3, r7
 80074ae:	1e5a      	subs	r2, r3, #1
 80074b0:	d53e      	bpl.n	8007530 <_dtoa_r+0x21c>
 80074b2:	2201      	movs	r2, #1
 80074b4:	1ad3      	subs	r3, r2, r3
 80074b6:	930a      	str	r3, [sp, #40]	; 0x28
 80074b8:	2300      	movs	r3, #0
 80074ba:	930c      	str	r3, [sp, #48]	; 0x30
 80074bc:	9b03      	ldr	r3, [sp, #12]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	db38      	blt.n	8007534 <_dtoa_r+0x220>
 80074c2:	9a03      	ldr	r2, [sp, #12]
 80074c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074c6:	4694      	mov	ip, r2
 80074c8:	4463      	add	r3, ip
 80074ca:	930c      	str	r3, [sp, #48]	; 0x30
 80074cc:	2300      	movs	r3, #0
 80074ce:	9213      	str	r2, [sp, #76]	; 0x4c
 80074d0:	930d      	str	r3, [sp, #52]	; 0x34
 80074d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074d4:	2401      	movs	r4, #1
 80074d6:	2b09      	cmp	r3, #9
 80074d8:	d867      	bhi.n	80075aa <_dtoa_r+0x296>
 80074da:	2b05      	cmp	r3, #5
 80074dc:	dd02      	ble.n	80074e4 <_dtoa_r+0x1d0>
 80074de:	2400      	movs	r4, #0
 80074e0:	3b04      	subs	r3, #4
 80074e2:	9322      	str	r3, [sp, #136]	; 0x88
 80074e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074e6:	1e98      	subs	r0, r3, #2
 80074e8:	2803      	cmp	r0, #3
 80074ea:	d867      	bhi.n	80075bc <_dtoa_r+0x2a8>
 80074ec:	f7f8 fe14 	bl	8000118 <__gnu_thumb1_case_uqi>
 80074f0:	5b383a2b 	.word	0x5b383a2b
 80074f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80074f6:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 80074f8:	18f6      	adds	r6, r6, r3
 80074fa:	4b68      	ldr	r3, [pc, #416]	; (800769c <_dtoa_r+0x388>)
 80074fc:	18f2      	adds	r2, r6, r3
 80074fe:	2a20      	cmp	r2, #32
 8007500:	dd0f      	ble.n	8007522 <_dtoa_r+0x20e>
 8007502:	2340      	movs	r3, #64	; 0x40
 8007504:	1a9b      	subs	r3, r3, r2
 8007506:	409f      	lsls	r7, r3
 8007508:	4b65      	ldr	r3, [pc, #404]	; (80076a0 <_dtoa_r+0x38c>)
 800750a:	0038      	movs	r0, r7
 800750c:	18f3      	adds	r3, r6, r3
 800750e:	40dc      	lsrs	r4, r3
 8007510:	4320      	orrs	r0, r4
 8007512:	f7fb f839 	bl	8002588 <__aeabi_ui2d>
 8007516:	2201      	movs	r2, #1
 8007518:	4b62      	ldr	r3, [pc, #392]	; (80076a4 <_dtoa_r+0x390>)
 800751a:	1e77      	subs	r7, r6, #1
 800751c:	18cb      	adds	r3, r1, r3
 800751e:	9217      	str	r2, [sp, #92]	; 0x5c
 8007520:	e776      	b.n	8007410 <_dtoa_r+0xfc>
 8007522:	2320      	movs	r3, #32
 8007524:	0020      	movs	r0, r4
 8007526:	1a9b      	subs	r3, r3, r2
 8007528:	4098      	lsls	r0, r3
 800752a:	e7f2      	b.n	8007512 <_dtoa_r+0x1fe>
 800752c:	9016      	str	r0, [sp, #88]	; 0x58
 800752e:	e7ba      	b.n	80074a6 <_dtoa_r+0x192>
 8007530:	920c      	str	r2, [sp, #48]	; 0x30
 8007532:	e7c3      	b.n	80074bc <_dtoa_r+0x1a8>
 8007534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007536:	9a03      	ldr	r2, [sp, #12]
 8007538:	1a9b      	subs	r3, r3, r2
 800753a:	930a      	str	r3, [sp, #40]	; 0x28
 800753c:	4253      	negs	r3, r2
 800753e:	930d      	str	r3, [sp, #52]	; 0x34
 8007540:	2300      	movs	r3, #0
 8007542:	9313      	str	r3, [sp, #76]	; 0x4c
 8007544:	e7c5      	b.n	80074d2 <_dtoa_r+0x1be>
 8007546:	2300      	movs	r3, #0
 8007548:	930f      	str	r3, [sp, #60]	; 0x3c
 800754a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800754c:	930b      	str	r3, [sp, #44]	; 0x2c
 800754e:	9307      	str	r3, [sp, #28]
 8007550:	2b00      	cmp	r3, #0
 8007552:	dc13      	bgt.n	800757c <_dtoa_r+0x268>
 8007554:	2301      	movs	r3, #1
 8007556:	001a      	movs	r2, r3
 8007558:	930b      	str	r3, [sp, #44]	; 0x2c
 800755a:	9307      	str	r3, [sp, #28]
 800755c:	9223      	str	r2, [sp, #140]	; 0x8c
 800755e:	e00d      	b.n	800757c <_dtoa_r+0x268>
 8007560:	2301      	movs	r3, #1
 8007562:	e7f1      	b.n	8007548 <_dtoa_r+0x234>
 8007564:	2300      	movs	r3, #0
 8007566:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007568:	930f      	str	r3, [sp, #60]	; 0x3c
 800756a:	4694      	mov	ip, r2
 800756c:	9b03      	ldr	r3, [sp, #12]
 800756e:	4463      	add	r3, ip
 8007570:	930b      	str	r3, [sp, #44]	; 0x2c
 8007572:	3301      	adds	r3, #1
 8007574:	9307      	str	r3, [sp, #28]
 8007576:	2b00      	cmp	r3, #0
 8007578:	dc00      	bgt.n	800757c <_dtoa_r+0x268>
 800757a:	2301      	movs	r3, #1
 800757c:	9a04      	ldr	r2, [sp, #16]
 800757e:	2100      	movs	r1, #0
 8007580:	69d0      	ldr	r0, [r2, #28]
 8007582:	2204      	movs	r2, #4
 8007584:	0015      	movs	r5, r2
 8007586:	3514      	adds	r5, #20
 8007588:	429d      	cmp	r5, r3
 800758a:	d91b      	bls.n	80075c4 <_dtoa_r+0x2b0>
 800758c:	6041      	str	r1, [r0, #4]
 800758e:	9804      	ldr	r0, [sp, #16]
 8007590:	f000 fdd6 	bl	8008140 <_Balloc>
 8007594:	9006      	str	r0, [sp, #24]
 8007596:	2800      	cmp	r0, #0
 8007598:	d117      	bne.n	80075ca <_dtoa_r+0x2b6>
 800759a:	21b0      	movs	r1, #176	; 0xb0
 800759c:	4b42      	ldr	r3, [pc, #264]	; (80076a8 <_dtoa_r+0x394>)
 800759e:	482e      	ldr	r0, [pc, #184]	; (8007658 <_dtoa_r+0x344>)
 80075a0:	9a06      	ldr	r2, [sp, #24]
 80075a2:	31ff      	adds	r1, #255	; 0xff
 80075a4:	e6cb      	b.n	800733e <_dtoa_r+0x2a>
 80075a6:	2301      	movs	r3, #1
 80075a8:	e7dd      	b.n	8007566 <_dtoa_r+0x252>
 80075aa:	2300      	movs	r3, #0
 80075ac:	940f      	str	r4, [sp, #60]	; 0x3c
 80075ae:	9322      	str	r3, [sp, #136]	; 0x88
 80075b0:	3b01      	subs	r3, #1
 80075b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80075b4:	9307      	str	r3, [sp, #28]
 80075b6:	2200      	movs	r2, #0
 80075b8:	3313      	adds	r3, #19
 80075ba:	e7cf      	b.n	800755c <_dtoa_r+0x248>
 80075bc:	2301      	movs	r3, #1
 80075be:	930f      	str	r3, [sp, #60]	; 0x3c
 80075c0:	3b02      	subs	r3, #2
 80075c2:	e7f6      	b.n	80075b2 <_dtoa_r+0x29e>
 80075c4:	3101      	adds	r1, #1
 80075c6:	0052      	lsls	r2, r2, #1
 80075c8:	e7dc      	b.n	8007584 <_dtoa_r+0x270>
 80075ca:	9b04      	ldr	r3, [sp, #16]
 80075cc:	9a06      	ldr	r2, [sp, #24]
 80075ce:	69db      	ldr	r3, [r3, #28]
 80075d0:	601a      	str	r2, [r3, #0]
 80075d2:	9b07      	ldr	r3, [sp, #28]
 80075d4:	2b0e      	cmp	r3, #14
 80075d6:	d900      	bls.n	80075da <_dtoa_r+0x2c6>
 80075d8:	e0e5      	b.n	80077a6 <_dtoa_r+0x492>
 80075da:	2c00      	cmp	r4, #0
 80075dc:	d100      	bne.n	80075e0 <_dtoa_r+0x2cc>
 80075de:	e0e2      	b.n	80077a6 <_dtoa_r+0x492>
 80075e0:	9b03      	ldr	r3, [sp, #12]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	dd64      	ble.n	80076b0 <_dtoa_r+0x39c>
 80075e6:	210f      	movs	r1, #15
 80075e8:	9a03      	ldr	r2, [sp, #12]
 80075ea:	4b2b      	ldr	r3, [pc, #172]	; (8007698 <_dtoa_r+0x384>)
 80075ec:	400a      	ands	r2, r1
 80075ee:	00d2      	lsls	r2, r2, #3
 80075f0:	189b      	adds	r3, r3, r2
 80075f2:	681e      	ldr	r6, [r3, #0]
 80075f4:	685f      	ldr	r7, [r3, #4]
 80075f6:	9b03      	ldr	r3, [sp, #12]
 80075f8:	2402      	movs	r4, #2
 80075fa:	111d      	asrs	r5, r3, #4
 80075fc:	05db      	lsls	r3, r3, #23
 80075fe:	d50a      	bpl.n	8007616 <_dtoa_r+0x302>
 8007600:	4b2a      	ldr	r3, [pc, #168]	; (80076ac <_dtoa_r+0x398>)
 8007602:	400d      	ands	r5, r1
 8007604:	6a1a      	ldr	r2, [r3, #32]
 8007606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007608:	9810      	ldr	r0, [sp, #64]	; 0x40
 800760a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800760c:	f7f9 fcfa 	bl	8001004 <__aeabi_ddiv>
 8007610:	9008      	str	r0, [sp, #32]
 8007612:	9109      	str	r1, [sp, #36]	; 0x24
 8007614:	3401      	adds	r4, #1
 8007616:	4b25      	ldr	r3, [pc, #148]	; (80076ac <_dtoa_r+0x398>)
 8007618:	930e      	str	r3, [sp, #56]	; 0x38
 800761a:	2d00      	cmp	r5, #0
 800761c:	d108      	bne.n	8007630 <_dtoa_r+0x31c>
 800761e:	9808      	ldr	r0, [sp, #32]
 8007620:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007622:	0032      	movs	r2, r6
 8007624:	003b      	movs	r3, r7
 8007626:	f7f9 fced 	bl	8001004 <__aeabi_ddiv>
 800762a:	9008      	str	r0, [sp, #32]
 800762c:	9109      	str	r1, [sp, #36]	; 0x24
 800762e:	e05a      	b.n	80076e6 <_dtoa_r+0x3d2>
 8007630:	2301      	movs	r3, #1
 8007632:	421d      	tst	r5, r3
 8007634:	d009      	beq.n	800764a <_dtoa_r+0x336>
 8007636:	18e4      	adds	r4, r4, r3
 8007638:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800763a:	0030      	movs	r0, r6
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	0039      	movs	r1, r7
 8007642:	f7fa f8d9 	bl	80017f8 <__aeabi_dmul>
 8007646:	0006      	movs	r6, r0
 8007648:	000f      	movs	r7, r1
 800764a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800764c:	106d      	asrs	r5, r5, #1
 800764e:	3308      	adds	r3, #8
 8007650:	e7e2      	b.n	8007618 <_dtoa_r+0x304>
 8007652:	46c0      	nop			; (mov r8, r8)
 8007654:	080095e1 	.word	0x080095e1
 8007658:	080095f8 	.word	0x080095f8
 800765c:	7ff00000 	.word	0x7ff00000
 8007660:	0000270f 	.word	0x0000270f
 8007664:	080095dd 	.word	0x080095dd
 8007668:	080095e0 	.word	0x080095e0
 800766c:	080095b0 	.word	0x080095b0
 8007670:	080095b1 	.word	0x080095b1
 8007674:	3ff00000 	.word	0x3ff00000
 8007678:	fffffc01 	.word	0xfffffc01
 800767c:	3ff80000 	.word	0x3ff80000
 8007680:	636f4361 	.word	0x636f4361
 8007684:	3fd287a7 	.word	0x3fd287a7
 8007688:	8b60c8b3 	.word	0x8b60c8b3
 800768c:	3fc68a28 	.word	0x3fc68a28
 8007690:	509f79fb 	.word	0x509f79fb
 8007694:	3fd34413 	.word	0x3fd34413
 8007698:	080096e8 	.word	0x080096e8
 800769c:	00000432 	.word	0x00000432
 80076a0:	00000412 	.word	0x00000412
 80076a4:	fe100000 	.word	0xfe100000
 80076a8:	08009650 	.word	0x08009650
 80076ac:	080096c0 	.word	0x080096c0
 80076b0:	9b03      	ldr	r3, [sp, #12]
 80076b2:	2402      	movs	r4, #2
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d016      	beq.n	80076e6 <_dtoa_r+0x3d2>
 80076b8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80076ba:	9911      	ldr	r1, [sp, #68]	; 0x44
 80076bc:	220f      	movs	r2, #15
 80076be:	425d      	negs	r5, r3
 80076c0:	402a      	ands	r2, r5
 80076c2:	4bdd      	ldr	r3, [pc, #884]	; (8007a38 <_dtoa_r+0x724>)
 80076c4:	00d2      	lsls	r2, r2, #3
 80076c6:	189b      	adds	r3, r3, r2
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	f7fa f894 	bl	80017f8 <__aeabi_dmul>
 80076d0:	2701      	movs	r7, #1
 80076d2:	2300      	movs	r3, #0
 80076d4:	9008      	str	r0, [sp, #32]
 80076d6:	9109      	str	r1, [sp, #36]	; 0x24
 80076d8:	4ed8      	ldr	r6, [pc, #864]	; (8007a3c <_dtoa_r+0x728>)
 80076da:	112d      	asrs	r5, r5, #4
 80076dc:	2d00      	cmp	r5, #0
 80076de:	d000      	beq.n	80076e2 <_dtoa_r+0x3ce>
 80076e0:	e091      	b.n	8007806 <_dtoa_r+0x4f2>
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d1a1      	bne.n	800762a <_dtoa_r+0x316>
 80076e6:	9e08      	ldr	r6, [sp, #32]
 80076e8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80076ea:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d100      	bne.n	80076f2 <_dtoa_r+0x3de>
 80076f0:	e094      	b.n	800781c <_dtoa_r+0x508>
 80076f2:	2200      	movs	r2, #0
 80076f4:	0030      	movs	r0, r6
 80076f6:	0039      	movs	r1, r7
 80076f8:	4bd1      	ldr	r3, [pc, #836]	; (8007a40 <_dtoa_r+0x72c>)
 80076fa:	f7f8 fead 	bl	8000458 <__aeabi_dcmplt>
 80076fe:	2800      	cmp	r0, #0
 8007700:	d100      	bne.n	8007704 <_dtoa_r+0x3f0>
 8007702:	e08b      	b.n	800781c <_dtoa_r+0x508>
 8007704:	9b07      	ldr	r3, [sp, #28]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d100      	bne.n	800770c <_dtoa_r+0x3f8>
 800770a:	e087      	b.n	800781c <_dtoa_r+0x508>
 800770c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800770e:	2b00      	cmp	r3, #0
 8007710:	dd45      	ble.n	800779e <_dtoa_r+0x48a>
 8007712:	9b03      	ldr	r3, [sp, #12]
 8007714:	2200      	movs	r2, #0
 8007716:	3b01      	subs	r3, #1
 8007718:	930e      	str	r3, [sp, #56]	; 0x38
 800771a:	0030      	movs	r0, r6
 800771c:	4bc9      	ldr	r3, [pc, #804]	; (8007a44 <_dtoa_r+0x730>)
 800771e:	0039      	movs	r1, r7
 8007720:	f7fa f86a 	bl	80017f8 <__aeabi_dmul>
 8007724:	9008      	str	r0, [sp, #32]
 8007726:	9109      	str	r1, [sp, #36]	; 0x24
 8007728:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800772a:	3401      	adds	r4, #1
 800772c:	0020      	movs	r0, r4
 800772e:	9e08      	ldr	r6, [sp, #32]
 8007730:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007732:	9312      	str	r3, [sp, #72]	; 0x48
 8007734:	f7fa fef8 	bl	8002528 <__aeabi_i2d>
 8007738:	0032      	movs	r2, r6
 800773a:	003b      	movs	r3, r7
 800773c:	f7fa f85c 	bl	80017f8 <__aeabi_dmul>
 8007740:	2200      	movs	r2, #0
 8007742:	4bc1      	ldr	r3, [pc, #772]	; (8007a48 <_dtoa_r+0x734>)
 8007744:	f7f9 f8fe 	bl	8000944 <__aeabi_dadd>
 8007748:	4ac0      	ldr	r2, [pc, #768]	; (8007a4c <_dtoa_r+0x738>)
 800774a:	9014      	str	r0, [sp, #80]	; 0x50
 800774c:	9115      	str	r1, [sp, #84]	; 0x54
 800774e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007750:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8007752:	4694      	mov	ip, r2
 8007754:	9308      	str	r3, [sp, #32]
 8007756:	9409      	str	r4, [sp, #36]	; 0x24
 8007758:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800775a:	4463      	add	r3, ip
 800775c:	9318      	str	r3, [sp, #96]	; 0x60
 800775e:	9309      	str	r3, [sp, #36]	; 0x24
 8007760:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007762:	2b00      	cmp	r3, #0
 8007764:	d15e      	bne.n	8007824 <_dtoa_r+0x510>
 8007766:	2200      	movs	r2, #0
 8007768:	4bb9      	ldr	r3, [pc, #740]	; (8007a50 <_dtoa_r+0x73c>)
 800776a:	0030      	movs	r0, r6
 800776c:	0039      	movs	r1, r7
 800776e:	f7fa fb05 	bl	8001d7c <__aeabi_dsub>
 8007772:	9a08      	ldr	r2, [sp, #32]
 8007774:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007776:	0004      	movs	r4, r0
 8007778:	000d      	movs	r5, r1
 800777a:	f7f8 fe81 	bl	8000480 <__aeabi_dcmpgt>
 800777e:	2800      	cmp	r0, #0
 8007780:	d000      	beq.n	8007784 <_dtoa_r+0x470>
 8007782:	e2b3      	b.n	8007cec <_dtoa_r+0x9d8>
 8007784:	48b3      	ldr	r0, [pc, #716]	; (8007a54 <_dtoa_r+0x740>)
 8007786:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007788:	4684      	mov	ip, r0
 800778a:	4461      	add	r1, ip
 800778c:	000b      	movs	r3, r1
 800778e:	0020      	movs	r0, r4
 8007790:	0029      	movs	r1, r5
 8007792:	9a08      	ldr	r2, [sp, #32]
 8007794:	f7f8 fe60 	bl	8000458 <__aeabi_dcmplt>
 8007798:	2800      	cmp	r0, #0
 800779a:	d000      	beq.n	800779e <_dtoa_r+0x48a>
 800779c:	e2a3      	b.n	8007ce6 <_dtoa_r+0x9d2>
 800779e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80077a0:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80077a2:	9308      	str	r3, [sp, #32]
 80077a4:	9409      	str	r4, [sp, #36]	; 0x24
 80077a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	da00      	bge.n	80077ae <_dtoa_r+0x49a>
 80077ac:	e179      	b.n	8007aa2 <_dtoa_r+0x78e>
 80077ae:	9a03      	ldr	r2, [sp, #12]
 80077b0:	2a0e      	cmp	r2, #14
 80077b2:	dd00      	ble.n	80077b6 <_dtoa_r+0x4a2>
 80077b4:	e175      	b.n	8007aa2 <_dtoa_r+0x78e>
 80077b6:	4ba0      	ldr	r3, [pc, #640]	; (8007a38 <_dtoa_r+0x724>)
 80077b8:	00d2      	lsls	r2, r2, #3
 80077ba:	189b      	adds	r3, r3, r2
 80077bc:	681e      	ldr	r6, [r3, #0]
 80077be:	685f      	ldr	r7, [r3, #4]
 80077c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	db00      	blt.n	80077c8 <_dtoa_r+0x4b4>
 80077c6:	e0e5      	b.n	8007994 <_dtoa_r+0x680>
 80077c8:	9b07      	ldr	r3, [sp, #28]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	dd00      	ble.n	80077d0 <_dtoa_r+0x4bc>
 80077ce:	e0e1      	b.n	8007994 <_dtoa_r+0x680>
 80077d0:	d000      	beq.n	80077d4 <_dtoa_r+0x4c0>
 80077d2:	e288      	b.n	8007ce6 <_dtoa_r+0x9d2>
 80077d4:	2200      	movs	r2, #0
 80077d6:	0030      	movs	r0, r6
 80077d8:	0039      	movs	r1, r7
 80077da:	4b9d      	ldr	r3, [pc, #628]	; (8007a50 <_dtoa_r+0x73c>)
 80077dc:	f7fa f80c 	bl	80017f8 <__aeabi_dmul>
 80077e0:	9a08      	ldr	r2, [sp, #32]
 80077e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077e4:	f7f8 fe56 	bl	8000494 <__aeabi_dcmpge>
 80077e8:	9e07      	ldr	r6, [sp, #28]
 80077ea:	0037      	movs	r7, r6
 80077ec:	2800      	cmp	r0, #0
 80077ee:	d000      	beq.n	80077f2 <_dtoa_r+0x4de>
 80077f0:	e25f      	b.n	8007cb2 <_dtoa_r+0x99e>
 80077f2:	9b06      	ldr	r3, [sp, #24]
 80077f4:	9a06      	ldr	r2, [sp, #24]
 80077f6:	3301      	adds	r3, #1
 80077f8:	9308      	str	r3, [sp, #32]
 80077fa:	2331      	movs	r3, #49	; 0x31
 80077fc:	7013      	strb	r3, [r2, #0]
 80077fe:	9b03      	ldr	r3, [sp, #12]
 8007800:	3301      	adds	r3, #1
 8007802:	9303      	str	r3, [sp, #12]
 8007804:	e25a      	b.n	8007cbc <_dtoa_r+0x9a8>
 8007806:	423d      	tst	r5, r7
 8007808:	d005      	beq.n	8007816 <_dtoa_r+0x502>
 800780a:	6832      	ldr	r2, [r6, #0]
 800780c:	6873      	ldr	r3, [r6, #4]
 800780e:	f7f9 fff3 	bl	80017f8 <__aeabi_dmul>
 8007812:	003b      	movs	r3, r7
 8007814:	3401      	adds	r4, #1
 8007816:	106d      	asrs	r5, r5, #1
 8007818:	3608      	adds	r6, #8
 800781a:	e75f      	b.n	80076dc <_dtoa_r+0x3c8>
 800781c:	9b03      	ldr	r3, [sp, #12]
 800781e:	930e      	str	r3, [sp, #56]	; 0x38
 8007820:	9b07      	ldr	r3, [sp, #28]
 8007822:	e783      	b.n	800772c <_dtoa_r+0x418>
 8007824:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007826:	4b84      	ldr	r3, [pc, #528]	; (8007a38 <_dtoa_r+0x724>)
 8007828:	3a01      	subs	r2, #1
 800782a:	00d2      	lsls	r2, r2, #3
 800782c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800782e:	189b      	adds	r3, r3, r2
 8007830:	9c08      	ldr	r4, [sp, #32]
 8007832:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	2900      	cmp	r1, #0
 800783a:	d051      	beq.n	80078e0 <_dtoa_r+0x5cc>
 800783c:	2000      	movs	r0, #0
 800783e:	4986      	ldr	r1, [pc, #536]	; (8007a58 <_dtoa_r+0x744>)
 8007840:	f7f9 fbe0 	bl	8001004 <__aeabi_ddiv>
 8007844:	0022      	movs	r2, r4
 8007846:	002b      	movs	r3, r5
 8007848:	f7fa fa98 	bl	8001d7c <__aeabi_dsub>
 800784c:	9a06      	ldr	r2, [sp, #24]
 800784e:	0004      	movs	r4, r0
 8007850:	4694      	mov	ip, r2
 8007852:	000d      	movs	r5, r1
 8007854:	9b06      	ldr	r3, [sp, #24]
 8007856:	9314      	str	r3, [sp, #80]	; 0x50
 8007858:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800785a:	4463      	add	r3, ip
 800785c:	9318      	str	r3, [sp, #96]	; 0x60
 800785e:	0039      	movs	r1, r7
 8007860:	0030      	movs	r0, r6
 8007862:	f7fa fe2b 	bl	80024bc <__aeabi_d2iz>
 8007866:	9012      	str	r0, [sp, #72]	; 0x48
 8007868:	f7fa fe5e 	bl	8002528 <__aeabi_i2d>
 800786c:	0002      	movs	r2, r0
 800786e:	000b      	movs	r3, r1
 8007870:	0030      	movs	r0, r6
 8007872:	0039      	movs	r1, r7
 8007874:	f7fa fa82 	bl	8001d7c <__aeabi_dsub>
 8007878:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800787a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800787c:	3301      	adds	r3, #1
 800787e:	9308      	str	r3, [sp, #32]
 8007880:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007882:	0006      	movs	r6, r0
 8007884:	3330      	adds	r3, #48	; 0x30
 8007886:	7013      	strb	r3, [r2, #0]
 8007888:	0022      	movs	r2, r4
 800788a:	002b      	movs	r3, r5
 800788c:	000f      	movs	r7, r1
 800788e:	f7f8 fde3 	bl	8000458 <__aeabi_dcmplt>
 8007892:	2800      	cmp	r0, #0
 8007894:	d174      	bne.n	8007980 <_dtoa_r+0x66c>
 8007896:	0032      	movs	r2, r6
 8007898:	003b      	movs	r3, r7
 800789a:	2000      	movs	r0, #0
 800789c:	4968      	ldr	r1, [pc, #416]	; (8007a40 <_dtoa_r+0x72c>)
 800789e:	f7fa fa6d 	bl	8001d7c <__aeabi_dsub>
 80078a2:	0022      	movs	r2, r4
 80078a4:	002b      	movs	r3, r5
 80078a6:	f7f8 fdd7 	bl	8000458 <__aeabi_dcmplt>
 80078aa:	2800      	cmp	r0, #0
 80078ac:	d000      	beq.n	80078b0 <_dtoa_r+0x59c>
 80078ae:	e0d7      	b.n	8007a60 <_dtoa_r+0x74c>
 80078b0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80078b2:	9a08      	ldr	r2, [sp, #32]
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d100      	bne.n	80078ba <_dtoa_r+0x5a6>
 80078b8:	e771      	b.n	800779e <_dtoa_r+0x48a>
 80078ba:	2200      	movs	r2, #0
 80078bc:	0020      	movs	r0, r4
 80078be:	0029      	movs	r1, r5
 80078c0:	4b60      	ldr	r3, [pc, #384]	; (8007a44 <_dtoa_r+0x730>)
 80078c2:	f7f9 ff99 	bl	80017f8 <__aeabi_dmul>
 80078c6:	4b5f      	ldr	r3, [pc, #380]	; (8007a44 <_dtoa_r+0x730>)
 80078c8:	0004      	movs	r4, r0
 80078ca:	000d      	movs	r5, r1
 80078cc:	0030      	movs	r0, r6
 80078ce:	0039      	movs	r1, r7
 80078d0:	2200      	movs	r2, #0
 80078d2:	f7f9 ff91 	bl	80017f8 <__aeabi_dmul>
 80078d6:	9b08      	ldr	r3, [sp, #32]
 80078d8:	0006      	movs	r6, r0
 80078da:	000f      	movs	r7, r1
 80078dc:	9314      	str	r3, [sp, #80]	; 0x50
 80078de:	e7be      	b.n	800785e <_dtoa_r+0x54a>
 80078e0:	0020      	movs	r0, r4
 80078e2:	0029      	movs	r1, r5
 80078e4:	f7f9 ff88 	bl	80017f8 <__aeabi_dmul>
 80078e8:	9a06      	ldr	r2, [sp, #24]
 80078ea:	9b06      	ldr	r3, [sp, #24]
 80078ec:	4694      	mov	ip, r2
 80078ee:	9308      	str	r3, [sp, #32]
 80078f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80078f2:	9014      	str	r0, [sp, #80]	; 0x50
 80078f4:	9115      	str	r1, [sp, #84]	; 0x54
 80078f6:	4463      	add	r3, ip
 80078f8:	9319      	str	r3, [sp, #100]	; 0x64
 80078fa:	0030      	movs	r0, r6
 80078fc:	0039      	movs	r1, r7
 80078fe:	f7fa fddd 	bl	80024bc <__aeabi_d2iz>
 8007902:	9018      	str	r0, [sp, #96]	; 0x60
 8007904:	f7fa fe10 	bl	8002528 <__aeabi_i2d>
 8007908:	0002      	movs	r2, r0
 800790a:	000b      	movs	r3, r1
 800790c:	0030      	movs	r0, r6
 800790e:	0039      	movs	r1, r7
 8007910:	f7fa fa34 	bl	8001d7c <__aeabi_dsub>
 8007914:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8007916:	9b08      	ldr	r3, [sp, #32]
 8007918:	3630      	adds	r6, #48	; 0x30
 800791a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800791c:	701e      	strb	r6, [r3, #0]
 800791e:	3301      	adds	r3, #1
 8007920:	0004      	movs	r4, r0
 8007922:	000d      	movs	r5, r1
 8007924:	9308      	str	r3, [sp, #32]
 8007926:	4293      	cmp	r3, r2
 8007928:	d12d      	bne.n	8007986 <_dtoa_r+0x672>
 800792a:	9814      	ldr	r0, [sp, #80]	; 0x50
 800792c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800792e:	9a06      	ldr	r2, [sp, #24]
 8007930:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007932:	4694      	mov	ip, r2
 8007934:	4463      	add	r3, ip
 8007936:	2200      	movs	r2, #0
 8007938:	9308      	str	r3, [sp, #32]
 800793a:	4b47      	ldr	r3, [pc, #284]	; (8007a58 <_dtoa_r+0x744>)
 800793c:	f7f9 f802 	bl	8000944 <__aeabi_dadd>
 8007940:	0002      	movs	r2, r0
 8007942:	000b      	movs	r3, r1
 8007944:	0020      	movs	r0, r4
 8007946:	0029      	movs	r1, r5
 8007948:	f7f8 fd9a 	bl	8000480 <__aeabi_dcmpgt>
 800794c:	2800      	cmp	r0, #0
 800794e:	d000      	beq.n	8007952 <_dtoa_r+0x63e>
 8007950:	e086      	b.n	8007a60 <_dtoa_r+0x74c>
 8007952:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007954:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007956:	2000      	movs	r0, #0
 8007958:	493f      	ldr	r1, [pc, #252]	; (8007a58 <_dtoa_r+0x744>)
 800795a:	f7fa fa0f 	bl	8001d7c <__aeabi_dsub>
 800795e:	0002      	movs	r2, r0
 8007960:	000b      	movs	r3, r1
 8007962:	0020      	movs	r0, r4
 8007964:	0029      	movs	r1, r5
 8007966:	f7f8 fd77 	bl	8000458 <__aeabi_dcmplt>
 800796a:	2800      	cmp	r0, #0
 800796c:	d100      	bne.n	8007970 <_dtoa_r+0x65c>
 800796e:	e716      	b.n	800779e <_dtoa_r+0x48a>
 8007970:	9b08      	ldr	r3, [sp, #32]
 8007972:	001a      	movs	r2, r3
 8007974:	3a01      	subs	r2, #1
 8007976:	9208      	str	r2, [sp, #32]
 8007978:	7812      	ldrb	r2, [r2, #0]
 800797a:	2a30      	cmp	r2, #48	; 0x30
 800797c:	d0f8      	beq.n	8007970 <_dtoa_r+0x65c>
 800797e:	9308      	str	r3, [sp, #32]
 8007980:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007982:	9303      	str	r3, [sp, #12]
 8007984:	e046      	b.n	8007a14 <_dtoa_r+0x700>
 8007986:	2200      	movs	r2, #0
 8007988:	4b2e      	ldr	r3, [pc, #184]	; (8007a44 <_dtoa_r+0x730>)
 800798a:	f7f9 ff35 	bl	80017f8 <__aeabi_dmul>
 800798e:	0006      	movs	r6, r0
 8007990:	000f      	movs	r7, r1
 8007992:	e7b2      	b.n	80078fa <_dtoa_r+0x5e6>
 8007994:	9b06      	ldr	r3, [sp, #24]
 8007996:	9a06      	ldr	r2, [sp, #24]
 8007998:	930a      	str	r3, [sp, #40]	; 0x28
 800799a:	9b07      	ldr	r3, [sp, #28]
 800799c:	9c08      	ldr	r4, [sp, #32]
 800799e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80079a0:	3b01      	subs	r3, #1
 80079a2:	189b      	adds	r3, r3, r2
 80079a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80079a6:	0032      	movs	r2, r6
 80079a8:	003b      	movs	r3, r7
 80079aa:	0020      	movs	r0, r4
 80079ac:	0029      	movs	r1, r5
 80079ae:	f7f9 fb29 	bl	8001004 <__aeabi_ddiv>
 80079b2:	f7fa fd83 	bl	80024bc <__aeabi_d2iz>
 80079b6:	9007      	str	r0, [sp, #28]
 80079b8:	f7fa fdb6 	bl	8002528 <__aeabi_i2d>
 80079bc:	0032      	movs	r2, r6
 80079be:	003b      	movs	r3, r7
 80079c0:	f7f9 ff1a 	bl	80017f8 <__aeabi_dmul>
 80079c4:	0002      	movs	r2, r0
 80079c6:	000b      	movs	r3, r1
 80079c8:	0020      	movs	r0, r4
 80079ca:	0029      	movs	r1, r5
 80079cc:	f7fa f9d6 	bl	8001d7c <__aeabi_dsub>
 80079d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079d2:	001a      	movs	r2, r3
 80079d4:	3201      	adds	r2, #1
 80079d6:	920a      	str	r2, [sp, #40]	; 0x28
 80079d8:	9208      	str	r2, [sp, #32]
 80079da:	9a07      	ldr	r2, [sp, #28]
 80079dc:	3230      	adds	r2, #48	; 0x30
 80079de:	701a      	strb	r2, [r3, #0]
 80079e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80079e2:	429a      	cmp	r2, r3
 80079e4:	d14f      	bne.n	8007a86 <_dtoa_r+0x772>
 80079e6:	0002      	movs	r2, r0
 80079e8:	000b      	movs	r3, r1
 80079ea:	f7f8 ffab 	bl	8000944 <__aeabi_dadd>
 80079ee:	0032      	movs	r2, r6
 80079f0:	003b      	movs	r3, r7
 80079f2:	0004      	movs	r4, r0
 80079f4:	000d      	movs	r5, r1
 80079f6:	f7f8 fd43 	bl	8000480 <__aeabi_dcmpgt>
 80079fa:	2800      	cmp	r0, #0
 80079fc:	d12e      	bne.n	8007a5c <_dtoa_r+0x748>
 80079fe:	0032      	movs	r2, r6
 8007a00:	003b      	movs	r3, r7
 8007a02:	0020      	movs	r0, r4
 8007a04:	0029      	movs	r1, r5
 8007a06:	f7f8 fd21 	bl	800044c <__aeabi_dcmpeq>
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	d002      	beq.n	8007a14 <_dtoa_r+0x700>
 8007a0e:	9b07      	ldr	r3, [sp, #28]
 8007a10:	07de      	lsls	r6, r3, #31
 8007a12:	d423      	bmi.n	8007a5c <_dtoa_r+0x748>
 8007a14:	9905      	ldr	r1, [sp, #20]
 8007a16:	9804      	ldr	r0, [sp, #16]
 8007a18:	f000 fbd6 	bl	80081c8 <_Bfree>
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	9a08      	ldr	r2, [sp, #32]
 8007a20:	7013      	strb	r3, [r2, #0]
 8007a22:	9b03      	ldr	r3, [sp, #12]
 8007a24:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007a26:	3301      	adds	r3, #1
 8007a28:	6013      	str	r3, [r2, #0]
 8007a2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d100      	bne.n	8007a32 <_dtoa_r+0x71e>
 8007a30:	e4ba      	b.n	80073a8 <_dtoa_r+0x94>
 8007a32:	9a08      	ldr	r2, [sp, #32]
 8007a34:	601a      	str	r2, [r3, #0]
 8007a36:	e4b7      	b.n	80073a8 <_dtoa_r+0x94>
 8007a38:	080096e8 	.word	0x080096e8
 8007a3c:	080096c0 	.word	0x080096c0
 8007a40:	3ff00000 	.word	0x3ff00000
 8007a44:	40240000 	.word	0x40240000
 8007a48:	401c0000 	.word	0x401c0000
 8007a4c:	fcc00000 	.word	0xfcc00000
 8007a50:	40140000 	.word	0x40140000
 8007a54:	7cc00000 	.word	0x7cc00000
 8007a58:	3fe00000 	.word	0x3fe00000
 8007a5c:	9b03      	ldr	r3, [sp, #12]
 8007a5e:	930e      	str	r3, [sp, #56]	; 0x38
 8007a60:	9b08      	ldr	r3, [sp, #32]
 8007a62:	9308      	str	r3, [sp, #32]
 8007a64:	3b01      	subs	r3, #1
 8007a66:	781a      	ldrb	r2, [r3, #0]
 8007a68:	2a39      	cmp	r2, #57	; 0x39
 8007a6a:	d108      	bne.n	8007a7e <_dtoa_r+0x76a>
 8007a6c:	9a06      	ldr	r2, [sp, #24]
 8007a6e:	429a      	cmp	r2, r3
 8007a70:	d1f7      	bne.n	8007a62 <_dtoa_r+0x74e>
 8007a72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a74:	9906      	ldr	r1, [sp, #24]
 8007a76:	3201      	adds	r2, #1
 8007a78:	920e      	str	r2, [sp, #56]	; 0x38
 8007a7a:	2230      	movs	r2, #48	; 0x30
 8007a7c:	700a      	strb	r2, [r1, #0]
 8007a7e:	781a      	ldrb	r2, [r3, #0]
 8007a80:	3201      	adds	r2, #1
 8007a82:	701a      	strb	r2, [r3, #0]
 8007a84:	e77c      	b.n	8007980 <_dtoa_r+0x66c>
 8007a86:	2200      	movs	r2, #0
 8007a88:	4ba9      	ldr	r3, [pc, #676]	; (8007d30 <_dtoa_r+0xa1c>)
 8007a8a:	f7f9 feb5 	bl	80017f8 <__aeabi_dmul>
 8007a8e:	2200      	movs	r2, #0
 8007a90:	2300      	movs	r3, #0
 8007a92:	0004      	movs	r4, r0
 8007a94:	000d      	movs	r5, r1
 8007a96:	f7f8 fcd9 	bl	800044c <__aeabi_dcmpeq>
 8007a9a:	2800      	cmp	r0, #0
 8007a9c:	d100      	bne.n	8007aa0 <_dtoa_r+0x78c>
 8007a9e:	e782      	b.n	80079a6 <_dtoa_r+0x692>
 8007aa0:	e7b8      	b.n	8007a14 <_dtoa_r+0x700>
 8007aa2:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8007aa4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8007aa6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007aa8:	2f00      	cmp	r7, #0
 8007aaa:	d012      	beq.n	8007ad2 <_dtoa_r+0x7be>
 8007aac:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007aae:	2a01      	cmp	r2, #1
 8007ab0:	dc6e      	bgt.n	8007b90 <_dtoa_r+0x87c>
 8007ab2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007ab4:	2a00      	cmp	r2, #0
 8007ab6:	d065      	beq.n	8007b84 <_dtoa_r+0x870>
 8007ab8:	4a9e      	ldr	r2, [pc, #632]	; (8007d34 <_dtoa_r+0xa20>)
 8007aba:	189b      	adds	r3, r3, r2
 8007abc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007abe:	2101      	movs	r1, #1
 8007ac0:	18d2      	adds	r2, r2, r3
 8007ac2:	920a      	str	r2, [sp, #40]	; 0x28
 8007ac4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ac6:	9804      	ldr	r0, [sp, #16]
 8007ac8:	18d3      	adds	r3, r2, r3
 8007aca:	930c      	str	r3, [sp, #48]	; 0x30
 8007acc:	f000 fc2c 	bl	8008328 <__i2b>
 8007ad0:	0007      	movs	r7, r0
 8007ad2:	2c00      	cmp	r4, #0
 8007ad4:	d00e      	beq.n	8007af4 <_dtoa_r+0x7e0>
 8007ad6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	dd0b      	ble.n	8007af4 <_dtoa_r+0x7e0>
 8007adc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ade:	0023      	movs	r3, r4
 8007ae0:	4294      	cmp	r4, r2
 8007ae2:	dd00      	ble.n	8007ae6 <_dtoa_r+0x7d2>
 8007ae4:	0013      	movs	r3, r2
 8007ae6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ae8:	1ae4      	subs	r4, r4, r3
 8007aea:	1ad2      	subs	r2, r2, r3
 8007aec:	920a      	str	r2, [sp, #40]	; 0x28
 8007aee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007af0:	1ad3      	subs	r3, r2, r3
 8007af2:	930c      	str	r3, [sp, #48]	; 0x30
 8007af4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d01e      	beq.n	8007b38 <_dtoa_r+0x824>
 8007afa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d05c      	beq.n	8007bba <_dtoa_r+0x8a6>
 8007b00:	2d00      	cmp	r5, #0
 8007b02:	dd10      	ble.n	8007b26 <_dtoa_r+0x812>
 8007b04:	0039      	movs	r1, r7
 8007b06:	002a      	movs	r2, r5
 8007b08:	9804      	ldr	r0, [sp, #16]
 8007b0a:	f000 fcd5 	bl	80084b8 <__pow5mult>
 8007b0e:	9a05      	ldr	r2, [sp, #20]
 8007b10:	0001      	movs	r1, r0
 8007b12:	0007      	movs	r7, r0
 8007b14:	9804      	ldr	r0, [sp, #16]
 8007b16:	f000 fc1f 	bl	8008358 <__multiply>
 8007b1a:	0006      	movs	r6, r0
 8007b1c:	9905      	ldr	r1, [sp, #20]
 8007b1e:	9804      	ldr	r0, [sp, #16]
 8007b20:	f000 fb52 	bl	80081c8 <_Bfree>
 8007b24:	9605      	str	r6, [sp, #20]
 8007b26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b28:	1b5a      	subs	r2, r3, r5
 8007b2a:	42ab      	cmp	r3, r5
 8007b2c:	d004      	beq.n	8007b38 <_dtoa_r+0x824>
 8007b2e:	9905      	ldr	r1, [sp, #20]
 8007b30:	9804      	ldr	r0, [sp, #16]
 8007b32:	f000 fcc1 	bl	80084b8 <__pow5mult>
 8007b36:	9005      	str	r0, [sp, #20]
 8007b38:	2101      	movs	r1, #1
 8007b3a:	9804      	ldr	r0, [sp, #16]
 8007b3c:	f000 fbf4 	bl	8008328 <__i2b>
 8007b40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007b42:	0006      	movs	r6, r0
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	dd3a      	ble.n	8007bbe <_dtoa_r+0x8aa>
 8007b48:	001a      	movs	r2, r3
 8007b4a:	0001      	movs	r1, r0
 8007b4c:	9804      	ldr	r0, [sp, #16]
 8007b4e:	f000 fcb3 	bl	80084b8 <__pow5mult>
 8007b52:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b54:	0006      	movs	r6, r0
 8007b56:	2500      	movs	r5, #0
 8007b58:	2b01      	cmp	r3, #1
 8007b5a:	dc38      	bgt.n	8007bce <_dtoa_r+0x8ba>
 8007b5c:	2500      	movs	r5, #0
 8007b5e:	9b08      	ldr	r3, [sp, #32]
 8007b60:	42ab      	cmp	r3, r5
 8007b62:	d130      	bne.n	8007bc6 <_dtoa_r+0x8b2>
 8007b64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b66:	031b      	lsls	r3, r3, #12
 8007b68:	42ab      	cmp	r3, r5
 8007b6a:	d12c      	bne.n	8007bc6 <_dtoa_r+0x8b2>
 8007b6c:	4b72      	ldr	r3, [pc, #456]	; (8007d38 <_dtoa_r+0xa24>)
 8007b6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b70:	4213      	tst	r3, r2
 8007b72:	d028      	beq.n	8007bc6 <_dtoa_r+0x8b2>
 8007b74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b76:	3501      	adds	r5, #1
 8007b78:	3301      	adds	r3, #1
 8007b7a:	930a      	str	r3, [sp, #40]	; 0x28
 8007b7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b7e:	3301      	adds	r3, #1
 8007b80:	930c      	str	r3, [sp, #48]	; 0x30
 8007b82:	e020      	b.n	8007bc6 <_dtoa_r+0x8b2>
 8007b84:	2336      	movs	r3, #54	; 0x36
 8007b86:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007b88:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8007b8a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007b8c:	1a9b      	subs	r3, r3, r2
 8007b8e:	e795      	b.n	8007abc <_dtoa_r+0x7a8>
 8007b90:	9b07      	ldr	r3, [sp, #28]
 8007b92:	1e5d      	subs	r5, r3, #1
 8007b94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b96:	42ab      	cmp	r3, r5
 8007b98:	db07      	blt.n	8007baa <_dtoa_r+0x896>
 8007b9a:	1b5d      	subs	r5, r3, r5
 8007b9c:	9b07      	ldr	r3, [sp, #28]
 8007b9e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	da8b      	bge.n	8007abc <_dtoa_r+0x7a8>
 8007ba4:	1ae4      	subs	r4, r4, r3
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	e788      	b.n	8007abc <_dtoa_r+0x7a8>
 8007baa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007bae:	1aeb      	subs	r3, r5, r3
 8007bb0:	18d3      	adds	r3, r2, r3
 8007bb2:	950d      	str	r5, [sp, #52]	; 0x34
 8007bb4:	9313      	str	r3, [sp, #76]	; 0x4c
 8007bb6:	2500      	movs	r5, #0
 8007bb8:	e7f0      	b.n	8007b9c <_dtoa_r+0x888>
 8007bba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007bbc:	e7b7      	b.n	8007b2e <_dtoa_r+0x81a>
 8007bbe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007bc0:	2500      	movs	r5, #0
 8007bc2:	2b01      	cmp	r3, #1
 8007bc4:	ddca      	ble.n	8007b5c <_dtoa_r+0x848>
 8007bc6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007bc8:	2001      	movs	r0, #1
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d008      	beq.n	8007be0 <_dtoa_r+0x8cc>
 8007bce:	6933      	ldr	r3, [r6, #16]
 8007bd0:	3303      	adds	r3, #3
 8007bd2:	009b      	lsls	r3, r3, #2
 8007bd4:	18f3      	adds	r3, r6, r3
 8007bd6:	6858      	ldr	r0, [r3, #4]
 8007bd8:	f000 fb5e 	bl	8008298 <__hi0bits>
 8007bdc:	2320      	movs	r3, #32
 8007bde:	1a18      	subs	r0, r3, r0
 8007be0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007be2:	1818      	adds	r0, r3, r0
 8007be4:	0002      	movs	r2, r0
 8007be6:	231f      	movs	r3, #31
 8007be8:	401a      	ands	r2, r3
 8007bea:	4218      	tst	r0, r3
 8007bec:	d047      	beq.n	8007c7e <_dtoa_r+0x96a>
 8007bee:	3301      	adds	r3, #1
 8007bf0:	1a9b      	subs	r3, r3, r2
 8007bf2:	2b04      	cmp	r3, #4
 8007bf4:	dd3f      	ble.n	8007c76 <_dtoa_r+0x962>
 8007bf6:	231c      	movs	r3, #28
 8007bf8:	1a9b      	subs	r3, r3, r2
 8007bfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bfc:	18e4      	adds	r4, r4, r3
 8007bfe:	18d2      	adds	r2, r2, r3
 8007c00:	920a      	str	r2, [sp, #40]	; 0x28
 8007c02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c04:	18d3      	adds	r3, r2, r3
 8007c06:	930c      	str	r3, [sp, #48]	; 0x30
 8007c08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	dd05      	ble.n	8007c1a <_dtoa_r+0x906>
 8007c0e:	001a      	movs	r2, r3
 8007c10:	9905      	ldr	r1, [sp, #20]
 8007c12:	9804      	ldr	r0, [sp, #16]
 8007c14:	f000 fcac 	bl	8008570 <__lshift>
 8007c18:	9005      	str	r0, [sp, #20]
 8007c1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	dd05      	ble.n	8007c2c <_dtoa_r+0x918>
 8007c20:	0031      	movs	r1, r6
 8007c22:	001a      	movs	r2, r3
 8007c24:	9804      	ldr	r0, [sp, #16]
 8007c26:	f000 fca3 	bl	8008570 <__lshift>
 8007c2a:	0006      	movs	r6, r0
 8007c2c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d027      	beq.n	8007c82 <_dtoa_r+0x96e>
 8007c32:	0031      	movs	r1, r6
 8007c34:	9805      	ldr	r0, [sp, #20]
 8007c36:	f000 fd09 	bl	800864c <__mcmp>
 8007c3a:	2800      	cmp	r0, #0
 8007c3c:	da21      	bge.n	8007c82 <_dtoa_r+0x96e>
 8007c3e:	9b03      	ldr	r3, [sp, #12]
 8007c40:	220a      	movs	r2, #10
 8007c42:	3b01      	subs	r3, #1
 8007c44:	9303      	str	r3, [sp, #12]
 8007c46:	9905      	ldr	r1, [sp, #20]
 8007c48:	2300      	movs	r3, #0
 8007c4a:	9804      	ldr	r0, [sp, #16]
 8007c4c:	f000 fae0 	bl	8008210 <__multadd>
 8007c50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c52:	9005      	str	r0, [sp, #20]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d100      	bne.n	8007c5a <_dtoa_r+0x946>
 8007c58:	e15d      	b.n	8007f16 <_dtoa_r+0xc02>
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	0039      	movs	r1, r7
 8007c5e:	220a      	movs	r2, #10
 8007c60:	9804      	ldr	r0, [sp, #16]
 8007c62:	f000 fad5 	bl	8008210 <__multadd>
 8007c66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c68:	0007      	movs	r7, r0
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	dc49      	bgt.n	8007d02 <_dtoa_r+0x9ee>
 8007c6e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c70:	2b02      	cmp	r3, #2
 8007c72:	dc0e      	bgt.n	8007c92 <_dtoa_r+0x97e>
 8007c74:	e045      	b.n	8007d02 <_dtoa_r+0x9ee>
 8007c76:	2b04      	cmp	r3, #4
 8007c78:	d0c6      	beq.n	8007c08 <_dtoa_r+0x8f4>
 8007c7a:	331c      	adds	r3, #28
 8007c7c:	e7bd      	b.n	8007bfa <_dtoa_r+0x8e6>
 8007c7e:	0013      	movs	r3, r2
 8007c80:	e7fb      	b.n	8007c7a <_dtoa_r+0x966>
 8007c82:	9b07      	ldr	r3, [sp, #28]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	dc36      	bgt.n	8007cf6 <_dtoa_r+0x9e2>
 8007c88:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c8a:	2b02      	cmp	r3, #2
 8007c8c:	dd33      	ble.n	8007cf6 <_dtoa_r+0x9e2>
 8007c8e:	9b07      	ldr	r3, [sp, #28]
 8007c90:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d10c      	bne.n	8007cb2 <_dtoa_r+0x99e>
 8007c98:	0031      	movs	r1, r6
 8007c9a:	2205      	movs	r2, #5
 8007c9c:	9804      	ldr	r0, [sp, #16]
 8007c9e:	f000 fab7 	bl	8008210 <__multadd>
 8007ca2:	0006      	movs	r6, r0
 8007ca4:	0001      	movs	r1, r0
 8007ca6:	9805      	ldr	r0, [sp, #20]
 8007ca8:	f000 fcd0 	bl	800864c <__mcmp>
 8007cac:	2800      	cmp	r0, #0
 8007cae:	dd00      	ble.n	8007cb2 <_dtoa_r+0x99e>
 8007cb0:	e59f      	b.n	80077f2 <_dtoa_r+0x4de>
 8007cb2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007cb4:	43db      	mvns	r3, r3
 8007cb6:	9303      	str	r3, [sp, #12]
 8007cb8:	9b06      	ldr	r3, [sp, #24]
 8007cba:	9308      	str	r3, [sp, #32]
 8007cbc:	2500      	movs	r5, #0
 8007cbe:	0031      	movs	r1, r6
 8007cc0:	9804      	ldr	r0, [sp, #16]
 8007cc2:	f000 fa81 	bl	80081c8 <_Bfree>
 8007cc6:	2f00      	cmp	r7, #0
 8007cc8:	d100      	bne.n	8007ccc <_dtoa_r+0x9b8>
 8007cca:	e6a3      	b.n	8007a14 <_dtoa_r+0x700>
 8007ccc:	2d00      	cmp	r5, #0
 8007cce:	d005      	beq.n	8007cdc <_dtoa_r+0x9c8>
 8007cd0:	42bd      	cmp	r5, r7
 8007cd2:	d003      	beq.n	8007cdc <_dtoa_r+0x9c8>
 8007cd4:	0029      	movs	r1, r5
 8007cd6:	9804      	ldr	r0, [sp, #16]
 8007cd8:	f000 fa76 	bl	80081c8 <_Bfree>
 8007cdc:	0039      	movs	r1, r7
 8007cde:	9804      	ldr	r0, [sp, #16]
 8007ce0:	f000 fa72 	bl	80081c8 <_Bfree>
 8007ce4:	e696      	b.n	8007a14 <_dtoa_r+0x700>
 8007ce6:	2600      	movs	r6, #0
 8007ce8:	0037      	movs	r7, r6
 8007cea:	e7e2      	b.n	8007cb2 <_dtoa_r+0x99e>
 8007cec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007cee:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8007cf0:	9303      	str	r3, [sp, #12]
 8007cf2:	0037      	movs	r7, r6
 8007cf4:	e57d      	b.n	80077f2 <_dtoa_r+0x4de>
 8007cf6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d100      	bne.n	8007cfe <_dtoa_r+0x9ea>
 8007cfc:	e0c3      	b.n	8007e86 <_dtoa_r+0xb72>
 8007cfe:	9b07      	ldr	r3, [sp, #28]
 8007d00:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d02:	2c00      	cmp	r4, #0
 8007d04:	dd05      	ble.n	8007d12 <_dtoa_r+0x9fe>
 8007d06:	0039      	movs	r1, r7
 8007d08:	0022      	movs	r2, r4
 8007d0a:	9804      	ldr	r0, [sp, #16]
 8007d0c:	f000 fc30 	bl	8008570 <__lshift>
 8007d10:	0007      	movs	r7, r0
 8007d12:	0038      	movs	r0, r7
 8007d14:	2d00      	cmp	r5, #0
 8007d16:	d024      	beq.n	8007d62 <_dtoa_r+0xa4e>
 8007d18:	6879      	ldr	r1, [r7, #4]
 8007d1a:	9804      	ldr	r0, [sp, #16]
 8007d1c:	f000 fa10 	bl	8008140 <_Balloc>
 8007d20:	1e04      	subs	r4, r0, #0
 8007d22:	d111      	bne.n	8007d48 <_dtoa_r+0xa34>
 8007d24:	0022      	movs	r2, r4
 8007d26:	4b05      	ldr	r3, [pc, #20]	; (8007d3c <_dtoa_r+0xa28>)
 8007d28:	4805      	ldr	r0, [pc, #20]	; (8007d40 <_dtoa_r+0xa2c>)
 8007d2a:	4906      	ldr	r1, [pc, #24]	; (8007d44 <_dtoa_r+0xa30>)
 8007d2c:	f7ff fb07 	bl	800733e <_dtoa_r+0x2a>
 8007d30:	40240000 	.word	0x40240000
 8007d34:	00000433 	.word	0x00000433
 8007d38:	7ff00000 	.word	0x7ff00000
 8007d3c:	08009650 	.word	0x08009650
 8007d40:	080095f8 	.word	0x080095f8
 8007d44:	000002ef 	.word	0x000002ef
 8007d48:	0039      	movs	r1, r7
 8007d4a:	693a      	ldr	r2, [r7, #16]
 8007d4c:	310c      	adds	r1, #12
 8007d4e:	3202      	adds	r2, #2
 8007d50:	0092      	lsls	r2, r2, #2
 8007d52:	300c      	adds	r0, #12
 8007d54:	f000 ffca 	bl	8008cec <memcpy>
 8007d58:	2201      	movs	r2, #1
 8007d5a:	0021      	movs	r1, r4
 8007d5c:	9804      	ldr	r0, [sp, #16]
 8007d5e:	f000 fc07 	bl	8008570 <__lshift>
 8007d62:	9b06      	ldr	r3, [sp, #24]
 8007d64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007d66:	9307      	str	r3, [sp, #28]
 8007d68:	3b01      	subs	r3, #1
 8007d6a:	189b      	adds	r3, r3, r2
 8007d6c:	2201      	movs	r2, #1
 8007d6e:	003d      	movs	r5, r7
 8007d70:	0007      	movs	r7, r0
 8007d72:	930e      	str	r3, [sp, #56]	; 0x38
 8007d74:	9b08      	ldr	r3, [sp, #32]
 8007d76:	4013      	ands	r3, r2
 8007d78:	930d      	str	r3, [sp, #52]	; 0x34
 8007d7a:	0031      	movs	r1, r6
 8007d7c:	9805      	ldr	r0, [sp, #20]
 8007d7e:	f7ff fa39 	bl	80071f4 <quorem>
 8007d82:	0029      	movs	r1, r5
 8007d84:	0004      	movs	r4, r0
 8007d86:	900b      	str	r0, [sp, #44]	; 0x2c
 8007d88:	9805      	ldr	r0, [sp, #20]
 8007d8a:	f000 fc5f 	bl	800864c <__mcmp>
 8007d8e:	003a      	movs	r2, r7
 8007d90:	900c      	str	r0, [sp, #48]	; 0x30
 8007d92:	0031      	movs	r1, r6
 8007d94:	9804      	ldr	r0, [sp, #16]
 8007d96:	f000 fc75 	bl	8008684 <__mdiff>
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	68c3      	ldr	r3, [r0, #12]
 8007d9e:	3430      	adds	r4, #48	; 0x30
 8007da0:	9008      	str	r0, [sp, #32]
 8007da2:	920a      	str	r2, [sp, #40]	; 0x28
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d104      	bne.n	8007db2 <_dtoa_r+0xa9e>
 8007da8:	0001      	movs	r1, r0
 8007daa:	9805      	ldr	r0, [sp, #20]
 8007dac:	f000 fc4e 	bl	800864c <__mcmp>
 8007db0:	900a      	str	r0, [sp, #40]	; 0x28
 8007db2:	9908      	ldr	r1, [sp, #32]
 8007db4:	9804      	ldr	r0, [sp, #16]
 8007db6:	f000 fa07 	bl	80081c8 <_Bfree>
 8007dba:	9b07      	ldr	r3, [sp, #28]
 8007dbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007dbe:	3301      	adds	r3, #1
 8007dc0:	9308      	str	r3, [sp, #32]
 8007dc2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	d109      	bne.n	8007de0 <_dtoa_r+0xacc>
 8007dcc:	2c39      	cmp	r4, #57	; 0x39
 8007dce:	d022      	beq.n	8007e16 <_dtoa_r+0xb02>
 8007dd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	dd01      	ble.n	8007dda <_dtoa_r+0xac6>
 8007dd6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007dd8:	3431      	adds	r4, #49	; 0x31
 8007dda:	9b07      	ldr	r3, [sp, #28]
 8007ddc:	701c      	strb	r4, [r3, #0]
 8007dde:	e76e      	b.n	8007cbe <_dtoa_r+0x9aa>
 8007de0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	db04      	blt.n	8007df0 <_dtoa_r+0xadc>
 8007de6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007de8:	4313      	orrs	r3, r2
 8007dea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007dec:	4313      	orrs	r3, r2
 8007dee:	d11e      	bne.n	8007e2e <_dtoa_r+0xb1a>
 8007df0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	ddf1      	ble.n	8007dda <_dtoa_r+0xac6>
 8007df6:	9905      	ldr	r1, [sp, #20]
 8007df8:	2201      	movs	r2, #1
 8007dfa:	9804      	ldr	r0, [sp, #16]
 8007dfc:	f000 fbb8 	bl	8008570 <__lshift>
 8007e00:	0031      	movs	r1, r6
 8007e02:	9005      	str	r0, [sp, #20]
 8007e04:	f000 fc22 	bl	800864c <__mcmp>
 8007e08:	2800      	cmp	r0, #0
 8007e0a:	dc02      	bgt.n	8007e12 <_dtoa_r+0xafe>
 8007e0c:	d1e5      	bne.n	8007dda <_dtoa_r+0xac6>
 8007e0e:	07e3      	lsls	r3, r4, #31
 8007e10:	d5e3      	bpl.n	8007dda <_dtoa_r+0xac6>
 8007e12:	2c39      	cmp	r4, #57	; 0x39
 8007e14:	d1df      	bne.n	8007dd6 <_dtoa_r+0xac2>
 8007e16:	2339      	movs	r3, #57	; 0x39
 8007e18:	9a07      	ldr	r2, [sp, #28]
 8007e1a:	7013      	strb	r3, [r2, #0]
 8007e1c:	9b08      	ldr	r3, [sp, #32]
 8007e1e:	9308      	str	r3, [sp, #32]
 8007e20:	3b01      	subs	r3, #1
 8007e22:	781a      	ldrb	r2, [r3, #0]
 8007e24:	2a39      	cmp	r2, #57	; 0x39
 8007e26:	d063      	beq.n	8007ef0 <_dtoa_r+0xbdc>
 8007e28:	3201      	adds	r2, #1
 8007e2a:	701a      	strb	r2, [r3, #0]
 8007e2c:	e747      	b.n	8007cbe <_dtoa_r+0x9aa>
 8007e2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	dd03      	ble.n	8007e3c <_dtoa_r+0xb28>
 8007e34:	2c39      	cmp	r4, #57	; 0x39
 8007e36:	d0ee      	beq.n	8007e16 <_dtoa_r+0xb02>
 8007e38:	3401      	adds	r4, #1
 8007e3a:	e7ce      	b.n	8007dda <_dtoa_r+0xac6>
 8007e3c:	9b07      	ldr	r3, [sp, #28]
 8007e3e:	9a07      	ldr	r2, [sp, #28]
 8007e40:	701c      	strb	r4, [r3, #0]
 8007e42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d03e      	beq.n	8007ec6 <_dtoa_r+0xbb2>
 8007e48:	2300      	movs	r3, #0
 8007e4a:	220a      	movs	r2, #10
 8007e4c:	9905      	ldr	r1, [sp, #20]
 8007e4e:	9804      	ldr	r0, [sp, #16]
 8007e50:	f000 f9de 	bl	8008210 <__multadd>
 8007e54:	2300      	movs	r3, #0
 8007e56:	9005      	str	r0, [sp, #20]
 8007e58:	220a      	movs	r2, #10
 8007e5a:	0029      	movs	r1, r5
 8007e5c:	9804      	ldr	r0, [sp, #16]
 8007e5e:	42bd      	cmp	r5, r7
 8007e60:	d106      	bne.n	8007e70 <_dtoa_r+0xb5c>
 8007e62:	f000 f9d5 	bl	8008210 <__multadd>
 8007e66:	0005      	movs	r5, r0
 8007e68:	0007      	movs	r7, r0
 8007e6a:	9b08      	ldr	r3, [sp, #32]
 8007e6c:	9307      	str	r3, [sp, #28]
 8007e6e:	e784      	b.n	8007d7a <_dtoa_r+0xa66>
 8007e70:	f000 f9ce 	bl	8008210 <__multadd>
 8007e74:	0039      	movs	r1, r7
 8007e76:	0005      	movs	r5, r0
 8007e78:	2300      	movs	r3, #0
 8007e7a:	220a      	movs	r2, #10
 8007e7c:	9804      	ldr	r0, [sp, #16]
 8007e7e:	f000 f9c7 	bl	8008210 <__multadd>
 8007e82:	0007      	movs	r7, r0
 8007e84:	e7f1      	b.n	8007e6a <_dtoa_r+0xb56>
 8007e86:	9b07      	ldr	r3, [sp, #28]
 8007e88:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e8a:	2500      	movs	r5, #0
 8007e8c:	0031      	movs	r1, r6
 8007e8e:	9805      	ldr	r0, [sp, #20]
 8007e90:	f7ff f9b0 	bl	80071f4 <quorem>
 8007e94:	9b06      	ldr	r3, [sp, #24]
 8007e96:	3030      	adds	r0, #48	; 0x30
 8007e98:	5558      	strb	r0, [r3, r5]
 8007e9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e9c:	3501      	adds	r5, #1
 8007e9e:	0004      	movs	r4, r0
 8007ea0:	42ab      	cmp	r3, r5
 8007ea2:	dd07      	ble.n	8007eb4 <_dtoa_r+0xba0>
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	220a      	movs	r2, #10
 8007ea8:	9905      	ldr	r1, [sp, #20]
 8007eaa:	9804      	ldr	r0, [sp, #16]
 8007eac:	f000 f9b0 	bl	8008210 <__multadd>
 8007eb0:	9005      	str	r0, [sp, #20]
 8007eb2:	e7eb      	b.n	8007e8c <_dtoa_r+0xb78>
 8007eb4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	2a00      	cmp	r2, #0
 8007eba:	dd00      	ble.n	8007ebe <_dtoa_r+0xbaa>
 8007ebc:	0013      	movs	r3, r2
 8007ebe:	2500      	movs	r5, #0
 8007ec0:	9a06      	ldr	r2, [sp, #24]
 8007ec2:	18d3      	adds	r3, r2, r3
 8007ec4:	9308      	str	r3, [sp, #32]
 8007ec6:	9905      	ldr	r1, [sp, #20]
 8007ec8:	2201      	movs	r2, #1
 8007eca:	9804      	ldr	r0, [sp, #16]
 8007ecc:	f000 fb50 	bl	8008570 <__lshift>
 8007ed0:	0031      	movs	r1, r6
 8007ed2:	9005      	str	r0, [sp, #20]
 8007ed4:	f000 fbba 	bl	800864c <__mcmp>
 8007ed8:	2800      	cmp	r0, #0
 8007eda:	dc9f      	bgt.n	8007e1c <_dtoa_r+0xb08>
 8007edc:	d101      	bne.n	8007ee2 <_dtoa_r+0xbce>
 8007ede:	07e4      	lsls	r4, r4, #31
 8007ee0:	d49c      	bmi.n	8007e1c <_dtoa_r+0xb08>
 8007ee2:	9b08      	ldr	r3, [sp, #32]
 8007ee4:	9308      	str	r3, [sp, #32]
 8007ee6:	3b01      	subs	r3, #1
 8007ee8:	781a      	ldrb	r2, [r3, #0]
 8007eea:	2a30      	cmp	r2, #48	; 0x30
 8007eec:	d0fa      	beq.n	8007ee4 <_dtoa_r+0xbd0>
 8007eee:	e6e6      	b.n	8007cbe <_dtoa_r+0x9aa>
 8007ef0:	9a06      	ldr	r2, [sp, #24]
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	d193      	bne.n	8007e1e <_dtoa_r+0xb0a>
 8007ef6:	9b03      	ldr	r3, [sp, #12]
 8007ef8:	3301      	adds	r3, #1
 8007efa:	9303      	str	r3, [sp, #12]
 8007efc:	2331      	movs	r3, #49	; 0x31
 8007efe:	7013      	strb	r3, [r2, #0]
 8007f00:	e6dd      	b.n	8007cbe <_dtoa_r+0x9aa>
 8007f02:	4b09      	ldr	r3, [pc, #36]	; (8007f28 <_dtoa_r+0xc14>)
 8007f04:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007f06:	9306      	str	r3, [sp, #24]
 8007f08:	4b08      	ldr	r3, [pc, #32]	; (8007f2c <_dtoa_r+0xc18>)
 8007f0a:	2a00      	cmp	r2, #0
 8007f0c:	d001      	beq.n	8007f12 <_dtoa_r+0xbfe>
 8007f0e:	f7ff fa49 	bl	80073a4 <_dtoa_r+0x90>
 8007f12:	f7ff fa49 	bl	80073a8 <_dtoa_r+0x94>
 8007f16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	dcb6      	bgt.n	8007e8a <_dtoa_r+0xb76>
 8007f1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007f1e:	2b02      	cmp	r3, #2
 8007f20:	dd00      	ble.n	8007f24 <_dtoa_r+0xc10>
 8007f22:	e6b6      	b.n	8007c92 <_dtoa_r+0x97e>
 8007f24:	e7b1      	b.n	8007e8a <_dtoa_r+0xb76>
 8007f26:	46c0      	nop			; (mov r8, r8)
 8007f28:	080095d4 	.word	0x080095d4
 8007f2c:	080095dc 	.word	0x080095dc

08007f30 <_free_r>:
 8007f30:	b570      	push	{r4, r5, r6, lr}
 8007f32:	0005      	movs	r5, r0
 8007f34:	2900      	cmp	r1, #0
 8007f36:	d010      	beq.n	8007f5a <_free_r+0x2a>
 8007f38:	1f0c      	subs	r4, r1, #4
 8007f3a:	6823      	ldr	r3, [r4, #0]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	da00      	bge.n	8007f42 <_free_r+0x12>
 8007f40:	18e4      	adds	r4, r4, r3
 8007f42:	0028      	movs	r0, r5
 8007f44:	f000 f8ec 	bl	8008120 <__malloc_lock>
 8007f48:	4a1d      	ldr	r2, [pc, #116]	; (8007fc0 <_free_r+0x90>)
 8007f4a:	6813      	ldr	r3, [r2, #0]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d105      	bne.n	8007f5c <_free_r+0x2c>
 8007f50:	6063      	str	r3, [r4, #4]
 8007f52:	6014      	str	r4, [r2, #0]
 8007f54:	0028      	movs	r0, r5
 8007f56:	f000 f8eb 	bl	8008130 <__malloc_unlock>
 8007f5a:	bd70      	pop	{r4, r5, r6, pc}
 8007f5c:	42a3      	cmp	r3, r4
 8007f5e:	d908      	bls.n	8007f72 <_free_r+0x42>
 8007f60:	6820      	ldr	r0, [r4, #0]
 8007f62:	1821      	adds	r1, r4, r0
 8007f64:	428b      	cmp	r3, r1
 8007f66:	d1f3      	bne.n	8007f50 <_free_r+0x20>
 8007f68:	6819      	ldr	r1, [r3, #0]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	1809      	adds	r1, r1, r0
 8007f6e:	6021      	str	r1, [r4, #0]
 8007f70:	e7ee      	b.n	8007f50 <_free_r+0x20>
 8007f72:	001a      	movs	r2, r3
 8007f74:	685b      	ldr	r3, [r3, #4]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d001      	beq.n	8007f7e <_free_r+0x4e>
 8007f7a:	42a3      	cmp	r3, r4
 8007f7c:	d9f9      	bls.n	8007f72 <_free_r+0x42>
 8007f7e:	6811      	ldr	r1, [r2, #0]
 8007f80:	1850      	adds	r0, r2, r1
 8007f82:	42a0      	cmp	r0, r4
 8007f84:	d10b      	bne.n	8007f9e <_free_r+0x6e>
 8007f86:	6820      	ldr	r0, [r4, #0]
 8007f88:	1809      	adds	r1, r1, r0
 8007f8a:	1850      	adds	r0, r2, r1
 8007f8c:	6011      	str	r1, [r2, #0]
 8007f8e:	4283      	cmp	r3, r0
 8007f90:	d1e0      	bne.n	8007f54 <_free_r+0x24>
 8007f92:	6818      	ldr	r0, [r3, #0]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	1841      	adds	r1, r0, r1
 8007f98:	6011      	str	r1, [r2, #0]
 8007f9a:	6053      	str	r3, [r2, #4]
 8007f9c:	e7da      	b.n	8007f54 <_free_r+0x24>
 8007f9e:	42a0      	cmp	r0, r4
 8007fa0:	d902      	bls.n	8007fa8 <_free_r+0x78>
 8007fa2:	230c      	movs	r3, #12
 8007fa4:	602b      	str	r3, [r5, #0]
 8007fa6:	e7d5      	b.n	8007f54 <_free_r+0x24>
 8007fa8:	6820      	ldr	r0, [r4, #0]
 8007faa:	1821      	adds	r1, r4, r0
 8007fac:	428b      	cmp	r3, r1
 8007fae:	d103      	bne.n	8007fb8 <_free_r+0x88>
 8007fb0:	6819      	ldr	r1, [r3, #0]
 8007fb2:	685b      	ldr	r3, [r3, #4]
 8007fb4:	1809      	adds	r1, r1, r0
 8007fb6:	6021      	str	r1, [r4, #0]
 8007fb8:	6063      	str	r3, [r4, #4]
 8007fba:	6054      	str	r4, [r2, #4]
 8007fbc:	e7ca      	b.n	8007f54 <_free_r+0x24>
 8007fbe:	46c0      	nop			; (mov r8, r8)
 8007fc0:	2000046c 	.word	0x2000046c

08007fc4 <malloc>:
 8007fc4:	b510      	push	{r4, lr}
 8007fc6:	4b03      	ldr	r3, [pc, #12]	; (8007fd4 <malloc+0x10>)
 8007fc8:	0001      	movs	r1, r0
 8007fca:	6818      	ldr	r0, [r3, #0]
 8007fcc:	f000 f826 	bl	800801c <_malloc_r>
 8007fd0:	bd10      	pop	{r4, pc}
 8007fd2:	46c0      	nop			; (mov r8, r8)
 8007fd4:	20000064 	.word	0x20000064

08007fd8 <sbrk_aligned>:
 8007fd8:	b570      	push	{r4, r5, r6, lr}
 8007fda:	4e0f      	ldr	r6, [pc, #60]	; (8008018 <sbrk_aligned+0x40>)
 8007fdc:	000d      	movs	r5, r1
 8007fde:	6831      	ldr	r1, [r6, #0]
 8007fe0:	0004      	movs	r4, r0
 8007fe2:	2900      	cmp	r1, #0
 8007fe4:	d102      	bne.n	8007fec <sbrk_aligned+0x14>
 8007fe6:	f000 fe6f 	bl	8008cc8 <_sbrk_r>
 8007fea:	6030      	str	r0, [r6, #0]
 8007fec:	0029      	movs	r1, r5
 8007fee:	0020      	movs	r0, r4
 8007ff0:	f000 fe6a 	bl	8008cc8 <_sbrk_r>
 8007ff4:	1c43      	adds	r3, r0, #1
 8007ff6:	d00a      	beq.n	800800e <sbrk_aligned+0x36>
 8007ff8:	2303      	movs	r3, #3
 8007ffa:	1cc5      	adds	r5, r0, #3
 8007ffc:	439d      	bics	r5, r3
 8007ffe:	42a8      	cmp	r0, r5
 8008000:	d007      	beq.n	8008012 <sbrk_aligned+0x3a>
 8008002:	1a29      	subs	r1, r5, r0
 8008004:	0020      	movs	r0, r4
 8008006:	f000 fe5f 	bl	8008cc8 <_sbrk_r>
 800800a:	3001      	adds	r0, #1
 800800c:	d101      	bne.n	8008012 <sbrk_aligned+0x3a>
 800800e:	2501      	movs	r5, #1
 8008010:	426d      	negs	r5, r5
 8008012:	0028      	movs	r0, r5
 8008014:	bd70      	pop	{r4, r5, r6, pc}
 8008016:	46c0      	nop			; (mov r8, r8)
 8008018:	20000470 	.word	0x20000470

0800801c <_malloc_r>:
 800801c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800801e:	2203      	movs	r2, #3
 8008020:	1ccb      	adds	r3, r1, #3
 8008022:	4393      	bics	r3, r2
 8008024:	3308      	adds	r3, #8
 8008026:	0006      	movs	r6, r0
 8008028:	001f      	movs	r7, r3
 800802a:	2b0c      	cmp	r3, #12
 800802c:	d238      	bcs.n	80080a0 <_malloc_r+0x84>
 800802e:	270c      	movs	r7, #12
 8008030:	42b9      	cmp	r1, r7
 8008032:	d837      	bhi.n	80080a4 <_malloc_r+0x88>
 8008034:	0030      	movs	r0, r6
 8008036:	f000 f873 	bl	8008120 <__malloc_lock>
 800803a:	4b38      	ldr	r3, [pc, #224]	; (800811c <_malloc_r+0x100>)
 800803c:	9300      	str	r3, [sp, #0]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	001c      	movs	r4, r3
 8008042:	2c00      	cmp	r4, #0
 8008044:	d133      	bne.n	80080ae <_malloc_r+0x92>
 8008046:	0039      	movs	r1, r7
 8008048:	0030      	movs	r0, r6
 800804a:	f7ff ffc5 	bl	8007fd8 <sbrk_aligned>
 800804e:	0004      	movs	r4, r0
 8008050:	1c43      	adds	r3, r0, #1
 8008052:	d15e      	bne.n	8008112 <_malloc_r+0xf6>
 8008054:	9b00      	ldr	r3, [sp, #0]
 8008056:	681c      	ldr	r4, [r3, #0]
 8008058:	0025      	movs	r5, r4
 800805a:	2d00      	cmp	r5, #0
 800805c:	d14e      	bne.n	80080fc <_malloc_r+0xe0>
 800805e:	2c00      	cmp	r4, #0
 8008060:	d051      	beq.n	8008106 <_malloc_r+0xea>
 8008062:	6823      	ldr	r3, [r4, #0]
 8008064:	0029      	movs	r1, r5
 8008066:	18e3      	adds	r3, r4, r3
 8008068:	0030      	movs	r0, r6
 800806a:	9301      	str	r3, [sp, #4]
 800806c:	f000 fe2c 	bl	8008cc8 <_sbrk_r>
 8008070:	9b01      	ldr	r3, [sp, #4]
 8008072:	4283      	cmp	r3, r0
 8008074:	d147      	bne.n	8008106 <_malloc_r+0xea>
 8008076:	6823      	ldr	r3, [r4, #0]
 8008078:	0030      	movs	r0, r6
 800807a:	1aff      	subs	r7, r7, r3
 800807c:	0039      	movs	r1, r7
 800807e:	f7ff ffab 	bl	8007fd8 <sbrk_aligned>
 8008082:	3001      	adds	r0, #1
 8008084:	d03f      	beq.n	8008106 <_malloc_r+0xea>
 8008086:	6823      	ldr	r3, [r4, #0]
 8008088:	19db      	adds	r3, r3, r7
 800808a:	6023      	str	r3, [r4, #0]
 800808c:	9b00      	ldr	r3, [sp, #0]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d040      	beq.n	8008116 <_malloc_r+0xfa>
 8008094:	685a      	ldr	r2, [r3, #4]
 8008096:	42a2      	cmp	r2, r4
 8008098:	d133      	bne.n	8008102 <_malloc_r+0xe6>
 800809a:	2200      	movs	r2, #0
 800809c:	605a      	str	r2, [r3, #4]
 800809e:	e014      	b.n	80080ca <_malloc_r+0xae>
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	dac5      	bge.n	8008030 <_malloc_r+0x14>
 80080a4:	230c      	movs	r3, #12
 80080a6:	2500      	movs	r5, #0
 80080a8:	6033      	str	r3, [r6, #0]
 80080aa:	0028      	movs	r0, r5
 80080ac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80080ae:	6821      	ldr	r1, [r4, #0]
 80080b0:	1bc9      	subs	r1, r1, r7
 80080b2:	d420      	bmi.n	80080f6 <_malloc_r+0xda>
 80080b4:	290b      	cmp	r1, #11
 80080b6:	d918      	bls.n	80080ea <_malloc_r+0xce>
 80080b8:	19e2      	adds	r2, r4, r7
 80080ba:	6027      	str	r7, [r4, #0]
 80080bc:	42a3      	cmp	r3, r4
 80080be:	d112      	bne.n	80080e6 <_malloc_r+0xca>
 80080c0:	9b00      	ldr	r3, [sp, #0]
 80080c2:	601a      	str	r2, [r3, #0]
 80080c4:	6863      	ldr	r3, [r4, #4]
 80080c6:	6011      	str	r1, [r2, #0]
 80080c8:	6053      	str	r3, [r2, #4]
 80080ca:	0030      	movs	r0, r6
 80080cc:	0025      	movs	r5, r4
 80080ce:	f000 f82f 	bl	8008130 <__malloc_unlock>
 80080d2:	2207      	movs	r2, #7
 80080d4:	350b      	adds	r5, #11
 80080d6:	1d23      	adds	r3, r4, #4
 80080d8:	4395      	bics	r5, r2
 80080da:	1aea      	subs	r2, r5, r3
 80080dc:	429d      	cmp	r5, r3
 80080de:	d0e4      	beq.n	80080aa <_malloc_r+0x8e>
 80080e0:	1b5b      	subs	r3, r3, r5
 80080e2:	50a3      	str	r3, [r4, r2]
 80080e4:	e7e1      	b.n	80080aa <_malloc_r+0x8e>
 80080e6:	605a      	str	r2, [r3, #4]
 80080e8:	e7ec      	b.n	80080c4 <_malloc_r+0xa8>
 80080ea:	6862      	ldr	r2, [r4, #4]
 80080ec:	42a3      	cmp	r3, r4
 80080ee:	d1d5      	bne.n	800809c <_malloc_r+0x80>
 80080f0:	9b00      	ldr	r3, [sp, #0]
 80080f2:	601a      	str	r2, [r3, #0]
 80080f4:	e7e9      	b.n	80080ca <_malloc_r+0xae>
 80080f6:	0023      	movs	r3, r4
 80080f8:	6864      	ldr	r4, [r4, #4]
 80080fa:	e7a2      	b.n	8008042 <_malloc_r+0x26>
 80080fc:	002c      	movs	r4, r5
 80080fe:	686d      	ldr	r5, [r5, #4]
 8008100:	e7ab      	b.n	800805a <_malloc_r+0x3e>
 8008102:	0013      	movs	r3, r2
 8008104:	e7c4      	b.n	8008090 <_malloc_r+0x74>
 8008106:	230c      	movs	r3, #12
 8008108:	0030      	movs	r0, r6
 800810a:	6033      	str	r3, [r6, #0]
 800810c:	f000 f810 	bl	8008130 <__malloc_unlock>
 8008110:	e7cb      	b.n	80080aa <_malloc_r+0x8e>
 8008112:	6027      	str	r7, [r4, #0]
 8008114:	e7d9      	b.n	80080ca <_malloc_r+0xae>
 8008116:	605b      	str	r3, [r3, #4]
 8008118:	deff      	udf	#255	; 0xff
 800811a:	46c0      	nop			; (mov r8, r8)
 800811c:	2000046c 	.word	0x2000046c

08008120 <__malloc_lock>:
 8008120:	b510      	push	{r4, lr}
 8008122:	4802      	ldr	r0, [pc, #8]	; (800812c <__malloc_lock+0xc>)
 8008124:	f7ff f859 	bl	80071da <__retarget_lock_acquire_recursive>
 8008128:	bd10      	pop	{r4, pc}
 800812a:	46c0      	nop			; (mov r8, r8)
 800812c:	20000468 	.word	0x20000468

08008130 <__malloc_unlock>:
 8008130:	b510      	push	{r4, lr}
 8008132:	4802      	ldr	r0, [pc, #8]	; (800813c <__malloc_unlock+0xc>)
 8008134:	f7ff f852 	bl	80071dc <__retarget_lock_release_recursive>
 8008138:	bd10      	pop	{r4, pc}
 800813a:	46c0      	nop			; (mov r8, r8)
 800813c:	20000468 	.word	0x20000468

08008140 <_Balloc>:
 8008140:	b570      	push	{r4, r5, r6, lr}
 8008142:	69c5      	ldr	r5, [r0, #28]
 8008144:	0006      	movs	r6, r0
 8008146:	000c      	movs	r4, r1
 8008148:	2d00      	cmp	r5, #0
 800814a:	d10e      	bne.n	800816a <_Balloc+0x2a>
 800814c:	2010      	movs	r0, #16
 800814e:	f7ff ff39 	bl	8007fc4 <malloc>
 8008152:	1e02      	subs	r2, r0, #0
 8008154:	61f0      	str	r0, [r6, #28]
 8008156:	d104      	bne.n	8008162 <_Balloc+0x22>
 8008158:	216b      	movs	r1, #107	; 0x6b
 800815a:	4b19      	ldr	r3, [pc, #100]	; (80081c0 <_Balloc+0x80>)
 800815c:	4819      	ldr	r0, [pc, #100]	; (80081c4 <_Balloc+0x84>)
 800815e:	f000 fdcf 	bl	8008d00 <__assert_func>
 8008162:	6045      	str	r5, [r0, #4]
 8008164:	6085      	str	r5, [r0, #8]
 8008166:	6005      	str	r5, [r0, #0]
 8008168:	60c5      	str	r5, [r0, #12]
 800816a:	69f5      	ldr	r5, [r6, #28]
 800816c:	68eb      	ldr	r3, [r5, #12]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d013      	beq.n	800819a <_Balloc+0x5a>
 8008172:	69f3      	ldr	r3, [r6, #28]
 8008174:	00a2      	lsls	r2, r4, #2
 8008176:	68db      	ldr	r3, [r3, #12]
 8008178:	189b      	adds	r3, r3, r2
 800817a:	6818      	ldr	r0, [r3, #0]
 800817c:	2800      	cmp	r0, #0
 800817e:	d118      	bne.n	80081b2 <_Balloc+0x72>
 8008180:	2101      	movs	r1, #1
 8008182:	000d      	movs	r5, r1
 8008184:	40a5      	lsls	r5, r4
 8008186:	1d6a      	adds	r2, r5, #5
 8008188:	0030      	movs	r0, r6
 800818a:	0092      	lsls	r2, r2, #2
 800818c:	f000 fdd6 	bl	8008d3c <_calloc_r>
 8008190:	2800      	cmp	r0, #0
 8008192:	d00c      	beq.n	80081ae <_Balloc+0x6e>
 8008194:	6044      	str	r4, [r0, #4]
 8008196:	6085      	str	r5, [r0, #8]
 8008198:	e00d      	b.n	80081b6 <_Balloc+0x76>
 800819a:	2221      	movs	r2, #33	; 0x21
 800819c:	2104      	movs	r1, #4
 800819e:	0030      	movs	r0, r6
 80081a0:	f000 fdcc 	bl	8008d3c <_calloc_r>
 80081a4:	69f3      	ldr	r3, [r6, #28]
 80081a6:	60e8      	str	r0, [r5, #12]
 80081a8:	68db      	ldr	r3, [r3, #12]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d1e1      	bne.n	8008172 <_Balloc+0x32>
 80081ae:	2000      	movs	r0, #0
 80081b0:	bd70      	pop	{r4, r5, r6, pc}
 80081b2:	6802      	ldr	r2, [r0, #0]
 80081b4:	601a      	str	r2, [r3, #0]
 80081b6:	2300      	movs	r3, #0
 80081b8:	6103      	str	r3, [r0, #16]
 80081ba:	60c3      	str	r3, [r0, #12]
 80081bc:	e7f8      	b.n	80081b0 <_Balloc+0x70>
 80081be:	46c0      	nop			; (mov r8, r8)
 80081c0:	080095e1 	.word	0x080095e1
 80081c4:	08009661 	.word	0x08009661

080081c8 <_Bfree>:
 80081c8:	b570      	push	{r4, r5, r6, lr}
 80081ca:	69c6      	ldr	r6, [r0, #28]
 80081cc:	0005      	movs	r5, r0
 80081ce:	000c      	movs	r4, r1
 80081d0:	2e00      	cmp	r6, #0
 80081d2:	d10e      	bne.n	80081f2 <_Bfree+0x2a>
 80081d4:	2010      	movs	r0, #16
 80081d6:	f7ff fef5 	bl	8007fc4 <malloc>
 80081da:	1e02      	subs	r2, r0, #0
 80081dc:	61e8      	str	r0, [r5, #28]
 80081de:	d104      	bne.n	80081ea <_Bfree+0x22>
 80081e0:	218f      	movs	r1, #143	; 0x8f
 80081e2:	4b09      	ldr	r3, [pc, #36]	; (8008208 <_Bfree+0x40>)
 80081e4:	4809      	ldr	r0, [pc, #36]	; (800820c <_Bfree+0x44>)
 80081e6:	f000 fd8b 	bl	8008d00 <__assert_func>
 80081ea:	6046      	str	r6, [r0, #4]
 80081ec:	6086      	str	r6, [r0, #8]
 80081ee:	6006      	str	r6, [r0, #0]
 80081f0:	60c6      	str	r6, [r0, #12]
 80081f2:	2c00      	cmp	r4, #0
 80081f4:	d007      	beq.n	8008206 <_Bfree+0x3e>
 80081f6:	69eb      	ldr	r3, [r5, #28]
 80081f8:	6862      	ldr	r2, [r4, #4]
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	0092      	lsls	r2, r2, #2
 80081fe:	189b      	adds	r3, r3, r2
 8008200:	681a      	ldr	r2, [r3, #0]
 8008202:	6022      	str	r2, [r4, #0]
 8008204:	601c      	str	r4, [r3, #0]
 8008206:	bd70      	pop	{r4, r5, r6, pc}
 8008208:	080095e1 	.word	0x080095e1
 800820c:	08009661 	.word	0x08009661

08008210 <__multadd>:
 8008210:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008212:	000e      	movs	r6, r1
 8008214:	9001      	str	r0, [sp, #4]
 8008216:	000c      	movs	r4, r1
 8008218:	001d      	movs	r5, r3
 800821a:	2000      	movs	r0, #0
 800821c:	690f      	ldr	r7, [r1, #16]
 800821e:	3614      	adds	r6, #20
 8008220:	6833      	ldr	r3, [r6, #0]
 8008222:	3001      	adds	r0, #1
 8008224:	b299      	uxth	r1, r3
 8008226:	4351      	muls	r1, r2
 8008228:	0c1b      	lsrs	r3, r3, #16
 800822a:	4353      	muls	r3, r2
 800822c:	1949      	adds	r1, r1, r5
 800822e:	0c0d      	lsrs	r5, r1, #16
 8008230:	195b      	adds	r3, r3, r5
 8008232:	0c1d      	lsrs	r5, r3, #16
 8008234:	b289      	uxth	r1, r1
 8008236:	041b      	lsls	r3, r3, #16
 8008238:	185b      	adds	r3, r3, r1
 800823a:	c608      	stmia	r6!, {r3}
 800823c:	4287      	cmp	r7, r0
 800823e:	dcef      	bgt.n	8008220 <__multadd+0x10>
 8008240:	2d00      	cmp	r5, #0
 8008242:	d022      	beq.n	800828a <__multadd+0x7a>
 8008244:	68a3      	ldr	r3, [r4, #8]
 8008246:	42bb      	cmp	r3, r7
 8008248:	dc19      	bgt.n	800827e <__multadd+0x6e>
 800824a:	6861      	ldr	r1, [r4, #4]
 800824c:	9801      	ldr	r0, [sp, #4]
 800824e:	3101      	adds	r1, #1
 8008250:	f7ff ff76 	bl	8008140 <_Balloc>
 8008254:	1e06      	subs	r6, r0, #0
 8008256:	d105      	bne.n	8008264 <__multadd+0x54>
 8008258:	0032      	movs	r2, r6
 800825a:	21ba      	movs	r1, #186	; 0xba
 800825c:	4b0c      	ldr	r3, [pc, #48]	; (8008290 <__multadd+0x80>)
 800825e:	480d      	ldr	r0, [pc, #52]	; (8008294 <__multadd+0x84>)
 8008260:	f000 fd4e 	bl	8008d00 <__assert_func>
 8008264:	0021      	movs	r1, r4
 8008266:	6922      	ldr	r2, [r4, #16]
 8008268:	310c      	adds	r1, #12
 800826a:	3202      	adds	r2, #2
 800826c:	0092      	lsls	r2, r2, #2
 800826e:	300c      	adds	r0, #12
 8008270:	f000 fd3c 	bl	8008cec <memcpy>
 8008274:	0021      	movs	r1, r4
 8008276:	9801      	ldr	r0, [sp, #4]
 8008278:	f7ff ffa6 	bl	80081c8 <_Bfree>
 800827c:	0034      	movs	r4, r6
 800827e:	1d3b      	adds	r3, r7, #4
 8008280:	009b      	lsls	r3, r3, #2
 8008282:	18e3      	adds	r3, r4, r3
 8008284:	605d      	str	r5, [r3, #4]
 8008286:	1c7b      	adds	r3, r7, #1
 8008288:	6123      	str	r3, [r4, #16]
 800828a:	0020      	movs	r0, r4
 800828c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800828e:	46c0      	nop			; (mov r8, r8)
 8008290:	08009650 	.word	0x08009650
 8008294:	08009661 	.word	0x08009661

08008298 <__hi0bits>:
 8008298:	0003      	movs	r3, r0
 800829a:	0c02      	lsrs	r2, r0, #16
 800829c:	2000      	movs	r0, #0
 800829e:	4282      	cmp	r2, r0
 80082a0:	d101      	bne.n	80082a6 <__hi0bits+0xe>
 80082a2:	041b      	lsls	r3, r3, #16
 80082a4:	3010      	adds	r0, #16
 80082a6:	0e1a      	lsrs	r2, r3, #24
 80082a8:	d101      	bne.n	80082ae <__hi0bits+0x16>
 80082aa:	3008      	adds	r0, #8
 80082ac:	021b      	lsls	r3, r3, #8
 80082ae:	0f1a      	lsrs	r2, r3, #28
 80082b0:	d101      	bne.n	80082b6 <__hi0bits+0x1e>
 80082b2:	3004      	adds	r0, #4
 80082b4:	011b      	lsls	r3, r3, #4
 80082b6:	0f9a      	lsrs	r2, r3, #30
 80082b8:	d101      	bne.n	80082be <__hi0bits+0x26>
 80082ba:	3002      	adds	r0, #2
 80082bc:	009b      	lsls	r3, r3, #2
 80082be:	2b00      	cmp	r3, #0
 80082c0:	db03      	blt.n	80082ca <__hi0bits+0x32>
 80082c2:	3001      	adds	r0, #1
 80082c4:	005b      	lsls	r3, r3, #1
 80082c6:	d400      	bmi.n	80082ca <__hi0bits+0x32>
 80082c8:	2020      	movs	r0, #32
 80082ca:	4770      	bx	lr

080082cc <__lo0bits>:
 80082cc:	6803      	ldr	r3, [r0, #0]
 80082ce:	0001      	movs	r1, r0
 80082d0:	2207      	movs	r2, #7
 80082d2:	0018      	movs	r0, r3
 80082d4:	4010      	ands	r0, r2
 80082d6:	4213      	tst	r3, r2
 80082d8:	d00d      	beq.n	80082f6 <__lo0bits+0x2a>
 80082da:	3a06      	subs	r2, #6
 80082dc:	2000      	movs	r0, #0
 80082de:	4213      	tst	r3, r2
 80082e0:	d105      	bne.n	80082ee <__lo0bits+0x22>
 80082e2:	3002      	adds	r0, #2
 80082e4:	4203      	tst	r3, r0
 80082e6:	d003      	beq.n	80082f0 <__lo0bits+0x24>
 80082e8:	40d3      	lsrs	r3, r2
 80082ea:	0010      	movs	r0, r2
 80082ec:	600b      	str	r3, [r1, #0]
 80082ee:	4770      	bx	lr
 80082f0:	089b      	lsrs	r3, r3, #2
 80082f2:	600b      	str	r3, [r1, #0]
 80082f4:	e7fb      	b.n	80082ee <__lo0bits+0x22>
 80082f6:	b29a      	uxth	r2, r3
 80082f8:	2a00      	cmp	r2, #0
 80082fa:	d101      	bne.n	8008300 <__lo0bits+0x34>
 80082fc:	2010      	movs	r0, #16
 80082fe:	0c1b      	lsrs	r3, r3, #16
 8008300:	b2da      	uxtb	r2, r3
 8008302:	2a00      	cmp	r2, #0
 8008304:	d101      	bne.n	800830a <__lo0bits+0x3e>
 8008306:	3008      	adds	r0, #8
 8008308:	0a1b      	lsrs	r3, r3, #8
 800830a:	071a      	lsls	r2, r3, #28
 800830c:	d101      	bne.n	8008312 <__lo0bits+0x46>
 800830e:	3004      	adds	r0, #4
 8008310:	091b      	lsrs	r3, r3, #4
 8008312:	079a      	lsls	r2, r3, #30
 8008314:	d101      	bne.n	800831a <__lo0bits+0x4e>
 8008316:	3002      	adds	r0, #2
 8008318:	089b      	lsrs	r3, r3, #2
 800831a:	07da      	lsls	r2, r3, #31
 800831c:	d4e9      	bmi.n	80082f2 <__lo0bits+0x26>
 800831e:	3001      	adds	r0, #1
 8008320:	085b      	lsrs	r3, r3, #1
 8008322:	d1e6      	bne.n	80082f2 <__lo0bits+0x26>
 8008324:	2020      	movs	r0, #32
 8008326:	e7e2      	b.n	80082ee <__lo0bits+0x22>

08008328 <__i2b>:
 8008328:	b510      	push	{r4, lr}
 800832a:	000c      	movs	r4, r1
 800832c:	2101      	movs	r1, #1
 800832e:	f7ff ff07 	bl	8008140 <_Balloc>
 8008332:	2800      	cmp	r0, #0
 8008334:	d107      	bne.n	8008346 <__i2b+0x1e>
 8008336:	2146      	movs	r1, #70	; 0x46
 8008338:	4c05      	ldr	r4, [pc, #20]	; (8008350 <__i2b+0x28>)
 800833a:	0002      	movs	r2, r0
 800833c:	4b05      	ldr	r3, [pc, #20]	; (8008354 <__i2b+0x2c>)
 800833e:	0020      	movs	r0, r4
 8008340:	31ff      	adds	r1, #255	; 0xff
 8008342:	f000 fcdd 	bl	8008d00 <__assert_func>
 8008346:	2301      	movs	r3, #1
 8008348:	6144      	str	r4, [r0, #20]
 800834a:	6103      	str	r3, [r0, #16]
 800834c:	bd10      	pop	{r4, pc}
 800834e:	46c0      	nop			; (mov r8, r8)
 8008350:	08009661 	.word	0x08009661
 8008354:	08009650 	.word	0x08009650

08008358 <__multiply>:
 8008358:	b5f0      	push	{r4, r5, r6, r7, lr}
 800835a:	0015      	movs	r5, r2
 800835c:	690a      	ldr	r2, [r1, #16]
 800835e:	692b      	ldr	r3, [r5, #16]
 8008360:	000c      	movs	r4, r1
 8008362:	b08b      	sub	sp, #44	; 0x2c
 8008364:	429a      	cmp	r2, r3
 8008366:	da01      	bge.n	800836c <__multiply+0x14>
 8008368:	002c      	movs	r4, r5
 800836a:	000d      	movs	r5, r1
 800836c:	6927      	ldr	r7, [r4, #16]
 800836e:	692e      	ldr	r6, [r5, #16]
 8008370:	6861      	ldr	r1, [r4, #4]
 8008372:	19bb      	adds	r3, r7, r6
 8008374:	9303      	str	r3, [sp, #12]
 8008376:	68a3      	ldr	r3, [r4, #8]
 8008378:	19ba      	adds	r2, r7, r6
 800837a:	4293      	cmp	r3, r2
 800837c:	da00      	bge.n	8008380 <__multiply+0x28>
 800837e:	3101      	adds	r1, #1
 8008380:	f7ff fede 	bl	8008140 <_Balloc>
 8008384:	9002      	str	r0, [sp, #8]
 8008386:	2800      	cmp	r0, #0
 8008388:	d106      	bne.n	8008398 <__multiply+0x40>
 800838a:	21b1      	movs	r1, #177	; 0xb1
 800838c:	4b48      	ldr	r3, [pc, #288]	; (80084b0 <__multiply+0x158>)
 800838e:	4849      	ldr	r0, [pc, #292]	; (80084b4 <__multiply+0x15c>)
 8008390:	9a02      	ldr	r2, [sp, #8]
 8008392:	0049      	lsls	r1, r1, #1
 8008394:	f000 fcb4 	bl	8008d00 <__assert_func>
 8008398:	9b02      	ldr	r3, [sp, #8]
 800839a:	2200      	movs	r2, #0
 800839c:	3314      	adds	r3, #20
 800839e:	469c      	mov	ip, r3
 80083a0:	19bb      	adds	r3, r7, r6
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	4463      	add	r3, ip
 80083a6:	9304      	str	r3, [sp, #16]
 80083a8:	4663      	mov	r3, ip
 80083aa:	9904      	ldr	r1, [sp, #16]
 80083ac:	428b      	cmp	r3, r1
 80083ae:	d32a      	bcc.n	8008406 <__multiply+0xae>
 80083b0:	0023      	movs	r3, r4
 80083b2:	00bf      	lsls	r7, r7, #2
 80083b4:	3314      	adds	r3, #20
 80083b6:	3514      	adds	r5, #20
 80083b8:	9308      	str	r3, [sp, #32]
 80083ba:	00b6      	lsls	r6, r6, #2
 80083bc:	19db      	adds	r3, r3, r7
 80083be:	9305      	str	r3, [sp, #20]
 80083c0:	19ab      	adds	r3, r5, r6
 80083c2:	9309      	str	r3, [sp, #36]	; 0x24
 80083c4:	2304      	movs	r3, #4
 80083c6:	9306      	str	r3, [sp, #24]
 80083c8:	0023      	movs	r3, r4
 80083ca:	9a05      	ldr	r2, [sp, #20]
 80083cc:	3315      	adds	r3, #21
 80083ce:	9501      	str	r5, [sp, #4]
 80083d0:	429a      	cmp	r2, r3
 80083d2:	d305      	bcc.n	80083e0 <__multiply+0x88>
 80083d4:	1b13      	subs	r3, r2, r4
 80083d6:	3b15      	subs	r3, #21
 80083d8:	089b      	lsrs	r3, r3, #2
 80083da:	3301      	adds	r3, #1
 80083dc:	009b      	lsls	r3, r3, #2
 80083de:	9306      	str	r3, [sp, #24]
 80083e0:	9b01      	ldr	r3, [sp, #4]
 80083e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d310      	bcc.n	800840a <__multiply+0xb2>
 80083e8:	9b03      	ldr	r3, [sp, #12]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	dd05      	ble.n	80083fa <__multiply+0xa2>
 80083ee:	9b04      	ldr	r3, [sp, #16]
 80083f0:	3b04      	subs	r3, #4
 80083f2:	9304      	str	r3, [sp, #16]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d056      	beq.n	80084a8 <__multiply+0x150>
 80083fa:	9b02      	ldr	r3, [sp, #8]
 80083fc:	9a03      	ldr	r2, [sp, #12]
 80083fe:	0018      	movs	r0, r3
 8008400:	611a      	str	r2, [r3, #16]
 8008402:	b00b      	add	sp, #44	; 0x2c
 8008404:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008406:	c304      	stmia	r3!, {r2}
 8008408:	e7cf      	b.n	80083aa <__multiply+0x52>
 800840a:	9b01      	ldr	r3, [sp, #4]
 800840c:	6818      	ldr	r0, [r3, #0]
 800840e:	b280      	uxth	r0, r0
 8008410:	2800      	cmp	r0, #0
 8008412:	d01e      	beq.n	8008452 <__multiply+0xfa>
 8008414:	4667      	mov	r7, ip
 8008416:	2500      	movs	r5, #0
 8008418:	9e08      	ldr	r6, [sp, #32]
 800841a:	ce02      	ldmia	r6!, {r1}
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	9307      	str	r3, [sp, #28]
 8008420:	b28b      	uxth	r3, r1
 8008422:	4343      	muls	r3, r0
 8008424:	001a      	movs	r2, r3
 8008426:	466b      	mov	r3, sp
 8008428:	8b9b      	ldrh	r3, [r3, #28]
 800842a:	18d3      	adds	r3, r2, r3
 800842c:	195b      	adds	r3, r3, r5
 800842e:	0c0d      	lsrs	r5, r1, #16
 8008430:	4345      	muls	r5, r0
 8008432:	9a07      	ldr	r2, [sp, #28]
 8008434:	0c11      	lsrs	r1, r2, #16
 8008436:	1869      	adds	r1, r5, r1
 8008438:	0c1a      	lsrs	r2, r3, #16
 800843a:	188a      	adds	r2, r1, r2
 800843c:	b29b      	uxth	r3, r3
 800843e:	0c15      	lsrs	r5, r2, #16
 8008440:	0412      	lsls	r2, r2, #16
 8008442:	431a      	orrs	r2, r3
 8008444:	9b05      	ldr	r3, [sp, #20]
 8008446:	c704      	stmia	r7!, {r2}
 8008448:	42b3      	cmp	r3, r6
 800844a:	d8e6      	bhi.n	800841a <__multiply+0xc2>
 800844c:	4663      	mov	r3, ip
 800844e:	9a06      	ldr	r2, [sp, #24]
 8008450:	509d      	str	r5, [r3, r2]
 8008452:	9b01      	ldr	r3, [sp, #4]
 8008454:	6818      	ldr	r0, [r3, #0]
 8008456:	0c00      	lsrs	r0, r0, #16
 8008458:	d020      	beq.n	800849c <__multiply+0x144>
 800845a:	4663      	mov	r3, ip
 800845c:	0025      	movs	r5, r4
 800845e:	4661      	mov	r1, ip
 8008460:	2700      	movs	r7, #0
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	3514      	adds	r5, #20
 8008466:	682a      	ldr	r2, [r5, #0]
 8008468:	680e      	ldr	r6, [r1, #0]
 800846a:	b292      	uxth	r2, r2
 800846c:	4342      	muls	r2, r0
 800846e:	0c36      	lsrs	r6, r6, #16
 8008470:	1992      	adds	r2, r2, r6
 8008472:	19d2      	adds	r2, r2, r7
 8008474:	0416      	lsls	r6, r2, #16
 8008476:	b29b      	uxth	r3, r3
 8008478:	431e      	orrs	r6, r3
 800847a:	600e      	str	r6, [r1, #0]
 800847c:	cd40      	ldmia	r5!, {r6}
 800847e:	684b      	ldr	r3, [r1, #4]
 8008480:	0c36      	lsrs	r6, r6, #16
 8008482:	4346      	muls	r6, r0
 8008484:	b29b      	uxth	r3, r3
 8008486:	0c12      	lsrs	r2, r2, #16
 8008488:	18f3      	adds	r3, r6, r3
 800848a:	189b      	adds	r3, r3, r2
 800848c:	9a05      	ldr	r2, [sp, #20]
 800848e:	0c1f      	lsrs	r7, r3, #16
 8008490:	3104      	adds	r1, #4
 8008492:	42aa      	cmp	r2, r5
 8008494:	d8e7      	bhi.n	8008466 <__multiply+0x10e>
 8008496:	4662      	mov	r2, ip
 8008498:	9906      	ldr	r1, [sp, #24]
 800849a:	5053      	str	r3, [r2, r1]
 800849c:	9b01      	ldr	r3, [sp, #4]
 800849e:	3304      	adds	r3, #4
 80084a0:	9301      	str	r3, [sp, #4]
 80084a2:	2304      	movs	r3, #4
 80084a4:	449c      	add	ip, r3
 80084a6:	e79b      	b.n	80083e0 <__multiply+0x88>
 80084a8:	9b03      	ldr	r3, [sp, #12]
 80084aa:	3b01      	subs	r3, #1
 80084ac:	9303      	str	r3, [sp, #12]
 80084ae:	e79b      	b.n	80083e8 <__multiply+0x90>
 80084b0:	08009650 	.word	0x08009650
 80084b4:	08009661 	.word	0x08009661

080084b8 <__pow5mult>:
 80084b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084ba:	2303      	movs	r3, #3
 80084bc:	0015      	movs	r5, r2
 80084be:	0007      	movs	r7, r0
 80084c0:	000e      	movs	r6, r1
 80084c2:	401a      	ands	r2, r3
 80084c4:	421d      	tst	r5, r3
 80084c6:	d008      	beq.n	80084da <__pow5mult+0x22>
 80084c8:	4925      	ldr	r1, [pc, #148]	; (8008560 <__pow5mult+0xa8>)
 80084ca:	3a01      	subs	r2, #1
 80084cc:	0092      	lsls	r2, r2, #2
 80084ce:	5852      	ldr	r2, [r2, r1]
 80084d0:	2300      	movs	r3, #0
 80084d2:	0031      	movs	r1, r6
 80084d4:	f7ff fe9c 	bl	8008210 <__multadd>
 80084d8:	0006      	movs	r6, r0
 80084da:	10ad      	asrs	r5, r5, #2
 80084dc:	d03d      	beq.n	800855a <__pow5mult+0xa2>
 80084de:	69fc      	ldr	r4, [r7, #28]
 80084e0:	2c00      	cmp	r4, #0
 80084e2:	d10f      	bne.n	8008504 <__pow5mult+0x4c>
 80084e4:	2010      	movs	r0, #16
 80084e6:	f7ff fd6d 	bl	8007fc4 <malloc>
 80084ea:	1e02      	subs	r2, r0, #0
 80084ec:	61f8      	str	r0, [r7, #28]
 80084ee:	d105      	bne.n	80084fc <__pow5mult+0x44>
 80084f0:	21b4      	movs	r1, #180	; 0xb4
 80084f2:	4b1c      	ldr	r3, [pc, #112]	; (8008564 <__pow5mult+0xac>)
 80084f4:	481c      	ldr	r0, [pc, #112]	; (8008568 <__pow5mult+0xb0>)
 80084f6:	31ff      	adds	r1, #255	; 0xff
 80084f8:	f000 fc02 	bl	8008d00 <__assert_func>
 80084fc:	6044      	str	r4, [r0, #4]
 80084fe:	6084      	str	r4, [r0, #8]
 8008500:	6004      	str	r4, [r0, #0]
 8008502:	60c4      	str	r4, [r0, #12]
 8008504:	69fb      	ldr	r3, [r7, #28]
 8008506:	689c      	ldr	r4, [r3, #8]
 8008508:	9301      	str	r3, [sp, #4]
 800850a:	2c00      	cmp	r4, #0
 800850c:	d108      	bne.n	8008520 <__pow5mult+0x68>
 800850e:	0038      	movs	r0, r7
 8008510:	4916      	ldr	r1, [pc, #88]	; (800856c <__pow5mult+0xb4>)
 8008512:	f7ff ff09 	bl	8008328 <__i2b>
 8008516:	9b01      	ldr	r3, [sp, #4]
 8008518:	0004      	movs	r4, r0
 800851a:	6098      	str	r0, [r3, #8]
 800851c:	2300      	movs	r3, #0
 800851e:	6003      	str	r3, [r0, #0]
 8008520:	2301      	movs	r3, #1
 8008522:	421d      	tst	r5, r3
 8008524:	d00a      	beq.n	800853c <__pow5mult+0x84>
 8008526:	0031      	movs	r1, r6
 8008528:	0022      	movs	r2, r4
 800852a:	0038      	movs	r0, r7
 800852c:	f7ff ff14 	bl	8008358 <__multiply>
 8008530:	0031      	movs	r1, r6
 8008532:	9001      	str	r0, [sp, #4]
 8008534:	0038      	movs	r0, r7
 8008536:	f7ff fe47 	bl	80081c8 <_Bfree>
 800853a:	9e01      	ldr	r6, [sp, #4]
 800853c:	106d      	asrs	r5, r5, #1
 800853e:	d00c      	beq.n	800855a <__pow5mult+0xa2>
 8008540:	6820      	ldr	r0, [r4, #0]
 8008542:	2800      	cmp	r0, #0
 8008544:	d107      	bne.n	8008556 <__pow5mult+0x9e>
 8008546:	0022      	movs	r2, r4
 8008548:	0021      	movs	r1, r4
 800854a:	0038      	movs	r0, r7
 800854c:	f7ff ff04 	bl	8008358 <__multiply>
 8008550:	2300      	movs	r3, #0
 8008552:	6020      	str	r0, [r4, #0]
 8008554:	6003      	str	r3, [r0, #0]
 8008556:	0004      	movs	r4, r0
 8008558:	e7e2      	b.n	8008520 <__pow5mult+0x68>
 800855a:	0030      	movs	r0, r6
 800855c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800855e:	46c0      	nop			; (mov r8, r8)
 8008560:	080097b0 	.word	0x080097b0
 8008564:	080095e1 	.word	0x080095e1
 8008568:	08009661 	.word	0x08009661
 800856c:	00000271 	.word	0x00000271

08008570 <__lshift>:
 8008570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008572:	000c      	movs	r4, r1
 8008574:	0017      	movs	r7, r2
 8008576:	6923      	ldr	r3, [r4, #16]
 8008578:	1155      	asrs	r5, r2, #5
 800857a:	b087      	sub	sp, #28
 800857c:	18eb      	adds	r3, r5, r3
 800857e:	9302      	str	r3, [sp, #8]
 8008580:	3301      	adds	r3, #1
 8008582:	9301      	str	r3, [sp, #4]
 8008584:	6849      	ldr	r1, [r1, #4]
 8008586:	68a3      	ldr	r3, [r4, #8]
 8008588:	9004      	str	r0, [sp, #16]
 800858a:	9a01      	ldr	r2, [sp, #4]
 800858c:	4293      	cmp	r3, r2
 800858e:	db10      	blt.n	80085b2 <__lshift+0x42>
 8008590:	9804      	ldr	r0, [sp, #16]
 8008592:	f7ff fdd5 	bl	8008140 <_Balloc>
 8008596:	2300      	movs	r3, #0
 8008598:	0002      	movs	r2, r0
 800859a:	0006      	movs	r6, r0
 800859c:	0019      	movs	r1, r3
 800859e:	3214      	adds	r2, #20
 80085a0:	4298      	cmp	r0, r3
 80085a2:	d10c      	bne.n	80085be <__lshift+0x4e>
 80085a4:	31df      	adds	r1, #223	; 0xdf
 80085a6:	0032      	movs	r2, r6
 80085a8:	4b26      	ldr	r3, [pc, #152]	; (8008644 <__lshift+0xd4>)
 80085aa:	4827      	ldr	r0, [pc, #156]	; (8008648 <__lshift+0xd8>)
 80085ac:	31ff      	adds	r1, #255	; 0xff
 80085ae:	f000 fba7 	bl	8008d00 <__assert_func>
 80085b2:	3101      	adds	r1, #1
 80085b4:	005b      	lsls	r3, r3, #1
 80085b6:	e7e8      	b.n	800858a <__lshift+0x1a>
 80085b8:	0098      	lsls	r0, r3, #2
 80085ba:	5011      	str	r1, [r2, r0]
 80085bc:	3301      	adds	r3, #1
 80085be:	42ab      	cmp	r3, r5
 80085c0:	dbfa      	blt.n	80085b8 <__lshift+0x48>
 80085c2:	43eb      	mvns	r3, r5
 80085c4:	17db      	asrs	r3, r3, #31
 80085c6:	401d      	ands	r5, r3
 80085c8:	211f      	movs	r1, #31
 80085ca:	0023      	movs	r3, r4
 80085cc:	0038      	movs	r0, r7
 80085ce:	00ad      	lsls	r5, r5, #2
 80085d0:	1955      	adds	r5, r2, r5
 80085d2:	6922      	ldr	r2, [r4, #16]
 80085d4:	3314      	adds	r3, #20
 80085d6:	0092      	lsls	r2, r2, #2
 80085d8:	4008      	ands	r0, r1
 80085da:	4684      	mov	ip, r0
 80085dc:	189a      	adds	r2, r3, r2
 80085de:	420f      	tst	r7, r1
 80085e0:	d02a      	beq.n	8008638 <__lshift+0xc8>
 80085e2:	3101      	adds	r1, #1
 80085e4:	1a09      	subs	r1, r1, r0
 80085e6:	9105      	str	r1, [sp, #20]
 80085e8:	2100      	movs	r1, #0
 80085ea:	9503      	str	r5, [sp, #12]
 80085ec:	4667      	mov	r7, ip
 80085ee:	6818      	ldr	r0, [r3, #0]
 80085f0:	40b8      	lsls	r0, r7
 80085f2:	4308      	orrs	r0, r1
 80085f4:	9903      	ldr	r1, [sp, #12]
 80085f6:	c101      	stmia	r1!, {r0}
 80085f8:	9103      	str	r1, [sp, #12]
 80085fa:	9805      	ldr	r0, [sp, #20]
 80085fc:	cb02      	ldmia	r3!, {r1}
 80085fe:	40c1      	lsrs	r1, r0
 8008600:	429a      	cmp	r2, r3
 8008602:	d8f3      	bhi.n	80085ec <__lshift+0x7c>
 8008604:	0020      	movs	r0, r4
 8008606:	3015      	adds	r0, #21
 8008608:	2304      	movs	r3, #4
 800860a:	4282      	cmp	r2, r0
 800860c:	d304      	bcc.n	8008618 <__lshift+0xa8>
 800860e:	1b13      	subs	r3, r2, r4
 8008610:	3b15      	subs	r3, #21
 8008612:	089b      	lsrs	r3, r3, #2
 8008614:	3301      	adds	r3, #1
 8008616:	009b      	lsls	r3, r3, #2
 8008618:	50e9      	str	r1, [r5, r3]
 800861a:	2900      	cmp	r1, #0
 800861c:	d002      	beq.n	8008624 <__lshift+0xb4>
 800861e:	9b02      	ldr	r3, [sp, #8]
 8008620:	3302      	adds	r3, #2
 8008622:	9301      	str	r3, [sp, #4]
 8008624:	9b01      	ldr	r3, [sp, #4]
 8008626:	9804      	ldr	r0, [sp, #16]
 8008628:	3b01      	subs	r3, #1
 800862a:	0021      	movs	r1, r4
 800862c:	6133      	str	r3, [r6, #16]
 800862e:	f7ff fdcb 	bl	80081c8 <_Bfree>
 8008632:	0030      	movs	r0, r6
 8008634:	b007      	add	sp, #28
 8008636:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008638:	cb02      	ldmia	r3!, {r1}
 800863a:	c502      	stmia	r5!, {r1}
 800863c:	429a      	cmp	r2, r3
 800863e:	d8fb      	bhi.n	8008638 <__lshift+0xc8>
 8008640:	e7f0      	b.n	8008624 <__lshift+0xb4>
 8008642:	46c0      	nop			; (mov r8, r8)
 8008644:	08009650 	.word	0x08009650
 8008648:	08009661 	.word	0x08009661

0800864c <__mcmp>:
 800864c:	b530      	push	{r4, r5, lr}
 800864e:	690b      	ldr	r3, [r1, #16]
 8008650:	6904      	ldr	r4, [r0, #16]
 8008652:	0002      	movs	r2, r0
 8008654:	1ae0      	subs	r0, r4, r3
 8008656:	429c      	cmp	r4, r3
 8008658:	d10e      	bne.n	8008678 <__mcmp+0x2c>
 800865a:	3214      	adds	r2, #20
 800865c:	009b      	lsls	r3, r3, #2
 800865e:	3114      	adds	r1, #20
 8008660:	0014      	movs	r4, r2
 8008662:	18c9      	adds	r1, r1, r3
 8008664:	18d2      	adds	r2, r2, r3
 8008666:	3a04      	subs	r2, #4
 8008668:	3904      	subs	r1, #4
 800866a:	6815      	ldr	r5, [r2, #0]
 800866c:	680b      	ldr	r3, [r1, #0]
 800866e:	429d      	cmp	r5, r3
 8008670:	d003      	beq.n	800867a <__mcmp+0x2e>
 8008672:	2001      	movs	r0, #1
 8008674:	429d      	cmp	r5, r3
 8008676:	d303      	bcc.n	8008680 <__mcmp+0x34>
 8008678:	bd30      	pop	{r4, r5, pc}
 800867a:	4294      	cmp	r4, r2
 800867c:	d3f3      	bcc.n	8008666 <__mcmp+0x1a>
 800867e:	e7fb      	b.n	8008678 <__mcmp+0x2c>
 8008680:	4240      	negs	r0, r0
 8008682:	e7f9      	b.n	8008678 <__mcmp+0x2c>

08008684 <__mdiff>:
 8008684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008686:	000e      	movs	r6, r1
 8008688:	0007      	movs	r7, r0
 800868a:	0011      	movs	r1, r2
 800868c:	0030      	movs	r0, r6
 800868e:	b087      	sub	sp, #28
 8008690:	0014      	movs	r4, r2
 8008692:	f7ff ffdb 	bl	800864c <__mcmp>
 8008696:	1e05      	subs	r5, r0, #0
 8008698:	d110      	bne.n	80086bc <__mdiff+0x38>
 800869a:	0001      	movs	r1, r0
 800869c:	0038      	movs	r0, r7
 800869e:	f7ff fd4f 	bl	8008140 <_Balloc>
 80086a2:	1e02      	subs	r2, r0, #0
 80086a4:	d104      	bne.n	80086b0 <__mdiff+0x2c>
 80086a6:	4b3f      	ldr	r3, [pc, #252]	; (80087a4 <__mdiff+0x120>)
 80086a8:	483f      	ldr	r0, [pc, #252]	; (80087a8 <__mdiff+0x124>)
 80086aa:	4940      	ldr	r1, [pc, #256]	; (80087ac <__mdiff+0x128>)
 80086ac:	f000 fb28 	bl	8008d00 <__assert_func>
 80086b0:	2301      	movs	r3, #1
 80086b2:	6145      	str	r5, [r0, #20]
 80086b4:	6103      	str	r3, [r0, #16]
 80086b6:	0010      	movs	r0, r2
 80086b8:	b007      	add	sp, #28
 80086ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086bc:	2301      	movs	r3, #1
 80086be:	9301      	str	r3, [sp, #4]
 80086c0:	2800      	cmp	r0, #0
 80086c2:	db04      	blt.n	80086ce <__mdiff+0x4a>
 80086c4:	0023      	movs	r3, r4
 80086c6:	0034      	movs	r4, r6
 80086c8:	001e      	movs	r6, r3
 80086ca:	2300      	movs	r3, #0
 80086cc:	9301      	str	r3, [sp, #4]
 80086ce:	0038      	movs	r0, r7
 80086d0:	6861      	ldr	r1, [r4, #4]
 80086d2:	f7ff fd35 	bl	8008140 <_Balloc>
 80086d6:	1e02      	subs	r2, r0, #0
 80086d8:	d103      	bne.n	80086e2 <__mdiff+0x5e>
 80086da:	4b32      	ldr	r3, [pc, #200]	; (80087a4 <__mdiff+0x120>)
 80086dc:	4832      	ldr	r0, [pc, #200]	; (80087a8 <__mdiff+0x124>)
 80086de:	4934      	ldr	r1, [pc, #208]	; (80087b0 <__mdiff+0x12c>)
 80086e0:	e7e4      	b.n	80086ac <__mdiff+0x28>
 80086e2:	9b01      	ldr	r3, [sp, #4]
 80086e4:	2700      	movs	r7, #0
 80086e6:	60c3      	str	r3, [r0, #12]
 80086e8:	6920      	ldr	r0, [r4, #16]
 80086ea:	3414      	adds	r4, #20
 80086ec:	0083      	lsls	r3, r0, #2
 80086ee:	18e3      	adds	r3, r4, r3
 80086f0:	0021      	movs	r1, r4
 80086f2:	9401      	str	r4, [sp, #4]
 80086f4:	0034      	movs	r4, r6
 80086f6:	9302      	str	r3, [sp, #8]
 80086f8:	6933      	ldr	r3, [r6, #16]
 80086fa:	3414      	adds	r4, #20
 80086fc:	009b      	lsls	r3, r3, #2
 80086fe:	18e3      	adds	r3, r4, r3
 8008700:	9303      	str	r3, [sp, #12]
 8008702:	0013      	movs	r3, r2
 8008704:	3314      	adds	r3, #20
 8008706:	469c      	mov	ip, r3
 8008708:	9305      	str	r3, [sp, #20]
 800870a:	9104      	str	r1, [sp, #16]
 800870c:	9b04      	ldr	r3, [sp, #16]
 800870e:	cc02      	ldmia	r4!, {r1}
 8008710:	cb20      	ldmia	r3!, {r5}
 8008712:	9304      	str	r3, [sp, #16]
 8008714:	b2ab      	uxth	r3, r5
 8008716:	19df      	adds	r7, r3, r7
 8008718:	b28b      	uxth	r3, r1
 800871a:	1afb      	subs	r3, r7, r3
 800871c:	0c09      	lsrs	r1, r1, #16
 800871e:	0c2d      	lsrs	r5, r5, #16
 8008720:	1a6d      	subs	r5, r5, r1
 8008722:	1419      	asrs	r1, r3, #16
 8008724:	1869      	adds	r1, r5, r1
 8008726:	b29b      	uxth	r3, r3
 8008728:	140f      	asrs	r7, r1, #16
 800872a:	0409      	lsls	r1, r1, #16
 800872c:	4319      	orrs	r1, r3
 800872e:	4663      	mov	r3, ip
 8008730:	c302      	stmia	r3!, {r1}
 8008732:	469c      	mov	ip, r3
 8008734:	9b03      	ldr	r3, [sp, #12]
 8008736:	42a3      	cmp	r3, r4
 8008738:	d8e8      	bhi.n	800870c <__mdiff+0x88>
 800873a:	0031      	movs	r1, r6
 800873c:	9c03      	ldr	r4, [sp, #12]
 800873e:	3115      	adds	r1, #21
 8008740:	2304      	movs	r3, #4
 8008742:	428c      	cmp	r4, r1
 8008744:	d304      	bcc.n	8008750 <__mdiff+0xcc>
 8008746:	1ba3      	subs	r3, r4, r6
 8008748:	3b15      	subs	r3, #21
 800874a:	089b      	lsrs	r3, r3, #2
 800874c:	3301      	adds	r3, #1
 800874e:	009b      	lsls	r3, r3, #2
 8008750:	9901      	ldr	r1, [sp, #4]
 8008752:	18cd      	adds	r5, r1, r3
 8008754:	9905      	ldr	r1, [sp, #20]
 8008756:	002e      	movs	r6, r5
 8008758:	18cb      	adds	r3, r1, r3
 800875a:	469c      	mov	ip, r3
 800875c:	9902      	ldr	r1, [sp, #8]
 800875e:	428e      	cmp	r6, r1
 8008760:	d310      	bcc.n	8008784 <__mdiff+0x100>
 8008762:	9e02      	ldr	r6, [sp, #8]
 8008764:	1ee9      	subs	r1, r5, #3
 8008766:	2400      	movs	r4, #0
 8008768:	428e      	cmp	r6, r1
 800876a:	d304      	bcc.n	8008776 <__mdiff+0xf2>
 800876c:	0031      	movs	r1, r6
 800876e:	3103      	adds	r1, #3
 8008770:	1b49      	subs	r1, r1, r5
 8008772:	0889      	lsrs	r1, r1, #2
 8008774:	008c      	lsls	r4, r1, #2
 8008776:	191b      	adds	r3, r3, r4
 8008778:	3b04      	subs	r3, #4
 800877a:	6819      	ldr	r1, [r3, #0]
 800877c:	2900      	cmp	r1, #0
 800877e:	d00f      	beq.n	80087a0 <__mdiff+0x11c>
 8008780:	6110      	str	r0, [r2, #16]
 8008782:	e798      	b.n	80086b6 <__mdiff+0x32>
 8008784:	ce02      	ldmia	r6!, {r1}
 8008786:	b28c      	uxth	r4, r1
 8008788:	19e4      	adds	r4, r4, r7
 800878a:	0c0f      	lsrs	r7, r1, #16
 800878c:	1421      	asrs	r1, r4, #16
 800878e:	1879      	adds	r1, r7, r1
 8008790:	b2a4      	uxth	r4, r4
 8008792:	140f      	asrs	r7, r1, #16
 8008794:	0409      	lsls	r1, r1, #16
 8008796:	4321      	orrs	r1, r4
 8008798:	4664      	mov	r4, ip
 800879a:	c402      	stmia	r4!, {r1}
 800879c:	46a4      	mov	ip, r4
 800879e:	e7dd      	b.n	800875c <__mdiff+0xd8>
 80087a0:	3801      	subs	r0, #1
 80087a2:	e7e9      	b.n	8008778 <__mdiff+0xf4>
 80087a4:	08009650 	.word	0x08009650
 80087a8:	08009661 	.word	0x08009661
 80087ac:	00000237 	.word	0x00000237
 80087b0:	00000245 	.word	0x00000245

080087b4 <__d2b>:
 80087b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087b6:	2101      	movs	r1, #1
 80087b8:	0014      	movs	r4, r2
 80087ba:	001d      	movs	r5, r3
 80087bc:	9f08      	ldr	r7, [sp, #32]
 80087be:	f7ff fcbf 	bl	8008140 <_Balloc>
 80087c2:	1e06      	subs	r6, r0, #0
 80087c4:	d105      	bne.n	80087d2 <__d2b+0x1e>
 80087c6:	0032      	movs	r2, r6
 80087c8:	4b24      	ldr	r3, [pc, #144]	; (800885c <__d2b+0xa8>)
 80087ca:	4825      	ldr	r0, [pc, #148]	; (8008860 <__d2b+0xac>)
 80087cc:	4925      	ldr	r1, [pc, #148]	; (8008864 <__d2b+0xb0>)
 80087ce:	f000 fa97 	bl	8008d00 <__assert_func>
 80087d2:	032b      	lsls	r3, r5, #12
 80087d4:	006d      	lsls	r5, r5, #1
 80087d6:	0b1b      	lsrs	r3, r3, #12
 80087d8:	0d6d      	lsrs	r5, r5, #21
 80087da:	d125      	bne.n	8008828 <__d2b+0x74>
 80087dc:	9301      	str	r3, [sp, #4]
 80087de:	2c00      	cmp	r4, #0
 80087e0:	d028      	beq.n	8008834 <__d2b+0x80>
 80087e2:	4668      	mov	r0, sp
 80087e4:	9400      	str	r4, [sp, #0]
 80087e6:	f7ff fd71 	bl	80082cc <__lo0bits>
 80087ea:	9b01      	ldr	r3, [sp, #4]
 80087ec:	9900      	ldr	r1, [sp, #0]
 80087ee:	2800      	cmp	r0, #0
 80087f0:	d01e      	beq.n	8008830 <__d2b+0x7c>
 80087f2:	2220      	movs	r2, #32
 80087f4:	001c      	movs	r4, r3
 80087f6:	1a12      	subs	r2, r2, r0
 80087f8:	4094      	lsls	r4, r2
 80087fa:	0022      	movs	r2, r4
 80087fc:	40c3      	lsrs	r3, r0
 80087fe:	430a      	orrs	r2, r1
 8008800:	6172      	str	r2, [r6, #20]
 8008802:	9301      	str	r3, [sp, #4]
 8008804:	9c01      	ldr	r4, [sp, #4]
 8008806:	61b4      	str	r4, [r6, #24]
 8008808:	1e63      	subs	r3, r4, #1
 800880a:	419c      	sbcs	r4, r3
 800880c:	3401      	adds	r4, #1
 800880e:	6134      	str	r4, [r6, #16]
 8008810:	2d00      	cmp	r5, #0
 8008812:	d017      	beq.n	8008844 <__d2b+0x90>
 8008814:	2435      	movs	r4, #53	; 0x35
 8008816:	4b14      	ldr	r3, [pc, #80]	; (8008868 <__d2b+0xb4>)
 8008818:	18ed      	adds	r5, r5, r3
 800881a:	182d      	adds	r5, r5, r0
 800881c:	603d      	str	r5, [r7, #0]
 800881e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008820:	1a24      	subs	r4, r4, r0
 8008822:	601c      	str	r4, [r3, #0]
 8008824:	0030      	movs	r0, r6
 8008826:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008828:	2280      	movs	r2, #128	; 0x80
 800882a:	0352      	lsls	r2, r2, #13
 800882c:	4313      	orrs	r3, r2
 800882e:	e7d5      	b.n	80087dc <__d2b+0x28>
 8008830:	6171      	str	r1, [r6, #20]
 8008832:	e7e7      	b.n	8008804 <__d2b+0x50>
 8008834:	a801      	add	r0, sp, #4
 8008836:	f7ff fd49 	bl	80082cc <__lo0bits>
 800883a:	9b01      	ldr	r3, [sp, #4]
 800883c:	2401      	movs	r4, #1
 800883e:	6173      	str	r3, [r6, #20]
 8008840:	3020      	adds	r0, #32
 8008842:	e7e4      	b.n	800880e <__d2b+0x5a>
 8008844:	4b09      	ldr	r3, [pc, #36]	; (800886c <__d2b+0xb8>)
 8008846:	18c0      	adds	r0, r0, r3
 8008848:	4b09      	ldr	r3, [pc, #36]	; (8008870 <__d2b+0xbc>)
 800884a:	6038      	str	r0, [r7, #0]
 800884c:	18e3      	adds	r3, r4, r3
 800884e:	009b      	lsls	r3, r3, #2
 8008850:	18f3      	adds	r3, r6, r3
 8008852:	6958      	ldr	r0, [r3, #20]
 8008854:	f7ff fd20 	bl	8008298 <__hi0bits>
 8008858:	0164      	lsls	r4, r4, #5
 800885a:	e7e0      	b.n	800881e <__d2b+0x6a>
 800885c:	08009650 	.word	0x08009650
 8008860:	08009661 	.word	0x08009661
 8008864:	0000030f 	.word	0x0000030f
 8008868:	fffffbcd 	.word	0xfffffbcd
 800886c:	fffffbce 	.word	0xfffffbce
 8008870:	3fffffff 	.word	0x3fffffff

08008874 <__ssputs_r>:
 8008874:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008876:	b085      	sub	sp, #20
 8008878:	9301      	str	r3, [sp, #4]
 800887a:	9203      	str	r2, [sp, #12]
 800887c:	688e      	ldr	r6, [r1, #8]
 800887e:	9a01      	ldr	r2, [sp, #4]
 8008880:	0007      	movs	r7, r0
 8008882:	000c      	movs	r4, r1
 8008884:	680b      	ldr	r3, [r1, #0]
 8008886:	4296      	cmp	r6, r2
 8008888:	d831      	bhi.n	80088ee <__ssputs_r+0x7a>
 800888a:	898a      	ldrh	r2, [r1, #12]
 800888c:	2190      	movs	r1, #144	; 0x90
 800888e:	00c9      	lsls	r1, r1, #3
 8008890:	420a      	tst	r2, r1
 8008892:	d029      	beq.n	80088e8 <__ssputs_r+0x74>
 8008894:	2003      	movs	r0, #3
 8008896:	6921      	ldr	r1, [r4, #16]
 8008898:	1a5b      	subs	r3, r3, r1
 800889a:	9302      	str	r3, [sp, #8]
 800889c:	6963      	ldr	r3, [r4, #20]
 800889e:	4343      	muls	r3, r0
 80088a0:	0fdd      	lsrs	r5, r3, #31
 80088a2:	18ed      	adds	r5, r5, r3
 80088a4:	9b01      	ldr	r3, [sp, #4]
 80088a6:	9802      	ldr	r0, [sp, #8]
 80088a8:	3301      	adds	r3, #1
 80088aa:	181b      	adds	r3, r3, r0
 80088ac:	106d      	asrs	r5, r5, #1
 80088ae:	42ab      	cmp	r3, r5
 80088b0:	d900      	bls.n	80088b4 <__ssputs_r+0x40>
 80088b2:	001d      	movs	r5, r3
 80088b4:	0552      	lsls	r2, r2, #21
 80088b6:	d529      	bpl.n	800890c <__ssputs_r+0x98>
 80088b8:	0029      	movs	r1, r5
 80088ba:	0038      	movs	r0, r7
 80088bc:	f7ff fbae 	bl	800801c <_malloc_r>
 80088c0:	1e06      	subs	r6, r0, #0
 80088c2:	d02d      	beq.n	8008920 <__ssputs_r+0xac>
 80088c4:	9a02      	ldr	r2, [sp, #8]
 80088c6:	6921      	ldr	r1, [r4, #16]
 80088c8:	f000 fa10 	bl	8008cec <memcpy>
 80088cc:	89a2      	ldrh	r2, [r4, #12]
 80088ce:	4b19      	ldr	r3, [pc, #100]	; (8008934 <__ssputs_r+0xc0>)
 80088d0:	401a      	ands	r2, r3
 80088d2:	2380      	movs	r3, #128	; 0x80
 80088d4:	4313      	orrs	r3, r2
 80088d6:	81a3      	strh	r3, [r4, #12]
 80088d8:	9b02      	ldr	r3, [sp, #8]
 80088da:	6126      	str	r6, [r4, #16]
 80088dc:	18f6      	adds	r6, r6, r3
 80088de:	6026      	str	r6, [r4, #0]
 80088e0:	6165      	str	r5, [r4, #20]
 80088e2:	9e01      	ldr	r6, [sp, #4]
 80088e4:	1aed      	subs	r5, r5, r3
 80088e6:	60a5      	str	r5, [r4, #8]
 80088e8:	9b01      	ldr	r3, [sp, #4]
 80088ea:	429e      	cmp	r6, r3
 80088ec:	d900      	bls.n	80088f0 <__ssputs_r+0x7c>
 80088ee:	9e01      	ldr	r6, [sp, #4]
 80088f0:	0032      	movs	r2, r6
 80088f2:	9903      	ldr	r1, [sp, #12]
 80088f4:	6820      	ldr	r0, [r4, #0]
 80088f6:	f000 f9d4 	bl	8008ca2 <memmove>
 80088fa:	2000      	movs	r0, #0
 80088fc:	68a3      	ldr	r3, [r4, #8]
 80088fe:	1b9b      	subs	r3, r3, r6
 8008900:	60a3      	str	r3, [r4, #8]
 8008902:	6823      	ldr	r3, [r4, #0]
 8008904:	199b      	adds	r3, r3, r6
 8008906:	6023      	str	r3, [r4, #0]
 8008908:	b005      	add	sp, #20
 800890a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800890c:	002a      	movs	r2, r5
 800890e:	0038      	movs	r0, r7
 8008910:	f000 fa53 	bl	8008dba <_realloc_r>
 8008914:	1e06      	subs	r6, r0, #0
 8008916:	d1df      	bne.n	80088d8 <__ssputs_r+0x64>
 8008918:	0038      	movs	r0, r7
 800891a:	6921      	ldr	r1, [r4, #16]
 800891c:	f7ff fb08 	bl	8007f30 <_free_r>
 8008920:	230c      	movs	r3, #12
 8008922:	2001      	movs	r0, #1
 8008924:	603b      	str	r3, [r7, #0]
 8008926:	89a2      	ldrh	r2, [r4, #12]
 8008928:	3334      	adds	r3, #52	; 0x34
 800892a:	4313      	orrs	r3, r2
 800892c:	81a3      	strh	r3, [r4, #12]
 800892e:	4240      	negs	r0, r0
 8008930:	e7ea      	b.n	8008908 <__ssputs_r+0x94>
 8008932:	46c0      	nop			; (mov r8, r8)
 8008934:	fffffb7f 	.word	0xfffffb7f

08008938 <_svfiprintf_r>:
 8008938:	b5f0      	push	{r4, r5, r6, r7, lr}
 800893a:	b0a1      	sub	sp, #132	; 0x84
 800893c:	9003      	str	r0, [sp, #12]
 800893e:	001d      	movs	r5, r3
 8008940:	898b      	ldrh	r3, [r1, #12]
 8008942:	000f      	movs	r7, r1
 8008944:	0016      	movs	r6, r2
 8008946:	061b      	lsls	r3, r3, #24
 8008948:	d511      	bpl.n	800896e <_svfiprintf_r+0x36>
 800894a:	690b      	ldr	r3, [r1, #16]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d10e      	bne.n	800896e <_svfiprintf_r+0x36>
 8008950:	2140      	movs	r1, #64	; 0x40
 8008952:	f7ff fb63 	bl	800801c <_malloc_r>
 8008956:	6038      	str	r0, [r7, #0]
 8008958:	6138      	str	r0, [r7, #16]
 800895a:	2800      	cmp	r0, #0
 800895c:	d105      	bne.n	800896a <_svfiprintf_r+0x32>
 800895e:	230c      	movs	r3, #12
 8008960:	9a03      	ldr	r2, [sp, #12]
 8008962:	3801      	subs	r0, #1
 8008964:	6013      	str	r3, [r2, #0]
 8008966:	b021      	add	sp, #132	; 0x84
 8008968:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800896a:	2340      	movs	r3, #64	; 0x40
 800896c:	617b      	str	r3, [r7, #20]
 800896e:	2300      	movs	r3, #0
 8008970:	ac08      	add	r4, sp, #32
 8008972:	6163      	str	r3, [r4, #20]
 8008974:	3320      	adds	r3, #32
 8008976:	7663      	strb	r3, [r4, #25]
 8008978:	3310      	adds	r3, #16
 800897a:	76a3      	strb	r3, [r4, #26]
 800897c:	9507      	str	r5, [sp, #28]
 800897e:	0035      	movs	r5, r6
 8008980:	782b      	ldrb	r3, [r5, #0]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d001      	beq.n	800898a <_svfiprintf_r+0x52>
 8008986:	2b25      	cmp	r3, #37	; 0x25
 8008988:	d148      	bne.n	8008a1c <_svfiprintf_r+0xe4>
 800898a:	1bab      	subs	r3, r5, r6
 800898c:	9305      	str	r3, [sp, #20]
 800898e:	42b5      	cmp	r5, r6
 8008990:	d00b      	beq.n	80089aa <_svfiprintf_r+0x72>
 8008992:	0032      	movs	r2, r6
 8008994:	0039      	movs	r1, r7
 8008996:	9803      	ldr	r0, [sp, #12]
 8008998:	f7ff ff6c 	bl	8008874 <__ssputs_r>
 800899c:	3001      	adds	r0, #1
 800899e:	d100      	bne.n	80089a2 <_svfiprintf_r+0x6a>
 80089a0:	e0af      	b.n	8008b02 <_svfiprintf_r+0x1ca>
 80089a2:	6963      	ldr	r3, [r4, #20]
 80089a4:	9a05      	ldr	r2, [sp, #20]
 80089a6:	189b      	adds	r3, r3, r2
 80089a8:	6163      	str	r3, [r4, #20]
 80089aa:	782b      	ldrb	r3, [r5, #0]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d100      	bne.n	80089b2 <_svfiprintf_r+0x7a>
 80089b0:	e0a7      	b.n	8008b02 <_svfiprintf_r+0x1ca>
 80089b2:	2201      	movs	r2, #1
 80089b4:	2300      	movs	r3, #0
 80089b6:	4252      	negs	r2, r2
 80089b8:	6062      	str	r2, [r4, #4]
 80089ba:	a904      	add	r1, sp, #16
 80089bc:	3254      	adds	r2, #84	; 0x54
 80089be:	1852      	adds	r2, r2, r1
 80089c0:	1c6e      	adds	r6, r5, #1
 80089c2:	6023      	str	r3, [r4, #0]
 80089c4:	60e3      	str	r3, [r4, #12]
 80089c6:	60a3      	str	r3, [r4, #8]
 80089c8:	7013      	strb	r3, [r2, #0]
 80089ca:	65a3      	str	r3, [r4, #88]	; 0x58
 80089cc:	4b55      	ldr	r3, [pc, #340]	; (8008b24 <_svfiprintf_r+0x1ec>)
 80089ce:	2205      	movs	r2, #5
 80089d0:	0018      	movs	r0, r3
 80089d2:	7831      	ldrb	r1, [r6, #0]
 80089d4:	9305      	str	r3, [sp, #20]
 80089d6:	f7fe fc02 	bl	80071de <memchr>
 80089da:	1c75      	adds	r5, r6, #1
 80089dc:	2800      	cmp	r0, #0
 80089de:	d11f      	bne.n	8008a20 <_svfiprintf_r+0xe8>
 80089e0:	6822      	ldr	r2, [r4, #0]
 80089e2:	06d3      	lsls	r3, r2, #27
 80089e4:	d504      	bpl.n	80089f0 <_svfiprintf_r+0xb8>
 80089e6:	2353      	movs	r3, #83	; 0x53
 80089e8:	a904      	add	r1, sp, #16
 80089ea:	185b      	adds	r3, r3, r1
 80089ec:	2120      	movs	r1, #32
 80089ee:	7019      	strb	r1, [r3, #0]
 80089f0:	0713      	lsls	r3, r2, #28
 80089f2:	d504      	bpl.n	80089fe <_svfiprintf_r+0xc6>
 80089f4:	2353      	movs	r3, #83	; 0x53
 80089f6:	a904      	add	r1, sp, #16
 80089f8:	185b      	adds	r3, r3, r1
 80089fa:	212b      	movs	r1, #43	; 0x2b
 80089fc:	7019      	strb	r1, [r3, #0]
 80089fe:	7833      	ldrb	r3, [r6, #0]
 8008a00:	2b2a      	cmp	r3, #42	; 0x2a
 8008a02:	d016      	beq.n	8008a32 <_svfiprintf_r+0xfa>
 8008a04:	0035      	movs	r5, r6
 8008a06:	2100      	movs	r1, #0
 8008a08:	200a      	movs	r0, #10
 8008a0a:	68e3      	ldr	r3, [r4, #12]
 8008a0c:	782a      	ldrb	r2, [r5, #0]
 8008a0e:	1c6e      	adds	r6, r5, #1
 8008a10:	3a30      	subs	r2, #48	; 0x30
 8008a12:	2a09      	cmp	r2, #9
 8008a14:	d94e      	bls.n	8008ab4 <_svfiprintf_r+0x17c>
 8008a16:	2900      	cmp	r1, #0
 8008a18:	d111      	bne.n	8008a3e <_svfiprintf_r+0x106>
 8008a1a:	e017      	b.n	8008a4c <_svfiprintf_r+0x114>
 8008a1c:	3501      	adds	r5, #1
 8008a1e:	e7af      	b.n	8008980 <_svfiprintf_r+0x48>
 8008a20:	9b05      	ldr	r3, [sp, #20]
 8008a22:	6822      	ldr	r2, [r4, #0]
 8008a24:	1ac0      	subs	r0, r0, r3
 8008a26:	2301      	movs	r3, #1
 8008a28:	4083      	lsls	r3, r0
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	002e      	movs	r6, r5
 8008a2e:	6023      	str	r3, [r4, #0]
 8008a30:	e7cc      	b.n	80089cc <_svfiprintf_r+0x94>
 8008a32:	9b07      	ldr	r3, [sp, #28]
 8008a34:	1d19      	adds	r1, r3, #4
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	9107      	str	r1, [sp, #28]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	db01      	blt.n	8008a42 <_svfiprintf_r+0x10a>
 8008a3e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a40:	e004      	b.n	8008a4c <_svfiprintf_r+0x114>
 8008a42:	425b      	negs	r3, r3
 8008a44:	60e3      	str	r3, [r4, #12]
 8008a46:	2302      	movs	r3, #2
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	6023      	str	r3, [r4, #0]
 8008a4c:	782b      	ldrb	r3, [r5, #0]
 8008a4e:	2b2e      	cmp	r3, #46	; 0x2e
 8008a50:	d10a      	bne.n	8008a68 <_svfiprintf_r+0x130>
 8008a52:	786b      	ldrb	r3, [r5, #1]
 8008a54:	2b2a      	cmp	r3, #42	; 0x2a
 8008a56:	d135      	bne.n	8008ac4 <_svfiprintf_r+0x18c>
 8008a58:	9b07      	ldr	r3, [sp, #28]
 8008a5a:	3502      	adds	r5, #2
 8008a5c:	1d1a      	adds	r2, r3, #4
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	9207      	str	r2, [sp, #28]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	db2b      	blt.n	8008abe <_svfiprintf_r+0x186>
 8008a66:	9309      	str	r3, [sp, #36]	; 0x24
 8008a68:	4e2f      	ldr	r6, [pc, #188]	; (8008b28 <_svfiprintf_r+0x1f0>)
 8008a6a:	2203      	movs	r2, #3
 8008a6c:	0030      	movs	r0, r6
 8008a6e:	7829      	ldrb	r1, [r5, #0]
 8008a70:	f7fe fbb5 	bl	80071de <memchr>
 8008a74:	2800      	cmp	r0, #0
 8008a76:	d006      	beq.n	8008a86 <_svfiprintf_r+0x14e>
 8008a78:	2340      	movs	r3, #64	; 0x40
 8008a7a:	1b80      	subs	r0, r0, r6
 8008a7c:	4083      	lsls	r3, r0
 8008a7e:	6822      	ldr	r2, [r4, #0]
 8008a80:	3501      	adds	r5, #1
 8008a82:	4313      	orrs	r3, r2
 8008a84:	6023      	str	r3, [r4, #0]
 8008a86:	7829      	ldrb	r1, [r5, #0]
 8008a88:	2206      	movs	r2, #6
 8008a8a:	4828      	ldr	r0, [pc, #160]	; (8008b2c <_svfiprintf_r+0x1f4>)
 8008a8c:	1c6e      	adds	r6, r5, #1
 8008a8e:	7621      	strb	r1, [r4, #24]
 8008a90:	f7fe fba5 	bl	80071de <memchr>
 8008a94:	2800      	cmp	r0, #0
 8008a96:	d03c      	beq.n	8008b12 <_svfiprintf_r+0x1da>
 8008a98:	4b25      	ldr	r3, [pc, #148]	; (8008b30 <_svfiprintf_r+0x1f8>)
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d125      	bne.n	8008aea <_svfiprintf_r+0x1b2>
 8008a9e:	2207      	movs	r2, #7
 8008aa0:	9b07      	ldr	r3, [sp, #28]
 8008aa2:	3307      	adds	r3, #7
 8008aa4:	4393      	bics	r3, r2
 8008aa6:	3308      	adds	r3, #8
 8008aa8:	9307      	str	r3, [sp, #28]
 8008aaa:	6963      	ldr	r3, [r4, #20]
 8008aac:	9a04      	ldr	r2, [sp, #16]
 8008aae:	189b      	adds	r3, r3, r2
 8008ab0:	6163      	str	r3, [r4, #20]
 8008ab2:	e764      	b.n	800897e <_svfiprintf_r+0x46>
 8008ab4:	4343      	muls	r3, r0
 8008ab6:	0035      	movs	r5, r6
 8008ab8:	2101      	movs	r1, #1
 8008aba:	189b      	adds	r3, r3, r2
 8008abc:	e7a6      	b.n	8008a0c <_svfiprintf_r+0xd4>
 8008abe:	2301      	movs	r3, #1
 8008ac0:	425b      	negs	r3, r3
 8008ac2:	e7d0      	b.n	8008a66 <_svfiprintf_r+0x12e>
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	200a      	movs	r0, #10
 8008ac8:	001a      	movs	r2, r3
 8008aca:	3501      	adds	r5, #1
 8008acc:	6063      	str	r3, [r4, #4]
 8008ace:	7829      	ldrb	r1, [r5, #0]
 8008ad0:	1c6e      	adds	r6, r5, #1
 8008ad2:	3930      	subs	r1, #48	; 0x30
 8008ad4:	2909      	cmp	r1, #9
 8008ad6:	d903      	bls.n	8008ae0 <_svfiprintf_r+0x1a8>
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d0c5      	beq.n	8008a68 <_svfiprintf_r+0x130>
 8008adc:	9209      	str	r2, [sp, #36]	; 0x24
 8008ade:	e7c3      	b.n	8008a68 <_svfiprintf_r+0x130>
 8008ae0:	4342      	muls	r2, r0
 8008ae2:	0035      	movs	r5, r6
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	1852      	adds	r2, r2, r1
 8008ae8:	e7f1      	b.n	8008ace <_svfiprintf_r+0x196>
 8008aea:	aa07      	add	r2, sp, #28
 8008aec:	9200      	str	r2, [sp, #0]
 8008aee:	0021      	movs	r1, r4
 8008af0:	003a      	movs	r2, r7
 8008af2:	4b10      	ldr	r3, [pc, #64]	; (8008b34 <_svfiprintf_r+0x1fc>)
 8008af4:	9803      	ldr	r0, [sp, #12]
 8008af6:	f7fd fde5 	bl	80066c4 <_printf_float>
 8008afa:	9004      	str	r0, [sp, #16]
 8008afc:	9b04      	ldr	r3, [sp, #16]
 8008afe:	3301      	adds	r3, #1
 8008b00:	d1d3      	bne.n	8008aaa <_svfiprintf_r+0x172>
 8008b02:	89bb      	ldrh	r3, [r7, #12]
 8008b04:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008b06:	065b      	lsls	r3, r3, #25
 8008b08:	d400      	bmi.n	8008b0c <_svfiprintf_r+0x1d4>
 8008b0a:	e72c      	b.n	8008966 <_svfiprintf_r+0x2e>
 8008b0c:	2001      	movs	r0, #1
 8008b0e:	4240      	negs	r0, r0
 8008b10:	e729      	b.n	8008966 <_svfiprintf_r+0x2e>
 8008b12:	aa07      	add	r2, sp, #28
 8008b14:	9200      	str	r2, [sp, #0]
 8008b16:	0021      	movs	r1, r4
 8008b18:	003a      	movs	r2, r7
 8008b1a:	4b06      	ldr	r3, [pc, #24]	; (8008b34 <_svfiprintf_r+0x1fc>)
 8008b1c:	9803      	ldr	r0, [sp, #12]
 8008b1e:	f7fe f897 	bl	8006c50 <_printf_i>
 8008b22:	e7ea      	b.n	8008afa <_svfiprintf_r+0x1c2>
 8008b24:	080097bc 	.word	0x080097bc
 8008b28:	080097c2 	.word	0x080097c2
 8008b2c:	080097c6 	.word	0x080097c6
 8008b30:	080066c5 	.word	0x080066c5
 8008b34:	08008875 	.word	0x08008875

08008b38 <__sflush_r>:
 8008b38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b3a:	898b      	ldrh	r3, [r1, #12]
 8008b3c:	0005      	movs	r5, r0
 8008b3e:	000c      	movs	r4, r1
 8008b40:	071a      	lsls	r2, r3, #28
 8008b42:	d45c      	bmi.n	8008bfe <__sflush_r+0xc6>
 8008b44:	684a      	ldr	r2, [r1, #4]
 8008b46:	2a00      	cmp	r2, #0
 8008b48:	dc04      	bgt.n	8008b54 <__sflush_r+0x1c>
 8008b4a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8008b4c:	2a00      	cmp	r2, #0
 8008b4e:	dc01      	bgt.n	8008b54 <__sflush_r+0x1c>
 8008b50:	2000      	movs	r0, #0
 8008b52:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008b54:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8008b56:	2f00      	cmp	r7, #0
 8008b58:	d0fa      	beq.n	8008b50 <__sflush_r+0x18>
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	2080      	movs	r0, #128	; 0x80
 8008b5e:	682e      	ldr	r6, [r5, #0]
 8008b60:	602a      	str	r2, [r5, #0]
 8008b62:	001a      	movs	r2, r3
 8008b64:	0140      	lsls	r0, r0, #5
 8008b66:	6a21      	ldr	r1, [r4, #32]
 8008b68:	4002      	ands	r2, r0
 8008b6a:	4203      	tst	r3, r0
 8008b6c:	d034      	beq.n	8008bd8 <__sflush_r+0xa0>
 8008b6e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008b70:	89a3      	ldrh	r3, [r4, #12]
 8008b72:	075b      	lsls	r3, r3, #29
 8008b74:	d506      	bpl.n	8008b84 <__sflush_r+0x4c>
 8008b76:	6863      	ldr	r3, [r4, #4]
 8008b78:	1ac0      	subs	r0, r0, r3
 8008b7a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d001      	beq.n	8008b84 <__sflush_r+0x4c>
 8008b80:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b82:	1ac0      	subs	r0, r0, r3
 8008b84:	0002      	movs	r2, r0
 8008b86:	2300      	movs	r3, #0
 8008b88:	0028      	movs	r0, r5
 8008b8a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8008b8c:	6a21      	ldr	r1, [r4, #32]
 8008b8e:	47b8      	blx	r7
 8008b90:	89a2      	ldrh	r2, [r4, #12]
 8008b92:	1c43      	adds	r3, r0, #1
 8008b94:	d106      	bne.n	8008ba4 <__sflush_r+0x6c>
 8008b96:	6829      	ldr	r1, [r5, #0]
 8008b98:	291d      	cmp	r1, #29
 8008b9a:	d82c      	bhi.n	8008bf6 <__sflush_r+0xbe>
 8008b9c:	4b2a      	ldr	r3, [pc, #168]	; (8008c48 <__sflush_r+0x110>)
 8008b9e:	410b      	asrs	r3, r1
 8008ba0:	07db      	lsls	r3, r3, #31
 8008ba2:	d428      	bmi.n	8008bf6 <__sflush_r+0xbe>
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	6063      	str	r3, [r4, #4]
 8008ba8:	6923      	ldr	r3, [r4, #16]
 8008baa:	6023      	str	r3, [r4, #0]
 8008bac:	04d2      	lsls	r2, r2, #19
 8008bae:	d505      	bpl.n	8008bbc <__sflush_r+0x84>
 8008bb0:	1c43      	adds	r3, r0, #1
 8008bb2:	d102      	bne.n	8008bba <__sflush_r+0x82>
 8008bb4:	682b      	ldr	r3, [r5, #0]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d100      	bne.n	8008bbc <__sflush_r+0x84>
 8008bba:	6560      	str	r0, [r4, #84]	; 0x54
 8008bbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008bbe:	602e      	str	r6, [r5, #0]
 8008bc0:	2900      	cmp	r1, #0
 8008bc2:	d0c5      	beq.n	8008b50 <__sflush_r+0x18>
 8008bc4:	0023      	movs	r3, r4
 8008bc6:	3344      	adds	r3, #68	; 0x44
 8008bc8:	4299      	cmp	r1, r3
 8008bca:	d002      	beq.n	8008bd2 <__sflush_r+0x9a>
 8008bcc:	0028      	movs	r0, r5
 8008bce:	f7ff f9af 	bl	8007f30 <_free_r>
 8008bd2:	2000      	movs	r0, #0
 8008bd4:	6360      	str	r0, [r4, #52]	; 0x34
 8008bd6:	e7bc      	b.n	8008b52 <__sflush_r+0x1a>
 8008bd8:	2301      	movs	r3, #1
 8008bda:	0028      	movs	r0, r5
 8008bdc:	47b8      	blx	r7
 8008bde:	1c43      	adds	r3, r0, #1
 8008be0:	d1c6      	bne.n	8008b70 <__sflush_r+0x38>
 8008be2:	682b      	ldr	r3, [r5, #0]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d0c3      	beq.n	8008b70 <__sflush_r+0x38>
 8008be8:	2b1d      	cmp	r3, #29
 8008bea:	d001      	beq.n	8008bf0 <__sflush_r+0xb8>
 8008bec:	2b16      	cmp	r3, #22
 8008bee:	d101      	bne.n	8008bf4 <__sflush_r+0xbc>
 8008bf0:	602e      	str	r6, [r5, #0]
 8008bf2:	e7ad      	b.n	8008b50 <__sflush_r+0x18>
 8008bf4:	89a2      	ldrh	r2, [r4, #12]
 8008bf6:	2340      	movs	r3, #64	; 0x40
 8008bf8:	4313      	orrs	r3, r2
 8008bfa:	81a3      	strh	r3, [r4, #12]
 8008bfc:	e7a9      	b.n	8008b52 <__sflush_r+0x1a>
 8008bfe:	690e      	ldr	r6, [r1, #16]
 8008c00:	2e00      	cmp	r6, #0
 8008c02:	d0a5      	beq.n	8008b50 <__sflush_r+0x18>
 8008c04:	680f      	ldr	r7, [r1, #0]
 8008c06:	600e      	str	r6, [r1, #0]
 8008c08:	1bba      	subs	r2, r7, r6
 8008c0a:	9201      	str	r2, [sp, #4]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	079b      	lsls	r3, r3, #30
 8008c10:	d100      	bne.n	8008c14 <__sflush_r+0xdc>
 8008c12:	694a      	ldr	r2, [r1, #20]
 8008c14:	60a2      	str	r2, [r4, #8]
 8008c16:	9b01      	ldr	r3, [sp, #4]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	dd99      	ble.n	8008b50 <__sflush_r+0x18>
 8008c1c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008c1e:	0032      	movs	r2, r6
 8008c20:	001f      	movs	r7, r3
 8008c22:	0028      	movs	r0, r5
 8008c24:	9b01      	ldr	r3, [sp, #4]
 8008c26:	6a21      	ldr	r1, [r4, #32]
 8008c28:	47b8      	blx	r7
 8008c2a:	2800      	cmp	r0, #0
 8008c2c:	dc06      	bgt.n	8008c3c <__sflush_r+0x104>
 8008c2e:	2340      	movs	r3, #64	; 0x40
 8008c30:	2001      	movs	r0, #1
 8008c32:	89a2      	ldrh	r2, [r4, #12]
 8008c34:	4240      	negs	r0, r0
 8008c36:	4313      	orrs	r3, r2
 8008c38:	81a3      	strh	r3, [r4, #12]
 8008c3a:	e78a      	b.n	8008b52 <__sflush_r+0x1a>
 8008c3c:	9b01      	ldr	r3, [sp, #4]
 8008c3e:	1836      	adds	r6, r6, r0
 8008c40:	1a1b      	subs	r3, r3, r0
 8008c42:	9301      	str	r3, [sp, #4]
 8008c44:	e7e7      	b.n	8008c16 <__sflush_r+0xde>
 8008c46:	46c0      	nop			; (mov r8, r8)
 8008c48:	dfbffffe 	.word	0xdfbffffe

08008c4c <_fflush_r>:
 8008c4c:	690b      	ldr	r3, [r1, #16]
 8008c4e:	b570      	push	{r4, r5, r6, lr}
 8008c50:	0005      	movs	r5, r0
 8008c52:	000c      	movs	r4, r1
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d102      	bne.n	8008c5e <_fflush_r+0x12>
 8008c58:	2500      	movs	r5, #0
 8008c5a:	0028      	movs	r0, r5
 8008c5c:	bd70      	pop	{r4, r5, r6, pc}
 8008c5e:	2800      	cmp	r0, #0
 8008c60:	d004      	beq.n	8008c6c <_fflush_r+0x20>
 8008c62:	6a03      	ldr	r3, [r0, #32]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d101      	bne.n	8008c6c <_fflush_r+0x20>
 8008c68:	f7fe f992 	bl	8006f90 <__sinit>
 8008c6c:	220c      	movs	r2, #12
 8008c6e:	5ea3      	ldrsh	r3, [r4, r2]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d0f1      	beq.n	8008c58 <_fflush_r+0xc>
 8008c74:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008c76:	07d2      	lsls	r2, r2, #31
 8008c78:	d404      	bmi.n	8008c84 <_fflush_r+0x38>
 8008c7a:	059b      	lsls	r3, r3, #22
 8008c7c:	d402      	bmi.n	8008c84 <_fflush_r+0x38>
 8008c7e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c80:	f7fe faab 	bl	80071da <__retarget_lock_acquire_recursive>
 8008c84:	0028      	movs	r0, r5
 8008c86:	0021      	movs	r1, r4
 8008c88:	f7ff ff56 	bl	8008b38 <__sflush_r>
 8008c8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c8e:	0005      	movs	r5, r0
 8008c90:	07db      	lsls	r3, r3, #31
 8008c92:	d4e2      	bmi.n	8008c5a <_fflush_r+0xe>
 8008c94:	89a3      	ldrh	r3, [r4, #12]
 8008c96:	059b      	lsls	r3, r3, #22
 8008c98:	d4df      	bmi.n	8008c5a <_fflush_r+0xe>
 8008c9a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c9c:	f7fe fa9e 	bl	80071dc <__retarget_lock_release_recursive>
 8008ca0:	e7db      	b.n	8008c5a <_fflush_r+0xe>

08008ca2 <memmove>:
 8008ca2:	b510      	push	{r4, lr}
 8008ca4:	4288      	cmp	r0, r1
 8008ca6:	d902      	bls.n	8008cae <memmove+0xc>
 8008ca8:	188b      	adds	r3, r1, r2
 8008caa:	4298      	cmp	r0, r3
 8008cac:	d303      	bcc.n	8008cb6 <memmove+0x14>
 8008cae:	2300      	movs	r3, #0
 8008cb0:	e007      	b.n	8008cc2 <memmove+0x20>
 8008cb2:	5c8b      	ldrb	r3, [r1, r2]
 8008cb4:	5483      	strb	r3, [r0, r2]
 8008cb6:	3a01      	subs	r2, #1
 8008cb8:	d2fb      	bcs.n	8008cb2 <memmove+0x10>
 8008cba:	bd10      	pop	{r4, pc}
 8008cbc:	5ccc      	ldrb	r4, [r1, r3]
 8008cbe:	54c4      	strb	r4, [r0, r3]
 8008cc0:	3301      	adds	r3, #1
 8008cc2:	429a      	cmp	r2, r3
 8008cc4:	d1fa      	bne.n	8008cbc <memmove+0x1a>
 8008cc6:	e7f8      	b.n	8008cba <memmove+0x18>

08008cc8 <_sbrk_r>:
 8008cc8:	2300      	movs	r3, #0
 8008cca:	b570      	push	{r4, r5, r6, lr}
 8008ccc:	4d06      	ldr	r5, [pc, #24]	; (8008ce8 <_sbrk_r+0x20>)
 8008cce:	0004      	movs	r4, r0
 8008cd0:	0008      	movs	r0, r1
 8008cd2:	602b      	str	r3, [r5, #0]
 8008cd4:	f7fa f938 	bl	8002f48 <_sbrk>
 8008cd8:	1c43      	adds	r3, r0, #1
 8008cda:	d103      	bne.n	8008ce4 <_sbrk_r+0x1c>
 8008cdc:	682b      	ldr	r3, [r5, #0]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d000      	beq.n	8008ce4 <_sbrk_r+0x1c>
 8008ce2:	6023      	str	r3, [r4, #0]
 8008ce4:	bd70      	pop	{r4, r5, r6, pc}
 8008ce6:	46c0      	nop			; (mov r8, r8)
 8008ce8:	20000464 	.word	0x20000464

08008cec <memcpy>:
 8008cec:	2300      	movs	r3, #0
 8008cee:	b510      	push	{r4, lr}
 8008cf0:	429a      	cmp	r2, r3
 8008cf2:	d100      	bne.n	8008cf6 <memcpy+0xa>
 8008cf4:	bd10      	pop	{r4, pc}
 8008cf6:	5ccc      	ldrb	r4, [r1, r3]
 8008cf8:	54c4      	strb	r4, [r0, r3]
 8008cfa:	3301      	adds	r3, #1
 8008cfc:	e7f8      	b.n	8008cf0 <memcpy+0x4>
	...

08008d00 <__assert_func>:
 8008d00:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8008d02:	0014      	movs	r4, r2
 8008d04:	001a      	movs	r2, r3
 8008d06:	4b09      	ldr	r3, [pc, #36]	; (8008d2c <__assert_func+0x2c>)
 8008d08:	0005      	movs	r5, r0
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	000e      	movs	r6, r1
 8008d0e:	68d8      	ldr	r0, [r3, #12]
 8008d10:	4b07      	ldr	r3, [pc, #28]	; (8008d30 <__assert_func+0x30>)
 8008d12:	2c00      	cmp	r4, #0
 8008d14:	d101      	bne.n	8008d1a <__assert_func+0x1a>
 8008d16:	4b07      	ldr	r3, [pc, #28]	; (8008d34 <__assert_func+0x34>)
 8008d18:	001c      	movs	r4, r3
 8008d1a:	4907      	ldr	r1, [pc, #28]	; (8008d38 <__assert_func+0x38>)
 8008d1c:	9301      	str	r3, [sp, #4]
 8008d1e:	9402      	str	r4, [sp, #8]
 8008d20:	002b      	movs	r3, r5
 8008d22:	9600      	str	r6, [sp, #0]
 8008d24:	f000 f886 	bl	8008e34 <fiprintf>
 8008d28:	f000 f894 	bl	8008e54 <abort>
 8008d2c:	20000064 	.word	0x20000064
 8008d30:	080097d7 	.word	0x080097d7
 8008d34:	08009812 	.word	0x08009812
 8008d38:	080097e4 	.word	0x080097e4

08008d3c <_calloc_r>:
 8008d3c:	b570      	push	{r4, r5, r6, lr}
 8008d3e:	0c0b      	lsrs	r3, r1, #16
 8008d40:	0c15      	lsrs	r5, r2, #16
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d11e      	bne.n	8008d84 <_calloc_r+0x48>
 8008d46:	2d00      	cmp	r5, #0
 8008d48:	d10c      	bne.n	8008d64 <_calloc_r+0x28>
 8008d4a:	b289      	uxth	r1, r1
 8008d4c:	b294      	uxth	r4, r2
 8008d4e:	434c      	muls	r4, r1
 8008d50:	0021      	movs	r1, r4
 8008d52:	f7ff f963 	bl	800801c <_malloc_r>
 8008d56:	1e05      	subs	r5, r0, #0
 8008d58:	d01b      	beq.n	8008d92 <_calloc_r+0x56>
 8008d5a:	0022      	movs	r2, r4
 8008d5c:	2100      	movs	r1, #0
 8008d5e:	f7fe f9b7 	bl	80070d0 <memset>
 8008d62:	e016      	b.n	8008d92 <_calloc_r+0x56>
 8008d64:	1c2b      	adds	r3, r5, #0
 8008d66:	1c0c      	adds	r4, r1, #0
 8008d68:	b289      	uxth	r1, r1
 8008d6a:	b292      	uxth	r2, r2
 8008d6c:	434a      	muls	r2, r1
 8008d6e:	b2a1      	uxth	r1, r4
 8008d70:	b29c      	uxth	r4, r3
 8008d72:	434c      	muls	r4, r1
 8008d74:	0c13      	lsrs	r3, r2, #16
 8008d76:	18e4      	adds	r4, r4, r3
 8008d78:	0c23      	lsrs	r3, r4, #16
 8008d7a:	d107      	bne.n	8008d8c <_calloc_r+0x50>
 8008d7c:	0424      	lsls	r4, r4, #16
 8008d7e:	b292      	uxth	r2, r2
 8008d80:	4314      	orrs	r4, r2
 8008d82:	e7e5      	b.n	8008d50 <_calloc_r+0x14>
 8008d84:	2d00      	cmp	r5, #0
 8008d86:	d101      	bne.n	8008d8c <_calloc_r+0x50>
 8008d88:	1c14      	adds	r4, r2, #0
 8008d8a:	e7ed      	b.n	8008d68 <_calloc_r+0x2c>
 8008d8c:	230c      	movs	r3, #12
 8008d8e:	2500      	movs	r5, #0
 8008d90:	6003      	str	r3, [r0, #0]
 8008d92:	0028      	movs	r0, r5
 8008d94:	bd70      	pop	{r4, r5, r6, pc}

08008d96 <__ascii_mbtowc>:
 8008d96:	b082      	sub	sp, #8
 8008d98:	2900      	cmp	r1, #0
 8008d9a:	d100      	bne.n	8008d9e <__ascii_mbtowc+0x8>
 8008d9c:	a901      	add	r1, sp, #4
 8008d9e:	1e10      	subs	r0, r2, #0
 8008da0:	d006      	beq.n	8008db0 <__ascii_mbtowc+0x1a>
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d006      	beq.n	8008db4 <__ascii_mbtowc+0x1e>
 8008da6:	7813      	ldrb	r3, [r2, #0]
 8008da8:	600b      	str	r3, [r1, #0]
 8008daa:	7810      	ldrb	r0, [r2, #0]
 8008dac:	1e43      	subs	r3, r0, #1
 8008dae:	4198      	sbcs	r0, r3
 8008db0:	b002      	add	sp, #8
 8008db2:	4770      	bx	lr
 8008db4:	2002      	movs	r0, #2
 8008db6:	4240      	negs	r0, r0
 8008db8:	e7fa      	b.n	8008db0 <__ascii_mbtowc+0x1a>

08008dba <_realloc_r>:
 8008dba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008dbc:	0007      	movs	r7, r0
 8008dbe:	000e      	movs	r6, r1
 8008dc0:	0014      	movs	r4, r2
 8008dc2:	2900      	cmp	r1, #0
 8008dc4:	d105      	bne.n	8008dd2 <_realloc_r+0x18>
 8008dc6:	0011      	movs	r1, r2
 8008dc8:	f7ff f928 	bl	800801c <_malloc_r>
 8008dcc:	0005      	movs	r5, r0
 8008dce:	0028      	movs	r0, r5
 8008dd0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008dd2:	2a00      	cmp	r2, #0
 8008dd4:	d103      	bne.n	8008dde <_realloc_r+0x24>
 8008dd6:	f7ff f8ab 	bl	8007f30 <_free_r>
 8008dda:	0025      	movs	r5, r4
 8008ddc:	e7f7      	b.n	8008dce <_realloc_r+0x14>
 8008dde:	f000 f840 	bl	8008e62 <_malloc_usable_size_r>
 8008de2:	9001      	str	r0, [sp, #4]
 8008de4:	4284      	cmp	r4, r0
 8008de6:	d803      	bhi.n	8008df0 <_realloc_r+0x36>
 8008de8:	0035      	movs	r5, r6
 8008dea:	0843      	lsrs	r3, r0, #1
 8008dec:	42a3      	cmp	r3, r4
 8008dee:	d3ee      	bcc.n	8008dce <_realloc_r+0x14>
 8008df0:	0021      	movs	r1, r4
 8008df2:	0038      	movs	r0, r7
 8008df4:	f7ff f912 	bl	800801c <_malloc_r>
 8008df8:	1e05      	subs	r5, r0, #0
 8008dfa:	d0e8      	beq.n	8008dce <_realloc_r+0x14>
 8008dfc:	9b01      	ldr	r3, [sp, #4]
 8008dfe:	0022      	movs	r2, r4
 8008e00:	429c      	cmp	r4, r3
 8008e02:	d900      	bls.n	8008e06 <_realloc_r+0x4c>
 8008e04:	001a      	movs	r2, r3
 8008e06:	0031      	movs	r1, r6
 8008e08:	0028      	movs	r0, r5
 8008e0a:	f7ff ff6f 	bl	8008cec <memcpy>
 8008e0e:	0031      	movs	r1, r6
 8008e10:	0038      	movs	r0, r7
 8008e12:	f7ff f88d 	bl	8007f30 <_free_r>
 8008e16:	e7da      	b.n	8008dce <_realloc_r+0x14>

08008e18 <__ascii_wctomb>:
 8008e18:	0003      	movs	r3, r0
 8008e1a:	1e08      	subs	r0, r1, #0
 8008e1c:	d005      	beq.n	8008e2a <__ascii_wctomb+0x12>
 8008e1e:	2aff      	cmp	r2, #255	; 0xff
 8008e20:	d904      	bls.n	8008e2c <__ascii_wctomb+0x14>
 8008e22:	228a      	movs	r2, #138	; 0x8a
 8008e24:	2001      	movs	r0, #1
 8008e26:	601a      	str	r2, [r3, #0]
 8008e28:	4240      	negs	r0, r0
 8008e2a:	4770      	bx	lr
 8008e2c:	2001      	movs	r0, #1
 8008e2e:	700a      	strb	r2, [r1, #0]
 8008e30:	e7fb      	b.n	8008e2a <__ascii_wctomb+0x12>
	...

08008e34 <fiprintf>:
 8008e34:	b40e      	push	{r1, r2, r3}
 8008e36:	b517      	push	{r0, r1, r2, r4, lr}
 8008e38:	4c05      	ldr	r4, [pc, #20]	; (8008e50 <fiprintf+0x1c>)
 8008e3a:	ab05      	add	r3, sp, #20
 8008e3c:	cb04      	ldmia	r3!, {r2}
 8008e3e:	0001      	movs	r1, r0
 8008e40:	6820      	ldr	r0, [r4, #0]
 8008e42:	9301      	str	r3, [sp, #4]
 8008e44:	f000 f83c 	bl	8008ec0 <_vfiprintf_r>
 8008e48:	bc1e      	pop	{r1, r2, r3, r4}
 8008e4a:	bc08      	pop	{r3}
 8008e4c:	b003      	add	sp, #12
 8008e4e:	4718      	bx	r3
 8008e50:	20000064 	.word	0x20000064

08008e54 <abort>:
 8008e54:	2006      	movs	r0, #6
 8008e56:	b510      	push	{r4, lr}
 8008e58:	f000 fa1e 	bl	8009298 <raise>
 8008e5c:	2001      	movs	r0, #1
 8008e5e:	f7fa f801 	bl	8002e64 <_exit>

08008e62 <_malloc_usable_size_r>:
 8008e62:	1f0b      	subs	r3, r1, #4
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	1f18      	subs	r0, r3, #4
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	da01      	bge.n	8008e70 <_malloc_usable_size_r+0xe>
 8008e6c:	580b      	ldr	r3, [r1, r0]
 8008e6e:	18c0      	adds	r0, r0, r3
 8008e70:	4770      	bx	lr

08008e72 <__sfputc_r>:
 8008e72:	6893      	ldr	r3, [r2, #8]
 8008e74:	b510      	push	{r4, lr}
 8008e76:	3b01      	subs	r3, #1
 8008e78:	6093      	str	r3, [r2, #8]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	da04      	bge.n	8008e88 <__sfputc_r+0x16>
 8008e7e:	6994      	ldr	r4, [r2, #24]
 8008e80:	42a3      	cmp	r3, r4
 8008e82:	db07      	blt.n	8008e94 <__sfputc_r+0x22>
 8008e84:	290a      	cmp	r1, #10
 8008e86:	d005      	beq.n	8008e94 <__sfputc_r+0x22>
 8008e88:	6813      	ldr	r3, [r2, #0]
 8008e8a:	1c58      	adds	r0, r3, #1
 8008e8c:	6010      	str	r0, [r2, #0]
 8008e8e:	7019      	strb	r1, [r3, #0]
 8008e90:	0008      	movs	r0, r1
 8008e92:	bd10      	pop	{r4, pc}
 8008e94:	f000 f930 	bl	80090f8 <__swbuf_r>
 8008e98:	0001      	movs	r1, r0
 8008e9a:	e7f9      	b.n	8008e90 <__sfputc_r+0x1e>

08008e9c <__sfputs_r>:
 8008e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e9e:	0006      	movs	r6, r0
 8008ea0:	000f      	movs	r7, r1
 8008ea2:	0014      	movs	r4, r2
 8008ea4:	18d5      	adds	r5, r2, r3
 8008ea6:	42ac      	cmp	r4, r5
 8008ea8:	d101      	bne.n	8008eae <__sfputs_r+0x12>
 8008eaa:	2000      	movs	r0, #0
 8008eac:	e007      	b.n	8008ebe <__sfputs_r+0x22>
 8008eae:	7821      	ldrb	r1, [r4, #0]
 8008eb0:	003a      	movs	r2, r7
 8008eb2:	0030      	movs	r0, r6
 8008eb4:	f7ff ffdd 	bl	8008e72 <__sfputc_r>
 8008eb8:	3401      	adds	r4, #1
 8008eba:	1c43      	adds	r3, r0, #1
 8008ebc:	d1f3      	bne.n	8008ea6 <__sfputs_r+0xa>
 8008ebe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008ec0 <_vfiprintf_r>:
 8008ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ec2:	b0a1      	sub	sp, #132	; 0x84
 8008ec4:	000f      	movs	r7, r1
 8008ec6:	0015      	movs	r5, r2
 8008ec8:	001e      	movs	r6, r3
 8008eca:	9003      	str	r0, [sp, #12]
 8008ecc:	2800      	cmp	r0, #0
 8008ece:	d004      	beq.n	8008eda <_vfiprintf_r+0x1a>
 8008ed0:	6a03      	ldr	r3, [r0, #32]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d101      	bne.n	8008eda <_vfiprintf_r+0x1a>
 8008ed6:	f7fe f85b 	bl	8006f90 <__sinit>
 8008eda:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008edc:	07db      	lsls	r3, r3, #31
 8008ede:	d405      	bmi.n	8008eec <_vfiprintf_r+0x2c>
 8008ee0:	89bb      	ldrh	r3, [r7, #12]
 8008ee2:	059b      	lsls	r3, r3, #22
 8008ee4:	d402      	bmi.n	8008eec <_vfiprintf_r+0x2c>
 8008ee6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008ee8:	f7fe f977 	bl	80071da <__retarget_lock_acquire_recursive>
 8008eec:	89bb      	ldrh	r3, [r7, #12]
 8008eee:	071b      	lsls	r3, r3, #28
 8008ef0:	d502      	bpl.n	8008ef8 <_vfiprintf_r+0x38>
 8008ef2:	693b      	ldr	r3, [r7, #16]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d113      	bne.n	8008f20 <_vfiprintf_r+0x60>
 8008ef8:	0039      	movs	r1, r7
 8008efa:	9803      	ldr	r0, [sp, #12]
 8008efc:	f000 f93e 	bl	800917c <__swsetup_r>
 8008f00:	2800      	cmp	r0, #0
 8008f02:	d00d      	beq.n	8008f20 <_vfiprintf_r+0x60>
 8008f04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008f06:	07db      	lsls	r3, r3, #31
 8008f08:	d503      	bpl.n	8008f12 <_vfiprintf_r+0x52>
 8008f0a:	2001      	movs	r0, #1
 8008f0c:	4240      	negs	r0, r0
 8008f0e:	b021      	add	sp, #132	; 0x84
 8008f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f12:	89bb      	ldrh	r3, [r7, #12]
 8008f14:	059b      	lsls	r3, r3, #22
 8008f16:	d4f8      	bmi.n	8008f0a <_vfiprintf_r+0x4a>
 8008f18:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008f1a:	f7fe f95f 	bl	80071dc <__retarget_lock_release_recursive>
 8008f1e:	e7f4      	b.n	8008f0a <_vfiprintf_r+0x4a>
 8008f20:	2300      	movs	r3, #0
 8008f22:	ac08      	add	r4, sp, #32
 8008f24:	6163      	str	r3, [r4, #20]
 8008f26:	3320      	adds	r3, #32
 8008f28:	7663      	strb	r3, [r4, #25]
 8008f2a:	3310      	adds	r3, #16
 8008f2c:	76a3      	strb	r3, [r4, #26]
 8008f2e:	9607      	str	r6, [sp, #28]
 8008f30:	002e      	movs	r6, r5
 8008f32:	7833      	ldrb	r3, [r6, #0]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d001      	beq.n	8008f3c <_vfiprintf_r+0x7c>
 8008f38:	2b25      	cmp	r3, #37	; 0x25
 8008f3a:	d148      	bne.n	8008fce <_vfiprintf_r+0x10e>
 8008f3c:	1b73      	subs	r3, r6, r5
 8008f3e:	9305      	str	r3, [sp, #20]
 8008f40:	42ae      	cmp	r6, r5
 8008f42:	d00b      	beq.n	8008f5c <_vfiprintf_r+0x9c>
 8008f44:	002a      	movs	r2, r5
 8008f46:	0039      	movs	r1, r7
 8008f48:	9803      	ldr	r0, [sp, #12]
 8008f4a:	f7ff ffa7 	bl	8008e9c <__sfputs_r>
 8008f4e:	3001      	adds	r0, #1
 8008f50:	d100      	bne.n	8008f54 <_vfiprintf_r+0x94>
 8008f52:	e0af      	b.n	80090b4 <_vfiprintf_r+0x1f4>
 8008f54:	6963      	ldr	r3, [r4, #20]
 8008f56:	9a05      	ldr	r2, [sp, #20]
 8008f58:	189b      	adds	r3, r3, r2
 8008f5a:	6163      	str	r3, [r4, #20]
 8008f5c:	7833      	ldrb	r3, [r6, #0]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d100      	bne.n	8008f64 <_vfiprintf_r+0xa4>
 8008f62:	e0a7      	b.n	80090b4 <_vfiprintf_r+0x1f4>
 8008f64:	2201      	movs	r2, #1
 8008f66:	2300      	movs	r3, #0
 8008f68:	4252      	negs	r2, r2
 8008f6a:	6062      	str	r2, [r4, #4]
 8008f6c:	a904      	add	r1, sp, #16
 8008f6e:	3254      	adds	r2, #84	; 0x54
 8008f70:	1852      	adds	r2, r2, r1
 8008f72:	1c75      	adds	r5, r6, #1
 8008f74:	6023      	str	r3, [r4, #0]
 8008f76:	60e3      	str	r3, [r4, #12]
 8008f78:	60a3      	str	r3, [r4, #8]
 8008f7a:	7013      	strb	r3, [r2, #0]
 8008f7c:	65a3      	str	r3, [r4, #88]	; 0x58
 8008f7e:	4b59      	ldr	r3, [pc, #356]	; (80090e4 <_vfiprintf_r+0x224>)
 8008f80:	2205      	movs	r2, #5
 8008f82:	0018      	movs	r0, r3
 8008f84:	7829      	ldrb	r1, [r5, #0]
 8008f86:	9305      	str	r3, [sp, #20]
 8008f88:	f7fe f929 	bl	80071de <memchr>
 8008f8c:	1c6e      	adds	r6, r5, #1
 8008f8e:	2800      	cmp	r0, #0
 8008f90:	d11f      	bne.n	8008fd2 <_vfiprintf_r+0x112>
 8008f92:	6822      	ldr	r2, [r4, #0]
 8008f94:	06d3      	lsls	r3, r2, #27
 8008f96:	d504      	bpl.n	8008fa2 <_vfiprintf_r+0xe2>
 8008f98:	2353      	movs	r3, #83	; 0x53
 8008f9a:	a904      	add	r1, sp, #16
 8008f9c:	185b      	adds	r3, r3, r1
 8008f9e:	2120      	movs	r1, #32
 8008fa0:	7019      	strb	r1, [r3, #0]
 8008fa2:	0713      	lsls	r3, r2, #28
 8008fa4:	d504      	bpl.n	8008fb0 <_vfiprintf_r+0xf0>
 8008fa6:	2353      	movs	r3, #83	; 0x53
 8008fa8:	a904      	add	r1, sp, #16
 8008faa:	185b      	adds	r3, r3, r1
 8008fac:	212b      	movs	r1, #43	; 0x2b
 8008fae:	7019      	strb	r1, [r3, #0]
 8008fb0:	782b      	ldrb	r3, [r5, #0]
 8008fb2:	2b2a      	cmp	r3, #42	; 0x2a
 8008fb4:	d016      	beq.n	8008fe4 <_vfiprintf_r+0x124>
 8008fb6:	002e      	movs	r6, r5
 8008fb8:	2100      	movs	r1, #0
 8008fba:	200a      	movs	r0, #10
 8008fbc:	68e3      	ldr	r3, [r4, #12]
 8008fbe:	7832      	ldrb	r2, [r6, #0]
 8008fc0:	1c75      	adds	r5, r6, #1
 8008fc2:	3a30      	subs	r2, #48	; 0x30
 8008fc4:	2a09      	cmp	r2, #9
 8008fc6:	d94e      	bls.n	8009066 <_vfiprintf_r+0x1a6>
 8008fc8:	2900      	cmp	r1, #0
 8008fca:	d111      	bne.n	8008ff0 <_vfiprintf_r+0x130>
 8008fcc:	e017      	b.n	8008ffe <_vfiprintf_r+0x13e>
 8008fce:	3601      	adds	r6, #1
 8008fd0:	e7af      	b.n	8008f32 <_vfiprintf_r+0x72>
 8008fd2:	9b05      	ldr	r3, [sp, #20]
 8008fd4:	6822      	ldr	r2, [r4, #0]
 8008fd6:	1ac0      	subs	r0, r0, r3
 8008fd8:	2301      	movs	r3, #1
 8008fda:	4083      	lsls	r3, r0
 8008fdc:	4313      	orrs	r3, r2
 8008fde:	0035      	movs	r5, r6
 8008fe0:	6023      	str	r3, [r4, #0]
 8008fe2:	e7cc      	b.n	8008f7e <_vfiprintf_r+0xbe>
 8008fe4:	9b07      	ldr	r3, [sp, #28]
 8008fe6:	1d19      	adds	r1, r3, #4
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	9107      	str	r1, [sp, #28]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	db01      	blt.n	8008ff4 <_vfiprintf_r+0x134>
 8008ff0:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ff2:	e004      	b.n	8008ffe <_vfiprintf_r+0x13e>
 8008ff4:	425b      	negs	r3, r3
 8008ff6:	60e3      	str	r3, [r4, #12]
 8008ff8:	2302      	movs	r3, #2
 8008ffa:	4313      	orrs	r3, r2
 8008ffc:	6023      	str	r3, [r4, #0]
 8008ffe:	7833      	ldrb	r3, [r6, #0]
 8009000:	2b2e      	cmp	r3, #46	; 0x2e
 8009002:	d10a      	bne.n	800901a <_vfiprintf_r+0x15a>
 8009004:	7873      	ldrb	r3, [r6, #1]
 8009006:	2b2a      	cmp	r3, #42	; 0x2a
 8009008:	d135      	bne.n	8009076 <_vfiprintf_r+0x1b6>
 800900a:	9b07      	ldr	r3, [sp, #28]
 800900c:	3602      	adds	r6, #2
 800900e:	1d1a      	adds	r2, r3, #4
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	9207      	str	r2, [sp, #28]
 8009014:	2b00      	cmp	r3, #0
 8009016:	db2b      	blt.n	8009070 <_vfiprintf_r+0x1b0>
 8009018:	9309      	str	r3, [sp, #36]	; 0x24
 800901a:	4d33      	ldr	r5, [pc, #204]	; (80090e8 <_vfiprintf_r+0x228>)
 800901c:	2203      	movs	r2, #3
 800901e:	0028      	movs	r0, r5
 8009020:	7831      	ldrb	r1, [r6, #0]
 8009022:	f7fe f8dc 	bl	80071de <memchr>
 8009026:	2800      	cmp	r0, #0
 8009028:	d006      	beq.n	8009038 <_vfiprintf_r+0x178>
 800902a:	2340      	movs	r3, #64	; 0x40
 800902c:	1b40      	subs	r0, r0, r5
 800902e:	4083      	lsls	r3, r0
 8009030:	6822      	ldr	r2, [r4, #0]
 8009032:	3601      	adds	r6, #1
 8009034:	4313      	orrs	r3, r2
 8009036:	6023      	str	r3, [r4, #0]
 8009038:	7831      	ldrb	r1, [r6, #0]
 800903a:	2206      	movs	r2, #6
 800903c:	482b      	ldr	r0, [pc, #172]	; (80090ec <_vfiprintf_r+0x22c>)
 800903e:	1c75      	adds	r5, r6, #1
 8009040:	7621      	strb	r1, [r4, #24]
 8009042:	f7fe f8cc 	bl	80071de <memchr>
 8009046:	2800      	cmp	r0, #0
 8009048:	d043      	beq.n	80090d2 <_vfiprintf_r+0x212>
 800904a:	4b29      	ldr	r3, [pc, #164]	; (80090f0 <_vfiprintf_r+0x230>)
 800904c:	2b00      	cmp	r3, #0
 800904e:	d125      	bne.n	800909c <_vfiprintf_r+0x1dc>
 8009050:	2207      	movs	r2, #7
 8009052:	9b07      	ldr	r3, [sp, #28]
 8009054:	3307      	adds	r3, #7
 8009056:	4393      	bics	r3, r2
 8009058:	3308      	adds	r3, #8
 800905a:	9307      	str	r3, [sp, #28]
 800905c:	6963      	ldr	r3, [r4, #20]
 800905e:	9a04      	ldr	r2, [sp, #16]
 8009060:	189b      	adds	r3, r3, r2
 8009062:	6163      	str	r3, [r4, #20]
 8009064:	e764      	b.n	8008f30 <_vfiprintf_r+0x70>
 8009066:	4343      	muls	r3, r0
 8009068:	002e      	movs	r6, r5
 800906a:	2101      	movs	r1, #1
 800906c:	189b      	adds	r3, r3, r2
 800906e:	e7a6      	b.n	8008fbe <_vfiprintf_r+0xfe>
 8009070:	2301      	movs	r3, #1
 8009072:	425b      	negs	r3, r3
 8009074:	e7d0      	b.n	8009018 <_vfiprintf_r+0x158>
 8009076:	2300      	movs	r3, #0
 8009078:	200a      	movs	r0, #10
 800907a:	001a      	movs	r2, r3
 800907c:	3601      	adds	r6, #1
 800907e:	6063      	str	r3, [r4, #4]
 8009080:	7831      	ldrb	r1, [r6, #0]
 8009082:	1c75      	adds	r5, r6, #1
 8009084:	3930      	subs	r1, #48	; 0x30
 8009086:	2909      	cmp	r1, #9
 8009088:	d903      	bls.n	8009092 <_vfiprintf_r+0x1d2>
 800908a:	2b00      	cmp	r3, #0
 800908c:	d0c5      	beq.n	800901a <_vfiprintf_r+0x15a>
 800908e:	9209      	str	r2, [sp, #36]	; 0x24
 8009090:	e7c3      	b.n	800901a <_vfiprintf_r+0x15a>
 8009092:	4342      	muls	r2, r0
 8009094:	002e      	movs	r6, r5
 8009096:	2301      	movs	r3, #1
 8009098:	1852      	adds	r2, r2, r1
 800909a:	e7f1      	b.n	8009080 <_vfiprintf_r+0x1c0>
 800909c:	aa07      	add	r2, sp, #28
 800909e:	9200      	str	r2, [sp, #0]
 80090a0:	0021      	movs	r1, r4
 80090a2:	003a      	movs	r2, r7
 80090a4:	4b13      	ldr	r3, [pc, #76]	; (80090f4 <_vfiprintf_r+0x234>)
 80090a6:	9803      	ldr	r0, [sp, #12]
 80090a8:	f7fd fb0c 	bl	80066c4 <_printf_float>
 80090ac:	9004      	str	r0, [sp, #16]
 80090ae:	9b04      	ldr	r3, [sp, #16]
 80090b0:	3301      	adds	r3, #1
 80090b2:	d1d3      	bne.n	800905c <_vfiprintf_r+0x19c>
 80090b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80090b6:	07db      	lsls	r3, r3, #31
 80090b8:	d405      	bmi.n	80090c6 <_vfiprintf_r+0x206>
 80090ba:	89bb      	ldrh	r3, [r7, #12]
 80090bc:	059b      	lsls	r3, r3, #22
 80090be:	d402      	bmi.n	80090c6 <_vfiprintf_r+0x206>
 80090c0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80090c2:	f7fe f88b 	bl	80071dc <__retarget_lock_release_recursive>
 80090c6:	89bb      	ldrh	r3, [r7, #12]
 80090c8:	065b      	lsls	r3, r3, #25
 80090ca:	d500      	bpl.n	80090ce <_vfiprintf_r+0x20e>
 80090cc:	e71d      	b.n	8008f0a <_vfiprintf_r+0x4a>
 80090ce:	980d      	ldr	r0, [sp, #52]	; 0x34
 80090d0:	e71d      	b.n	8008f0e <_vfiprintf_r+0x4e>
 80090d2:	aa07      	add	r2, sp, #28
 80090d4:	9200      	str	r2, [sp, #0]
 80090d6:	0021      	movs	r1, r4
 80090d8:	003a      	movs	r2, r7
 80090da:	4b06      	ldr	r3, [pc, #24]	; (80090f4 <_vfiprintf_r+0x234>)
 80090dc:	9803      	ldr	r0, [sp, #12]
 80090de:	f7fd fdb7 	bl	8006c50 <_printf_i>
 80090e2:	e7e3      	b.n	80090ac <_vfiprintf_r+0x1ec>
 80090e4:	080097bc 	.word	0x080097bc
 80090e8:	080097c2 	.word	0x080097c2
 80090ec:	080097c6 	.word	0x080097c6
 80090f0:	080066c5 	.word	0x080066c5
 80090f4:	08008e9d 	.word	0x08008e9d

080090f8 <__swbuf_r>:
 80090f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090fa:	0006      	movs	r6, r0
 80090fc:	000d      	movs	r5, r1
 80090fe:	0014      	movs	r4, r2
 8009100:	2800      	cmp	r0, #0
 8009102:	d004      	beq.n	800910e <__swbuf_r+0x16>
 8009104:	6a03      	ldr	r3, [r0, #32]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d101      	bne.n	800910e <__swbuf_r+0x16>
 800910a:	f7fd ff41 	bl	8006f90 <__sinit>
 800910e:	69a3      	ldr	r3, [r4, #24]
 8009110:	60a3      	str	r3, [r4, #8]
 8009112:	89a3      	ldrh	r3, [r4, #12]
 8009114:	071b      	lsls	r3, r3, #28
 8009116:	d528      	bpl.n	800916a <__swbuf_r+0x72>
 8009118:	6923      	ldr	r3, [r4, #16]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d025      	beq.n	800916a <__swbuf_r+0x72>
 800911e:	6923      	ldr	r3, [r4, #16]
 8009120:	6820      	ldr	r0, [r4, #0]
 8009122:	b2ef      	uxtb	r7, r5
 8009124:	1ac0      	subs	r0, r0, r3
 8009126:	6963      	ldr	r3, [r4, #20]
 8009128:	b2ed      	uxtb	r5, r5
 800912a:	4283      	cmp	r3, r0
 800912c:	dc05      	bgt.n	800913a <__swbuf_r+0x42>
 800912e:	0021      	movs	r1, r4
 8009130:	0030      	movs	r0, r6
 8009132:	f7ff fd8b 	bl	8008c4c <_fflush_r>
 8009136:	2800      	cmp	r0, #0
 8009138:	d11d      	bne.n	8009176 <__swbuf_r+0x7e>
 800913a:	68a3      	ldr	r3, [r4, #8]
 800913c:	3001      	adds	r0, #1
 800913e:	3b01      	subs	r3, #1
 8009140:	60a3      	str	r3, [r4, #8]
 8009142:	6823      	ldr	r3, [r4, #0]
 8009144:	1c5a      	adds	r2, r3, #1
 8009146:	6022      	str	r2, [r4, #0]
 8009148:	701f      	strb	r7, [r3, #0]
 800914a:	6963      	ldr	r3, [r4, #20]
 800914c:	4283      	cmp	r3, r0
 800914e:	d004      	beq.n	800915a <__swbuf_r+0x62>
 8009150:	89a3      	ldrh	r3, [r4, #12]
 8009152:	07db      	lsls	r3, r3, #31
 8009154:	d507      	bpl.n	8009166 <__swbuf_r+0x6e>
 8009156:	2d0a      	cmp	r5, #10
 8009158:	d105      	bne.n	8009166 <__swbuf_r+0x6e>
 800915a:	0021      	movs	r1, r4
 800915c:	0030      	movs	r0, r6
 800915e:	f7ff fd75 	bl	8008c4c <_fflush_r>
 8009162:	2800      	cmp	r0, #0
 8009164:	d107      	bne.n	8009176 <__swbuf_r+0x7e>
 8009166:	0028      	movs	r0, r5
 8009168:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800916a:	0021      	movs	r1, r4
 800916c:	0030      	movs	r0, r6
 800916e:	f000 f805 	bl	800917c <__swsetup_r>
 8009172:	2800      	cmp	r0, #0
 8009174:	d0d3      	beq.n	800911e <__swbuf_r+0x26>
 8009176:	2501      	movs	r5, #1
 8009178:	426d      	negs	r5, r5
 800917a:	e7f4      	b.n	8009166 <__swbuf_r+0x6e>

0800917c <__swsetup_r>:
 800917c:	4b30      	ldr	r3, [pc, #192]	; (8009240 <__swsetup_r+0xc4>)
 800917e:	b570      	push	{r4, r5, r6, lr}
 8009180:	0005      	movs	r5, r0
 8009182:	6818      	ldr	r0, [r3, #0]
 8009184:	000c      	movs	r4, r1
 8009186:	2800      	cmp	r0, #0
 8009188:	d004      	beq.n	8009194 <__swsetup_r+0x18>
 800918a:	6a03      	ldr	r3, [r0, #32]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d101      	bne.n	8009194 <__swsetup_r+0x18>
 8009190:	f7fd fefe 	bl	8006f90 <__sinit>
 8009194:	230c      	movs	r3, #12
 8009196:	5ee2      	ldrsh	r2, [r4, r3]
 8009198:	b293      	uxth	r3, r2
 800919a:	0711      	lsls	r1, r2, #28
 800919c:	d423      	bmi.n	80091e6 <__swsetup_r+0x6a>
 800919e:	06d9      	lsls	r1, r3, #27
 80091a0:	d407      	bmi.n	80091b2 <__swsetup_r+0x36>
 80091a2:	2309      	movs	r3, #9
 80091a4:	2001      	movs	r0, #1
 80091a6:	602b      	str	r3, [r5, #0]
 80091a8:	3337      	adds	r3, #55	; 0x37
 80091aa:	4313      	orrs	r3, r2
 80091ac:	81a3      	strh	r3, [r4, #12]
 80091ae:	4240      	negs	r0, r0
 80091b0:	bd70      	pop	{r4, r5, r6, pc}
 80091b2:	075b      	lsls	r3, r3, #29
 80091b4:	d513      	bpl.n	80091de <__swsetup_r+0x62>
 80091b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091b8:	2900      	cmp	r1, #0
 80091ba:	d008      	beq.n	80091ce <__swsetup_r+0x52>
 80091bc:	0023      	movs	r3, r4
 80091be:	3344      	adds	r3, #68	; 0x44
 80091c0:	4299      	cmp	r1, r3
 80091c2:	d002      	beq.n	80091ca <__swsetup_r+0x4e>
 80091c4:	0028      	movs	r0, r5
 80091c6:	f7fe feb3 	bl	8007f30 <_free_r>
 80091ca:	2300      	movs	r3, #0
 80091cc:	6363      	str	r3, [r4, #52]	; 0x34
 80091ce:	2224      	movs	r2, #36	; 0x24
 80091d0:	89a3      	ldrh	r3, [r4, #12]
 80091d2:	4393      	bics	r3, r2
 80091d4:	81a3      	strh	r3, [r4, #12]
 80091d6:	2300      	movs	r3, #0
 80091d8:	6063      	str	r3, [r4, #4]
 80091da:	6923      	ldr	r3, [r4, #16]
 80091dc:	6023      	str	r3, [r4, #0]
 80091de:	2308      	movs	r3, #8
 80091e0:	89a2      	ldrh	r2, [r4, #12]
 80091e2:	4313      	orrs	r3, r2
 80091e4:	81a3      	strh	r3, [r4, #12]
 80091e6:	6923      	ldr	r3, [r4, #16]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d10b      	bne.n	8009204 <__swsetup_r+0x88>
 80091ec:	21a0      	movs	r1, #160	; 0xa0
 80091ee:	2280      	movs	r2, #128	; 0x80
 80091f0:	89a3      	ldrh	r3, [r4, #12]
 80091f2:	0089      	lsls	r1, r1, #2
 80091f4:	0092      	lsls	r2, r2, #2
 80091f6:	400b      	ands	r3, r1
 80091f8:	4293      	cmp	r3, r2
 80091fa:	d003      	beq.n	8009204 <__swsetup_r+0x88>
 80091fc:	0021      	movs	r1, r4
 80091fe:	0028      	movs	r0, r5
 8009200:	f000 f892 	bl	8009328 <__smakebuf_r>
 8009204:	220c      	movs	r2, #12
 8009206:	5ea3      	ldrsh	r3, [r4, r2]
 8009208:	2001      	movs	r0, #1
 800920a:	001a      	movs	r2, r3
 800920c:	b299      	uxth	r1, r3
 800920e:	4002      	ands	r2, r0
 8009210:	4203      	tst	r3, r0
 8009212:	d00f      	beq.n	8009234 <__swsetup_r+0xb8>
 8009214:	2200      	movs	r2, #0
 8009216:	60a2      	str	r2, [r4, #8]
 8009218:	6962      	ldr	r2, [r4, #20]
 800921a:	4252      	negs	r2, r2
 800921c:	61a2      	str	r2, [r4, #24]
 800921e:	2000      	movs	r0, #0
 8009220:	6922      	ldr	r2, [r4, #16]
 8009222:	4282      	cmp	r2, r0
 8009224:	d1c4      	bne.n	80091b0 <__swsetup_r+0x34>
 8009226:	0609      	lsls	r1, r1, #24
 8009228:	d5c2      	bpl.n	80091b0 <__swsetup_r+0x34>
 800922a:	2240      	movs	r2, #64	; 0x40
 800922c:	4313      	orrs	r3, r2
 800922e:	81a3      	strh	r3, [r4, #12]
 8009230:	3801      	subs	r0, #1
 8009232:	e7bd      	b.n	80091b0 <__swsetup_r+0x34>
 8009234:	0788      	lsls	r0, r1, #30
 8009236:	d400      	bmi.n	800923a <__swsetup_r+0xbe>
 8009238:	6962      	ldr	r2, [r4, #20]
 800923a:	60a2      	str	r2, [r4, #8]
 800923c:	e7ef      	b.n	800921e <__swsetup_r+0xa2>
 800923e:	46c0      	nop			; (mov r8, r8)
 8009240:	20000064 	.word	0x20000064

08009244 <_raise_r>:
 8009244:	b570      	push	{r4, r5, r6, lr}
 8009246:	0004      	movs	r4, r0
 8009248:	000d      	movs	r5, r1
 800924a:	291f      	cmp	r1, #31
 800924c:	d904      	bls.n	8009258 <_raise_r+0x14>
 800924e:	2316      	movs	r3, #22
 8009250:	6003      	str	r3, [r0, #0]
 8009252:	2001      	movs	r0, #1
 8009254:	4240      	negs	r0, r0
 8009256:	bd70      	pop	{r4, r5, r6, pc}
 8009258:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800925a:	2b00      	cmp	r3, #0
 800925c:	d004      	beq.n	8009268 <_raise_r+0x24>
 800925e:	008a      	lsls	r2, r1, #2
 8009260:	189b      	adds	r3, r3, r2
 8009262:	681a      	ldr	r2, [r3, #0]
 8009264:	2a00      	cmp	r2, #0
 8009266:	d108      	bne.n	800927a <_raise_r+0x36>
 8009268:	0020      	movs	r0, r4
 800926a:	f000 f831 	bl	80092d0 <_getpid_r>
 800926e:	002a      	movs	r2, r5
 8009270:	0001      	movs	r1, r0
 8009272:	0020      	movs	r0, r4
 8009274:	f000 f81a 	bl	80092ac <_kill_r>
 8009278:	e7ed      	b.n	8009256 <_raise_r+0x12>
 800927a:	2000      	movs	r0, #0
 800927c:	2a01      	cmp	r2, #1
 800927e:	d0ea      	beq.n	8009256 <_raise_r+0x12>
 8009280:	1c51      	adds	r1, r2, #1
 8009282:	d103      	bne.n	800928c <_raise_r+0x48>
 8009284:	2316      	movs	r3, #22
 8009286:	3001      	adds	r0, #1
 8009288:	6023      	str	r3, [r4, #0]
 800928a:	e7e4      	b.n	8009256 <_raise_r+0x12>
 800928c:	2400      	movs	r4, #0
 800928e:	0028      	movs	r0, r5
 8009290:	601c      	str	r4, [r3, #0]
 8009292:	4790      	blx	r2
 8009294:	0020      	movs	r0, r4
 8009296:	e7de      	b.n	8009256 <_raise_r+0x12>

08009298 <raise>:
 8009298:	b510      	push	{r4, lr}
 800929a:	4b03      	ldr	r3, [pc, #12]	; (80092a8 <raise+0x10>)
 800929c:	0001      	movs	r1, r0
 800929e:	6818      	ldr	r0, [r3, #0]
 80092a0:	f7ff ffd0 	bl	8009244 <_raise_r>
 80092a4:	bd10      	pop	{r4, pc}
 80092a6:	46c0      	nop			; (mov r8, r8)
 80092a8:	20000064 	.word	0x20000064

080092ac <_kill_r>:
 80092ac:	2300      	movs	r3, #0
 80092ae:	b570      	push	{r4, r5, r6, lr}
 80092b0:	4d06      	ldr	r5, [pc, #24]	; (80092cc <_kill_r+0x20>)
 80092b2:	0004      	movs	r4, r0
 80092b4:	0008      	movs	r0, r1
 80092b6:	0011      	movs	r1, r2
 80092b8:	602b      	str	r3, [r5, #0]
 80092ba:	f7f9 fdc3 	bl	8002e44 <_kill>
 80092be:	1c43      	adds	r3, r0, #1
 80092c0:	d103      	bne.n	80092ca <_kill_r+0x1e>
 80092c2:	682b      	ldr	r3, [r5, #0]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d000      	beq.n	80092ca <_kill_r+0x1e>
 80092c8:	6023      	str	r3, [r4, #0]
 80092ca:	bd70      	pop	{r4, r5, r6, pc}
 80092cc:	20000464 	.word	0x20000464

080092d0 <_getpid_r>:
 80092d0:	b510      	push	{r4, lr}
 80092d2:	f7f9 fdb1 	bl	8002e38 <_getpid>
 80092d6:	bd10      	pop	{r4, pc}

080092d8 <__swhatbuf_r>:
 80092d8:	b570      	push	{r4, r5, r6, lr}
 80092da:	000e      	movs	r6, r1
 80092dc:	001d      	movs	r5, r3
 80092de:	230e      	movs	r3, #14
 80092e0:	5ec9      	ldrsh	r1, [r1, r3]
 80092e2:	0014      	movs	r4, r2
 80092e4:	b096      	sub	sp, #88	; 0x58
 80092e6:	2900      	cmp	r1, #0
 80092e8:	da0c      	bge.n	8009304 <__swhatbuf_r+0x2c>
 80092ea:	89b2      	ldrh	r2, [r6, #12]
 80092ec:	2380      	movs	r3, #128	; 0x80
 80092ee:	0011      	movs	r1, r2
 80092f0:	4019      	ands	r1, r3
 80092f2:	421a      	tst	r2, r3
 80092f4:	d013      	beq.n	800931e <__swhatbuf_r+0x46>
 80092f6:	2100      	movs	r1, #0
 80092f8:	3b40      	subs	r3, #64	; 0x40
 80092fa:	2000      	movs	r0, #0
 80092fc:	6029      	str	r1, [r5, #0]
 80092fe:	6023      	str	r3, [r4, #0]
 8009300:	b016      	add	sp, #88	; 0x58
 8009302:	bd70      	pop	{r4, r5, r6, pc}
 8009304:	466a      	mov	r2, sp
 8009306:	f000 f84d 	bl	80093a4 <_fstat_r>
 800930a:	2800      	cmp	r0, #0
 800930c:	dbed      	blt.n	80092ea <__swhatbuf_r+0x12>
 800930e:	23f0      	movs	r3, #240	; 0xf0
 8009310:	9901      	ldr	r1, [sp, #4]
 8009312:	021b      	lsls	r3, r3, #8
 8009314:	4019      	ands	r1, r3
 8009316:	4b03      	ldr	r3, [pc, #12]	; (8009324 <__swhatbuf_r+0x4c>)
 8009318:	18c9      	adds	r1, r1, r3
 800931a:	424b      	negs	r3, r1
 800931c:	4159      	adcs	r1, r3
 800931e:	2380      	movs	r3, #128	; 0x80
 8009320:	00db      	lsls	r3, r3, #3
 8009322:	e7ea      	b.n	80092fa <__swhatbuf_r+0x22>
 8009324:	ffffe000 	.word	0xffffe000

08009328 <__smakebuf_r>:
 8009328:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800932a:	2602      	movs	r6, #2
 800932c:	898b      	ldrh	r3, [r1, #12]
 800932e:	0005      	movs	r5, r0
 8009330:	000c      	movs	r4, r1
 8009332:	4233      	tst	r3, r6
 8009334:	d006      	beq.n	8009344 <__smakebuf_r+0x1c>
 8009336:	0023      	movs	r3, r4
 8009338:	3347      	adds	r3, #71	; 0x47
 800933a:	6023      	str	r3, [r4, #0]
 800933c:	6123      	str	r3, [r4, #16]
 800933e:	2301      	movs	r3, #1
 8009340:	6163      	str	r3, [r4, #20]
 8009342:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8009344:	466a      	mov	r2, sp
 8009346:	ab01      	add	r3, sp, #4
 8009348:	f7ff ffc6 	bl	80092d8 <__swhatbuf_r>
 800934c:	9900      	ldr	r1, [sp, #0]
 800934e:	0007      	movs	r7, r0
 8009350:	0028      	movs	r0, r5
 8009352:	f7fe fe63 	bl	800801c <_malloc_r>
 8009356:	2800      	cmp	r0, #0
 8009358:	d108      	bne.n	800936c <__smakebuf_r+0x44>
 800935a:	220c      	movs	r2, #12
 800935c:	5ea3      	ldrsh	r3, [r4, r2]
 800935e:	059a      	lsls	r2, r3, #22
 8009360:	d4ef      	bmi.n	8009342 <__smakebuf_r+0x1a>
 8009362:	2203      	movs	r2, #3
 8009364:	4393      	bics	r3, r2
 8009366:	431e      	orrs	r6, r3
 8009368:	81a6      	strh	r6, [r4, #12]
 800936a:	e7e4      	b.n	8009336 <__smakebuf_r+0xe>
 800936c:	2380      	movs	r3, #128	; 0x80
 800936e:	89a2      	ldrh	r2, [r4, #12]
 8009370:	6020      	str	r0, [r4, #0]
 8009372:	4313      	orrs	r3, r2
 8009374:	81a3      	strh	r3, [r4, #12]
 8009376:	9b00      	ldr	r3, [sp, #0]
 8009378:	6120      	str	r0, [r4, #16]
 800937a:	6163      	str	r3, [r4, #20]
 800937c:	9b01      	ldr	r3, [sp, #4]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d00c      	beq.n	800939c <__smakebuf_r+0x74>
 8009382:	0028      	movs	r0, r5
 8009384:	230e      	movs	r3, #14
 8009386:	5ee1      	ldrsh	r1, [r4, r3]
 8009388:	f000 f81e 	bl	80093c8 <_isatty_r>
 800938c:	2800      	cmp	r0, #0
 800938e:	d005      	beq.n	800939c <__smakebuf_r+0x74>
 8009390:	2303      	movs	r3, #3
 8009392:	89a2      	ldrh	r2, [r4, #12]
 8009394:	439a      	bics	r2, r3
 8009396:	3b02      	subs	r3, #2
 8009398:	4313      	orrs	r3, r2
 800939a:	81a3      	strh	r3, [r4, #12]
 800939c:	89a3      	ldrh	r3, [r4, #12]
 800939e:	433b      	orrs	r3, r7
 80093a0:	81a3      	strh	r3, [r4, #12]
 80093a2:	e7ce      	b.n	8009342 <__smakebuf_r+0x1a>

080093a4 <_fstat_r>:
 80093a4:	2300      	movs	r3, #0
 80093a6:	b570      	push	{r4, r5, r6, lr}
 80093a8:	4d06      	ldr	r5, [pc, #24]	; (80093c4 <_fstat_r+0x20>)
 80093aa:	0004      	movs	r4, r0
 80093ac:	0008      	movs	r0, r1
 80093ae:	0011      	movs	r1, r2
 80093b0:	602b      	str	r3, [r5, #0]
 80093b2:	f7f9 fda6 	bl	8002f02 <_fstat>
 80093b6:	1c43      	adds	r3, r0, #1
 80093b8:	d103      	bne.n	80093c2 <_fstat_r+0x1e>
 80093ba:	682b      	ldr	r3, [r5, #0]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d000      	beq.n	80093c2 <_fstat_r+0x1e>
 80093c0:	6023      	str	r3, [r4, #0]
 80093c2:	bd70      	pop	{r4, r5, r6, pc}
 80093c4:	20000464 	.word	0x20000464

080093c8 <_isatty_r>:
 80093c8:	2300      	movs	r3, #0
 80093ca:	b570      	push	{r4, r5, r6, lr}
 80093cc:	4d06      	ldr	r5, [pc, #24]	; (80093e8 <_isatty_r+0x20>)
 80093ce:	0004      	movs	r4, r0
 80093d0:	0008      	movs	r0, r1
 80093d2:	602b      	str	r3, [r5, #0]
 80093d4:	f7f9 fda3 	bl	8002f1e <_isatty>
 80093d8:	1c43      	adds	r3, r0, #1
 80093da:	d103      	bne.n	80093e4 <_isatty_r+0x1c>
 80093dc:	682b      	ldr	r3, [r5, #0]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d000      	beq.n	80093e4 <_isatty_r+0x1c>
 80093e2:	6023      	str	r3, [r4, #0]
 80093e4:	bd70      	pop	{r4, r5, r6, pc}
 80093e6:	46c0      	nop			; (mov r8, r8)
 80093e8:	20000464 	.word	0x20000464

080093ec <_init>:
 80093ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093ee:	46c0      	nop			; (mov r8, r8)
 80093f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093f2:	bc08      	pop	{r3}
 80093f4:	469e      	mov	lr, r3
 80093f6:	4770      	bx	lr

080093f8 <_fini>:
 80093f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093fa:	46c0      	nop			; (mov r8, r8)
 80093fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093fe:	bc08      	pop	{r3}
 8009400:	469e      	mov	lr, r3
 8009402:	4770      	bx	lr
