Simulator report for ram1
Sun Mar 17 23:14:50 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 135 nodes    ;
; Simulation Coverage         ;      65.73 % ;
; Total Number of Transitions ; 697          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; ram1.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+---------------------------------------------------------------------------------------------------+
; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      65.73 % ;
; Total nodes checked                                 ; 135          ;
; Total output ports checked                          ; 143          ;
; Total output ports with complete 1/0-value coverage ; 94           ;
; Total output ports with no 1/0-value coverage       ; 36           ;
; Total output ports with no 1-value coverage         ; 43           ;
; Total output ports with no 0-value coverage         ; 42           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; |ram1|d[7]                                                                                          ; |ram1|d[7]~result                                                                             ; pin_out          ;
; |ram1|d[6]                                                                                          ; |ram1|d[6]~result                                                                             ; pin_out          ;
; |ram1|d[5]                                                                                          ; |ram1|d[5]~result                                                                             ; pin_out          ;
; |ram1|d[4]                                                                                          ; |ram1|d[4]~result                                                                             ; pin_out          ;
; |ram1|d[3]                                                                                          ; |ram1|d[3]~result                                                                             ; pin_out          ;
; |ram1|d[2]                                                                                          ; |ram1|d[2]~result                                                                             ; pin_out          ;
; |ram1|d[1]                                                                                          ; |ram1|d[1]~result                                                                             ; pin_out          ;
; |ram1|d[0]                                                                                          ; |ram1|d[0]~result                                                                             ; pin_out          ;
; |ram1|d~0                                                                                           ; |ram1|d~0                                                                                     ; out0             ;
; |ram1|d~1                                                                                           ; |ram1|d~1                                                                                     ; out0             ;
; |ram1|d~2                                                                                           ; |ram1|d~2                                                                                     ; out0             ;
; |ram1|d~3                                                                                           ; |ram1|d~3                                                                                     ; out0             ;
; |ram1|d~4                                                                                           ; |ram1|d~4                                                                                     ; out0             ;
; |ram1|d~5                                                                                           ; |ram1|d~5                                                                                     ; out0             ;
; |ram1|d~6                                                                                           ; |ram1|d~6                                                                                     ; out0             ;
; |ram1|d~7                                                                                           ; |ram1|d~7                                                                                     ; out0             ;
; |ram1|clk_cdu                                                                                       ; |ram1|clk_cdu                                                                                 ; out              ;
; |ram1|pcld                                                                                          ; |ram1|pcld                                                                                    ; out              ;
; |ram1|pcen                                                                                          ; |ram1|pcen                                                                                    ; out              ;
; |ram1|sw_bus                                                                                        ; |ram1|sw_bus                                                                                  ; out              ;
; |ram1|pc_bus                                                                                        ; |ram1|pc_bus                                                                                  ; out              ;
; |ram1|ldar                                                                                          ; |ram1|ldar                                                                                    ; out              ;
; |ram1|inputed[7]                                                                                    ; |ram1|inputed[7]                                                                              ; out              ;
; |ram1|inputed[6]                                                                                    ; |ram1|inputed[6]                                                                              ; out              ;
; |ram1|inputed[5]                                                                                    ; |ram1|inputed[5]                                                                              ; out              ;
; |ram1|inputed[3]                                                                                    ; |ram1|inputed[3]                                                                              ; out              ;
; |ram1|inputed[2]                                                                                    ; |ram1|inputed[2]                                                                              ; out              ;
; |ram1|inputed[1]                                                                                    ; |ram1|inputed[1]                                                                              ; out              ;
; |ram1|inputed[0]                                                                                    ; |ram1|inputed[0]                                                                              ; out              ;
; |ram1|w                                                                                             ; |ram1|w                                                                                       ; out              ;
; |ram1|r                                                                                             ; |ram1|r                                                                                       ; out              ;
; |ram1|lpm_ram_io:inst1|_~1                                                                          ; |ram1|lpm_ram_io:inst1|_~1                                                                    ; out0             ;
; |ram1|lpm_ram_io:inst1|_~2                                                                          ; |ram1|lpm_ram_io:inst1|_~2                                                                    ; out0             ;
; |ram1|lpm_ram_io:inst1|datatri[7]~0                                                                 ; |ram1|lpm_ram_io:inst1|datatri[7]~0                                                           ; out0             ;
; |ram1|lpm_ram_io:inst1|datatri[6]                                                                   ; |ram1|lpm_ram_io:inst1|datatri[6]                                                             ; out              ;
; |ram1|lpm_ram_io:inst1|datatri[4]                                                                   ; |ram1|lpm_ram_io:inst1|datatri[4]                                                             ; out              ;
; |ram1|lpm_ram_io:inst1|datatri[3]                                                                   ; |ram1|lpm_ram_io:inst1|datatri[3]                                                             ; out              ;
; |ram1|lpm_ram_io:inst1|datatri[2]                                                                   ; |ram1|lpm_ram_io:inst1|datatri[2]                                                             ; out              ;
; |ram1|lpm_ram_io:inst1|datatri[1]                                                                   ; |ram1|lpm_ram_io:inst1|datatri[1]                                                             ; out              ;
; |ram1|lpm_ram_io:inst1|datatri[0]                                                                   ; |ram1|lpm_ram_io:inst1|datatri[0]                                                             ; out              ;
; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0 ; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[0] ; portadataout0    ;
; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a2 ; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[2] ; portadataout0    ;
; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a3 ; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[3] ; portadataout0    ;
; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a4 ; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[4] ; portadataout0    ;
; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a6 ; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[6] ; portadataout0    ;
; |ram1|sw_pc_ar:inst|process_1~0                                                                     ; |ram1|sw_pc_ar:inst|process_1~0                                                               ; out0             ;
; |ram1|sw_pc_ar:inst|process_1~1                                                                     ; |ram1|sw_pc_ar:inst|process_1~1                                                               ; out0             ;
; |ram1|sw_pc_ar:inst|pc~5                                                                            ; |ram1|sw_pc_ar:inst|pc~5                                                                      ; out              ;
; |ram1|sw_pc_ar:inst|pc~6                                                                            ; |ram1|sw_pc_ar:inst|pc~6                                                                      ; out              ;
; |ram1|sw_pc_ar:inst|pc~7                                                                            ; |ram1|sw_pc_ar:inst|pc~7                                                                      ; out              ;
; |ram1|sw_pc_ar:inst|pc~13                                                                           ; |ram1|sw_pc_ar:inst|pc~13                                                                     ; out              ;
; |ram1|sw_pc_ar:inst|pc~14                                                                           ; |ram1|sw_pc_ar:inst|pc~14                                                                     ; out              ;
; |ram1|sw_pc_ar:inst|pc~15                                                                           ; |ram1|sw_pc_ar:inst|pc~15                                                                     ; out              ;
; |ram1|sw_pc_ar:inst|ar[0]                                                                           ; |ram1|sw_pc_ar:inst|ar[0]                                                                     ; regout           ;
; |ram1|sw_pc_ar:inst|pc[1]                                                                           ; |ram1|sw_pc_ar:inst|pc[1]                                                                     ; regout           ;
; |ram1|sw_pc_ar:inst|bus_reg~0                                                                       ; |ram1|sw_pc_ar:inst|bus_reg~0                                                                 ; out0             ;
; |ram1|sw_pc_ar:inst|bus_reg~1                                                                       ; |ram1|sw_pc_ar:inst|bus_reg~1                                                                 ; out              ;
; |ram1|sw_pc_ar:inst|bus_reg~2                                                                       ; |ram1|sw_pc_ar:inst|bus_reg~2                                                                 ; out              ;
; |ram1|sw_pc_ar:inst|bus_reg~3                                                                       ; |ram1|sw_pc_ar:inst|bus_reg~3                                                                 ; out              ;
; |ram1|sw_pc_ar:inst|bus_reg~4                                                                       ; |ram1|sw_pc_ar:inst|bus_reg~4                                                                 ; out              ;
; |ram1|sw_pc_ar:inst|bus_reg~5                                                                       ; |ram1|sw_pc_ar:inst|bus_reg~5                                                                 ; out              ;
; |ram1|sw_pc_ar:inst|bus_reg~6                                                                       ; |ram1|sw_pc_ar:inst|bus_reg~6                                                                 ; out              ;
; |ram1|sw_pc_ar:inst|bus_reg~7                                                                       ; |ram1|sw_pc_ar:inst|bus_reg~7                                                                 ; out              ;
; |ram1|sw_pc_ar:inst|bus_reg~8                                                                       ; |ram1|sw_pc_ar:inst|bus_reg~8                                                                 ; out              ;
; |ram1|sw_pc_ar:inst|bus_reg~9                                                                       ; |ram1|sw_pc_ar:inst|bus_reg~9                                                                 ; out0             ;
; |ram1|sw_pc_ar:inst|bus_reg[7]                                                                      ; |ram1|sw_pc_ar:inst|bus_reg[7]                                                                ; out              ;
; |ram1|sw_pc_ar:inst|bus_reg[6]                                                                      ; |ram1|sw_pc_ar:inst|bus_reg[6]                                                                ; out              ;
; |ram1|sw_pc_ar:inst|bus_reg[5]                                                                      ; |ram1|sw_pc_ar:inst|bus_reg[5]                                                                ; out              ;
; |ram1|sw_pc_ar:inst|bus_reg[4]                                                                      ; |ram1|sw_pc_ar:inst|bus_reg[4]                                                                ; out              ;
; |ram1|sw_pc_ar:inst|bus_reg[3]                                                                      ; |ram1|sw_pc_ar:inst|bus_reg[3]                                                                ; out              ;
; |ram1|sw_pc_ar:inst|bus_reg[2]                                                                      ; |ram1|sw_pc_ar:inst|bus_reg[2]                                                                ; out              ;
; |ram1|sw_pc_ar:inst|bus_reg[1]                                                                      ; |ram1|sw_pc_ar:inst|bus_reg[1]                                                                ; out              ;
; |ram1|sw_pc_ar:inst|bus_reg[0]                                                                      ; |ram1|sw_pc_ar:inst|bus_reg[0]                                                                ; out              ;
; |ram1|sw_pc_ar:inst|d~16                                                                            ; |ram1|sw_pc_ar:inst|d~16                                                                      ; out0             ;
; |ram1|sw_pc_ar:inst|pc[0]                                                                           ; |ram1|sw_pc_ar:inst|pc[0]                                                                     ; regout           ;
; |ram1|sw_pc_ar:inst|comb~0                                                                          ; |ram1|sw_pc_ar:inst|comb~0                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|comb~1                                                                          ; |ram1|sw_pc_ar:inst|comb~1                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|comb~2                                                                          ; |ram1|sw_pc_ar:inst|comb~2                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|comb~3                                                                          ; |ram1|sw_pc_ar:inst|comb~3                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|comb~4                                                                          ; |ram1|sw_pc_ar:inst|comb~4                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|comb~5                                                                          ; |ram1|sw_pc_ar:inst|comb~5                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|comb~6                                                                          ; |ram1|sw_pc_ar:inst|comb~6                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|comb~7                                                                          ; |ram1|sw_pc_ar:inst|comb~7                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|d[0]~0                                                                          ; |ram1|sw_pc_ar:inst|d[0]~0                                                                    ; out              ;
; |ram1|sw_pc_ar:inst|d[1]~1                                                                          ; |ram1|sw_pc_ar:inst|d[1]~1                                                                    ; out              ;
; |ram1|sw_pc_ar:inst|d[2]~2                                                                          ; |ram1|sw_pc_ar:inst|d[2]~2                                                                    ; out              ;
; |ram1|sw_pc_ar:inst|d[3]~3                                                                          ; |ram1|sw_pc_ar:inst|d[3]~3                                                                    ; out              ;
; |ram1|sw_pc_ar:inst|d[4]~4                                                                          ; |ram1|sw_pc_ar:inst|d[4]~4                                                                    ; out              ;
; |ram1|sw_pc_ar:inst|d[5]~5                                                                          ; |ram1|sw_pc_ar:inst|d[5]~5                                                                    ; out              ;
; |ram1|sw_pc_ar:inst|d[6]~6                                                                          ; |ram1|sw_pc_ar:inst|d[6]~6                                                                    ; out              ;
; |ram1|sw_pc_ar:inst|d[7]~7                                                                          ; |ram1|sw_pc_ar:inst|d[7]~7                                                                    ; out              ;
; |ram1|sw_pc_ar:inst|Add0~0                                                                          ; |ram1|sw_pc_ar:inst|Add0~0                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~1                                                                          ; |ram1|sw_pc_ar:inst|Add0~1                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~2                                                                          ; |ram1|sw_pc_ar:inst|Add0~2                                                                    ; out0             ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                     ;
+-----------------------------+-----------------------------+------------------+
; Node Name                   ; Output Port Name            ; Output Port Type ;
+-----------------------------+-----------------------------+------------------+
; |ram1|d[7]                  ; |ram1|d[7]                  ; out              ;
; |ram1|d[6]                  ; |ram1|d[6]                  ; out              ;
; |ram1|d[5]                  ; |ram1|d[5]                  ; out              ;
; |ram1|d[4]                  ; |ram1|d[4]                  ; out              ;
; |ram1|d[3]                  ; |ram1|d[3]                  ; out              ;
; |ram1|d[2]                  ; |ram1|d[2]                  ; out              ;
; |ram1|d[1]                  ; |ram1|d[1]                  ; out              ;
; |ram1|d[0]                  ; |ram1|d[0]                  ; out              ;
; |ram1|pcclr                 ; |ram1|pcclr                 ; out              ;
; |ram1|inputed[4]            ; |ram1|inputed[4]            ; out              ;
; |ram1|m                     ; |ram1|m                     ; out              ;
; |ram1|sw_pc_ar:inst|pc~0    ; |ram1|sw_pc_ar:inst|pc~0    ; out              ;
; |ram1|sw_pc_ar:inst|pc~1    ; |ram1|sw_pc_ar:inst|pc~1    ; out              ;
; |ram1|sw_pc_ar:inst|pc~2    ; |ram1|sw_pc_ar:inst|pc~2    ; out              ;
; |ram1|sw_pc_ar:inst|pc~3    ; |ram1|sw_pc_ar:inst|pc~3    ; out              ;
; |ram1|sw_pc_ar:inst|pc~4    ; |ram1|sw_pc_ar:inst|pc~4    ; out              ;
; |ram1|sw_pc_ar:inst|pc~8    ; |ram1|sw_pc_ar:inst|pc~8    ; out              ;
; |ram1|sw_pc_ar:inst|pc~9    ; |ram1|sw_pc_ar:inst|pc~9    ; out              ;
; |ram1|sw_pc_ar:inst|pc~10   ; |ram1|sw_pc_ar:inst|pc~10   ; out              ;
; |ram1|sw_pc_ar:inst|pc~11   ; |ram1|sw_pc_ar:inst|pc~11   ; out              ;
; |ram1|sw_pc_ar:inst|pc~12   ; |ram1|sw_pc_ar:inst|pc~12   ; out              ;
; |ram1|sw_pc_ar:inst|pc[7]   ; |ram1|sw_pc_ar:inst|pc[7]   ; regout           ;
; |ram1|sw_pc_ar:inst|pc[6]   ; |ram1|sw_pc_ar:inst|pc[6]   ; regout           ;
; |ram1|sw_pc_ar:inst|pc[5]   ; |ram1|sw_pc_ar:inst|pc[5]   ; regout           ;
; |ram1|sw_pc_ar:inst|pc[4]   ; |ram1|sw_pc_ar:inst|pc[4]   ; regout           ;
; |ram1|sw_pc_ar:inst|pc[3]   ; |ram1|sw_pc_ar:inst|pc[3]   ; regout           ;
; |ram1|sw_pc_ar:inst|pc[2]   ; |ram1|sw_pc_ar:inst|pc[2]   ; regout           ;
; |ram1|sw_pc_ar:inst|ar[2]   ; |ram1|sw_pc_ar:inst|ar[2]   ; regout           ;
; |ram1|sw_pc_ar:inst|ar[3]   ; |ram1|sw_pc_ar:inst|ar[3]   ; regout           ;
; |ram1|sw_pc_ar:inst|ar[4]   ; |ram1|sw_pc_ar:inst|ar[4]   ; regout           ;
; |ram1|sw_pc_ar:inst|ar[5]   ; |ram1|sw_pc_ar:inst|ar[5]   ; regout           ;
; |ram1|sw_pc_ar:inst|ar[6]   ; |ram1|sw_pc_ar:inst|ar[6]   ; regout           ;
; |ram1|sw_pc_ar:inst|ar[7]   ; |ram1|sw_pc_ar:inst|ar[7]   ; regout           ;
; |ram1|sw_pc_ar:inst|Add0~3  ; |ram1|sw_pc_ar:inst|Add0~3  ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~4  ; |ram1|sw_pc_ar:inst|Add0~4  ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~5  ; |ram1|sw_pc_ar:inst|Add0~5  ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~6  ; |ram1|sw_pc_ar:inst|Add0~6  ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~7  ; |ram1|sw_pc_ar:inst|Add0~7  ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~8  ; |ram1|sw_pc_ar:inst|Add0~8  ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~9  ; |ram1|sw_pc_ar:inst|Add0~9  ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~10 ; |ram1|sw_pc_ar:inst|Add0~10 ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~11 ; |ram1|sw_pc_ar:inst|Add0~11 ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~12 ; |ram1|sw_pc_ar:inst|Add0~12 ; out0             ;
+-----------------------------+-----------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; |ram1|d[7]                                                                                          ; |ram1|d[7]                                                                                    ; out              ;
; |ram1|d[6]                                                                                          ; |ram1|d[6]                                                                                    ; out              ;
; |ram1|d[5]                                                                                          ; |ram1|d[5]                                                                                    ; out              ;
; |ram1|d[4]                                                                                          ; |ram1|d[4]                                                                                    ; out              ;
; |ram1|d[3]                                                                                          ; |ram1|d[3]                                                                                    ; out              ;
; |ram1|d[2]                                                                                          ; |ram1|d[2]                                                                                    ; out              ;
; |ram1|d[1]                                                                                          ; |ram1|d[1]                                                                                    ; out              ;
; |ram1|d[0]                                                                                          ; |ram1|d[0]                                                                                    ; out              ;
; |ram1|inputed[4]                                                                                    ; |ram1|inputed[4]                                                                              ; out              ;
; |ram1|lpm_ram_io:inst1|datatri[7]                                                                   ; |ram1|lpm_ram_io:inst1|datatri[7]                                                             ; out              ;
; |ram1|lpm_ram_io:inst1|datatri[5]                                                                   ; |ram1|lpm_ram_io:inst1|datatri[5]                                                             ; out              ;
; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a1 ; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[1] ; portadataout0    ;
; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a5 ; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[5] ; portadataout0    ;
; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a7 ; |ram1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[7] ; portadataout0    ;
; |ram1|sw_pc_ar:inst|pc~0                                                                            ; |ram1|sw_pc_ar:inst|pc~0                                                                      ; out              ;
; |ram1|sw_pc_ar:inst|pc~1                                                                            ; |ram1|sw_pc_ar:inst|pc~1                                                                      ; out              ;
; |ram1|sw_pc_ar:inst|pc~2                                                                            ; |ram1|sw_pc_ar:inst|pc~2                                                                      ; out              ;
; |ram1|sw_pc_ar:inst|pc~3                                                                            ; |ram1|sw_pc_ar:inst|pc~3                                                                      ; out              ;
; |ram1|sw_pc_ar:inst|pc~4                                                                            ; |ram1|sw_pc_ar:inst|pc~4                                                                      ; out              ;
; |ram1|sw_pc_ar:inst|pc[7]                                                                           ; |ram1|sw_pc_ar:inst|pc[7]                                                                     ; regout           ;
; |ram1|sw_pc_ar:inst|pc[6]                                                                           ; |ram1|sw_pc_ar:inst|pc[6]                                                                     ; regout           ;
; |ram1|sw_pc_ar:inst|pc[5]                                                                           ; |ram1|sw_pc_ar:inst|pc[5]                                                                     ; regout           ;
; |ram1|sw_pc_ar:inst|pc[4]                                                                           ; |ram1|sw_pc_ar:inst|pc[4]                                                                     ; regout           ;
; |ram1|sw_pc_ar:inst|pc[3]                                                                           ; |ram1|sw_pc_ar:inst|pc[3]                                                                     ; regout           ;
; |ram1|sw_pc_ar:inst|pc[2]                                                                           ; |ram1|sw_pc_ar:inst|pc[2]                                                                     ; regout           ;
; |ram1|sw_pc_ar:inst|ar[1]                                                                           ; |ram1|sw_pc_ar:inst|ar[1]                                                                     ; regout           ;
; |ram1|sw_pc_ar:inst|ar[2]                                                                           ; |ram1|sw_pc_ar:inst|ar[2]                                                                     ; regout           ;
; |ram1|sw_pc_ar:inst|ar[3]                                                                           ; |ram1|sw_pc_ar:inst|ar[3]                                                                     ; regout           ;
; |ram1|sw_pc_ar:inst|ar[4]                                                                           ; |ram1|sw_pc_ar:inst|ar[4]                                                                     ; regout           ;
; |ram1|sw_pc_ar:inst|ar[5]                                                                           ; |ram1|sw_pc_ar:inst|ar[5]                                                                     ; regout           ;
; |ram1|sw_pc_ar:inst|ar[6]                                                                           ; |ram1|sw_pc_ar:inst|ar[6]                                                                     ; regout           ;
; |ram1|sw_pc_ar:inst|ar[7]                                                                           ; |ram1|sw_pc_ar:inst|ar[7]                                                                     ; regout           ;
; |ram1|sw_pc_ar:inst|Add0~3                                                                          ; |ram1|sw_pc_ar:inst|Add0~3                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~4                                                                          ; |ram1|sw_pc_ar:inst|Add0~4                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~5                                                                          ; |ram1|sw_pc_ar:inst|Add0~5                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~6                                                                          ; |ram1|sw_pc_ar:inst|Add0~6                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~7                                                                          ; |ram1|sw_pc_ar:inst|Add0~7                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~8                                                                          ; |ram1|sw_pc_ar:inst|Add0~8                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~9                                                                          ; |ram1|sw_pc_ar:inst|Add0~9                                                                    ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~10                                                                         ; |ram1|sw_pc_ar:inst|Add0~10                                                                   ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~11                                                                         ; |ram1|sw_pc_ar:inst|Add0~11                                                                   ; out0             ;
; |ram1|sw_pc_ar:inst|Add0~12                                                                         ; |ram1|sw_pc_ar:inst|Add0~12                                                                   ; out0             ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 17 23:14:49 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off ram1 -c ram1
Info: Using vector source file "D:/ÎÄµµ/TIM/register/ram1.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      65.73 %
Info: Number of transitions in simulation is 697
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Sun Mar 17 23:14:50 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


