/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */


#ifndef __MFD_MT6363_REGISTERS_H__
#define __MFD_MT6363_REGISTERS_H__

/* PMIC Registers */
#define MT6363_MISC_TOP_INT_CON0           (0x37)
#define MT6363_MISC_TOP_INT_STATUS0        (0x43)
#define MT6363_TOP_INT_STATUS1             (0x4e)
#define MT6363_PSC_TOP_INT_CON0            (0x90f)
#define MT6363_PSC_TOP_INT_STATUS0         (0x91b)
#define MT6363_BM_TOP_INT_CON0             (0xc24)
#define MT6363_BM_TOP_INT_STATUS0          (0xc36)
#define MT6363_HK_TOP_INT_CON0             (0xf92)
#define MT6363_HK_TOP_INT_STATUS0          (0xf9e)
#define MT6363_BUCK_TOP_INT_CON0           (0x1411)
#define MT6363_BUCK_TOP_INT_STATUS0        (0x141d)
#define MT6363_LDO_TOP_INT_CON0            (0x1b11)
#define MT6363_LDO_TOP_INT_STATUS0         (0x1b29)

#endif /* __MFD_MT6363_REGISTERS_H__ */

