

================================================================
== Vitis HLS Report for 'algo_Pipeline_DIVISION_LOOP'
================================================================
* Date:           Tue Oct  7 16:23:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ping_pong
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.524 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      110|      110|  1.100 us|  1.100 us|  110|  110|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DIVISION_LOOP  |      108|      108|        10|          1|          1|   100|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecOut_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecOut_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i26"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i"   --->   Operation 18 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.87ns)   --->   "%icmp_ln56 = icmp_eq  i7 %i_3, i7 100" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:56->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 20 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.87ns)   --->   "%add_ln56 = add i7 %i_3, i7 1" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:56->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 21 'add' 'add_ln56' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc.i26.split, void %division.exit.exitStub" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:56->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 22 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_3_cast2 = zext i7 %i_3"   --->   Operation 23 'zext' 'i_3_cast2' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_3"   --->   Operation 24 'trunc' 'empty' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %i_3, i32 1, i32 6" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:56->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 25 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%d_addr = getelementptr i5 %d, i64 0, i64 %i_3_cast2" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 26 'getelementptr' 'd_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%d_load = load i7 %d_addr" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 27 'load' 'd_load' <Predicate = (!icmp_ln56)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i3 %c, i64 0, i64 %i_3_cast2" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 28 'getelementptr' 'c_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%c_load = load i7 %c_addr" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 29 'load' 'c_load' <Predicate = (!icmp_ln56)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 100> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %empty, void %add.ptr6.i2.case.0, void %add.ptr6.i2.case.1" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 30 'br' 'br_ln59' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln56 = store i7 %add_ln56, i7 %i" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:56->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 31 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i26" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:56->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 32 'br' 'br_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.52>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%d_load = load i7 %d_addr" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 33 'load' 'd_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_2 : Operation 34 [1/2] (2.32ns)   --->   "%c_load = load i7 %c_addr" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 34 'load' 'c_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 100> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i3 %c_load" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 35 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [9/9] (3.20ns)   --->   "%udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 36 'udiv' 'udiv_ln59' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.20>
ST_3 : Operation 37 [8/9] (3.20ns)   --->   "%udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 37 'udiv' 'udiv_ln59' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.20>
ST_4 : Operation 38 [7/9] (3.20ns)   --->   "%udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 38 'udiv' 'udiv_ln59' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.20>
ST_5 : Operation 39 [6/9] (3.20ns)   --->   "%udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 39 'udiv' 'udiv_ln59' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.20>
ST_6 : Operation 40 [5/9] (3.20ns)   --->   "%udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 40 'udiv' 'udiv_ln59' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 41 [4/9] (3.20ns)   --->   "%udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 41 'udiv' 'udiv_ln59' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 42 [3/9] (3.20ns)   --->   "%udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 42 'udiv' 'udiv_ln59' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.20>
ST_9 : Operation 43 [2/9] (3.20ns)   --->   "%udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 43 'udiv' 'udiv_ln59' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.52>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:56->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:56->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 45 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i6 %lshr_ln1" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:56->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 46 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/9] (3.20ns)   --->   "%udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 47 'udiv' 'udiv_ln59' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i5 %udiv_ln59" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 48 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%vecOut_0_addr = getelementptr i8 %vecOut_0, i64 0, i64 %zext_ln56" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 49 'getelementptr' 'vecOut_0_addr' <Predicate = (!empty)> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (2.32ns)   --->   "%store_ln59 = store i8 %zext_ln59_1, i6 %vecOut_0_addr" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 50 'store' 'store_ln59' <Predicate = (!empty)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln59 = br void %add.ptr6.i2.exit" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 51 'br' 'br_ln59' <Predicate = (!empty)> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%vecOut_1_addr = getelementptr i8 %vecOut_1, i64 0, i64 %zext_ln56" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 52 'getelementptr' 'vecOut_1_addr' <Predicate = (empty)> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln59 = store i8 %zext_ln59_1, i6 %vecOut_1_addr" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 53 'store' 'store_ln59' <Predicate = (empty)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln59 = br void %add.ptr6.i2.exit" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19]   --->   Operation 54 'br' 'br_ln59' <Predicate = (empty)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.458ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0.000 ns)
	'load' operation ('i') on local variable 'i' [11]  (0.000 ns)
	'add' operation ('add_ln56', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:56->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19) [14]  (1.870 ns)
	'store' operation ('store_ln56', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:56->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19) of variable 'add_ln56', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:56->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19 on local variable 'i' [40]  (1.588 ns)

 <State 2>: 5.524ns
The critical path consists of the following:
	'load' operation ('d_load', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19) on array 'd' [24]  (2.322 ns)
	'udiv' operation ('udiv_ln59', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19) [28]  (3.202 ns)

 <State 3>: 3.202ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln59', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19) [28]  (3.202 ns)

 <State 4>: 3.202ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln59', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19) [28]  (3.202 ns)

 <State 5>: 3.202ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln59', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19) [28]  (3.202 ns)

 <State 6>: 3.202ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln59', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19) [28]  (3.202 ns)

 <State 7>: 3.202ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln59', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19) [28]  (3.202 ns)

 <State 8>: 3.202ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln59', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19) [28]  (3.202 ns)

 <State 9>: 3.202ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln59', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19) [28]  (3.202 ns)

 <State 10>: 5.524ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln59', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19) [28]  (3.202 ns)
	'store' operation ('store_ln59', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19) of variable 'zext_ln59_1', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:59->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:19 on array 'vecOut_0' [33]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
