// Seed: 1779293066
module module_0 #(
    parameter id_1 = 32'd43
);
  wire _id_1;
  assign module_1.id_25 = 0;
  generate
    logic id_2 = id_2 + -1'b0 - $clog2(76);
    ;
  endgenerate
  wire [-1 : id_1] id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4
    , id_27,
    output wand id_5,
    output wand id_6,
    output uwire id_7,
    output wor id_8,
    output tri1 id_9,
    input uwire id_10,
    output wand id_11,
    input wand id_12,
    output tri id_13,
    input supply1 id_14,
    output tri id_15,
    input supply1 id_16,
    output supply1 id_17,
    input wire id_18,
    output wor id_19,
    input uwire id_20,
    output wor id_21,
    input uwire id_22,
    output wand id_23,
    input wire id_24,
    output tri1 id_25
);
  wire id_28;
  module_0 modCall_1 ();
endmodule
