

================================================================
== Vivado HLS Report for 'gauss_blur'
================================================================
* Date:           Tue Nov 30 11:55:05 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        course_prj
* Solution:       sol8
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   | 6.00 ns | 6.875 ns |   0.10 ns  |
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2076643|  2076643| 14.277 ms | 14.277 ms |  2076643|  2076643|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |       33|       33|        11|          -|          -|        3|    no    |
        | + Loop 1.1  |        9|        9|         3|          -|          -|        3|    no    |
        |- L2_L1      |  2076607|  2076607|         8|          1|          1|  2076601|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 14 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 6 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_2_2_read_as = alloca i8"   --->   Operation 15 'alloca' 'kernel_2_2_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_2_1_read_as = alloca i8"   --->   Operation 16 'alloca' 'kernel_2_1_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_2_0_read_as = alloca i8"   --->   Operation 17 'alloca' 'kernel_2_0_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_0_0_read_as = alloca i8"   --->   Operation 18 'alloca' 'kernel_0_0_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_0_1_read_as = alloca i8"   --->   Operation 19 'alloca' 'kernel_0_1_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_0_2_read_as = alloca i8"   --->   Operation 20 'alloca' 'kernel_0_2_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_1_0_read_as = alloca i8"   --->   Operation 21 'alloca' 'kernel_1_0_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_1_1_read_as = alloca i8"   --->   Operation 22 'alloca' 'kernel_1_1_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_1_2_read_as = alloca i8"   --->   Operation 23 'alloca' 'kernel_1_2_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inImage) nounwind, !map !13"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %gauss_kernel) nounwind, !map !20"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outImage) nounwind, !map !26"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @gauss_blur_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%part_buffer_0 = alloca [1080 x i8], align 16" [./source/course_prj.c:44]   --->   Operation 28 'alloca' 'part_buffer_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1080> <RAM>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%part_buffer_1 = alloca [1080 x i8], align 16" [./source/course_prj.c:44]   --->   Operation 29 'alloca' 'part_buffer_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1080> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inImage, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [./source/course_prj.c:33]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outImage, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [./source/course_prj.c:33]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.66ns)   --->   "br label %.loopexit" [./source/course_prj.c:38]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 33 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.93ns)   --->   "%icmp_ln38 = icmp eq i2 %i_0, -1" [./source/course_prj.c:38]   --->   Operation 34 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%i = add i2 %i_0, 1" [./source/course_prj.c:38]   --->   Operation 36 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.preheader.preheader, label %.preheader5.preheader" [./source/course_prj.c:38]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i2 %i_0 to i5" [./source/course_prj.c:40]   --->   Operation 38 'zext' 'zext_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [./source/course_prj.c:40]   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i4 %tmp to i5" [./source/course_prj.c:40]   --->   Operation 40 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.77ns)   --->   "%sub_ln40 = sub i5 %zext_ln40_1, %zext_ln40" [./source/course_prj.c:40]   --->   Operation 41 'sub' 'sub_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.66ns)   --->   "br label %.preheader5" [./source/course_prj.c:39]   --->   Operation 42 'br' <Predicate = (!icmp_ln38)> <Delay = 1.66>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%window_0_0 = alloca i8"   --->   Operation 43 'alloca' 'window_0_0' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%window_1_0 = alloca i8"   --->   Operation 44 'alloca' 'window_1_0' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%window_2_0 = alloca i8"   --->   Operation 45 'alloca' 'window_2_0' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%window_0_1 = alloca i8"   --->   Operation 46 'alloca' 'window_0_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%window_1_1 = alloca i8"   --->   Operation 47 'alloca' 'window_1_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%window_2_1 = alloca i8"   --->   Operation 48 'alloca' 'window_2_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_2_2_read_as_1 = load i8* %kernel_2_2_read_as" [./source/course_prj.c:46]   --->   Operation 49 'load' 'kernel_2_2_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_2_1_read_as_1 = load i8* %kernel_2_1_read_as" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 50 'load' 'kernel_2_1_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_2_0_read_as_1 = load i8* %kernel_2_0_read_as" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 51 'load' 'kernel_2_0_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_0_0_read_as_1 = load i8* %kernel_0_0_read_as" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 52 'load' 'kernel_0_0_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_0_1_read_as_1 = load i8* %kernel_0_1_read_as" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 53 'load' 'kernel_0_1_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_0_2_read_as_1 = load i8* %kernel_0_2_read_as" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 54 'load' 'kernel_0_2_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_1_0_read_as_1 = load i8* %kernel_1_0_read_as" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 55 'load' 'kernel_1_0_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_1_1_read_as_1 = load i8* %kernel_1_1_read_as" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 56 'load' 'kernel_1_1_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_1_2_read_as_1 = load i8* %kernel_1_2_read_as" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 57 'load' 'kernel_1_2_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i8 %kernel_0_0_read_as_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 58 'zext' 'zext_ln16' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i8 %kernel_0_1_read_as_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 59 'zext' 'zext_ln16_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i8 %kernel_0_2_read_as_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 60 'zext' 'zext_ln16_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i8 %kernel_1_0_read_as_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 61 'zext' 'zext_ln16_3' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i8 %kernel_1_1_read_as_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 62 'zext' 'zext_ln16_4' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i8 %kernel_1_2_read_as_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 63 'zext' 'zext_ln16_5' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln16_6 = zext i8 %kernel_2_0_read_as_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 64 'zext' 'zext_ln16_6' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln16_7 = zext i8 %kernel_2_1_read_as_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 65 'zext' 'zext_ln16_7' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %kernel_2_2_read_as_1 to i16" [./source/course_prj.c:46]   --->   Operation 66 'zext' 'zext_ln46' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.66ns)   --->   "br label %2" [./source/course_prj.c:46]   --->   Operation 67 'br' <Predicate = (icmp_ln38)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %.preheader5.preheader ], [ %j, %.preheader5.backedge ]"   --->   Operation 68 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.93ns)   --->   "%icmp_ln39 = icmp eq i2 %j_0, -1" [./source/course_prj.c:39]   --->   Operation 69 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 70 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%j = add i2 %j_0, 1" [./source/course_prj.c:39]   --->   Operation 71 'add' 'j' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.loopexit.loopexit, label %1" [./source/course_prj.c:39]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i2 %j_0 to i5" [./source/course_prj.c:40]   --->   Operation 73 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.86ns)   --->   "%add_ln40 = add i5 %sub_ln40, %zext_ln40_2" [./source/course_prj.c:40]   --->   Operation 74 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i5 %add_ln40 to i64" [./source/course_prj.c:40]   --->   Operation 75 'sext' 'sext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%gauss_kernel_addr = getelementptr [9 x i8]* %gauss_kernel, i64 0, i64 %sext_ln40" [./source/course_prj.c:40]   --->   Operation 76 'getelementptr' 'gauss_kernel_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (2.15ns)   --->   "%kernel_2_0 = load i8* %gauss_kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 77 'load' 'kernel_2_0' <Predicate = (!icmp_ln39)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1080> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 78 'br' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 79 [1/2] (2.15ns)   --->   "%kernel_2_0 = load i8* %gauss_kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 79 'load' 'kernel_2_0' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1080> <RAM>
ST_4 : Operation 80 [1/1] (1.18ns)   --->   "switch i2 %i_0, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [./source/course_prj.c:40]   --->   Operation 80 'switch' <Predicate = true> <Delay = 1.18>
ST_4 : Operation 81 [1/1] (1.18ns)   --->   "switch i2 %j_0, label %branch8 [
    i2 0, label %branch1..preheader5.backedge_crit_edge
    i2 1, label %branch7
  ]" [./source/course_prj.c:40]   --->   Operation 81 'switch' <Predicate = (i_0 == 1)> <Delay = 1.18>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_1_1_read_as" [./source/course_prj.c:40]   --->   Operation 82 'store' <Predicate = (i_0 == 1 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 83 'br' <Predicate = (i_0 == 1 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_1_0_read_as" [./source/course_prj.c:40]   --->   Operation 84 'store' <Predicate = (i_0 == 1 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 85 'br' <Predicate = (i_0 == 1 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_1_2_read_as" [./source/course_prj.c:40]   --->   Operation 86 'store' <Predicate = (i_0 == 1 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 87 'br' <Predicate = (i_0 == 1 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.18ns)   --->   "switch i2 %j_0, label %branch5 [
    i2 0, label %branch0..preheader5.backedge_crit_edge
    i2 1, label %branch4
  ]" [./source/course_prj.c:40]   --->   Operation 88 'switch' <Predicate = (i_0 == 0)> <Delay = 1.18>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_0_1_read_as" [./source/course_prj.c:40]   --->   Operation 89 'store' <Predicate = (i_0 == 0 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 90 'br' <Predicate = (i_0 == 0 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_0_0_read_as" [./source/course_prj.c:40]   --->   Operation 91 'store' <Predicate = (i_0 == 0 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 92 'br' <Predicate = (i_0 == 0 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_0_2_read_as" [./source/course_prj.c:40]   --->   Operation 93 'store' <Predicate = (i_0 == 0 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 94 'br' <Predicate = (i_0 == 0 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.18ns)   --->   "switch i2 %j_0, label %branch11 [
    i2 0, label %branch2..preheader5.backedge_crit_edge
    i2 1, label %branch10
  ]" [./source/course_prj.c:40]   --->   Operation 95 'switch' <Predicate = (i_0 != 0 & i_0 != 1)> <Delay = 1.18>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_1_read_as" [./source/course_prj.c:40]   --->   Operation 96 'store' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 97 'br' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_0_read_as" [./source/course_prj.c:40]   --->   Operation 98 'store' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 99 'br' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_read_as" [./source/course_prj.c:40]   --->   Operation 100 'store' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 101 'br' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 5.52>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i21 [ 0, %.preheader.preheader ], [ %add_ln46, %L1_end ]" [./source/course_prj.c:46]   --->   Operation 103 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%row_0 = phi i11 [ 0, %.preheader.preheader ], [ %select_ln46_5, %L1_end ]" [./source/course_prj.c:46]   --->   Operation 104 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%col_0 = phi i11 [ 0, %.preheader.preheader ], [ %col, %L1_end ]"   --->   Operation 105 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i11 %row_0 to i12" [./source/course_prj.c:46]   --->   Operation 106 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (2.12ns)   --->   "%outrow = add i12 %zext_ln46_1, -1" [./source/course_prj.c:69]   --->   Operation 107 'add' 'outrow' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (1.92ns)   --->   "%icmp_ln73 = icmp eq i12 %outrow, 0" [./source/course_prj.c:73]   --->   Operation 108 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (1.92ns)   --->   "%icmp_ln73_1 = icmp eq i12 %outrow, 1919" [./source/course_prj.c:73]   --->   Operation 109 'icmp' 'icmp_ln73_1' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (2.39ns)   --->   "%icmp_ln46 = icmp eq i21 %indvar_flatten, -20551" [./source/course_prj.c:46]   --->   Operation 110 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (2.31ns)   --->   "%add_ln46 = add i21 %indvar_flatten, 1" [./source/course_prj.c:46]   --->   Operation 111 'add' 'add_ln46' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (2.12ns)   --->   "%row = add i11 %row_0, 1" [./source/course_prj.c:46]   --->   Operation 112 'add' 'row' <Predicate = (!icmp_ln46)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (1.81ns)   --->   "%icmp_ln47 = icmp eq i11 %col_0, -967" [./source/course_prj.c:47]   --->   Operation 113 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.90ns)   --->   "%select_ln46 = select i1 %icmp_ln47, i11 0, i11 %col_0" [./source/course_prj.c:46]   --->   Operation 114 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.90> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i11 %row to i12" [./source/course_prj.c:46]   --->   Operation 115 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (1.81ns)   --->   "%icmp_ln50 = icmp ult i11 %row, -128" [./source/course_prj.c:50]   --->   Operation 116 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (1.81ns)   --->   "%icmp_ln50_2 = icmp ult i11 %row_0, -128" [./source/course_prj.c:50]   --->   Operation 117 'icmp' 'icmp_ln50_2' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln50)   --->   "%select_ln46_1 = select i1 %icmp_ln47, i1 %icmp_ln50, i1 %icmp_ln50_2" [./source/course_prj.c:46]   --->   Operation 118 'select' 'select_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.81ns)   --->   "%icmp_ln68 = icmp ne i11 %row, 0" [./source/course_prj.c:68]   --->   Operation 119 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (1.81ns)   --->   "%icmp_ln68_2 = icmp ne i11 %row_0, 0" [./source/course_prj.c:68]   --->   Operation 120 'icmp' 'icmp_ln68_2' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.99ns)   --->   "%select_ln46_2 = select i1 %icmp_ln47, i1 %icmp_ln68, i1 %icmp_ln68_2" [./source/course_prj.c:46]   --->   Operation 121 'select' 'select_ln46_2' <Predicate = (!icmp_ln46)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (2.12ns)   --->   "%add_ln69_1 = add i12 %zext_ln46_2, -1" [./source/course_prj.c:69]   --->   Operation 122 'add' 'add_ln69_1' <Predicate = (!icmp_ln46)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.90ns)   --->   "%select_ln46_5 = select i1 %icmp_ln47, i11 %row, i11 %row_0" [./source/course_prj.c:46]   --->   Operation 123 'select' 'select_ln46_5' <Predicate = (!icmp_ln46)> <Delay = 0.90> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str6) nounwind" [./source/course_prj.c:47]   --->   Operation 124 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.81ns)   --->   "%icmp_ln50_1 = icmp ult i11 %select_ln46, -968" [./source/course_prj.c:50]   --->   Operation 125 'icmp' 'icmp_ln50_1' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln50 = and i1 %select_ln46_1, %icmp_ln50_1" [./source/course_prj.c:50]   --->   Operation 126 'and' 'and_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50_1, label %4, label %._crit_edge6" [./source/course_prj.c:61]   --->   Operation 127 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str6, i32 %tmp_1) nounwind" [./source/course_prj.c:80]   --->   Operation 128 'specregionend' 'empty_7' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (2.12ns)   --->   "%col = add i11 %select_ln46, 1" [./source/course_prj.c:47]   --->   Operation 129 'add' 'col' <Predicate = (!icmp_ln46)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 130 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 6.87>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%window_0_0_load = load i8* %window_0_0" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 131 'load' 'window_0_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%window_1_0_load = load i8* %window_1_0" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 132 'load' 'window_1_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%window_2_0_load = load i8* %window_2_0" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 133 'load' 'window_2_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%window_0_1_1 = load i8* %window_0_1"   --->   Operation 134 'load' 'window_0_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%window_1_1_1 = load i8* %window_1_1"   --->   Operation 135 'load' 'window_1_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%window_2_1_1 = load i8* %window_2_1"   --->   Operation 136 'load' 'window_2_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "store i8 %window_2_1_1, i8* %window_2_0"   --->   Operation 137 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "store i8 %window_1_1_1, i8* %window_1_0"   --->   Operation 138 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "store i8 %window_0_1_1, i8* %window_0_0"   --->   Operation 139 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %9, label %L1_begin" [./source/course_prj.c:46]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L2_L1_str)"   --->   Operation 141 'specloopname' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2076601, i64 2076601, i64 2076601) nounwind"   --->   Operation 142 'speclooptripcount' 'empty_8' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (1.92ns)   --->   "%icmp_ln73_4 = icmp eq i12 %add_ln69_1, 0" [./source/course_prj.c:73]   --->   Operation 143 'icmp' 'icmp_ln73_4' <Predicate = (!icmp_ln46 & icmp_ln47)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.99ns)   --->   "%select_ln46_3 = select i1 %icmp_ln47, i1 %icmp_ln73_4, i1 %icmp_ln73" [./source/course_prj.c:46]   --->   Operation 144 'select' 'select_ln46_3' <Predicate = (!icmp_ln46)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (1.92ns)   --->   "%icmp_ln73_5 = icmp eq i12 %add_ln69_1, 1919" [./source/course_prj.c:73]   --->   Operation 145 'icmp' 'icmp_ln73_5' <Predicate = (!icmp_ln46 & icmp_ln47)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.99ns)   --->   "%select_ln46_4 = select i1 %icmp_ln47, i1 %icmp_ln73_5, i1 %icmp_ln73_1" [./source/course_prj.c:46]   --->   Operation 146 'select' 'select_ln46_4' <Predicate = (!icmp_ln46)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str6) nounwind" [./source/course_prj.c:47]   --->   Operation 147 'specloopname' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [./source/course_prj.c:48]   --->   Operation 148 'specpipeline' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (1.66ns)   --->   "br i1 %and_ln50, label %3, label %._crit_edge" [./source/course_prj.c:50]   --->   Operation 149 'br' <Predicate = (!icmp_ln46)> <Delay = 1.66>
ST_7 : Operation 150 [1/1] (2.95ns)   --->   "%pixel = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inImage) nounwind" [./source/course_prj.c:51]   --->   Operation 150 'read' 'pixel' <Predicate = (!icmp_ln46 & and_ln50)> <Delay = 2.95> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 151 [1/1] (1.66ns)   --->   "br label %._crit_edge" [./source/course_prj.c:52]   --->   Operation 151 'br' <Predicate = (!icmp_ln46 & and_ln50)> <Delay = 1.66>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%window_2_2 = phi i8 [ %pixel, %3 ], [ 0, %L1_begin ]"   --->   Operation 152 'phi' 'window_2_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i11 %select_ln46 to i64" [./source/course_prj.c:62]   --->   Operation 153 'zext' 'zext_ln62' <Predicate = (!icmp_ln46 & icmp_ln50_1)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%part_buffer_0_addr = getelementptr [1080 x i8]* %part_buffer_0, i64 0, i64 %zext_ln62" [./source/course_prj.c:62]   --->   Operation 154 'getelementptr' 'part_buffer_0_addr' <Predicate = (!icmp_ln46 & icmp_ln50_1)> <Delay = 0.00>
ST_7 : Operation 155 [2/2] (3.25ns)   --->   "%window_0_2 = load i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:62]   --->   Operation 155 'load' 'window_0_2' <Predicate = (!icmp_ln46 & icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1080> <RAM>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%part_buffer_1_addr = getelementptr [1080 x i8]* %part_buffer_1, i64 0, i64 %zext_ln62" [./source/course_prj.c:63]   --->   Operation 156 'getelementptr' 'part_buffer_1_addr' <Predicate = (!icmp_ln46 & icmp_ln50_1)> <Delay = 0.00>
ST_7 : Operation 157 [2/2] (3.25ns)   --->   "%window_1_2 = load i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:63]   --->   Operation 157 'load' 'window_1_2' <Predicate = (!icmp_ln46 & icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1080> <RAM>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "store i8 %window_2_2, i8* %window_2_1" [./source/course_prj.c:65]   --->   Operation 158 'store' <Predicate = (!icmp_ln46 & icmp_ln50_1)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (1.81ns)   --->   "%icmp_ln68_1 = icmp ne i11 %select_ln46, 0" [./source/course_prj.c:68]   --->   Operation 159 'icmp' 'icmp_ln68_1' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.97ns)   --->   "%and_ln68 = and i1 %select_ln46_2, %icmp_ln68_1" [./source/course_prj.c:68]   --->   Operation 160 'and' 'and_ln68' <Predicate = (!icmp_ln46)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %and_ln68, label %5, label %L1_end" [./source/course_prj.c:68]   --->   Operation 161 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (2.12ns)   --->   "%outcol = add i11 %select_ln46, -1" [./source/course_prj.c:70]   --->   Operation 162 'add' 'outcol' <Predicate = (!icmp_ln46 & and_ln68)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (1.81ns)   --->   "%icmp_ln73_2 = icmp eq i11 %outcol, 0" [./source/course_prj.c:73]   --->   Operation 163 'icmp' 'icmp_ln73_2' <Predicate = (!icmp_ln46 & and_ln68)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (1.81ns)   --->   "%icmp_ln73_3 = icmp eq i11 %outcol, -969" [./source/course_prj.c:73]   --->   Operation 164 'icmp' 'icmp_ln73_3' <Predicate = (!icmp_ln46 & and_ln68)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%or_ln73 = or i1 %select_ln46_3, %icmp_ln73_2" [./source/course_prj.c:73]   --->   Operation 165 'or' 'or_ln73' <Predicate = (!icmp_ln46 & and_ln68)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%or_ln73_1 = or i1 %select_ln46_4, %icmp_ln73_3" [./source/course_prj.c:73]   --->   Operation 166 'or' 'or_ln73_1' <Predicate = (!icmp_ln46 & and_ln68)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln73_2 = or i1 %or_ln73_1, %or_ln73" [./source/course_prj.c:73]   --->   Operation 167 'or' 'or_ln73_2' <Predicate = (!icmp_ln46 & and_ln68)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %or_ln73_2, label %6, label %7" [./source/course_prj.c:73]   --->   Operation 168 'br' <Predicate = (!icmp_ln46 & and_ln68)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln16_8 = zext i8 %window_0_0_load to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 169 'zext' 'zext_ln16_8' <Predicate = (!icmp_ln46 & and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_7 : Operation 170 [3/3] (1.45ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16 = mul i16 %zext_ln16_8, %zext_ln16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 170 'mul' 'mul_ln16' <Predicate = (!icmp_ln46 & and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln16_22 = zext i8 %window_2_1_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 171 'zext' 'zext_ln16_22' <Predicate = (!icmp_ln46 & and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_7 : Operation 172 [3/3] (1.45ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_7 = mul i16 %zext_ln16_22, %zext_ln16_7" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 172 'mul' 'mul_ln16_7' <Predicate = (!icmp_ln46 & and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "br label %L1_end" [./source/course_prj.c:78]   --->   Operation 173 'br' <Predicate = (!icmp_ln46 & and_ln68)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 4.37>
ST_8 : Operation 174 [1/2] (3.25ns)   --->   "%window_0_2 = load i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:62]   --->   Operation 174 'load' 'window_0_2' <Predicate = (icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1080> <RAM>
ST_8 : Operation 175 [1/2] (3.25ns)   --->   "%window_1_2 = load i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:63]   --->   Operation 175 'load' 'window_1_2' <Predicate = (icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1080> <RAM>
ST_8 : Operation 176 [1/1] (3.25ns)   --->   "store i8 %window_2_2, i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:64]   --->   Operation 176 'store' <Predicate = (icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1080> <RAM>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %window_1_2, i8* %window_1_1" [./source/course_prj.c:65]   --->   Operation 177 'store' <Predicate = (icmp_ln50_1)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "store i8 %window_0_2, i8* %window_0_1" [./source/course_prj.c:65]   --->   Operation 178 'store' <Predicate = (icmp_ln50_1)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%window_2_1_load = load i8* %window_2_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 179 'load' 'window_2_1_load' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_8 : Operation 180 [2/3] (1.45ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16 = mul i16 %zext_ln16_8, %zext_ln16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 180 'mul' 'mul_ln16' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln16_10 = zext i8 %window_0_1_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 181 'zext' 'zext_ln16_10' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (4.37ns)   --->   "%mul_ln16_1 = mul i16 %zext_ln16_10, %zext_ln16_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 182 'mul' 'mul_ln16_1' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln16_16 = zext i8 %window_1_1_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 183 'zext' 'zext_ln16_16' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_8 : Operation 184 [3/3] (1.45ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_4 = mul i16 %zext_ln16_16, %zext_ln16_4" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 184 'mul' 'mul_ln16_4' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln16_20 = zext i8 %window_2_0_load to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 185 'zext' 'zext_ln16_20' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (4.37ns)   --->   "%mul_ln16_6 = mul i16 %zext_ln16_20, %zext_ln16_6" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 186 'mul' 'mul_ln16_6' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [2/3] (1.45ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_7 = mul i16 %zext_ln16_22, %zext_ln16_7" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 187 'mul' 'mul_ln16_7' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln16_24 = zext i8 %window_2_1_load to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 188 'zext' 'zext_ln16_24' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_8 : Operation 189 [3/3] (1.45ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_8 = mul i16 %zext_ln16_24, %zext_ln46" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 189 'mul' 'mul_ln16_8' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 5> <Delay = 4.37>
ST_9 : Operation 190 [1/1] (3.25ns)   --->   "store i8 %window_1_2, i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:63]   --->   Operation 190 'store' <Predicate = (icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1080> <RAM>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "br label %._crit_edge6" [./source/course_prj.c:65]   --->   Operation 191 'br' <Predicate = (icmp_ln50_1)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%window_0_1_load = load i8* %window_0_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 192 'load' 'window_0_1_load' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%window_1_1_load = load i8* %window_1_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 193 'load' 'window_1_1_load' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16 = mul i16 %zext_ln16_8, %zext_ln16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 194 'mul' 'mul_ln16' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_3)   --->   "%zext_ln16_9 = zext i16 %mul_ln16 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 195 'zext' 'zext_ln16_9' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln16_11 = zext i16 %mul_ln16_1 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 196 'zext' 'zext_ln16_11' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln16_12 = zext i8 %window_0_1_load to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 197 'zext' 'zext_ln16_12' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (4.37ns)   --->   "%mul_ln16_2 = mul i16 %zext_ln16_12, %zext_ln16_2" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 198 'mul' 'mul_ln16_2' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln16_14 = zext i8 %window_1_0_load to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 199 'zext' 'zext_ln16_14' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 200 [3/3] (1.45ns) (grouped into DSP with root node add_ln16_5)   --->   "%mul_ln16_3 = mul i16 %zext_ln16_14, %zext_ln16_3" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 200 'mul' 'mul_ln16_3' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 201 [2/3] (1.45ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_4 = mul i16 %zext_ln16_16, %zext_ln16_4" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 201 'mul' 'mul_ln16_4' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln16_18 = zext i8 %window_1_1_load to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 202 'zext' 'zext_ln16_18' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (4.37ns)   --->   "%mul_ln16_5 = mul i16 %zext_ln16_18, %zext_ln16_5" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 203 'mul' 'mul_ln16_5' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln16_21 = zext i16 %mul_ln16_6 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 204 'zext' 'zext_ln16_21' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 205 [1/3] (0.00ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_7 = mul i16 %zext_ln16_22, %zext_ln16_7" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 205 'mul' 'mul_ln16_7' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 206 [1/1] (0.00ns) (grouped into DSP with root node add_ln16)   --->   "%zext_ln16_23 = zext i16 %mul_ln16_7 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 206 'zext' 'zext_ln16_23' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 207 [2/3] (1.45ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_8 = mul i16 %zext_ln16_24, %zext_ln46" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 207 'mul' 'mul_ln16_8' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 208 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln16 = add i17 %zext_ln16_21, %zext_ln16_23" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 208 'add' 'add_ln16' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 209 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln16_3 = add i17 %zext_ln16_11, %zext_ln16_9" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 209 'add' 'add_ln16_3' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 6> <Delay = 3.82>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln16_13 = zext i16 %mul_ln16_2 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 210 'zext' 'zext_ln16_13' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_10 : Operation 211 [2/3] (1.45ns) (grouped into DSP with root node add_ln16_5)   --->   "%mul_ln16_3 = mul i16 %zext_ln16_14, %zext_ln16_3" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 211 'mul' 'mul_ln16_3' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 212 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_4 = mul i16 %zext_ln16_16, %zext_ln16_4" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 212 'mul' 'mul_ln16_4' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 213 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_1)   --->   "%zext_ln16_17 = zext i16 %mul_ln16_4 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 213 'zext' 'zext_ln16_17' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln16_19 = zext i16 %mul_ln16_5 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 214 'zext' 'zext_ln16_19' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_10 : Operation 215 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_8 = mul i16 %zext_ln16_24, %zext_ln46" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 215 'mul' 'mul_ln16_8' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 216 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_4)   --->   "%zext_ln16_25 = zext i16 %mul_ln16_8 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 216 'zext' 'zext_ln16_25' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln16_1 = add i17 %zext_ln16_19, %zext_ln16_17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 217 'add' 'add_ln16_1' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 218 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln16_4 = add i17 %zext_ln16_13, %zext_ln16_25" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 218 'add' 'add_ln16_4' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 7> <Delay = 3.82>
ST_11 : Operation 219 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_5)   --->   "%mul_ln16_3 = mul i16 %zext_ln16_14, %zext_ln16_3" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 219 'mul' 'mul_ln16_3' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 220 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_5)   --->   "%zext_ln16_15 = zext i16 %mul_ln16_3 to i18" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 220 'zext' 'zext_ln16_15' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln16_26 = zext i17 %add_ln16 to i18" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 221 'zext' 'zext_ln16_26' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln16_27 = zext i17 %add_ln16_1 to i18" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 222 'zext' 'zext_ln16_27' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (2.18ns)   --->   "%add_ln16_2 = add i18 %zext_ln16_27, %zext_ln16_26" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 223 'add' 'add_ln16_2' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln16_30 = zext i17 %add_ln16_4 to i18" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 224 'zext' 'zext_ln16_30' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln16_5 = add i18 %zext_ln16_30, %zext_ln16_15" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 225 'add' 'add_ln16_5' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 8> <Delay = 4.46>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln16_28 = zext i18 %add_ln16_2 to i20" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 226 'zext' 'zext_ln16_28' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln16_29 = zext i17 %add_ln16_3 to i19" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 227 'zext' 'zext_ln16_29' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln16_31 = zext i18 %add_ln16_5 to i19" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 228 'zext' 'zext_ln16_31' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (2.21ns)   --->   "%add_ln16_6 = add i19 %zext_ln16_31, %zext_ln16_29" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 229 'add' 'add_ln16_6' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln16_32 = zext i19 %add_ln16_6 to i20" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 230 'zext' 'zext_ln16_32' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (2.25ns)   --->   "%add_ln16_7 = add i20 %zext_ln16_32, %zext_ln16_28" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 231 'add' 'add_ln16_7' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %add_ln16_7, i32 4, i32 11)" [./source/course_prj.c:21->./source/course_prj.c:76]   --->   Operation 232 'partselect' 'trunc_ln' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 2.95>
ST_13 : Operation 233 [1/1] (2.95ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %outImage, i8 %trunc_ln) nounwind" [./source/course_prj.c:76]   --->   Operation 233 'write' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 2.95> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 234 'br' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (2.95ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %outImage, i8 0) nounwind" [./source/course_prj.c:74]   --->   Operation 235 'write' <Predicate = (and_ln68 & or_ln73_2)> <Delay = 2.95> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "br label %8" [./source/course_prj.c:75]   --->   Operation 236 'br' <Predicate = (and_ln68 & or_ln73_2)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "ret void" [./source/course_prj.c:83]   --->   Operation 237 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inImage]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gauss_kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outImage]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_2_2_read_as   (alloca           ) [ 001111000000000]
kernel_2_1_read_as   (alloca           ) [ 001111000000000]
kernel_2_0_read_as   (alloca           ) [ 001111000000000]
kernel_0_0_read_as   (alloca           ) [ 001111000000000]
kernel_0_1_read_as   (alloca           ) [ 001111000000000]
kernel_0_2_read_as   (alloca           ) [ 001111000000000]
kernel_1_0_read_as   (alloca           ) [ 001111000000000]
kernel_1_1_read_as   (alloca           ) [ 001111000000000]
kernel_1_2_read_as   (alloca           ) [ 001111000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000000]
part_buffer_0        (alloca           ) [ 001111111111110]
part_buffer_1        (alloca           ) [ 001111111111110]
specinterface_ln33   (specinterface    ) [ 000000000000000]
specinterface_ln33   (specinterface    ) [ 000000000000000]
br_ln38              (br               ) [ 011111000000000]
i_0                  (phi              ) [ 001010000000000]
icmp_ln38            (icmp             ) [ 001111111111110]
empty                (speclooptripcount) [ 000000000000000]
i                    (add              ) [ 011111000000000]
br_ln38              (br               ) [ 000000000000000]
zext_ln40            (zext             ) [ 000000000000000]
tmp                  (bitconcatenate   ) [ 000000000000000]
zext_ln40_1          (zext             ) [ 000000000000000]
sub_ln40             (sub              ) [ 000111000000000]
br_ln39              (br               ) [ 001111000000000]
window_0_0           (alloca           ) [ 000000111111110]
window_1_0           (alloca           ) [ 000000111111110]
window_2_0           (alloca           ) [ 000000111111110]
window_0_1           (alloca           ) [ 000000111111110]
window_1_1           (alloca           ) [ 000000111111110]
window_2_1           (alloca           ) [ 000000111111110]
kernel_2_2_read_as_1 (load             ) [ 000000000000000]
kernel_2_1_read_as_1 (load             ) [ 000000000000000]
kernel_2_0_read_as_1 (load             ) [ 000000000000000]
kernel_0_0_read_as_1 (load             ) [ 000000000000000]
kernel_0_1_read_as_1 (load             ) [ 000000000000000]
kernel_0_2_read_as_1 (load             ) [ 000000000000000]
kernel_1_0_read_as_1 (load             ) [ 000000000000000]
kernel_1_1_read_as_1 (load             ) [ 000000000000000]
kernel_1_2_read_as_1 (load             ) [ 000000000000000]
zext_ln16            (zext             ) [ 000000111111110]
zext_ln16_1          (zext             ) [ 000000111111110]
zext_ln16_2          (zext             ) [ 000000111111110]
zext_ln16_3          (zext             ) [ 000000111111110]
zext_ln16_4          (zext             ) [ 000000111111110]
zext_ln16_5          (zext             ) [ 000000111111110]
zext_ln16_6          (zext             ) [ 000000111111110]
zext_ln16_7          (zext             ) [ 000000111111110]
zext_ln46            (zext             ) [ 000000111111110]
br_ln46              (br               ) [ 001111111111110]
j_0                  (phi              ) [ 000110000000000]
icmp_ln39            (icmp             ) [ 001111000000000]
empty_6              (speclooptripcount) [ 000000000000000]
j                    (add              ) [ 001111000000000]
br_ln39              (br               ) [ 000000000000000]
zext_ln40_2          (zext             ) [ 000000000000000]
add_ln40             (add              ) [ 000000000000000]
sext_ln40            (sext             ) [ 000000000000000]
gauss_kernel_addr    (getelementptr    ) [ 000010000000000]
br_ln0               (br               ) [ 011111000000000]
kernel_2_0           (load             ) [ 000000000000000]
switch_ln40          (switch           ) [ 000000000000000]
switch_ln40          (switch           ) [ 000000000000000]
store_ln40           (store            ) [ 000000000000000]
br_ln40              (br               ) [ 000000000000000]
store_ln40           (store            ) [ 000000000000000]
br_ln40              (br               ) [ 000000000000000]
store_ln40           (store            ) [ 000000000000000]
br_ln40              (br               ) [ 000000000000000]
switch_ln40          (switch           ) [ 000000000000000]
store_ln40           (store            ) [ 000000000000000]
br_ln40              (br               ) [ 000000000000000]
store_ln40           (store            ) [ 000000000000000]
br_ln40              (br               ) [ 000000000000000]
store_ln40           (store            ) [ 000000000000000]
br_ln40              (br               ) [ 000000000000000]
switch_ln40          (switch           ) [ 000000000000000]
store_ln40           (store            ) [ 000000000000000]
br_ln40              (br               ) [ 000000000000000]
store_ln40           (store            ) [ 000000000000000]
br_ln40              (br               ) [ 000000000000000]
store_ln40           (store            ) [ 000000000000000]
br_ln40              (br               ) [ 000000000000000]
br_ln0               (br               ) [ 001111000000000]
indvar_flatten       (phi              ) [ 000000111111110]
row_0                (phi              ) [ 000000111111110]
col_0                (phi              ) [ 000000111111110]
zext_ln46_1          (zext             ) [ 000000000000000]
outrow               (add              ) [ 000000000000000]
icmp_ln73            (icmp             ) [ 000000110000000]
icmp_ln73_1          (icmp             ) [ 000000110000000]
icmp_ln46            (icmp             ) [ 000000111111110]
add_ln46             (add              ) [ 001000111111110]
row                  (add              ) [ 000000000000000]
icmp_ln47            (icmp             ) [ 000000110000000]
select_ln46          (select           ) [ 000000110000000]
zext_ln46_2          (zext             ) [ 000000000000000]
icmp_ln50            (icmp             ) [ 000000000000000]
icmp_ln50_2          (icmp             ) [ 000000000000000]
select_ln46_1        (select           ) [ 000000000000000]
icmp_ln68            (icmp             ) [ 000000000000000]
icmp_ln68_2          (icmp             ) [ 000000000000000]
select_ln46_2        (select           ) [ 000000110000000]
add_ln69_1           (add              ) [ 000000110000000]
select_ln46_5        (select           ) [ 001000111111110]
tmp_1                (specregionbegin  ) [ 000000000000000]
icmp_ln50_1          (icmp             ) [ 000000111100000]
and_ln50             (and              ) [ 000000111111110]
br_ln61              (br               ) [ 000000000000000]
empty_7              (specregionend    ) [ 000000000000000]
col                  (add              ) [ 001000111111110]
br_ln0               (br               ) [ 001000111111110]
window_0_0_load      (load             ) [ 000000000000000]
window_1_0_load      (load             ) [ 000000101100000]
window_2_0_load      (load             ) [ 000000101000000]
window_0_1_1         (load             ) [ 000000101000000]
window_1_1_1         (load             ) [ 000000101000000]
window_2_1_1         (load             ) [ 000000000000000]
store_ln0            (store            ) [ 000000000000000]
store_ln0            (store            ) [ 000000000000000]
store_ln0            (store            ) [ 000000000000000]
br_ln46              (br               ) [ 000000000000000]
specloopname_ln0     (specloopname     ) [ 000000000000000]
empty_8              (speclooptripcount) [ 000000000000000]
icmp_ln73_4          (icmp             ) [ 000000000000000]
select_ln46_3        (select           ) [ 000000000000000]
icmp_ln73_5          (icmp             ) [ 000000000000000]
select_ln46_4        (select           ) [ 000000000000000]
specloopname_ln47    (specloopname     ) [ 000000000000000]
specpipeline_ln48    (specpipeline     ) [ 000000000000000]
br_ln50              (br               ) [ 000000000000000]
pixel                (read             ) [ 000000000000000]
br_ln52              (br               ) [ 000000000000000]
window_2_2           (phi              ) [ 000000101000000]
zext_ln62            (zext             ) [ 000000000000000]
part_buffer_0_addr   (getelementptr    ) [ 000000101100000]
part_buffer_1_addr   (getelementptr    ) [ 000000101000000]
store_ln65           (store            ) [ 000000000000000]
icmp_ln68_1          (icmp             ) [ 000000000000000]
and_ln68             (and              ) [ 000000111111110]
br_ln68              (br               ) [ 000000000000000]
outcol               (add              ) [ 000000000000000]
icmp_ln73_2          (icmp             ) [ 000000000000000]
icmp_ln73_3          (icmp             ) [ 000000000000000]
or_ln73              (or               ) [ 000000000000000]
or_ln73_1            (or               ) [ 000000000000000]
or_ln73_2            (or               ) [ 000000111111110]
br_ln73              (br               ) [ 000000000000000]
zext_ln16_8          (zext             ) [ 000000101100000]
zext_ln16_22         (zext             ) [ 000000101100000]
br_ln78              (br               ) [ 000000000000000]
window_0_2           (load             ) [ 000000000000000]
window_1_2           (load             ) [ 000000100100000]
store_ln64           (store            ) [ 000000000000000]
store_ln65           (store            ) [ 000000000000000]
store_ln65           (store            ) [ 000000000000000]
window_2_1_load      (load             ) [ 000000000000000]
zext_ln16_10         (zext             ) [ 000000000000000]
mul_ln16_1           (mul              ) [ 000000100100000]
zext_ln16_16         (zext             ) [ 000000100110000]
zext_ln16_20         (zext             ) [ 000000000000000]
mul_ln16_6           (mul              ) [ 000000100100000]
zext_ln16_24         (zext             ) [ 000000100110000]
store_ln63           (store            ) [ 000000000000000]
br_ln65              (br               ) [ 000000000000000]
window_0_1_load      (load             ) [ 000000000000000]
window_1_1_load      (load             ) [ 000000000000000]
mul_ln16             (mul              ) [ 000000000000000]
zext_ln16_9          (zext             ) [ 000000000000000]
zext_ln16_11         (zext             ) [ 000000000000000]
zext_ln16_12         (zext             ) [ 000000000000000]
mul_ln16_2           (mul              ) [ 000000100010000]
zext_ln16_14         (zext             ) [ 000000100011000]
zext_ln16_18         (zext             ) [ 000000000000000]
mul_ln16_5           (mul              ) [ 000000100010000]
zext_ln16_21         (zext             ) [ 000000000000000]
mul_ln16_7           (mul              ) [ 000000000000000]
zext_ln16_23         (zext             ) [ 000000000000000]
add_ln16             (add              ) [ 000000100011000]
add_ln16_3           (add              ) [ 000000100011100]
zext_ln16_13         (zext             ) [ 000000000000000]
mul_ln16_4           (mul              ) [ 000000000000000]
zext_ln16_17         (zext             ) [ 000000000000000]
zext_ln16_19         (zext             ) [ 000000000000000]
mul_ln16_8           (mul              ) [ 000000000000000]
zext_ln16_25         (zext             ) [ 000000000000000]
add_ln16_1           (add              ) [ 000000100001000]
add_ln16_4           (add              ) [ 000000100001000]
mul_ln16_3           (mul              ) [ 000000000000000]
zext_ln16_15         (zext             ) [ 000000000000000]
zext_ln16_26         (zext             ) [ 000000000000000]
zext_ln16_27         (zext             ) [ 000000000000000]
add_ln16_2           (add              ) [ 000000100000100]
zext_ln16_30         (zext             ) [ 000000000000000]
add_ln16_5           (add              ) [ 000000100000100]
zext_ln16_28         (zext             ) [ 000000000000000]
zext_ln16_29         (zext             ) [ 000000000000000]
zext_ln16_31         (zext             ) [ 000000000000000]
add_ln16_6           (add              ) [ 000000000000000]
zext_ln16_32         (zext             ) [ 000000000000000]
add_ln16_7           (add              ) [ 000000000000000]
trunc_ln             (partselect       ) [ 000000100000010]
write_ln76           (write            ) [ 000000000000000]
br_ln0               (br               ) [ 000000000000000]
write_ln74           (write            ) [ 000000000000000]
br_ln75              (br               ) [ 000000000000000]
ret_ln83             (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inImage">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inImage"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gauss_kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outImage">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outImage"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_blur_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L2_L1_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="kernel_2_2_read_as_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_read_as/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="kernel_2_1_read_as_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_1_read_as/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="kernel_2_0_read_as_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_0_read_as/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="kernel_0_0_read_as_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_0_0_read_as/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="kernel_0_1_read_as_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_0_1_read_as/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="kernel_0_2_read_as_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_0_2_read_as/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="kernel_1_0_read_as_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_1_0_read_as/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="kernel_1_1_read_as_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_1_1_read_as/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="kernel_1_2_read_as_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_1_2_read_as/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="part_buffer_0_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="part_buffer_0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="part_buffer_1_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="part_buffer_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="window_0_0_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="window_1_0_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_0/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="window_2_0_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="window_0_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="window_1_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="window_2_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="pixel_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixel/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln76/13 write_ln74/13 "/>
</bind>
</comp>

<comp id="172" class="1004" name="gauss_kernel_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gauss_kernel_addr/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_0/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="part_buffer_0_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="11" slack="0"/>
<pin id="189" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="part_buffer_0_addr/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2"/>
<pin id="213" dir="0" index="4" bw="11" slack="1"/>
<pin id="214" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="215" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="8" slack="0"/>
<pin id="216" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="window_0_2/7 store_ln63/9 "/>
</bind>
</comp>

<comp id="197" class="1004" name="part_buffer_1_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="11" slack="0"/>
<pin id="201" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="part_buffer_1_addr/7 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="1"/>
<pin id="209" dir="0" index="4" bw="11" slack="1"/>
<pin id="210" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
<pin id="212" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="window_1_2/7 store_ln64/8 "/>
</bind>
</comp>

<comp id="217" class="1005" name="i_0_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="1"/>
<pin id="219" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_0_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="2" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="j_0_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="1"/>
<pin id="231" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="j_0_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="2" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="indvar_flatten_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="21" slack="1"/>
<pin id="243" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="indvar_flatten_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="21" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="252" class="1005" name="row_0_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="1"/>
<pin id="254" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="row_0_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="11" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/6 "/>
</bind>
</comp>

<comp id="263" class="1005" name="col_0_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="1"/>
<pin id="265" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="col_0_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="11" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/6 "/>
</bind>
</comp>

<comp id="274" class="1005" name="window_2_2_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="1"/>
<pin id="276" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="window_2_2_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_2/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln38_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="i_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln40_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="0"/>
<pin id="301" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="2" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln40_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sub_ln40_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="2" slack="0"/>
<pin id="318" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="kernel_2_2_read_as_1_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="1"/>
<pin id="323" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_read_as_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="kernel_2_1_read_as_1_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="1"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_1_read_as_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="kernel_2_0_read_as_1_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="1"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_0_read_as_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="kernel_0_0_read_as_1_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="1"/>
<pin id="332" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_0_0_read_as_1/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="kernel_0_1_read_as_1_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="1"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_0_1_read_as_1/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="kernel_0_2_read_as_1_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_0_2_read_as_1/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="kernel_1_0_read_as_1_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_1_0_read_as_1/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="kernel_1_1_read_as_1_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="1"/>
<pin id="344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_1_1_read_as_1/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="kernel_1_2_read_as_1_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="1"/>
<pin id="347" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_1_2_read_as_1/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln16_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln16_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln16_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln16_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_3/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln16_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_4/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln16_5_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_5/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln16_6_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_6/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln16_7_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_7/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln46_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln39_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="j_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln40_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln40_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="1"/>
<pin id="402" dir="0" index="1" bw="2" slack="0"/>
<pin id="403" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sext_ln40_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln40_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="3"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln40_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="3"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln40_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="3"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln40_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="3"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln40_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="3"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln40_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="3"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln40_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="3"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln40_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="3"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln40_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="3"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln46_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="11" slack="0"/>
<pin id="457" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="outrow_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="11" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outrow/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln73_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="12" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln73_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="12" slack="0"/>
<pin id="473" dir="0" index="1" bw="12" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_1/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln46_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="21" slack="0"/>
<pin id="479" dir="0" index="1" bw="16" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln46_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="21" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="row_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="11" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln47_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="11" slack="0"/>
<pin id="497" dir="0" index="1" bw="11" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="select_ln46_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="11" slack="0"/>
<pin id="505" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln46_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="11" slack="0"/>
<pin id="511" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln50_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="11" slack="0"/>
<pin id="515" dir="0" index="1" bw="11" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln50_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="11" slack="0"/>
<pin id="521" dir="0" index="1" bw="11" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_2/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln46_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_1/6 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln68_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="11" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln68_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_2/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln46_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_2/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln69_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="11" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_1/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln46_5_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="11" slack="0"/>
<pin id="562" dir="0" index="2" bw="11" slack="0"/>
<pin id="563" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_5/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="icmp_ln50_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="11" slack="0"/>
<pin id="569" dir="0" index="1" bw="11" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_1/6 "/>
</bind>
</comp>

<comp id="573" class="1004" name="and_ln50_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50/6 "/>
</bind>
</comp>

<comp id="579" class="1004" name="col_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="11" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="window_0_0_load_load_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="2"/>
<pin id="587" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_load/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="window_1_0_load_load_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="2"/>
<pin id="590" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_0_load/7 "/>
</bind>
</comp>

<comp id="591" class="1004" name="window_2_0_load_load_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="2"/>
<pin id="593" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_load/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="window_0_1_1_load_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="2"/>
<pin id="596" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_1/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="window_1_1_1_load_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="2"/>
<pin id="599" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_1_1/7 "/>
</bind>
</comp>

<comp id="600" class="1004" name="window_2_1_1_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="2"/>
<pin id="602" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_1_1/7 "/>
</bind>
</comp>

<comp id="603" class="1004" name="store_ln0_store_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="0" index="1" bw="8" slack="2"/>
<pin id="606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="store_ln0_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="2"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="store_ln0_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="2"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="icmp_ln73_4_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="12" slack="1"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_4/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="select_ln46_3_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="1"/>
<pin id="627" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_3/7 "/>
</bind>
</comp>

<comp id="629" class="1004" name="icmp_ln73_5_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="12" slack="1"/>
<pin id="631" dir="0" index="1" bw="12" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_5/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="select_ln46_4_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="0" index="2" bw="1" slack="1"/>
<pin id="638" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_4/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln62_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="1"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="store_ln65_store_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="0"/>
<pin id="647" dir="0" index="1" bw="8" slack="2"/>
<pin id="648" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln68_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="11" slack="1"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_1/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="and_ln68_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="1"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68/7 "/>
</bind>
</comp>

<comp id="660" class="1004" name="outcol_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="11" slack="1"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outcol/7 "/>
</bind>
</comp>

<comp id="665" class="1004" name="icmp_ln73_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_2/7 "/>
</bind>
</comp>

<comp id="671" class="1004" name="icmp_ln73_3_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="11" slack="0"/>
<pin id="673" dir="0" index="1" bw="11" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_3/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="or_ln73_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/7 "/>
</bind>
</comp>

<comp id="683" class="1004" name="or_ln73_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_1/7 "/>
</bind>
</comp>

<comp id="689" class="1004" name="or_ln73_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_2/7 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln16_8_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="0"/>
<pin id="697" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_8/7 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln16_22_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_22/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="store_ln65_store_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="0" index="1" bw="8" slack="3"/>
<pin id="706" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/8 "/>
</bind>
</comp>

<comp id="708" class="1004" name="store_ln65_store_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="0" index="1" bw="8" slack="3"/>
<pin id="711" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="window_2_1_load_load_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="3"/>
<pin id="715" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_1_load/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln16_10_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="1"/>
<pin id="718" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_10/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="mul_ln16_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="0" index="1" bw="8" slack="3"/>
<pin id="722" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_1/8 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln16_16_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="1"/>
<pin id="726" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_16/8 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln16_20_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="1"/>
<pin id="729" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_20/8 "/>
</bind>
</comp>

<comp id="730" class="1004" name="mul_ln16_6_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="3"/>
<pin id="733" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_6/8 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln16_24_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_24/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="window_0_1_load_load_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="4"/>
<pin id="741" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load/9 "/>
</bind>
</comp>

<comp id="742" class="1004" name="window_1_1_load_load_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="4"/>
<pin id="744" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_1_load/9 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln16_11_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="1"/>
<pin id="747" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_11/9 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln16_12_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_12/9 "/>
</bind>
</comp>

<comp id="752" class="1004" name="mul_ln16_2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="0" index="1" bw="8" slack="4"/>
<pin id="755" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_2/9 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln16_14_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="2"/>
<pin id="759" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_14/9 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln16_18_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="0"/>
<pin id="762" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_18/9 "/>
</bind>
</comp>

<comp id="764" class="1004" name="mul_ln16_5_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="0"/>
<pin id="766" dir="0" index="1" bw="8" slack="4"/>
<pin id="767" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_5/9 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln16_21_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="1"/>
<pin id="771" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_21/9 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln16_13_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="1"/>
<pin id="774" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_13/10 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln16_19_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="1"/>
<pin id="777" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_19/10 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln16_26_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="17" slack="2"/>
<pin id="780" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_26/11 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln16_27_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="17" slack="1"/>
<pin id="783" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_27/11 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln16_2_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="17" slack="0"/>
<pin id="786" dir="0" index="1" bw="17" slack="0"/>
<pin id="787" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_2/11 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln16_30_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="17" slack="1"/>
<pin id="792" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_30/11 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln16_28_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="18" slack="1"/>
<pin id="795" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_28/12 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln16_29_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="17" slack="3"/>
<pin id="798" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_29/12 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln16_31_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="18" slack="1"/>
<pin id="801" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_31/12 "/>
</bind>
</comp>

<comp id="802" class="1004" name="add_ln16_6_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="18" slack="0"/>
<pin id="804" dir="0" index="1" bw="17" slack="0"/>
<pin id="805" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_6/12 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln16_32_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="19" slack="0"/>
<pin id="810" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_32/12 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln16_7_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="19" slack="0"/>
<pin id="814" dir="0" index="1" bw="18" slack="0"/>
<pin id="815" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_7/12 "/>
</bind>
</comp>

<comp id="818" class="1004" name="trunc_ln_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="0" index="1" bw="20" slack="0"/>
<pin id="821" dir="0" index="2" bw="4" slack="0"/>
<pin id="822" dir="0" index="3" bw="5" slack="0"/>
<pin id="823" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/12 "/>
</bind>
</comp>

<comp id="828" class="1007" name="grp_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="0" index="1" bw="8" slack="2"/>
<pin id="831" dir="0" index="2" bw="16" slack="0"/>
<pin id="832" dir="1" index="3" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16/7 zext_ln16_9/9 add_ln16_3/9 "/>
</bind>
</comp>

<comp id="835" class="1007" name="grp_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="0"/>
<pin id="837" dir="0" index="1" bw="8" slack="2"/>
<pin id="838" dir="0" index="2" bw="16" slack="0"/>
<pin id="839" dir="1" index="3" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_7/7 zext_ln16_23/9 add_ln16/9 "/>
</bind>
</comp>

<comp id="842" class="1007" name="grp_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="0" index="1" bw="8" slack="3"/>
<pin id="845" dir="0" index="2" bw="16" slack="0"/>
<pin id="846" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_4/8 zext_ln16_17/10 add_ln16_1/10 "/>
</bind>
</comp>

<comp id="849" class="1007" name="grp_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="0" index="1" bw="8" slack="3"/>
<pin id="852" dir="0" index="2" bw="16" slack="0"/>
<pin id="853" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_8/8 zext_ln16_25/10 add_ln16_4/10 "/>
</bind>
</comp>

<comp id="856" class="1007" name="grp_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="0" index="1" bw="8" slack="4"/>
<pin id="859" dir="0" index="2" bw="17" slack="0"/>
<pin id="860" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_3/9 zext_ln16_15/11 add_ln16_5/11 "/>
</bind>
</comp>

<comp id="863" class="1005" name="kernel_2_2_read_as_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="1"/>
<pin id="865" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_2_2_read_as "/>
</bind>
</comp>

<comp id="869" class="1005" name="kernel_2_1_read_as_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="1"/>
<pin id="871" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_2_1_read_as "/>
</bind>
</comp>

<comp id="875" class="1005" name="kernel_2_0_read_as_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="1"/>
<pin id="877" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_2_0_read_as "/>
</bind>
</comp>

<comp id="881" class="1005" name="kernel_0_0_read_as_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="1"/>
<pin id="883" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_0_read_as "/>
</bind>
</comp>

<comp id="887" class="1005" name="kernel_0_1_read_as_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="1"/>
<pin id="889" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_1_read_as "/>
</bind>
</comp>

<comp id="893" class="1005" name="kernel_0_2_read_as_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="1"/>
<pin id="895" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_2_read_as "/>
</bind>
</comp>

<comp id="899" class="1005" name="kernel_1_0_read_as_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="1"/>
<pin id="901" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_1_0_read_as "/>
</bind>
</comp>

<comp id="905" class="1005" name="kernel_1_1_read_as_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="1"/>
<pin id="907" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_1_1_read_as "/>
</bind>
</comp>

<comp id="911" class="1005" name="kernel_1_2_read_as_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="1"/>
<pin id="913" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_1_2_read_as "/>
</bind>
</comp>

<comp id="917" class="1005" name="icmp_ln38_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="921" class="1005" name="i_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="2" slack="0"/>
<pin id="923" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="926" class="1005" name="sub_ln40_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="5" slack="1"/>
<pin id="928" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln40 "/>
</bind>
</comp>

<comp id="931" class="1005" name="window_0_0_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="2"/>
<pin id="933" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0 "/>
</bind>
</comp>

<comp id="937" class="1005" name="window_1_0_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="2"/>
<pin id="939" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_1_0 "/>
</bind>
</comp>

<comp id="943" class="1005" name="window_2_0_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="2"/>
<pin id="945" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_2_0 "/>
</bind>
</comp>

<comp id="949" class="1005" name="window_0_1_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="2"/>
<pin id="951" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_0_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="window_1_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="2"/>
<pin id="958" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_1_1 "/>
</bind>
</comp>

<comp id="963" class="1005" name="window_2_1_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="2"/>
<pin id="965" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_2_1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="zext_ln16_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="2"/>
<pin id="972" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="975" class="1005" name="zext_ln16_1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="16" slack="3"/>
<pin id="977" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln16_1 "/>
</bind>
</comp>

<comp id="980" class="1005" name="zext_ln16_2_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="16" slack="4"/>
<pin id="982" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln16_2 "/>
</bind>
</comp>

<comp id="985" class="1005" name="zext_ln16_3_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="16" slack="4"/>
<pin id="987" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln16_3 "/>
</bind>
</comp>

<comp id="990" class="1005" name="zext_ln16_4_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="3"/>
<pin id="992" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln16_4 "/>
</bind>
</comp>

<comp id="995" class="1005" name="zext_ln16_5_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="16" slack="4"/>
<pin id="997" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln16_5 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="zext_ln16_6_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="16" slack="3"/>
<pin id="1002" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln16_6 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="zext_ln16_7_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="16" slack="2"/>
<pin id="1007" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln16_7 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="zext_ln46_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="16" slack="3"/>
<pin id="1012" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="j_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="2" slack="0"/>
<pin id="1020" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1023" class="1005" name="gauss_kernel_addr_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="4" slack="1"/>
<pin id="1025" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="gauss_kernel_addr "/>
</bind>
</comp>

<comp id="1028" class="1005" name="icmp_ln73_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="1"/>
<pin id="1030" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="icmp_ln73_1_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="1"/>
<pin id="1035" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln73_1 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="icmp_ln46_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="1"/>
<pin id="1040" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="add_ln46_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="21" slack="0"/>
<pin id="1044" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="icmp_ln47_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="1"/>
<pin id="1049" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="select_ln46_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="11" slack="1"/>
<pin id="1055" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln46 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="select_ln46_2_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="1"/>
<pin id="1062" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln46_2 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="add_ln69_1_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="12" slack="1"/>
<pin id="1067" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_1 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="select_ln46_5_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="11" slack="0"/>
<pin id="1073" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln46_5 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="icmp_ln50_1_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="1"/>
<pin id="1078" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50_1 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="and_ln50_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="1"/>
<pin id="1082" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln50 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="col_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="11" slack="0"/>
<pin id="1086" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="1089" class="1005" name="window_1_0_load_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="2"/>
<pin id="1091" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_1_0_load "/>
</bind>
</comp>

<comp id="1094" class="1005" name="window_2_0_load_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="1"/>
<pin id="1096" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_2_0_load "/>
</bind>
</comp>

<comp id="1099" class="1005" name="window_0_1_1_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="1"/>
<pin id="1101" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_0_1_1 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="window_1_1_1_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="1"/>
<pin id="1106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_1_1_1 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="part_buffer_0_addr_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="11" slack="1"/>
<pin id="1111" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="part_buffer_0_addr "/>
</bind>
</comp>

<comp id="1115" class="1005" name="part_buffer_1_addr_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="11" slack="1"/>
<pin id="1117" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="part_buffer_1_addr "/>
</bind>
</comp>

<comp id="1121" class="1005" name="and_ln68_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="1"/>
<pin id="1123" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln68 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="or_ln73_2_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="1"/>
<pin id="1127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln73_2 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="zext_ln16_8_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="16" slack="1"/>
<pin id="1131" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_8 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="zext_ln16_22_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="16" slack="1"/>
<pin id="1136" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_22 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="window_1_2_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="8" slack="1"/>
<pin id="1141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="mul_ln16_1_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="16" slack="1"/>
<pin id="1146" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_1 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="zext_ln16_16_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="16" slack="1"/>
<pin id="1151" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_16 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="mul_ln16_6_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="16" slack="1"/>
<pin id="1156" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_6 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="zext_ln16_24_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="16" slack="1"/>
<pin id="1161" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_24 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="mul_ln16_2_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="16" slack="1"/>
<pin id="1166" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_2 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="zext_ln16_14_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="16" slack="1"/>
<pin id="1171" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_14 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="mul_ln16_5_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="16" slack="1"/>
<pin id="1176" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_5 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="add_ln16_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="17" slack="2"/>
<pin id="1181" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="add_ln16_3_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="17" slack="3"/>
<pin id="1186" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="add_ln16_3 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="add_ln16_1_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="17" slack="1"/>
<pin id="1191" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_1 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="add_ln16_4_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="17" slack="1"/>
<pin id="1196" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_4 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="add_ln16_2_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="18" slack="1"/>
<pin id="1201" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_2 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="add_ln16_5_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="18" slack="1"/>
<pin id="1206" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_5 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="trunc_ln_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="8" slack="1"/>
<pin id="1211" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="74" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="88" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="76" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="233" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="284"><net_src comp="158" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="76" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="278" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="291"><net_src comp="221" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="221" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="221" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="34" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="221" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="299" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="351"><net_src comp="330" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="333" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="336" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="339" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="342" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="345" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="327" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="324" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="321" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="233" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="26" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="233" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="32" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="233" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="400" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="414"><net_src comp="179" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="179" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="179" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="179" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="179" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="179" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="179" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="179" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="179" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="256" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="42" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="44" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="459" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="46" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="245" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="48" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="245" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="50" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="256" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="52" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="267" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="54" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="40" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="267" pin="4"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="489" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="489" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="56" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="256" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="56" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="495" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="513" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="519" pin="2"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="489" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="40" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="256" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="40" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="495" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="533" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="539" pin="2"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="509" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="42" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="495" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="489" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="256" pin="4"/><net_sink comp="559" pin=2"/></net>

<net id="571"><net_src comp="501" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="62" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="525" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="567" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="501" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="52" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="607"><net_src comp="600" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="597" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="594" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="44" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="618" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="46" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="640" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="649"><net_src comp="278" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="40" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="650" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="78" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="660" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="40" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="660" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="80" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="623" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="665" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="634" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="671" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="677" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="585" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="600" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="203" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="191" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="734"><net_src comp="727" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="713" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="751"><net_src comp="739" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="763"><net_src comp="742" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="760" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="788"><net_src comp="781" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="778" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="806"><net_src comp="799" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="796" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="811"><net_src comp="802" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="793" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="824"><net_src comp="82" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="812" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="84" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="827"><net_src comp="86" pin="0"/><net_sink comp="818" pin=3"/></net>

<net id="833"><net_src comp="695" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="745" pin="1"/><net_sink comp="828" pin=2"/></net>

<net id="840"><net_src comp="699" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="769" pin="1"/><net_sink comp="835" pin=2"/></net>

<net id="847"><net_src comp="724" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="775" pin="1"/><net_sink comp="842" pin=2"/></net>

<net id="854"><net_src comp="735" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="772" pin="1"/><net_sink comp="849" pin=2"/></net>

<net id="861"><net_src comp="757" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="790" pin="1"/><net_sink comp="856" pin=2"/></net>

<net id="866"><net_src comp="90" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="872"><net_src comp="94" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="878"><net_src comp="98" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="884"><net_src comp="102" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="890"><net_src comp="106" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="896"><net_src comp="110" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="902"><net_src comp="114" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="908"><net_src comp="118" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="914"><net_src comp="122" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="920"><net_src comp="287" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="293" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="929"><net_src comp="315" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="934"><net_src comp="134" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="940"><net_src comp="138" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="946"><net_src comp="142" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="952"><net_src comp="146" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="955"><net_src comp="949" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="959"><net_src comp="150" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="962"><net_src comp="956" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="966"><net_src comp="154" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="969"><net_src comp="963" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="973"><net_src comp="348" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="978"><net_src comp="352" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="983"><net_src comp="356" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="988"><net_src comp="360" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="993"><net_src comp="364" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="998"><net_src comp="368" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1003"><net_src comp="372" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1008"><net_src comp="376" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1013"><net_src comp="380" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1021"><net_src comp="390" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1026"><net_src comp="172" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1031"><net_src comp="465" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="1036"><net_src comp="471" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="1041"><net_src comp="477" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1045"><net_src comp="483" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1050"><net_src comp="495" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1056"><net_src comp="501" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1059"><net_src comp="1053" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1063"><net_src comp="545" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1068"><net_src comp="553" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1074"><net_src comp="559" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1079"><net_src comp="567" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="573" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1087"><net_src comp="579" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1092"><net_src comp="588" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1097"><net_src comp="591" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1102"><net_src comp="594" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1107"><net_src comp="597" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1112"><net_src comp="185" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="1118"><net_src comp="197" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1124"><net_src comp="655" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1128"><net_src comp="689" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="695" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1137"><net_src comp="699" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1142"><net_src comp="203" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="191" pin=4"/></net>

<net id="1147"><net_src comp="719" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1152"><net_src comp="724" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1157"><net_src comp="730" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1162"><net_src comp="735" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1167"><net_src comp="752" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1172"><net_src comp="757" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1177"><net_src comp="764" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1182"><net_src comp="835" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1187"><net_src comp="828" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1192"><net_src comp="842" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1197"><net_src comp="849" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1202"><net_src comp="784" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1207"><net_src comp="856" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1212"><net_src comp="818" pin="4"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="164" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outImage | {13 }
 - Input state : 
	Port: gauss_blur : inImage | {7 }
	Port: gauss_blur : gauss_kernel | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln38 : 1
		i : 1
		br_ln38 : 2
		zext_ln40 : 1
		tmp : 1
		zext_ln40_1 : 2
		sub_ln40 : 3
		zext_ln16 : 1
		zext_ln16_1 : 1
		zext_ln16_2 : 1
		zext_ln16_3 : 1
		zext_ln16_4 : 1
		zext_ln16_5 : 1
		zext_ln16_6 : 1
		zext_ln16_7 : 1
		zext_ln46 : 1
	State 3
		icmp_ln39 : 1
		j : 1
		br_ln39 : 2
		zext_ln40_2 : 1
		add_ln40 : 2
		sext_ln40 : 3
		gauss_kernel_addr : 4
		kernel_2_0 : 5
	State 4
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
	State 5
	State 6
		zext_ln46_1 : 1
		outrow : 2
		icmp_ln73 : 3
		icmp_ln73_1 : 3
		icmp_ln46 : 1
		add_ln46 : 1
		row : 1
		icmp_ln47 : 1
		select_ln46 : 2
		zext_ln46_2 : 2
		icmp_ln50 : 2
		icmp_ln50_2 : 1
		select_ln46_1 : 3
		icmp_ln68 : 2
		icmp_ln68_2 : 1
		select_ln46_2 : 3
		add_ln69_1 : 3
		select_ln46_5 : 2
		icmp_ln50_1 : 3
		and_ln50 : 4
		br_ln61 : 4
		empty_7 : 1
		col : 3
	State 7
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		select_ln46_3 : 1
		select_ln46_4 : 1
		window_2_2 : 1
		part_buffer_0_addr : 1
		window_0_2 : 2
		part_buffer_1_addr : 1
		window_1_2 : 2
		store_ln65 : 2
		and_ln68 : 1
		br_ln68 : 1
		icmp_ln73_2 : 1
		icmp_ln73_3 : 1
		or_ln73 : 2
		or_ln73_1 : 2
		or_ln73_2 : 2
		br_ln73 : 2
		zext_ln16_8 : 1
		mul_ln16 : 2
		zext_ln16_22 : 1
		mul_ln16_7 : 2
	State 8
		store_ln65 : 1
		store_ln65 : 1
		mul_ln16_1 : 1
		mul_ln16_4 : 1
		mul_ln16_6 : 1
		zext_ln16_24 : 1
		mul_ln16_8 : 2
	State 9
		zext_ln16_9 : 1
		zext_ln16_12 : 1
		mul_ln16_2 : 2
		mul_ln16_3 : 1
		zext_ln16_18 : 1
		mul_ln16_5 : 2
		zext_ln16_23 : 1
		add_ln16 : 2
		add_ln16_3 : 2
	State 10
		zext_ln16_17 : 1
		zext_ln16_25 : 1
		add_ln16_1 : 2
		add_ln16_4 : 2
	State 11
		zext_ln16_15 : 1
		add_ln16_2 : 1
		add_ln16_5 : 2
	State 12
		add_ln16_6 : 1
		zext_ln16_32 : 2
		add_ln16_7 : 3
		trunc_ln : 4
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       i_fu_293       |    0    |    0    |    10   |
|          |       j_fu_390       |    0    |    0    |    10   |
|          |    add_ln40_fu_400   |    0    |    0    |    15   |
|          |     outrow_fu_459    |    0    |    0    |    18   |
|          |    add_ln46_fu_483   |    0    |    0    |    28   |
|    add   |      row_fu_489      |    0    |    0    |    18   |
|          |   add_ln69_1_fu_553  |    0    |    0    |    18   |
|          |      col_fu_579      |    0    |    0    |    18   |
|          |     outcol_fu_660    |    0    |    0    |    18   |
|          |   add_ln16_2_fu_784  |    0    |    0    |    24   |
|          |   add_ln16_6_fu_802  |    0    |    0    |    25   |
|          |   add_ln16_7_fu_812  |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln38_fu_287   |    0    |    0    |    8    |
|          |   icmp_ln39_fu_384   |    0    |    0    |    8    |
|          |   icmp_ln73_fu_465   |    0    |    0    |    13   |
|          |  icmp_ln73_1_fu_471  |    0    |    0    |    13   |
|          |   icmp_ln46_fu_477   |    0    |    0    |    18   |
|          |   icmp_ln47_fu_495   |    0    |    0    |    13   |
|          |   icmp_ln50_fu_513   |    0    |    0    |    13   |
|   icmp   |  icmp_ln50_2_fu_519  |    0    |    0    |    13   |
|          |   icmp_ln68_fu_533   |    0    |    0    |    13   |
|          |  icmp_ln68_2_fu_539  |    0    |    0    |    13   |
|          |  icmp_ln50_1_fu_567  |    0    |    0    |    13   |
|          |  icmp_ln73_4_fu_618  |    0    |    0    |    13   |
|          |  icmp_ln73_5_fu_629  |    0    |    0    |    13   |
|          |  icmp_ln68_1_fu_650  |    0    |    0    |    13   |
|          |  icmp_ln73_2_fu_665  |    0    |    0    |    13   |
|          |  icmp_ln73_3_fu_671  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |   mul_ln16_1_fu_719  |    0    |    0    |    42   |
|    mul   |   mul_ln16_6_fu_730  |    0    |    0    |    42   |
|          |   mul_ln16_2_fu_752  |    0    |    0    |    42   |
|          |   mul_ln16_5_fu_764  |    0    |    0    |    42   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln46_fu_501  |    0    |    0    |    11   |
|          | select_ln46_1_fu_525 |    0    |    0    |    2    |
|  select  | select_ln46_2_fu_545 |    0    |    0    |    2    |
|          | select_ln46_5_fu_559 |    0    |    0    |    11   |
|          | select_ln46_3_fu_623 |    0    |    0    |    2    |
|          | select_ln46_4_fu_634 |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln40_fu_315   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln73_fu_677    |    0    |    0    |    2    |
|    or    |   or_ln73_1_fu_683   |    0    |    0    |    2    |
|          |   or_ln73_2_fu_689   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_828      |    1    |    0    |    0    |
|          |      grp_fu_835      |    1    |    0    |    0    |
|  muladd  |      grp_fu_842      |    1    |    0    |    0    |
|          |      grp_fu_849      |    1    |    0    |    0    |
|          |      grp_fu_856      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln50_fu_573   |    0    |    0    |    2    |
|          |    and_ln68_fu_655   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   read   |   pixel_read_fu_158  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   write  |   grp_write_fu_164   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln40_fu_299   |    0    |    0    |    0    |
|          |  zext_ln40_1_fu_311  |    0    |    0    |    0    |
|          |   zext_ln16_fu_348   |    0    |    0    |    0    |
|          |  zext_ln16_1_fu_352  |    0    |    0    |    0    |
|          |  zext_ln16_2_fu_356  |    0    |    0    |    0    |
|          |  zext_ln16_3_fu_360  |    0    |    0    |    0    |
|          |  zext_ln16_4_fu_364  |    0    |    0    |    0    |
|          |  zext_ln16_5_fu_368  |    0    |    0    |    0    |
|          |  zext_ln16_6_fu_372  |    0    |    0    |    0    |
|          |  zext_ln16_7_fu_376  |    0    |    0    |    0    |
|          |   zext_ln46_fu_380   |    0    |    0    |    0    |
|          |  zext_ln40_2_fu_396  |    0    |    0    |    0    |
|          |  zext_ln46_1_fu_455  |    0    |    0    |    0    |
|          |  zext_ln46_2_fu_509  |    0    |    0    |    0    |
|          |   zext_ln62_fu_640   |    0    |    0    |    0    |
|          |  zext_ln16_8_fu_695  |    0    |    0    |    0    |
|          |  zext_ln16_22_fu_699 |    0    |    0    |    0    |
|   zext   |  zext_ln16_10_fu_716 |    0    |    0    |    0    |
|          |  zext_ln16_16_fu_724 |    0    |    0    |    0    |
|          |  zext_ln16_20_fu_727 |    0    |    0    |    0    |
|          |  zext_ln16_24_fu_735 |    0    |    0    |    0    |
|          |  zext_ln16_11_fu_745 |    0    |    0    |    0    |
|          |  zext_ln16_12_fu_748 |    0    |    0    |    0    |
|          |  zext_ln16_14_fu_757 |    0    |    0    |    0    |
|          |  zext_ln16_18_fu_760 |    0    |    0    |    0    |
|          |  zext_ln16_21_fu_769 |    0    |    0    |    0    |
|          |  zext_ln16_13_fu_772 |    0    |    0    |    0    |
|          |  zext_ln16_19_fu_775 |    0    |    0    |    0    |
|          |  zext_ln16_26_fu_778 |    0    |    0    |    0    |
|          |  zext_ln16_27_fu_781 |    0    |    0    |    0    |
|          |  zext_ln16_30_fu_790 |    0    |    0    |    0    |
|          |  zext_ln16_28_fu_793 |    0    |    0    |    0    |
|          |  zext_ln16_29_fu_796 |    0    |    0    |    0    |
|          |  zext_ln16_31_fu_799 |    0    |    0    |    0    |
|          |  zext_ln16_32_fu_808 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_303      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln40_fu_405   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    trunc_ln_fu_818   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |    0    |   652   |
|----------|----------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|part_buffer_0|    1   |    0   |    0   |    0   |
|part_buffer_1|    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    2   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    add_ln16_1_reg_1189    |   17   |
|    add_ln16_2_reg_1199    |   18   |
|    add_ln16_3_reg_1184    |   17   |
|    add_ln16_4_reg_1194    |   17   |
|    add_ln16_5_reg_1204    |   18   |
|     add_ln16_reg_1179     |   17   |
|     add_ln46_reg_1042     |   21   |
|    add_ln69_1_reg_1065    |   12   |
|     and_ln50_reg_1080     |    1   |
|     and_ln68_reg_1121     |    1   |
|       col_0_reg_263       |   11   |
|        col_reg_1084       |   11   |
| gauss_kernel_addr_reg_1023|    4   |
|        i_0_reg_217        |    2   |
|         i_reg_921         |    2   |
|     icmp_ln38_reg_917     |    1   |
|     icmp_ln46_reg_1038    |    1   |
|     icmp_ln47_reg_1047    |    1   |
|    icmp_ln50_1_reg_1076   |    1   |
|    icmp_ln73_1_reg_1033   |    1   |
|     icmp_ln73_reg_1028    |    1   |
|   indvar_flatten_reg_241  |   21   |
|        j_0_reg_229        |    2   |
|         j_reg_1018        |    2   |
| kernel_0_0_read_as_reg_881|    8   |
| kernel_0_1_read_as_reg_887|    8   |
| kernel_0_2_read_as_reg_893|    8   |
| kernel_1_0_read_as_reg_899|    8   |
| kernel_1_1_read_as_reg_905|    8   |
| kernel_1_2_read_as_reg_911|    8   |
| kernel_2_0_read_as_reg_875|    8   |
| kernel_2_1_read_as_reg_869|    8   |
| kernel_2_2_read_as_reg_863|    8   |
|    mul_ln16_1_reg_1144    |   16   |
|    mul_ln16_2_reg_1164    |   16   |
|    mul_ln16_5_reg_1174    |   16   |
|    mul_ln16_6_reg_1154    |   16   |
|     or_ln73_2_reg_1125    |    1   |
|part_buffer_0_addr_reg_1109|   11   |
|part_buffer_1_addr_reg_1115|   11   |
|       row_0_reg_252       |   11   |
|   select_ln46_2_reg_1060  |    1   |
|   select_ln46_5_reg_1071  |   11   |
|    select_ln46_reg_1053   |   11   |
|      sub_ln40_reg_926     |    5   |
|     trunc_ln_reg_1209     |    8   |
|     window_0_0_reg_931    |    8   |
|   window_0_1_1_reg_1099   |    8   |
|     window_0_1_reg_949    |    8   |
|  window_1_0_load_reg_1089 |    8   |
|     window_1_0_reg_937    |    8   |
|   window_1_1_1_reg_1104   |    8   |
|     window_1_1_reg_956    |    8   |
|    window_1_2_reg_1139    |    8   |
|  window_2_0_load_reg_1094 |    8   |
|     window_2_0_reg_943    |    8   |
|     window_2_1_reg_963    |    8   |
|     window_2_2_reg_274    |    8   |
|   zext_ln16_14_reg_1169   |   16   |
|   zext_ln16_16_reg_1149   |   16   |
|    zext_ln16_1_reg_975    |   16   |
|   zext_ln16_22_reg_1134   |   16   |
|   zext_ln16_24_reg_1159   |   16   |
|    zext_ln16_2_reg_980    |   16   |
|    zext_ln16_3_reg_985    |   16   |
|    zext_ln16_4_reg_990    |   16   |
|    zext_ln16_5_reg_995    |   16   |
|    zext_ln16_6_reg_1000   |   16   |
|    zext_ln16_7_reg_1005   |   16   |
|    zext_ln16_8_reg_1129   |   16   |
|     zext_ln16_reg_970     |   16   |
|     zext_ln46_reg_1010    |   16   |
+---------------------------+--------+
|           Total           |   726  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_164 |  p2  |   2  |   8  |   16   ||    9    |
| grp_access_fu_179 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_191 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_203 |  p0  |   2  |  11  |   22   ||    9    |
|    i_0_reg_217    |  p0  |   2  |   2  |    4   ||    9    |
|    j_0_reg_229    |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_828    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_835    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_842    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_849    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_856    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   156  ||  18.304 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |    0   |   652  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   18   |    -   |   99   |    -   |
|  Register |    -   |    -   |    -   |   726  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   18   |   726  |   751  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
