
Efinix Static Timing Analysis Report
Version: 2024.1.163
Date: Sun Oct 13 20:25:02 2024

Copyright (C) 2013 - 2024  All rights reserved.

Top-level Entity Name: test_project

SDC Filename: Not Specified

Timing Model: C4
	temperature : 0C to 85C
	voltage : 1.2V +/-50mV
	speedgrade : 4
	technology : s40ll
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary
   2. Clock Relationship Summary
   3. Path Details for Max Critical Paths
   4. Path Details for Min Critical Paths
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
 Clock Name  Period (ns)  Frequency (MHz)   Waveform      Targets
    clk         1.000        1000.000     {0.000 0.500}    {clk}

Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge


---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------


NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------

---------- Path Details for Min Critical Paths (end) ---------------

