--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     6.558ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.558ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y110.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X19Y111.F4     net (fanout=1)        0.550   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X19Y111.X      Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X34Y109.G3     net (fanout=2)        1.240   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X34Y109.X      Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X36Y109.G3     net (fanout=1)        0.295   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X36Y109.X      Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X40Y114.F2     net (fanout=1)        0.953   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X40Y114.CLK    Tfck                  0.656   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.558ns (3.520ns logic, 3.038ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.361ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.361ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y110.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X19Y111.F4     net (fanout=1)        0.550   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X19Y111.X      Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X20Y111.BY     net (fanout=2)        0.373   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X20Y111.CLK    Tdick                 0.280   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (1.438ns logic, 0.923ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.748ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y110.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X19Y111.F4     net (fanout=1)        0.550   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X19Y111.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.748ns (1.198ns logic, 0.550ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      1.323ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.323ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y110.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X19Y111.F4     net (fanout=1)        0.440   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X19Y111.CLK    Tckf        (-Th)    -0.406   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (0.883ns logic, 0.440ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.803ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.803ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y110.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X19Y111.F4     net (fanout=1)        0.440   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X19Y111.X      Tilo                  0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X20Y111.BY     net (fanout=2)        0.299   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X20Y111.CLK    Tckdi       (-Th)    -0.137   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.803ns (1.064ns logic, 0.739ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Delay (hold path):      5.160ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.160ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y110.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X19Y111.F4     net (fanout=1)        0.440   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X19Y111.X      Tilo                  0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X34Y109.G3     net (fanout=2)        0.992   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X34Y109.X      Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X36Y109.G3     net (fanout=1)        0.236   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X36Y109.X      Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X40Y114.F2     net (fanout=1)        0.763   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X40Y114.CLK    Tckf        (-Th)    -0.438   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.160ns (2.729ns logic, 2.431ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     8.641ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      8.641ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y148.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X48Y148.F1     net (fanout=5)        1.359   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X48Y148.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X22Y100.G4     net (fanout=10)       4.516   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X22Y100.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X23Y110.CLK    net (fanout=4)        1.028   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      8.641ns (1.738ns logic, 6.903ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.559ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      8.559ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y162.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X60Y156.F3     net (fanout=2)        0.513   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X60Y156.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X22Y100.G2     net (fanout=10)       5.277   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X22Y100.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X23Y110.CLK    net (fanout=4)        1.028   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      8.559ns (1.741ns logic, 6.818ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.520ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      8.520ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y145.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X48Y148.F3     net (fanout=4)        1.238   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X48Y148.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X22Y100.G4     net (fanout=10)       4.516   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X22Y100.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X23Y110.CLK    net (fanout=4)        1.028   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      8.520ns (1.738ns logic, 6.782ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.460ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      8.460ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y145.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X48Y148.F4     net (fanout=5)        1.103   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X48Y148.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X22Y100.G4     net (fanout=10)       4.516   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X22Y100.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X23Y110.CLK    net (fanout=4)        1.028   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      8.460ns (1.813ns logic, 6.647ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.366ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      8.366ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y148.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X48Y148.F2     net (fanout=5)        1.009   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X48Y148.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X22Y100.G4     net (fanout=10)       4.516   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X22Y100.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X23Y110.CLK    net (fanout=4)        1.028   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      8.366ns (1.813ns logic, 6.553ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.324ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      7.324ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y123.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X37Y96.F2      net (fanout=10)       3.538   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X37Y96.X       Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X22Y100.G1     net (fanout=1)        1.059   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X22Y100.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X23Y110.CLK    net (fanout=4)        1.028   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      7.324ns (1.699ns logic, 5.625ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.534ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.534ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y123.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X37Y96.F3      net (fanout=10)       2.673   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X37Y96.X       Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X22Y100.G1     net (fanout=1)        1.059   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X22Y100.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X23Y110.CLK    net (fanout=4)        1.028   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.534ns (1.774ns logic, 4.760ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.410ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.410ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y122.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X37Y96.F1      net (fanout=10)       2.650   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X37Y96.X       Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X22Y100.G1     net (fanout=1)        1.059   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X22Y100.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X23Y110.CLK    net (fanout=4)        1.028   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.410ns (1.673ns logic, 4.737ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.288ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.288ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y122.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X37Y96.F4      net (fanout=10)       2.499   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X37Y96.X       Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X22Y100.G1     net (fanout=1)        1.059   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X22Y100.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X23Y110.CLK    net (fanout=4)        1.028   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.288ns (1.702ns logic, 4.586ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.271ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.271ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y123.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X48Y117.G4     net (fanout=3)        0.593   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X48Y117.Y      Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X22Y100.G3     net (fanout=9)        2.894   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X22Y100.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X23Y110.CLK    net (fanout=4)        1.028   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.271ns (1.756ns logic, 4.515ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.259ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.259ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y123.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X48Y117.G2     net (fanout=4)        0.610   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X48Y117.Y      Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X22Y100.G3     net (fanout=9)        2.894   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X22Y100.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X23Y110.CLK    net (fanout=4)        1.028   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.259ns (1.727ns logic, 4.532ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.486ns.
--------------------------------------------------------------------------------
Slack (setup paths):    13.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y191.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X84Y191.BY     net (fanout=7)        0.610   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X84Y191.CLK    Tdick                 0.280   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (0.876ns logic, 0.610ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      1.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y191.YQ     Tcko                  0.477   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X84Y191.BY     net (fanout=7)        0.488   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X84Y191.CLK    Tckdi       (-Th)    -0.137   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.614ns logic, 0.488ns route)
                                                       (55.7% logic, 44.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.559ns (Levels of Logic = 1)
  Clock Path Skew:      -0.347ns (0.857 - 1.204)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y8.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X51Y9.G2       net (fanout=1)        0.362   ftop/clkN210/locked_d
    SLICE_X51Y9.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (1.197ns logic, 0.362ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y9.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X51Y9.BX       net (fanout=2)        0.420   ftop/clkN210/unlock2
    SLICE_X51Y9.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.695ns logic, 0.420ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y9.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X51Y9.BX       net (fanout=2)        0.336   ftop/clkN210/unlock2
    SLICE_X51Y9.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.481ns logic, 0.336ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (1.072 - 0.963)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y8.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X51Y9.G2       net (fanout=1)        0.290   ftop/clkN210/locked_d
    SLICE_X51Y9.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.883ns logic, 0.290ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X82Y35.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X82Y35.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X82Y35.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X48Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X48Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X48Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X51Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X51Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X51Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X51Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X51Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X51Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13684 paths analyzed, 2002 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.917ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.775ns (Levels of Logic = 5)
  Clock Path Skew:      -0.142ns (0.388 - 0.530)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y36.YQ      Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X61Y38.F1      net (fanout=5)        0.874   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X61Y38.F5      Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X61Y38.FXINA   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X61Y38.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X66Y32.F3      net (fanout=3)        0.804   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X66Y32.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X61Y31.G4      net (fanout=7)        0.564   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X61Y31.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X58Y26.F4      net (fanout=40)       1.392   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X58Y26.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<11>_SW0
    SLICE_X59Y25.SR      net (fanout=1)        0.494   ftop/gbe0/gmac/txfun_inF/N74
    SLICE_X59Y25.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<11>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      7.775ns (3.647ns logic, 4.128ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.798ns (Levels of Logic = 8)
  Clock Path Skew:      -0.099ns (0.634 - 0.733)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X106Y183.G3    net (fanout=5)        0.456   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y183.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y184.F2    net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y187.G3    net (fanout=4)        0.300   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X106Y187.F3    net (fanout=11)       0.158   ftop/gbe0/gmac/gmac/N2
    SLICE_X106Y187.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X105Y192.G3    net (fanout=3)        0.736   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X105Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y192.F3    net (fanout=10)       0.131   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X106Y192.F3    net (fanout=4)        0.315   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X106Y192.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.798ns (5.299ns logic, 2.499ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.791ns (Levels of Logic = 8)
  Clock Path Skew:      -0.099ns (0.634 - 0.733)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X106Y183.G4    net (fanout=5)        0.377   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y183.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y184.F2    net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y187.G3    net (fanout=4)        0.300   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X106Y187.F3    net (fanout=11)       0.158   ftop/gbe0/gmac/gmac/N2
    SLICE_X106Y187.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X105Y192.G3    net (fanout=3)        0.736   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X105Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y192.F3    net (fanout=10)       0.131   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X106Y192.F3    net (fanout=4)        0.315   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X106Y192.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.791ns (5.371ns logic, 2.420ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.819ns (Levels of Logic = 8)
  Clock Path Skew:      -0.069ns (0.343 - 0.412)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X106Y183.G3    net (fanout=5)        0.456   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y183.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y184.F2    net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y187.G3    net (fanout=4)        0.300   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X108Y192.G3    net (fanout=11)       0.670   ftop/gbe0/gmac/gmac/N2
    SLICE_X108Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X104Y190.G3    net (fanout=7)        0.569   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X104Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X104Y190.F4    net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X105Y191.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X105Y191.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.819ns (5.354ns logic, 2.465ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.812ns (Levels of Logic = 8)
  Clock Path Skew:      -0.069ns (0.343 - 0.412)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X106Y183.G4    net (fanout=5)        0.377   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y183.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y184.F2    net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y187.G3    net (fanout=4)        0.300   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X108Y192.G3    net (fanout=11)       0.670   ftop/gbe0/gmac/gmac/N2
    SLICE_X108Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X104Y190.G3    net (fanout=7)        0.569   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X104Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X104Y190.F4    net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X105Y191.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X105Y191.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.812ns (5.426ns logic, 2.386ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.758ns (Levels of Logic = 8)
  Clock Path Skew:      -0.119ns (0.614 - 0.733)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X106Y183.G3    net (fanout=5)        0.456   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y183.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y184.F2    net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y187.G3    net (fanout=4)        0.300   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X104Y188.G4    net (fanout=11)       0.479   ftop/gbe0/gmac/gmac/N2
    SLICE_X104Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X104Y191.G4    net (fanout=7)        0.449   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X104Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X104Y191.F3    net (fanout=3)        0.051   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X104Y191.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>_SW0_SW0_SW0
    SLICE_X105Y193.F4    net (fanout=1)        0.266   ftop/gbe0/gmac/gmac/txRS_crc/N34
    SLICE_X105Y193.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.758ns (5.354ns logic, 2.404ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.751ns (Levels of Logic = 8)
  Clock Path Skew:      -0.119ns (0.614 - 0.733)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X106Y183.G4    net (fanout=5)        0.377   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y183.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y184.F2    net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y187.G3    net (fanout=4)        0.300   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X104Y188.G4    net (fanout=11)       0.479   ftop/gbe0/gmac/gmac/N2
    SLICE_X104Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X104Y191.G4    net (fanout=7)        0.449   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X104Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X104Y191.F3    net (fanout=3)        0.051   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X104Y191.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>_SW0_SW0_SW0
    SLICE_X105Y193.F4    net (fanout=1)        0.266   ftop/gbe0/gmac/gmac/txRS_crc/N34
    SLICE_X105Y193.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.751ns (5.426ns logic, 2.325ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.827ns (Levels of Logic = 8)
  Clock Path Skew:      -0.041ns (0.371 - 0.412)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X106Y183.G3    net (fanout=5)        0.456   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y183.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y184.F2    net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y187.G3    net (fanout=4)        0.300   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X106Y187.F3    net (fanout=11)       0.158   ftop/gbe0/gmac/gmac/N2
    SLICE_X106Y187.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X105Y192.G3    net (fanout=3)        0.736   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X105Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y192.F3    net (fanout=10)       0.131   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X106Y191.F3    net (fanout=4)        0.344   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X106Y191.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.827ns (5.299ns logic, 2.528ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.820ns (Levels of Logic = 8)
  Clock Path Skew:      -0.041ns (0.371 - 0.412)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X106Y183.G4    net (fanout=5)        0.377   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y183.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y184.F2    net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y187.G3    net (fanout=4)        0.300   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X106Y187.F3    net (fanout=11)       0.158   ftop/gbe0/gmac/gmac/N2
    SLICE_X106Y187.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X105Y192.G3    net (fanout=3)        0.736   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X105Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y192.F3    net (fanout=10)       0.131   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X106Y191.F3    net (fanout=4)        0.344   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X106Y191.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.820ns (5.371ns logic, 2.449ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.760ns (Levels of Logic = 8)
  Clock Path Skew:      -0.099ns (0.634 - 0.733)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X106Y183.G2    net (fanout=5)        0.421   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y183.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y184.F2    net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y187.G3    net (fanout=4)        0.300   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X106Y187.F3    net (fanout=11)       0.158   ftop/gbe0/gmac/gmac/N2
    SLICE_X106Y187.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X105Y192.G3    net (fanout=3)        0.736   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X105Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y192.F3    net (fanout=10)       0.131   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X106Y192.F3    net (fanout=4)        0.315   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X106Y192.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.760ns (5.296ns logic, 2.464ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.835ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.730 - 0.745)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txDV to ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/gmac/txRS_txDV
    D26.O2               net (fanout=2)        2.606   ftop/gbe0/gmac/gmac/txRS_txDV
    D26.OTCLK2           Tioock                0.708   gmii_tx_en
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.835ns (1.229ns logic, 2.606ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.781ns (Levels of Logic = 8)
  Clock Path Skew:      -0.069ns (0.343 - 0.412)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X106Y183.G2    net (fanout=5)        0.421   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y183.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y184.F2    net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y187.G3    net (fanout=4)        0.300   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X108Y192.G3    net (fanout=11)       0.670   ftop/gbe0/gmac/gmac/N2
    SLICE_X108Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X104Y190.G3    net (fanout=7)        0.569   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X104Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X104Y190.F4    net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X104Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X105Y191.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X105Y191.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.781ns (5.351ns logic, 2.430ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.767ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.457 - 0.530)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y36.YQ      Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X61Y38.F1      net (fanout=5)        0.874   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X61Y38.F5      Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X61Y38.FXINA   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X61Y38.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X66Y32.F3      net (fanout=3)        0.804   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X66Y32.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X61Y31.G4      net (fanout=7)        0.564   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X61Y31.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X58Y35.G3      net (fanout=40)       0.922   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X58Y35.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N32
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<38>_SW0
    SLICE_X58Y34.SR      net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N16
    SLICE_X58Y34.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                      7.767ns (3.662ns logic, 4.105ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.720ns (Levels of Logic = 8)
  Clock Path Skew:      -0.119ns (0.614 - 0.733)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X106Y183.G2    net (fanout=5)        0.421   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y183.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y184.F2    net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y187.G3    net (fanout=4)        0.300   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X104Y188.G4    net (fanout=11)       0.479   ftop/gbe0/gmac/gmac/N2
    SLICE_X104Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X104Y191.G4    net (fanout=7)        0.449   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X104Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X104Y191.F3    net (fanout=3)        0.051   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X104Y191.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>_SW0_SW0_SW0
    SLICE_X105Y193.F4    net (fanout=1)        0.266   ftop/gbe0/gmac/gmac/txRS_crc/N34
    SLICE_X105Y193.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.720ns (5.351ns logic, 2.369ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.679ns (Levels of Logic = 5)
  Clock Path Skew:      -0.152ns (0.378 - 0.530)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y36.YQ      Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X61Y38.F1      net (fanout=5)        0.874   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X61Y38.F5      Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X61Y38.FXINA   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X61Y38.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X66Y32.F3      net (fanout=3)        0.804   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X66Y32.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X61Y33.G4      net (fanout=7)        0.549   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X61Y33.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X58Y24.F2      net (fanout=40)       1.030   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X58Y24.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N34
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<2>_SW0
    SLICE_X58Y22.SR      net (fanout=1)        0.775   ftop/gbe0/gmac/txfun_inF/N34
    SLICE_X58Y22.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<2>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      7.679ns (3.647ns logic, 4.032ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.789ns (Levels of Logic = 8)
  Clock Path Skew:      -0.041ns (0.371 - 0.412)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X106Y183.G2    net (fanout=5)        0.421   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y183.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y184.F2    net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y187.G3    net (fanout=4)        0.300   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X106Y187.F3    net (fanout=11)       0.158   ftop/gbe0/gmac/gmac/N2
    SLICE_X106Y187.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X105Y192.G3    net (fanout=3)        0.736   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X105Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y192.F3    net (fanout=10)       0.131   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X106Y191.F3    net (fanout=4)        0.344   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X106Y191.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.789ns (5.296ns logic, 2.493ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.783ns (Levels of Logic = 8)
  Clock Path Skew:      -0.047ns (0.365 - 0.412)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X106Y183.G3    net (fanout=5)        0.456   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y183.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y184.F2    net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y187.G3    net (fanout=4)        0.300   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X108Y192.G3    net (fanout=11)       0.670   ftop/gbe0/gmac/gmac/N2
    SLICE_X108Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X109Y189.G3    net (fanout=7)        0.368   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X109Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X109Y189.F4    net (fanout=5)        0.072   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X109Y189.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>_SW0_SW0
    SLICE_X107Y188.F3    net (fanout=1)        0.254   ftop/gbe0/gmac/gmac/txRS_crc/N46
    SLICE_X107Y188.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.783ns (5.260ns logic, 2.523ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.784ns (Levels of Logic = 8)
  Clock Path Skew:      -0.041ns (0.371 - 0.412)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X106Y183.G3    net (fanout=5)        0.456   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y183.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y184.F2    net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y187.G3    net (fanout=4)        0.300   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X107Y187.G2    net (fanout=11)       0.211   ftop/gbe0/gmac/gmac/N2
    SLICE_X107Y187.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X106Y193.G3    net (fanout=4)        0.699   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X106Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X106Y193.F3    net (fanout=7)        0.112   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X106Y193.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>_SW0_SW0_SW0
    SLICE_X106Y191.F4    net (fanout=1)        0.250   ftop/gbe0/gmac/gmac/txRS_crc/N36
    SLICE_X106Y191.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.784ns (5.353ns logic, 2.431ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.776ns (Levels of Logic = 8)
  Clock Path Skew:      -0.047ns (0.365 - 0.412)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X106Y183.G4    net (fanout=5)        0.377   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y183.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y184.F2    net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y187.G3    net (fanout=4)        0.300   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X108Y192.G3    net (fanout=11)       0.670   ftop/gbe0/gmac/gmac/N2
    SLICE_X108Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X109Y189.G3    net (fanout=7)        0.368   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X109Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X109Y189.F4    net (fanout=5)        0.072   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X109Y189.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>_SW0_SW0
    SLICE_X107Y188.F3    net (fanout=1)        0.254   ftop/gbe0/gmac/gmac/txRS_crc/N46
    SLICE_X107Y188.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.776ns (5.332ns logic, 2.444ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.777ns (Levels of Logic = 8)
  Clock Path Skew:      -0.041ns (0.371 - 0.412)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X106Y183.G4    net (fanout=5)        0.377   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y183.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X107Y184.F2    net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/N34
    SLICE_X107Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y187.G3    net (fanout=4)        0.300   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X107Y187.G2    net (fanout=11)       0.211   ftop/gbe0/gmac/gmac/N2
    SLICE_X107Y187.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X106Y193.G3    net (fanout=4)        0.699   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X106Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X106Y193.F3    net (fanout=7)        0.112   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X106Y193.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>_SW0_SW0_SW0
    SLICE_X106Y191.F4    net (fanout=1)        0.250   ftop/gbe0/gmac/gmac/txRS_crc/N36
    SLICE_X106Y191.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.777ns (5.425ns logic, 2.352ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_24 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.362 - 0.323)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_24 to ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y25.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_24
    SLICE_X100Y25.BY     net (fanout=2)        0.342   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
    SLICE_X100Y25.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<24>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.289ns logic, 0.342ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.593ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_24 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.362 - 0.323)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_24 to ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y25.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_24
    SLICE_X100Y25.BY     net (fanout=2)        0.342   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
    SLICE_X100Y25.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<24>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.290ns logic, 0.342ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_11 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.349 - 0.315)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_11 to ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y12.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<11>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_11
    SLICE_X96Y13.BY      net (fanout=2)        0.343   ftop/gbe0/gmac/rxfun_outF_D_OUT<11>
    SLICE_X96Y13.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<11>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.289ns logic, 0.343ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_11 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.349 - 0.315)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_11 to ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y12.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<11>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_11
    SLICE_X96Y13.BY      net (fanout=2)        0.343   ftop/gbe0/gmac/rxfun_outF_D_OUT<11>
    SLICE_X96Y13.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<11>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.290ns logic, 0.343ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_25 to ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y22.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_25
    SLICE_X98Y22.BY      net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
    SLICE_X98Y22.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<25>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_25 to ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y22.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_25
    SLICE_X98Y22.BY      net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
    SLICE_X98Y22.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<25>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.619ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_12 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.313 - 0.302)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_12 to ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y15.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_12
    SLICE_X94Y14.BY      net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
    SLICE_X94Y14.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<12>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_12 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.313 - 0.302)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_12 to ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y15.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_12
    SLICE_X94Y14.BY      net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
    SLICE_X94Y14.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<12>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_23 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.025 - 0.021)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_23 to ftop/gbe0/gmac/rxF/Mram_fifoMem24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y15.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<23>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_23
    SLICE_X100Y14.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<23>
    SLICE_X100Y14.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<23>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_10 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.018 - 0.015)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_10 to ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y11.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<10>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_10
    SLICE_X96Y11.BY      net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<10>
    SLICE_X96Y11.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<10>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_17 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.039 - 0.033)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_17 to ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y16.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_17
    SLICE_X100Y16.BY     net (fanout=2)        0.344   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
    SLICE_X100Y16.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<17>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.289ns logic, 0.344ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_23 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.025 - 0.021)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_23 to ftop/gbe0/gmac/rxF/Mram_fifoMem24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y15.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<23>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_23
    SLICE_X100Y14.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<23>
    SLICE_X100Y14.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<23>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_17 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.039 - 0.033)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_17 to ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y16.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_17
    SLICE_X100Y16.BY     net (fanout=2)        0.344   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
    SLICE_X100Y16.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<17>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.290ns logic, 0.344ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_10 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.018 - 0.015)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_10 to ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y11.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<10>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_10
    SLICE_X96Y11.BY      net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<10>
    SLICE_X96Y11.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<10>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_27 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.362 - 0.292)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_27 to ftop/gbe0/gmac/rxF/Mram_fifoMem28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y25.YQ      Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<27>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_27
    SLICE_X100Y24.BY     net (fanout=2)        0.357   ftop/gbe0/gmac/rxfun_outF_D_OUT<27>
    SLICE_X100Y24.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<27>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.347ns logic, 0.357ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_27 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.705ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.362 - 0.292)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_27 to ftop/gbe0/gmac/rxF/Mram_fifoMem28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y25.YQ      Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<27>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_27
    SLICE_X100Y24.BY     net (fanout=2)        0.357   ftop/gbe0/gmac/rxfun_outF_D_OUT<27>
    SLICE_X100Y24.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<27>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.705ns (0.348ns logic, 0.357ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.353 - 0.325)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_37 to ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y21.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_37
    SLICE_X98Y21.BY      net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
    SLICE_X98Y21.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<37>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.347ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.646ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.353 - 0.325)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_37 to ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y21.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_37
    SLICE_X98Y21.BY      net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
    SLICE_X98Y21.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<37>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.348ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_33 to ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y25.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<33>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_33
    SLICE_X98Y24.BY      net (fanout=2)        0.371   ftop/gbe0/gmac/rxfun_outF_D_OUT<33>
    SLICE_X98Y24.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<33>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.289ns logic, 0.371ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.660ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_22 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_22 to ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y15.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<22>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_22
    SLICE_X106Y13.BY     net (fanout=2)        0.313   ftop/gbe0/gmac/rxfun_outF_D_OUT<22>
    SLICE_X106Y13.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<22>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.347ns logic, 0.313ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1/SR
  Location pin: SLICE_X100Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1/SR
  Location pin: SLICE_X100Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_0/SR
  Location pin: SLICE_X100Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_0/SR
  Location pin: SLICE_X100Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3/SR
  Location pin: SLICE_X106Y176.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3/SR
  Location pin: SLICE_X106Y176.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_2/SR
  Location pin: SLICE_X106Y176.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_2/SR
  Location pin: SLICE_X106Y176.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_1/SR
  Location pin: SLICE_X94Y89.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_1/SR
  Location pin: SLICE_X94Y89.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1/SR
  Location pin: SLICE_X106Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1/SR
  Location pin: SLICE_X106Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_0/SR
  Location pin: SLICE_X106Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_0/SR
  Location pin: SLICE_X106Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X106Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X106Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X106Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X106Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X96Y35.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X96Y35.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.123ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.930ns (Levels of Logic = 3)
  Clock Path Skew:      -0.193ns (0.502 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X88Y34.CE      net (fanout=17)       1.686   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X88Y34.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.930ns (2.529ns logic, 4.401ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.930ns (Levels of Logic = 3)
  Clock Path Skew:      -0.193ns (0.502 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X88Y34.CE      net (fanout=17)       1.686   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X88Y34.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      6.930ns (2.529ns logic, 4.401ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (0.542 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y38.CE      net (fanout=17)       1.689   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y38.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      6.933ns (2.529ns logic, 4.404ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (0.542 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y38.CE      net (fanout=17)       1.689   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y38.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      6.933ns (2.529ns logic, 4.404ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.870ns (Levels of Logic = 3)
  Clock Path Skew:      -0.193ns (0.502 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X88Y34.G1      net (fanout=34)       2.153   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X88Y34.CLK     Tgck                  0.671   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.870ns (2.429ns logic, 4.441ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.193ns (0.502 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X88Y34.F1      net (fanout=34)       2.148   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X88Y34.CLK     Tfck                  0.656   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      6.850ns (2.414ns logic, 4.436ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.721ns (Levels of Logic = 3)
  Clock Path Skew:      -0.156ns (0.539 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y36.CE      net (fanout=17)       1.477   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y36.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (2.529ns logic, 4.192ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.721ns (Levels of Logic = 3)
  Clock Path Skew:      -0.156ns (0.539 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y37.CE      net (fanout=17)       1.477   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y37.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (2.529ns logic, 4.192ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.721ns (Levels of Logic = 3)
  Clock Path Skew:      -0.156ns (0.539 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y36.CE      net (fanout=17)       1.477   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y36.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (2.529ns logic, 4.192ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.721ns (Levels of Logic = 3)
  Clock Path Skew:      -0.156ns (0.539 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y37.CE      net (fanout=17)       1.477   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y37.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (2.529ns logic, 4.192ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.698ns (Levels of Logic = 3)
  Clock Path Skew:      -0.167ns (0.233 - 0.400)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y40.CE      net (fanout=17)       1.454   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y40.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.698ns (2.529ns logic, 4.169ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.698ns (Levels of Logic = 3)
  Clock Path Skew:      -0.167ns (0.233 - 0.400)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y40.CE      net (fanout=17)       1.454   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y40.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.698ns (2.529ns logic, 4.169ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.693ns (Levels of Logic = 3)
  Clock Path Skew:      -0.146ns (0.254 - 0.400)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y40.CE      net (fanout=17)       1.449   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y40.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      6.693ns (2.529ns logic, 4.164ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (0.502 - 0.702)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y69.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y47.F2     net (fanout=20)       1.628   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y47.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y46.G2     net (fanout=2)        0.361   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X88Y34.CE      net (fanout=17)       1.686   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X88Y34.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      6.631ns (2.529ns logic, 4.102ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (0.502 - 0.702)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y69.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y47.F2     net (fanout=20)       1.628   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y47.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y46.G2     net (fanout=2)        0.361   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X88Y34.CE      net (fanout=17)       1.686   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X88Y34.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.631ns (2.529ns logic, 4.102ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.708ns (Levels of Logic = 3)
  Clock Path Skew:      -0.100ns (0.300 - 0.400)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y43.CE      net (fanout=17)       1.464   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y43.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      6.708ns (2.529ns logic, 4.179ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.708ns (Levels of Logic = 3)
  Clock Path Skew:      -0.100ns (0.300 - 0.400)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y43.CE      net (fanout=17)       1.464   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y43.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      6.708ns (2.529ns logic, 4.179ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (0.282 - 0.400)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y41.CE      net (fanout=17)       1.432   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y41.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (2.529ns logic, 4.147ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.634ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.542 - 0.702)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y69.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y47.F2     net (fanout=20)       1.628   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y47.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y46.G2     net (fanout=2)        0.361   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y38.CE      net (fanout=17)       1.689   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y38.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      6.634ns (2.529ns logic, 4.105ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (0.282 - 0.400)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y48.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X102Y49.F4     net (fanout=3)        1.436   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X102Y49.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.G1     net (fanout=2)        0.852   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y46.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y48.G1     net (fanout=34)       0.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y48.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y41.CE      net (fanout=17)       1.432   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y41.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (2.529ns logic, 4.147ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.124ns (0.731 - 0.607)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y38.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X100Y40.G2     net (fanout=13)       0.416   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X100Y40.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.395ns logic, 0.416ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.124ns (0.731 - 0.607)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y38.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X100Y40.G2     net (fanout=13)       0.416   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X100Y40.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.395ns logic, 0.416ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.765ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.376 - 0.335)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y38.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X100Y39.G2     net (fanout=13)       0.370   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X100Y39.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.765ns (0.395ns logic, 0.370ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.765ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.376 - 0.335)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y38.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X100Y39.G2     net (fanout=13)       0.370   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X100Y39.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.765ns (0.395ns logic, 0.370ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.790ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.387 - 0.331)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y55.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X103Y52.BX     net (fanout=2)        0.311   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X103Y52.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.479ns logic, 0.311ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.786ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.392 - 0.365)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y45.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    SLICE_X99Y42.BX      net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
    SLICE_X99Y42.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.786ns (0.458ns logic, 0.328ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.049 - 0.042)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y49.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X101Y48.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X101Y48.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.836ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.378 - 0.331)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y57.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X103Y54.BX     net (fanout=2)        0.357   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X103Y54.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (0.479ns logic, 0.357ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.376 - 0.329)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y52.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    SLICE_X100Y52.BX     net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
    SLICE_X100Y52.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.519ns logic, 0.326ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.041 - 0.034)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y39.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X96Y38.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X96Y38.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.943ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.376 - 0.285)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y39.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X100Y39.G3     net (fanout=13)       0.467   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X100Y39.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.476ns logic, 0.467ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.943ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.376 - 0.285)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y39.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X100Y39.G3     net (fanout=13)       0.467   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X100Y39.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.476ns logic, 0.467ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.858ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.391 - 0.322)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y54.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X101Y50.BX     net (fanout=2)        0.469   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X101Y50.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.458ns logic, 0.469ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.894ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.896ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.021 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y70.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X104Y69.BY     net (fanout=1)        0.282   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X104Y69.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (0.614ns logic, 0.282ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.896ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.901ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.037 - 0.032)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y42.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_34
    SLICE_X96Y43.BY      net (fanout=2)        0.345   ftop/gbe0/gmac/gmac/rxRS_rxPipe<34>
    SLICE_X96Y43.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.556ns logic, 0.345ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.919ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.037 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y34.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X96Y37.BY      net (fanout=1)        0.305   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X96Y37.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.614ns logic, 0.305ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.031 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y51.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    SLICE_X99Y48.BY      net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<20>
    SLICE_X99Y48.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.599ns logic, 0.326ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.912ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.036ns (Levels of Logic = 1)
  Clock Path Skew:      0.124ns (0.731 - 0.607)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y38.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X100Y40.G1     net (fanout=10)       0.618   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X100Y40.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.418ns logic, 0.618ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.912ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.036ns (Levels of Logic = 1)
  Clock Path Skew:      0.124ns (0.731 - 0.607)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y38.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X100Y40.G1     net (fanout=10)       0.618   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X100Y40.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.418ns logic, 0.618ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.915ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.036ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (0.728 - 0.607)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y38.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X100Y43.G1     net (fanout=10)       0.618   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X100Y43.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.418ns logic, 0.618ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X96Y38.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X96Y38.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X96Y38.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X96Y38.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X96Y37.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X96Y37.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X96Y37.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X96Y37.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X98Y38.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X98Y38.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X98Y38.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X98Y38.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X104Y70.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X104Y70.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X104Y69.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X104Y69.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X96Y39.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X96Y39.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X96Y39.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X96Y39.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.765ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.700ns (Levels of Logic = 0)
  Clock Path Skew:      -4.065ns (-1.286 - 2.779)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y35.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X71Y34.SR      net (fanout=3)        1.671   ftop/clkN210/rstInD
    SLICE_X71Y34.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.700ns (1.029ns logic, 1.671ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Skew:      -2.725ns (-0.502 - 2.223)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y35.YQ      Tcko                  0.477   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X71Y34.SR      net (fanout=3)        1.337   ftop/clkN210/rstInD
    SLICE_X71Y34.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (0.767ns logic, 1.337ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y34.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y34.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y34.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106053742 paths analyzed, 52755 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.856ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_526 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.737ns (Levels of Logic = 9)
  Clock Path Skew:      -0.119ns (0.630 - 0.749)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_526
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y96.XQ      Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<5>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X74Y99.G4      net (fanout=5)        1.496   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X74Y99.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<2>11_SW0
    SLICE_X74Y99.F3      net (fanout=1)        0.021   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<2>11_SW0/O
    SLICE_X74Y99.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<2>11
    DSP48A_X3Y11.A2      net (fanout=1)        0.789   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
    DSP48A_X3Y11.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X67Y77.BX      net (fanout=215)      2.059   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X67Y77.X       Tbxx                  0.627   ftop/edp0/N723
                                                       ftop/edp0/Sh4038_SW0
    SLICE_X70Y74.F4      net (fanout=1)        0.514   ftop/edp0/N723
    SLICE_X70Y74.X       Tilo                  0.601   ftop/edp0/Sh4038
                                                       ftop/edp0/Sh4038
    SLICE_X74Y87.G3      net (fanout=4)        0.894   ftop/edp0/Sh4038
    SLICE_X74Y87.X       Tif5x                 0.853   ftop/edp0/Sh4846
                                                       ftop/edp0/Sh484631_F
                                                       ftop/edp0/Sh484631
    SLICE_X77Y98.F2      net (fanout=4)        1.320   ftop/edp0/Sh4846
    SLICE_X77Y98.X       Tif5x                 0.791   ftop/edp0/Sh5678
                                                       ftop/edp0/Sh567828_G
                                                       ftop/edp0/Sh567828
    SLICE_X81Y105.F2     net (fanout=7)        1.520   ftop/edp0/Sh5678
    SLICE_X81Y105.X      Tif5x                 0.791   ftop/edp0/Sh6670
                                                       ftop/edp0/Sh6670_G
                                                       ftop/edp0/Sh6670
    SLICE_X80Y105.BX     net (fanout=1)        0.395   ftop/edp0/Sh6670
    SLICE_X80Y105.CLK    Tdick                 0.760   ftop/edp0/edp_dgdpTx_vec<526>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7871<6>361
                                                       ftop/edp0/edp_dgdpTx_vec_526
    -------------------------------------------------  ---------------------------
    Total                                     19.737ns (10.729ns logic, 9.008ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_526 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.724ns (Levels of Logic = 9)
  Clock Path Skew:      -0.119ns (0.630 - 0.749)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_526
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y96.XQ      Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<5>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X74Y99.G4      net (fanout=5)        1.496   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X74Y99.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<2>11_SW0
    SLICE_X74Y99.F3      net (fanout=1)        0.021   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<2>11_SW0/O
    SLICE_X74Y99.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<2>11
    DSP48A_X3Y11.A2      net (fanout=1)        0.789   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
    DSP48A_X3Y11.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X67Y77.BX      net (fanout=215)      2.059   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X67Y77.X       Tbxx                  0.627   ftop/edp0/N723
                                                       ftop/edp0/Sh4038_SW0
    SLICE_X70Y74.F4      net (fanout=1)        0.514   ftop/edp0/N723
    SLICE_X70Y74.X       Tilo                  0.601   ftop/edp0/Sh4038
                                                       ftop/edp0/Sh4038
    SLICE_X74Y87.G3      net (fanout=4)        0.894   ftop/edp0/Sh4038
    SLICE_X74Y87.X       Tif5x                 0.853   ftop/edp0/Sh4846
                                                       ftop/edp0/Sh484631_F
                                                       ftop/edp0/Sh484631
    SLICE_X77Y98.F2      net (fanout=4)        1.320   ftop/edp0/Sh4846
    SLICE_X77Y98.X       Tif5x                 0.791   ftop/edp0/Sh5678
                                                       ftop/edp0/Sh567828_G
                                                       ftop/edp0/Sh567828
    SLICE_X81Y105.G2     net (fanout=7)        1.507   ftop/edp0/Sh5678
    SLICE_X81Y105.X      Tif5x                 0.791   ftop/edp0/Sh6670
                                                       ftop/edp0/Sh6670_F
                                                       ftop/edp0/Sh6670
    SLICE_X80Y105.BX     net (fanout=1)        0.395   ftop/edp0/Sh6670
    SLICE_X80Y105.CLK    Tdick                 0.760   ftop/edp0/edp_dgdpTx_vec<526>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7871<6>361
                                                       ftop/edp0/edp_dgdpTx_vec_526
    -------------------------------------------------  ---------------------------
    Total                                     19.724ns (10.729ns logic, 8.995ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.534ns (Levels of Logic = 15)
  Clock Path Skew:      -0.291ns (0.663 - 0.954)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_3 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y81.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<3>
                                                       ftop/edp0/edp_dgdpTx_num_empty_3
    SLICE_X49Y81.G1      net (fanout=5)        0.431   ftop/edp0/edp_dgdpTx_num_empty<3>
    SLICE_X49Y81.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X49Y81.F4      net (fanout=4)        0.071   ftop/edp0/N283
    SLICE_X49Y81.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X50Y82.G2      net (fanout=24)       0.524   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X50Y82.Y       Tilo                  0.616   ftop/edp0/N3306
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001_SW2
    SLICE_X50Y80.F3      net (fanout=2)        0.326   ftop/edp0/N2942
    SLICE_X50Y80.X       Tilo                  0.601   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X55Y81.G2      net (fanout=20)       0.570   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X55Y81.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X55Y81.F1      net (fanout=1)        0.383   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X55Y81.X       Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.G2      net (fanout=10)       1.288   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.Y       Tilo                  0.561   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X67Y95.F4      net (fanout=16)       0.885   ftop/edp0/N207
    SLICE_X67Y95.X       Tilo                  0.562   ftop/edp0/x__h55198_and0008<6>9
                                                       ftop/edp0/x__h55198_and0008<6>9
    SLICE_X71Y72.G3      net (fanout=4)        1.724   ftop/edp0/x__h55198_and0008<6>9
    SLICE_X71Y72.X       Tif5x                 0.791   ftop/edp0/Sh4076
                                                       ftop/edp0/Sh4076_F
                                                       ftop/edp0/Sh4076
    SLICE_X68Y69.G2      net (fanout=4)        1.089   ftop/edp0/Sh4076
    SLICE_X68Y69.X       Tif5x                 0.853   ftop/edp0/Sh4876
                                                       ftop/edp0/Sh487629_F
                                                       ftop/edp0/Sh487629
    SLICE_X74Y61.G3      net (fanout=4)        1.115   ftop/edp0/Sh4876
    SLICE_X74Y61.X       Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_F
                                                       ftop/edp0/Sh569228
    SLICE_X78Y48.G4      net (fanout=7)        0.637   ftop/edp0/Sh5692
    SLICE_X78Y48.Y       Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X78Y48.F4      net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X78Y48.X       Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X78Y50.G3      net (fanout=3)        0.325   ftop/edp0/Sh6684
    SLICE_X78Y50.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X78Y50.F4      net (fanout=1)        0.035   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X78Y50.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.534ns (10.096ns logic, 9.438ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_240 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.494ns (Levels of Logic = 15)
  Clock Path Skew:      -0.319ns (0.652 - 0.971)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_dgdpTx_vec_240
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y79.XQ      Tcko                  0.521   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X46Y81.G2      net (fanout=9)        0.449   ftop/edp0/edp_fabMeta<128>
    SLICE_X46Y81.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.F1      net (fanout=2)        0.811   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X49Y80.F2      net (fanout=3)        0.349   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X49Y80.X       Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X55Y82.G2      net (fanout=13)       0.652   ftop/edp0/N2337
    SLICE_X55Y82.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X55Y82.F3      net (fanout=2)        0.040   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X55Y82.X       Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X58Y80.F2      net (fanout=3)        0.808   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X58Y80.X       Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X59Y81.G4      net (fanout=47)       0.272   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X59Y81.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0012<0>41
    SLICE_X61Y84.G2      net (fanout=8)        1.393   ftop/edp0/N220
    SLICE_X61Y84.Y       Tilo                  0.561   ftop/edp0/x__h55198<20>
                                                       ftop/edp0/x__h55198_and0013<0>15
    SLICE_X61Y84.F3      net (fanout=1)        0.021   ftop/edp0/x__h55198_and0013<0>15/O
    SLICE_X61Y84.X       Tilo                  0.562   ftop/edp0/x__h55198<20>
                                                       ftop/edp0/x__h55198_and0013<0>17
    SLICE_X69Y71.F3      net (fanout=4)        1.015   ftop/edp0/x__h55198<20>
    SLICE_X69Y71.X       Tilo                  0.562   ftop/edp0/Sh4020
                                                       ftop/edp0/Sh40201
    SLICE_X70Y64.F2      net (fanout=4)        1.256   ftop/edp0/Sh4020
    SLICE_X70Y64.X       Tif5x                 0.853   ftop/edp0/Sh4832
                                                       ftop/edp0/Sh483229_G
                                                       ftop/edp0/Sh483229
    SLICE_X72Y60.G3      net (fanout=4)        0.850   ftop/edp0/Sh4832
    SLICE_X72Y60.X       Tif5x                 0.853   ftop/edp0/Sh5648
                                                       ftop/edp0/Sh56482
                                                       ftop/edp0/Sh5648_f5
    SLICE_X81Y66.G4      net (fanout=5)        0.768   ftop/edp0/Sh5648
    SLICE_X81Y66.Y       Tilo                  0.561   ftop/edp0/Sh6640
                                                       ftop/edp0/Sh6640_SW0_SW0
    SLICE_X81Y66.F4      net (fanout=1)        0.280   ftop/edp0/Sh6640_SW0_SW0/O
    SLICE_X81Y66.X       Tilo                  0.562   ftop/edp0/Sh6640
                                                       ftop/edp0/Sh6640
    SLICE_X82Y66.G1      net (fanout=3)        0.799   ftop/edp0/Sh6640
    SLICE_X82Y66.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<752>
                                                       ftop/edp0/edp_dgdpTx_vec_240_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_240
    -------------------------------------------------  ---------------------------
    Total                                     19.494ns (9.731ns logic, 9.763ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_240 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.477ns (Levels of Logic = 15)
  Clock Path Skew:      -0.319ns (0.652 - 0.971)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_4 to ftop/edp0/edp_dgdpTx_vec_240
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y79.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<4>
                                                       ftop/edp0/edp_dgdpTx_num_empty_4
    SLICE_X46Y81.G4      net (fanout=5)        0.429   ftop/edp0/edp_dgdpTx_num_empty<4>
    SLICE_X46Y81.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.F1      net (fanout=2)        0.811   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X49Y80.F2      net (fanout=3)        0.349   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X49Y80.X       Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X55Y82.G2      net (fanout=13)       0.652   ftop/edp0/N2337
    SLICE_X55Y82.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X55Y82.F3      net (fanout=2)        0.040   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X55Y82.X       Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X58Y80.F2      net (fanout=3)        0.808   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X58Y80.X       Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X59Y81.G4      net (fanout=47)       0.272   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X59Y81.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0012<0>41
    SLICE_X61Y84.G2      net (fanout=8)        1.393   ftop/edp0/N220
    SLICE_X61Y84.Y       Tilo                  0.561   ftop/edp0/x__h55198<20>
                                                       ftop/edp0/x__h55198_and0013<0>15
    SLICE_X61Y84.F3      net (fanout=1)        0.021   ftop/edp0/x__h55198_and0013<0>15/O
    SLICE_X61Y84.X       Tilo                  0.562   ftop/edp0/x__h55198<20>
                                                       ftop/edp0/x__h55198_and0013<0>17
    SLICE_X69Y71.F3      net (fanout=4)        1.015   ftop/edp0/x__h55198<20>
    SLICE_X69Y71.X       Tilo                  0.562   ftop/edp0/Sh4020
                                                       ftop/edp0/Sh40201
    SLICE_X70Y64.F2      net (fanout=4)        1.256   ftop/edp0/Sh4020
    SLICE_X70Y64.X       Tif5x                 0.853   ftop/edp0/Sh4832
                                                       ftop/edp0/Sh483229_G
                                                       ftop/edp0/Sh483229
    SLICE_X72Y60.G3      net (fanout=4)        0.850   ftop/edp0/Sh4832
    SLICE_X72Y60.X       Tif5x                 0.853   ftop/edp0/Sh5648
                                                       ftop/edp0/Sh56482
                                                       ftop/edp0/Sh5648_f5
    SLICE_X81Y66.G4      net (fanout=5)        0.768   ftop/edp0/Sh5648
    SLICE_X81Y66.Y       Tilo                  0.561   ftop/edp0/Sh6640
                                                       ftop/edp0/Sh6640_SW0_SW0
    SLICE_X81Y66.F4      net (fanout=1)        0.280   ftop/edp0/Sh6640_SW0_SW0/O
    SLICE_X81Y66.X       Tilo                  0.562   ftop/edp0/Sh6640
                                                       ftop/edp0/Sh6640
    SLICE_X82Y66.G1      net (fanout=3)        0.799   ftop/edp0/Sh6640
    SLICE_X82Y66.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<752>
                                                       ftop/edp0/edp_dgdpTx_vec_240_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_240
    -------------------------------------------------  ---------------------------
    Total                                     19.477ns (9.734ns logic, 9.743ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_752 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.474ns (Levels of Logic = 15)
  Clock Path Skew:      -0.319ns (0.652 - 0.971)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_dgdpTx_vec_752
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y79.XQ      Tcko                  0.521   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X46Y81.G2      net (fanout=9)        0.449   ftop/edp0/edp_fabMeta<128>
    SLICE_X46Y81.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.F1      net (fanout=2)        0.811   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X49Y80.F2      net (fanout=3)        0.349   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X49Y80.X       Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X55Y82.G2      net (fanout=13)       0.652   ftop/edp0/N2337
    SLICE_X55Y82.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X55Y82.F3      net (fanout=2)        0.040   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X55Y82.X       Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X58Y80.F2      net (fanout=3)        0.808   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X58Y80.X       Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X59Y81.G4      net (fanout=47)       0.272   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X59Y81.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0012<0>41
    SLICE_X61Y84.G2      net (fanout=8)        1.393   ftop/edp0/N220
    SLICE_X61Y84.Y       Tilo                  0.561   ftop/edp0/x__h55198<20>
                                                       ftop/edp0/x__h55198_and0013<0>15
    SLICE_X61Y84.F3      net (fanout=1)        0.021   ftop/edp0/x__h55198_and0013<0>15/O
    SLICE_X61Y84.X       Tilo                  0.562   ftop/edp0/x__h55198<20>
                                                       ftop/edp0/x__h55198_and0013<0>17
    SLICE_X69Y71.F3      net (fanout=4)        1.015   ftop/edp0/x__h55198<20>
    SLICE_X69Y71.X       Tilo                  0.562   ftop/edp0/Sh4020
                                                       ftop/edp0/Sh40201
    SLICE_X70Y64.F2      net (fanout=4)        1.256   ftop/edp0/Sh4020
    SLICE_X70Y64.X       Tif5x                 0.853   ftop/edp0/Sh4832
                                                       ftop/edp0/Sh483229_G
                                                       ftop/edp0/Sh483229
    SLICE_X72Y60.G3      net (fanout=4)        0.850   ftop/edp0/Sh4832
    SLICE_X72Y60.X       Tif5x                 0.853   ftop/edp0/Sh5648
                                                       ftop/edp0/Sh56482
                                                       ftop/edp0/Sh5648_f5
    SLICE_X81Y66.G4      net (fanout=5)        0.768   ftop/edp0/Sh5648
    SLICE_X81Y66.Y       Tilo                  0.561   ftop/edp0/Sh6640
                                                       ftop/edp0/Sh6640_SW0_SW0
    SLICE_X81Y66.F4      net (fanout=1)        0.280   ftop/edp0/Sh6640_SW0_SW0/O
    SLICE_X81Y66.X       Tilo                  0.562   ftop/edp0/Sh6640
                                                       ftop/edp0/Sh6640
    SLICE_X82Y66.F1      net (fanout=3)        0.794   ftop/edp0/Sh6640
    SLICE_X82Y66.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<752>
                                                       ftop/edp0/edp_dgdpTx_vec_752_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_752
    -------------------------------------------------  ---------------------------
    Total                                     19.474ns (9.716ns logic, 9.758ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_132 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.520ns (Levels of Logic = 15)
  Clock Path Skew:      -0.273ns (0.698 - 0.971)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_dgdpTx_vec_132
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y79.XQ      Tcko                  0.521   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X46Y81.G2      net (fanout=9)        0.449   ftop/edp0/edp_fabMeta<128>
    SLICE_X46Y81.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.F1      net (fanout=2)        0.811   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X49Y80.F2      net (fanout=3)        0.349   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X49Y80.X       Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X55Y82.G2      net (fanout=13)       0.652   ftop/edp0/N2337
    SLICE_X55Y82.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X55Y82.F3      net (fanout=2)        0.040   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X55Y82.X       Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X62Y82.F2      net (fanout=3)        0.543   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X62Y82.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X68Y86.G2      net (fanout=7)        0.963   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X68Y86.Y       Tilo                  0.616   ftop/edp0/N554
                                                       ftop/edp0/x__h55198_and0004<0>11
    SLICE_X66Y90.G3      net (fanout=16)       0.705   ftop/edp0/N142
    SLICE_X66Y90.Y       Tilo                  0.616   ftop/edp0/x__h55198<110>
                                                       ftop/edp0/x__h55198_and0004<0>_SW0
    SLICE_X66Y90.F1      net (fanout=1)        0.373   ftop/edp0/x__h55198_and0004<0>_SW0/O
    SLICE_X66Y90.X       Tilo                  0.601   ftop/edp0/x__h55198<110>
                                                       ftop/edp0/x__h55198_and0004<0>
    SLICE_X72Y80.G3      net (fanout=4)        1.212   ftop/edp0/x__h55198<110>
    SLICE_X72Y80.X       Tif5x                 0.853   ftop/edp0/Sh4112
                                                       ftop/edp0/Sh4112_F
                                                       ftop/edp0/Sh4112
    SLICE_X73Y63.G4      net (fanout=4)        0.753   ftop/edp0/Sh4112
    SLICE_X73Y63.X       Tif5x                 0.791   ftop/edp0/Sh4916
                                                       ftop/edp0/Sh491629_F
                                                       ftop/edp0/Sh491629
    SLICE_X75Y54.G1      net (fanout=4)        1.286   ftop/edp0/Sh4916
    SLICE_X75Y54.X       Tif5x                 0.791   ftop/edp0/Sh5732
                                                       ftop/edp0/Sh573229_F
                                                       ftop/edp0/Sh573229
    SLICE_X74Y48.G3      net (fanout=6)        0.529   ftop/edp0/Sh5732
    SLICE_X74Y48.Y       Tilo                  0.616   ftop/edp0/Sh6532
                                                       ftop/edp0/Sh6532_SW0
    SLICE_X74Y48.F4      net (fanout=1)        0.035   ftop/edp0/Sh6532_SW0/O
    SLICE_X74Y48.X       Tilo                  0.601   ftop/edp0/Sh6532
                                                       ftop/edp0/Sh6532
    SLICE_X79Y47.G4      net (fanout=3)        0.749   ftop/edp0/Sh6532
    SLICE_X79Y47.CLK     Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<132>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7910<2>1
                                                       ftop/edp0/edp_dgdpTx_vec_132
    -------------------------------------------------  ---------------------------
    Total                                     19.520ns (10.071ns logic, 9.449ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_240 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.491ns (Levels of Logic = 16)
  Clock Path Skew:      -0.302ns (0.652 - 0.954)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_3 to ftop/edp0/edp_dgdpTx_vec_240
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y81.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<3>
                                                       ftop/edp0/edp_dgdpTx_num_empty_3
    SLICE_X49Y81.G1      net (fanout=5)        0.431   ftop/edp0/edp_dgdpTx_num_empty<3>
    SLICE_X49Y81.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X49Y81.F4      net (fanout=4)        0.071   ftop/edp0/N283
    SLICE_X49Y81.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X50Y82.G2      net (fanout=24)       0.524   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X50Y82.Y       Tilo                  0.616   ftop/edp0/N3306
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001_SW2
    SLICE_X50Y80.F3      net (fanout=2)        0.326   ftop/edp0/N2942
    SLICE_X50Y80.X       Tilo                  0.601   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X55Y81.G2      net (fanout=20)       0.570   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X55Y81.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X55Y81.F1      net (fanout=1)        0.383   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X55Y81.X       Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.G2      net (fanout=10)       1.288   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.Y       Tilo                  0.561   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X63Y85.F4      net (fanout=16)       0.129   ftop/edp0/N207
    SLICE_X63Y85.X       Tilo                  0.562   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0009<5>12_SW0
    SLICE_X64Y81.F4      net (fanout=1)        0.716   ftop/edp0/N2240
    SLICE_X64Y81.X       Tilo                  0.601   ftop/edp0/x__h55198<65>
                                                       ftop/edp0/x__h55198_and0009<5>14
    SLICE_X67Y73.G2      net (fanout=4)        0.783   ftop/edp0/x__h55198<65>
    SLICE_X67Y73.Y       Tilo                  0.561   ftop/edp0/Sh4068
                                                       ftop/edp0/Sh4068_SW0
    SLICE_X67Y73.F4      net (fanout=1)        0.022   ftop/edp0/Sh4068_SW0/O
    SLICE_X67Y73.X       Tilo                  0.562   ftop/edp0/Sh4068
                                                       ftop/edp0/Sh4068
    SLICE_X68Y70.F1      net (fanout=4)        0.387   ftop/edp0/Sh4068
    SLICE_X68Y70.X       Tif5x                 0.853   ftop/edp0/Sh4880
                                                       ftop/edp0/Sh488028_G
                                                       ftop/edp0/Sh488028
    SLICE_X77Y64.F3      net (fanout=4)        1.904   ftop/edp0/Sh4880
    SLICE_X77Y64.X       Tif5x                 0.791   ftop/edp0/Sh5712
                                                       ftop/edp0/Sh571230_G
                                                       ftop/edp0/Sh571230
    SLICE_X81Y66.G2      net (fanout=7)        0.606   ftop/edp0/Sh5712
    SLICE_X81Y66.Y       Tilo                  0.561   ftop/edp0/Sh6640
                                                       ftop/edp0/Sh6640_SW0_SW0
    SLICE_X81Y66.F4      net (fanout=1)        0.280   ftop/edp0/Sh6640_SW0_SW0/O
    SLICE_X81Y66.X       Tilo                  0.562   ftop/edp0/Sh6640
                                                       ftop/edp0/Sh6640
    SLICE_X82Y66.G1      net (fanout=3)        0.799   ftop/edp0/Sh6640
    SLICE_X82Y66.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<752>
                                                       ftop/edp0/edp_dgdpTx_vec_240_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_240
    -------------------------------------------------  ---------------------------
    Total                                     19.491ns (10.272ns logic, 9.219ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 15)
  Clock Path Skew:      -0.283ns (0.663 - 0.946)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_1 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y81.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_1
    SLICE_X49Y81.G4      net (fanout=2)        0.328   ftop/edp0/edp_dgdpTx_num_empty<1>
    SLICE_X49Y81.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X49Y81.F4      net (fanout=4)        0.071   ftop/edp0/N283
    SLICE_X49Y81.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X50Y82.G2      net (fanout=24)       0.524   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X50Y82.Y       Tilo                  0.616   ftop/edp0/N3306
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001_SW2
    SLICE_X50Y80.F3      net (fanout=2)        0.326   ftop/edp0/N2942
    SLICE_X50Y80.X       Tilo                  0.601   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X55Y81.G2      net (fanout=20)       0.570   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X55Y81.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X55Y81.F1      net (fanout=1)        0.383   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X55Y81.X       Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.G2      net (fanout=10)       1.288   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.Y       Tilo                  0.561   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X67Y95.F4      net (fanout=16)       0.885   ftop/edp0/N207
    SLICE_X67Y95.X       Tilo                  0.562   ftop/edp0/x__h55198_and0008<6>9
                                                       ftop/edp0/x__h55198_and0008<6>9
    SLICE_X71Y72.G3      net (fanout=4)        1.724   ftop/edp0/x__h55198_and0008<6>9
    SLICE_X71Y72.X       Tif5x                 0.791   ftop/edp0/Sh4076
                                                       ftop/edp0/Sh4076_F
                                                       ftop/edp0/Sh4076
    SLICE_X68Y69.G2      net (fanout=4)        1.089   ftop/edp0/Sh4076
    SLICE_X68Y69.X       Tif5x                 0.853   ftop/edp0/Sh4876
                                                       ftop/edp0/Sh487629_F
                                                       ftop/edp0/Sh487629
    SLICE_X74Y61.G3      net (fanout=4)        1.115   ftop/edp0/Sh4876
    SLICE_X74Y61.X       Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_F
                                                       ftop/edp0/Sh569228
    SLICE_X78Y48.G4      net (fanout=7)        0.637   ftop/edp0/Sh5692
    SLICE_X78Y48.Y       Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X78Y48.F4      net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X78Y48.X       Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X78Y50.G3      net (fanout=3)        0.325   ftop/edp0/Sh6684
    SLICE_X78Y50.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X78Y50.F4      net (fanout=1)        0.035   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X78Y50.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (10.168ns logic, 9.335ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_240 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.475ns (Levels of Logic = 14)
  Clock Path Skew:      -0.302ns (0.652 - 0.954)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_3 to ftop/edp0/edp_dgdpTx_vec_240
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y81.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<3>
                                                       ftop/edp0/edp_dgdpTx_num_empty_3
    SLICE_X49Y81.G1      net (fanout=5)        0.431   ftop/edp0/edp_dgdpTx_num_empty<3>
    SLICE_X49Y81.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X49Y81.F4      net (fanout=4)        0.071   ftop/edp0/N283
    SLICE_X49Y81.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X50Y82.G2      net (fanout=24)       0.524   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X50Y82.Y       Tilo                  0.616   ftop/edp0/N3306
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001_SW2
    SLICE_X50Y80.F3      net (fanout=2)        0.326   ftop/edp0/N2942
    SLICE_X50Y80.X       Tilo                  0.601   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X55Y81.G2      net (fanout=20)       0.570   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X55Y81.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X55Y81.F1      net (fanout=1)        0.383   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X55Y81.X       Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.G2      net (fanout=10)       1.288   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.Y       Tilo                  0.561   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X67Y95.F4      net (fanout=16)       0.885   ftop/edp0/N207
    SLICE_X67Y95.X       Tilo                  0.562   ftop/edp0/x__h55198_and0008<6>9
                                                       ftop/edp0/x__h55198_and0008<6>9
    SLICE_X71Y72.G3      net (fanout=4)        1.724   ftop/edp0/x__h55198_and0008<6>9
    SLICE_X71Y72.X       Tif5x                 0.791   ftop/edp0/Sh4076
                                                       ftop/edp0/Sh4076_F
                                                       ftop/edp0/Sh4076
    SLICE_X68Y70.G3      net (fanout=4)        0.345   ftop/edp0/Sh4076
    SLICE_X68Y70.X       Tif5x                 0.853   ftop/edp0/Sh4880
                                                       ftop/edp0/Sh488028_F
                                                       ftop/edp0/Sh488028
    SLICE_X77Y64.F3      net (fanout=4)        1.904   ftop/edp0/Sh4880
    SLICE_X77Y64.X       Tif5x                 0.791   ftop/edp0/Sh5712
                                                       ftop/edp0/Sh571230_G
                                                       ftop/edp0/Sh571230
    SLICE_X81Y66.G2      net (fanout=7)        0.606   ftop/edp0/Sh5712
    SLICE_X81Y66.Y       Tilo                  0.561   ftop/edp0/Sh6640
                                                       ftop/edp0/Sh6640_SW0_SW0
    SLICE_X81Y66.F4      net (fanout=1)        0.280   ftop/edp0/Sh6640_SW0_SW0/O
    SLICE_X81Y66.X       Tilo                  0.562   ftop/edp0/Sh6640
                                                       ftop/edp0/Sh6640
    SLICE_X82Y66.G1      net (fanout=3)        0.799   ftop/edp0/Sh6640
    SLICE_X82Y66.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<752>
                                                       ftop/edp0/edp_dgdpTx_vec_240_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_240
    -------------------------------------------------  ---------------------------
    Total                                     19.475ns (9.339ns logic, 10.136ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_429 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.405ns (Levels of Logic = 15)
  Clock Path Skew:      -0.372ns (0.599 - 0.971)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_dgdpTx_vec_429
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y79.XQ      Tcko                  0.521   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X46Y81.G2      net (fanout=9)        0.449   ftop/edp0/edp_fabMeta<128>
    SLICE_X46Y81.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.F1      net (fanout=2)        0.811   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X49Y80.F2      net (fanout=3)        0.349   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X49Y80.X       Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X55Y82.G2      net (fanout=13)       0.652   ftop/edp0/N2337
    SLICE_X55Y82.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X55Y82.F3      net (fanout=2)        0.040   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X55Y82.X       Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X62Y82.F2      net (fanout=3)        0.543   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X62Y82.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X65Y83.G2      net (fanout=7)        0.475   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X65Y83.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0009<0>17
                                                       ftop/edp0/x__h55198_and0008<0>42
    SLICE_X65Y83.F2      net (fanout=8)        0.447   ftop/edp0/N217
    SLICE_X65Y83.X       Tilo                  0.562   ftop/edp0/x__h55198_and0009<0>17
                                                       ftop/edp0/x__h55198_and0009<0>17
    SLICE_X69Y77.G3      net (fanout=1)        0.874   ftop/edp0/x__h55198_and0009<0>17
    SLICE_X69Y77.Y       Tilo                  0.561   ftop/edp0/Sh4060
                                                       ftop/edp0/x__h55198_and0009<0>20
    SLICE_X65Y93.F3      net (fanout=5)        1.384   ftop/edp0/x__h55198<60>
    SLICE_X65Y93.X       Tilo                  0.562   ftop/edp0/Sh4061
                                                       ftop/edp0/Sh4061
    SLICE_X64Y97.G3      net (fanout=4)        0.526   ftop/edp0/Sh4061
    SLICE_X64Y97.X       Tif5x                 0.853   ftop/edp0/Sh4861
                                                       ftop/edp0/Sh486132_F
                                                       ftop/edp0/Sh486132
    SLICE_X71Y104.F4     net (fanout=4)        1.051   ftop/edp0/Sh4861
    SLICE_X71Y104.X      Tif5x                 0.791   ftop/edp0/Sh5709
                                                       ftop/edp0/Sh570929_G
                                                       ftop/edp0/Sh570929
    SLICE_X72Y96.G3      net (fanout=6)        0.890   ftop/edp0/Sh5709
    SLICE_X72Y96.Y       Tilo                  0.616   ftop/edp0/Sh6573
                                                       ftop/edp0/Sh6573_SW0
    SLICE_X72Y96.F1      net (fanout=1)        0.373   ftop/edp0/Sh6573_SW0/O
    SLICE_X72Y96.X       Tilo                  0.601   ftop/edp0/Sh6573
                                                       ftop/edp0/Sh6573
    SLICE_X74Y85.F4      net (fanout=3)        0.793   ftop/edp0/Sh6573
    SLICE_X74Y85.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<429>
                                                       ftop/edp0/edp_dgdpTx_vec_429_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_429
    -------------------------------------------------  ---------------------------
    Total                                     19.405ns (9.748ns logic, 9.657ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.484ns (Levels of Logic = 15)
  Clock Path Skew:      -0.292ns (0.663 - 0.955)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y78.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X48Y80.G1      net (fanout=2)        0.456   ftop/edp0/dpControl<4>
    SLICE_X48Y80.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X48Y80.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X48Y80.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X51Y80.G4      net (fanout=2)        0.283   ftop/edp0/N1937
    SLICE_X51Y80.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<188>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X52Y81.F3      net (fanout=76)       0.654   ftop/edp0/N118
    SLICE_X52Y81.X       Tilo                  0.601   ftop/edp0/N136
                                                       ftop/edp0/x__h55198_and0008<0>11
    SLICE_X55Y81.G4      net (fanout=23)       0.333   ftop/edp0/N136
    SLICE_X55Y81.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X55Y81.F1      net (fanout=1)        0.383   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X55Y81.X       Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.G2      net (fanout=10)       1.288   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.Y       Tilo                  0.561   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X67Y95.F4      net (fanout=16)       0.885   ftop/edp0/N207
    SLICE_X67Y95.X       Tilo                  0.562   ftop/edp0/x__h55198_and0008<6>9
                                                       ftop/edp0/x__h55198_and0008<6>9
    SLICE_X71Y72.G3      net (fanout=4)        1.724   ftop/edp0/x__h55198_and0008<6>9
    SLICE_X71Y72.X       Tif5x                 0.791   ftop/edp0/Sh4076
                                                       ftop/edp0/Sh4076_F
                                                       ftop/edp0/Sh4076
    SLICE_X68Y69.G2      net (fanout=4)        1.089   ftop/edp0/Sh4076
    SLICE_X68Y69.X       Tif5x                 0.853   ftop/edp0/Sh4876
                                                       ftop/edp0/Sh487629_F
                                                       ftop/edp0/Sh487629
    SLICE_X74Y61.G3      net (fanout=4)        1.115   ftop/edp0/Sh4876
    SLICE_X74Y61.X       Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_F
                                                       ftop/edp0/Sh569228
    SLICE_X78Y48.G4      net (fanout=7)        0.637   ftop/edp0/Sh5692
    SLICE_X78Y48.Y       Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X78Y48.F4      net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X78Y48.X       Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X78Y50.G3      net (fanout=3)        0.325   ftop/edp0/Sh6684
    SLICE_X78Y50.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X78Y50.F4      net (fanout=1)        0.035   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X78Y50.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.484ns (10.207ns logic, 9.277ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_752 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.457ns (Levels of Logic = 15)
  Clock Path Skew:      -0.319ns (0.652 - 0.971)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_4 to ftop/edp0/edp_dgdpTx_vec_752
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y79.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<4>
                                                       ftop/edp0/edp_dgdpTx_num_empty_4
    SLICE_X46Y81.G4      net (fanout=5)        0.429   ftop/edp0/edp_dgdpTx_num_empty<4>
    SLICE_X46Y81.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.F1      net (fanout=2)        0.811   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X49Y80.F2      net (fanout=3)        0.349   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X49Y80.X       Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X55Y82.G2      net (fanout=13)       0.652   ftop/edp0/N2337
    SLICE_X55Y82.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X55Y82.F3      net (fanout=2)        0.040   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X55Y82.X       Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X58Y80.F2      net (fanout=3)        0.808   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X58Y80.X       Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X59Y81.G4      net (fanout=47)       0.272   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X59Y81.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0012<0>41
    SLICE_X61Y84.G2      net (fanout=8)        1.393   ftop/edp0/N220
    SLICE_X61Y84.Y       Tilo                  0.561   ftop/edp0/x__h55198<20>
                                                       ftop/edp0/x__h55198_and0013<0>15
    SLICE_X61Y84.F3      net (fanout=1)        0.021   ftop/edp0/x__h55198_and0013<0>15/O
    SLICE_X61Y84.X       Tilo                  0.562   ftop/edp0/x__h55198<20>
                                                       ftop/edp0/x__h55198_and0013<0>17
    SLICE_X69Y71.F3      net (fanout=4)        1.015   ftop/edp0/x__h55198<20>
    SLICE_X69Y71.X       Tilo                  0.562   ftop/edp0/Sh4020
                                                       ftop/edp0/Sh40201
    SLICE_X70Y64.F2      net (fanout=4)        1.256   ftop/edp0/Sh4020
    SLICE_X70Y64.X       Tif5x                 0.853   ftop/edp0/Sh4832
                                                       ftop/edp0/Sh483229_G
                                                       ftop/edp0/Sh483229
    SLICE_X72Y60.G3      net (fanout=4)        0.850   ftop/edp0/Sh4832
    SLICE_X72Y60.X       Tif5x                 0.853   ftop/edp0/Sh5648
                                                       ftop/edp0/Sh56482
                                                       ftop/edp0/Sh5648_f5
    SLICE_X81Y66.G4      net (fanout=5)        0.768   ftop/edp0/Sh5648
    SLICE_X81Y66.Y       Tilo                  0.561   ftop/edp0/Sh6640
                                                       ftop/edp0/Sh6640_SW0_SW0
    SLICE_X81Y66.F4      net (fanout=1)        0.280   ftop/edp0/Sh6640_SW0_SW0/O
    SLICE_X81Y66.X       Tilo                  0.562   ftop/edp0/Sh6640
                                                       ftop/edp0/Sh6640
    SLICE_X82Y66.F1      net (fanout=3)        0.794   ftop/edp0/Sh6640
    SLICE_X82Y66.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<752>
                                                       ftop/edp0/edp_dgdpTx_vec_752_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_752
    -------------------------------------------------  ---------------------------
    Total                                     19.457ns (9.719ns logic, 9.738ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_132 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 15)
  Clock Path Skew:      -0.273ns (0.698 - 0.971)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_4 to ftop/edp0/edp_dgdpTx_vec_132
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y79.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<4>
                                                       ftop/edp0/edp_dgdpTx_num_empty_4
    SLICE_X46Y81.G4      net (fanout=5)        0.429   ftop/edp0/edp_dgdpTx_num_empty<4>
    SLICE_X46Y81.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.F1      net (fanout=2)        0.811   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X49Y80.F2      net (fanout=3)        0.349   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X49Y80.X       Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X55Y82.G2      net (fanout=13)       0.652   ftop/edp0/N2337
    SLICE_X55Y82.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X55Y82.F3      net (fanout=2)        0.040   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X55Y82.X       Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X62Y82.F2      net (fanout=3)        0.543   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X62Y82.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X68Y86.G2      net (fanout=7)        0.963   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X68Y86.Y       Tilo                  0.616   ftop/edp0/N554
                                                       ftop/edp0/x__h55198_and0004<0>11
    SLICE_X66Y90.G3      net (fanout=16)       0.705   ftop/edp0/N142
    SLICE_X66Y90.Y       Tilo                  0.616   ftop/edp0/x__h55198<110>
                                                       ftop/edp0/x__h55198_and0004<0>_SW0
    SLICE_X66Y90.F1      net (fanout=1)        0.373   ftop/edp0/x__h55198_and0004<0>_SW0/O
    SLICE_X66Y90.X       Tilo                  0.601   ftop/edp0/x__h55198<110>
                                                       ftop/edp0/x__h55198_and0004<0>
    SLICE_X72Y80.G3      net (fanout=4)        1.212   ftop/edp0/x__h55198<110>
    SLICE_X72Y80.X       Tif5x                 0.853   ftop/edp0/Sh4112
                                                       ftop/edp0/Sh4112_F
                                                       ftop/edp0/Sh4112
    SLICE_X73Y63.G4      net (fanout=4)        0.753   ftop/edp0/Sh4112
    SLICE_X73Y63.X       Tif5x                 0.791   ftop/edp0/Sh4916
                                                       ftop/edp0/Sh491629_F
                                                       ftop/edp0/Sh491629
    SLICE_X75Y54.G1      net (fanout=4)        1.286   ftop/edp0/Sh4916
    SLICE_X75Y54.X       Tif5x                 0.791   ftop/edp0/Sh5732
                                                       ftop/edp0/Sh573229_F
                                                       ftop/edp0/Sh573229
    SLICE_X74Y48.G3      net (fanout=6)        0.529   ftop/edp0/Sh5732
    SLICE_X74Y48.Y       Tilo                  0.616   ftop/edp0/Sh6532
                                                       ftop/edp0/Sh6532_SW0
    SLICE_X74Y48.F4      net (fanout=1)        0.035   ftop/edp0/Sh6532_SW0/O
    SLICE_X74Y48.X       Tilo                  0.601   ftop/edp0/Sh6532
                                                       ftop/edp0/Sh6532
    SLICE_X79Y47.G4      net (fanout=3)        0.749   ftop/edp0/Sh6532
    SLICE_X79Y47.CLK     Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<132>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7910<2>1
                                                       ftop/edp0/edp_dgdpTx_vec_132
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (10.074ns logic, 9.429ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_752 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.471ns (Levels of Logic = 16)
  Clock Path Skew:      -0.302ns (0.652 - 0.954)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_3 to ftop/edp0/edp_dgdpTx_vec_752
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y81.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<3>
                                                       ftop/edp0/edp_dgdpTx_num_empty_3
    SLICE_X49Y81.G1      net (fanout=5)        0.431   ftop/edp0/edp_dgdpTx_num_empty<3>
    SLICE_X49Y81.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X49Y81.F4      net (fanout=4)        0.071   ftop/edp0/N283
    SLICE_X49Y81.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X50Y82.G2      net (fanout=24)       0.524   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X50Y82.Y       Tilo                  0.616   ftop/edp0/N3306
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001_SW2
    SLICE_X50Y80.F3      net (fanout=2)        0.326   ftop/edp0/N2942
    SLICE_X50Y80.X       Tilo                  0.601   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X55Y81.G2      net (fanout=20)       0.570   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X55Y81.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X55Y81.F1      net (fanout=1)        0.383   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X55Y81.X       Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.G2      net (fanout=10)       1.288   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.Y       Tilo                  0.561   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X63Y85.F4      net (fanout=16)       0.129   ftop/edp0/N207
    SLICE_X63Y85.X       Tilo                  0.562   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0009<5>12_SW0
    SLICE_X64Y81.F4      net (fanout=1)        0.716   ftop/edp0/N2240
    SLICE_X64Y81.X       Tilo                  0.601   ftop/edp0/x__h55198<65>
                                                       ftop/edp0/x__h55198_and0009<5>14
    SLICE_X67Y73.G2      net (fanout=4)        0.783   ftop/edp0/x__h55198<65>
    SLICE_X67Y73.Y       Tilo                  0.561   ftop/edp0/Sh4068
                                                       ftop/edp0/Sh4068_SW0
    SLICE_X67Y73.F4      net (fanout=1)        0.022   ftop/edp0/Sh4068_SW0/O
    SLICE_X67Y73.X       Tilo                  0.562   ftop/edp0/Sh4068
                                                       ftop/edp0/Sh4068
    SLICE_X68Y70.F1      net (fanout=4)        0.387   ftop/edp0/Sh4068
    SLICE_X68Y70.X       Tif5x                 0.853   ftop/edp0/Sh4880
                                                       ftop/edp0/Sh488028_G
                                                       ftop/edp0/Sh488028
    SLICE_X77Y64.F3      net (fanout=4)        1.904   ftop/edp0/Sh4880
    SLICE_X77Y64.X       Tif5x                 0.791   ftop/edp0/Sh5712
                                                       ftop/edp0/Sh571230_G
                                                       ftop/edp0/Sh571230
    SLICE_X81Y66.G2      net (fanout=7)        0.606   ftop/edp0/Sh5712
    SLICE_X81Y66.Y       Tilo                  0.561   ftop/edp0/Sh6640
                                                       ftop/edp0/Sh6640_SW0_SW0
    SLICE_X81Y66.F4      net (fanout=1)        0.280   ftop/edp0/Sh6640_SW0_SW0/O
    SLICE_X81Y66.X       Tilo                  0.562   ftop/edp0/Sh6640
                                                       ftop/edp0/Sh6640
    SLICE_X82Y66.F1      net (fanout=3)        0.794   ftop/edp0/Sh6640
    SLICE_X82Y66.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<752>
                                                       ftop/edp0/edp_dgdpTx_vec_752_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_752
    -------------------------------------------------  ---------------------------
    Total                                     19.471ns (10.257ns logic, 9.214ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.473ns (Levels of Logic = 15)
  Clock Path Skew:      -0.292ns (0.663 - 0.955)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_5 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y78.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<5>
                                                       ftop/edp0/edp_dgdpTx_num_empty_5
    SLICE_X49Y81.G2      net (fanout=3)        0.370   ftop/edp0/edp_dgdpTx_num_empty<5>
    SLICE_X49Y81.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X49Y81.F4      net (fanout=4)        0.071   ftop/edp0/N283
    SLICE_X49Y81.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X50Y82.G2      net (fanout=24)       0.524   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X50Y82.Y       Tilo                  0.616   ftop/edp0/N3306
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001_SW2
    SLICE_X50Y80.F3      net (fanout=2)        0.326   ftop/edp0/N2942
    SLICE_X50Y80.X       Tilo                  0.601   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X55Y81.G2      net (fanout=20)       0.570   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X55Y81.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X55Y81.F1      net (fanout=1)        0.383   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X55Y81.X       Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.G2      net (fanout=10)       1.288   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.Y       Tilo                  0.561   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X67Y95.F4      net (fanout=16)       0.885   ftop/edp0/N207
    SLICE_X67Y95.X       Tilo                  0.562   ftop/edp0/x__h55198_and0008<6>9
                                                       ftop/edp0/x__h55198_and0008<6>9
    SLICE_X71Y72.G3      net (fanout=4)        1.724   ftop/edp0/x__h55198_and0008<6>9
    SLICE_X71Y72.X       Tif5x                 0.791   ftop/edp0/Sh4076
                                                       ftop/edp0/Sh4076_F
                                                       ftop/edp0/Sh4076
    SLICE_X68Y69.G2      net (fanout=4)        1.089   ftop/edp0/Sh4076
    SLICE_X68Y69.X       Tif5x                 0.853   ftop/edp0/Sh4876
                                                       ftop/edp0/Sh487629_F
                                                       ftop/edp0/Sh487629
    SLICE_X74Y61.G3      net (fanout=4)        1.115   ftop/edp0/Sh4876
    SLICE_X74Y61.X       Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_F
                                                       ftop/edp0/Sh569228
    SLICE_X78Y48.G4      net (fanout=7)        0.637   ftop/edp0/Sh5692
    SLICE_X78Y48.Y       Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X78Y48.F4      net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X78Y48.X       Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X78Y50.G3      net (fanout=3)        0.325   ftop/edp0/Sh6684
    SLICE_X78Y50.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X78Y50.F4      net (fanout=1)        0.035   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X78Y50.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.473ns (10.096ns logic, 9.377ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_429 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.407ns (Levels of Logic = 15)
  Clock Path Skew:      -0.355ns (0.599 - 0.954)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_3 to ftop/edp0/edp_dgdpTx_vec_429
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y81.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<3>
                                                       ftop/edp0/edp_dgdpTx_num_empty_3
    SLICE_X49Y81.G1      net (fanout=5)        0.431   ftop/edp0/edp_dgdpTx_num_empty<3>
    SLICE_X49Y81.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X49Y81.F4      net (fanout=4)        0.071   ftop/edp0/N283
    SLICE_X49Y81.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X50Y82.G2      net (fanout=24)       0.524   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X50Y82.Y       Tilo                  0.616   ftop/edp0/N3306
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001_SW2
    SLICE_X50Y80.F3      net (fanout=2)        0.326   ftop/edp0/N2942
    SLICE_X50Y80.X       Tilo                  0.601   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X55Y81.G2      net (fanout=20)       0.570   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X55Y81.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X55Y81.F1      net (fanout=1)        0.383   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X55Y81.X       Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.G2      net (fanout=10)       1.288   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.Y       Tilo                  0.561   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X64Y80.G3      net (fanout=16)       0.617   ftop/edp0/N207
    SLICE_X64Y80.Y       Tilo                  0.616   ftop/edp0/x__h55198<64>
                                                       ftop/edp0/x__h55198_and0009<4>9
    SLICE_X64Y80.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_and0009<4>9/O
    SLICE_X64Y80.X       Tilo                  0.601   ftop/edp0/x__h55198<64>
                                                       ftop/edp0/x__h55198_and0009<4>10
    SLICE_X67Y91.G1      net (fanout=4)        1.358   ftop/edp0/x__h55198<64>
    SLICE_X67Y91.X       Tif5x                 0.791   ftop/edp0/Sh4065
                                                       ftop/edp0/Sh4065_F
                                                       ftop/edp0/Sh4065
    SLICE_X67Y96.F1      net (fanout=4)        0.652   ftop/edp0/Sh4065
    SLICE_X67Y96.X       Tif5x                 0.791   ftop/edp0/Sh4877
                                                       ftop/edp0/Sh487728_G
                                                       ftop/edp0/Sh487728
    SLICE_X71Y104.F3     net (fanout=4)        1.085   ftop/edp0/Sh4877
    SLICE_X71Y104.X      Tif5x                 0.791   ftop/edp0/Sh5709
                                                       ftop/edp0/Sh570929_G
                                                       ftop/edp0/Sh570929
    SLICE_X72Y96.G3      net (fanout=6)        0.890   ftop/edp0/Sh5709
    SLICE_X72Y96.Y       Tilo                  0.616   ftop/edp0/Sh6573
                                                       ftop/edp0/Sh6573_SW0
    SLICE_X72Y96.F1      net (fanout=1)        0.373   ftop/edp0/Sh6573_SW0/O
    SLICE_X72Y96.X       Tilo                  0.601   ftop/edp0/Sh6573
                                                       ftop/edp0/Sh6573
    SLICE_X74Y85.F4      net (fanout=3)        0.793   ftop/edp0/Sh6573
    SLICE_X74Y85.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<429>
                                                       ftop/edp0/edp_dgdpTx_vec_429_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_429
    -------------------------------------------------  ---------------------------
    Total                                     19.407ns (10.011ns logic, 9.396ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_429 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.388ns (Levels of Logic = 15)
  Clock Path Skew:      -0.372ns (0.599 - 0.971)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_4 to ftop/edp0/edp_dgdpTx_vec_429
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y79.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<4>
                                                       ftop/edp0/edp_dgdpTx_num_empty_4
    SLICE_X46Y81.G4      net (fanout=5)        0.429   ftop/edp0/edp_dgdpTx_num_empty<4>
    SLICE_X46Y81.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.F1      net (fanout=2)        0.811   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X49Y80.F2      net (fanout=3)        0.349   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X49Y80.X       Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X55Y82.G2      net (fanout=13)       0.652   ftop/edp0/N2337
    SLICE_X55Y82.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X55Y82.F3      net (fanout=2)        0.040   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X55Y82.X       Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X62Y82.F2      net (fanout=3)        0.543   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X62Y82.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X65Y83.G2      net (fanout=7)        0.475   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X65Y83.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0009<0>17
                                                       ftop/edp0/x__h55198_and0008<0>42
    SLICE_X65Y83.F2      net (fanout=8)        0.447   ftop/edp0/N217
    SLICE_X65Y83.X       Tilo                  0.562   ftop/edp0/x__h55198_and0009<0>17
                                                       ftop/edp0/x__h55198_and0009<0>17
    SLICE_X69Y77.G3      net (fanout=1)        0.874   ftop/edp0/x__h55198_and0009<0>17
    SLICE_X69Y77.Y       Tilo                  0.561   ftop/edp0/Sh4060
                                                       ftop/edp0/x__h55198_and0009<0>20
    SLICE_X65Y93.F3      net (fanout=5)        1.384   ftop/edp0/x__h55198<60>
    SLICE_X65Y93.X       Tilo                  0.562   ftop/edp0/Sh4061
                                                       ftop/edp0/Sh4061
    SLICE_X64Y97.G3      net (fanout=4)        0.526   ftop/edp0/Sh4061
    SLICE_X64Y97.X       Tif5x                 0.853   ftop/edp0/Sh4861
                                                       ftop/edp0/Sh486132_F
                                                       ftop/edp0/Sh486132
    SLICE_X71Y104.F4     net (fanout=4)        1.051   ftop/edp0/Sh4861
    SLICE_X71Y104.X      Tif5x                 0.791   ftop/edp0/Sh5709
                                                       ftop/edp0/Sh570929_G
                                                       ftop/edp0/Sh570929
    SLICE_X72Y96.G3      net (fanout=6)        0.890   ftop/edp0/Sh5709
    SLICE_X72Y96.Y       Tilo                  0.616   ftop/edp0/Sh6573
                                                       ftop/edp0/Sh6573_SW0
    SLICE_X72Y96.F1      net (fanout=1)        0.373   ftop/edp0/Sh6573_SW0/O
    SLICE_X72Y96.X       Tilo                  0.601   ftop/edp0/Sh6573
                                                       ftop/edp0/Sh6573
    SLICE_X74Y85.F4      net (fanout=3)        0.793   ftop/edp0/Sh6573
    SLICE_X74Y85.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<429>
                                                       ftop/edp0/edp_dgdpTx_vec_429_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_429
    -------------------------------------------------  ---------------------------
    Total                                     19.388ns (9.751ns logic, 9.637ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_432 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.427ns (Levels of Logic = 15)
  Clock Path Skew:      -0.333ns (0.638 - 0.971)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_dgdpTx_vec_432
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y79.XQ      Tcko                  0.521   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X46Y81.G2      net (fanout=9)        0.449   ftop/edp0/edp_fabMeta<128>
    SLICE_X46Y81.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.F1      net (fanout=2)        0.811   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X47Y80.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X49Y80.F2      net (fanout=3)        0.349   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X49Y80.X       Tilo                  0.562   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X55Y82.G2      net (fanout=13)       0.652   ftop/edp0/N2337
    SLICE_X55Y82.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X55Y82.F3      net (fanout=2)        0.040   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X55Y82.X       Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X58Y80.F2      net (fanout=3)        0.808   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X58Y80.X       Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X59Y81.G4      net (fanout=47)       0.272   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X59Y81.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0012<0>41
    SLICE_X61Y84.G2      net (fanout=8)        1.393   ftop/edp0/N220
    SLICE_X61Y84.Y       Tilo                  0.561   ftop/edp0/x__h55198<20>
                                                       ftop/edp0/x__h55198_and0013<0>15
    SLICE_X61Y84.F3      net (fanout=1)        0.021   ftop/edp0/x__h55198_and0013<0>15/O
    SLICE_X61Y84.X       Tilo                  0.562   ftop/edp0/x__h55198<20>
                                                       ftop/edp0/x__h55198_and0013<0>17
    SLICE_X69Y71.F3      net (fanout=4)        1.015   ftop/edp0/x__h55198<20>
    SLICE_X69Y71.X       Tilo                  0.562   ftop/edp0/Sh4020
                                                       ftop/edp0/Sh40201
    SLICE_X70Y64.F2      net (fanout=4)        1.256   ftop/edp0/Sh4020
    SLICE_X70Y64.X       Tif5x                 0.853   ftop/edp0/Sh4832
                                                       ftop/edp0/Sh483229_G
                                                       ftop/edp0/Sh483229
    SLICE_X72Y60.G3      net (fanout=4)        0.850   ftop/edp0/Sh4832
    SLICE_X72Y60.X       Tif5x                 0.853   ftop/edp0/Sh5648
                                                       ftop/edp0/Sh56482
                                                       ftop/edp0/Sh5648_f5
    SLICE_X78Y65.G1      net (fanout=5)        0.660   ftop/edp0/Sh5648
    SLICE_X78Y65.Y       Tilo                  0.616   ftop/edp0/N3270
                                                       ftop/edp0/Sh6576_SW0_SW0_SW0
    SLICE_X80Y65.G4      net (fanout=1)        0.333   ftop/edp0/N3269
    SLICE_X80Y65.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<176>
                                                       ftop/edp0/Sh6576
    SLICE_X82Y63.G1      net (fanout=3)        0.678   ftop/edp0/Sh6576
    SLICE_X82Y63.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<688>
                                                       ftop/edp0/edp_dgdpTx_vec_432_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_432
    -------------------------------------------------  ---------------------------
    Total                                     19.427ns (9.840ns logic, 9.587ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_796 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.476ns (Levels of Logic = 15)
  Clock Path Skew:      -0.283ns (0.663 - 0.946)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_2 to ftop/edp0/edp_dgdpTx_vec_796
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y81.XQ      Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_2
    SLICE_X49Y81.G3      net (fanout=7)        0.376   ftop/edp0/edp_dgdpTx_num_empty<2>
    SLICE_X49Y81.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X49Y81.F4      net (fanout=4)        0.071   ftop/edp0/N283
    SLICE_X49Y81.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X50Y82.G2      net (fanout=24)       0.524   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X50Y82.Y       Tilo                  0.616   ftop/edp0/N3306
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001_SW2
    SLICE_X50Y80.F3      net (fanout=2)        0.326   ftop/edp0/N2942
    SLICE_X50Y80.X       Tilo                  0.601   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X55Y81.G2      net (fanout=20)       0.570   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X55Y81.Y       Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X55Y81.F1      net (fanout=1)        0.383   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X55Y81.X       Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.G2      net (fanout=10)       1.288   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X63Y85.Y       Tilo                  0.561   ftop/edp0/N2240
                                                       ftop/edp0/x__h55198_and0008<0>31
    SLICE_X67Y95.F4      net (fanout=16)       0.885   ftop/edp0/N207
    SLICE_X67Y95.X       Tilo                  0.562   ftop/edp0/x__h55198_and0008<6>9
                                                       ftop/edp0/x__h55198_and0008<6>9
    SLICE_X71Y72.G3      net (fanout=4)        1.724   ftop/edp0/x__h55198_and0008<6>9
    SLICE_X71Y72.X       Tif5x                 0.791   ftop/edp0/Sh4076
                                                       ftop/edp0/Sh4076_F
                                                       ftop/edp0/Sh4076
    SLICE_X68Y69.G2      net (fanout=4)        1.089   ftop/edp0/Sh4076
    SLICE_X68Y69.X       Tif5x                 0.853   ftop/edp0/Sh4876
                                                       ftop/edp0/Sh487629_F
                                                       ftop/edp0/Sh487629
    SLICE_X74Y61.G3      net (fanout=4)        1.115   ftop/edp0/Sh4876
    SLICE_X74Y61.X       Tif5x                 0.853   ftop/edp0/Sh5692
                                                       ftop/edp0/Sh569228_F
                                                       ftop/edp0/Sh569228
    SLICE_X78Y48.G4      net (fanout=7)        0.637   ftop/edp0/Sh5692
    SLICE_X78Y48.Y       Tilo                  0.616   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684_SW0
    SLICE_X78Y48.F4      net (fanout=1)        0.035   ftop/edp0/Sh6684_SW0/O
    SLICE_X78Y48.X       Tilo                  0.601   ftop/edp0/Sh6684
                                                       ftop/edp0/Sh6684
    SLICE_X78Y50.G3      net (fanout=3)        0.325   ftop/edp0/Sh6684
    SLICE_X78Y50.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0
    SLICE_X78Y50.F4      net (fanout=1)        0.035   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>_SW0/O
    SLICE_X78Y50.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<796>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7844<6>
                                                       ftop/edp0/edp_dgdpTx_vec_796
    -------------------------------------------------  ---------------------------
    Total                                     19.476ns (10.093ns logic, 9.383ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_7 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.240ns (0.712 - 0.472)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_7 to ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y134.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<7>
                                                       ftop/cp/wci_reqF_q_0_7
    SLICE_X88Y136.BY     net (fanout=2)        0.336   ftop/cp_wci_Vm_5_MData<7>
    SLICE_X88Y136.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.266ns logic, 0.336ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_7 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.240ns (0.712 - 0.472)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_7 to ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y134.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<7>
                                                       ftop/cp/wci_reqF_q_0_7
    SLICE_X88Y136.BY     net (fanout=2)        0.336   ftop/cp_wci_Vm_5_MData<7>
    SLICE_X88Y136.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.267ns logic, 0.336ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[17].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (0.623 - 0.476)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[17].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y34.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<17>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[17].U_DQ
    SLICE_X42Y34.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<17>
    SLICE_X42Y34.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<17>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[169].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[169].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.498 - 0.409)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[169].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[169].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y40.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<169>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[169].U_DQ
    SLICE_X34Y41.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<169>
    SLICE_X34Y41.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<169>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[169].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[16].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (0.623 - 0.476)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[16].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y34.YQ      Tcko                  0.419   U_ila_pro_0/U0/iDATA<17>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[16].U_DQ
    SLICE_X42Y34.BY      net (fanout=1)        0.313   U_ila_pro_0/U0/iDATA<16>
    SLICE_X42Y34.CLK     Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<17>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.289ns logic, 0.313ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[65].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.390 - 0.322)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[65].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y35.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<65>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[65].U_DQ
    SLICE_X26Y35.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<65>
    SLICE_X26Y35.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<65>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[67].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.385 - 0.300)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[67].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y41.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<67>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[67].U_DQ
    SLICE_X24Y41.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<67>
    SLICE_X24Y41.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<67>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.265ns logic, 0.287ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[79].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.350 - 0.277)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[79].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y25.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<79>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[79].U_DQ
    SLICE_X30Y26.BX      net (fanout=1)        0.305   U_ila_pro_0/U0/iDATA<79>
    SLICE_X30Y26.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<79>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.244ns logic, 0.305ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[23].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.536 - 0.474)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[23].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y46.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<23>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[23].U_DQ
    SLICE_X40Y46.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<23>
    SLICE_X40Y46.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<23>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[159].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.380 - 0.314)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[159].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y29.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<159>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[159].U_DQ
    SLICE_X28Y28.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<159>
    SLICE_X28Y28.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<159>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.265ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[35].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.294 - 0.250)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[35].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y26.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<35>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[35].U_DQ
    SLICE_X22Y26.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<35>
    SLICE_X22Y26.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<35>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_21 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.769 - 0.710)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_21 to ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y41.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<21>
                                                       ftop/cp/wci_reqF_2_q_0_21
    SLICE_X108Y38.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_7_MData<21>
    SLICE_X108Y38.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_21 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.769 - 0.710)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_21 to ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y41.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<21>
                                                       ftop/cp/wci_reqF_2_q_0_21
    SLICE_X108Y38.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_7_MData<21>
    SLICE_X108Y38.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.267ns logic, 0.295ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[177].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[177].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.169 - 0.144)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[177].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[177].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y36.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<177>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[177].U_DQ
    SLICE_X42Y37.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<177>
    SLICE_X42Y37.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<177>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[177].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[1].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.155 - 0.132)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[1].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y35.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<1>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[1].U_DQ
    SLICE_X42Y35.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<1>
    SLICE_X42Y35.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[15].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.345 - 0.299)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[15].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y30.YQ      Tcko                  0.419   U_ila_pro_0/U0/iDATA<14>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[15].U_DQ
    SLICE_X26Y30.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<15>
    SLICE_X26Y30.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<15>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.267ns logic, 0.287ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[53].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.135 - 0.115)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[53].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y41.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<53>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[53].U_DQ
    SLICE_X34Y40.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<53>
    SLICE_X34Y40.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<53>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[77].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.307 - 0.268)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[77].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<77>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[77].U_DQ
    SLICE_X20Y26.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<77>
    SLICE_X20Y26.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<77>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.265ns logic, 0.287ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[168].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[168].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.498 - 0.409)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[168].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[168].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y40.YQ      Tcko                  0.419   U_ila_pro_0/U0/iDATA<169>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[168].U_DQ
    SLICE_X34Y41.BY      net (fanout=1)        0.313   U_ila_pro_0/U0/iDATA<168>
    SLICE_X34Y41.CLK     Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<169>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[168].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.289ns logic, 0.313ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[99].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.117 - 0.099)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[99].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<99>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[99].U_DQ
    SLICE_X20Y38.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<99>
    SLICE_X20Y38.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<99>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<1>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_1/SR
  Location pin: SLICE_X12Y192.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<1>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_1/SR
  Location pin: SLICE_X12Y192.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<1>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_0/SR
  Location pin: SLICE_X12Y192.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<1>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_0/SR
  Location pin: SLICE_X12Y192.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<5>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_5/SR
  Location pin: SLICE_X10Y195.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<5>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_5/SR
  Location pin: SLICE_X10Y195.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<5>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_4/SR
  Location pin: SLICE_X10Y195.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<5>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_4/SR
  Location pin: SLICE_X10Y195.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<9>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_9/SR
  Location pin: SLICE_X8Y201.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<9>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_9/SR
  Location pin: SLICE_X8Y201.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<9>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_8/SR
  Location pin: SLICE_X8Y201.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<9>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_8/SR
  Location pin: SLICE_X8Y201.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_13/SR
  Location pin: SLICE_X4Y102.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_13/SR
  Location pin: SLICE_X4Y102.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_12/SR
  Location pin: SLICE_X4Y102.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_12/SR
  Location pin: SLICE_X4Y102.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<17>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_17/SR
  Location pin: SLICE_X6Y97.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<17>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_17/SR
  Location pin: SLICE_X6Y97.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<17>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_16/SR
  Location pin: SLICE_X6Y97.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<17>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_16/SR
  Location pin: SLICE_X6Y97.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.928ns|            0|            0|            2|    106053743|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.765ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.856ns|          N/A|            0|            0|    106053742|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.123|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.917|         |    3.850|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.856|         |         |         |
sys0_clkp      |   19.856|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.856|         |         |         |
sys0_clkp      |   19.856|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 106069981 paths, 0 nets, and 108789 connections

Design statistics:
   Minimum period:  19.856ns{1}   (Maximum frequency:  50.363MHz)
   Maximum path delay from/to any node:   1.486ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 11 16:01:56 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 869 MB



