src/macsim.cc:149: (I=0  C=0):  initialize knobs
number of cores8
src/macsim.cc:395: (I=0  C=0):  initialize simulation
src/memory.cc:1330: (I=0  C=0):  Memory system(no_cache) has been initialized.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_DRAM_SIZE_PER_CONTROLLER" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_NUM_STREAMS" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_TRAIN" not found. unable to set value.
Ruby Timing Mode
Creating event queue...
Creating event queue done
Creating system...
  Processors: 8
CONTROL_MESSAGE_SIZE=8
DATA_MESSAGE_SIZE=32
Creating system done
Ruby initialization complete

================ Begin System Configuration Print ================

Ruby Configuration
------------------
protocol: Fusion
compiled_at: 17:29:31, Nov 22 2014
RUBY_DEBUG: false
hostname: cs-amoeba-n4
g_RANDOM_SEED: 1
g_YAO_DRIVER: 2
g_DEADLOCK_THRESHOLD: 500000
RANDOMIZATION: false
g_SYNTHETIC_DRIVER: false
g_DETERMINISTIC_DRIVER: false
g_FILTERING_ENABLED: false
g_DISTRIBUTED_PERSISTENT_ENABLED: true
g_DYNAMIC_TIMEOUT_ENABLED: true
g_RETRY_THRESHOLD: 1
g_FIXED_TIMEOUT_LATENCY: 300
g_trace_warmup_length: 1000000
g_bash_bandwidth_adaptive_threshold: 0.75
g_tester_length: 0
g_synthetic_locks: 2048
g_deterministic_addrs: 1
g_SpecifiedGenerator: DetermInvGenerator
g_callback_counter: 0
g_NUM_COMPLETIONS_BEFORE_PASS: 0
g_NUM_SMT_THREADS: 1
g_think_time: 5
g_hold_time: 5
g_wait_time: 5
PROTOCOL_DEBUG_TRACE: true
DEBUG_FILTER_STRING: lq
DEBUG_VERBOSITY_STRING: high
DEBUG_START_TIME: 1
DEBUG_OUTPUT_FILENAME: /dev/null
SIMICS_RUBY_MULTIPLIER: 4
OPAL_RUBY_MULTIPLIER: 1
TRANSACTION_TRACE_ENABLED: true
USER_MODE_DATA_ONLY: false
PROFILE_HOT_LINES: false
PROFILE_ALL_INSTRUCTIONS: false
PRINT_INSTRUCTION_TRACE: false
g_DEBUG_CYCLE: 0
BLOCK_STC: false
PERFECT_MEMORY_SYSTEM: false
PERFECT_MEMORY_SYSTEM_LATENCY: 0
DATA_BLOCK: false
REMOVE_SINGLE_CYCLE_DCACHE_FAST_PATH: true
g_SIMICS: false
L1_CACHE_ASSOC: 8
L1_CACHE_NUM_SETS_BITS: 8
L2_CACHE_ASSOC: 16
L2_CACHE_NUM_SETS_BITS: 14
L2_DIRECTORY_ASSOC: 8
L2_DIRECTORY_NUM_SETS_BITS: 9
L1T_CACHE_NUM_SETS_BITS: 2
L1T_CACHE_ASSOC: 32
L2T_CACHE_NUM_SETS_BITS: 16
L2T_CACHE_ASSOC: 32
g_MEMORY_SIZE_BYTES: 281474976710656
g_DATA_BLOCK_BYTES: 32
g_PAGE_SIZE_BYTES: 4096
g_REPLACEMENT_POLICY: LRU
g_DATA_MESSAGE_SIZE: 32
g_NUM_PROCESSORS: 8
g_NUM_L2_BANKS: 4
g_NUM_MEMORIES: 4
g_PROCS_PER_CHIP: 8
g_PROC_NUM_ACC: 2
g_DMA_PROC: 1
g_NUM_ACCS: 8
g_ACCS_PER_CHIP: 8
g_NUM_L2T_BANKS: 4
g_NUM_CHIPS: 1
g_NUM_CHIP_BITS: 0
g_MEMORY_SIZE_BITS: 48
g_DATA_BLOCK_BITS: 5
g_PAGE_SIZE_BITS: 12
g_NUM_PROCESSORS_BITS: 3
g_PROCS_PER_CHIP_BITS: 3
g_NUM_L2_BANKS_BITS: 2
g_NUM_L2_BANKS_PER_CHIP_BITS: 2
g_NUM_L2_BANKS_PER_CHIP: 4
g_NUM_MEMORIES_BITS: 2
g_NUM_MEMORIES_PER_CHIP: 4
g_MEMORY_MODULE_BITS: 41
g_MEMORY_MODULE_BLOCKS: 2199023255552
g_NUM_ACCS_BITS: 3
g_ACCS_PER_CHIP_BITS: 3
g_NUM_L2T_BANKS_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP: 4
MAP_L2BANKS_TO_LOWEST_BITS: false
L1_to_L2_MSG_LATENCY: 2
L1_to_L2_DATA_LATENCY: 2
L2_to_L1_MSG_LATENCY: 2
L2_to_L1_DATA_LATENCY: 8
L2T_to_L1T_DATA_LATENCY: 4
L2_to_MEM_MSG_LATENCY: 100
L2_to_MEM_DATA_LATENCY: 100
MEM_to_L2_MSG_LATENCY: 200
MEM_to_L2_DATA_LATENCY: 200
DIRECTORY_CACHE_LATENCY: 6
NULL_LATENCY: 1
ISSUE_LATENCY: 2
CACHE_RESPONSE_LATENCY: 12
L2_RESPONSE_LATENCY: 6
L2_TAG_LATENCY: 6
L1_RESPONSE_LATENCY: 3
MEMORY_RESPONSE_LATENCY_MINUS_2: 1
DIRECTORY_LATENCY: 80
NETWORK_LINK_LATENCY: 1
COPY_HEAD_LATENCY: 4
ON_CHIP_LINK_LATENCY: 1
RECYCLE_LATENCY: 10
L2_RECYCLE_LATENCY: 5
TIMER_LATENCY: 10000
TBE_RESPONSE_LATENCY: 1
PERIODIC_TIMER_WAKEUPS: true
PROFILE_EXCEPTIONS: false
PROFILE_XACT: true
PROFILE_NONXACT: false
XACT_DEBUG: true
XACT_DEBUG_LEVEL: 1
XACT_MEMORY: false
XACT_ENABLE_TOURMALINE: false
XACT_NUM_CURRENT: 0
XACT_LAST_UPDATE: 0
XACT_ISOLATION_CHECK: false
PERFECT_FILTER: true
READ_WRITE_FILTER: Perfect_
PERFECT_VIRTUAL_FILTER: true
VIRTUAL_READ_WRITE_FILTER: Perfect_
PERFECT_SUMMARY_FILTER: true
SUMMARY_READ_WRITE_FILTER: Perfect_
XACT_EAGER_CD: true
XACT_LAZY_VM: false
XACT_CONFLICT_RES: BASE
XACT_VISUALIZER: false
XACT_COMMIT_TOKEN_LATENCY: 0
XACT_NO_BACKOFF: false
XACT_LOG_BUFFER_SIZE: 0
XACT_STORE_PREDICTOR_HISTORY: 256
XACT_STORE_PREDICTOR_ENTRIES: 256
XACT_STORE_PREDICTOR_THRESHOLD: 4
XACT_FIRST_ACCESS_COST: 0
XACT_FIRST_PAGE_ACCESS_COST: 0
ENABLE_MAGIC_WAITING: false
ENABLE_WATCHPOINT: false
XACT_ENABLE_VIRTUALIZATION_LOGTM_SE: false
ATMTP_ENABLED: false
ATMTP_ABORT_ON_NON_XACT_INST: false
ATMTP_ALLOW_SAVE_RESTORE_IN_XACT: false
ATMTP_XACT_MAX_STORES: 32
ATMTP_DEBUG_LEVEL: 0
L1_REQUEST_LATENCY: 2
L2_REQUEST_LATENCY: 4
SINGLE_ACCESS_L2_BANKS: true
SEQUENCER_TO_CONTROLLER_LATENCY: 4
L1CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
L2CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
DIRECTORY_TRANSITIONS_PER_RUBY_CYCLE: 32
g_SEQUENCER_OUTSTANDING_REQUESTS: 16
NUMBER_OF_TBES: 128
NUMBER_OF_L1_TBES: 128
NUMBER_OF_L2_TBES: 256
FINITE_BUFFERING: false
FINITE_BUFFER_SIZE: 3
PROCESSOR_BUFFER_SIZE: 10
PROTOCOL_BUFFER_SIZE: 32
TSO: false
g_NETWORK_TOPOLOGY: ACC_NETWORK
g_CACHE_DESIGN: FUSION
g_endpoint_bandwidth: 10000
g_adaptive_routing: false
NUMBER_OF_VIRTUAL_NETWORKS: 8
FAN_OUT_DEGREE: 4
g_PRINT_TOPOLOGY: true
g_PROCS_PER_CLUSTER: 4
XACT_LENGTH: 0
XACT_SIZE: 0
ABORT_RETRY_TIME: 0
g_GARNET_NETWORK: true
g_DETAIL_NETWORK: true
g_NETWORK_TESTING: false
g_FLIT_SIZE: 8
g_NUM_PIPE_STAGES: 4
g_VCS_PER_CLASS: 4
g_BUFFER_SIZE: 4
MEM_BUS_CYCLE_MULTIPLIER: 10
BANKS_PER_RANK: 8
RANKS_PER_DIMM: 2
DIMMS_PER_CHANNEL: 2
BANK_BIT_0: 8
RANK_BIT_0: 11
DIMM_BIT_0: 12
BANK_QUEUE_SIZE: 12
BANK_BUSY_TIME: 11
RANK_RANK_DELAY: 1
READ_WRITE_DELAY: 2
BASIC_BUS_BUSY_TIME: 2
MEM_CTL_LATENCY: 12
REFRESH_PERIOD: 1560
TFAW: 0
MEM_RANDOM_ARBITRATE: 0
MEM_FIXED_DELAY: 0
g_GMEM_SKIP_L1D: false
WRITES_STALL_AT_MSHR: true
CL_FIXED_LEASE: 1000
CL_PREDICTOR_TYPE: 0
CL_PREDICTOR_TYPE_FIXED: 0
CL_PREDICTOR_TYPE_GLOBAL: 1
CL_PREDICTOR_TYPE_PERL2: 2
CL_PREDICTOR_TYPE_PCFIXED: 3
CL_PREDICTOR_TYPE_PCADAPTIVE: 4
CL_PREDICTOR_TYPE_ADDRFIXED: 5
CL_PREDICTOR_TYPE_ORACLE: 6
CL_PREDICTOR_TYPE_PCSAMPLER: 7
CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_GLOBAL_L2EVICT_PENALTY: 0
CL_PRED_GLOBAL_EXPIREHIT_CREDIT: 0
CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PERL2_L2EVICT_PENALTY: 0
CL_PRED_PERL2_EXPIREHIT_CREDIT: 0
CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PCADAPTIVE_L2EVICT_PENALTY: 0
CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT: 0
CL_PRED_PCFIXED_INFILE: DUMMY
CL_PRED_ADDRFIXED_INFILE: DUMMY
LIFETIME_PROFILER_PERPC_OUTMODE: 0
LIFETIME_PROFILER_PERPC_OUTFILE: DUMMY
LIFETIME_PROFILER_PERADDR_OUTMODE: 0
LIFETIME_PROFILER_PERADDR_OUTFILE: DUMMY
LIFETIMETRACE_ENABLED: false
LIFETIMETRACE_OUTFILE: DUMMY
BENCHMARK_CONTAINS_MEMBAR: false

Chip Config
-----------
Total_Chips: 1

L1TCache_mandatoryQueue numberPerChip: 8

L1TCache_sequencerT numberPerChip: 8
SequencerT: SequencerT - SC
  max_outstanding_requests: 16

L1TCache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1TCache_L1DcacheMemory numberPerChip: 8
Cache config: L1TCache_0_L1D
  cache_associativity: 32
  num_cache_sets_bits: 2
  num_cache_sets: 4
  cache_set_size_bytes: 128
  cache_set_size_Kbytes: 0.125
  cache_set_size_Mbytes: 0.00012207
  cache_size_bytes: 4096
  cache_size_Kbytes: 4
  cache_size_Mbytes: 0.00390625

L2TCache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2TCache_L2cacheMemory numberPerChip: 4
Cache config: L2TCache_0
  cache_associativity: 32
  num_cache_sets_bits: 16
  num_cache_sets: 65536
  cache_set_size_bytes: 2097152
  cache_set_size_Kbytes: 2048
  cache_set_size_Mbytes: 2
  cache_size_bytes: 67108864
  cache_size_Kbytes: 65536
  cache_size_Mbytes: 64

L2TCache_L2ExpireTriggerQueue numberPerChip: 4

L2Cache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2Cache_L2cacheMemory numberPerChip: 4
Cache config: L2Cache_0
  cache_associativity: 16
  num_cache_sets_bits: 14
  num_cache_sets: 16384
  cache_set_size_bytes: 524288
  cache_set_size_Kbytes: 512
  cache_set_size_Mbytes: 0.5
  cache_size_bytes: 8388608
  cache_size_Kbytes: 8192
  cache_size_Mbytes: 8

L1Cache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1Cache_L1IcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1I
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_L1DcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1D
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_mandatoryQueue numberPerChip: 8

L1Cache_sequencer numberPerChip: 8
sequencer: Sequencer - SC
  max_outstanding_requests: 16

Directory_directory numberPerChip: 4
Memory config:
  memory_bits: 48
  memory_size_bytes: 281474976710656
  memory_size_Kbytes: 2.74878e+11
  memory_size_Mbytes: 2.68435e+08
  memory_size_Gbytes: 262144
  module_bits: 41
  module_size_lines: 2199023255552
  module_size_bytes: 70368744177664
  module_size_Kbytes: 6.87195e+10
  module_size_Mbytes: 6.71089e+07


Network Configuration
---------------------
network: GarnetNetwork_d
topology: ACC_NETWORK

virtual_net_0: active, unordered
virtual_net_1: active, unordered
virtual_net_2: active, unordered
virtual_net_3: active, unordered
virtual_net_4: active, unordered
virtual_net_5: active, ordered
virtual_net_6: active, ordered
virtual_net_7: inactive

[Network Interface 0] - [inLink 53] - [outLink 0]
[Network Interface 1] - [inLink 54] - [outLink 1]
[Network Interface 2] - [inLink 55] - [outLink 2]
[Network Interface 3] - [inLink 56] - [outLink 3]
[Network Interface 4] - [inLink 57] - [outLink 4]
[Network Interface 5] - [inLink 58] - [outLink 5]
[Network Interface 6] - [inLink 59] - [outLink 6]
[Network Interface 7] - [inLink 60] - [outLink 7]
[Network Interface 8] - [inLink 61] - [outLink 8]
[Network Interface 9] - [inLink 62] - [outLink 9]
[Network Interface 10] - [inLink 63] - [outLink 10]
[Network Interface 11] - [inLink 64] - [outLink 11]
[Network Interface 12] - [inLink 28] - [outLink 12]
[Network Interface 13] - [inLink 33] - [outLink 13]
[Network Interface 14] - [inLink 38] - [outLink 14]
[Network Interface 15] - [inLink 43] - [outLink 15]
[Network Interface 16] - [inLink 29] - [outLink 16]
[Network Interface 17] - [inLink 34] - [outLink 17]
[Network Interface 18] - [inLink 39] - [outLink 18]
[Network Interface 19] - [inLink 44] - [outLink 19]
[Network Interface 20] - [inLink 30] - [outLink 20]
[Network Interface 21] - [inLink 35] - [outLink 21]
[Network Interface 22] - [inLink 40] - [outLink 22]
[Network Interface 23] - [inLink 45] - [outLink 23]
[Network Interface 24] - [inLink 31] - [outLink 24]
[Network Interface 25] - [inLink 36] - [outLink 25]
[Network Interface 26] - [inLink 41] - [outLink 26]
[Network Interface 27] - [inLink 46] - [outLink 27]
[Router 0] :: 
[inLink - 12 - 16 - 20 - 24 - 48 - ]
[outLink - 28 - 29 - 30 - 31 - 32 - ]
[Router 1] :: 
[inLink - 13 - 17 - 21 - 25 - 49 - ]
[outLink - 33 - 34 - 35 - 36 - 37 - ]
[Router 2] :: 
[inLink - 14 - 18 - 22 - 26 - 50 - ]
[outLink - 38 - 39 - 40 - 41 - 42 - ]
[Router 3] :: 
[inLink - 15 - 19 - 23 - 27 - 51 - ]
[outLink - 43 - 44 - 45 - 46 - 47 - ]
[Router 4] :: 
[inLink - 32 - 37 - 42 - 47 - 65 - ]
[outLink - 48 - 49 - 50 - 51 - 52 - ]
[Router 5] :: 
[inLink - 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 52 - ]
[outLink - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - ]
--- Begin Topology Print ---

Topology print ONLY indicates the _NETWORK_ latency between two machines
It does NOT include the latency within the machines

L1TCache-0 Network Latencies
  L1TCache-0 -> L1TCache-1 net_lat: 3
  L1TCache-0 -> L1TCache-2 net_lat: 3
  L1TCache-0 -> L1TCache-3 net_lat: 3
  L1TCache-0 -> L1TCache-4 net_lat: 3
  L1TCache-0 -> L1TCache-5 net_lat: 3
  L1TCache-0 -> L1TCache-6 net_lat: 3
  L1TCache-0 -> L1TCache-7 net_lat: 3
  L1TCache-0 -> L2TCache-0 net_lat: 3
  L1TCache-0 -> L2TCache-1 net_lat: 3
  L1TCache-0 -> L2TCache-2 net_lat: 3
  L1TCache-0 -> L2TCache-3 net_lat: 3
  L1TCache-0 -> L2Cache-0 net_lat: 18
  L1TCache-0 -> L2Cache-1 net_lat: 18
  L1TCache-0 -> L2Cache-2 net_lat: 18
  L1TCache-0 -> L2Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-0 net_lat: 18
  L1TCache-0 -> L1Cache-1 net_lat: 16
  L1TCache-0 -> L1Cache-2 net_lat: 18
  L1TCache-0 -> L1Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-4 net_lat: 18
  L1TCache-0 -> L1Cache-5 net_lat: 18
  L1TCache-0 -> L1Cache-6 net_lat: 18
  L1TCache-0 -> L1Cache-7 net_lat: 18
  L1TCache-0 -> Directory-0 net_lat: 16
  L1TCache-0 -> Directory-1 net_lat: 16
  L1TCache-0 -> Directory-2 net_lat: 16
  L1TCache-0 -> Directory-3 net_lat: 16

L1TCache-1 Network Latencies
  L1TCache-1 -> L1TCache-0 net_lat: 3
  L1TCache-1 -> L1TCache-2 net_lat: 3
  L1TCache-1 -> L1TCache-3 net_lat: 3
  L1TCache-1 -> L1TCache-4 net_lat: 3
  L1TCache-1 -> L1TCache-5 net_lat: 3
  L1TCache-1 -> L1TCache-6 net_lat: 3
  L1TCache-1 -> L1TCache-7 net_lat: 3
  L1TCache-1 -> L2TCache-0 net_lat: 3
  L1TCache-1 -> L2TCache-1 net_lat: 3
  L1TCache-1 -> L2TCache-2 net_lat: 3
  L1TCache-1 -> L2TCache-3 net_lat: 3
  L1TCache-1 -> L2Cache-0 net_lat: 18
  L1TCache-1 -> L2Cache-1 net_lat: 18
  L1TCache-1 -> L2Cache-2 net_lat: 18
  L1TCache-1 -> L2Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-0 net_lat: 18
  L1TCache-1 -> L1Cache-1 net_lat: 16
  L1TCache-1 -> L1Cache-2 net_lat: 18
  L1TCache-1 -> L1Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-4 net_lat: 18
  L1TCache-1 -> L1Cache-5 net_lat: 18
  L1TCache-1 -> L1Cache-6 net_lat: 18
  L1TCache-1 -> L1Cache-7 net_lat: 18
  L1TCache-1 -> Directory-0 net_lat: 16
  L1TCache-1 -> Directory-1 net_lat: 16
  L1TCache-1 -> Directory-2 net_lat: 16
  L1TCache-1 -> Directory-3 net_lat: 16

L1TCache-2 Network Latencies
  L1TCache-2 -> L1TCache-0 net_lat: 3
  L1TCache-2 -> L1TCache-1 net_lat: 3
  L1TCache-2 -> L1TCache-3 net_lat: 3
  L1TCache-2 -> L1TCache-4 net_lat: 3
  L1TCache-2 -> L1TCache-5 net_lat: 3
  L1TCache-2 -> L1TCache-6 net_lat: 3
  L1TCache-2 -> L1TCache-7 net_lat: 3
  L1TCache-2 -> L2TCache-0 net_lat: 3
  L1TCache-2 -> L2TCache-1 net_lat: 3
  L1TCache-2 -> L2TCache-2 net_lat: 3
  L1TCache-2 -> L2TCache-3 net_lat: 3
  L1TCache-2 -> L2Cache-0 net_lat: 18
  L1TCache-2 -> L2Cache-1 net_lat: 18
  L1TCache-2 -> L2Cache-2 net_lat: 18
  L1TCache-2 -> L2Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-0 net_lat: 18
  L1TCache-2 -> L1Cache-1 net_lat: 16
  L1TCache-2 -> L1Cache-2 net_lat: 18
  L1TCache-2 -> L1Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-4 net_lat: 18
  L1TCache-2 -> L1Cache-5 net_lat: 18
  L1TCache-2 -> L1Cache-6 net_lat: 18
  L1TCache-2 -> L1Cache-7 net_lat: 18
  L1TCache-2 -> Directory-0 net_lat: 16
  L1TCache-2 -> Directory-1 net_lat: 16
  L1TCache-2 -> Directory-2 net_lat: 16
  L1TCache-2 -> Directory-3 net_lat: 16

L1TCache-3 Network Latencies
  L1TCache-3 -> L1TCache-0 net_lat: 3
  L1TCache-3 -> L1TCache-1 net_lat: 3
  L1TCache-3 -> L1TCache-2 net_lat: 3
  L1TCache-3 -> L1TCache-4 net_lat: 3
  L1TCache-3 -> L1TCache-5 net_lat: 3
  L1TCache-3 -> L1TCache-6 net_lat: 3
  L1TCache-3 -> L1TCache-7 net_lat: 3
  L1TCache-3 -> L2TCache-0 net_lat: 3
  L1TCache-3 -> L2TCache-1 net_lat: 3
  L1TCache-3 -> L2TCache-2 net_lat: 3
  L1TCache-3 -> L2TCache-3 net_lat: 3
  L1TCache-3 -> L2Cache-0 net_lat: 18
  L1TCache-3 -> L2Cache-1 net_lat: 18
  L1TCache-3 -> L2Cache-2 net_lat: 18
  L1TCache-3 -> L2Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-0 net_lat: 18
  L1TCache-3 -> L1Cache-1 net_lat: 16
  L1TCache-3 -> L1Cache-2 net_lat: 18
  L1TCache-3 -> L1Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-4 net_lat: 18
  L1TCache-3 -> L1Cache-5 net_lat: 18
  L1TCache-3 -> L1Cache-6 net_lat: 18
  L1TCache-3 -> L1Cache-7 net_lat: 18
  L1TCache-3 -> Directory-0 net_lat: 16
  L1TCache-3 -> Directory-1 net_lat: 16
  L1TCache-3 -> Directory-2 net_lat: 16
  L1TCache-3 -> Directory-3 net_lat: 16

L1TCache-4 Network Latencies
  L1TCache-4 -> L1TCache-0 net_lat: 3
  L1TCache-4 -> L1TCache-1 net_lat: 3
  L1TCache-4 -> L1TCache-2 net_lat: 3
  L1TCache-4 -> L1TCache-3 net_lat: 3
  L1TCache-4 -> L1TCache-5 net_lat: 3
  L1TCache-4 -> L1TCache-6 net_lat: 3
  L1TCache-4 -> L1TCache-7 net_lat: 3
  L1TCache-4 -> L2TCache-0 net_lat: 3
  L1TCache-4 -> L2TCache-1 net_lat: 3
  L1TCache-4 -> L2TCache-2 net_lat: 3
  L1TCache-4 -> L2TCache-3 net_lat: 3
  L1TCache-4 -> L2Cache-0 net_lat: 18
  L1TCache-4 -> L2Cache-1 net_lat: 18
  L1TCache-4 -> L2Cache-2 net_lat: 18
  L1TCache-4 -> L2Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-0 net_lat: 18
  L1TCache-4 -> L1Cache-1 net_lat: 16
  L1TCache-4 -> L1Cache-2 net_lat: 18
  L1TCache-4 -> L1Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-4 net_lat: 18
  L1TCache-4 -> L1Cache-5 net_lat: 18
  L1TCache-4 -> L1Cache-6 net_lat: 18
  L1TCache-4 -> L1Cache-7 net_lat: 18
  L1TCache-4 -> Directory-0 net_lat: 16
  L1TCache-4 -> Directory-1 net_lat: 16
  L1TCache-4 -> Directory-2 net_lat: 16
  L1TCache-4 -> Directory-3 net_lat: 16

L1TCache-5 Network Latencies
  L1TCache-5 -> L1TCache-0 net_lat: 3
  L1TCache-5 -> L1TCache-1 net_lat: 3
  L1TCache-5 -> L1TCache-2 net_lat: 3
  L1TCache-5 -> L1TCache-3 net_lat: 3
  L1TCache-5 -> L1TCache-4 net_lat: 3
  L1TCache-5 -> L1TCache-6 net_lat: 3
  L1TCache-5 -> L1TCache-7 net_lat: 3
  L1TCache-5 -> L2TCache-0 net_lat: 3
  L1TCache-5 -> L2TCache-1 net_lat: 3
  L1TCache-5 -> L2TCache-2 net_lat: 3
  L1TCache-5 -> L2TCache-3 net_lat: 3
  L1TCache-5 -> L2Cache-0 net_lat: 18
  L1TCache-5 -> L2Cache-1 net_lat: 18
  L1TCache-5 -> L2Cache-2 net_lat: 18
  L1TCache-5 -> L2Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-0 net_lat: 18
  L1TCache-5 -> L1Cache-1 net_lat: 16
  L1TCache-5 -> L1Cache-2 net_lat: 18
  L1TCache-5 -> L1Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-4 net_lat: 18
  L1TCache-5 -> L1Cache-5 net_lat: 18
  L1TCache-5 -> L1Cache-6 net_lat: 18
  L1TCache-5 -> L1Cache-7 net_lat: 18
  L1TCache-5 -> Directory-0 net_lat: 16
  L1TCache-5 -> Directory-1 net_lat: 16
  L1TCache-5 -> Directory-2 net_lat: 16
  L1TCache-5 -> Directory-3 net_lat: 16

L1TCache-6 Network Latencies
  L1TCache-6 -> L1TCache-0 net_lat: 3
  L1TCache-6 -> L1TCache-1 net_lat: 3
  L1TCache-6 -> L1TCache-2 net_lat: 3
  L1TCache-6 -> L1TCache-3 net_lat: 3
  L1TCache-6 -> L1TCache-4 net_lat: 3
  L1TCache-6 -> L1TCache-5 net_lat: 3
  L1TCache-6 -> L1TCache-7 net_lat: 3
  L1TCache-6 -> L2TCache-0 net_lat: 3
  L1TCache-6 -> L2TCache-1 net_lat: 3
  L1TCache-6 -> L2TCache-2 net_lat: 3
  L1TCache-6 -> L2TCache-3 net_lat: 3
  L1TCache-6 -> L2Cache-0 net_lat: 18
  L1TCache-6 -> L2Cache-1 net_lat: 18
  L1TCache-6 -> L2Cache-2 net_lat: 18
  L1TCache-6 -> L2Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-0 net_lat: 18
  L1TCache-6 -> L1Cache-1 net_lat: 16
  L1TCache-6 -> L1Cache-2 net_lat: 18
  L1TCache-6 -> L1Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-4 net_lat: 18
  L1TCache-6 -> L1Cache-5 net_lat: 18
  L1TCache-6 -> L1Cache-6 net_lat: 18
  L1TCache-6 -> L1Cache-7 net_lat: 18
  L1TCache-6 -> Directory-0 net_lat: 16
  L1TCache-6 -> Directory-1 net_lat: 16
  L1TCache-6 -> Directory-2 net_lat: 16
  L1TCache-6 -> Directory-3 net_lat: 16

L1TCache-7 Network Latencies
  L1TCache-7 -> L1TCache-0 net_lat: 3
  L1TCache-7 -> L1TCache-1 net_lat: 3
  L1TCache-7 -> L1TCache-2 net_lat: 3
  L1TCache-7 -> L1TCache-3 net_lat: 3
  L1TCache-7 -> L1TCache-4 net_lat: 3
  L1TCache-7 -> L1TCache-5 net_lat: 3
  L1TCache-7 -> L1TCache-6 net_lat: 3
  L1TCache-7 -> L2TCache-0 net_lat: 3
  L1TCache-7 -> L2TCache-1 net_lat: 3
  L1TCache-7 -> L2TCache-2 net_lat: 3
  L1TCache-7 -> L2TCache-3 net_lat: 3
  L1TCache-7 -> L2Cache-0 net_lat: 18
  L1TCache-7 -> L2Cache-1 net_lat: 18
  L1TCache-7 -> L2Cache-2 net_lat: 18
  L1TCache-7 -> L2Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-0 net_lat: 18
  L1TCache-7 -> L1Cache-1 net_lat: 16
  L1TCache-7 -> L1Cache-2 net_lat: 18
  L1TCache-7 -> L1Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-4 net_lat: 18
  L1TCache-7 -> L1Cache-5 net_lat: 18
  L1TCache-7 -> L1Cache-6 net_lat: 18
  L1TCache-7 -> L1Cache-7 net_lat: 18
  L1TCache-7 -> Directory-0 net_lat: 16
  L1TCache-7 -> Directory-1 net_lat: 16
  L1TCache-7 -> Directory-2 net_lat: 16
  L1TCache-7 -> Directory-3 net_lat: 16

L2TCache-0 Network Latencies
  L2TCache-0 -> L1TCache-0 net_lat: 3
  L2TCache-0 -> L1TCache-1 net_lat: 3
  L2TCache-0 -> L1TCache-2 net_lat: 3
  L2TCache-0 -> L1TCache-3 net_lat: 3
  L2TCache-0 -> L1TCache-4 net_lat: 3
  L2TCache-0 -> L1TCache-5 net_lat: 3
  L2TCache-0 -> L1TCache-6 net_lat: 3
  L2TCache-0 -> L1TCache-7 net_lat: 3
  L2TCache-0 -> L2TCache-1 net_lat: 3
  L2TCache-0 -> L2TCache-2 net_lat: 3
  L2TCache-0 -> L2TCache-3 net_lat: 3
  L2TCache-0 -> L2Cache-0 net_lat: 18
  L2TCache-0 -> L2Cache-1 net_lat: 18
  L2TCache-0 -> L2Cache-2 net_lat: 18
  L2TCache-0 -> L2Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-0 net_lat: 18
  L2TCache-0 -> L1Cache-1 net_lat: 16
  L2TCache-0 -> L1Cache-2 net_lat: 18
  L2TCache-0 -> L1Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-4 net_lat: 18
  L2TCache-0 -> L1Cache-5 net_lat: 18
  L2TCache-0 -> L1Cache-6 net_lat: 18
  L2TCache-0 -> L1Cache-7 net_lat: 18
  L2TCache-0 -> Directory-0 net_lat: 16
  L2TCache-0 -> Directory-1 net_lat: 16
  L2TCache-0 -> Directory-2 net_lat: 16
  L2TCache-0 -> Directory-3 net_lat: 16

L2TCache-1 Network Latencies
  L2TCache-1 -> L1TCache-0 net_lat: 3
  L2TCache-1 -> L1TCache-1 net_lat: 3
  L2TCache-1 -> L1TCache-2 net_lat: 3
  L2TCache-1 -> L1TCache-3 net_lat: 3
  L2TCache-1 -> L1TCache-4 net_lat: 3
  L2TCache-1 -> L1TCache-5 net_lat: 3
  L2TCache-1 -> L1TCache-6 net_lat: 3
  L2TCache-1 -> L1TCache-7 net_lat: 3
  L2TCache-1 -> L2TCache-0 net_lat: 3
  L2TCache-1 -> L2TCache-2 net_lat: 3
  L2TCache-1 -> L2TCache-3 net_lat: 3
  L2TCache-1 -> L2Cache-0 net_lat: 18
  L2TCache-1 -> L2Cache-1 net_lat: 18
  L2TCache-1 -> L2Cache-2 net_lat: 18
  L2TCache-1 -> L2Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-0 net_lat: 18
  L2TCache-1 -> L1Cache-1 net_lat: 16
  L2TCache-1 -> L1Cache-2 net_lat: 18
  L2TCache-1 -> L1Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-4 net_lat: 18
  L2TCache-1 -> L1Cache-5 net_lat: 18
  L2TCache-1 -> L1Cache-6 net_lat: 18
  L2TCache-1 -> L1Cache-7 net_lat: 18
  L2TCache-1 -> Directory-0 net_lat: 16
  L2TCache-1 -> Directory-1 net_lat: 16
  L2TCache-1 -> Directory-2 net_lat: 16
  L2TCache-1 -> Directory-3 net_lat: 16

L2TCache-2 Network Latencies
  L2TCache-2 -> L1TCache-0 net_lat: 3
  L2TCache-2 -> L1TCache-1 net_lat: 3
  L2TCache-2 -> L1TCache-2 net_lat: 3
  L2TCache-2 -> L1TCache-3 net_lat: 3
  L2TCache-2 -> L1TCache-4 net_lat: 3
  L2TCache-2 -> L1TCache-5 net_lat: 3
  L2TCache-2 -> L1TCache-6 net_lat: 3
  L2TCache-2 -> L1TCache-7 net_lat: 3
  L2TCache-2 -> L2TCache-0 net_lat: 3
  L2TCache-2 -> L2TCache-1 net_lat: 3
  L2TCache-2 -> L2TCache-3 net_lat: 3
  L2TCache-2 -> L2Cache-0 net_lat: 18
  L2TCache-2 -> L2Cache-1 net_lat: 18
  L2TCache-2 -> L2Cache-2 net_lat: 18
  L2TCache-2 -> L2Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-0 net_lat: 18
  L2TCache-2 -> L1Cache-1 net_lat: 16
  L2TCache-2 -> L1Cache-2 net_lat: 18
  L2TCache-2 -> L1Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-4 net_lat: 18
  L2TCache-2 -> L1Cache-5 net_lat: 18
  L2TCache-2 -> L1Cache-6 net_lat: 18
  L2TCache-2 -> L1Cache-7 net_lat: 18
  L2TCache-2 -> Directory-0 net_lat: 16
  L2TCache-2 -> Directory-1 net_lat: 16
  L2TCache-2 -> Directory-2 net_lat: 16
  L2TCache-2 -> Directory-3 net_lat: 16

L2TCache-3 Network Latencies
  L2TCache-3 -> L1TCache-0 net_lat: 3
  L2TCache-3 -> L1TCache-1 net_lat: 3
  L2TCache-3 -> L1TCache-2 net_lat: 3
  L2TCache-3 -> L1TCache-3 net_lat: 3
  L2TCache-3 -> L1TCache-4 net_lat: 3
  L2TCache-3 -> L1TCache-5 net_lat: 3
  L2TCache-3 -> L1TCache-6 net_lat: 3
  L2TCache-3 -> L1TCache-7 net_lat: 3
  L2TCache-3 -> L2TCache-0 net_lat: 3
  L2TCache-3 -> L2TCache-1 net_lat: 3
  L2TCache-3 -> L2TCache-2 net_lat: 3
  L2TCache-3 -> L2Cache-0 net_lat: 18
  L2TCache-3 -> L2Cache-1 net_lat: 18
  L2TCache-3 -> L2Cache-2 net_lat: 18
  L2TCache-3 -> L2Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-0 net_lat: 18
  L2TCache-3 -> L1Cache-1 net_lat: 16
  L2TCache-3 -> L1Cache-2 net_lat: 18
  L2TCache-3 -> L1Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-4 net_lat: 18
  L2TCache-3 -> L1Cache-5 net_lat: 18
  L2TCache-3 -> L1Cache-6 net_lat: 18
  L2TCache-3 -> L1Cache-7 net_lat: 18
  L2TCache-3 -> Directory-0 net_lat: 16
  L2TCache-3 -> Directory-1 net_lat: 16
  L2TCache-3 -> Directory-2 net_lat: 16
  L2TCache-3 -> Directory-3 net_lat: 16

L2Cache-0 Network Latencies
  L2Cache-0 -> L1TCache-0 net_lat: 18
  L2Cache-0 -> L1TCache-1 net_lat: 18
  L2Cache-0 -> L1TCache-2 net_lat: 18
  L2Cache-0 -> L1TCache-3 net_lat: 18
  L2Cache-0 -> L1TCache-4 net_lat: 18
  L2Cache-0 -> L1TCache-5 net_lat: 18
  L2Cache-0 -> L1TCache-6 net_lat: 18
  L2Cache-0 -> L1TCache-7 net_lat: 18
  L2Cache-0 -> L2TCache-0 net_lat: 18
  L2Cache-0 -> L2TCache-1 net_lat: 18
  L2Cache-0 -> L2TCache-2 net_lat: 18
  L2Cache-0 -> L2TCache-3 net_lat: 18
  L2Cache-0 -> L2Cache-1 net_lat: 11
  L2Cache-0 -> L2Cache-2 net_lat: 11
  L2Cache-0 -> L2Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-0 net_lat: 7
  L2Cache-0 -> L1Cache-1 net_lat: 9
  L2Cache-0 -> L1Cache-2 net_lat: 11
  L2Cache-0 -> L1Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-4 net_lat: 7
  L2Cache-0 -> L1Cache-5 net_lat: 11
  L2Cache-0 -> L1Cache-6 net_lat: 11
  L2Cache-0 -> L1Cache-7 net_lat: 11
  L2Cache-0 -> Directory-0 net_lat: 5
  L2Cache-0 -> Directory-1 net_lat: 9
  L2Cache-0 -> Directory-2 net_lat: 9
  L2Cache-0 -> Directory-3 net_lat: 9

L2Cache-1 Network Latencies
  L2Cache-1 -> L1TCache-0 net_lat: 18
  L2Cache-1 -> L1TCache-1 net_lat: 18
  L2Cache-1 -> L1TCache-2 net_lat: 18
  L2Cache-1 -> L1TCache-3 net_lat: 18
  L2Cache-1 -> L1TCache-4 net_lat: 18
  L2Cache-1 -> L1TCache-5 net_lat: 18
  L2Cache-1 -> L1TCache-6 net_lat: 18
  L2Cache-1 -> L1TCache-7 net_lat: 18
  L2Cache-1 -> L2TCache-0 net_lat: 18
  L2Cache-1 -> L2TCache-1 net_lat: 18
  L2Cache-1 -> L2TCache-2 net_lat: 18
  L2Cache-1 -> L2TCache-3 net_lat: 18
  L2Cache-1 -> L2Cache-0 net_lat: 11
  L2Cache-1 -> L2Cache-2 net_lat: 11
  L2Cache-1 -> L2Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-0 net_lat: 11
  L2Cache-1 -> L1Cache-1 net_lat: 5
  L2Cache-1 -> L1Cache-2 net_lat: 11
  L2Cache-1 -> L1Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-4 net_lat: 11
  L2Cache-1 -> L1Cache-5 net_lat: 7
  L2Cache-1 -> L1Cache-6 net_lat: 11
  L2Cache-1 -> L1Cache-7 net_lat: 11
  L2Cache-1 -> Directory-0 net_lat: 9
  L2Cache-1 -> Directory-1 net_lat: 5
  L2Cache-1 -> Directory-2 net_lat: 9
  L2Cache-1 -> Directory-3 net_lat: 9

L2Cache-2 Network Latencies
  L2Cache-2 -> L1TCache-0 net_lat: 18
  L2Cache-2 -> L1TCache-1 net_lat: 18
  L2Cache-2 -> L1TCache-2 net_lat: 18
  L2Cache-2 -> L1TCache-3 net_lat: 18
  L2Cache-2 -> L1TCache-4 net_lat: 18
  L2Cache-2 -> L1TCache-5 net_lat: 18
  L2Cache-2 -> L1TCache-6 net_lat: 18
  L2Cache-2 -> L1TCache-7 net_lat: 18
  L2Cache-2 -> L2TCache-0 net_lat: 18
  L2Cache-2 -> L2TCache-1 net_lat: 18
  L2Cache-2 -> L2TCache-2 net_lat: 18
  L2Cache-2 -> L2TCache-3 net_lat: 18
  L2Cache-2 -> L2Cache-0 net_lat: 11
  L2Cache-2 -> L2Cache-1 net_lat: 11
  L2Cache-2 -> L2Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-0 net_lat: 11
  L2Cache-2 -> L1Cache-1 net_lat: 9
  L2Cache-2 -> L1Cache-2 net_lat: 7
  L2Cache-2 -> L1Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-4 net_lat: 11
  L2Cache-2 -> L1Cache-5 net_lat: 11
  L2Cache-2 -> L1Cache-6 net_lat: 7
  L2Cache-2 -> L1Cache-7 net_lat: 11
  L2Cache-2 -> Directory-0 net_lat: 9
  L2Cache-2 -> Directory-1 net_lat: 9
  L2Cache-2 -> Directory-2 net_lat: 5
  L2Cache-2 -> Directory-3 net_lat: 9

L2Cache-3 Network Latencies
  L2Cache-3 -> L1TCache-0 net_lat: 18
  L2Cache-3 -> L1TCache-1 net_lat: 18
  L2Cache-3 -> L1TCache-2 net_lat: 18
  L2Cache-3 -> L1TCache-3 net_lat: 18
  L2Cache-3 -> L1TCache-4 net_lat: 18
  L2Cache-3 -> L1TCache-5 net_lat: 18
  L2Cache-3 -> L1TCache-6 net_lat: 18
  L2Cache-3 -> L1TCache-7 net_lat: 18
  L2Cache-3 -> L2TCache-0 net_lat: 18
  L2Cache-3 -> L2TCache-1 net_lat: 18
  L2Cache-3 -> L2TCache-2 net_lat: 18
  L2Cache-3 -> L2TCache-3 net_lat: 18
  L2Cache-3 -> L2Cache-0 net_lat: 11
  L2Cache-3 -> L2Cache-1 net_lat: 11
  L2Cache-3 -> L2Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-0 net_lat: 11
  L2Cache-3 -> L1Cache-1 net_lat: 9
  L2Cache-3 -> L1Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-3 net_lat: 7
  L2Cache-3 -> L1Cache-4 net_lat: 11
  L2Cache-3 -> L1Cache-5 net_lat: 11
  L2Cache-3 -> L1Cache-6 net_lat: 11
  L2Cache-3 -> L1Cache-7 net_lat: 7
  L2Cache-3 -> Directory-0 net_lat: 9
  L2Cache-3 -> Directory-1 net_lat: 9
  L2Cache-3 -> Directory-2 net_lat: 9
  L2Cache-3 -> Directory-3 net_lat: 5

L1Cache-0 Network Latencies
  L1Cache-0 -> L1TCache-0 net_lat: 18
  L1Cache-0 -> L1TCache-1 net_lat: 18
  L1Cache-0 -> L1TCache-2 net_lat: 18
  L1Cache-0 -> L1TCache-3 net_lat: 18
  L1Cache-0 -> L1TCache-4 net_lat: 18
  L1Cache-0 -> L1TCache-5 net_lat: 18
  L1Cache-0 -> L1TCache-6 net_lat: 18
  L1Cache-0 -> L1TCache-7 net_lat: 18
  L1Cache-0 -> L2TCache-0 net_lat: 18
  L1Cache-0 -> L2TCache-1 net_lat: 18
  L1Cache-0 -> L2TCache-2 net_lat: 18
  L1Cache-0 -> L2TCache-3 net_lat: 18
  L1Cache-0 -> L2Cache-0 net_lat: 7
  L1Cache-0 -> L2Cache-1 net_lat: 11
  L1Cache-0 -> L2Cache-2 net_lat: 11
  L1Cache-0 -> L2Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-1 net_lat: 9
  L1Cache-0 -> L1Cache-2 net_lat: 11
  L1Cache-0 -> L1Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-4 net_lat: 7
  L1Cache-0 -> L1Cache-5 net_lat: 11
  L1Cache-0 -> L1Cache-6 net_lat: 11
  L1Cache-0 -> L1Cache-7 net_lat: 11
  L1Cache-0 -> Directory-0 net_lat: 5
  L1Cache-0 -> Directory-1 net_lat: 9
  L1Cache-0 -> Directory-2 net_lat: 9
  L1Cache-0 -> Directory-3 net_lat: 9

L1Cache-1 Network Latencies
  L1Cache-1 -> L1TCache-0 net_lat: 16
  L1Cache-1 -> L1TCache-1 net_lat: 16
  L1Cache-1 -> L1TCache-2 net_lat: 16
  L1Cache-1 -> L1TCache-3 net_lat: 16
  L1Cache-1 -> L1TCache-4 net_lat: 16
  L1Cache-1 -> L1TCache-5 net_lat: 16
  L1Cache-1 -> L1TCache-6 net_lat: 16
  L1Cache-1 -> L1TCache-7 net_lat: 16
  L1Cache-1 -> L2TCache-0 net_lat: 16
  L1Cache-1 -> L2TCache-1 net_lat: 16
  L1Cache-1 -> L2TCache-2 net_lat: 16
  L1Cache-1 -> L2TCache-3 net_lat: 16
  L1Cache-1 -> L2Cache-0 net_lat: 9
  L1Cache-1 -> L2Cache-1 net_lat: 5
  L1Cache-1 -> L2Cache-2 net_lat: 9
  L1Cache-1 -> L2Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-0 net_lat: 9
  L1Cache-1 -> L1Cache-2 net_lat: 9
  L1Cache-1 -> L1Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-4 net_lat: 9
  L1Cache-1 -> L1Cache-5 net_lat: 5
  L1Cache-1 -> L1Cache-6 net_lat: 9
  L1Cache-1 -> L1Cache-7 net_lat: 9
  L1Cache-1 -> Directory-0 net_lat: 7
  L1Cache-1 -> Directory-1 net_lat: 3
  L1Cache-1 -> Directory-2 net_lat: 7
  L1Cache-1 -> Directory-3 net_lat: 7

L1Cache-2 Network Latencies
  L1Cache-2 -> L1TCache-0 net_lat: 18
  L1Cache-2 -> L1TCache-1 net_lat: 18
  L1Cache-2 -> L1TCache-2 net_lat: 18
  L1Cache-2 -> L1TCache-3 net_lat: 18
  L1Cache-2 -> L1TCache-4 net_lat: 18
  L1Cache-2 -> L1TCache-5 net_lat: 18
  L1Cache-2 -> L1TCache-6 net_lat: 18
  L1Cache-2 -> L1TCache-7 net_lat: 18
  L1Cache-2 -> L2TCache-0 net_lat: 18
  L1Cache-2 -> L2TCache-1 net_lat: 18
  L1Cache-2 -> L2TCache-2 net_lat: 18
  L1Cache-2 -> L2TCache-3 net_lat: 18
  L1Cache-2 -> L2Cache-0 net_lat: 11
  L1Cache-2 -> L2Cache-1 net_lat: 11
  L1Cache-2 -> L2Cache-2 net_lat: 7
  L1Cache-2 -> L2Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-0 net_lat: 11
  L1Cache-2 -> L1Cache-1 net_lat: 9
  L1Cache-2 -> L1Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-4 net_lat: 11
  L1Cache-2 -> L1Cache-5 net_lat: 11
  L1Cache-2 -> L1Cache-6 net_lat: 7
  L1Cache-2 -> L1Cache-7 net_lat: 11
  L1Cache-2 -> Directory-0 net_lat: 9
  L1Cache-2 -> Directory-1 net_lat: 9
  L1Cache-2 -> Directory-2 net_lat: 5
  L1Cache-2 -> Directory-3 net_lat: 9

L1Cache-3 Network Latencies
  L1Cache-3 -> L1TCache-0 net_lat: 18
  L1Cache-3 -> L1TCache-1 net_lat: 18
  L1Cache-3 -> L1TCache-2 net_lat: 18
  L1Cache-3 -> L1TCache-3 net_lat: 18
  L1Cache-3 -> L1TCache-4 net_lat: 18
  L1Cache-3 -> L1TCache-5 net_lat: 18
  L1Cache-3 -> L1TCache-6 net_lat: 18
  L1Cache-3 -> L1TCache-7 net_lat: 18
  L1Cache-3 -> L2TCache-0 net_lat: 18
  L1Cache-3 -> L2TCache-1 net_lat: 18
  L1Cache-3 -> L2TCache-2 net_lat: 18
  L1Cache-3 -> L2TCache-3 net_lat: 18
  L1Cache-3 -> L2Cache-0 net_lat: 11
  L1Cache-3 -> L2Cache-1 net_lat: 11
  L1Cache-3 -> L2Cache-2 net_lat: 11
  L1Cache-3 -> L2Cache-3 net_lat: 7
  L1Cache-3 -> L1Cache-0 net_lat: 11
  L1Cache-3 -> L1Cache-1 net_lat: 9
  L1Cache-3 -> L1Cache-2 net_lat: 11
  L1Cache-3 -> L1Cache-4 net_lat: 11
  L1Cache-3 -> L1Cache-5 net_lat: 11
  L1Cache-3 -> L1Cache-6 net_lat: 11
  L1Cache-3 -> L1Cache-7 net_lat: 7
  L1Cache-3 -> Directory-0 net_lat: 9
  L1Cache-3 -> Directory-1 net_lat: 9
  L1Cache-3 -> Directory-2 net_lat: 9
  L1Cache-3 -> Directory-3 net_lat: 5

L1Cache-4 Network Latencies
  L1Cache-4 -> L1TCache-0 net_lat: 18
  L1Cache-4 -> L1TCache-1 net_lat: 18
  L1Cache-4 -> L1TCache-2 net_lat: 18
  L1Cache-4 -> L1TCache-3 net_lat: 18
  L1Cache-4 -> L1TCache-4 net_lat: 18
  L1Cache-4 -> L1TCache-5 net_lat: 18
  L1Cache-4 -> L1TCache-6 net_lat: 18
  L1Cache-4 -> L1TCache-7 net_lat: 18
  L1Cache-4 -> L2TCache-0 net_lat: 18
  L1Cache-4 -> L2TCache-1 net_lat: 18
  L1Cache-4 -> L2TCache-2 net_lat: 18
  L1Cache-4 -> L2TCache-3 net_lat: 18
  L1Cache-4 -> L2Cache-0 net_lat: 7
  L1Cache-4 -> L2Cache-1 net_lat: 11
  L1Cache-4 -> L2Cache-2 net_lat: 11
  L1Cache-4 -> L2Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-0 net_lat: 7
  L1Cache-4 -> L1Cache-1 net_lat: 9
  L1Cache-4 -> L1Cache-2 net_lat: 11
  L1Cache-4 -> L1Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-5 net_lat: 11
  L1Cache-4 -> L1Cache-6 net_lat: 11
  L1Cache-4 -> L1Cache-7 net_lat: 11
  L1Cache-4 -> Directory-0 net_lat: 5
  L1Cache-4 -> Directory-1 net_lat: 9
  L1Cache-4 -> Directory-2 net_lat: 9
  L1Cache-4 -> Directory-3 net_lat: 9

L1Cache-5 Network Latencies
  L1Cache-5 -> L1TCache-0 net_lat: 18
  L1Cache-5 -> L1TCache-1 net_lat: 18
  L1Cache-5 -> L1TCache-2 net_lat: 18
  L1Cache-5 -> L1TCache-3 net_lat: 18
  L1Cache-5 -> L1TCache-4 net_lat: 18
  L1Cache-5 -> L1TCache-5 net_lat: 18
  L1Cache-5 -> L1TCache-6 net_lat: 18
  L1Cache-5 -> L1TCache-7 net_lat: 18
  L1Cache-5 -> L2TCache-0 net_lat: 18
  L1Cache-5 -> L2TCache-1 net_lat: 18
  L1Cache-5 -> L2TCache-2 net_lat: 18
  L1Cache-5 -> L2TCache-3 net_lat: 18
  L1Cache-5 -> L2Cache-0 net_lat: 11
  L1Cache-5 -> L2Cache-1 net_lat: 7
  L1Cache-5 -> L2Cache-2 net_lat: 11
  L1Cache-5 -> L2Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-0 net_lat: 11
  L1Cache-5 -> L1Cache-1 net_lat: 5
  L1Cache-5 -> L1Cache-2 net_lat: 11
  L1Cache-5 -> L1Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-4 net_lat: 11
  L1Cache-5 -> L1Cache-6 net_lat: 11
  L1Cache-5 -> L1Cache-7 net_lat: 11
  L1Cache-5 -> Directory-0 net_lat: 9
  L1Cache-5 -> Directory-1 net_lat: 5
  L1Cache-5 -> Directory-2 net_lat: 9
  L1Cache-5 -> Directory-3 net_lat: 9

L1Cache-6 Network Latencies
  L1Cache-6 -> L1TCache-0 net_lat: 18
  L1Cache-6 -> L1TCache-1 net_lat: 18
  L1Cache-6 -> L1TCache-2 net_lat: 18
  L1Cache-6 -> L1TCache-3 net_lat: 18
  L1Cache-6 -> L1TCache-4 net_lat: 18
  L1Cache-6 -> L1TCache-5 net_lat: 18
  L1Cache-6 -> L1TCache-6 net_lat: 18
  L1Cache-6 -> L1TCache-7 net_lat: 18
  L1Cache-6 -> L2TCache-0 net_lat: 18
  L1Cache-6 -> L2TCache-1 net_lat: 18
  L1Cache-6 -> L2TCache-2 net_lat: 18
  L1Cache-6 -> L2TCache-3 net_lat: 18
  L1Cache-6 -> L2Cache-0 net_lat: 11
  L1Cache-6 -> L2Cache-1 net_lat: 11
  L1Cache-6 -> L2Cache-2 net_lat: 7
  L1Cache-6 -> L2Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-0 net_lat: 11
  L1Cache-6 -> L1Cache-1 net_lat: 9
  L1Cache-6 -> L1Cache-2 net_lat: 7
  L1Cache-6 -> L1Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-4 net_lat: 11
  L1Cache-6 -> L1Cache-5 net_lat: 11
  L1Cache-6 -> L1Cache-7 net_lat: 11
  L1Cache-6 -> Directory-0 net_lat: 9
  L1Cache-6 -> Directory-1 net_lat: 9
  L1Cache-6 -> Directory-2 net_lat: 5
  L1Cache-6 -> Directory-3 net_lat: 9

L1Cache-7 Network Latencies
  L1Cache-7 -> L1TCache-0 net_lat: 18
  L1Cache-7 -> L1TCache-1 net_lat: 18
  L1Cache-7 -> L1TCache-2 net_lat: 18
  L1Cache-7 -> L1TCache-3 net_lat: 18
  L1Cache-7 -> L1TCache-4 net_lat: 18
  L1Cache-7 -> L1TCache-5 net_lat: 18
  L1Cache-7 -> L1TCache-6 net_lat: 18
  L1Cache-7 -> L1TCache-7 net_lat: 18
  L1Cache-7 -> L2TCache-0 net_lat: 18
  L1Cache-7 -> L2TCache-1 net_lat: 18
  L1Cache-7 -> L2TCache-2 net_lat: 18
  L1Cache-7 -> L2TCache-3 net_lat: 18
  L1Cache-7 -> L2Cache-0 net_lat: 11
  L1Cache-7 -> L2Cache-1 net_lat: 11
  L1Cache-7 -> L2Cache-2 net_lat: 11
  L1Cache-7 -> L2Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-0 net_lat: 11
  L1Cache-7 -> L1Cache-1 net_lat: 9
  L1Cache-7 -> L1Cache-2 net_lat: 11
  L1Cache-7 -> L1Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-4 net_lat: 11
  L1Cache-7 -> L1Cache-5 net_lat: 11
  L1Cache-7 -> L1Cache-6 net_lat: 11
  L1Cache-7 -> Directory-0 net_lat: 9
  L1Cache-7 -> Directory-1 net_lat: 9
  L1Cache-7 -> Directory-2 net_lat: 9
  L1Cache-7 -> Directory-3 net_lat: 5

Directory-0 Network Latencies
  Directory-0 -> L1TCache-0 net_lat: 16
  Directory-0 -> L1TCache-1 net_lat: 16
  Directory-0 -> L1TCache-2 net_lat: 16
  Directory-0 -> L1TCache-3 net_lat: 16
  Directory-0 -> L1TCache-4 net_lat: 16
  Directory-0 -> L1TCache-5 net_lat: 16
  Directory-0 -> L1TCache-6 net_lat: 16
  Directory-0 -> L1TCache-7 net_lat: 16
  Directory-0 -> L2TCache-0 net_lat: 16
  Directory-0 -> L2TCache-1 net_lat: 16
  Directory-0 -> L2TCache-2 net_lat: 16
  Directory-0 -> L2TCache-3 net_lat: 16
  Directory-0 -> L2Cache-0 net_lat: 5
  Directory-0 -> L2Cache-1 net_lat: 9
  Directory-0 -> L2Cache-2 net_lat: 9
  Directory-0 -> L2Cache-3 net_lat: 9
  Directory-0 -> L1Cache-0 net_lat: 5
  Directory-0 -> L1Cache-1 net_lat: 7
  Directory-0 -> L1Cache-2 net_lat: 9
  Directory-0 -> L1Cache-3 net_lat: 9
  Directory-0 -> L1Cache-4 net_lat: 5
  Directory-0 -> L1Cache-5 net_lat: 9
  Directory-0 -> L1Cache-6 net_lat: 9
  Directory-0 -> L1Cache-7 net_lat: 9
  Directory-0 -> Directory-1 net_lat: 7
  Directory-0 -> Directory-2 net_lat: 7
  Directory-0 -> Directory-3 net_lat: 7

Directory-1 Network Latencies
  Directory-1 -> L1TCache-0 net_lat: 16
  Directory-1 -> L1TCache-1 net_lat: 16
  Directory-1 -> L1TCache-2 net_lat: 16
  Directory-1 -> L1TCache-3 net_lat: 16
  Directory-1 -> L1TCache-4 net_lat: 16
  Directory-1 -> L1TCache-5 net_lat: 16
  Directory-1 -> L1TCache-6 net_lat: 16
  Directory-1 -> L1TCache-7 net_lat: 16
  Directory-1 -> L2TCache-0 net_lat: 16
  Directory-1 -> L2TCache-1 net_lat: 16
  Directory-1 -> L2TCache-2 net_lat: 16
  Directory-1 -> L2TCache-3 net_lat: 16
  Directory-1 -> L2Cache-0 net_lat: 9
  Directory-1 -> L2Cache-1 net_lat: 5
  Directory-1 -> L2Cache-2 net_lat: 9
  Directory-1 -> L2Cache-3 net_lat: 9
  Directory-1 -> L1Cache-0 net_lat: 9
  Directory-1 -> L1Cache-1 net_lat: 3
  Directory-1 -> L1Cache-2 net_lat: 9
  Directory-1 -> L1Cache-3 net_lat: 9
  Directory-1 -> L1Cache-4 net_lat: 9
  Directory-1 -> L1Cache-5 net_lat: 5
  Directory-1 -> L1Cache-6 net_lat: 9
  Directory-1 -> L1Cache-7 net_lat: 9
  Directory-1 -> Directory-0 net_lat: 7
  Directory-1 -> Directory-2 net_lat: 7
  Directory-1 -> Directory-3 net_lat: 7

Directory-2 Network Latencies
  Directory-2 -> L1TCache-0 net_lat: 16
  Directory-2 -> L1TCache-1 net_lat: 16
  Directory-2 -> L1TCache-2 net_lat: 16
  Directory-2 -> L1TCache-3 net_lat: 16
  Directory-2 -> L1TCache-4 net_lat: 16
  Directory-2 -> L1TCache-5 net_lat: 16
  Directory-2 -> L1TCache-6 net_lat: 16
  Directory-2 -> L1TCache-7 net_lat: 16
  Directory-2 -> L2TCache-0 net_lat: 16
  Directory-2 -> L2TCache-1 net_lat: 16
  Directory-2 -> L2TCache-2 net_lat: 16
  Directory-2 -> L2TCache-3 net_lat: 16
  Directory-2 -> L2Cache-0 net_lat: 9
  Directory-2 -> L2Cache-1 net_lat: 9
  Directory-2 -> L2Cache-2 net_lat: 5
  Directory-2 -> L2Cache-3 net_lat: 9
  Directory-2 -> L1Cache-0 net_lat: 9
  Directory-2 -> L1Cache-1 net_lat: 7
  Directory-2 -> L1Cache-2 net_lat: 5
  Directory-2 -> L1Cache-3 net_lat: 9
  Directory-2 -> L1Cache-4 net_lat: 9
  Directory-2 -> L1Cache-5 net_lat: 9
  Directory-2 -> L1Cache-6 net_lat: 5
  Directory-2 -> L1Cache-7 net_lat: 9
  Directory-2 -> Directory-0 net_lat: 7
  Directory-2 -> Directory-1 net_lat: 7
  Directory-2 -> Directory-3 net_lat: 7

Directory-3 Network Latencies
  Directory-3 -> L1TCache-0 net_lat: 16
  Directory-3 -> L1TCache-1 net_lat: 16
  Directory-3 -> L1TCache-2 net_lat: 16
  Directory-3 -> L1TCache-3 net_lat: 16
  Directory-3 -> L1TCache-4 net_lat: 16
  Directory-3 -> L1TCache-5 net_lat: 16
  Directory-3 -> L1TCache-6 net_lat: 16
  Directory-3 -> L1TCache-7 net_lat: 16
  Directory-3 -> L2TCache-0 net_lat: 16
  Directory-3 -> L2TCache-1 net_lat: 16
  Directory-3 -> L2TCache-2 net_lat: 16
  Directory-3 -> L2TCache-3 net_lat: 16
  Directory-3 -> L2Cache-0 net_lat: 9
  Directory-3 -> L2Cache-1 net_lat: 9
  Directory-3 -> L2Cache-2 net_lat: 9
  Directory-3 -> L2Cache-3 net_lat: 5
  Directory-3 -> L1Cache-0 net_lat: 9
  Directory-3 -> L1Cache-1 net_lat: 7
  Directory-3 -> L1Cache-2 net_lat: 9
  Directory-3 -> L1Cache-3 net_lat: 5
  Directory-3 -> L1Cache-4 net_lat: 9
  Directory-3 -> L1Cache-5 net_lat: 9
  Directory-3 -> L1Cache-6 net_lat: 9
  Directory-3 -> L1Cache-7 net_lat: 5
  Directory-3 -> Directory-0 net_lat: 7
  Directory-3 -> Directory-1 net_lat: 7
  Directory-3 -> Directory-2 net_lat: 7

--- End Topology Print ---
O3sim_ruby_multiplier: 1


Profiler Configuration
----------------------
periodic_stats_period: 1000000
LifetimeTrace Configuration
----------------------
----------------------

================ End System Configuration Print ================

Testing clear stats...Done.
src/macsim.cc:316: (I=0  C=0):  initialize cores (1/7/0)
src/macsim.cc:638: (I=0  C=0):  Clock LCM           : 2
src/macsim.cc:639: (I=0  C=0):  CPU clock frequency : 2 GHz 1
src/macsim.cc:640: (I=0  C=0):  GPU clock frequency : 2 GHz 1
src/macsim.cc:641: (I=0  C=0):  L3  clock frequency : 2 GHz 1
src/macsim.cc:642: (I=0  C=0):  NOC clock frequency : 2 GHz 1
src/macsim.cc:643: (I=0  C=0):  MC  clock frequency : 2 GHz 1
src/macsim.cc:644: (I=0  C=0):  ACC  clock frequency : 2 GHz 1
src/process_manager.cc:434: (I=0  C=0):  setup_process:0 ../../../../Traces/small/b1/adpcm/trace.txt current_index:0 (1)
src/process_manager.cc:496: (I=0  C=0):  thread_count:8
src/trace_read.cc:1435: (I=0  C=2):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=0  C=2):  CPU halted after 2 cycles
src/trace_read.cc:1447: (I=0  C=2):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=29952):  DMA Done Activating 2
src/core.cc:425: (I=0  C=29952):  DMA halted after 29950 cycles
src/trace_read.cc:1447: (I=0  C=822191):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=823837):  ACC 2 halted after 793885 cycles
src/trace_read.cc:1447: (I=0  C=823838):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=855760):  DMA Done Activating 2
src/core.cc:425: (I=0  C=855760):  DMA halted after 31923 cycles
src/trace_read.cc:1447: (I=0  C=1678315):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=1679956):  ACC 2 halted after 824197 cycles
src/trace_read.cc:1447: (I=0  C=1679957):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=1711868):  DMA Done Activating 2
src/core.cc:425: (I=0  C=1711868):  DMA halted after 31912 cycles
src/trace_read.cc:1447: (I=0  C=2546292):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=2548513):  ACC 2 halted after 836646 cycles
src/trace_read.cc:1447: (I=0  C=2548514):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=2579798):  DMA Done Activating 2
src/core.cc:425: (I=0  C=2579798):  DMA halted after 31285 cycles
src/trace_read.cc:1447: (I=0  C=3410483):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=3412085):  ACC 2 halted after 832288 cycles
src/trace_read.cc:1447: (I=0  C=3412086):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=3444009):  DMA Done Activating 2
src/core.cc:425: (I=0  C=3444009):  DMA halted after 31924 cycles
src/trace_read.cc:1447: (I=0  C=4275471):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=4277111):  ACC 2 halted after 833103 cycles
src/trace_read.cc:1447: (I=0  C=4277112):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=4309055):  DMA Done Activating 2
src/core.cc:425: (I=0  C=4309055):  DMA halted after 31944 cycles
src/trace_read.cc:1447: (I=0  C=5138970):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=5140510):  ACC 2 halted after 831456 cycles
src/trace_read.cc:1447: (I=0  C=5140511):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=5172435):  DMA Done Activating 2
src/core.cc:425: (I=0  C=5172435):  DMA halted after 31925 cycles
src/trace_read.cc:1447: (I=0  C=6000741):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=6002291):  ACC 2 halted after 829857 cycles
src/trace_read.cc:1447: (I=0  C=6002292):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=6016585):  DMA Done Activating 2
src/core.cc:425: (I=0  C=6016585):  DMA halted after 14294 cycles
src/trace_read.cc:1435: (I=0  C=6312186):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=0  C=6313426):  ACC 2 halted after 296842 cycles
src/trace_read.cc:1447: (I=0  C=6313427):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=6313626):  DMA Done Activating 0
src/core.cc:425: (I=0  C=6313626):  DMA halted after 200 cycles
src/trace_read.cc:1435: (I=56369  C=6489262):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=56369  C=6489262):  CPU halted after 175636 cycles
src/trace_read.cc:1447: (I=56369  C=6489262):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=6492328):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=6492328):  DMA halted after 3067 cycles
src/trace_read.cc:1447: (I=56369  C=6710903):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=6711249):  ACC 3 halted after 218921 cycles
src/trace_read.cc:1447: (I=56369  C=6711250):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=6714346):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=6714346):  DMA halted after 3097 cycles
src/trace_read.cc:1447: (I=56369  C=6874442):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=6874794):  ACC 3 halted after 160449 cycles
src/trace_read.cc:1447: (I=56369  C=6874795):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=6877286):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=6877286):  DMA halted after 2492 cycles
src/trace_read.cc:1447: (I=56369  C=7038543):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7038977):  ACC 3 halted after 161692 cycles
src/trace_read.cc:1447: (I=56369  C=7038978):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7041519):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7041519):  DMA halted after 2542 cycles
src/trace_read.cc:1447: (I=56369  C=7201182):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7201704):  ACC 3 halted after 160186 cycles
src/trace_read.cc:1447: (I=56369  C=7201705):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7204174):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7204174):  DMA halted after 2470 cycles
src/trace_read.cc:1447: (I=56369  C=7366940):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7367257):  ACC 3 halted after 163084 cycles
src/trace_read.cc:1447: (I=56369  C=7367258):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7369756):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7369756):  DMA halted after 2499 cycles
src/trace_read.cc:1447: (I=56369  C=7530985):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7531364):  ACC 3 halted after 161609 cycles
src/trace_read.cc:1447: (I=56369  C=7531365):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7533837):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7533837):  DMA halted after 2473 cycles
src/trace_read.cc:1447: (I=56369  C=7694857):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7695296):  ACC 3 halted after 161460 cycles
src/trace_read.cc:1447: (I=56369  C=7695297):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7696638):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7696638):  DMA halted after 1342 cycles
src/trace_read.cc:1435: (I=56369  C=7748682):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=56369  C=7749025):  ACC 3 halted after 52388 cycles
src/trace_read.cc:1447: (I=56369  C=7749026):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7749371):  DMA Done Activating 0
src/core.cc:425: (I=56369  C=7749371):  DMA halted after 346 cycles
src/trace_read.cc:1435: (I=56372  C=7749377):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=56395  C=7749540):  CPU halted after 169 cycles
src/trace_read.cc:1447: (I=56395  C=7749540):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=7750573):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=7750573):  DMA halted after 1034 cycles
src/trace_read.cc:1447: (I=56395  C=8083991):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=8084695):  ACC 2 halted after 334123 cycles
src/trace_read.cc:1447: (I=56395  C=8084696):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=8085367):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=8085367):  DMA halted after 672 cycles
** Heartbeat for core[2]:        insts:1000000     cycles:8123813     seconds:255   -- 0.12 IPC (0.12 IPC) -- 0.00 KIPS (3.92 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:1000000     cycles:8123813     seconds:255   -- 0.12 IPC (0.12 IPC) -- 0.00 KIPS (3.92 KIPS)
src/trace_read.cc:1447: (I=56395  C=8437191):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=8437840):  ACC 2 halted after 352474 cycles
src/trace_read.cc:1447: (I=56395  C=8437841):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=8438441):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=8438441):  DMA halted after 601 cycles
src/trace_read.cc:1447: (I=56395  C=8789887):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=8790479):  ACC 2 halted after 352039 cycles
src/trace_read.cc:1447: (I=56395  C=8790480):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=8791080):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=8791080):  DMA halted after 601 cycles
src/trace_read.cc:1447: (I=56395  C=9140606):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=9141191):  ACC 2 halted after 350112 cycles
src/trace_read.cc:1447: (I=56395  C=9141192):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=9141792):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=9141792):  DMA halted after 601 cycles
src/trace_read.cc:1447: (I=56395  C=9492330):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=9493085):  ACC 2 halted after 351294 cycles
src/trace_read.cc:1447: (I=56395  C=9493086):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=9493686):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=9493686):  DMA halted after 601 cycles
src/trace_read.cc:1447: (I=56395  C=9843848):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=9844463):  ACC 2 halted after 350778 cycles
src/trace_read.cc:1447: (I=56395  C=9844464):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=9845066):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=9845066):  DMA halted after 603 cycles
src/trace_read.cc:1447: (I=56395  C=10196648):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=10197264):  ACC 2 halted after 352199 cycles
src/trace_read.cc:1447: (I=56395  C=10197265):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=10197565):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=10197565):  DMA halted after 301 cycles
src/trace_read.cc:1435: (I=56395  C=10331611):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=56395  C=10332104):  ACC 2 halted after 134540 cycles
src/trace_read.cc:1447: (I=56395  C=10332105):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=10332189):  DMA Done Activating 0
src/core.cc:425: (I=56395  C=10332189):  DMA halted after 85 cycles
src/trace_read.cc:1435: (I=112750  C=10506977):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=112750  C=10506977):  CPU halted after 174788 cycles
src/trace_read.cc:1447: (I=112750  C=10506977):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=10509642):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=10509642):  DMA halted after 2666 cycles
src/trace_read.cc:1447: (I=112750  C=11006803):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=11008423):  ACC 3 halted after 498782 cycles
src/trace_read.cc:1447: (I=112750  C=11008424):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=11013329):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=11013329):  DMA halted after 4906 cycles
src/trace_read.cc:1447: (I=112750  C=11566629):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=11568048):  ACC 3 halted after 554720 cycles
src/trace_read.cc:1447: (I=112750  C=11568049):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=11572774):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=11572774):  DMA halted after 4726 cycles
src/trace_read.cc:1447: (I=112750  C=12134277):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=12135732):  ACC 3 halted after 562959 cycles
src/trace_read.cc:1447: (I=112750  C=12135733):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=12140060):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=12140060):  DMA halted after 4328 cycles
** Heartbeat for core[3]:        insts:1000000     cycles:12123976    seconds:345   -- 0.08 IPC (0.08 IPC) -- 0.00 KIPS (2.90 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:1000000     cycles:12123976    seconds:345   -- 0.08 IPC (0.08 IPC) -- 0.00 KIPS (2.90 KIPS)
src/trace_read.cc:1447: (I=112750  C=12696133):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=12697817):  ACC 3 halted after 557758 cycles
src/trace_read.cc:1447: (I=112750  C=12697818):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=12702700):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=12702700):  DMA halted after 4883 cycles
src/trace_read.cc:1447: (I=112750  C=13263372):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=13264687):  ACC 3 halted after 561988 cycles
src/trace_read.cc:1447: (I=112750  C=13264688):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=13270345):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=13270345):  DMA halted after 5658 cycles
src/trace_read.cc:1447: (I=112750  C=13832270):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=13833770):  ACC 3 halted after 563426 cycles
src/trace_read.cc:1447: (I=112750  C=13833771):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=13839303):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=13839303):  DMA halted after 5533 cycles
src/trace_read.cc:1447: (I=112750  C=14404709):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=14406457):  ACC 3 halted after 567155 cycles
src/trace_read.cc:1447: (I=112750  C=14406458):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=14410270):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=14410270):  DMA halted after 3813 cycles
src/trace_read.cc:1435: (I=112750  C=14590141):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=112750  C=14591788):  ACC 3 halted after 181519 cycles
src/trace_read.cc:1447: (I=112750  C=14591789):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=14592189):  DMA Done Activating 0
src/core.cc:425: (I=112750  C=14592189):  DMA halted after 401 cycles
src/trace_read.cc:1435: (I=112753  C=14592195):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=112775  C=14592357):  CPU halted after 168 cycles
src/trace_read.cc:1447: (I=112775  C=14592357):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=14595732):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=14595732):  DMA halted after 3376 cycles
src/trace_read.cc:1447: (I=112775  C=14928445):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=14929003):  ACC 2 halted after 333272 cycles
src/trace_read.cc:1447: (I=112775  C=14929004):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=14929681):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=14929681):  DMA halted after 678 cycles
src/trace_read.cc:1447: (I=112775  C=15282579):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=15283311):  ACC 2 halted after 353631 cycles
src/trace_read.cc:1447: (I=112775  C=15283312):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=15284005):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=15284005):  DMA halted after 694 cycles
src/trace_read.cc:1447: (I=112775  C=15637590):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=15638236):  ACC 2 halted after 354232 cycles
src/trace_read.cc:1447: (I=112775  C=15638237):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=15638931):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=15638931):  DMA halted after 695 cycles
** Heartbeat for core[2]:        insts:2000000     cycles:15348948    seconds:399   -- 0.14 IPC (0.13 IPC) -- 6.94 KIPS (5.01 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:2000000     cycles:15348948    seconds:399   -- 0.14 IPC (0.13 IPC) -- 6.94 KIPS (5.01 KIPS)
src/trace_read.cc:1447: (I=112775  C=15993415):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=15994291):  ACC 2 halted after 355361 cycles
src/trace_read.cc:1447: (I=112775  C=15994292):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=15994984):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=15994984):  DMA halted after 693 cycles
src/trace_read.cc:1447: (I=112775  C=16346950):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=16347620):  ACC 2 halted after 352637 cycles
src/trace_read.cc:1447: (I=112775  C=16347621):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=16348318):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=16348318):  DMA halted after 698 cycles
src/trace_read.cc:1447: (I=112775  C=16695836):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=16696513):  ACC 2 halted after 348196 cycles
src/trace_read.cc:1447: (I=112775  C=16696514):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=16697204):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=16697204):  DMA halted after 691 cycles
src/trace_read.cc:1447: (I=112775  C=17047501):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=17048207):  ACC 2 halted after 351004 cycles
src/trace_read.cc:1447: (I=112775  C=17048208):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=17048606):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=17048606):  DMA halted after 399 cycles
src/trace_read.cc:1435: (I=112775  C=17184790):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=112775  C=17185384):  ACC 2 halted after 136779 cycles
src/trace_read.cc:1447: (I=112775  C=17185385):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=17185550):  DMA Done Activating 0
src/core.cc:425: (I=112775  C=17185550):  DMA halted after 166 cycles
src/trace_read.cc:1435: (I=169128  C=17360294):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=169128  C=17360294):  CPU halted after 174744 cycles
src/trace_read.cc:1447: (I=169128  C=17360294):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=17362291):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=17362291):  DMA halted after 1998 cycles
src/trace_read.cc:1447: (I=169128  C=17870830):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=17872541):  ACC 3 halted after 510251 cycles
src/trace_read.cc:1447: (I=169128  C=17872542):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=17877792):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=17877792):  DMA halted after 5251 cycles
src/trace_read.cc:1447: (I=169128  C=18440603):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=18442132):  ACC 3 halted after 564341 cycles
src/trace_read.cc:1447: (I=169128  C=18442133):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=18446514):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=18446514):  DMA halted after 4382 cycles
src/trace_read.cc:1447: (I=169128  C=19009939):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=19011698):  ACC 3 halted after 565185 cycles
src/trace_read.cc:1447: (I=169128  C=19011699):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=19017364):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=19017364):  DMA halted after 5666 cycles
src/trace_read.cc:1447: (I=169128  C=19573612):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=19575051):  ACC 3 halted after 557688 cycles
src/trace_read.cc:1447: (I=169128  C=19575052):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=19579804):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=19579804):  DMA halted after 4753 cycles
src/trace_read.cc:1447: (I=169128  C=20143599):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=20145410):  ACC 3 halted after 565607 cycles
src/trace_read.cc:1447: (I=169128  C=20145411):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=20149679):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=20149679):  DMA halted after 4269 cycles
src/trace_read.cc:1447: (I=169128  C=20711466):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=20712895):  ACC 3 halted after 563217 cycles
src/trace_read.cc:1447: (I=169128  C=20712896):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=20718500):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=20718500):  DMA halted after 5605 cycles
src/trace_read.cc:1447: (I=169128  C=21274898):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=21276362):  ACC 3 halted after 557863 cycles
src/trace_read.cc:1447: (I=169128  C=21276363):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=21279591):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=21279591):  DMA halted after 3229 cycles
** Heartbeat for core[3]:        insts:2000000     cycles:20792585    seconds:524   -- 0.12 IPC (0.10 IPC) -- 5.59 KIPS (3.82 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:2000000     cycles:20792585    seconds:524   -- 0.12 IPC (0.10 IPC) -- 5.59 KIPS (3.82 KIPS)
src/trace_read.cc:1435: (I=169128  C=21451763):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=169128  C=21453326):  ACC 3 halted after 173736 cycles
src/trace_read.cc:1447: (I=169128  C=21453327):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=21453711):  DMA Done Activating 0
src/core.cc:425: (I=169128  C=21453711):  DMA halted after 385 cycles
src/trace_read.cc:1435: (I=169130  C=21453717):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=169152  C=21453879):  CPU halted after 168 cycles
src/trace_read.cc:1447: (I=169152  C=21453879):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=21458461):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=21458461):  DMA halted after 4583 cycles
src/trace_read.cc:1447: (I=169152  C=21783917):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=21784561):  ACC 2 halted after 326101 cycles
src/trace_read.cc:1447: (I=169152  C=21784562):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=21785238):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=21785238):  DMA halted after 677 cycles
src/trace_read.cc:1447: (I=169152  C=22129206):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=22129995):  ACC 2 halted after 344758 cycles
src/trace_read.cc:1447: (I=169152  C=22129996):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=22130667):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=22130667):  DMA halted after 672 cycles
src/trace_read.cc:1447: (I=169152  C=22474467):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=22475227):  ACC 2 halted after 344561 cycles
src/trace_read.cc:1447: (I=169152  C=22475228):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=22475918):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=22475918):  DMA halted after 691 cycles
src/trace_read.cc:1447: (I=169152  C=22825004):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=22825618):  ACC 2 halted after 349701 cycles
src/trace_read.cc:1447: (I=169152  C=22825619):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=22826321):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=22826321):  DMA halted after 703 cycles
** Heartbeat for core[2]:        insts:3000000     cycles:22573587    seconds:551   -- 0.14 IPC (0.13 IPC) -- 6.58 KIPS (5.44 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:3000000     cycles:22573587    seconds:551   -- 0.14 IPC (0.13 IPC) -- 6.58 KIPS (5.44 KIPS)
src/trace_read.cc:1447: (I=169152  C=23170419):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=23171175):  ACC 2 halted after 344855 cycles
src/trace_read.cc:1447: (I=169152  C=23171176):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=23171853):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=23171853):  DMA halted after 678 cycles
src/trace_read.cc:1447: (I=169152  C=23518225):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=23519187):  ACC 2 halted after 347335 cycles
src/trace_read.cc:1447: (I=169152  C=23519188):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=23519883):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=23519883):  DMA halted after 696 cycles
src/trace_read.cc:1447: (I=169152  C=23857032):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=23857905):  ACC 2 halted after 338023 cycles
src/trace_read.cc:1447: (I=169152  C=23857906):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=23858347):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=23858347):  DMA halted after 442 cycles
src/trace_read.cc:1435: (I=169152  C=24036467):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=169152  C=24037018):  ACC 2 halted after 178672 cycles
src/trace_read.cc:1447: (I=169152  C=24037019):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=24037208):  DMA Done Activating 0
src/core.cc:425: (I=169152  C=24037208):  DMA halted after 190 cycles
src/trace_read.cc:1435: (I=225505  C=24211951):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=225505  C=24211951):  CPU halted after 174743 cycles
src/trace_read.cc:1447: (I=225505  C=24211951):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=24213774):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=24213774):  DMA halted after 1824 cycles
src/trace_read.cc:1447: (I=225505  C=24724709):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=24726586):  ACC 3 halted after 512813 cycles
src/trace_read.cc:1447: (I=225505  C=24726587):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=24732209):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=24732209):  DMA halted after 5623 cycles
src/trace_read.cc:1447: (I=225505  C=25284876):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=25286494):  ACC 3 halted after 554286 cycles
src/trace_read.cc:1447: (I=225505  C=25286495):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=25291322):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=25291322):  DMA halted after 4828 cycles
src/trace_read.cc:1447: (I=225505  C=25845763):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=25847596):  ACC 3 halted after 556275 cycles
src/trace_read.cc:1447: (I=225505  C=25847597):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=25853247):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=25853247):  DMA halted after 5651 cycles
src/trace_read.cc:1447: (I=225505  C=26409919):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=26411971):  ACC 3 halted after 558725 cycles
src/trace_read.cc:1447: (I=225505  C=26411972):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=26417462):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=26417462):  DMA halted after 5491 cycles
src/trace_read.cc:1447: (I=225505  C=26972360):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=26974057):  ACC 3 halted after 556596 cycles
src/trace_read.cc:1447: (I=225505  C=26974058):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=26977532):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=26977532):  DMA halted after 3475 cycles
src/trace_read.cc:1447: (I=225505  C=27538300):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=27540001):  ACC 3 halted after 562470 cycles
src/trace_read.cc:1447: (I=225505  C=27540002):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=27543812):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=27543812):  DMA halted after 3811 cycles
src/trace_read.cc:1447: (I=225505  C=28097362):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=28099133):  ACC 3 halted after 555322 cycles
src/trace_read.cc:1447: (I=225505  C=28099134):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=28103707):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=28103707):  DMA halted after 4574 cycles
src/trace_read.cc:1435: (I=225505  C=28304292):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=225505  C=28305518):  ACC 3 halted after 201812 cycles
src/trace_read.cc:1447: (I=225505  C=28305519):  Core 1 got acc_window_delim marker
**Core 1 Thread 0 Finished:   insts:7659        cycles:27605536    seconds:639   -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.01 KHz) 
src/core.cc:421: (I=225505  C=28305946):  DMA Done Activating 0
src/core.cc:425: (I=225505  C=28305946):  DMA halted after 428 cycles
**Core 1 Core_Total  Finished:   insts:7659        cycles:27605536    seconds:639   -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.01 KHz)
**Core 0 Thread 0 Finished:   insts:225516      cycles:28306211    seconds:639   -- 0.01 IPC (0.01 IPC) --  N/A  KHz (0.35 KHz) 
**Core 0 Core_Total  Finished:   insts:225516      cycles:28306211    seconds:639   -- 0.01 IPC (0.01 IPC) --  N/A  KHz (0.35 KHz)
Deleting system...
Deleting system done
Deleting event queue...
Deleting event queue done
src/macsim.cc:496: (I=225516  C=28306212):  finalize simulation
src/macsim.cc:502: (I=225516  C=28306212):  elapsed time:646.2 seconds
