{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v " "Source file: /home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1513030761249 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v " "Source file: /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1513030761249 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1513030761249 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v " "Source file: /home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1513030761271 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v " "Source file: /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1513030761271 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1513030761271 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v " "Source file: /home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1513030761294 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v " "Source file: /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1513030761294 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1513030761294 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513030768279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513030768280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 20:19:28 2017 " "Processing started: Mon Dec 11 20:19:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513030768280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030768280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030768280 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030768681 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1513030768743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_source_selector " "Found entity 1: instruction_source_selector" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v" { { "Info" "ISGN_ENTITY_NAME" "1 harddrive " "Found entity 1: harddrive" {  } { { "../harddrive/harddrive.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalOutput " "Found entity 1: finalOutput" {  } { { "../Output/finalOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetMultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file resetMultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetMultiplexer " "Found entity 1: resetMultiplexer" {  } { { "resetMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/resetMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencyDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencyDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyDivider " "Found entity 1: frequencyDivider" {  } { { "frequencyDivider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/frequencyDivider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce_v.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce_v.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/DeBounce_v.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentsDisplay " "Found entity 1: sevenSegmentsDisplay" {  } { { "../Output/sevenSegmentsDisplay.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputController.v 1 1 " "Found 1 design units, including 1 entities, in source file outputController.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputController " "Found entity 1: outputController" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output " "Found entity 1: Output" {  } { { "../Output/Output.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockMultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file clockMultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockMultiplexer " "Found entity 1: clockMultiplexer" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 tripleMux " "Found entity 1: tripleMux" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 qFlipflop " "Found entity 1: qFlipflop" {  } { { "../galetronCPU/qFlipflop.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../galetronCPU/multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleInstructionsRam " "Found entity 1: simpleInstructionsRam" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../registerFile/registerFile.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "../Extender/Extender.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataRAM " "Found entity 1: dataRAM" {  } { { "../dataRAM/dataRAM.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataOutput " "Found entity 1: dataOutput" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS " "Found entity 1: BIOS" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructions_multiplexer " "Found entity 1: instructions_multiplexer" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513030784426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784426 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(11) " "Verilog HDL error at BIOS.v(11): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(12) " "Verilog HDL error at BIOS.v(12): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(13) " "Verilog HDL error at BIOS.v(13): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(14) " "Verilog HDL error at BIOS.v(14): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(15) " "Verilog HDL error at BIOS.v(15): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(16) " "Verilog HDL error at BIOS.v(16): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(17) " "Verilog HDL error at BIOS.v(17): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(18) " "Verilog HDL error at BIOS.v(18): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(19) " "Verilog HDL error at BIOS.v(19): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(20) " "Verilog HDL error at BIOS.v(20): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 20 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(21) " "Verilog HDL error at BIOS.v(21): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(22) " "Verilog HDL error at BIOS.v(22): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(23) " "Verilog HDL error at BIOS.v(23): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(24) " "Verilog HDL error at BIOS.v(24): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(25) " "Verilog HDL error at BIOS.v(25): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(26) " "Verilog HDL error at BIOS.v(26): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(27) " "Verilog HDL error at BIOS.v(27): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(28) " "Verilog HDL error at BIOS.v(28): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HD BIOS.v(29) " "Verilog HDL error at BIOS.v(29): object \"HD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1513030784437 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1256 " "Peak virtual memory: 1256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513030784537 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 11 20:19:44 2017 " "Processing ended: Mon Dec 11 20:19:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513030784537 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513030784537 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513030784537 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784537 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513030784680 ""}
